#ifndef __BCM56640_A0_ENUM_H__
#define __BCM56640_A0_ENUM_H__
/*******************************************************************************
 *
 * DO NOT EDIT THIS FILE!
 * This file is auto-generated from the registers file.
 * Edits to this file will be lost when it is regenerated.
 *
 * $Copyright: Copyright 2013 Broadcom Corporation.
 * This program is the proprietary software of Broadcom Corporation
 * and/or its licensors, and may only be used, duplicated, modified
 * or distributed pursuant to the terms and conditions of a separate,
 * written license agreement executed between you and Broadcom
 * (an "Authorized License").  Except as set forth in an Authorized
 * License, Broadcom grants no license (express or implied), right
 * to use, or waiver of any kind with respect to the Software, and
 * Broadcom expressly reserves all rights in and to the Software
 * and all intellectual property rights therein.  IF YOU HAVE
 * NO AUTHORIZED LICENSE, THEN YOU HAVE NO RIGHT TO USE THIS SOFTWARE
 * IN ANY WAY, AND SHOULD IMMEDIATELY NOTIFY BROADCOM AND DISCONTINUE
 * ALL USE OF THE SOFTWARE.  
 *  
 * Except as expressly set forth in the Authorized License,
 *  
 * 1.     This program, including its structure, sequence and organization,
 * constitutes the valuable trade secrets of Broadcom, and you shall use
 * all reasonable efforts to protect the confidentiality thereof,
 * and to use this information only in connection with your use of
 * Broadcom integrated circuit products.
 *  
 * 2.     TO THE MAXIMUM EXTENT PERMITTED BY LAW, THE SOFTWARE IS
 * PROVIDED "AS IS" AND WITH ALL FAULTS AND BROADCOM MAKES NO PROMISES,
 * REPRESENTATIONS OR WARRANTIES, EITHER EXPRESS, IMPLIED, STATUTORY,
 * OR OTHERWISE, WITH RESPECT TO THE SOFTWARE.  BROADCOM SPECIFICALLY
 * DISCLAIMS ANY AND ALL IMPLIED WARRANTIES OF TITLE, MERCHANTABILITY,
 * NONINFRINGEMENT, FITNESS FOR A PARTICULAR PURPOSE, LACK OF VIRUSES,
 * ACCURACY OR COMPLETENESS, QUIET ENJOYMENT, QUIET POSSESSION OR
 * CORRESPONDENCE TO DESCRIPTION. YOU ASSUME THE ENTIRE RISK ARISING
 * OUT OF USE OR PERFORMANCE OF THE SOFTWARE.
 * 
 * 3.     TO THE MAXIMUM EXTENT PERMITTED BY LAW, IN NO EVENT SHALL
 * BROADCOM OR ITS LICENSORS BE LIABLE FOR (i) CONSEQUENTIAL,
 * INCIDENTAL, SPECIAL, INDIRECT, OR EXEMPLARY DAMAGES WHATSOEVER
 * ARISING OUT OF OR IN ANY WAY RELATING TO YOUR USE OF OR INABILITY
 * TO USE THE SOFTWARE EVEN IF BROADCOM HAS BEEN ADVISED OF THE
 * POSSIBILITY OF SUCH DAMAGES; OR (ii) ANY AMOUNT IN EXCESS OF
 * THE AMOUNT ACTUALLY PAID FOR THE SOFTWARE ITSELF OR USD 1.00,
 * WHICHEVER IS GREATER. THESE LIMITATIONS SHALL APPLY NOTWITHSTANDING
 * ANY FAILURE OF ESSENTIAL PURPOSE OF ANY LIMITED REMEDY.$
 *
 * Enum definitions for the BCM56640_A0.
 *
 ******************************************************************************/



typedef enum BCM56640_A0_ENUM_e {
    BCM56640_A0_ACTION_CONTROL_TMr_ENUM,
    BCM56640_A0_ALTERNATE_EMIRROR_BITMAPm_ENUM,
    BCM56640_A0_ANY_RMEP_TLV_INTERFACE_DOWN_STATUSr_ENUM,
    BCM56640_A0_ANY_RMEP_TLV_INTERFACE_UP_STATUSr_ENUM,
    BCM56640_A0_ANY_RMEP_TLV_PORT_DOWN_STATUSr_ENUM,
    BCM56640_A0_ANY_RMEP_TLV_PORT_UP_STATUSr_ENUM,
    BCM56640_A0_ARB_RAM_DBGCTRLr_ENUM,
    BCM56640_A0_ASF_PORT_CFGr_ENUM,
    BCM56640_A0_AUX_ARB_CONTROL_2r_ENUM,
    BCM56640_A0_AUX_L2_BULK_CONTROLr_ENUM,
    BCM56640_A0_AXP_CH_DEBUG_PKT_DROPr_ENUM,
    BCM56640_A0_AXP_CH_INBUF_ECC_CONTROLr_ENUM,
    BCM56640_A0_AXP_CH_INBUF_ECC_STATUS_INTRr_ENUM,
    BCM56640_A0_AXP_CH_INT_MASKr_ENUM,
    BCM56640_A0_AXP_CH_INT_STATUSr_ENUM,
    BCM56640_A0_AXP_CH_IP_CREDIT_COUNTr_ENUM,
    BCM56640_A0_AXP_CH_LCL_INT_MASKr_ENUM,
    BCM56640_A0_AXP_CH_LCL_INT_STATUSr_ENUM,
    BCM56640_A0_AXP_CH_MAX_MMU_REQr_ENUM,
    BCM56640_A0_AXP_CH_MEM_CONTROLr_ENUM,
    BCM56640_A0_AXP_CH_MMU_REQ_COUNTr_ENUM,
    BCM56640_A0_AXP_CH_MMU_REQ_ENr_ENUM,
    BCM56640_A0_AXP_CH_NLFIB_CREDIT_COUNTr_ENUM,
    BCM56640_A0_AXP_CH_NLFIB_PTRr_ENUM,
    BCM56640_A0_AXP_CH_NLFOB_CREDIT_COUNTr_ENUM,
    BCM56640_A0_AXP_CH_NLFOB_CTRLr_ENUM,
    BCM56640_A0_AXP_CH_NLF_CLK_DISABLEr_ENUM,
    BCM56640_A0_AXP_CH_NLF_FLUSHr_ENUM,
    BCM56640_A0_AXP_CH_NLF_INPUT_COUNTER_TABLEm_ENUM,
    BCM56640_A0_AXP_CH_NLF_OUTPUT_COUNTER_TABLEm_ENUM,
    BCM56640_A0_AXP_CH_NLF_PORT_MAPPINGr_ENUM,
    BCM56640_A0_AXP_CH_OUTPUT_ARB_CONTROLr_ENUM,
    BCM56640_A0_AXP_CH_OUTPUT_ARB_STRICTPr_ENUM,
    BCM56640_A0_AXP_CH_OUTPUT_ARB_WERRr_ENUM,
    BCM56640_A0_AXP_SM_BULK_CLEAR_CONTROL0r_ENUM,
    BCM56640_A0_AXP_SM_BULK_CLEAR_CONTROL1r_ENUM,
    BCM56640_A0_AXP_SM_BULK_CLEAR_STATUSr_ENUM,
    BCM56640_A0_AXP_SM_BYTES_MATCHED_COUNTERr_ENUM,
    BCM56640_A0_AXP_SM_CHAR_REMAP0m_ENUM,
    BCM56640_A0_AXP_SM_CHAR_REMAP1m_ENUM,
    BCM56640_A0_AXP_SM_CHAR_REMAP10m_ENUM,
    BCM56640_A0_AXP_SM_CHAR_REMAP11m_ENUM,
    BCM56640_A0_AXP_SM_CHAR_REMAP12m_ENUM,
    BCM56640_A0_AXP_SM_CHAR_REMAP13m_ENUM,
    BCM56640_A0_AXP_SM_CHAR_REMAP14m_ENUM,
    BCM56640_A0_AXP_SM_CHAR_REMAP15m_ENUM,
    BCM56640_A0_AXP_SM_CHAR_REMAP16m_ENUM,
    BCM56640_A0_AXP_SM_CHAR_REMAP17m_ENUM,
    BCM56640_A0_AXP_SM_CHAR_REMAP18m_ENUM,
    BCM56640_A0_AXP_SM_CHAR_REMAP19m_ENUM,
    BCM56640_A0_AXP_SM_CHAR_REMAP2m_ENUM,
    BCM56640_A0_AXP_SM_CHAR_REMAP20m_ENUM,
    BCM56640_A0_AXP_SM_CHAR_REMAP21m_ENUM,
    BCM56640_A0_AXP_SM_CHAR_REMAP22m_ENUM,
    BCM56640_A0_AXP_SM_CHAR_REMAP23m_ENUM,
    BCM56640_A0_AXP_SM_CHAR_REMAP24m_ENUM,
    BCM56640_A0_AXP_SM_CHAR_REMAP25m_ENUM,
    BCM56640_A0_AXP_SM_CHAR_REMAP26m_ENUM,
    BCM56640_A0_AXP_SM_CHAR_REMAP27m_ENUM,
    BCM56640_A0_AXP_SM_CHAR_REMAP28m_ENUM,
    BCM56640_A0_AXP_SM_CHAR_REMAP29m_ENUM,
    BCM56640_A0_AXP_SM_CHAR_REMAP3m_ENUM,
    BCM56640_A0_AXP_SM_CHAR_REMAP30m_ENUM,
    BCM56640_A0_AXP_SM_CHAR_REMAP31m_ENUM,
    BCM56640_A0_AXP_SM_CHAR_REMAP4m_ENUM,
    BCM56640_A0_AXP_SM_CHAR_REMAP5m_ENUM,
    BCM56640_A0_AXP_SM_CHAR_REMAP6m_ENUM,
    BCM56640_A0_AXP_SM_CHAR_REMAP7m_ENUM,
    BCM56640_A0_AXP_SM_CHAR_REMAP8m_ENUM,
    BCM56640_A0_AXP_SM_CHAR_REMAP9m_ENUM,
    BCM56640_A0_AXP_SM_CHAR_REMAP_ECC_INTR_ENABLE_CONTROLr_ENUM,
    BCM56640_A0_AXP_SM_CHAR_REMAP_ECC_INTR_STATUSr_ENUM,
    BCM56640_A0_AXP_SM_DEBUG_BESTMATCH_STATUSr_ENUM,
    BCM56640_A0_AXP_SM_DEBUG_FLAGDATA_STATUSr_ENUM,
    BCM56640_A0_AXP_SM_DEBUG_FLOWDATA_STATUS0r_ENUM,
    BCM56640_A0_AXP_SM_DEBUG_FLOWDATA_STATUS1r_ENUM,
    BCM56640_A0_AXP_SM_DEBUG_HEADERDATA_STATUS0r_ENUM,
    BCM56640_A0_AXP_SM_DEBUG_HEADERDATA_STATUS1r_ENUM,
    BCM56640_A0_AXP_SM_DEBUG_MATCHBUF_STATUSr_ENUM,
    BCM56640_A0_AXP_SM_DEBUG_MATCHDATA_STATUSr_ENUM,
    BCM56640_A0_AXP_SM_DEBUG_MATCH_PROC_CONTROLr_ENUM,
    BCM56640_A0_AXP_SM_DEBUG_METADATA_STATUS0r_ENUM,
    BCM56640_A0_AXP_SM_DEBUG_METADATA_STATUS1r_ENUM,
    BCM56640_A0_AXP_SM_DEBUG_METADATA_STATUS2r_ENUM,
    BCM56640_A0_AXP_SM_DEBUG_METADATA_STATUS3r_ENUM,
    BCM56640_A0_AXP_SM_DEBUG_PACKET_BUFFER_CONTROLr_ENUM,
    BCM56640_A0_AXP_SM_DEBUG_PACKET_BUFFER_STATUSr_ENUM,
    BCM56640_A0_AXP_SM_DEBUG_REGEX_CONTROLr_ENUM,
    BCM56640_A0_AXP_SM_DEBUG_REGEX_PAUSE_CONTROL0r_ENUM,
    BCM56640_A0_AXP_SM_DEBUG_REGEX_PAUSE_CONTROL1r_ENUM,
    BCM56640_A0_AXP_SM_DEBUG_REGEX_PAUSE_STATUSr_ENUM,
    BCM56640_A0_AXP_SM_ECC_ERROR_COUNTERr_ENUM,
    BCM56640_A0_AXP_SM_FLOW_DONE_PACKET_DROP_COUNTERr_ENUM,
    BCM56640_A0_AXP_SM_FLOW_PACKET_NUM_ERROR_COUNTERr_ENUM,
    BCM56640_A0_AXP_SM_FLOW_TABLE_BULK_MATCH_DATAm_ENUM,
    BCM56640_A0_AXP_SM_FLOW_TABLE_BULK_MATCH_MASKm_ENUM,
    BCM56640_A0_AXP_SM_FLOW_TABLE_BULK_REPLACE_DATAm_ENUM,
    BCM56640_A0_AXP_SM_FLOW_TABLE_BULK_REPLACE_MASKm_ENUM,
    BCM56640_A0_AXP_SM_FLOW_TABLE_ECC_INTR_ENABLE_CONTROLr_ENUM,
    BCM56640_A0_AXP_SM_FLOW_TABLE_ECC_INTR_STATUSr_ENUM,
    BCM56640_A0_AXP_SM_FLOW_TABLE_MEMm_ENUM,
    BCM56640_A0_AXP_SM_FLOW_TIMESTAMP_ERROR_COUNTERr_ENUM,
    BCM56640_A0_AXP_SM_FLOW_TRACKER_ERROR_COUNTERr_ENUM,
    BCM56640_A0_AXP_SM_FRAGMENTS_RECEIVED_COUNTERr_ENUM,
    BCM56640_A0_AXP_SM_IN_PACKET_ERROR_COUNTERr_ENUM,
    BCM56640_A0_AXP_SM_L4_CHECKSUM_ERROR_COUNTERr_ENUM,
    BCM56640_A0_AXP_SM_MATCHED_FLOWS_COUNTERr_ENUM,
    BCM56640_A0_AXP_SM_MATCH_COUNTERS_MEM0m_ENUM,
    BCM56640_A0_AXP_SM_MATCH_COUNTERS_MEM1m_ENUM,
    BCM56640_A0_AXP_SM_MATCH_COUNTERS_MEM2m_ENUM,
    BCM56640_A0_AXP_SM_MATCH_COUNTERS_MEM3m_ENUM,
    BCM56640_A0_AXP_SM_MATCH_COUNTER_ECC_INTR_ENABLE_CONTROLr_ENUM,
    BCM56640_A0_AXP_SM_MATCH_COUNTER_ECC_INTR_STATUSr_ENUM,
    BCM56640_A0_AXP_SM_MATCH_TABLE_BULK_MATCH_DATAm_ENUM,
    BCM56640_A0_AXP_SM_MATCH_TABLE_BULK_MATCH_MASKm_ENUM,
    BCM56640_A0_AXP_SM_MATCH_TABLE_BULK_REPLACE_DATAm_ENUM,
    BCM56640_A0_AXP_SM_MATCH_TABLE_BULK_REPLACE_MASKm_ENUM,
    BCM56640_A0_AXP_SM_MATCH_TABLE_ECC_INTR_ENABLE_CONTROLr_ENUM,
    BCM56640_A0_AXP_SM_MATCH_TABLE_ECC_INTR_STATUSr_ENUM,
    BCM56640_A0_AXP_SM_MATCH_TABLE_MEM0m_ENUM,
    BCM56640_A0_AXP_SM_MATCH_TABLE_MEM1m_ENUM,
    BCM56640_A0_AXP_SM_MATCH_TABLE_MEM2m_ENUM,
    BCM56640_A0_AXP_SM_MATCH_TABLE_MEM3m_ENUM,
    BCM56640_A0_AXP_SM_MEMORY_BULK_RESETr_ENUM,
    BCM56640_A0_AXP_SM_MEM_ECC_GEN_CONTROLr_ENUM,
    BCM56640_A0_AXP_SM_MEM_PDA_CONTROLr_ENUM,
    BCM56640_A0_AXP_SM_MEM_TM_CONTROLr_ENUM,
    BCM56640_A0_AXP_SM_PACKETS_DROPPED_COUNTERr_ENUM,
    BCM56640_A0_AXP_SM_PACKETS_RECEIVED_COUNTERr_ENUM,
    BCM56640_A0_AXP_SM_PACKETS_SENT_COUNTERr_ENUM,
    BCM56640_A0_AXP_SM_PACKET_BUFFER_ECC_INTR_ENABLE_CONTROLr_ENUM,
    BCM56640_A0_AXP_SM_PACKET_BUFFER_ECC_INTR_STATUSr_ENUM,
    BCM56640_A0_AXP_SM_PACKET_BUFFER_MEMm_ENUM,
    BCM56640_A0_AXP_SM_PACKET_LENGTH_ERROR_COUNTERr_ENUM,
    BCM56640_A0_AXP_SM_REGEX_CONTROL0r_ENUM,
    BCM56640_A0_AXP_SM_REGEX_CONTROL1r_ENUM,
    BCM56640_A0_AXP_SM_REGEX_CONTROL2r_ENUM,
    BCM56640_A0_AXP_SM_REGEX_CONTROL3r_ENUM,
    BCM56640_A0_AXP_SM_REGEX_CONTROL4r_ENUM,
    BCM56640_A0_AXP_SM_REGEX_STATE_INTR_ENABLE_CONTROLr_ENUM,
    BCM56640_A0_AXP_SM_REGEX_STATE_INTR_STATUS0r_ENUM,
    BCM56640_A0_AXP_SM_REGEX_STATE_INTR_STATUS1r_ENUM,
    BCM56640_A0_AXP_SM_REGEX_STATUS0r_ENUM,
    BCM56640_A0_AXP_SM_REGEX_STATUS1r_ENUM,
    BCM56640_A0_AXP_SM_REGEX_STATUS2r_ENUM,
    BCM56640_A0_AXP_SM_REPORT_PACKET_CONTROL0r_ENUM,
    BCM56640_A0_AXP_SM_REPORT_PACKET_CONTROL1r_ENUM,
    BCM56640_A0_AXP_SM_REPORT_PACKET_CONTROL2r_ENUM,
    BCM56640_A0_AXP_SM_REPORT_PACKET_CONTROL3r_ENUM,
    BCM56640_A0_AXP_SM_SIGNATURE_MATCH_ACTIVE_STATUS0r_ENUM,
    BCM56640_A0_AXP_SM_SIGNATURE_MATCH_ACTIVE_STATUS1r_ENUM,
    BCM56640_A0_AXP_SM_SIGNATURE_MATCH_CONTROLr_ENUM,
    BCM56640_A0_AXP_SM_SIGNATURE_MATCH_INTR_ENABLE_CONTROLr_ENUM,
    BCM56640_A0_AXP_SM_SIGNATURE_MATCH_INTR_STATUSr_ENUM,
    BCM56640_A0_AXP_SM_STATE_TABLE_BULK_MATCH_DATAm_ENUM,
    BCM56640_A0_AXP_SM_STATE_TABLE_BULK_MATCH_MASKm_ENUM,
    BCM56640_A0_AXP_SM_STATE_TABLE_BULK_REPLACE_DATAm_ENUM,
    BCM56640_A0_AXP_SM_STATE_TABLE_BULK_REPLACE_MASKm_ENUM,
    BCM56640_A0_AXP_SM_STATE_TABLE_ECC_INTR_ENABLE_CONTROLr_ENUM,
    BCM56640_A0_AXP_SM_STATE_TABLE_ECC_INTR_STATUSr_ENUM,
    BCM56640_A0_AXP_SM_STATE_TABLE_MEM0m_ENUM,
    BCM56640_A0_AXP_SM_STATE_TABLE_MEM1m_ENUM,
    BCM56640_A0_AXP_SM_STATE_TABLE_MEM2m_ENUM,
    BCM56640_A0_AXP_SM_STATE_TABLE_MEM3m_ENUM,
    BCM56640_A0_AXP_SM_STATE_TABLE_MEM4m_ENUM,
    BCM56640_A0_AXP_SM_STATE_TABLE_MEM5m_ENUM,
    BCM56640_A0_AXP_SM_STATE_TABLE_MEM6m_ENUM,
    BCM56640_A0_AXP_SM_STATE_TABLE_MEM7m_ENUM,
    BCM56640_A0_AXP_SM_TOTAL_CROSS_SIG_FLAGS_COUNTERr_ENUM,
    BCM56640_A0_AXP_SM_TOTAL_MATCH_COUNTERr_ENUM,
    BCM56640_A0_AXP_SM_UNMATCHED_FLOWS_COUNTERr_ENUM,
    BCM56640_A0_AXP_WLAN_COS_MAPm_ENUM,
    BCM56640_A0_AXP_WRX_CREDIT_CNTr_ENUM,
    BCM56640_A0_AXP_WRX_DEBUG1r_ENUM,
    BCM56640_A0_AXP_WRX_ERR_PKT_DROP_STAT_CNTr_ENUM,
    BCM56640_A0_AXP_WRX_ERR_STAT_CNTr_ENUM,
    BCM56640_A0_AXP_WRX_INTR_ENABLEr_ENUM,
    BCM56640_A0_AXP_WRX_INTR_STATUSr_ENUM,
    BCM56640_A0_AXP_WRX_MASTER_CTRLr_ENUM,
    BCM56640_A0_AXP_WRX_MEMORY_BULK_RESETr_ENUM,
    BCM56640_A0_AXP_WRX_MEMORY_TMr_ENUM,
    BCM56640_A0_AXP_WRX_PARITY_CONTROLr_ENUM,
    BCM56640_A0_AXP_WRX_PKT_IN_STAT_CNTr_ENUM,
    BCM56640_A0_AXP_WRX_PKT_OUT_STAT_CNTr_ENUM,
    BCM56640_A0_AXP_WRX_REASSEEMBLY_MAX_LAPSE_TIMEr_ENUM,
    BCM56640_A0_AXP_WRX_REASSEMBLED_PKT_STAT_CNTr_ENUM,
    BCM56640_A0_AXP_WRX_SVP_ASSIGNMENTm_ENUM,
    BCM56640_A0_AXP_WRX_SVP_HASH_CTRLr_ENUM,
    BCM56640_A0_AXP_WRX_SVP_PARITY_STATUS_INTRr_ENUM,
    BCM56640_A0_AXP_WRX_SVP_PARITY_STATUS_NACKr_ENUM,
    BCM56640_A0_AXP_WRX_WCDm_ENUM,
    BCM56640_A0_AXP_WRX_WCD_HASH_CTRLr_ENUM,
    BCM56640_A0_AXP_WRX_WCD_PARITY_STATUS_INTRr_ENUM,
    BCM56640_A0_AXP_WRX_WCD_PARITY_STATUS_NACKr_ENUM,
    BCM56640_A0_AXP_WTX_COPY_TO_CPU_COUNTr_ENUM,
    BCM56640_A0_AXP_WTX_DSCP_MAPm_ENUM,
    BCM56640_A0_AXP_WTX_DSCP_MAP_PAR_STATUS_INTRr_ENUM,
    BCM56640_A0_AXP_WTX_DSCP_MAP_PAR_STATUS_NACKr_ENUM,
    BCM56640_A0_AXP_WTX_DVP_PROFILEm_ENUM,
    BCM56640_A0_AXP_WTX_DVP_PROFILE_ECC_STATUS_INTRr_ENUM,
    BCM56640_A0_AXP_WTX_DVP_PROFILE_ECC_STATUS_NACKr_ENUM,
    BCM56640_A0_AXP_WTX_ENCAP_CONFIGr_ENUM,
    BCM56640_A0_AXP_WTX_ERR_CHK_ENr_ENUM,
    BCM56640_A0_AXP_WTX_FRAG_COUNTr_ENUM,
    BCM56640_A0_AXP_WTX_FRAG_IDm_ENUM,
    BCM56640_A0_AXP_WTX_FRAG_ID_PAR_STATUS_INTRr_ENUM,
    BCM56640_A0_AXP_WTX_FRAG_ID_PAR_STATUS_NACKr_ENUM,
    BCM56640_A0_AXP_WTX_ICREDIT_CTLr_ENUM,
    BCM56640_A0_AXP_WTX_INBUF_CREDIT_COUNTr_ENUM,
    BCM56640_A0_AXP_WTX_INT_MASKr_ENUM,
    BCM56640_A0_AXP_WTX_INT_STATUSr_ENUM,
    BCM56640_A0_AXP_WTX_LKUP_DROP_COUNTr_ENUM,
    BCM56640_A0_AXP_WTX_MEMORY_BULK_RESETr_ENUM,
    BCM56640_A0_AXP_WTX_MEM_CONTROL_0r_ENUM,
    BCM56640_A0_AXP_WTX_MEM_CONTROL_1r_ENUM,
    BCM56640_A0_AXP_WTX_MEM_PDA_CONTROLr_ENUM,
    BCM56640_A0_AXP_WTX_MTU_DROP_COUNTr_ENUM,
    BCM56640_A0_AXP_WTX_OUTBUF_CREDIT_COUNTr_ENUM,
    BCM56640_A0_AXP_WTX_OUTBUF_FLOW_CTLr_ENUM,
    BCM56640_A0_AXP_WTX_PRI_MAPm_ENUM,
    BCM56640_A0_AXP_WTX_PRI_MAP_PAR_STATUS_INTRr_ENUM,
    BCM56640_A0_AXP_WTX_PRI_MAP_PAR_STATUS_NACKr_ENUM,
    BCM56640_A0_AXP_WTX_SOFT_RESETr_ENUM,
    BCM56640_A0_AXP_WTX_TRUNK_BLOCK_MASKm_ENUM,
    BCM56640_A0_AXP_WTX_TRUNK_BLOCK_MASK_PAR_STATUS_INTRr_ENUM,
    BCM56640_A0_AXP_WTX_TRUNK_BLOCK_MASK_PAR_STATUS_NACKr_ENUM,
    BCM56640_A0_AXP_WTX_TRUNK_DROP_COUNTr_ENUM,
    BCM56640_A0_AXP_WTX_TRUNK_GROUP_BITMAPm_ENUM,
    BCM56640_A0_AXP_WTX_TRUNK_GROUP_BITMAP_PAR_STATUS_INTRr_ENUM,
    BCM56640_A0_AXP_WTX_TRUNK_GROUP_BITMAP_PAR_STATUS_NACKr_ENUM,
    BCM56640_A0_AXP_WTX_TUNNELm_ENUM,
    BCM56640_A0_AXP_WTX_TUNNEL_ECC_STATUS_INTRr_ENUM,
    BCM56640_A0_AXP_WTX_TUNNEL_ECC_STATUS_NACKr_ENUM,
    BCM56640_A0_AXP_WTX_TUNNEL_ID_MASKr_ENUM,
    BCM56640_A0_AXP_WTX_TUNNEL_TPIDr_ENUM,
    BCM56640_A0_BCAST_BLOCK_MASKm_ENUM,
    BCM56640_A0_BFD_RX_ACH_TYPE_CONTROL0r_ENUM,
    BCM56640_A0_BFD_RX_ACH_TYPE_CONTROL1r_ENUM,
    BCM56640_A0_BFD_RX_ACH_TYPE_MPLSTPr_ENUM,
    BCM56640_A0_BFD_RX_ACH_TYPE_MPLSTP1r_ENUM,
    BCM56640_A0_BFD_RX_UDP_CONTROLr_ENUM,
    BCM56640_A0_BFD_RX_UDP_CONTROL_1r_ENUM,
    BCM56640_A0_BKPMETERINGBUCKETr_ENUM,
    BCM56640_A0_BKPMETERINGCONFIG_64r_ENUM,
    BCM56640_A0_BKPMETERINGDISCSTATUS0_64r_ENUM,
    BCM56640_A0_BKPMETERINGWARNSTATUS0_64r_ENUM,
    BCM56640_A0_BST_TRACKING_CONFIGr_ENUM,
    BCM56640_A0_BST_TRACKING_ENABLEr_ENUM,
    BCM56640_A0_BUFFER_CELL_LIMIT_SPr_ENUM,
    BCM56640_A0_BUFFER_CELL_LIMIT_SP_SHAREDr_ENUM,
    BCM56640_A0_CBL_ATTRIBUTEr_ENUM,
    BCM56640_A0_CCM_COPYTO_CPU_CONTROLr_ENUM,
    BCM56640_A0_CCM_INTERRUPT_CONTROLr_ENUM,
    BCM56640_A0_CCM_READ_CONTROLr_ENUM,
    BCM56640_A0_CCPMEMDEBUGr_ENUM,
    BCM56640_A0_CCPPARITYERRORPTRr_ENUM,
    BCM56640_A0_CCP_STSr_ENUM,
    BCM56640_A0_CELLCHKMEMDEBUGr_ENUM,
    BCM56640_A0_CELLLINKMEMDEBUGr_ENUM,
    BCM56640_A0_CELL_RESET_LIMIT_OFFSET_SPr_ENUM,
    BCM56640_A0_CELL_SPAP_RED_OFFSET_SPr_ENUM,
    BCM56640_A0_CELL_SPAP_YELLOW_OFFSET_SPr_ENUM,
    BCM56640_A0_CFAPBANK0STATUSr_ENUM,
    BCM56640_A0_CFAPBANK10STATUSr_ENUM,
    BCM56640_A0_CFAPBANK11STATUSr_ENUM,
    BCM56640_A0_CFAPBANK12STATUSr_ENUM,
    BCM56640_A0_CFAPBANK13STATUSr_ENUM,
    BCM56640_A0_CFAPBANK14STATUSr_ENUM,
    BCM56640_A0_CFAPBANK15STATUSr_ENUM,
    BCM56640_A0_CFAPBANK1STATUSr_ENUM,
    BCM56640_A0_CFAPBANK2STATUSr_ENUM,
    BCM56640_A0_CFAPBANK3STATUSr_ENUM,
    BCM56640_A0_CFAPBANK4STATUSr_ENUM,
    BCM56640_A0_CFAPBANK5STATUSr_ENUM,
    BCM56640_A0_CFAPBANK6STATUSr_ENUM,
    BCM56640_A0_CFAPBANK7STATUSr_ENUM,
    BCM56640_A0_CFAPBANK8STATUSr_ENUM,
    BCM56640_A0_CFAPBANK9STATUSr_ENUM,
    BCM56640_A0_CFAPBANKFULLr_ENUM,
    BCM56640_A0_CFAPBANKPARITYERRORr_ENUM,
    BCM56640_A0_CFAPBANKSTATUSr_ENUM,
    BCM56640_A0_CFAPBSTSTATr_ENUM,
    BCM56640_A0_CFAPBSTTHRSr_ENUM,
    BCM56640_A0_CFAPCONFIGr_ENUM,
    BCM56640_A0_CFAPDEBUGSCRr_ENUM,
    BCM56640_A0_CFAPDEBUGSCR0r_ENUM,
    BCM56640_A0_CFAPDEBUGSCR1r_ENUM,
    BCM56640_A0_CFAPDEBUGSCR2r_ENUM,
    BCM56640_A0_CFAPFULLTHRESHOLDr_ENUM,
    BCM56640_A0_CFAPINITr_ENUM,
    BCM56640_A0_CFAPMEMDEBUGr_ENUM,
    BCM56640_A0_CFAPOTPCONFIGr_ENUM,
    BCM56640_A0_CFAPREADPOINTERr_ENUM,
    BCM56640_A0_CFG_RAM_DBGCTRLr_ENUM,
    BCM56640_A0_CHFC2PFC_STATEr_ENUM,
    BCM56640_A0_CHFC_TC2PRI_TBL_ECC_ERRr_ENUM,
    BCM56640_A0_CHFC_TC2PRI_TBL_ECC_ERR1r_ENUM,
    BCM56640_A0_CHFC_TC2PRI_TBL_ECC_ERR2r_ENUM,
    BCM56640_A0_CH_BASE_EXPECTEDr_ENUM,
    BCM56640_A0_CMAC_CLEAR_ECC_STATUSr_ENUM,
    BCM56640_A0_CMAC_CLEAR_FIFO_STATUSr_ENUM,
    BCM56640_A0_CMAC_CLEAR_RX_LSS_STATUSr_ENUM,
    BCM56640_A0_CMAC_CTRLr_ENUM,
    BCM56640_A0_CMAC_ECC_CTRLr_ENUM,
    BCM56640_A0_CMAC_ECC_STATUSr_ENUM,
    BCM56640_A0_CMAC_EEE_1_SEC_LINK_STATUS_TIMERr_ENUM,
    BCM56640_A0_CMAC_EEE_CTRLr_ENUM,
    BCM56640_A0_CMAC_EEE_TIMERSr_ENUM,
    BCM56640_A0_CMAC_FIFO_STATUSr_ENUM,
    BCM56640_A0_CMAC_HCFC_CTRLr_ENUM,
    BCM56640_A0_CMAC_LLFC_CTRLr_ENUM,
    BCM56640_A0_CMAC_MACSEC_CTRLr_ENUM,
    BCM56640_A0_CMAC_MODEr_ENUM,
    BCM56640_A0_CMAC_PAUSE_CTRLr_ENUM,
    BCM56640_A0_CMAC_PFC_CTRLr_ENUM,
    BCM56640_A0_CMAC_PFC_DAr_ENUM,
    BCM56640_A0_CMAC_PFC_OPCODEr_ENUM,
    BCM56640_A0_CMAC_PFC_TYPEr_ENUM,
    BCM56640_A0_CMAC_RX_CTRLr_ENUM,
    BCM56640_A0_CMAC_RX_LLFC_MSG_FIELDSr_ENUM,
    BCM56640_A0_CMAC_RX_LSS_CTRLr_ENUM,
    BCM56640_A0_CMAC_RX_LSS_STATUSr_ENUM,
    BCM56640_A0_CMAC_RX_MAC_SAr_ENUM,
    BCM56640_A0_CMAC_RX_MAX_SIZEr_ENUM,
    BCM56640_A0_CMAC_RX_VLAN_TAGr_ENUM,
    BCM56640_A0_CMAC_SPAREr_ENUM,
    BCM56640_A0_CMAC_SPARE0r_ENUM,
    BCM56640_A0_CMAC_SPARE1r_ENUM,
    BCM56640_A0_CMAC_TIMESTAMP_ADJUSTr_ENUM,
    BCM56640_A0_CMAC_TX_CTRLr_ENUM,
    BCM56640_A0_CMAC_TX_FIFO_CREDITSr_ENUM,
    BCM56640_A0_CMAC_TX_LLFC_MSG_FIELDSr_ENUM,
    BCM56640_A0_CMAC_TX_MAC_SAr_ENUM,
    BCM56640_A0_CMAC_TX_TIMESTAMP_FIFO_DATAr_ENUM,
    BCM56640_A0_CMAC_TX_TIMESTAMP_FIFO_STATUSr_ENUM,
    BCM56640_A0_CMAC_VERSION_IDr_ENUM,
    BCM56640_A0_CMICM_BSPI_B0_CNTRLr_ENUM,
    BCM56640_A0_CMICM_BSPI_B0_STATUSr_ENUM,
    BCM56640_A0_CMICM_BSPI_B1_CNTRLr_ENUM,
    BCM56640_A0_CMICM_BSPI_B1_STATUSr_ENUM,
    BCM56640_A0_CMICM_BSPI_BUSY_STATUSr_ENUM,
    BCM56640_A0_CMICM_BSPI_B_CNTRLr_ENUM,
    BCM56640_A0_CMICM_BSPI_B_STATUSr_ENUM,
    BCM56640_A0_CMICM_BSPI_INTR_STATUSr_ENUM,
    BCM56640_A0_CMICM_BSPI_MAST_N_BOOTr_ENUM,
    BCM56640_A0_CMICM_COMMON_CONFIGr_ENUM,
    BCM56640_A0_CMICM_REVIDr_ENUM,
    BCM56640_A0_CMIC_BS_CLK_CTRLr_ENUM,
    BCM56640_A0_CMIC_BS_CONFIGr_ENUM,
    BCM56640_A0_CMIC_BS_HEARTBEAT_CTRLr_ENUM,
    BCM56640_A0_CMIC_BS_HEARTBEAT_DOWN_DURATIONr_ENUM,
    BCM56640_A0_CMIC_BS_HEARTBEAT_UP_DURATIONr_ENUM,
    BCM56640_A0_CMIC_BS_INITIAL_CRCr_ENUM,
    BCM56640_A0_CMIC_BS_INPUT_TIME_0r_ENUM,
    BCM56640_A0_CMIC_BS_INPUT_TIME_1r_ENUM,
    BCM56640_A0_CMIC_BS_INPUT_TIME_2r_ENUM,
    BCM56640_A0_CMIC_BS_OUTPUT_TIME_0r_ENUM,
    BCM56640_A0_CMIC_BS_OUTPUT_TIME_1r_ENUM,
    BCM56640_A0_CMIC_BS_OUTPUT_TIME_2r_ENUM,
    BCM56640_A0_CMIC_BS_REF_CLK_GEN_CTRLr_ENUM,
    BCM56640_A0_CMIC_CMC0_2BIT_ECC_ERROR_STATUSr_ENUM,
    BCM56640_A0_CMIC_CMC0_2BIT_ECC_ERROR_STATUS_MASKr_ENUM,
    BCM56640_A0_CMIC_CMC0_CCM_DMA_CFGr_ENUM,
    BCM56640_A0_CMIC_CMC0_CCM_DMA_CUR_HOST0_ADDRr_ENUM,
    BCM56640_A0_CMIC_CMC0_CCM_DMA_CUR_HOST1_ADDRr_ENUM,
    BCM56640_A0_CMIC_CMC0_CCM_DMA_ECCERR_ADDRr_ENUM,
    BCM56640_A0_CMIC_CMC0_CCM_DMA_ECCERR_CONTROLr_ENUM,
    BCM56640_A0_CMIC_CMC0_CCM_DMA_ENTRY_COUNTr_ENUM,
    BCM56640_A0_CMIC_CMC0_CCM_DMA_HOST0_MEM_START_ADDRr_ENUM,
    BCM56640_A0_CMIC_CMC0_CCM_DMA_HOST1_MEM_START_ADDRr_ENUM,
    BCM56640_A0_CMIC_CMC0_CCM_DMA_STATr_ENUM,
    BCM56640_A0_CMIC_CMC0_CCM_DMA_STATUS_CLRr_ENUM,
    BCM56640_A0_CMIC_CMC0_CH0_COS_CTRL_RX_0r_ENUM,
    BCM56640_A0_CMIC_CMC0_CH0_COS_CTRL_RX_1r_ENUM,
    BCM56640_A0_CMIC_CMC0_CH0_DMA_CTRLr_ENUM,
    BCM56640_A0_CMIC_CMC0_CH0_DMA_CURR_DESCr_ENUM,
    BCM56640_A0_CMIC_CMC0_CH1_COS_CTRL_RX_0r_ENUM,
    BCM56640_A0_CMIC_CMC0_CH1_COS_CTRL_RX_1r_ENUM,
    BCM56640_A0_CMIC_CMC0_CH1_DMA_CTRLr_ENUM,
    BCM56640_A0_CMIC_CMC0_CH1_DMA_CURR_DESCr_ENUM,
    BCM56640_A0_CMIC_CMC0_CH2_COS_CTRL_RX_0r_ENUM,
    BCM56640_A0_CMIC_CMC0_CH2_COS_CTRL_RX_1r_ENUM,
    BCM56640_A0_CMIC_CMC0_CH2_DMA_CTRLr_ENUM,
    BCM56640_A0_CMIC_CMC0_CH2_DMA_CURR_DESCr_ENUM,
    BCM56640_A0_CMIC_CMC0_CH3_COS_CTRL_RX_0r_ENUM,
    BCM56640_A0_CMIC_CMC0_CH3_COS_CTRL_RX_1r_ENUM,
    BCM56640_A0_CMIC_CMC0_CH3_DMA_CTRLr_ENUM,
    BCM56640_A0_CMIC_CMC0_CH3_DMA_CURR_DESCr_ENUM,
    BCM56640_A0_CMIC_CMC0_CONFIGr_ENUM,
    BCM56640_A0_CMIC_CMC0_DMA_CH0_INTR_COALr_ENUM,
    BCM56640_A0_CMIC_CMC0_DMA_CH1_INTR_COALr_ENUM,
    BCM56640_A0_CMIC_CMC0_DMA_CH2_INTR_COALr_ENUM,
    BCM56640_A0_CMIC_CMC0_DMA_CH3_INTR_COALr_ENUM,
    BCM56640_A0_CMIC_CMC0_DMA_DESC0r_ENUM,
    BCM56640_A0_CMIC_CMC0_DMA_DESC1r_ENUM,
    BCM56640_A0_CMIC_CMC0_DMA_DESC2r_ENUM,
    BCM56640_A0_CMIC_CMC0_DMA_DESC3r_ENUM,
    BCM56640_A0_CMIC_CMC0_DMA_STATr_ENUM,
    BCM56640_A0_CMIC_CMC0_DMA_STAT_CLRr_ENUM,
    BCM56640_A0_CMIC_CMC0_FIFO_CH0_RD_DMA_CFGr_ENUM,
    BCM56640_A0_CMIC_CMC0_FIFO_CH0_RD_DMA_CUR_HOSTMEM_WRITE_PTRr_ENUM,
    BCM56640_A0_CMIC_CMC0_FIFO_CH0_RD_DMA_ECCERR_ADDRESSr_ENUM,
    BCM56640_A0_CMIC_CMC0_FIFO_CH0_RD_DMA_ECCERR_CONTROLr_ENUM,
    BCM56640_A0_CMIC_CMC0_FIFO_CH0_RD_DMA_HOSTMEM_START_ADDRESSr_ENUM,
    BCM56640_A0_CMIC_CMC0_FIFO_CH0_RD_DMA_HOSTMEM_THRESHOLDr_ENUM,
    BCM56640_A0_CMIC_CMC0_FIFO_CH0_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr_ENUM,
    BCM56640_A0_CMIC_CMC0_FIFO_CH0_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr_ENUM,
    BCM56640_A0_CMIC_CMC0_FIFO_CH0_RD_DMA_OPCODEr_ENUM,
    BCM56640_A0_CMIC_CMC0_FIFO_CH0_RD_DMA_SBUS_START_ADDRESSr_ENUM,
    BCM56640_A0_CMIC_CMC0_FIFO_CH0_RD_DMA_STATr_ENUM,
    BCM56640_A0_CMIC_CMC0_FIFO_CH0_RD_DMA_STAT_CLRr_ENUM,
    BCM56640_A0_CMIC_CMC0_FIFO_CH1_RD_DMA_CFGr_ENUM,
    BCM56640_A0_CMIC_CMC0_FIFO_CH1_RD_DMA_CUR_HOSTMEM_WRITE_PTRr_ENUM,
    BCM56640_A0_CMIC_CMC0_FIFO_CH1_RD_DMA_ECCERR_ADDRESSr_ENUM,
    BCM56640_A0_CMIC_CMC0_FIFO_CH1_RD_DMA_ECCERR_CONTROLr_ENUM,
    BCM56640_A0_CMIC_CMC0_FIFO_CH1_RD_DMA_HOSTMEM_START_ADDRESSr_ENUM,
    BCM56640_A0_CMIC_CMC0_FIFO_CH1_RD_DMA_HOSTMEM_THRESHOLDr_ENUM,
    BCM56640_A0_CMIC_CMC0_FIFO_CH1_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr_ENUM,
    BCM56640_A0_CMIC_CMC0_FIFO_CH1_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr_ENUM,
    BCM56640_A0_CMIC_CMC0_FIFO_CH1_RD_DMA_OPCODEr_ENUM,
    BCM56640_A0_CMIC_CMC0_FIFO_CH1_RD_DMA_SBUS_START_ADDRESSr_ENUM,
    BCM56640_A0_CMIC_CMC0_FIFO_CH1_RD_DMA_STATr_ENUM,
    BCM56640_A0_CMIC_CMC0_FIFO_CH1_RD_DMA_STAT_CLRr_ENUM,
    BCM56640_A0_CMIC_CMC0_FIFO_CH2_RD_DMA_CFGr_ENUM,
    BCM56640_A0_CMIC_CMC0_FIFO_CH2_RD_DMA_CUR_HOSTMEM_WRITE_PTRr_ENUM,
    BCM56640_A0_CMIC_CMC0_FIFO_CH2_RD_DMA_ECCERR_ADDRESSr_ENUM,
    BCM56640_A0_CMIC_CMC0_FIFO_CH2_RD_DMA_ECCERR_CONTROLr_ENUM,
    BCM56640_A0_CMIC_CMC0_FIFO_CH2_RD_DMA_HOSTMEM_START_ADDRESSr_ENUM,
    BCM56640_A0_CMIC_CMC0_FIFO_CH2_RD_DMA_HOSTMEM_THRESHOLDr_ENUM,
    BCM56640_A0_CMIC_CMC0_FIFO_CH2_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr_ENUM,
    BCM56640_A0_CMIC_CMC0_FIFO_CH2_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr_ENUM,
    BCM56640_A0_CMIC_CMC0_FIFO_CH2_RD_DMA_OPCODEr_ENUM,
    BCM56640_A0_CMIC_CMC0_FIFO_CH2_RD_DMA_SBUS_START_ADDRESSr_ENUM,
    BCM56640_A0_CMIC_CMC0_FIFO_CH2_RD_DMA_STATr_ENUM,
    BCM56640_A0_CMIC_CMC0_FIFO_CH2_RD_DMA_STAT_CLRr_ENUM,
    BCM56640_A0_CMIC_CMC0_FIFO_CH3_RD_DMA_CFGr_ENUM,
    BCM56640_A0_CMIC_CMC0_FIFO_CH3_RD_DMA_CUR_HOSTMEM_WRITE_PTRr_ENUM,
    BCM56640_A0_CMIC_CMC0_FIFO_CH3_RD_DMA_ECCERR_ADDRESSr_ENUM,
    BCM56640_A0_CMIC_CMC0_FIFO_CH3_RD_DMA_ECCERR_CONTROLr_ENUM,
    BCM56640_A0_CMIC_CMC0_FIFO_CH3_RD_DMA_HOSTMEM_START_ADDRESSr_ENUM,
    BCM56640_A0_CMIC_CMC0_FIFO_CH3_RD_DMA_HOSTMEM_THRESHOLDr_ENUM,
    BCM56640_A0_CMIC_CMC0_FIFO_CH3_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr_ENUM,
    BCM56640_A0_CMIC_CMC0_FIFO_CH3_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr_ENUM,
    BCM56640_A0_CMIC_CMC0_FIFO_CH3_RD_DMA_OPCODEr_ENUM,
    BCM56640_A0_CMIC_CMC0_FIFO_CH3_RD_DMA_SBUS_START_ADDRESSr_ENUM,
    BCM56640_A0_CMIC_CMC0_FIFO_CH3_RD_DMA_STATr_ENUM,
    BCM56640_A0_CMIC_CMC0_FIFO_CH3_RD_DMA_STAT_CLRr_ENUM,
    BCM56640_A0_CMIC_CMC0_FSCHAN_ADDRESSr_ENUM,
    BCM56640_A0_CMIC_CMC0_FSCHAN_DATA32r_ENUM,
    BCM56640_A0_CMIC_CMC0_FSCHAN_DATA64_HIr_ENUM,
    BCM56640_A0_CMIC_CMC0_FSCHAN_DATA64_LOr_ENUM,
    BCM56640_A0_CMIC_CMC0_FSCHAN_ENABLE_PROGRAMMABLE_OPCODEr_ENUM,
    BCM56640_A0_CMIC_CMC0_FSCHAN_OPCODEr_ENUM,
    BCM56640_A0_CMIC_CMC0_FSCHAN_STATUSr_ENUM,
    BCM56640_A0_CMIC_CMC0_HOSTMEM_ADDR_REMAP_0r_ENUM,
    BCM56640_A0_CMIC_CMC0_HOSTMEM_ADDR_REMAP_1r_ENUM,
    BCM56640_A0_CMIC_CMC0_HOSTMEM_ADDR_REMAP_2r_ENUM,
    BCM56640_A0_CMIC_CMC0_IRQ_STAT0r_ENUM,
    BCM56640_A0_CMIC_CMC0_IRQ_STAT1r_ENUM,
    BCM56640_A0_CMIC_CMC0_IRQ_STAT2r_ENUM,
    BCM56640_A0_CMIC_CMC0_IRQ_STAT3r_ENUM,
    BCM56640_A0_CMIC_CMC0_IRQ_STAT4r_ENUM,
    BCM56640_A0_CMIC_CMC0_MIIM_ADDRESSr_ENUM,
    BCM56640_A0_CMIC_CMC0_MIIM_CTRLr_ENUM,
    BCM56640_A0_CMIC_CMC0_MIIM_PARAMr_ENUM,
    BCM56640_A0_CMIC_CMC0_MIIM_READ_DATAr_ENUM,
    BCM56640_A0_CMIC_CMC0_MIIM_STATr_ENUM,
    BCM56640_A0_CMIC_CMC0_PCIE_IRQ_MASK0r_ENUM,
    BCM56640_A0_CMIC_CMC0_PCIE_IRQ_MASK1r_ENUM,
    BCM56640_A0_CMIC_CMC0_PCIE_IRQ_MASK2r_ENUM,
    BCM56640_A0_CMIC_CMC0_PCIE_IRQ_MASK3r_ENUM,
    BCM56640_A0_CMIC_CMC0_PCIE_IRQ_MASK4r_ENUM,
    BCM56640_A0_CMIC_CMC0_PCIE_MISCELr_ENUM,
    BCM56640_A0_CMIC_CMC0_PKT_COUNT_CH0_RXPKTr_ENUM,
    BCM56640_A0_CMIC_CMC0_PKT_COUNT_CH0_TXPKTr_ENUM,
    BCM56640_A0_CMIC_CMC0_PKT_COUNT_CH1_RXPKTr_ENUM,
    BCM56640_A0_CMIC_CMC0_PKT_COUNT_CH1_TXPKTr_ENUM,
    BCM56640_A0_CMIC_CMC0_PKT_COUNT_CH2_RXPKTr_ENUM,
    BCM56640_A0_CMIC_CMC0_PKT_COUNT_CH2_TXPKTr_ENUM,
    BCM56640_A0_CMIC_CMC0_PKT_COUNT_CH3_RXPKTr_ENUM,
    BCM56640_A0_CMIC_CMC0_PKT_COUNT_CH3_TXPKTr_ENUM,
    BCM56640_A0_CMIC_CMC0_PKT_COUNT_RXPKTr_ENUM,
    BCM56640_A0_CMIC_CMC0_PKT_COUNT_TXPKTr_ENUM,
    BCM56640_A0_CMIC_CMC0_PROGRAMMABLE_COS_MASK0r_ENUM,
    BCM56640_A0_CMIC_CMC0_PROGRAMMABLE_COS_MASK1r_ENUM,
    BCM56640_A0_CMIC_CMC0_RCPU_IRQ_MASK0r_ENUM,
    BCM56640_A0_CMIC_CMC0_RXBUF_THRESHOLD_CONFIGr_ENUM,
    BCM56640_A0_CMIC_CMC0_SBUSDMA_CH0_CONTROLr_ENUM,
    BCM56640_A0_CMIC_CMC0_SBUSDMA_CH0_COUNTr_ENUM,
    BCM56640_A0_CMIC_CMC0_SBUSDMA_CH0_CUR_DESC_ADDRESSr_ENUM,
    BCM56640_A0_CMIC_CMC0_SBUSDMA_CH0_CUR_HOSTMEM_ADDRESSr_ENUM,
    BCM56640_A0_CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_COUNTr_ENUM,
    BCM56640_A0_CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESSr_ENUM,
    BCM56640_A0_CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_OPCODEr_ENUM,
    BCM56640_A0_CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_REQUESTr_ENUM,
    BCM56640_A0_CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr_ENUM,
    BCM56640_A0_CMIC_CMC0_SBUSDMA_CH0_CUR_SBUS_ADDRESSr_ENUM,
    BCM56640_A0_CMIC_CMC0_SBUSDMA_CH0_DESC_START_ADDRESSr_ENUM,
    BCM56640_A0_CMIC_CMC0_SBUSDMA_CH0_HOSTMEM_START_ADDRESSr_ENUM,
    BCM56640_A0_CMIC_CMC0_SBUSDMA_CH0_OPCODEr_ENUM,
    BCM56640_A0_CMIC_CMC0_SBUSDMA_CH0_REQUESTr_ENUM,
    BCM56640_A0_CMIC_CMC0_SBUSDMA_CH0_SBUSDMA_DEBUGr_ENUM,
    BCM56640_A0_CMIC_CMC0_SBUSDMA_CH0_SBUSDMA_DEBUG_CLRr_ENUM,
    BCM56640_A0_CMIC_CMC0_SBUSDMA_CH0_SBUSDMA_ECCERR_ADDRESSr_ENUM,
    BCM56640_A0_CMIC_CMC0_SBUSDMA_CH0_SBUSDMA_ECCERR_CONTROLr_ENUM,
    BCM56640_A0_CMIC_CMC0_SBUSDMA_CH0_SBUS_START_ADDRESSr_ENUM,
    BCM56640_A0_CMIC_CMC0_SBUSDMA_CH0_STATUSr_ENUM,
    BCM56640_A0_CMIC_CMC0_SBUSDMA_CH1_CONTROLr_ENUM,
    BCM56640_A0_CMIC_CMC0_SBUSDMA_CH1_COUNTr_ENUM,
    BCM56640_A0_CMIC_CMC0_SBUSDMA_CH1_CUR_DESC_ADDRESSr_ENUM,
    BCM56640_A0_CMIC_CMC0_SBUSDMA_CH1_CUR_HOSTMEM_ADDRESSr_ENUM,
    BCM56640_A0_CMIC_CMC0_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_COUNTr_ENUM,
    BCM56640_A0_CMIC_CMC0_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESSr_ENUM,
    BCM56640_A0_CMIC_CMC0_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_OPCODEr_ENUM,
    BCM56640_A0_CMIC_CMC0_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_REQUESTr_ENUM,
    BCM56640_A0_CMIC_CMC0_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr_ENUM,
    BCM56640_A0_CMIC_CMC0_SBUSDMA_CH1_CUR_SBUS_ADDRESSr_ENUM,
    BCM56640_A0_CMIC_CMC0_SBUSDMA_CH1_DESC_START_ADDRESSr_ENUM,
    BCM56640_A0_CMIC_CMC0_SBUSDMA_CH1_HOSTMEM_START_ADDRESSr_ENUM,
    BCM56640_A0_CMIC_CMC0_SBUSDMA_CH1_OPCODEr_ENUM,
    BCM56640_A0_CMIC_CMC0_SBUSDMA_CH1_REQUESTr_ENUM,
    BCM56640_A0_CMIC_CMC0_SBUSDMA_CH1_SBUSDMA_DEBUGr_ENUM,
    BCM56640_A0_CMIC_CMC0_SBUSDMA_CH1_SBUSDMA_DEBUG_CLRr_ENUM,
    BCM56640_A0_CMIC_CMC0_SBUSDMA_CH1_SBUSDMA_ECCERR_ADDRESSr_ENUM,
    BCM56640_A0_CMIC_CMC0_SBUSDMA_CH1_SBUSDMA_ECCERR_CONTROLr_ENUM,
    BCM56640_A0_CMIC_CMC0_SBUSDMA_CH1_SBUS_START_ADDRESSr_ENUM,
    BCM56640_A0_CMIC_CMC0_SBUSDMA_CH1_STATUSr_ENUM,
    BCM56640_A0_CMIC_CMC0_SBUSDMA_CH2_CONTROLr_ENUM,
    BCM56640_A0_CMIC_CMC0_SBUSDMA_CH2_COUNTr_ENUM,
    BCM56640_A0_CMIC_CMC0_SBUSDMA_CH2_CUR_DESC_ADDRESSr_ENUM,
    BCM56640_A0_CMIC_CMC0_SBUSDMA_CH2_CUR_HOSTMEM_ADDRESSr_ENUM,
    BCM56640_A0_CMIC_CMC0_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_COUNTr_ENUM,
    BCM56640_A0_CMIC_CMC0_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESSr_ENUM,
    BCM56640_A0_CMIC_CMC0_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_OPCODEr_ENUM,
    BCM56640_A0_CMIC_CMC0_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_REQUESTr_ENUM,
    BCM56640_A0_CMIC_CMC0_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr_ENUM,
    BCM56640_A0_CMIC_CMC0_SBUSDMA_CH2_CUR_SBUS_ADDRESSr_ENUM,
    BCM56640_A0_CMIC_CMC0_SBUSDMA_CH2_DESC_START_ADDRESSr_ENUM,
    BCM56640_A0_CMIC_CMC0_SBUSDMA_CH2_HOSTMEM_START_ADDRESSr_ENUM,
    BCM56640_A0_CMIC_CMC0_SBUSDMA_CH2_OPCODEr_ENUM,
    BCM56640_A0_CMIC_CMC0_SBUSDMA_CH2_REQUESTr_ENUM,
    BCM56640_A0_CMIC_CMC0_SBUSDMA_CH2_SBUSDMA_DEBUGr_ENUM,
    BCM56640_A0_CMIC_CMC0_SBUSDMA_CH2_SBUSDMA_DEBUG_CLRr_ENUM,
    BCM56640_A0_CMIC_CMC0_SBUSDMA_CH2_SBUSDMA_ECCERR_ADDRESSr_ENUM,
    BCM56640_A0_CMIC_CMC0_SBUSDMA_CH2_SBUSDMA_ECCERR_CONTROLr_ENUM,
    BCM56640_A0_CMIC_CMC0_SBUSDMA_CH2_SBUS_START_ADDRESSr_ENUM,
    BCM56640_A0_CMIC_CMC0_SBUSDMA_CH2_STATUSr_ENUM,
    BCM56640_A0_CMIC_CMC0_SCHAN_ACK_DATA_BEAT_COUNTr_ENUM,
    BCM56640_A0_CMIC_CMC0_SCHAN_CTRLr_ENUM,
    BCM56640_A0_CMIC_CMC0_SCHAN_ERRr_ENUM,
    BCM56640_A0_CMIC_CMC0_SCHAN_MESSAGEr_ENUM,
    BCM56640_A0_CMIC_CMC0_SW_INTR_CONFIGr_ENUM,
    BCM56640_A0_CMIC_CMC0_TM_CONTROL_0r_ENUM,
    BCM56640_A0_CMIC_CMC0_TM_CONTROL_1r_ENUM,
    BCM56640_A0_CMIC_CMC0_UC0_IRQ_MASK0r_ENUM,
    BCM56640_A0_CMIC_CMC0_UC0_IRQ_MASK1r_ENUM,
    BCM56640_A0_CMIC_CMC0_UC0_IRQ_MASK2r_ENUM,
    BCM56640_A0_CMIC_CMC0_UC0_IRQ_MASK3r_ENUM,
    BCM56640_A0_CMIC_CMC0_UC0_IRQ_MASK4r_ENUM,
    BCM56640_A0_CMIC_CMC0_UC1_IRQ_MASK0r_ENUM,
    BCM56640_A0_CMIC_CMC0_UC1_IRQ_MASK1r_ENUM,
    BCM56640_A0_CMIC_CMC0_UC1_IRQ_MASK2r_ENUM,
    BCM56640_A0_CMIC_CMC0_UC1_IRQ_MASK3r_ENUM,
    BCM56640_A0_CMIC_CMC0_UC1_IRQ_MASK4r_ENUM,
    BCM56640_A0_CMIC_CMC1_2BIT_ECC_ERROR_STATUSr_ENUM,
    BCM56640_A0_CMIC_CMC1_2BIT_ECC_ERROR_STATUS_MASKr_ENUM,
    BCM56640_A0_CMIC_CMC1_CCM_DMA_CFGr_ENUM,
    BCM56640_A0_CMIC_CMC1_CCM_DMA_CUR_HOST0_ADDRr_ENUM,
    BCM56640_A0_CMIC_CMC1_CCM_DMA_CUR_HOST1_ADDRr_ENUM,
    BCM56640_A0_CMIC_CMC1_CCM_DMA_ECCERR_ADDRr_ENUM,
    BCM56640_A0_CMIC_CMC1_CCM_DMA_ECCERR_CONTROLr_ENUM,
    BCM56640_A0_CMIC_CMC1_CCM_DMA_ENTRY_COUNTr_ENUM,
    BCM56640_A0_CMIC_CMC1_CCM_DMA_HOST0_MEM_START_ADDRr_ENUM,
    BCM56640_A0_CMIC_CMC1_CCM_DMA_HOST1_MEM_START_ADDRr_ENUM,
    BCM56640_A0_CMIC_CMC1_CCM_DMA_STATr_ENUM,
    BCM56640_A0_CMIC_CMC1_CCM_DMA_STATUS_CLRr_ENUM,
    BCM56640_A0_CMIC_CMC1_CH0_COS_CTRL_RX_0r_ENUM,
    BCM56640_A0_CMIC_CMC1_CH0_COS_CTRL_RX_1r_ENUM,
    BCM56640_A0_CMIC_CMC1_CH0_DMA_CTRLr_ENUM,
    BCM56640_A0_CMIC_CMC1_CH0_DMA_CURR_DESCr_ENUM,
    BCM56640_A0_CMIC_CMC1_CH1_COS_CTRL_RX_0r_ENUM,
    BCM56640_A0_CMIC_CMC1_CH1_COS_CTRL_RX_1r_ENUM,
    BCM56640_A0_CMIC_CMC1_CH1_DMA_CTRLr_ENUM,
    BCM56640_A0_CMIC_CMC1_CH1_DMA_CURR_DESCr_ENUM,
    BCM56640_A0_CMIC_CMC1_CH2_COS_CTRL_RX_0r_ENUM,
    BCM56640_A0_CMIC_CMC1_CH2_COS_CTRL_RX_1r_ENUM,
    BCM56640_A0_CMIC_CMC1_CH2_DMA_CTRLr_ENUM,
    BCM56640_A0_CMIC_CMC1_CH2_DMA_CURR_DESCr_ENUM,
    BCM56640_A0_CMIC_CMC1_CH3_COS_CTRL_RX_0r_ENUM,
    BCM56640_A0_CMIC_CMC1_CH3_COS_CTRL_RX_1r_ENUM,
    BCM56640_A0_CMIC_CMC1_CH3_DMA_CTRLr_ENUM,
    BCM56640_A0_CMIC_CMC1_CH3_DMA_CURR_DESCr_ENUM,
    BCM56640_A0_CMIC_CMC1_CONFIGr_ENUM,
    BCM56640_A0_CMIC_CMC1_DMA_CH0_INTR_COALr_ENUM,
    BCM56640_A0_CMIC_CMC1_DMA_CH1_INTR_COALr_ENUM,
    BCM56640_A0_CMIC_CMC1_DMA_CH2_INTR_COALr_ENUM,
    BCM56640_A0_CMIC_CMC1_DMA_CH3_INTR_COALr_ENUM,
    BCM56640_A0_CMIC_CMC1_DMA_DESC0r_ENUM,
    BCM56640_A0_CMIC_CMC1_DMA_DESC1r_ENUM,
    BCM56640_A0_CMIC_CMC1_DMA_DESC2r_ENUM,
    BCM56640_A0_CMIC_CMC1_DMA_DESC3r_ENUM,
    BCM56640_A0_CMIC_CMC1_DMA_STATr_ENUM,
    BCM56640_A0_CMIC_CMC1_DMA_STAT_CLRr_ENUM,
    BCM56640_A0_CMIC_CMC1_FIFO_CH0_RD_DMA_CFGr_ENUM,
    BCM56640_A0_CMIC_CMC1_FIFO_CH0_RD_DMA_CUR_HOSTMEM_WRITE_PTRr_ENUM,
    BCM56640_A0_CMIC_CMC1_FIFO_CH0_RD_DMA_ECCERR_ADDRESSr_ENUM,
    BCM56640_A0_CMIC_CMC1_FIFO_CH0_RD_DMA_ECCERR_CONTROLr_ENUM,
    BCM56640_A0_CMIC_CMC1_FIFO_CH0_RD_DMA_HOSTMEM_START_ADDRESSr_ENUM,
    BCM56640_A0_CMIC_CMC1_FIFO_CH0_RD_DMA_HOSTMEM_THRESHOLDr_ENUM,
    BCM56640_A0_CMIC_CMC1_FIFO_CH0_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr_ENUM,
    BCM56640_A0_CMIC_CMC1_FIFO_CH0_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr_ENUM,
    BCM56640_A0_CMIC_CMC1_FIFO_CH0_RD_DMA_OPCODEr_ENUM,
    BCM56640_A0_CMIC_CMC1_FIFO_CH0_RD_DMA_SBUS_START_ADDRESSr_ENUM,
    BCM56640_A0_CMIC_CMC1_FIFO_CH0_RD_DMA_STATr_ENUM,
    BCM56640_A0_CMIC_CMC1_FIFO_CH0_RD_DMA_STAT_CLRr_ENUM,
    BCM56640_A0_CMIC_CMC1_FIFO_CH1_RD_DMA_CFGr_ENUM,
    BCM56640_A0_CMIC_CMC1_FIFO_CH1_RD_DMA_CUR_HOSTMEM_WRITE_PTRr_ENUM,
    BCM56640_A0_CMIC_CMC1_FIFO_CH1_RD_DMA_ECCERR_ADDRESSr_ENUM,
    BCM56640_A0_CMIC_CMC1_FIFO_CH1_RD_DMA_ECCERR_CONTROLr_ENUM,
    BCM56640_A0_CMIC_CMC1_FIFO_CH1_RD_DMA_HOSTMEM_START_ADDRESSr_ENUM,
    BCM56640_A0_CMIC_CMC1_FIFO_CH1_RD_DMA_HOSTMEM_THRESHOLDr_ENUM,
    BCM56640_A0_CMIC_CMC1_FIFO_CH1_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr_ENUM,
    BCM56640_A0_CMIC_CMC1_FIFO_CH1_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr_ENUM,
    BCM56640_A0_CMIC_CMC1_FIFO_CH1_RD_DMA_OPCODEr_ENUM,
    BCM56640_A0_CMIC_CMC1_FIFO_CH1_RD_DMA_SBUS_START_ADDRESSr_ENUM,
    BCM56640_A0_CMIC_CMC1_FIFO_CH1_RD_DMA_STATr_ENUM,
    BCM56640_A0_CMIC_CMC1_FIFO_CH1_RD_DMA_STAT_CLRr_ENUM,
    BCM56640_A0_CMIC_CMC1_FIFO_CH2_RD_DMA_CFGr_ENUM,
    BCM56640_A0_CMIC_CMC1_FIFO_CH2_RD_DMA_CUR_HOSTMEM_WRITE_PTRr_ENUM,
    BCM56640_A0_CMIC_CMC1_FIFO_CH2_RD_DMA_ECCERR_ADDRESSr_ENUM,
    BCM56640_A0_CMIC_CMC1_FIFO_CH2_RD_DMA_ECCERR_CONTROLr_ENUM,
    BCM56640_A0_CMIC_CMC1_FIFO_CH2_RD_DMA_HOSTMEM_START_ADDRESSr_ENUM,
    BCM56640_A0_CMIC_CMC1_FIFO_CH2_RD_DMA_HOSTMEM_THRESHOLDr_ENUM,
    BCM56640_A0_CMIC_CMC1_FIFO_CH2_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr_ENUM,
    BCM56640_A0_CMIC_CMC1_FIFO_CH2_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr_ENUM,
    BCM56640_A0_CMIC_CMC1_FIFO_CH2_RD_DMA_OPCODEr_ENUM,
    BCM56640_A0_CMIC_CMC1_FIFO_CH2_RD_DMA_SBUS_START_ADDRESSr_ENUM,
    BCM56640_A0_CMIC_CMC1_FIFO_CH2_RD_DMA_STATr_ENUM,
    BCM56640_A0_CMIC_CMC1_FIFO_CH2_RD_DMA_STAT_CLRr_ENUM,
    BCM56640_A0_CMIC_CMC1_FIFO_CH3_RD_DMA_CFGr_ENUM,
    BCM56640_A0_CMIC_CMC1_FIFO_CH3_RD_DMA_CUR_HOSTMEM_WRITE_PTRr_ENUM,
    BCM56640_A0_CMIC_CMC1_FIFO_CH3_RD_DMA_ECCERR_ADDRESSr_ENUM,
    BCM56640_A0_CMIC_CMC1_FIFO_CH3_RD_DMA_ECCERR_CONTROLr_ENUM,
    BCM56640_A0_CMIC_CMC1_FIFO_CH3_RD_DMA_HOSTMEM_START_ADDRESSr_ENUM,
    BCM56640_A0_CMIC_CMC1_FIFO_CH3_RD_DMA_HOSTMEM_THRESHOLDr_ENUM,
    BCM56640_A0_CMIC_CMC1_FIFO_CH3_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr_ENUM,
    BCM56640_A0_CMIC_CMC1_FIFO_CH3_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr_ENUM,
    BCM56640_A0_CMIC_CMC1_FIFO_CH3_RD_DMA_OPCODEr_ENUM,
    BCM56640_A0_CMIC_CMC1_FIFO_CH3_RD_DMA_SBUS_START_ADDRESSr_ENUM,
    BCM56640_A0_CMIC_CMC1_FIFO_CH3_RD_DMA_STATr_ENUM,
    BCM56640_A0_CMIC_CMC1_FIFO_CH3_RD_DMA_STAT_CLRr_ENUM,
    BCM56640_A0_CMIC_CMC1_FSCHAN_ADDRESSr_ENUM,
    BCM56640_A0_CMIC_CMC1_FSCHAN_DATA32r_ENUM,
    BCM56640_A0_CMIC_CMC1_FSCHAN_DATA64_HIr_ENUM,
    BCM56640_A0_CMIC_CMC1_FSCHAN_DATA64_LOr_ENUM,
    BCM56640_A0_CMIC_CMC1_FSCHAN_ENABLE_PROGRAMMABLE_OPCODEr_ENUM,
    BCM56640_A0_CMIC_CMC1_FSCHAN_OPCODEr_ENUM,
    BCM56640_A0_CMIC_CMC1_FSCHAN_STATUSr_ENUM,
    BCM56640_A0_CMIC_CMC1_HOSTMEM_ADDR_REMAP_0r_ENUM,
    BCM56640_A0_CMIC_CMC1_HOSTMEM_ADDR_REMAP_1r_ENUM,
    BCM56640_A0_CMIC_CMC1_HOSTMEM_ADDR_REMAP_2r_ENUM,
    BCM56640_A0_CMIC_CMC1_IRQ_STAT0r_ENUM,
    BCM56640_A0_CMIC_CMC1_IRQ_STAT1r_ENUM,
    BCM56640_A0_CMIC_CMC1_IRQ_STAT2r_ENUM,
    BCM56640_A0_CMIC_CMC1_IRQ_STAT3r_ENUM,
    BCM56640_A0_CMIC_CMC1_IRQ_STAT4r_ENUM,
    BCM56640_A0_CMIC_CMC1_MIIM_ADDRESSr_ENUM,
    BCM56640_A0_CMIC_CMC1_MIIM_CTRLr_ENUM,
    BCM56640_A0_CMIC_CMC1_MIIM_PARAMr_ENUM,
    BCM56640_A0_CMIC_CMC1_MIIM_READ_DATAr_ENUM,
    BCM56640_A0_CMIC_CMC1_MIIM_STATr_ENUM,
    BCM56640_A0_CMIC_CMC1_PCIE_IRQ_MASK0r_ENUM,
    BCM56640_A0_CMIC_CMC1_PCIE_IRQ_MASK1r_ENUM,
    BCM56640_A0_CMIC_CMC1_PCIE_IRQ_MASK2r_ENUM,
    BCM56640_A0_CMIC_CMC1_PCIE_IRQ_MASK3r_ENUM,
    BCM56640_A0_CMIC_CMC1_PCIE_IRQ_MASK4r_ENUM,
    BCM56640_A0_CMIC_CMC1_PCIE_MISCELr_ENUM,
    BCM56640_A0_CMIC_CMC1_PKT_COUNT_CH0_RXPKTr_ENUM,
    BCM56640_A0_CMIC_CMC1_PKT_COUNT_CH0_TXPKTr_ENUM,
    BCM56640_A0_CMIC_CMC1_PKT_COUNT_CH1_RXPKTr_ENUM,
    BCM56640_A0_CMIC_CMC1_PKT_COUNT_CH1_TXPKTr_ENUM,
    BCM56640_A0_CMIC_CMC1_PKT_COUNT_CH2_RXPKTr_ENUM,
    BCM56640_A0_CMIC_CMC1_PKT_COUNT_CH2_TXPKTr_ENUM,
    BCM56640_A0_CMIC_CMC1_PKT_COUNT_CH3_RXPKTr_ENUM,
    BCM56640_A0_CMIC_CMC1_PKT_COUNT_CH3_TXPKTr_ENUM,
    BCM56640_A0_CMIC_CMC1_PKT_COUNT_RXPKTr_ENUM,
    BCM56640_A0_CMIC_CMC1_PKT_COUNT_TXPKTr_ENUM,
    BCM56640_A0_CMIC_CMC1_PROGRAMMABLE_COS_MASK0r_ENUM,
    BCM56640_A0_CMIC_CMC1_PROGRAMMABLE_COS_MASK1r_ENUM,
    BCM56640_A0_CMIC_CMC1_RCPU_IRQ_MASK0r_ENUM,
    BCM56640_A0_CMIC_CMC1_RXBUF_THRESHOLD_CONFIGr_ENUM,
    BCM56640_A0_CMIC_CMC1_SBUSDMA_CH0_CONTROLr_ENUM,
    BCM56640_A0_CMIC_CMC1_SBUSDMA_CH0_COUNTr_ENUM,
    BCM56640_A0_CMIC_CMC1_SBUSDMA_CH0_CUR_DESC_ADDRESSr_ENUM,
    BCM56640_A0_CMIC_CMC1_SBUSDMA_CH0_CUR_HOSTMEM_ADDRESSr_ENUM,
    BCM56640_A0_CMIC_CMC1_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_COUNTr_ENUM,
    BCM56640_A0_CMIC_CMC1_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESSr_ENUM,
    BCM56640_A0_CMIC_CMC1_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_OPCODEr_ENUM,
    BCM56640_A0_CMIC_CMC1_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_REQUESTr_ENUM,
    BCM56640_A0_CMIC_CMC1_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr_ENUM,
    BCM56640_A0_CMIC_CMC1_SBUSDMA_CH0_CUR_SBUS_ADDRESSr_ENUM,
    BCM56640_A0_CMIC_CMC1_SBUSDMA_CH0_DESC_START_ADDRESSr_ENUM,
    BCM56640_A0_CMIC_CMC1_SBUSDMA_CH0_HOSTMEM_START_ADDRESSr_ENUM,
    BCM56640_A0_CMIC_CMC1_SBUSDMA_CH0_OPCODEr_ENUM,
    BCM56640_A0_CMIC_CMC1_SBUSDMA_CH0_REQUESTr_ENUM,
    BCM56640_A0_CMIC_CMC1_SBUSDMA_CH0_SBUSDMA_DEBUGr_ENUM,
    BCM56640_A0_CMIC_CMC1_SBUSDMA_CH0_SBUSDMA_DEBUG_CLRr_ENUM,
    BCM56640_A0_CMIC_CMC1_SBUSDMA_CH0_SBUSDMA_ECCERR_ADDRESSr_ENUM,
    BCM56640_A0_CMIC_CMC1_SBUSDMA_CH0_SBUSDMA_ECCERR_CONTROLr_ENUM,
    BCM56640_A0_CMIC_CMC1_SBUSDMA_CH0_SBUS_START_ADDRESSr_ENUM,
    BCM56640_A0_CMIC_CMC1_SBUSDMA_CH0_STATUSr_ENUM,
    BCM56640_A0_CMIC_CMC1_SBUSDMA_CH1_CONTROLr_ENUM,
    BCM56640_A0_CMIC_CMC1_SBUSDMA_CH1_COUNTr_ENUM,
    BCM56640_A0_CMIC_CMC1_SBUSDMA_CH1_CUR_DESC_ADDRESSr_ENUM,
    BCM56640_A0_CMIC_CMC1_SBUSDMA_CH1_CUR_HOSTMEM_ADDRESSr_ENUM,
    BCM56640_A0_CMIC_CMC1_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_COUNTr_ENUM,
    BCM56640_A0_CMIC_CMC1_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESSr_ENUM,
    BCM56640_A0_CMIC_CMC1_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_OPCODEr_ENUM,
    BCM56640_A0_CMIC_CMC1_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_REQUESTr_ENUM,
    BCM56640_A0_CMIC_CMC1_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr_ENUM,
    BCM56640_A0_CMIC_CMC1_SBUSDMA_CH1_CUR_SBUS_ADDRESSr_ENUM,
    BCM56640_A0_CMIC_CMC1_SBUSDMA_CH1_DESC_START_ADDRESSr_ENUM,
    BCM56640_A0_CMIC_CMC1_SBUSDMA_CH1_HOSTMEM_START_ADDRESSr_ENUM,
    BCM56640_A0_CMIC_CMC1_SBUSDMA_CH1_OPCODEr_ENUM,
    BCM56640_A0_CMIC_CMC1_SBUSDMA_CH1_REQUESTr_ENUM,
    BCM56640_A0_CMIC_CMC1_SBUSDMA_CH1_SBUSDMA_DEBUGr_ENUM,
    BCM56640_A0_CMIC_CMC1_SBUSDMA_CH1_SBUSDMA_DEBUG_CLRr_ENUM,
    BCM56640_A0_CMIC_CMC1_SBUSDMA_CH1_SBUSDMA_ECCERR_ADDRESSr_ENUM,
    BCM56640_A0_CMIC_CMC1_SBUSDMA_CH1_SBUSDMA_ECCERR_CONTROLr_ENUM,
    BCM56640_A0_CMIC_CMC1_SBUSDMA_CH1_SBUS_START_ADDRESSr_ENUM,
    BCM56640_A0_CMIC_CMC1_SBUSDMA_CH1_STATUSr_ENUM,
    BCM56640_A0_CMIC_CMC1_SBUSDMA_CH2_CONTROLr_ENUM,
    BCM56640_A0_CMIC_CMC1_SBUSDMA_CH2_COUNTr_ENUM,
    BCM56640_A0_CMIC_CMC1_SBUSDMA_CH2_CUR_DESC_ADDRESSr_ENUM,
    BCM56640_A0_CMIC_CMC1_SBUSDMA_CH2_CUR_HOSTMEM_ADDRESSr_ENUM,
    BCM56640_A0_CMIC_CMC1_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_COUNTr_ENUM,
    BCM56640_A0_CMIC_CMC1_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESSr_ENUM,
    BCM56640_A0_CMIC_CMC1_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_OPCODEr_ENUM,
    BCM56640_A0_CMIC_CMC1_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_REQUESTr_ENUM,
    BCM56640_A0_CMIC_CMC1_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr_ENUM,
    BCM56640_A0_CMIC_CMC1_SBUSDMA_CH2_CUR_SBUS_ADDRESSr_ENUM,
    BCM56640_A0_CMIC_CMC1_SBUSDMA_CH2_DESC_START_ADDRESSr_ENUM,
    BCM56640_A0_CMIC_CMC1_SBUSDMA_CH2_HOSTMEM_START_ADDRESSr_ENUM,
    BCM56640_A0_CMIC_CMC1_SBUSDMA_CH2_OPCODEr_ENUM,
    BCM56640_A0_CMIC_CMC1_SBUSDMA_CH2_REQUESTr_ENUM,
    BCM56640_A0_CMIC_CMC1_SBUSDMA_CH2_SBUSDMA_DEBUGr_ENUM,
    BCM56640_A0_CMIC_CMC1_SBUSDMA_CH2_SBUSDMA_DEBUG_CLRr_ENUM,
    BCM56640_A0_CMIC_CMC1_SBUSDMA_CH2_SBUSDMA_ECCERR_ADDRESSr_ENUM,
    BCM56640_A0_CMIC_CMC1_SBUSDMA_CH2_SBUSDMA_ECCERR_CONTROLr_ENUM,
    BCM56640_A0_CMIC_CMC1_SBUSDMA_CH2_SBUS_START_ADDRESSr_ENUM,
    BCM56640_A0_CMIC_CMC1_SBUSDMA_CH2_STATUSr_ENUM,
    BCM56640_A0_CMIC_CMC1_SCHAN_ACK_DATA_BEAT_COUNTr_ENUM,
    BCM56640_A0_CMIC_CMC1_SCHAN_CTRLr_ENUM,
    BCM56640_A0_CMIC_CMC1_SCHAN_ERRr_ENUM,
    BCM56640_A0_CMIC_CMC1_SCHAN_MESSAGEr_ENUM,
    BCM56640_A0_CMIC_CMC1_SW_INTR_CONFIGr_ENUM,
    BCM56640_A0_CMIC_CMC1_TM_CONTROL_0r_ENUM,
    BCM56640_A0_CMIC_CMC1_TM_CONTROL_1r_ENUM,
    BCM56640_A0_CMIC_CMC1_UC0_IRQ_MASK0r_ENUM,
    BCM56640_A0_CMIC_CMC1_UC0_IRQ_MASK1r_ENUM,
    BCM56640_A0_CMIC_CMC1_UC0_IRQ_MASK2r_ENUM,
    BCM56640_A0_CMIC_CMC1_UC0_IRQ_MASK3r_ENUM,
    BCM56640_A0_CMIC_CMC1_UC0_IRQ_MASK4r_ENUM,
    BCM56640_A0_CMIC_CMC1_UC1_IRQ_MASK0r_ENUM,
    BCM56640_A0_CMIC_CMC1_UC1_IRQ_MASK1r_ENUM,
    BCM56640_A0_CMIC_CMC1_UC1_IRQ_MASK2r_ENUM,
    BCM56640_A0_CMIC_CMC1_UC1_IRQ_MASK3r_ENUM,
    BCM56640_A0_CMIC_CMC1_UC1_IRQ_MASK4r_ENUM,
    BCM56640_A0_CMIC_CMC2_2BIT_ECC_ERROR_STATUSr_ENUM,
    BCM56640_A0_CMIC_CMC2_2BIT_ECC_ERROR_STATUS_MASKr_ENUM,
    BCM56640_A0_CMIC_CMC2_CCM_DMA_CFGr_ENUM,
    BCM56640_A0_CMIC_CMC2_CCM_DMA_CUR_HOST0_ADDRr_ENUM,
    BCM56640_A0_CMIC_CMC2_CCM_DMA_CUR_HOST1_ADDRr_ENUM,
    BCM56640_A0_CMIC_CMC2_CCM_DMA_ECCERR_ADDRr_ENUM,
    BCM56640_A0_CMIC_CMC2_CCM_DMA_ECCERR_CONTROLr_ENUM,
    BCM56640_A0_CMIC_CMC2_CCM_DMA_ENTRY_COUNTr_ENUM,
    BCM56640_A0_CMIC_CMC2_CCM_DMA_HOST0_MEM_START_ADDRr_ENUM,
    BCM56640_A0_CMIC_CMC2_CCM_DMA_HOST1_MEM_START_ADDRr_ENUM,
    BCM56640_A0_CMIC_CMC2_CCM_DMA_STATr_ENUM,
    BCM56640_A0_CMIC_CMC2_CCM_DMA_STATUS_CLRr_ENUM,
    BCM56640_A0_CMIC_CMC2_CH0_COS_CTRL_RX_0r_ENUM,
    BCM56640_A0_CMIC_CMC2_CH0_COS_CTRL_RX_1r_ENUM,
    BCM56640_A0_CMIC_CMC2_CH0_DMA_CTRLr_ENUM,
    BCM56640_A0_CMIC_CMC2_CH0_DMA_CURR_DESCr_ENUM,
    BCM56640_A0_CMIC_CMC2_CH1_COS_CTRL_RX_0r_ENUM,
    BCM56640_A0_CMIC_CMC2_CH1_COS_CTRL_RX_1r_ENUM,
    BCM56640_A0_CMIC_CMC2_CH1_DMA_CTRLr_ENUM,
    BCM56640_A0_CMIC_CMC2_CH1_DMA_CURR_DESCr_ENUM,
    BCM56640_A0_CMIC_CMC2_CH2_COS_CTRL_RX_0r_ENUM,
    BCM56640_A0_CMIC_CMC2_CH2_COS_CTRL_RX_1r_ENUM,
    BCM56640_A0_CMIC_CMC2_CH2_DMA_CTRLr_ENUM,
    BCM56640_A0_CMIC_CMC2_CH2_DMA_CURR_DESCr_ENUM,
    BCM56640_A0_CMIC_CMC2_CH3_COS_CTRL_RX_0r_ENUM,
    BCM56640_A0_CMIC_CMC2_CH3_COS_CTRL_RX_1r_ENUM,
    BCM56640_A0_CMIC_CMC2_CH3_DMA_CTRLr_ENUM,
    BCM56640_A0_CMIC_CMC2_CH3_DMA_CURR_DESCr_ENUM,
    BCM56640_A0_CMIC_CMC2_CONFIGr_ENUM,
    BCM56640_A0_CMIC_CMC2_DMA_CH0_INTR_COALr_ENUM,
    BCM56640_A0_CMIC_CMC2_DMA_CH1_INTR_COALr_ENUM,
    BCM56640_A0_CMIC_CMC2_DMA_CH2_INTR_COALr_ENUM,
    BCM56640_A0_CMIC_CMC2_DMA_CH3_INTR_COALr_ENUM,
    BCM56640_A0_CMIC_CMC2_DMA_DESC0r_ENUM,
    BCM56640_A0_CMIC_CMC2_DMA_DESC1r_ENUM,
    BCM56640_A0_CMIC_CMC2_DMA_DESC2r_ENUM,
    BCM56640_A0_CMIC_CMC2_DMA_DESC3r_ENUM,
    BCM56640_A0_CMIC_CMC2_DMA_STATr_ENUM,
    BCM56640_A0_CMIC_CMC2_DMA_STAT_CLRr_ENUM,
    BCM56640_A0_CMIC_CMC2_FIFO_CH0_RD_DMA_CFGr_ENUM,
    BCM56640_A0_CMIC_CMC2_FIFO_CH0_RD_DMA_CUR_HOSTMEM_WRITE_PTRr_ENUM,
    BCM56640_A0_CMIC_CMC2_FIFO_CH0_RD_DMA_ECCERR_ADDRESSr_ENUM,
    BCM56640_A0_CMIC_CMC2_FIFO_CH0_RD_DMA_ECCERR_CONTROLr_ENUM,
    BCM56640_A0_CMIC_CMC2_FIFO_CH0_RD_DMA_HOSTMEM_START_ADDRESSr_ENUM,
    BCM56640_A0_CMIC_CMC2_FIFO_CH0_RD_DMA_HOSTMEM_THRESHOLDr_ENUM,
    BCM56640_A0_CMIC_CMC2_FIFO_CH0_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr_ENUM,
    BCM56640_A0_CMIC_CMC2_FIFO_CH0_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr_ENUM,
    BCM56640_A0_CMIC_CMC2_FIFO_CH0_RD_DMA_OPCODEr_ENUM,
    BCM56640_A0_CMIC_CMC2_FIFO_CH0_RD_DMA_SBUS_START_ADDRESSr_ENUM,
    BCM56640_A0_CMIC_CMC2_FIFO_CH0_RD_DMA_STATr_ENUM,
    BCM56640_A0_CMIC_CMC2_FIFO_CH0_RD_DMA_STAT_CLRr_ENUM,
    BCM56640_A0_CMIC_CMC2_FIFO_CH1_RD_DMA_CFGr_ENUM,
    BCM56640_A0_CMIC_CMC2_FIFO_CH1_RD_DMA_CUR_HOSTMEM_WRITE_PTRr_ENUM,
    BCM56640_A0_CMIC_CMC2_FIFO_CH1_RD_DMA_ECCERR_ADDRESSr_ENUM,
    BCM56640_A0_CMIC_CMC2_FIFO_CH1_RD_DMA_ECCERR_CONTROLr_ENUM,
    BCM56640_A0_CMIC_CMC2_FIFO_CH1_RD_DMA_HOSTMEM_START_ADDRESSr_ENUM,
    BCM56640_A0_CMIC_CMC2_FIFO_CH1_RD_DMA_HOSTMEM_THRESHOLDr_ENUM,
    BCM56640_A0_CMIC_CMC2_FIFO_CH1_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr_ENUM,
    BCM56640_A0_CMIC_CMC2_FIFO_CH1_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr_ENUM,
    BCM56640_A0_CMIC_CMC2_FIFO_CH1_RD_DMA_OPCODEr_ENUM,
    BCM56640_A0_CMIC_CMC2_FIFO_CH1_RD_DMA_SBUS_START_ADDRESSr_ENUM,
    BCM56640_A0_CMIC_CMC2_FIFO_CH1_RD_DMA_STATr_ENUM,
    BCM56640_A0_CMIC_CMC2_FIFO_CH1_RD_DMA_STAT_CLRr_ENUM,
    BCM56640_A0_CMIC_CMC2_FIFO_CH2_RD_DMA_CFGr_ENUM,
    BCM56640_A0_CMIC_CMC2_FIFO_CH2_RD_DMA_CUR_HOSTMEM_WRITE_PTRr_ENUM,
    BCM56640_A0_CMIC_CMC2_FIFO_CH2_RD_DMA_ECCERR_ADDRESSr_ENUM,
    BCM56640_A0_CMIC_CMC2_FIFO_CH2_RD_DMA_ECCERR_CONTROLr_ENUM,
    BCM56640_A0_CMIC_CMC2_FIFO_CH2_RD_DMA_HOSTMEM_START_ADDRESSr_ENUM,
    BCM56640_A0_CMIC_CMC2_FIFO_CH2_RD_DMA_HOSTMEM_THRESHOLDr_ENUM,
    BCM56640_A0_CMIC_CMC2_FIFO_CH2_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr_ENUM,
    BCM56640_A0_CMIC_CMC2_FIFO_CH2_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr_ENUM,
    BCM56640_A0_CMIC_CMC2_FIFO_CH2_RD_DMA_OPCODEr_ENUM,
    BCM56640_A0_CMIC_CMC2_FIFO_CH2_RD_DMA_SBUS_START_ADDRESSr_ENUM,
    BCM56640_A0_CMIC_CMC2_FIFO_CH2_RD_DMA_STATr_ENUM,
    BCM56640_A0_CMIC_CMC2_FIFO_CH2_RD_DMA_STAT_CLRr_ENUM,
    BCM56640_A0_CMIC_CMC2_FIFO_CH3_RD_DMA_CFGr_ENUM,
    BCM56640_A0_CMIC_CMC2_FIFO_CH3_RD_DMA_CUR_HOSTMEM_WRITE_PTRr_ENUM,
    BCM56640_A0_CMIC_CMC2_FIFO_CH3_RD_DMA_ECCERR_ADDRESSr_ENUM,
    BCM56640_A0_CMIC_CMC2_FIFO_CH3_RD_DMA_ECCERR_CONTROLr_ENUM,
    BCM56640_A0_CMIC_CMC2_FIFO_CH3_RD_DMA_HOSTMEM_START_ADDRESSr_ENUM,
    BCM56640_A0_CMIC_CMC2_FIFO_CH3_RD_DMA_HOSTMEM_THRESHOLDr_ENUM,
    BCM56640_A0_CMIC_CMC2_FIFO_CH3_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr_ENUM,
    BCM56640_A0_CMIC_CMC2_FIFO_CH3_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr_ENUM,
    BCM56640_A0_CMIC_CMC2_FIFO_CH3_RD_DMA_OPCODEr_ENUM,
    BCM56640_A0_CMIC_CMC2_FIFO_CH3_RD_DMA_SBUS_START_ADDRESSr_ENUM,
    BCM56640_A0_CMIC_CMC2_FIFO_CH3_RD_DMA_STATr_ENUM,
    BCM56640_A0_CMIC_CMC2_FIFO_CH3_RD_DMA_STAT_CLRr_ENUM,
    BCM56640_A0_CMIC_CMC2_FSCHAN_ADDRESSr_ENUM,
    BCM56640_A0_CMIC_CMC2_FSCHAN_DATA32r_ENUM,
    BCM56640_A0_CMIC_CMC2_FSCHAN_DATA64_HIr_ENUM,
    BCM56640_A0_CMIC_CMC2_FSCHAN_DATA64_LOr_ENUM,
    BCM56640_A0_CMIC_CMC2_FSCHAN_ENABLE_PROGRAMMABLE_OPCODEr_ENUM,
    BCM56640_A0_CMIC_CMC2_FSCHAN_OPCODEr_ENUM,
    BCM56640_A0_CMIC_CMC2_FSCHAN_STATUSr_ENUM,
    BCM56640_A0_CMIC_CMC2_HOSTMEM_ADDR_REMAP_0r_ENUM,
    BCM56640_A0_CMIC_CMC2_HOSTMEM_ADDR_REMAP_1r_ENUM,
    BCM56640_A0_CMIC_CMC2_HOSTMEM_ADDR_REMAP_2r_ENUM,
    BCM56640_A0_CMIC_CMC2_IRQ_STAT0r_ENUM,
    BCM56640_A0_CMIC_CMC2_IRQ_STAT1r_ENUM,
    BCM56640_A0_CMIC_CMC2_IRQ_STAT2r_ENUM,
    BCM56640_A0_CMIC_CMC2_IRQ_STAT3r_ENUM,
    BCM56640_A0_CMIC_CMC2_IRQ_STAT4r_ENUM,
    BCM56640_A0_CMIC_CMC2_MIIM_ADDRESSr_ENUM,
    BCM56640_A0_CMIC_CMC2_MIIM_CTRLr_ENUM,
    BCM56640_A0_CMIC_CMC2_MIIM_PARAMr_ENUM,
    BCM56640_A0_CMIC_CMC2_MIIM_READ_DATAr_ENUM,
    BCM56640_A0_CMIC_CMC2_MIIM_STATr_ENUM,
    BCM56640_A0_CMIC_CMC2_PCIE_IRQ_MASK0r_ENUM,
    BCM56640_A0_CMIC_CMC2_PCIE_IRQ_MASK1r_ENUM,
    BCM56640_A0_CMIC_CMC2_PCIE_IRQ_MASK2r_ENUM,
    BCM56640_A0_CMIC_CMC2_PCIE_IRQ_MASK3r_ENUM,
    BCM56640_A0_CMIC_CMC2_PCIE_IRQ_MASK4r_ENUM,
    BCM56640_A0_CMIC_CMC2_PCIE_MISCELr_ENUM,
    BCM56640_A0_CMIC_CMC2_PKT_COUNT_CH0_RXPKTr_ENUM,
    BCM56640_A0_CMIC_CMC2_PKT_COUNT_CH0_TXPKTr_ENUM,
    BCM56640_A0_CMIC_CMC2_PKT_COUNT_CH1_RXPKTr_ENUM,
    BCM56640_A0_CMIC_CMC2_PKT_COUNT_CH1_TXPKTr_ENUM,
    BCM56640_A0_CMIC_CMC2_PKT_COUNT_CH2_RXPKTr_ENUM,
    BCM56640_A0_CMIC_CMC2_PKT_COUNT_CH2_TXPKTr_ENUM,
    BCM56640_A0_CMIC_CMC2_PKT_COUNT_CH3_RXPKTr_ENUM,
    BCM56640_A0_CMIC_CMC2_PKT_COUNT_CH3_TXPKTr_ENUM,
    BCM56640_A0_CMIC_CMC2_PKT_COUNT_RXPKTr_ENUM,
    BCM56640_A0_CMIC_CMC2_PKT_COUNT_TXPKTr_ENUM,
    BCM56640_A0_CMIC_CMC2_PROGRAMMABLE_COS_MASK0r_ENUM,
    BCM56640_A0_CMIC_CMC2_PROGRAMMABLE_COS_MASK1r_ENUM,
    BCM56640_A0_CMIC_CMC2_RCPU_IRQ_MASK0r_ENUM,
    BCM56640_A0_CMIC_CMC2_RXBUF_THRESHOLD_CONFIGr_ENUM,
    BCM56640_A0_CMIC_CMC2_SBUSDMA_CH0_CONTROLr_ENUM,
    BCM56640_A0_CMIC_CMC2_SBUSDMA_CH0_COUNTr_ENUM,
    BCM56640_A0_CMIC_CMC2_SBUSDMA_CH0_CUR_DESC_ADDRESSr_ENUM,
    BCM56640_A0_CMIC_CMC2_SBUSDMA_CH0_CUR_HOSTMEM_ADDRESSr_ENUM,
    BCM56640_A0_CMIC_CMC2_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_COUNTr_ENUM,
    BCM56640_A0_CMIC_CMC2_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESSr_ENUM,
    BCM56640_A0_CMIC_CMC2_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_OPCODEr_ENUM,
    BCM56640_A0_CMIC_CMC2_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_REQUESTr_ENUM,
    BCM56640_A0_CMIC_CMC2_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr_ENUM,
    BCM56640_A0_CMIC_CMC2_SBUSDMA_CH0_CUR_SBUS_ADDRESSr_ENUM,
    BCM56640_A0_CMIC_CMC2_SBUSDMA_CH0_DESC_START_ADDRESSr_ENUM,
    BCM56640_A0_CMIC_CMC2_SBUSDMA_CH0_HOSTMEM_START_ADDRESSr_ENUM,
    BCM56640_A0_CMIC_CMC2_SBUSDMA_CH0_OPCODEr_ENUM,
    BCM56640_A0_CMIC_CMC2_SBUSDMA_CH0_REQUESTr_ENUM,
    BCM56640_A0_CMIC_CMC2_SBUSDMA_CH0_SBUSDMA_DEBUGr_ENUM,
    BCM56640_A0_CMIC_CMC2_SBUSDMA_CH0_SBUSDMA_DEBUG_CLRr_ENUM,
    BCM56640_A0_CMIC_CMC2_SBUSDMA_CH0_SBUSDMA_ECCERR_ADDRESSr_ENUM,
    BCM56640_A0_CMIC_CMC2_SBUSDMA_CH0_SBUSDMA_ECCERR_CONTROLr_ENUM,
    BCM56640_A0_CMIC_CMC2_SBUSDMA_CH0_SBUS_START_ADDRESSr_ENUM,
    BCM56640_A0_CMIC_CMC2_SBUSDMA_CH0_STATUSr_ENUM,
    BCM56640_A0_CMIC_CMC2_SBUSDMA_CH1_CONTROLr_ENUM,
    BCM56640_A0_CMIC_CMC2_SBUSDMA_CH1_COUNTr_ENUM,
    BCM56640_A0_CMIC_CMC2_SBUSDMA_CH1_CUR_DESC_ADDRESSr_ENUM,
    BCM56640_A0_CMIC_CMC2_SBUSDMA_CH1_CUR_HOSTMEM_ADDRESSr_ENUM,
    BCM56640_A0_CMIC_CMC2_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_COUNTr_ENUM,
    BCM56640_A0_CMIC_CMC2_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESSr_ENUM,
    BCM56640_A0_CMIC_CMC2_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_OPCODEr_ENUM,
    BCM56640_A0_CMIC_CMC2_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_REQUESTr_ENUM,
    BCM56640_A0_CMIC_CMC2_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr_ENUM,
    BCM56640_A0_CMIC_CMC2_SBUSDMA_CH1_CUR_SBUS_ADDRESSr_ENUM,
    BCM56640_A0_CMIC_CMC2_SBUSDMA_CH1_DESC_START_ADDRESSr_ENUM,
    BCM56640_A0_CMIC_CMC2_SBUSDMA_CH1_HOSTMEM_START_ADDRESSr_ENUM,
    BCM56640_A0_CMIC_CMC2_SBUSDMA_CH1_OPCODEr_ENUM,
    BCM56640_A0_CMIC_CMC2_SBUSDMA_CH1_REQUESTr_ENUM,
    BCM56640_A0_CMIC_CMC2_SBUSDMA_CH1_SBUSDMA_DEBUGr_ENUM,
    BCM56640_A0_CMIC_CMC2_SBUSDMA_CH1_SBUSDMA_DEBUG_CLRr_ENUM,
    BCM56640_A0_CMIC_CMC2_SBUSDMA_CH1_SBUSDMA_ECCERR_ADDRESSr_ENUM,
    BCM56640_A0_CMIC_CMC2_SBUSDMA_CH1_SBUSDMA_ECCERR_CONTROLr_ENUM,
    BCM56640_A0_CMIC_CMC2_SBUSDMA_CH1_SBUS_START_ADDRESSr_ENUM,
    BCM56640_A0_CMIC_CMC2_SBUSDMA_CH1_STATUSr_ENUM,
    BCM56640_A0_CMIC_CMC2_SBUSDMA_CH2_CONTROLr_ENUM,
    BCM56640_A0_CMIC_CMC2_SBUSDMA_CH2_COUNTr_ENUM,
    BCM56640_A0_CMIC_CMC2_SBUSDMA_CH2_CUR_DESC_ADDRESSr_ENUM,
    BCM56640_A0_CMIC_CMC2_SBUSDMA_CH2_CUR_HOSTMEM_ADDRESSr_ENUM,
    BCM56640_A0_CMIC_CMC2_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_COUNTr_ENUM,
    BCM56640_A0_CMIC_CMC2_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESSr_ENUM,
    BCM56640_A0_CMIC_CMC2_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_OPCODEr_ENUM,
    BCM56640_A0_CMIC_CMC2_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_REQUESTr_ENUM,
    BCM56640_A0_CMIC_CMC2_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr_ENUM,
    BCM56640_A0_CMIC_CMC2_SBUSDMA_CH2_CUR_SBUS_ADDRESSr_ENUM,
    BCM56640_A0_CMIC_CMC2_SBUSDMA_CH2_DESC_START_ADDRESSr_ENUM,
    BCM56640_A0_CMIC_CMC2_SBUSDMA_CH2_HOSTMEM_START_ADDRESSr_ENUM,
    BCM56640_A0_CMIC_CMC2_SBUSDMA_CH2_OPCODEr_ENUM,
    BCM56640_A0_CMIC_CMC2_SBUSDMA_CH2_REQUESTr_ENUM,
    BCM56640_A0_CMIC_CMC2_SBUSDMA_CH2_SBUSDMA_DEBUGr_ENUM,
    BCM56640_A0_CMIC_CMC2_SBUSDMA_CH2_SBUSDMA_DEBUG_CLRr_ENUM,
    BCM56640_A0_CMIC_CMC2_SBUSDMA_CH2_SBUSDMA_ECCERR_ADDRESSr_ENUM,
    BCM56640_A0_CMIC_CMC2_SBUSDMA_CH2_SBUSDMA_ECCERR_CONTROLr_ENUM,
    BCM56640_A0_CMIC_CMC2_SBUSDMA_CH2_SBUS_START_ADDRESSr_ENUM,
    BCM56640_A0_CMIC_CMC2_SBUSDMA_CH2_STATUSr_ENUM,
    BCM56640_A0_CMIC_CMC2_SCHAN_ACK_DATA_BEAT_COUNTr_ENUM,
    BCM56640_A0_CMIC_CMC2_SCHAN_CTRLr_ENUM,
    BCM56640_A0_CMIC_CMC2_SCHAN_ERRr_ENUM,
    BCM56640_A0_CMIC_CMC2_SCHAN_MESSAGEr_ENUM,
    BCM56640_A0_CMIC_CMC2_SW_INTR_CONFIGr_ENUM,
    BCM56640_A0_CMIC_CMC2_TM_CONTROL_0r_ENUM,
    BCM56640_A0_CMIC_CMC2_TM_CONTROL_1r_ENUM,
    BCM56640_A0_CMIC_CMC2_UC0_IRQ_MASK0r_ENUM,
    BCM56640_A0_CMIC_CMC2_UC0_IRQ_MASK1r_ENUM,
    BCM56640_A0_CMIC_CMC2_UC0_IRQ_MASK2r_ENUM,
    BCM56640_A0_CMIC_CMC2_UC0_IRQ_MASK3r_ENUM,
    BCM56640_A0_CMIC_CMC2_UC0_IRQ_MASK4r_ENUM,
    BCM56640_A0_CMIC_CMC2_UC1_IRQ_MASK0r_ENUM,
    BCM56640_A0_CMIC_CMC2_UC1_IRQ_MASK1r_ENUM,
    BCM56640_A0_CMIC_CMC2_UC1_IRQ_MASK2r_ENUM,
    BCM56640_A0_CMIC_CMC2_UC1_IRQ_MASK3r_ENUM,
    BCM56640_A0_CMIC_CMC2_UC1_IRQ_MASK4r_ENUM,
    BCM56640_A0_CMIC_CMC_2BIT_ECC_ERROR_STATUSr_ENUM,
    BCM56640_A0_CMIC_CMC_2BIT_ECC_ERROR_STATUS_MASKr_ENUM,
    BCM56640_A0_CMIC_CMC_CCM_DMA_CFGr_ENUM,
    BCM56640_A0_CMIC_CMC_CCM_DMA_CUR_HOST0_ADDRr_ENUM,
    BCM56640_A0_CMIC_CMC_CCM_DMA_CUR_HOST1_ADDRr_ENUM,
    BCM56640_A0_CMIC_CMC_CCM_DMA_ECCERR_ADDRr_ENUM,
    BCM56640_A0_CMIC_CMC_CCM_DMA_ECCERR_CONTROLr_ENUM,
    BCM56640_A0_CMIC_CMC_CCM_DMA_ENTRY_COUNTr_ENUM,
    BCM56640_A0_CMIC_CMC_CCM_DMA_HOST0_MEM_START_ADDRr_ENUM,
    BCM56640_A0_CMIC_CMC_CCM_DMA_HOST1_MEM_START_ADDRr_ENUM,
    BCM56640_A0_CMIC_CMC_CCM_DMA_STATr_ENUM,
    BCM56640_A0_CMIC_CMC_CCM_DMA_STATUS_CLRr_ENUM,
    BCM56640_A0_CMIC_CMC_CONFIGr_ENUM,
    BCM56640_A0_CMIC_CMC_COS_CTRL_RX_0r_ENUM,
    BCM56640_A0_CMIC_CMC_COS_CTRL_RX_1r_ENUM,
    BCM56640_A0_CMIC_CMC_DMA_CTRLr_ENUM,
    BCM56640_A0_CMIC_CMC_DMA_CURR_DESCr_ENUM,
    BCM56640_A0_CMIC_CMC_DMA_DESCr_ENUM,
    BCM56640_A0_CMIC_CMC_DMA_INTR_COALr_ENUM,
    BCM56640_A0_CMIC_CMC_DMA_STATr_ENUM,
    BCM56640_A0_CMIC_CMC_DMA_STAT_CLRr_ENUM,
    BCM56640_A0_CMIC_CMC_FIFO_RD_DMA_CFGr_ENUM,
    BCM56640_A0_CMIC_CMC_FIFO_RD_DMA_CUR_HOSTMEM_WRITE_PTRr_ENUM,
    BCM56640_A0_CMIC_CMC_FIFO_RD_DMA_ECCERR_ADDRESSr_ENUM,
    BCM56640_A0_CMIC_CMC_FIFO_RD_DMA_ECCERR_CONTROLr_ENUM,
    BCM56640_A0_CMIC_CMC_FIFO_RD_DMA_HOSTMEM_START_ADDRESSr_ENUM,
    BCM56640_A0_CMIC_CMC_FIFO_RD_DMA_HOSTMEM_THRESHOLDr_ENUM,
    BCM56640_A0_CMIC_CMC_FIFO_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr_ENUM,
    BCM56640_A0_CMIC_CMC_FIFO_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr_ENUM,
    BCM56640_A0_CMIC_CMC_FIFO_RD_DMA_OPCODEr_ENUM,
    BCM56640_A0_CMIC_CMC_FIFO_RD_DMA_SBUS_START_ADDRESSr_ENUM,
    BCM56640_A0_CMIC_CMC_FIFO_RD_DMA_STATr_ENUM,
    BCM56640_A0_CMIC_CMC_FIFO_RD_DMA_STAT_CLRr_ENUM,
    BCM56640_A0_CMIC_CMC_FSCHAN_ADDRESSr_ENUM,
    BCM56640_A0_CMIC_CMC_FSCHAN_DATA32r_ENUM,
    BCM56640_A0_CMIC_CMC_FSCHAN_DATA64_HIr_ENUM,
    BCM56640_A0_CMIC_CMC_FSCHAN_DATA64_LOr_ENUM,
    BCM56640_A0_CMIC_CMC_FSCHAN_ENABLE_PROGRAMMABLE_OPCODEr_ENUM,
    BCM56640_A0_CMIC_CMC_FSCHAN_OPCODEr_ENUM,
    BCM56640_A0_CMIC_CMC_FSCHAN_STATUSr_ENUM,
    BCM56640_A0_CMIC_CMC_HOSTMEM_ADDR_REMAP_0r_ENUM,
    BCM56640_A0_CMIC_CMC_HOSTMEM_ADDR_REMAP_1r_ENUM,
    BCM56640_A0_CMIC_CMC_HOSTMEM_ADDR_REMAP_2r_ENUM,
    BCM56640_A0_CMIC_CMC_IRQ_STAT0r_ENUM,
    BCM56640_A0_CMIC_CMC_IRQ_STAT1r_ENUM,
    BCM56640_A0_CMIC_CMC_IRQ_STAT2r_ENUM,
    BCM56640_A0_CMIC_CMC_IRQ_STAT3r_ENUM,
    BCM56640_A0_CMIC_CMC_IRQ_STAT4r_ENUM,
    BCM56640_A0_CMIC_CMC_MIIM_ADDRESSr_ENUM,
    BCM56640_A0_CMIC_CMC_MIIM_CTRLr_ENUM,
    BCM56640_A0_CMIC_CMC_MIIM_PARAMr_ENUM,
    BCM56640_A0_CMIC_CMC_MIIM_READ_DATAr_ENUM,
    BCM56640_A0_CMIC_CMC_MIIM_STATr_ENUM,
    BCM56640_A0_CMIC_CMC_PCIE_IRQ_MASK0r_ENUM,
    BCM56640_A0_CMIC_CMC_PCIE_IRQ_MASK1r_ENUM,
    BCM56640_A0_CMIC_CMC_PCIE_IRQ_MASK2r_ENUM,
    BCM56640_A0_CMIC_CMC_PCIE_IRQ_MASK3r_ENUM,
    BCM56640_A0_CMIC_CMC_PCIE_IRQ_MASK4r_ENUM,
    BCM56640_A0_CMIC_CMC_PCIE_MISCELr_ENUM,
    BCM56640_A0_CMIC_CMC_PKT_COUNT_CH0_RXPKTr_ENUM,
    BCM56640_A0_CMIC_CMC_PKT_COUNT_CH0_TXPKTr_ENUM,
    BCM56640_A0_CMIC_CMC_PKT_COUNT_CH1_RXPKTr_ENUM,
    BCM56640_A0_CMIC_CMC_PKT_COUNT_CH1_TXPKTr_ENUM,
    BCM56640_A0_CMIC_CMC_PKT_COUNT_CH2_RXPKTr_ENUM,
    BCM56640_A0_CMIC_CMC_PKT_COUNT_CH2_TXPKTr_ENUM,
    BCM56640_A0_CMIC_CMC_PKT_COUNT_CH3_RXPKTr_ENUM,
    BCM56640_A0_CMIC_CMC_PKT_COUNT_CH3_TXPKTr_ENUM,
    BCM56640_A0_CMIC_CMC_PKT_COUNT_RXPKTr_ENUM,
    BCM56640_A0_CMIC_CMC_PKT_COUNT_TXPKTr_ENUM,
    BCM56640_A0_CMIC_CMC_PROGRAMMABLE_COS_MASK0r_ENUM,
    BCM56640_A0_CMIC_CMC_PROGRAMMABLE_COS_MASK1r_ENUM,
    BCM56640_A0_CMIC_CMC_RCPU_IRQ_MASK0r_ENUM,
    BCM56640_A0_CMIC_CMC_RXBUF_THRESHOLD_CONFIGr_ENUM,
    BCM56640_A0_CMIC_CMC_SBUSDMA_CH0_CONTROLr_ENUM,
    BCM56640_A0_CMIC_CMC_SBUSDMA_CH0_COUNTr_ENUM,
    BCM56640_A0_CMIC_CMC_SBUSDMA_CH0_CUR_DESC_ADDRESSr_ENUM,
    BCM56640_A0_CMIC_CMC_SBUSDMA_CH0_CUR_HOSTMEM_ADDRESSr_ENUM,
    BCM56640_A0_CMIC_CMC_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_COUNTr_ENUM,
    BCM56640_A0_CMIC_CMC_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESSr_ENUM,
    BCM56640_A0_CMIC_CMC_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_OPCODEr_ENUM,
    BCM56640_A0_CMIC_CMC_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_REQUESTr_ENUM,
    BCM56640_A0_CMIC_CMC_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr_ENUM,
    BCM56640_A0_CMIC_CMC_SBUSDMA_CH0_CUR_SBUS_ADDRESSr_ENUM,
    BCM56640_A0_CMIC_CMC_SBUSDMA_CH0_DESC_START_ADDRESSr_ENUM,
    BCM56640_A0_CMIC_CMC_SBUSDMA_CH0_HOSTMEM_START_ADDRESSr_ENUM,
    BCM56640_A0_CMIC_CMC_SBUSDMA_CH0_OPCODEr_ENUM,
    BCM56640_A0_CMIC_CMC_SBUSDMA_CH0_REQUESTr_ENUM,
    BCM56640_A0_CMIC_CMC_SBUSDMA_CH0_SBUSDMA_DEBUGr_ENUM,
    BCM56640_A0_CMIC_CMC_SBUSDMA_CH0_SBUSDMA_DEBUG_CLRr_ENUM,
    BCM56640_A0_CMIC_CMC_SBUSDMA_CH0_SBUSDMA_ECCERR_ADDRESSr_ENUM,
    BCM56640_A0_CMIC_CMC_SBUSDMA_CH0_SBUSDMA_ECCERR_CONTROLr_ENUM,
    BCM56640_A0_CMIC_CMC_SBUSDMA_CH0_SBUS_START_ADDRESSr_ENUM,
    BCM56640_A0_CMIC_CMC_SBUSDMA_CH0_STATUSr_ENUM,
    BCM56640_A0_CMIC_CMC_SBUSDMA_CH1_CONTROLr_ENUM,
    BCM56640_A0_CMIC_CMC_SBUSDMA_CH1_COUNTr_ENUM,
    BCM56640_A0_CMIC_CMC_SBUSDMA_CH1_CUR_DESC_ADDRESSr_ENUM,
    BCM56640_A0_CMIC_CMC_SBUSDMA_CH1_CUR_HOSTMEM_ADDRESSr_ENUM,
    BCM56640_A0_CMIC_CMC_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_COUNTr_ENUM,
    BCM56640_A0_CMIC_CMC_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESSr_ENUM,
    BCM56640_A0_CMIC_CMC_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_OPCODEr_ENUM,
    BCM56640_A0_CMIC_CMC_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_REQUESTr_ENUM,
    BCM56640_A0_CMIC_CMC_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr_ENUM,
    BCM56640_A0_CMIC_CMC_SBUSDMA_CH1_CUR_SBUS_ADDRESSr_ENUM,
    BCM56640_A0_CMIC_CMC_SBUSDMA_CH1_DESC_START_ADDRESSr_ENUM,
    BCM56640_A0_CMIC_CMC_SBUSDMA_CH1_HOSTMEM_START_ADDRESSr_ENUM,
    BCM56640_A0_CMIC_CMC_SBUSDMA_CH1_OPCODEr_ENUM,
    BCM56640_A0_CMIC_CMC_SBUSDMA_CH1_REQUESTr_ENUM,
    BCM56640_A0_CMIC_CMC_SBUSDMA_CH1_SBUSDMA_DEBUGr_ENUM,
    BCM56640_A0_CMIC_CMC_SBUSDMA_CH1_SBUSDMA_DEBUG_CLRr_ENUM,
    BCM56640_A0_CMIC_CMC_SBUSDMA_CH1_SBUSDMA_ECCERR_ADDRESSr_ENUM,
    BCM56640_A0_CMIC_CMC_SBUSDMA_CH1_SBUSDMA_ECCERR_CONTROLr_ENUM,
    BCM56640_A0_CMIC_CMC_SBUSDMA_CH1_SBUS_START_ADDRESSr_ENUM,
    BCM56640_A0_CMIC_CMC_SBUSDMA_CH1_STATUSr_ENUM,
    BCM56640_A0_CMIC_CMC_SBUSDMA_CH2_CONTROLr_ENUM,
    BCM56640_A0_CMIC_CMC_SBUSDMA_CH2_COUNTr_ENUM,
    BCM56640_A0_CMIC_CMC_SBUSDMA_CH2_CUR_DESC_ADDRESSr_ENUM,
    BCM56640_A0_CMIC_CMC_SBUSDMA_CH2_CUR_HOSTMEM_ADDRESSr_ENUM,
    BCM56640_A0_CMIC_CMC_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_COUNTr_ENUM,
    BCM56640_A0_CMIC_CMC_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESSr_ENUM,
    BCM56640_A0_CMIC_CMC_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_OPCODEr_ENUM,
    BCM56640_A0_CMIC_CMC_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_REQUESTr_ENUM,
    BCM56640_A0_CMIC_CMC_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr_ENUM,
    BCM56640_A0_CMIC_CMC_SBUSDMA_CH2_CUR_SBUS_ADDRESSr_ENUM,
    BCM56640_A0_CMIC_CMC_SBUSDMA_CH2_DESC_START_ADDRESSr_ENUM,
    BCM56640_A0_CMIC_CMC_SBUSDMA_CH2_HOSTMEM_START_ADDRESSr_ENUM,
    BCM56640_A0_CMIC_CMC_SBUSDMA_CH2_OPCODEr_ENUM,
    BCM56640_A0_CMIC_CMC_SBUSDMA_CH2_REQUESTr_ENUM,
    BCM56640_A0_CMIC_CMC_SBUSDMA_CH2_SBUSDMA_DEBUGr_ENUM,
    BCM56640_A0_CMIC_CMC_SBUSDMA_CH2_SBUSDMA_DEBUG_CLRr_ENUM,
    BCM56640_A0_CMIC_CMC_SBUSDMA_CH2_SBUSDMA_ECCERR_ADDRESSr_ENUM,
    BCM56640_A0_CMIC_CMC_SBUSDMA_CH2_SBUSDMA_ECCERR_CONTROLr_ENUM,
    BCM56640_A0_CMIC_CMC_SBUSDMA_CH2_SBUS_START_ADDRESSr_ENUM,
    BCM56640_A0_CMIC_CMC_SBUSDMA_CH2_STATUSr_ENUM,
    BCM56640_A0_CMIC_CMC_SCHAN_ACK_DATA_BEAT_COUNTr_ENUM,
    BCM56640_A0_CMIC_CMC_SCHAN_CTRLr_ENUM,
    BCM56640_A0_CMIC_CMC_SCHAN_ERRr_ENUM,
    BCM56640_A0_CMIC_CMC_SCHAN_MESSAGEr_ENUM,
    BCM56640_A0_CMIC_CMC_SW_INTR_CONFIGr_ENUM,
    BCM56640_A0_CMIC_CMC_TM_CONTROL_0r_ENUM,
    BCM56640_A0_CMIC_CMC_TM_CONTROL_1r_ENUM,
    BCM56640_A0_CMIC_CMC_UC0_IRQ_MASK0r_ENUM,
    BCM56640_A0_CMIC_CMC_UC0_IRQ_MASK1r_ENUM,
    BCM56640_A0_CMIC_CMC_UC0_IRQ_MASK2r_ENUM,
    BCM56640_A0_CMIC_CMC_UC0_IRQ_MASK3r_ENUM,
    BCM56640_A0_CMIC_CMC_UC0_IRQ_MASK4r_ENUM,
    BCM56640_A0_CMIC_CMC_UC1_IRQ_MASK0r_ENUM,
    BCM56640_A0_CMIC_CMC_UC1_IRQ_MASK1r_ENUM,
    BCM56640_A0_CMIC_CMC_UC1_IRQ_MASK2r_ENUM,
    BCM56640_A0_CMIC_CMC_UC1_IRQ_MASK3r_ENUM,
    BCM56640_A0_CMIC_CMC_UC1_IRQ_MASK4r_ENUM,
    BCM56640_A0_CMIC_COMMON_BSPI_BIGENDIANr_ENUM,
    BCM56640_A0_CMIC_COMMON_I2C_PIO_ENDIANESSr_ENUM,
    BCM56640_A0_CMIC_COMMON_MIIM_ADDRESSr_ENUM,
    BCM56640_A0_CMIC_COMMON_MIIM_CTRLr_ENUM,
    BCM56640_A0_CMIC_COMMON_MIIM_PARAMr_ENUM,
    BCM56640_A0_CMIC_COMMON_MIIM_READ_DATAr_ENUM,
    BCM56640_A0_CMIC_COMMON_MIIM_STATr_ENUM,
    BCM56640_A0_CMIC_COMMON_PCIE_PIO_ENDIANESSr_ENUM,
    BCM56640_A0_CMIC_COMMON_RPE_PIO_ENDIANESSr_ENUM,
    BCM56640_A0_CMIC_COMMON_SCHAN_ACK_DATA_BEAT_COUNTr_ENUM,
    BCM56640_A0_CMIC_COMMON_SCHAN_CTRLr_ENUM,
    BCM56640_A0_CMIC_COMMON_SCHAN_ERRr_ENUM,
    BCM56640_A0_CMIC_COMMON_SCHAN_MESSAGEr_ENUM,
    BCM56640_A0_CMIC_COMMON_SPI_PIO_ENDIANESSr_ENUM,
    BCM56640_A0_CMIC_COMMON_STRAP_STATUS_0r_ENUM,
    BCM56640_A0_CMIC_COMMON_STRAP_STATUS_1r_ENUM,
    BCM56640_A0_CMIC_COMMON_UC0_PIO_ENDIANESSr_ENUM,
    BCM56640_A0_CMIC_COMMON_UC1_PIO_ENDIANESSr_ENUM,
    BCM56640_A0_CMIC_CPS_RESETr_ENUM,
    BCM56640_A0_CMIC_DEV_REV_IDr_ENUM,
    BCM56640_A0_CMIC_DMA_IC_AR_ARB_MIr_ENUM,
    BCM56640_A0_CMIC_DMA_IC_AR_ARB_MI0r_ENUM,
    BCM56640_A0_CMIC_DMA_IC_AR_ARB_MI1r_ENUM,
    BCM56640_A0_CMIC_DMA_IC_AW_ARB_MIr_ENUM,
    BCM56640_A0_CMIC_DMA_IC_AW_ARB_MI0r_ENUM,
    BCM56640_A0_CMIC_DMA_IC_AW_ARB_MI1r_ENUM,
    BCM56640_A0_CMIC_DMA_IC_CFG_REG_0r_ENUM,
    BCM56640_A0_CMIC_DMA_IC_CFG_REG_1r_ENUM,
    BCM56640_A0_CMIC_DMA_IC_CFG_REG_2r_ENUM,
    BCM56640_A0_CMIC_DMA_IC_ID_REGr_ENUM,
    BCM56640_A0_CMIC_DMA_IC_ID_REG_0r_ENUM,
    BCM56640_A0_CMIC_DMA_IC_ID_REG_1r_ENUM,
    BCM56640_A0_CMIC_DMA_IC_ID_REG_2r_ENUM,
    BCM56640_A0_CMIC_DMA_IC_ID_REG_3r_ENUM,
    BCM56640_A0_CMIC_DMA_IC_PER_REGr_ENUM,
    BCM56640_A0_CMIC_DMA_IC_PER_REG_0r_ENUM,
    BCM56640_A0_CMIC_DMA_IC_PER_REG_1r_ENUM,
    BCM56640_A0_CMIC_DMA_IC_PER_REG_2r_ENUM,
    BCM56640_A0_CMIC_DMA_IC_PER_REG_3r_ENUM,
    BCM56640_A0_CMIC_FINE_GRAIN_COUNTERS_CTRLr_ENUM,
    BCM56640_A0_CMIC_FINE_GRAIN_COUNTERS_NS_VALUEr_ENUM,
    BCM56640_A0_CMIC_FINE_GRAIN_COUNTERS_SECOND_VALUEr_ENUM,
    BCM56640_A0_CMIC_FSCHAN_ADDRESSr_ENUM,
    BCM56640_A0_CMIC_FSCHAN_DATA32r_ENUM,
    BCM56640_A0_CMIC_FSCHAN_DATA64_HIr_ENUM,
    BCM56640_A0_CMIC_FSCHAN_DATA64_LOr_ENUM,
    BCM56640_A0_CMIC_FSCHAN_ENABLE_PROGRAMMABLE_OPCODEr_ENUM,
    BCM56640_A0_CMIC_FSCHAN_OPCODEr_ENUM,
    BCM56640_A0_CMIC_FSCHAN_STATUSr_ENUM,
    BCM56640_A0_CMIC_FSRF_STBY_CONTROLr_ENUM,
    BCM56640_A0_CMIC_GP_AUX_SELr_ENUM,
    BCM56640_A0_CMIC_GP_DATA_INr_ENUM,
    BCM56640_A0_CMIC_GP_DATA_OUTr_ENUM,
    BCM56640_A0_CMIC_GP_INIT_VALr_ENUM,
    BCM56640_A0_CMIC_GP_INT_CLRr_ENUM,
    BCM56640_A0_CMIC_GP_INT_DEr_ENUM,
    BCM56640_A0_CMIC_GP_INT_EDGEr_ENUM,
    BCM56640_A0_CMIC_GP_INT_MSKr_ENUM,
    BCM56640_A0_CMIC_GP_INT_MSTATr_ENUM,
    BCM56640_A0_CMIC_GP_INT_STATr_ENUM,
    BCM56640_A0_CMIC_GP_INT_TYPEr_ENUM,
    BCM56640_A0_CMIC_GP_OUT_ENr_ENUM,
    BCM56640_A0_CMIC_GP_PAD_RESr_ENUM,
    BCM56640_A0_CMIC_GP_PRB_ENABLEr_ENUM,
    BCM56640_A0_CMIC_GP_PRB_OEr_ENUM,
    BCM56640_A0_CMIC_GP_RES_ENr_ENUM,
    BCM56640_A0_CMIC_GP_TEST_ENABLEr_ENUM,
    BCM56640_A0_CMIC_GP_TEST_INPUTr_ENUM,
    BCM56640_A0_CMIC_GP_TEST_OUTPUTr_ENUM,
    BCM56640_A0_CMIC_I2CM_SMBUS_ADDRESSr_ENUM,
    BCM56640_A0_CMIC_I2CM_SMBUS_BIT_BANG_CONTROLr_ENUM,
    BCM56640_A0_CMIC_I2CM_SMBUS_CONFIGr_ENUM,
    BCM56640_A0_CMIC_I2CM_SMBUS_EVENT_ENABLEr_ENUM,
    BCM56640_A0_CMIC_I2CM_SMBUS_EVENT_STATUSr_ENUM,
    BCM56640_A0_CMIC_I2CM_SMBUS_MASTER_COMMANDr_ENUM,
    BCM56640_A0_CMIC_I2CM_SMBUS_MASTER_DATA_READr_ENUM,
    BCM56640_A0_CMIC_I2CM_SMBUS_MASTER_DATA_WRITEr_ENUM,
    BCM56640_A0_CMIC_I2CM_SMBUS_MASTER_FIFO_CONTROLr_ENUM,
    BCM56640_A0_CMIC_I2CM_SMBUS_SLAVE_COMMANDr_ENUM,
    BCM56640_A0_CMIC_I2CM_SMBUS_SLAVE_DATA_READr_ENUM,
    BCM56640_A0_CMIC_I2CM_SMBUS_SLAVE_DATA_WRITEr_ENUM,
    BCM56640_A0_CMIC_I2CM_SMBUS_SLAVE_FIFO_CONTROLr_ENUM,
    BCM56640_A0_CMIC_I2CM_SMBUS_TIMING_CONFIGr_ENUM,
    BCM56640_A0_CMIC_INTR_PKT_PACING_DELAYr_ENUM,
    BCM56640_A0_CMIC_LEDUP0_CLK_PARAMSr_ENUM,
    BCM56640_A0_CMIC_LEDUP0_CTRLr_ENUM,
    BCM56640_A0_CMIC_LEDUP0_DATA_RAMr_ENUM,
    BCM56640_A0_CMIC_LEDUP0_PORT_ORDER_REMAPr_ENUM,
    BCM56640_A0_CMIC_LEDUP0_PORT_ORDER_REMAP_0_3r_ENUM,
    BCM56640_A0_CMIC_LEDUP0_PORT_ORDER_REMAP_12_15r_ENUM,
    BCM56640_A0_CMIC_LEDUP0_PORT_ORDER_REMAP_16_19r_ENUM,
    BCM56640_A0_CMIC_LEDUP0_PORT_ORDER_REMAP_20_23r_ENUM,
    BCM56640_A0_CMIC_LEDUP0_PORT_ORDER_REMAP_24_27r_ENUM,
    BCM56640_A0_CMIC_LEDUP0_PORT_ORDER_REMAP_28_31r_ENUM,
    BCM56640_A0_CMIC_LEDUP0_PORT_ORDER_REMAP_32_35r_ENUM,
    BCM56640_A0_CMIC_LEDUP0_PORT_ORDER_REMAP_36_39r_ENUM,
    BCM56640_A0_CMIC_LEDUP0_PORT_ORDER_REMAP_40_43r_ENUM,
    BCM56640_A0_CMIC_LEDUP0_PORT_ORDER_REMAP_44_47r_ENUM,
    BCM56640_A0_CMIC_LEDUP0_PORT_ORDER_REMAP_48_51r_ENUM,
    BCM56640_A0_CMIC_LEDUP0_PORT_ORDER_REMAP_4_7r_ENUM,
    BCM56640_A0_CMIC_LEDUP0_PORT_ORDER_REMAP_52_55r_ENUM,
    BCM56640_A0_CMIC_LEDUP0_PORT_ORDER_REMAP_56_59r_ENUM,
    BCM56640_A0_CMIC_LEDUP0_PORT_ORDER_REMAP_60_63r_ENUM,
    BCM56640_A0_CMIC_LEDUP0_PORT_ORDER_REMAP_8_11r_ENUM,
    BCM56640_A0_CMIC_LEDUP0_PROGRAM_RAMr_ENUM,
    BCM56640_A0_CMIC_LEDUP0_SCANCHAIN_ASSEMBLY_ST_ADDRr_ENUM,
    BCM56640_A0_CMIC_LEDUP0_SCANOUT_COUNT_UPPERr_ENUM,
    BCM56640_A0_CMIC_LEDUP0_STATUSr_ENUM,
    BCM56640_A0_CMIC_LEDUP0_TM_CONTROLr_ENUM,
    BCM56640_A0_CMIC_LEDUP1_CLK_PARAMSr_ENUM,
    BCM56640_A0_CMIC_LEDUP1_CTRLr_ENUM,
    BCM56640_A0_CMIC_LEDUP1_DATA_RAMr_ENUM,
    BCM56640_A0_CMIC_LEDUP1_PORT_ORDER_REMAPr_ENUM,
    BCM56640_A0_CMIC_LEDUP1_PORT_ORDER_REMAP_0_3r_ENUM,
    BCM56640_A0_CMIC_LEDUP1_PORT_ORDER_REMAP_12_15r_ENUM,
    BCM56640_A0_CMIC_LEDUP1_PORT_ORDER_REMAP_16_19r_ENUM,
    BCM56640_A0_CMIC_LEDUP1_PORT_ORDER_REMAP_20_23r_ENUM,
    BCM56640_A0_CMIC_LEDUP1_PORT_ORDER_REMAP_24_27r_ENUM,
    BCM56640_A0_CMIC_LEDUP1_PORT_ORDER_REMAP_28_31r_ENUM,
    BCM56640_A0_CMIC_LEDUP1_PORT_ORDER_REMAP_32_35r_ENUM,
    BCM56640_A0_CMIC_LEDUP1_PORT_ORDER_REMAP_36_39r_ENUM,
    BCM56640_A0_CMIC_LEDUP1_PORT_ORDER_REMAP_40_43r_ENUM,
    BCM56640_A0_CMIC_LEDUP1_PORT_ORDER_REMAP_44_47r_ENUM,
    BCM56640_A0_CMIC_LEDUP1_PORT_ORDER_REMAP_48_51r_ENUM,
    BCM56640_A0_CMIC_LEDUP1_PORT_ORDER_REMAP_4_7r_ENUM,
    BCM56640_A0_CMIC_LEDUP1_PORT_ORDER_REMAP_52_55r_ENUM,
    BCM56640_A0_CMIC_LEDUP1_PORT_ORDER_REMAP_56_59r_ENUM,
    BCM56640_A0_CMIC_LEDUP1_PORT_ORDER_REMAP_60_63r_ENUM,
    BCM56640_A0_CMIC_LEDUP1_PORT_ORDER_REMAP_8_11r_ENUM,
    BCM56640_A0_CMIC_LEDUP1_PROGRAM_RAMr_ENUM,
    BCM56640_A0_CMIC_LEDUP1_SCANCHAIN_ASSEMBLY_ST_ADDRr_ENUM,
    BCM56640_A0_CMIC_LEDUP1_SCANOUT_COUNT_UPPERr_ENUM,
    BCM56640_A0_CMIC_LEDUP1_STATUSr_ENUM,
    BCM56640_A0_CMIC_LEDUP1_TM_CONTROLr_ENUM,
    BCM56640_A0_CMIC_MIIM_AUTO_SCAN_ADDRESSr_ENUM,
    BCM56640_A0_CMIC_MIIM_BUS_SEL_MAP_109_100r_ENUM,
    BCM56640_A0_CMIC_MIIM_BUS_SEL_MAP_119_110r_ENUM,
    BCM56640_A0_CMIC_MIIM_BUS_SEL_MAP_127_120r_ENUM,
    BCM56640_A0_CMIC_MIIM_BUS_SEL_MAP_19_10r_ENUM,
    BCM56640_A0_CMIC_MIIM_BUS_SEL_MAP_29_20r_ENUM,
    BCM56640_A0_CMIC_MIIM_BUS_SEL_MAP_39_30r_ENUM,
    BCM56640_A0_CMIC_MIIM_BUS_SEL_MAP_49_40r_ENUM,
    BCM56640_A0_CMIC_MIIM_BUS_SEL_MAP_59_50r_ENUM,
    BCM56640_A0_CMIC_MIIM_BUS_SEL_MAP_69_60r_ENUM,
    BCM56640_A0_CMIC_MIIM_BUS_SEL_MAP_79_70r_ENUM,
    BCM56640_A0_CMIC_MIIM_BUS_SEL_MAP_89_80r_ENUM,
    BCM56640_A0_CMIC_MIIM_BUS_SEL_MAP_99_90r_ENUM,
    BCM56640_A0_CMIC_MIIM_BUS_SEL_MAP_9_0r_ENUM,
    BCM56640_A0_CMIC_MIIM_CLR_SCAN_STATUSr_ENUM,
    BCM56640_A0_CMIC_MIIM_CONFIGr_ENUM,
    BCM56640_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_103_100r_ENUM,
    BCM56640_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_107_104r_ENUM,
    BCM56640_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_111_108r_ENUM,
    BCM56640_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_115_112r_ENUM,
    BCM56640_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_119_116r_ENUM,
    BCM56640_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_11_8r_ENUM,
    BCM56640_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_123_120r_ENUM,
    BCM56640_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_127_124r_ENUM,
    BCM56640_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_15_12r_ENUM,
    BCM56640_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_19_16r_ENUM,
    BCM56640_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_23_20r_ENUM,
    BCM56640_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_27_24r_ENUM,
    BCM56640_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_31_28r_ENUM,
    BCM56640_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_35_32r_ENUM,
    BCM56640_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_39_36r_ENUM,
    BCM56640_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_3_0r_ENUM,
    BCM56640_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_43_40r_ENUM,
    BCM56640_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_47_44r_ENUM,
    BCM56640_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_51_48r_ENUM,
    BCM56640_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_55_52r_ENUM,
    BCM56640_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_59_56r_ENUM,
    BCM56640_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_63_60r_ENUM,
    BCM56640_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_67_64r_ENUM,
    BCM56640_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_71_68r_ENUM,
    BCM56640_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_75_72r_ENUM,
    BCM56640_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_79_76r_ENUM,
    BCM56640_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_7_4r_ENUM,
    BCM56640_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_83_80r_ENUM,
    BCM56640_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_87_84r_ENUM,
    BCM56640_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_91_88r_ENUM,
    BCM56640_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_95_92r_ENUM,
    BCM56640_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_99_96r_ENUM,
    BCM56640_A0_CMIC_MIIM_INT_SEL_MAP_0r_ENUM,
    BCM56640_A0_CMIC_MIIM_INT_SEL_MAP_1r_ENUM,
    BCM56640_A0_CMIC_MIIM_INT_SEL_MAP_2r_ENUM,
    BCM56640_A0_CMIC_MIIM_INT_SEL_MAP_3r_ENUM,
    BCM56640_A0_CMIC_MIIM_LINK_STATUS_0r_ENUM,
    BCM56640_A0_CMIC_MIIM_LINK_STATUS_1r_ENUM,
    BCM56640_A0_CMIC_MIIM_LINK_STATUS_2r_ENUM,
    BCM56640_A0_CMIC_MIIM_LINK_STATUS_3r_ENUM,
    BCM56640_A0_CMIC_MIIM_PAUSE_MIIM_ADDRESSr_ENUM,
    BCM56640_A0_CMIC_MIIM_PAUSE_SCAN_PORTS_0r_ENUM,
    BCM56640_A0_CMIC_MIIM_PAUSE_SCAN_PORTS_1r_ENUM,
    BCM56640_A0_CMIC_MIIM_PAUSE_SCAN_PORTS_2r_ENUM,
    BCM56640_A0_CMIC_MIIM_PAUSE_SCAN_PORTS_3r_ENUM,
    BCM56640_A0_CMIC_MIIM_PROTOCOL_MAP_0r_ENUM,
    BCM56640_A0_CMIC_MIIM_PROTOCOL_MAP_1r_ENUM,
    BCM56640_A0_CMIC_MIIM_PROTOCOL_MAP_2r_ENUM,
    BCM56640_A0_CMIC_MIIM_PROTOCOL_MAP_3r_ENUM,
    BCM56640_A0_CMIC_MIIM_RX_PAUSE_CAPABILITY_0r_ENUM,
    BCM56640_A0_CMIC_MIIM_RX_PAUSE_CAPABILITY_1r_ENUM,
    BCM56640_A0_CMIC_MIIM_RX_PAUSE_CAPABILITY_2r_ENUM,
    BCM56640_A0_CMIC_MIIM_RX_PAUSE_CAPABILITY_3r_ENUM,
    BCM56640_A0_CMIC_MIIM_RX_PAUSE_OVERRIDE_CONTROL_0r_ENUM,
    BCM56640_A0_CMIC_MIIM_RX_PAUSE_OVERRIDE_CONTROL_1r_ENUM,
    BCM56640_A0_CMIC_MIIM_RX_PAUSE_OVERRIDE_CONTROL_2r_ENUM,
    BCM56640_A0_CMIC_MIIM_RX_PAUSE_OVERRIDE_CONTROL_3r_ENUM,
    BCM56640_A0_CMIC_MIIM_RX_PAUSE_STATUS_0r_ENUM,
    BCM56640_A0_CMIC_MIIM_RX_PAUSE_STATUS_1r_ENUM,
    BCM56640_A0_CMIC_MIIM_RX_PAUSE_STATUS_2r_ENUM,
    BCM56640_A0_CMIC_MIIM_RX_PAUSE_STATUS_3r_ENUM,
    BCM56640_A0_CMIC_MIIM_SCAN_CTRLr_ENUM,
    BCM56640_A0_CMIC_MIIM_SCAN_PORTS_0r_ENUM,
    BCM56640_A0_CMIC_MIIM_SCAN_PORTS_1r_ENUM,
    BCM56640_A0_CMIC_MIIM_SCAN_PORTS_2r_ENUM,
    BCM56640_A0_CMIC_MIIM_SCAN_PORTS_3r_ENUM,
    BCM56640_A0_CMIC_MIIM_SCAN_STATUSr_ENUM,
    BCM56640_A0_CMIC_MIIM_TX_PAUSE_CAPABILITY_0r_ENUM,
    BCM56640_A0_CMIC_MIIM_TX_PAUSE_CAPABILITY_1r_ENUM,
    BCM56640_A0_CMIC_MIIM_TX_PAUSE_CAPABILITY_2r_ENUM,
    BCM56640_A0_CMIC_MIIM_TX_PAUSE_CAPABILITY_3r_ENUM,
    BCM56640_A0_CMIC_MIIM_TX_PAUSE_OVERRIDE_CONTROL_0r_ENUM,
    BCM56640_A0_CMIC_MIIM_TX_PAUSE_OVERRIDE_CONTROL_1r_ENUM,
    BCM56640_A0_CMIC_MIIM_TX_PAUSE_OVERRIDE_CONTROL_2r_ENUM,
    BCM56640_A0_CMIC_MIIM_TX_PAUSE_OVERRIDE_CONTROL_3r_ENUM,
    BCM56640_A0_CMIC_MIIM_TX_PAUSE_STATUS_0r_ENUM,
    BCM56640_A0_CMIC_MIIM_TX_PAUSE_STATUS_1r_ENUM,
    BCM56640_A0_CMIC_MIIM_TX_PAUSE_STATUS_2r_ENUM,
    BCM56640_A0_CMIC_MIIM_TX_PAUSE_STATUS_3r_ENUM,
    BCM56640_A0_CMIC_MISC_CONTROLr_ENUM,
    BCM56640_A0_CMIC_MISC_STATUSr_ENUM,
    BCM56640_A0_CMIC_OVERRIDE_STRAPr_ENUM,
    BCM56640_A0_CMIC_PCIE_CFG_ADDRESSr_ENUM,
    BCM56640_A0_CMIC_PCIE_CFG_READ_DATAr_ENUM,
    BCM56640_A0_CMIC_PCIE_CFG_WRITE_DATAr_ENUM,
    BCM56640_A0_CMIC_PCIE_CONFIGr_ENUM,
    BCM56640_A0_CMIC_PCIE_ERROR_STATUSr_ENUM,
    BCM56640_A0_CMIC_PCIE_ERROR_STATUS_CLRr_ENUM,
    BCM56640_A0_CMIC_PCIE_USERIF_PURGE_CONTROLr_ENUM,
    BCM56640_A0_CMIC_PCIE_USERIF_PURGE_STATUSr_ENUM,
    BCM56640_A0_CMIC_PCIE_USERIF_STATUSr_ENUM,
    BCM56640_A0_CMIC_PCIE_USERIF_STATUS_CLRr_ENUM,
    BCM56640_A0_CMIC_PCIE_USERIF_STATUS_MASKr_ENUM,
    BCM56640_A0_CMIC_PCIE_USERIF_TIMEOUTr_ENUM,
    BCM56640_A0_CMIC_PIO_IC_AR_ARB_MIr_ENUM,
    BCM56640_A0_CMIC_PIO_IC_AR_ARB_MI0r_ENUM,
    BCM56640_A0_CMIC_PIO_IC_AR_ARB_MI1r_ENUM,
    BCM56640_A0_CMIC_PIO_IC_AR_ARB_MI2r_ENUM,
    BCM56640_A0_CMIC_PIO_IC_AR_ARB_MI3r_ENUM,
    BCM56640_A0_CMIC_PIO_IC_AR_ARB_MI4r_ENUM,
    BCM56640_A0_CMIC_PIO_IC_AR_ARB_MI5r_ENUM,
    BCM56640_A0_CMIC_PIO_IC_AR_ARB_MI6r_ENUM,
    BCM56640_A0_CMIC_PIO_IC_AR_ARB_MI7r_ENUM,
    BCM56640_A0_CMIC_PIO_IC_AW_ARB_MIr_ENUM,
    BCM56640_A0_CMIC_PIO_IC_AW_ARB_MI0r_ENUM,
    BCM56640_A0_CMIC_PIO_IC_AW_ARB_MI1r_ENUM,
    BCM56640_A0_CMIC_PIO_IC_AW_ARB_MI2r_ENUM,
    BCM56640_A0_CMIC_PIO_IC_AW_ARB_MI3r_ENUM,
    BCM56640_A0_CMIC_PIO_IC_AW_ARB_MI4r_ENUM,
    BCM56640_A0_CMIC_PIO_IC_AW_ARB_MI5r_ENUM,
    BCM56640_A0_CMIC_PIO_IC_AW_ARB_MI6r_ENUM,
    BCM56640_A0_CMIC_PIO_IC_AW_ARB_MI7r_ENUM,
    BCM56640_A0_CMIC_PIO_IC_CFG_REG_0r_ENUM,
    BCM56640_A0_CMIC_PIO_IC_CFG_REG_1r_ENUM,
    BCM56640_A0_CMIC_PIO_IC_CFG_REG_2r_ENUM,
    BCM56640_A0_CMIC_PIO_IC_ID_REGr_ENUM,
    BCM56640_A0_CMIC_PIO_IC_ID_REG_0r_ENUM,
    BCM56640_A0_CMIC_PIO_IC_ID_REG_1r_ENUM,
    BCM56640_A0_CMIC_PIO_IC_ID_REG_2r_ENUM,
    BCM56640_A0_CMIC_PIO_IC_ID_REG_3r_ENUM,
    BCM56640_A0_CMIC_PIO_IC_PER_REGr_ENUM,
    BCM56640_A0_CMIC_PIO_IC_PER_REG_0r_ENUM,
    BCM56640_A0_CMIC_PIO_IC_PER_REG_1r_ENUM,
    BCM56640_A0_CMIC_PIO_IC_PER_REG_2r_ENUM,
    BCM56640_A0_CMIC_PIO_IC_PER_REG_3r_ENUM,
    BCM56640_A0_CMIC_PIO_MCS_ACCESS_PAGEr_ENUM,
    BCM56640_A0_CMIC_PKT_COSr_ENUM,
    BCM56640_A0_CMIC_PKT_COS_0r_ENUM,
    BCM56640_A0_CMIC_PKT_COS_1r_ENUM,
    BCM56640_A0_CMIC_PKT_COS_QUEUES_HIr_ENUM,
    BCM56640_A0_CMIC_PKT_COS_QUEUES_LOr_ENUM,
    BCM56640_A0_CMIC_PKT_COUNT_FROMCPUr_ENUM,
    BCM56640_A0_CMIC_PKT_COUNT_FROMCPU_MHr_ENUM,
    BCM56640_A0_CMIC_PKT_COUNT_INTRr_ENUM,
    BCM56640_A0_CMIC_PKT_COUNT_PIOr_ENUM,
    BCM56640_A0_CMIC_PKT_COUNT_PIO_REPLYr_ENUM,
    BCM56640_A0_CMIC_PKT_COUNT_SCHANr_ENUM,
    BCM56640_A0_CMIC_PKT_COUNT_SCHAN_REPr_ENUM,
    BCM56640_A0_CMIC_PKT_COUNT_TOCPUDr_ENUM,
    BCM56640_A0_CMIC_PKT_COUNT_TOCPUDMr_ENUM,
    BCM56640_A0_CMIC_PKT_COUNT_TOCPUEr_ENUM,
    BCM56640_A0_CMIC_PKT_COUNT_TOCPUEMr_ENUM,
    BCM56640_A0_CMIC_PKT_CTRLr_ENUM,
    BCM56640_A0_CMIC_PKT_ETHER_SIGr_ENUM,
    BCM56640_A0_CMIC_PKT_LMAC0_HIr_ENUM,
    BCM56640_A0_CMIC_PKT_LMAC0_LOr_ENUM,
    BCM56640_A0_CMIC_PKT_LMAC1_HIr_ENUM,
    BCM56640_A0_CMIC_PKT_LMAC1_LOr_ENUM,
    BCM56640_A0_CMIC_PKT_LMAC_HIr_ENUM,
    BCM56640_A0_CMIC_PKT_LMAC_LOr_ENUM,
    BCM56640_A0_CMIC_PKT_PORTS_0r_ENUM,
    BCM56640_A0_CMIC_PKT_PORTS_1r_ENUM,
    BCM56640_A0_CMIC_PKT_PORTS_2r_ENUM,
    BCM56640_A0_CMIC_PKT_PORTS_3r_ENUM,
    BCM56640_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRYr_ENUM,
    BCM56640_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_0r_ENUM,
    BCM56640_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_1r_ENUM,
    BCM56640_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_10r_ENUM,
    BCM56640_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_11r_ENUM,
    BCM56640_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_12r_ENUM,
    BCM56640_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_13r_ENUM,
    BCM56640_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_14r_ENUM,
    BCM56640_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_15r_ENUM,
    BCM56640_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_16r_ENUM,
    BCM56640_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_17r_ENUM,
    BCM56640_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_18r_ENUM,
    BCM56640_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_19r_ENUM,
    BCM56640_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_2r_ENUM,
    BCM56640_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_20r_ENUM,
    BCM56640_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_21r_ENUM,
    BCM56640_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_22r_ENUM,
    BCM56640_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_23r_ENUM,
    BCM56640_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_24r_ENUM,
    BCM56640_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_25r_ENUM,
    BCM56640_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_26r_ENUM,
    BCM56640_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_27r_ENUM,
    BCM56640_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_28r_ENUM,
    BCM56640_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_29r_ENUM,
    BCM56640_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_3r_ENUM,
    BCM56640_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_30r_ENUM,
    BCM56640_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_31r_ENUM,
    BCM56640_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_32r_ENUM,
    BCM56640_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_33r_ENUM,
    BCM56640_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_34r_ENUM,
    BCM56640_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_35r_ENUM,
    BCM56640_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_36r_ENUM,
    BCM56640_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_37r_ENUM,
    BCM56640_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_38r_ENUM,
    BCM56640_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_39r_ENUM,
    BCM56640_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_4r_ENUM,
    BCM56640_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_40r_ENUM,
    BCM56640_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_41r_ENUM,
    BCM56640_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_42r_ENUM,
    BCM56640_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_43r_ENUM,
    BCM56640_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_44r_ENUM,
    BCM56640_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_45r_ENUM,
    BCM56640_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_46r_ENUM,
    BCM56640_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_47r_ENUM,
    BCM56640_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_48r_ENUM,
    BCM56640_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_49r_ENUM,
    BCM56640_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_5r_ENUM,
    BCM56640_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_50r_ENUM,
    BCM56640_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_51r_ENUM,
    BCM56640_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_52r_ENUM,
    BCM56640_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_53r_ENUM,
    BCM56640_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_54r_ENUM,
    BCM56640_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_55r_ENUM,
    BCM56640_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_56r_ENUM,
    BCM56640_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_57r_ENUM,
    BCM56640_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_58r_ENUM,
    BCM56640_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_59r_ENUM,
    BCM56640_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_6r_ENUM,
    BCM56640_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_60r_ENUM,
    BCM56640_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_61r_ENUM,
    BCM56640_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_62r_ENUM,
    BCM56640_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_63r_ENUM,
    BCM56640_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_7r_ENUM,
    BCM56640_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_8r_ENUM,
    BCM56640_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_9r_ENUM,
    BCM56640_A0_CMIC_PKT_REASON_0_TYPEr_ENUM,
    BCM56640_A0_CMIC_PKT_REASON_1_TYPEr_ENUM,
    BCM56640_A0_CMIC_PKT_REASON_2_TYPEr_ENUM,
    BCM56640_A0_CMIC_PKT_REASON_DIRECT_0_TYPEr_ENUM,
    BCM56640_A0_CMIC_PKT_REASON_DIRECT_1_TYPEr_ENUM,
    BCM56640_A0_CMIC_PKT_REASON_DIRECT_2_TYPEr_ENUM,
    BCM56640_A0_CMIC_PKT_REASON_MINI_0_TYPEr_ENUM,
    BCM56640_A0_CMIC_PKT_REASON_MINI_1_TYPEr_ENUM,
    BCM56640_A0_CMIC_PKT_REASON_MINI_2_TYPEr_ENUM,
    BCM56640_A0_CMIC_PKT_RMACr_ENUM,
    BCM56640_A0_CMIC_PKT_RMAC_HIr_ENUM,
    BCM56640_A0_CMIC_PKT_RMH0r_ENUM,
    BCM56640_A0_CMIC_PKT_RMH1r_ENUM,
    BCM56640_A0_CMIC_PKT_RMH2r_ENUM,
    BCM56640_A0_CMIC_PKT_RMH3r_ENUM,
    BCM56640_A0_CMIC_PKT_VLANr_ENUM,
    BCM56640_A0_CMIC_RATE_ADJUSTr_ENUM,
    BCM56640_A0_CMIC_RATE_ADJUST_INT_MDIOr_ENUM,
    BCM56640_A0_CMIC_RPE_IRQ_STAT0r_ENUM,
    BCM56640_A0_CMIC_RPE_IRQ_STAT1r_ENUM,
    BCM56640_A0_CMIC_RPE_IRQ_STAT2r_ENUM,
    BCM56640_A0_CMIC_RPE_IRQ_STAT3r_ENUM,
    BCM56640_A0_CMIC_RPE_IRQ_STAT4r_ENUM,
    BCM56640_A0_CMIC_RPE_MAX_CELL_LIMITr_ENUM,
    BCM56640_A0_CMIC_RPE_MIIM_ADDRESSr_ENUM,
    BCM56640_A0_CMIC_RPE_MIIM_CTRLr_ENUM,
    BCM56640_A0_CMIC_RPE_MIIM_PARAMr_ENUM,
    BCM56640_A0_CMIC_RPE_MIIM_READ_DATAr_ENUM,
    BCM56640_A0_CMIC_RPE_MIIM_STATr_ENUM,
    BCM56640_A0_CMIC_RPE_PCIE_IRQ_MASK0r_ENUM,
    BCM56640_A0_CMIC_RPE_RCPU_IRQ_MASK0r_ENUM,
    BCM56640_A0_CMIC_RPE_RCPU_IRQ_MASK1r_ENUM,
    BCM56640_A0_CMIC_RPE_RCPU_IRQ_MASK2r_ENUM,
    BCM56640_A0_CMIC_RPE_RCPU_IRQ_MASK3r_ENUM,
    BCM56640_A0_CMIC_RPE_RCPU_IRQ_MASK4r_ENUM,
    BCM56640_A0_CMIC_RPE_STATr_ENUM,
    BCM56640_A0_CMIC_RPE_STAT_CLRr_ENUM,
    BCM56640_A0_CMIC_RPE_SW_INTR_CONFIGr_ENUM,
    BCM56640_A0_CMIC_RPE_UC0_IRQ_MASK0r_ENUM,
    BCM56640_A0_CMIC_RPE_UC1_IRQ_MASK0r_ENUM,
    BCM56640_A0_CMIC_RXBUF_BLOCK_DATABUF_ALLOCr_ENUM,
    BCM56640_A0_CMIC_RXBUF_BLOCK_STATUSBUF_ALLOCr_ENUM,
    BCM56640_A0_CMIC_RXBUF_CONFIGr_ENUM,
    BCM56640_A0_CMIC_RXBUF_DATABUF_MAX_FLIST_ENTRIESr_ENUM,
    BCM56640_A0_CMIC_RXBUF_DATABUF_NUM_FREE_ENTRIESr_ENUM,
    BCM56640_A0_CMIC_RXBUF_ECCERR_CONTROLr_ENUM,
    BCM56640_A0_CMIC_RXBUF_EP_BUF_DEPTHr_ENUM,
    BCM56640_A0_CMIC_RXBUF_EP_MAX_CREDr_ENUM,
    BCM56640_A0_CMIC_RXBUF_EP_RLS_CREDr_ENUM,
    BCM56640_A0_CMIC_RXBUF_STATUSBUF_MAX_FLIST_ENTRIESr_ENUM,
    BCM56640_A0_CMIC_RXBUF_STATUSBUF_NUM_FREE_ENTRIESr_ENUM,
    BCM56640_A0_CMIC_SBUS_RING_MAPr_ENUM,
    BCM56640_A0_CMIC_SBUS_RING_MAP_0_7r_ENUM,
    BCM56640_A0_CMIC_SBUS_RING_MAP_16_23r_ENUM,
    BCM56640_A0_CMIC_SBUS_RING_MAP_24_31r_ENUM,
    BCM56640_A0_CMIC_SBUS_RING_MAP_32_39r_ENUM,
    BCM56640_A0_CMIC_SBUS_RING_MAP_40_47r_ENUM,
    BCM56640_A0_CMIC_SBUS_RING_MAP_48_55r_ENUM,
    BCM56640_A0_CMIC_SBUS_RING_MAP_56_63r_ENUM,
    BCM56640_A0_CMIC_SBUS_RING_MAP_8_15r_ENUM,
    BCM56640_A0_CMIC_SBUS_TIMEOUTr_ENUM,
    BCM56640_A0_CMIC_SCHAN_RCPU_RPIO_MESSAGEr_ENUM,
    BCM56640_A0_CMIC_SEMAPHOREr_ENUM,
    BCM56640_A0_CMIC_SEMAPHORE_1r_ENUM,
    BCM56640_A0_CMIC_SEMAPHORE_10r_ENUM,
    BCM56640_A0_CMIC_SEMAPHORE_10_SHADOWr_ENUM,
    BCM56640_A0_CMIC_SEMAPHORE_11r_ENUM,
    BCM56640_A0_CMIC_SEMAPHORE_11_SHADOWr_ENUM,
    BCM56640_A0_CMIC_SEMAPHORE_12r_ENUM,
    BCM56640_A0_CMIC_SEMAPHORE_12_SHADOWr_ENUM,
    BCM56640_A0_CMIC_SEMAPHORE_13r_ENUM,
    BCM56640_A0_CMIC_SEMAPHORE_13_SHADOWr_ENUM,
    BCM56640_A0_CMIC_SEMAPHORE_14r_ENUM,
    BCM56640_A0_CMIC_SEMAPHORE_14_SHADOWr_ENUM,
    BCM56640_A0_CMIC_SEMAPHORE_15r_ENUM,
    BCM56640_A0_CMIC_SEMAPHORE_15_SHADOWr_ENUM,
    BCM56640_A0_CMIC_SEMAPHORE_16r_ENUM,
    BCM56640_A0_CMIC_SEMAPHORE_16_SHADOWr_ENUM,
    BCM56640_A0_CMIC_SEMAPHORE_17r_ENUM,
    BCM56640_A0_CMIC_SEMAPHORE_17_SHADOWr_ENUM,
    BCM56640_A0_CMIC_SEMAPHORE_18r_ENUM,
    BCM56640_A0_CMIC_SEMAPHORE_18_SHADOWr_ENUM,
    BCM56640_A0_CMIC_SEMAPHORE_19r_ENUM,
    BCM56640_A0_CMIC_SEMAPHORE_19_SHADOWr_ENUM,
    BCM56640_A0_CMIC_SEMAPHORE_1_SHADOWr_ENUM,
    BCM56640_A0_CMIC_SEMAPHORE_2r_ENUM,
    BCM56640_A0_CMIC_SEMAPHORE_20r_ENUM,
    BCM56640_A0_CMIC_SEMAPHORE_20_SHADOWr_ENUM,
    BCM56640_A0_CMIC_SEMAPHORE_21r_ENUM,
    BCM56640_A0_CMIC_SEMAPHORE_21_SHADOWr_ENUM,
    BCM56640_A0_CMIC_SEMAPHORE_22r_ENUM,
    BCM56640_A0_CMIC_SEMAPHORE_22_SHADOWr_ENUM,
    BCM56640_A0_CMIC_SEMAPHORE_23r_ENUM,
    BCM56640_A0_CMIC_SEMAPHORE_23_SHADOWr_ENUM,
    BCM56640_A0_CMIC_SEMAPHORE_24r_ENUM,
    BCM56640_A0_CMIC_SEMAPHORE_24_SHADOWr_ENUM,
    BCM56640_A0_CMIC_SEMAPHORE_25r_ENUM,
    BCM56640_A0_CMIC_SEMAPHORE_25_SHADOWr_ENUM,
    BCM56640_A0_CMIC_SEMAPHORE_26r_ENUM,
    BCM56640_A0_CMIC_SEMAPHORE_26_SHADOWr_ENUM,
    BCM56640_A0_CMIC_SEMAPHORE_27r_ENUM,
    BCM56640_A0_CMIC_SEMAPHORE_27_SHADOWr_ENUM,
    BCM56640_A0_CMIC_SEMAPHORE_28r_ENUM,
    BCM56640_A0_CMIC_SEMAPHORE_28_SHADOWr_ENUM,
    BCM56640_A0_CMIC_SEMAPHORE_29r_ENUM,
    BCM56640_A0_CMIC_SEMAPHORE_29_SHADOWr_ENUM,
    BCM56640_A0_CMIC_SEMAPHORE_2_SHADOWr_ENUM,
    BCM56640_A0_CMIC_SEMAPHORE_3r_ENUM,
    BCM56640_A0_CMIC_SEMAPHORE_30r_ENUM,
    BCM56640_A0_CMIC_SEMAPHORE_30_SHADOWr_ENUM,
    BCM56640_A0_CMIC_SEMAPHORE_31r_ENUM,
    BCM56640_A0_CMIC_SEMAPHORE_31_SHADOWr_ENUM,
    BCM56640_A0_CMIC_SEMAPHORE_32r_ENUM,
    BCM56640_A0_CMIC_SEMAPHORE_32_SHADOWr_ENUM,
    BCM56640_A0_CMIC_SEMAPHORE_3_SHADOWr_ENUM,
    BCM56640_A0_CMIC_SEMAPHORE_4r_ENUM,
    BCM56640_A0_CMIC_SEMAPHORE_4_SHADOWr_ENUM,
    BCM56640_A0_CMIC_SEMAPHORE_5r_ENUM,
    BCM56640_A0_CMIC_SEMAPHORE_5_SHADOWr_ENUM,
    BCM56640_A0_CMIC_SEMAPHORE_6r_ENUM,
    BCM56640_A0_CMIC_SEMAPHORE_6_SHADOWr_ENUM,
    BCM56640_A0_CMIC_SEMAPHORE_7r_ENUM,
    BCM56640_A0_CMIC_SEMAPHORE_7_SHADOWr_ENUM,
    BCM56640_A0_CMIC_SEMAPHORE_8r_ENUM,
    BCM56640_A0_CMIC_SEMAPHORE_8_SHADOWr_ENUM,
    BCM56640_A0_CMIC_SEMAPHORE_9r_ENUM,
    BCM56640_A0_CMIC_SEMAPHORE_9_SHADOWr_ENUM,
    BCM56640_A0_CMIC_SEMAPHORE_SHADOWr_ENUM,
    BCM56640_A0_CMIC_SER0_END_ADDRr_ENUM,
    BCM56640_A0_CMIC_SER0_END_ADDR_0r_ENUM,
    BCM56640_A0_CMIC_SER0_END_ADDR_1r_ENUM,
    BCM56640_A0_CMIC_SER0_END_ADDR_10r_ENUM,
    BCM56640_A0_CMIC_SER0_END_ADDR_11r_ENUM,
    BCM56640_A0_CMIC_SER0_END_ADDR_12r_ENUM,
    BCM56640_A0_CMIC_SER0_END_ADDR_13r_ENUM,
    BCM56640_A0_CMIC_SER0_END_ADDR_14r_ENUM,
    BCM56640_A0_CMIC_SER0_END_ADDR_15r_ENUM,
    BCM56640_A0_CMIC_SER0_END_ADDR_16r_ENUM,
    BCM56640_A0_CMIC_SER0_END_ADDR_17r_ENUM,
    BCM56640_A0_CMIC_SER0_END_ADDR_18r_ENUM,
    BCM56640_A0_CMIC_SER0_END_ADDR_19r_ENUM,
    BCM56640_A0_CMIC_SER0_END_ADDR_2r_ENUM,
    BCM56640_A0_CMIC_SER0_END_ADDR_20r_ENUM,
    BCM56640_A0_CMIC_SER0_END_ADDR_21r_ENUM,
    BCM56640_A0_CMIC_SER0_END_ADDR_22r_ENUM,
    BCM56640_A0_CMIC_SER0_END_ADDR_23r_ENUM,
    BCM56640_A0_CMIC_SER0_END_ADDR_24r_ENUM,
    BCM56640_A0_CMIC_SER0_END_ADDR_25r_ENUM,
    BCM56640_A0_CMIC_SER0_END_ADDR_26r_ENUM,
    BCM56640_A0_CMIC_SER0_END_ADDR_27r_ENUM,
    BCM56640_A0_CMIC_SER0_END_ADDR_28r_ENUM,
    BCM56640_A0_CMIC_SER0_END_ADDR_29r_ENUM,
    BCM56640_A0_CMIC_SER0_END_ADDR_3r_ENUM,
    BCM56640_A0_CMIC_SER0_END_ADDR_30r_ENUM,
    BCM56640_A0_CMIC_SER0_END_ADDR_31r_ENUM,
    BCM56640_A0_CMIC_SER0_END_ADDR_4r_ENUM,
    BCM56640_A0_CMIC_SER0_END_ADDR_5r_ENUM,
    BCM56640_A0_CMIC_SER0_END_ADDR_6r_ENUM,
    BCM56640_A0_CMIC_SER0_END_ADDR_7r_ENUM,
    BCM56640_A0_CMIC_SER0_END_ADDR_8r_ENUM,
    BCM56640_A0_CMIC_SER0_END_ADDR_9r_ENUM,
    BCM56640_A0_CMIC_SER0_FAIL_CNTr_ENUM,
    BCM56640_A0_CMIC_SER0_FAIL_ENTRYr_ENUM,
    BCM56640_A0_CMIC_SER0_INTERLEAVE_PARITYr_ENUM,
    BCM56640_A0_CMIC_SER0_MEM_ADDRr_ENUM,
    BCM56640_A0_CMIC_SER0_MEM_ADDR_0r_ENUM,
    BCM56640_A0_CMIC_SER0_MEM_ADDR_1r_ENUM,
    BCM56640_A0_CMIC_SER0_MEM_ADDR_10r_ENUM,
    BCM56640_A0_CMIC_SER0_MEM_ADDR_11r_ENUM,
    BCM56640_A0_CMIC_SER0_MEM_ADDR_12r_ENUM,
    BCM56640_A0_CMIC_SER0_MEM_ADDR_13r_ENUM,
    BCM56640_A0_CMIC_SER0_MEM_ADDR_14r_ENUM,
    BCM56640_A0_CMIC_SER0_MEM_ADDR_15r_ENUM,
    BCM56640_A0_CMIC_SER0_MEM_ADDR_16r_ENUM,
    BCM56640_A0_CMIC_SER0_MEM_ADDR_17r_ENUM,
    BCM56640_A0_CMIC_SER0_MEM_ADDR_18r_ENUM,
    BCM56640_A0_CMIC_SER0_MEM_ADDR_19r_ENUM,
    BCM56640_A0_CMIC_SER0_MEM_ADDR_2r_ENUM,
    BCM56640_A0_CMIC_SER0_MEM_ADDR_20r_ENUM,
    BCM56640_A0_CMIC_SER0_MEM_ADDR_21r_ENUM,
    BCM56640_A0_CMIC_SER0_MEM_ADDR_22r_ENUM,
    BCM56640_A0_CMIC_SER0_MEM_ADDR_23r_ENUM,
    BCM56640_A0_CMIC_SER0_MEM_ADDR_24r_ENUM,
    BCM56640_A0_CMIC_SER0_MEM_ADDR_25r_ENUM,
    BCM56640_A0_CMIC_SER0_MEM_ADDR_26r_ENUM,
    BCM56640_A0_CMIC_SER0_MEM_ADDR_27r_ENUM,
    BCM56640_A0_CMIC_SER0_MEM_ADDR_28r_ENUM,
    BCM56640_A0_CMIC_SER0_MEM_ADDR_29r_ENUM,
    BCM56640_A0_CMIC_SER0_MEM_ADDR_3r_ENUM,
    BCM56640_A0_CMIC_SER0_MEM_ADDR_30r_ENUM,
    BCM56640_A0_CMIC_SER0_MEM_ADDR_31r_ENUM,
    BCM56640_A0_CMIC_SER0_MEM_ADDR_4r_ENUM,
    BCM56640_A0_CMIC_SER0_MEM_ADDR_5r_ENUM,
    BCM56640_A0_CMIC_SER0_MEM_ADDR_6r_ENUM,
    BCM56640_A0_CMIC_SER0_MEM_ADDR_7r_ENUM,
    BCM56640_A0_CMIC_SER0_MEM_ADDR_8r_ENUM,
    BCM56640_A0_CMIC_SER0_MEM_ADDR_9r_ENUM,
    BCM56640_A0_CMIC_SER0_MEM_DATAr_ENUM,
    BCM56640_A0_CMIC_SER0_PARITY_MODE_SELr_ENUM,
    BCM56640_A0_CMIC_SER0_PARITY_MODE_SEL_15_0r_ENUM,
    BCM56640_A0_CMIC_SER0_PARITY_MODE_SEL_31_16r_ENUM,
    BCM56640_A0_CMIC_SER0_POWER_DOWN_MEM_LOWERr_ENUM,
    BCM56640_A0_CMIC_SER0_POWER_DOWN_MEM_UPPERr_ENUM,
    BCM56640_A0_CMIC_SER0_PROTECT_ADDR_RANGE_VALIDr_ENUM,
    BCM56640_A0_CMIC_SER0_RANGE0_DATAENTRY_LENr_ENUM,
    BCM56640_A0_CMIC_SER0_RANGE10_DATAENTRY_LENr_ENUM,
    BCM56640_A0_CMIC_SER0_RANGE11_DATAENTRY_LENr_ENUM,
    BCM56640_A0_CMIC_SER0_RANGE12_DATAENTRY_LENr_ENUM,
    BCM56640_A0_CMIC_SER0_RANGE13_DATAENTRY_LENr_ENUM,
    BCM56640_A0_CMIC_SER0_RANGE14_DATAENTRY_LENr_ENUM,
    BCM56640_A0_CMIC_SER0_RANGE15_DATAENTRY_LENr_ENUM,
    BCM56640_A0_CMIC_SER0_RANGE16_DATAENTRY_LENr_ENUM,
    BCM56640_A0_CMIC_SER0_RANGE17_DATAENTRY_LENr_ENUM,
    BCM56640_A0_CMIC_SER0_RANGE18_DATAENTRY_LENr_ENUM,
    BCM56640_A0_CMIC_SER0_RANGE19_DATAENTRY_LENr_ENUM,
    BCM56640_A0_CMIC_SER0_RANGE1_DATAENTRY_LENr_ENUM,
    BCM56640_A0_CMIC_SER0_RANGE20_DATAENTRY_LENr_ENUM,
    BCM56640_A0_CMIC_SER0_RANGE21_DATAENTRY_LENr_ENUM,
    BCM56640_A0_CMIC_SER0_RANGE22_DATAENTRY_LENr_ENUM,
    BCM56640_A0_CMIC_SER0_RANGE23_DATAENTRY_LENr_ENUM,
    BCM56640_A0_CMIC_SER0_RANGE24_DATAENTRY_LENr_ENUM,
    BCM56640_A0_CMIC_SER0_RANGE25_DATAENTRY_LENr_ENUM,
    BCM56640_A0_CMIC_SER0_RANGE26_DATAENTRY_LENr_ENUM,
    BCM56640_A0_CMIC_SER0_RANGE27_DATAENTRY_LENr_ENUM,
    BCM56640_A0_CMIC_SER0_RANGE28_DATAENTRY_LENr_ENUM,
    BCM56640_A0_CMIC_SER0_RANGE29_DATAENTRY_LENr_ENUM,
    BCM56640_A0_CMIC_SER0_RANGE2_DATAENTRY_LENr_ENUM,
    BCM56640_A0_CMIC_SER0_RANGE30_DATAENTRY_LENr_ENUM,
    BCM56640_A0_CMIC_SER0_RANGE31_DATAENTRY_LENr_ENUM,
    BCM56640_A0_CMIC_SER0_RANGE3_DATAENTRY_LENr_ENUM,
    BCM56640_A0_CMIC_SER0_RANGE4_DATAENTRY_LENr_ENUM,
    BCM56640_A0_CMIC_SER0_RANGE5_DATAENTRY_LENr_ENUM,
    BCM56640_A0_CMIC_SER0_RANGE6_DATAENTRY_LENr_ENUM,
    BCM56640_A0_CMIC_SER0_RANGE7_DATAENTRY_LENr_ENUM,
    BCM56640_A0_CMIC_SER0_RANGE8_DATAENTRY_LENr_ENUM,
    BCM56640_A0_CMIC_SER0_RANGE9_DATAENTRY_LENr_ENUM,
    BCM56640_A0_CMIC_SER0_RANGE_DATAENTRY_LENr_ENUM,
    BCM56640_A0_CMIC_SER0_START_ADDRr_ENUM,
    BCM56640_A0_CMIC_SER0_START_ADDR_0r_ENUM,
    BCM56640_A0_CMIC_SER0_START_ADDR_1r_ENUM,
    BCM56640_A0_CMIC_SER0_START_ADDR_10r_ENUM,
    BCM56640_A0_CMIC_SER0_START_ADDR_11r_ENUM,
    BCM56640_A0_CMIC_SER0_START_ADDR_12r_ENUM,
    BCM56640_A0_CMIC_SER0_START_ADDR_13r_ENUM,
    BCM56640_A0_CMIC_SER0_START_ADDR_14r_ENUM,
    BCM56640_A0_CMIC_SER0_START_ADDR_15r_ENUM,
    BCM56640_A0_CMIC_SER0_START_ADDR_16r_ENUM,
    BCM56640_A0_CMIC_SER0_START_ADDR_17r_ENUM,
    BCM56640_A0_CMIC_SER0_START_ADDR_18r_ENUM,
    BCM56640_A0_CMIC_SER0_START_ADDR_19r_ENUM,
    BCM56640_A0_CMIC_SER0_START_ADDR_2r_ENUM,
    BCM56640_A0_CMIC_SER0_START_ADDR_20r_ENUM,
    BCM56640_A0_CMIC_SER0_START_ADDR_21r_ENUM,
    BCM56640_A0_CMIC_SER0_START_ADDR_22r_ENUM,
    BCM56640_A0_CMIC_SER0_START_ADDR_23r_ENUM,
    BCM56640_A0_CMIC_SER0_START_ADDR_24r_ENUM,
    BCM56640_A0_CMIC_SER0_START_ADDR_25r_ENUM,
    BCM56640_A0_CMIC_SER0_START_ADDR_26r_ENUM,
    BCM56640_A0_CMIC_SER0_START_ADDR_27r_ENUM,
    BCM56640_A0_CMIC_SER0_START_ADDR_28r_ENUM,
    BCM56640_A0_CMIC_SER0_START_ADDR_29r_ENUM,
    BCM56640_A0_CMIC_SER0_START_ADDR_3r_ENUM,
    BCM56640_A0_CMIC_SER0_START_ADDR_30r_ENUM,
    BCM56640_A0_CMIC_SER0_START_ADDR_31r_ENUM,
    BCM56640_A0_CMIC_SER0_START_ADDR_4r_ENUM,
    BCM56640_A0_CMIC_SER0_START_ADDR_5r_ENUM,
    BCM56640_A0_CMIC_SER0_START_ADDR_6r_ENUM,
    BCM56640_A0_CMIC_SER0_START_ADDR_7r_ENUM,
    BCM56640_A0_CMIC_SER0_START_ADDR_8r_ENUM,
    BCM56640_A0_CMIC_SER0_START_ADDR_9r_ENUM,
    BCM56640_A0_CMIC_SER1_END_ADDRr_ENUM,
    BCM56640_A0_CMIC_SER1_END_ADDR_0r_ENUM,
    BCM56640_A0_CMIC_SER1_END_ADDR_1r_ENUM,
    BCM56640_A0_CMIC_SER1_END_ADDR_10r_ENUM,
    BCM56640_A0_CMIC_SER1_END_ADDR_11r_ENUM,
    BCM56640_A0_CMIC_SER1_END_ADDR_12r_ENUM,
    BCM56640_A0_CMIC_SER1_END_ADDR_13r_ENUM,
    BCM56640_A0_CMIC_SER1_END_ADDR_14r_ENUM,
    BCM56640_A0_CMIC_SER1_END_ADDR_15r_ENUM,
    BCM56640_A0_CMIC_SER1_END_ADDR_16r_ENUM,
    BCM56640_A0_CMIC_SER1_END_ADDR_17r_ENUM,
    BCM56640_A0_CMIC_SER1_END_ADDR_18r_ENUM,
    BCM56640_A0_CMIC_SER1_END_ADDR_19r_ENUM,
    BCM56640_A0_CMIC_SER1_END_ADDR_2r_ENUM,
    BCM56640_A0_CMIC_SER1_END_ADDR_20r_ENUM,
    BCM56640_A0_CMIC_SER1_END_ADDR_21r_ENUM,
    BCM56640_A0_CMIC_SER1_END_ADDR_22r_ENUM,
    BCM56640_A0_CMIC_SER1_END_ADDR_23r_ENUM,
    BCM56640_A0_CMIC_SER1_END_ADDR_24r_ENUM,
    BCM56640_A0_CMIC_SER1_END_ADDR_25r_ENUM,
    BCM56640_A0_CMIC_SER1_END_ADDR_26r_ENUM,
    BCM56640_A0_CMIC_SER1_END_ADDR_27r_ENUM,
    BCM56640_A0_CMIC_SER1_END_ADDR_28r_ENUM,
    BCM56640_A0_CMIC_SER1_END_ADDR_29r_ENUM,
    BCM56640_A0_CMIC_SER1_END_ADDR_3r_ENUM,
    BCM56640_A0_CMIC_SER1_END_ADDR_30r_ENUM,
    BCM56640_A0_CMIC_SER1_END_ADDR_31r_ENUM,
    BCM56640_A0_CMIC_SER1_END_ADDR_4r_ENUM,
    BCM56640_A0_CMIC_SER1_END_ADDR_5r_ENUM,
    BCM56640_A0_CMIC_SER1_END_ADDR_6r_ENUM,
    BCM56640_A0_CMIC_SER1_END_ADDR_7r_ENUM,
    BCM56640_A0_CMIC_SER1_END_ADDR_8r_ENUM,
    BCM56640_A0_CMIC_SER1_END_ADDR_9r_ENUM,
    BCM56640_A0_CMIC_SER1_FAIL_CNTr_ENUM,
    BCM56640_A0_CMIC_SER1_FAIL_ENTRYr_ENUM,
    BCM56640_A0_CMIC_SER1_INTERLEAVE_PARITYr_ENUM,
    BCM56640_A0_CMIC_SER1_MEM_ADDRr_ENUM,
    BCM56640_A0_CMIC_SER1_MEM_ADDR_0r_ENUM,
    BCM56640_A0_CMIC_SER1_MEM_ADDR_1r_ENUM,
    BCM56640_A0_CMIC_SER1_MEM_ADDR_10r_ENUM,
    BCM56640_A0_CMIC_SER1_MEM_ADDR_11r_ENUM,
    BCM56640_A0_CMIC_SER1_MEM_ADDR_12r_ENUM,
    BCM56640_A0_CMIC_SER1_MEM_ADDR_13r_ENUM,
    BCM56640_A0_CMIC_SER1_MEM_ADDR_14r_ENUM,
    BCM56640_A0_CMIC_SER1_MEM_ADDR_15r_ENUM,
    BCM56640_A0_CMIC_SER1_MEM_ADDR_16r_ENUM,
    BCM56640_A0_CMIC_SER1_MEM_ADDR_17r_ENUM,
    BCM56640_A0_CMIC_SER1_MEM_ADDR_18r_ENUM,
    BCM56640_A0_CMIC_SER1_MEM_ADDR_19r_ENUM,
    BCM56640_A0_CMIC_SER1_MEM_ADDR_2r_ENUM,
    BCM56640_A0_CMIC_SER1_MEM_ADDR_20r_ENUM,
    BCM56640_A0_CMIC_SER1_MEM_ADDR_21r_ENUM,
    BCM56640_A0_CMIC_SER1_MEM_ADDR_22r_ENUM,
    BCM56640_A0_CMIC_SER1_MEM_ADDR_23r_ENUM,
    BCM56640_A0_CMIC_SER1_MEM_ADDR_24r_ENUM,
    BCM56640_A0_CMIC_SER1_MEM_ADDR_25r_ENUM,
    BCM56640_A0_CMIC_SER1_MEM_ADDR_26r_ENUM,
    BCM56640_A0_CMIC_SER1_MEM_ADDR_27r_ENUM,
    BCM56640_A0_CMIC_SER1_MEM_ADDR_28r_ENUM,
    BCM56640_A0_CMIC_SER1_MEM_ADDR_29r_ENUM,
    BCM56640_A0_CMIC_SER1_MEM_ADDR_3r_ENUM,
    BCM56640_A0_CMIC_SER1_MEM_ADDR_30r_ENUM,
    BCM56640_A0_CMIC_SER1_MEM_ADDR_31r_ENUM,
    BCM56640_A0_CMIC_SER1_MEM_ADDR_4r_ENUM,
    BCM56640_A0_CMIC_SER1_MEM_ADDR_5r_ENUM,
    BCM56640_A0_CMIC_SER1_MEM_ADDR_6r_ENUM,
    BCM56640_A0_CMIC_SER1_MEM_ADDR_7r_ENUM,
    BCM56640_A0_CMIC_SER1_MEM_ADDR_8r_ENUM,
    BCM56640_A0_CMIC_SER1_MEM_ADDR_9r_ENUM,
    BCM56640_A0_CMIC_SER1_MEM_DATAr_ENUM,
    BCM56640_A0_CMIC_SER1_PARITY_MODE_SELr_ENUM,
    BCM56640_A0_CMIC_SER1_PARITY_MODE_SEL_15_0r_ENUM,
    BCM56640_A0_CMIC_SER1_PARITY_MODE_SEL_31_16r_ENUM,
    BCM56640_A0_CMIC_SER1_POWER_DOWN_MEM_LOWERr_ENUM,
    BCM56640_A0_CMIC_SER1_POWER_DOWN_MEM_UPPERr_ENUM,
    BCM56640_A0_CMIC_SER1_PROTECT_ADDR_RANGE_VALIDr_ENUM,
    BCM56640_A0_CMIC_SER1_RANGE0_DATAENTRY_LENr_ENUM,
    BCM56640_A0_CMIC_SER1_RANGE10_DATAENTRY_LENr_ENUM,
    BCM56640_A0_CMIC_SER1_RANGE11_DATAENTRY_LENr_ENUM,
    BCM56640_A0_CMIC_SER1_RANGE12_DATAENTRY_LENr_ENUM,
    BCM56640_A0_CMIC_SER1_RANGE13_DATAENTRY_LENr_ENUM,
    BCM56640_A0_CMIC_SER1_RANGE14_DATAENTRY_LENr_ENUM,
    BCM56640_A0_CMIC_SER1_RANGE15_DATAENTRY_LENr_ENUM,
    BCM56640_A0_CMIC_SER1_RANGE16_DATAENTRY_LENr_ENUM,
    BCM56640_A0_CMIC_SER1_RANGE17_DATAENTRY_LENr_ENUM,
    BCM56640_A0_CMIC_SER1_RANGE18_DATAENTRY_LENr_ENUM,
    BCM56640_A0_CMIC_SER1_RANGE19_DATAENTRY_LENr_ENUM,
    BCM56640_A0_CMIC_SER1_RANGE1_DATAENTRY_LENr_ENUM,
    BCM56640_A0_CMIC_SER1_RANGE20_DATAENTRY_LENr_ENUM,
    BCM56640_A0_CMIC_SER1_RANGE21_DATAENTRY_LENr_ENUM,
    BCM56640_A0_CMIC_SER1_RANGE22_DATAENTRY_LENr_ENUM,
    BCM56640_A0_CMIC_SER1_RANGE23_DATAENTRY_LENr_ENUM,
    BCM56640_A0_CMIC_SER1_RANGE24_DATAENTRY_LENr_ENUM,
    BCM56640_A0_CMIC_SER1_RANGE25_DATAENTRY_LENr_ENUM,
    BCM56640_A0_CMIC_SER1_RANGE26_DATAENTRY_LENr_ENUM,
    BCM56640_A0_CMIC_SER1_RANGE27_DATAENTRY_LENr_ENUM,
    BCM56640_A0_CMIC_SER1_RANGE28_DATAENTRY_LENr_ENUM,
    BCM56640_A0_CMIC_SER1_RANGE29_DATAENTRY_LENr_ENUM,
    BCM56640_A0_CMIC_SER1_RANGE2_DATAENTRY_LENr_ENUM,
    BCM56640_A0_CMIC_SER1_RANGE30_DATAENTRY_LENr_ENUM,
    BCM56640_A0_CMIC_SER1_RANGE31_DATAENTRY_LENr_ENUM,
    BCM56640_A0_CMIC_SER1_RANGE3_DATAENTRY_LENr_ENUM,
    BCM56640_A0_CMIC_SER1_RANGE4_DATAENTRY_LENr_ENUM,
    BCM56640_A0_CMIC_SER1_RANGE5_DATAENTRY_LENr_ENUM,
    BCM56640_A0_CMIC_SER1_RANGE6_DATAENTRY_LENr_ENUM,
    BCM56640_A0_CMIC_SER1_RANGE7_DATAENTRY_LENr_ENUM,
    BCM56640_A0_CMIC_SER1_RANGE8_DATAENTRY_LENr_ENUM,
    BCM56640_A0_CMIC_SER1_RANGE9_DATAENTRY_LENr_ENUM,
    BCM56640_A0_CMIC_SER1_RANGE_DATAENTRY_LENr_ENUM,
    BCM56640_A0_CMIC_SER1_START_ADDRr_ENUM,
    BCM56640_A0_CMIC_SER1_START_ADDR_0r_ENUM,
    BCM56640_A0_CMIC_SER1_START_ADDR_1r_ENUM,
    BCM56640_A0_CMIC_SER1_START_ADDR_10r_ENUM,
    BCM56640_A0_CMIC_SER1_START_ADDR_11r_ENUM,
    BCM56640_A0_CMIC_SER1_START_ADDR_12r_ENUM,
    BCM56640_A0_CMIC_SER1_START_ADDR_13r_ENUM,
    BCM56640_A0_CMIC_SER1_START_ADDR_14r_ENUM,
    BCM56640_A0_CMIC_SER1_START_ADDR_15r_ENUM,
    BCM56640_A0_CMIC_SER1_START_ADDR_16r_ENUM,
    BCM56640_A0_CMIC_SER1_START_ADDR_17r_ENUM,
    BCM56640_A0_CMIC_SER1_START_ADDR_18r_ENUM,
    BCM56640_A0_CMIC_SER1_START_ADDR_19r_ENUM,
    BCM56640_A0_CMIC_SER1_START_ADDR_2r_ENUM,
    BCM56640_A0_CMIC_SER1_START_ADDR_20r_ENUM,
    BCM56640_A0_CMIC_SER1_START_ADDR_21r_ENUM,
    BCM56640_A0_CMIC_SER1_START_ADDR_22r_ENUM,
    BCM56640_A0_CMIC_SER1_START_ADDR_23r_ENUM,
    BCM56640_A0_CMIC_SER1_START_ADDR_24r_ENUM,
    BCM56640_A0_CMIC_SER1_START_ADDR_25r_ENUM,
    BCM56640_A0_CMIC_SER1_START_ADDR_26r_ENUM,
    BCM56640_A0_CMIC_SER1_START_ADDR_27r_ENUM,
    BCM56640_A0_CMIC_SER1_START_ADDR_28r_ENUM,
    BCM56640_A0_CMIC_SER1_START_ADDR_29r_ENUM,
    BCM56640_A0_CMIC_SER1_START_ADDR_3r_ENUM,
    BCM56640_A0_CMIC_SER1_START_ADDR_30r_ENUM,
    BCM56640_A0_CMIC_SER1_START_ADDR_31r_ENUM,
    BCM56640_A0_CMIC_SER1_START_ADDR_4r_ENUM,
    BCM56640_A0_CMIC_SER1_START_ADDR_5r_ENUM,
    BCM56640_A0_CMIC_SER1_START_ADDR_6r_ENUM,
    BCM56640_A0_CMIC_SER1_START_ADDR_7r_ENUM,
    BCM56640_A0_CMIC_SER1_START_ADDR_8r_ENUM,
    BCM56640_A0_CMIC_SER1_START_ADDR_9r_ENUM,
    BCM56640_A0_CMIC_SRAM_TM0_CONTROLr_ENUM,
    BCM56640_A0_CMIC_SRAM_TM1_CONTROLr_ENUM,
    BCM56640_A0_CMIC_SRAM_TM2_CONTROLr_ENUM,
    BCM56640_A0_CMIC_SRAM_TM3_CONTROLr_ENUM,
    BCM56640_A0_CMIC_SW_RSTr_ENUM,
    BCM56640_A0_CMIC_TIM0_TIMER1BGLOADr_ENUM,
    BCM56640_A0_CMIC_TIM0_TIMER1CONTROLr_ENUM,
    BCM56640_A0_CMIC_TIM0_TIMER1INTCLRr_ENUM,
    BCM56640_A0_CMIC_TIM0_TIMER1LOADr_ENUM,
    BCM56640_A0_CMIC_TIM0_TIMER1MISr_ENUM,
    BCM56640_A0_CMIC_TIM0_TIMER1RISr_ENUM,
    BCM56640_A0_CMIC_TIM0_TIMER1VALUEr_ENUM,
    BCM56640_A0_CMIC_TIM0_TIMER2BGLOADr_ENUM,
    BCM56640_A0_CMIC_TIM0_TIMER2CONTROLr_ENUM,
    BCM56640_A0_CMIC_TIM0_TIMER2INTCLRr_ENUM,
    BCM56640_A0_CMIC_TIM0_TIMER2LOADr_ENUM,
    BCM56640_A0_CMIC_TIM0_TIMER2MISr_ENUM,
    BCM56640_A0_CMIC_TIM0_TIMER2RISr_ENUM,
    BCM56640_A0_CMIC_TIM0_TIMER2VALUEr_ENUM,
    BCM56640_A0_CMIC_TIM0_TIMERBGLOADr_ENUM,
    BCM56640_A0_CMIC_TIM0_TIMERCONTROLr_ENUM,
    BCM56640_A0_CMIC_TIM0_TIMERITCRr_ENUM,
    BCM56640_A0_CMIC_TIM0_TIMERITOPr_ENUM,
    BCM56640_A0_CMIC_TIM0_TIMERINTCLRr_ENUM,
    BCM56640_A0_CMIC_TIM0_TIMERLOADr_ENUM,
    BCM56640_A0_CMIC_TIM0_TIMERMISr_ENUM,
    BCM56640_A0_CMIC_TIM0_TIMERPCELLID0r_ENUM,
    BCM56640_A0_CMIC_TIM0_TIMERPCELLID1r_ENUM,
    BCM56640_A0_CMIC_TIM0_TIMERPCELLID2r_ENUM,
    BCM56640_A0_CMIC_TIM0_TIMERPCELLID3r_ENUM,
    BCM56640_A0_CMIC_TIM0_TIMERPERIPHID0r_ENUM,
    BCM56640_A0_CMIC_TIM0_TIMERPERIPHID1r_ENUM,
    BCM56640_A0_CMIC_TIM0_TIMERPERIPHID2r_ENUM,
    BCM56640_A0_CMIC_TIM0_TIMERPERIPHID3r_ENUM,
    BCM56640_A0_CMIC_TIM0_TIMERRISr_ENUM,
    BCM56640_A0_CMIC_TIM0_TIMERVALUEr_ENUM,
    BCM56640_A0_CMIC_TIM1_TIMER1BGLOADr_ENUM,
    BCM56640_A0_CMIC_TIM1_TIMER1CONTROLr_ENUM,
    BCM56640_A0_CMIC_TIM1_TIMER1INTCLRr_ENUM,
    BCM56640_A0_CMIC_TIM1_TIMER1LOADr_ENUM,
    BCM56640_A0_CMIC_TIM1_TIMER1MISr_ENUM,
    BCM56640_A0_CMIC_TIM1_TIMER1RISr_ENUM,
    BCM56640_A0_CMIC_TIM1_TIMER1VALUEr_ENUM,
    BCM56640_A0_CMIC_TIM1_TIMER2BGLOADr_ENUM,
    BCM56640_A0_CMIC_TIM1_TIMER2CONTROLr_ENUM,
    BCM56640_A0_CMIC_TIM1_TIMER2INTCLRr_ENUM,
    BCM56640_A0_CMIC_TIM1_TIMER2LOADr_ENUM,
    BCM56640_A0_CMIC_TIM1_TIMER2MISr_ENUM,
    BCM56640_A0_CMIC_TIM1_TIMER2RISr_ENUM,
    BCM56640_A0_CMIC_TIM1_TIMER2VALUEr_ENUM,
    BCM56640_A0_CMIC_TIM1_TIMERBGLOADr_ENUM,
    BCM56640_A0_CMIC_TIM1_TIMERCONTROLr_ENUM,
    BCM56640_A0_CMIC_TIM1_TIMERITCRr_ENUM,
    BCM56640_A0_CMIC_TIM1_TIMERITOPr_ENUM,
    BCM56640_A0_CMIC_TIM1_TIMERINTCLRr_ENUM,
    BCM56640_A0_CMIC_TIM1_TIMERLOADr_ENUM,
    BCM56640_A0_CMIC_TIM1_TIMERMISr_ENUM,
    BCM56640_A0_CMIC_TIM1_TIMERPCELLID0r_ENUM,
    BCM56640_A0_CMIC_TIM1_TIMERPCELLID1r_ENUM,
    BCM56640_A0_CMIC_TIM1_TIMERPCELLID2r_ENUM,
    BCM56640_A0_CMIC_TIM1_TIMERPCELLID3r_ENUM,
    BCM56640_A0_CMIC_TIM1_TIMERPERIPHID0r_ENUM,
    BCM56640_A0_CMIC_TIM1_TIMERPERIPHID1r_ENUM,
    BCM56640_A0_CMIC_TIM1_TIMERPERIPHID2r_ENUM,
    BCM56640_A0_CMIC_TIM1_TIMERPERIPHID3r_ENUM,
    BCM56640_A0_CMIC_TIM1_TIMERRISr_ENUM,
    BCM56640_A0_CMIC_TIM1_TIMERVALUEr_ENUM,
    BCM56640_A0_CMIC_TS_CAPTURE_STATUSr_ENUM,
    BCM56640_A0_CMIC_TS_CAPTURE_STATUS_CLRr_ENUM,
    BCM56640_A0_CMIC_TS_FIFO_STATUSr_ENUM,
    BCM56640_A0_CMIC_TS_FREQ_CTRL_LOWERr_ENUM,
    BCM56640_A0_CMIC_TS_FREQ_CTRL_UPPERr_ENUM,
    BCM56640_A0_CMIC_TS_GPIO_1_CTRLr_ENUM,
    BCM56640_A0_CMIC_TS_GPIO_1_DOWN_EVENT_CTRLr_ENUM,
    BCM56640_A0_CMIC_TS_GPIO_1_OUTPUT_ENABLEr_ENUM,
    BCM56640_A0_CMIC_TS_GPIO_1_PHASE_ADJUSTr_ENUM,
    BCM56640_A0_CMIC_TS_GPIO_1_UP_EVENT_CTRLr_ENUM,
    BCM56640_A0_CMIC_TS_GPIO_2_CTRLr_ENUM,
    BCM56640_A0_CMIC_TS_GPIO_2_DOWN_EVENT_CTRLr_ENUM,
    BCM56640_A0_CMIC_TS_GPIO_2_OUTPUT_ENABLEr_ENUM,
    BCM56640_A0_CMIC_TS_GPIO_2_PHASE_ADJUSTr_ENUM,
    BCM56640_A0_CMIC_TS_GPIO_2_UP_EVENT_CTRLr_ENUM,
    BCM56640_A0_CMIC_TS_GPIO_3_CTRLr_ENUM,
    BCM56640_A0_CMIC_TS_GPIO_3_DOWN_EVENT_CTRLr_ENUM,
    BCM56640_A0_CMIC_TS_GPIO_3_OUTPUT_ENABLEr_ENUM,
    BCM56640_A0_CMIC_TS_GPIO_3_PHASE_ADJUSTr_ENUM,
    BCM56640_A0_CMIC_TS_GPIO_3_UP_EVENT_CTRLr_ENUM,
    BCM56640_A0_CMIC_TS_GPIO_4_CTRLr_ENUM,
    BCM56640_A0_CMIC_TS_GPIO_4_DOWN_EVENT_CTRLr_ENUM,
    BCM56640_A0_CMIC_TS_GPIO_4_OUTPUT_ENABLEr_ENUM,
    BCM56640_A0_CMIC_TS_GPIO_4_PHASE_ADJUSTr_ENUM,
    BCM56640_A0_CMIC_TS_GPIO_4_UP_EVENT_CTRLr_ENUM,
    BCM56640_A0_CMIC_TS_GPIO_5_CTRLr_ENUM,
    BCM56640_A0_CMIC_TS_GPIO_5_DOWN_EVENT_CTRLr_ENUM,
    BCM56640_A0_CMIC_TS_GPIO_5_OUTPUT_ENABLEr_ENUM,
    BCM56640_A0_CMIC_TS_GPIO_5_PHASE_ADJUSTr_ENUM,
    BCM56640_A0_CMIC_TS_GPIO_5_UP_EVENT_CTRLr_ENUM,
    BCM56640_A0_CMIC_TS_GPIO_6_CTRLr_ENUM,
    BCM56640_A0_CMIC_TS_GPIO_6_DOWN_EVENT_CTRLr_ENUM,
    BCM56640_A0_CMIC_TS_GPIO_6_OUTPUT_ENABLEr_ENUM,
    BCM56640_A0_CMIC_TS_GPIO_6_PHASE_ADJUSTr_ENUM,
    BCM56640_A0_CMIC_TS_GPIO_6_UP_EVENT_CTRLr_ENUM,
    BCM56640_A0_CMIC_TS_GPIO_CTRLr_ENUM,
    BCM56640_A0_CMIC_TS_GPIO_DOWN_EVENT_CTRLr_ENUM,
    BCM56640_A0_CMIC_TS_GPIO_OUTPUT_ENABLEr_ENUM,
    BCM56640_A0_CMIC_TS_GPIO_PHASE_ADJUSTr_ENUM,
    BCM56640_A0_CMIC_TS_GPIO_UP_EVENT_CTRLr_ENUM,
    BCM56640_A0_CMIC_TS_INPUT_TIME_FIFO_IDr_ENUM,
    BCM56640_A0_CMIC_TS_INPUT_TIME_FIFO_TSr_ENUM,
    BCM56640_A0_CMIC_TS_L1_CLK_RECOVERED_CLK_BKUP_COUNT_CTRLr_ENUM,
    BCM56640_A0_CMIC_TS_L1_CLK_RECOVERED_CLK_COUNT_CTRLr_ENUM,
    BCM56640_A0_CMIC_TS_LCPLL_CLK_COUNT_CTRLr_ENUM,
    BCM56640_A0_CMIC_TS_TIME_CAPTURE_CTRLr_ENUM,
    BCM56640_A0_CMIC_TXBUF_CMC0_PKT_CNTr_ENUM,
    BCM56640_A0_CMIC_TXBUF_CMC1_PKT_CNTr_ENUM,
    BCM56640_A0_CMIC_TXBUF_CMC2_PKT_CNTr_ENUM,
    BCM56640_A0_CMIC_TXBUF_CMC_PKT_CNTr_ENUM,
    BCM56640_A0_CMIC_TXBUF_CONFIGr_ENUM,
    BCM56640_A0_CMIC_TXBUF_DATABUF_MAX_FLIST_ENTRIESr_ENUM,
    BCM56640_A0_CMIC_TXBUF_DATABUF_NUM_FREE_ENTRIESr_ENUM,
    BCM56640_A0_CMIC_TXBUF_DEBUGr_ENUM,
    BCM56640_A0_CMIC_TXBUF_ECCERR_CONTROLr_ENUM,
    BCM56640_A0_CMIC_TXBUF_IP_BUF_DEPTHr_ENUM,
    BCM56640_A0_CMIC_TXBUF_IP_CREDr_ENUM,
    BCM56640_A0_CMIC_TXBUF_MAX_BUF_LIMITSr_ENUM,
    BCM56640_A0_CMIC_TXBUF_MIN_BUF_LIMITSr_ENUM,
    BCM56640_A0_CMIC_TXBUF_RPE_PKT_CNTr_ENUM,
    BCM56640_A0_CMIC_TXBUF_STATr_ENUM,
    BCM56640_A0_CMIC_TXBUF_STAT_CLRr_ENUM,
    BCM56640_A0_CMIC_UART0_CPRr_ENUM,
    BCM56640_A0_CMIC_UART0_CTRr_ENUM,
    BCM56640_A0_CMIC_UART0_DLH_IERr_ENUM,
    BCM56640_A0_CMIC_UART0_DMASAr_ENUM,
    BCM56640_A0_CMIC_UART0_FARr_ENUM,
    BCM56640_A0_CMIC_UART0_HTXr_ENUM,
    BCM56640_A0_CMIC_UART0_IIR_FCRr_ENUM,
    BCM56640_A0_CMIC_UART0_LCRr_ENUM,
    BCM56640_A0_CMIC_UART0_LPDLHr_ENUM,
    BCM56640_A0_CMIC_UART0_LPDLLr_ENUM,
    BCM56640_A0_CMIC_UART0_LSRr_ENUM,
    BCM56640_A0_CMIC_UART0_MCRr_ENUM,
    BCM56640_A0_CMIC_UART0_MSRr_ENUM,
    BCM56640_A0_CMIC_UART0_RBR_THR_DLLr_ENUM,
    BCM56640_A0_CMIC_UART0_RFLr_ENUM,
    BCM56640_A0_CMIC_UART0_RFWr_ENUM,
    BCM56640_A0_CMIC_UART0_SBCRr_ENUM,
    BCM56640_A0_CMIC_UART0_SCRr_ENUM,
    BCM56640_A0_CMIC_UART0_SDMAMr_ENUM,
    BCM56640_A0_CMIC_UART0_SFEr_ENUM,
    BCM56640_A0_CMIC_UART0_SRBR_STHRr_ENUM,
    BCM56640_A0_CMIC_UART0_SRRr_ENUM,
    BCM56640_A0_CMIC_UART0_SRTr_ENUM,
    BCM56640_A0_CMIC_UART0_SRTSr_ENUM,
    BCM56640_A0_CMIC_UART0_STETr_ENUM,
    BCM56640_A0_CMIC_UART0_TFLr_ENUM,
    BCM56640_A0_CMIC_UART0_TFRr_ENUM,
    BCM56640_A0_CMIC_UART0_UCVr_ENUM,
    BCM56640_A0_CMIC_UART0_USRr_ENUM,
    BCM56640_A0_CMIC_UART1_CPRr_ENUM,
    BCM56640_A0_CMIC_UART1_CTRr_ENUM,
    BCM56640_A0_CMIC_UART1_DLH_IERr_ENUM,
    BCM56640_A0_CMIC_UART1_DMASAr_ENUM,
    BCM56640_A0_CMIC_UART1_FARr_ENUM,
    BCM56640_A0_CMIC_UART1_HTXr_ENUM,
    BCM56640_A0_CMIC_UART1_IIR_FCRr_ENUM,
    BCM56640_A0_CMIC_UART1_LCRr_ENUM,
    BCM56640_A0_CMIC_UART1_LPDLHr_ENUM,
    BCM56640_A0_CMIC_UART1_LPDLLr_ENUM,
    BCM56640_A0_CMIC_UART1_LSRr_ENUM,
    BCM56640_A0_CMIC_UART1_MCRr_ENUM,
    BCM56640_A0_CMIC_UART1_MSRr_ENUM,
    BCM56640_A0_CMIC_UART1_RBR_THR_DLLr_ENUM,
    BCM56640_A0_CMIC_UART1_RFLr_ENUM,
    BCM56640_A0_CMIC_UART1_RFWr_ENUM,
    BCM56640_A0_CMIC_UART1_SBCRr_ENUM,
    BCM56640_A0_CMIC_UART1_SCRr_ENUM,
    BCM56640_A0_CMIC_UART1_SDMAMr_ENUM,
    BCM56640_A0_CMIC_UART1_SFEr_ENUM,
    BCM56640_A0_CMIC_UART1_SRBR_STHRr_ENUM,
    BCM56640_A0_CMIC_UART1_SRRr_ENUM,
    BCM56640_A0_CMIC_UART1_SRTr_ENUM,
    BCM56640_A0_CMIC_UART1_SRTSr_ENUM,
    BCM56640_A0_CMIC_UART1_STETr_ENUM,
    BCM56640_A0_CMIC_UART1_TFLr_ENUM,
    BCM56640_A0_CMIC_UART1_TFRr_ENUM,
    BCM56640_A0_CMIC_UART1_UCVr_ENUM,
    BCM56640_A0_CMIC_UART1_USRr_ENUM,
    BCM56640_A0_CMIC_UC0_CONFIGr_ENUM,
    BCM56640_A0_CMIC_UC1_CONFIGr_ENUM,
    BCM56640_A0_CMIC_UC_CONFIGr_ENUM,
    BCM56640_A0_CNM_VERSION_CONTROLr_ENUM,
    BCM56640_A0_CNTX_AGING_LIMITr_ENUM,
    BCM56640_A0_CNTX_LRU_ENr_ENUM,
    BCM56640_A0_COLOR_AWAREr_ENUM,
    BCM56640_A0_CONGESTION_STATE_BYTESr_ENUM,
    BCM56640_A0_COS_MAP_SELm_ENUM,
    BCM56640_A0_COS_MODE_64r_ENUM,
    BCM56640_A0_CPU_CONTROL_0r_ENUM,
    BCM56640_A0_CPU_CONTROL_1r_ENUM,
    BCM56640_A0_CPU_CONTROL_Mr_ENUM,
    BCM56640_A0_CPU_COS_CAM_BIST_CONFIGr_ENUM,
    BCM56640_A0_CPU_COS_CAM_BIST_DBG_DATAr_ENUM,
    BCM56640_A0_CPU_COS_CAM_BIST_STATUSr_ENUM,
    BCM56640_A0_CPU_COS_CAM_DBGCTRLr_ENUM,
    BCM56640_A0_CPU_COS_MAPm_ENUM,
    BCM56640_A0_CPU_COS_MAP_DATA_ONLYm_ENUM,
    BCM56640_A0_CPU_COS_MAP_ONLYm_ENUM,
    BCM56640_A0_CPU_PBMm_ENUM,
    BCM56640_A0_CPU_PBM_2m_ENUM,
    BCM56640_A0_CPU_TS_MAPm_ENUM,
    BCM56640_A0_CTR_MEM_CFGr_ENUM,
    BCM56640_A0_CTR_MEM_TMr_ENUM,
    BCM56640_A0_DDP_C0_PORT_AC_CMDr_ENUM,
    BCM56640_A0_DDP_C0_PORT_AC_DATAr_ENUM,
    BCM56640_A0_DDP_C0_PORT_A_RADDRr_ENUM,
    BCM56640_A0_DDP_C0_PORT_BD_CMDr_ENUM,
    BCM56640_A0_DDP_C0_PORT_BD_DATAr_ENUM,
    BCM56640_A0_DDP_C0_PORT_B_RADDRr_ENUM,
    BCM56640_A0_DDP_C0_PORT_C_WADDRr_ENUM,
    BCM56640_A0_DDP_C0_PORT_D_WADDRr_ENUM,
    BCM56640_A0_DDP_C1_PORT_AC_CMDr_ENUM,
    BCM56640_A0_DDP_C1_PORT_AC_DATAr_ENUM,
    BCM56640_A0_DDP_C1_PORT_A_RADDRr_ENUM,
    BCM56640_A0_DDP_C1_PORT_BD_CMDr_ENUM,
    BCM56640_A0_DDP_C1_PORT_BD_DATAr_ENUM,
    BCM56640_A0_DDP_C1_PORT_B_RADDRr_ENUM,
    BCM56640_A0_DDP_C1_PORT_C_WADDRr_ENUM,
    BCM56640_A0_DDP_C1_PORT_D_WADDRr_ENUM,
    BCM56640_A0_DDP_C2_PORT_AC_CMDr_ENUM,
    BCM56640_A0_DDP_C2_PORT_AC_DATAr_ENUM,
    BCM56640_A0_DDP_C2_PORT_A_RADDRr_ENUM,
    BCM56640_A0_DDP_C2_PORT_BD_CMDr_ENUM,
    BCM56640_A0_DDP_C2_PORT_BD_DATAr_ENUM,
    BCM56640_A0_DDP_C2_PORT_B_RADDRr_ENUM,
    BCM56640_A0_DDP_C2_PORT_C_WADDRr_ENUM,
    BCM56640_A0_DDP_C2_PORT_D_WADDRr_ENUM,
    BCM56640_A0_DDP_C3_PORT_AC_CMDr_ENUM,
    BCM56640_A0_DDP_C3_PORT_AC_DATAr_ENUM,
    BCM56640_A0_DDP_C3_PORT_A_RADDRr_ENUM,
    BCM56640_A0_DDP_C3_PORT_BD_CMDr_ENUM,
    BCM56640_A0_DDP_C3_PORT_BD_DATAr_ENUM,
    BCM56640_A0_DDP_C3_PORT_B_RADDRr_ENUM,
    BCM56640_A0_DDP_C3_PORT_C_WADDRr_ENUM,
    BCM56640_A0_DDP_C3_PORT_D_WADDRr_ENUM,
    BCM56640_A0_DDP_C_PORT_AC_CMDr_ENUM,
    BCM56640_A0_DDP_C_PORT_AC_DATAr_ENUM,
    BCM56640_A0_DDP_C_PORT_A_RADDRr_ENUM,
    BCM56640_A0_DDP_C_PORT_BD_CMDr_ENUM,
    BCM56640_A0_DDP_C_PORT_B_RADDRr_ENUM,
    BCM56640_A0_DDP_C_PORT_C_WADDRr_ENUM,
    BCM56640_A0_DDP_C_PORT_D_WADDRr_ENUM,
    BCM56640_A0_DDP_MODULE_CONTROLr_ENUM,
    BCM56640_A0_DDP_PROGRAM_GOr_ENUM,
    BCM56640_A0_DEBUG0r_ENUM,
    BCM56640_A0_DEBUG1r_ENUM,
    BCM56640_A0_DEQ_AGINGMASKr_ENUM,
    BCM56640_A0_DEQ_AGINGMASK_CPU_PORTr_ENUM,
    BCM56640_A0_DEQ_AGINGMASK_RDEr_ENUM,
    BCM56640_A0_DEQ_AGINGMASK_UCQr_ENUM,
    BCM56640_A0_DEQ_AGINGMASK_UCQ_0r_ENUM,
    BCM56640_A0_DEQ_AGINGMASK_UCQ_1r_ENUM,
    BCM56640_A0_DEQ_AGINGMASK_UCQ_10r_ENUM,
    BCM56640_A0_DEQ_AGINGMASK_UCQ_11r_ENUM,
    BCM56640_A0_DEQ_AGINGMASK_UCQ_12r_ENUM,
    BCM56640_A0_DEQ_AGINGMASK_UCQ_13r_ENUM,
    BCM56640_A0_DEQ_AGINGMASK_UCQ_14r_ENUM,
    BCM56640_A0_DEQ_AGINGMASK_UCQ_15r_ENUM,
    BCM56640_A0_DEQ_AGINGMASK_UCQ_2r_ENUM,
    BCM56640_A0_DEQ_AGINGMASK_UCQ_3r_ENUM,
    BCM56640_A0_DEQ_AGINGMASK_UCQ_4r_ENUM,
    BCM56640_A0_DEQ_AGINGMASK_UCQ_5r_ENUM,
    BCM56640_A0_DEQ_AGINGMASK_UCQ_6r_ENUM,
    BCM56640_A0_DEQ_AGINGMASK_UCQ_7r_ENUM,
    BCM56640_A0_DEQ_AGINGMASK_UCQ_8r_ENUM,
    BCM56640_A0_DEQ_AGINGMASK_UCQ_9r_ENUM,
    BCM56640_A0_DEQ_MPBERRPTRr_ENUM,
    BCM56640_A0_DEQ_PKTHDRERRPTRr_ENUM,
    BCM56640_A0_DEQ_QCN_LB_COSr_ENUM,
    BCM56640_A0_DEQ_RDEDESCPERRPTRr_ENUM,
    BCM56640_A0_DEQ_REPLISTERRPTRr_ENUM,
    BCM56640_A0_DEQ_SMERRPTRr_ENUM,
    BCM56640_A0_DEST_MOD_PROXY_TABLEm_ENUM,
    BCM56640_A0_DEST_TRUNK_BITMAPm_ENUM,
    BCM56640_A0_DLB_ECMP_CLEAR_METRIC_STATE_64r_ENUM,
    BCM56640_A0_DLB_ECMP_CURRENT_TIMEr_ENUM,
    BCM56640_A0_DLB_ECMP_EOP_BUFFERr_ENUM,
    BCM56640_A0_DLB_ECMP_ETHERTYPE_ELIGIBILITY_MAPm_ENUM,
    BCM56640_A0_DLB_ECMP_FLOWSETm_ENUM,
    BCM56640_A0_DLB_ECMP_FLOWSET_PDA_CONTROLr_ENUM,
    BCM56640_A0_DLB_ECMP_FLOWSET_TIMESTAMP_PAGEm_ENUM,
    BCM56640_A0_DLB_ECMP_GROUP_CONTROLm_ENUM,
    BCM56640_A0_DLB_ECMP_GROUP_MEMBERSHIPm_ENUM,
    BCM56640_A0_DLB_ECMP_GROUP_STATSm_ENUM,
    BCM56640_A0_DLB_ECMP_HIST_GROUP_LOADm_ENUM,
    BCM56640_A0_DLB_ECMP_HIST_LOADm_ENUM,
    BCM56640_A0_DLB_ECMP_HIST_QSIZEm_ENUM,
    BCM56640_A0_DLB_ECMP_INST_GROUP_LOADm_ENUM,
    BCM56640_A0_DLB_ECMP_INST_LOADm_ENUM,
    BCM56640_A0_DLB_ECMP_INST_QSIZEm_ENUM,
    BCM56640_A0_DLB_ECMP_MEMBERSHIP_REVERSE_MAPm_ENUM,
    BCM56640_A0_DLB_ECMP_MEMBER_ATTRIBUTEm_ENUM,
    BCM56640_A0_DLB_ECMP_MEMBER_HW_STATE_64r_ENUM,
    BCM56640_A0_DLB_ECMP_MEMBER_STATUSm_ENUM,
    BCM56640_A0_DLB_ECMP_MEMBER_SW_STATEm_ENUM,
    BCM56640_A0_DLB_ECMP_OPTIMAL_CANDIDATEm_ENUM,
    BCM56640_A0_DLB_ECMP_PLA_QUALITY_MEASURE_CONTROLr_ENUM,
    BCM56640_A0_DLB_ECMP_PLA_QUANTIZE_THRESHOLDm_ENUM,
    BCM56640_A0_DLB_ECMP_QUALITY_CONTROLm_ENUM,
    BCM56640_A0_DLB_ECMP_QUALITY_MAPPINGm_ENUM,
    BCM56640_A0_DLB_ECMP_QUALITY_MEASURE_CONTROLr_ENUM,
    BCM56640_A0_DLB_ECMP_QUALITY_RESULTm_ENUM,
    BCM56640_A0_DLB_ECMP_RAM_CONTROLr_ENUM,
    BCM56640_A0_DLB_ECMP_RANDOM_SELECTION_CONTROLr_ENUM,
    BCM56640_A0_DLB_ECMP_REFRESH_INDEXr_ENUM,
    BCM56640_A0_DLB_ECMP_SER_CONTROLr_ENUM,
    BCM56640_A0_DLB_ECMP_VLA_EXPECTED_LOADING_THRESHOLDm_ENUM,
    BCM56640_A0_DLB_ECMP_VLA_MEMBER_IMBALANCE_THRESHOLDm_ENUM,
    BCM56640_A0_DLB_ECMP_VLA_QUALITY_MEASURE_CONTROLm_ENUM,
    BCM56640_A0_DLB_HGT_CURRENT_TIMEr_ENUM,
    BCM56640_A0_DLB_HGT_ETHERTYPE_ELIGIBILITY_MAPm_ENUM,
    BCM56640_A0_DLB_HGT_FLOWSETm_ENUM,
    BCM56640_A0_DLB_HGT_FLOWSET_PDA_CONTROLr_ENUM,
    BCM56640_A0_DLB_HGT_FLOWSET_TIMESTAMP_PAGEm_ENUM,
    BCM56640_A0_DLB_HGT_GROUP_CONTROLm_ENUM,
    BCM56640_A0_DLB_HGT_GROUP_MEMBERSHIPm_ENUM,
    BCM56640_A0_DLB_HGT_GROUP_STATSm_ENUM,
    BCM56640_A0_DLB_HGT_HIST_LOADm_ENUM,
    BCM56640_A0_DLB_HGT_INST_LOADm_ENUM,
    BCM56640_A0_DLB_HGT_MEMBER_ATTRIBUTEm_ENUM,
    BCM56640_A0_DLB_HGT_MEMBER_HW_STATEr_ENUM,
    BCM56640_A0_DLB_HGT_MEMBER_STATUSm_ENUM,
    BCM56640_A0_DLB_HGT_MEMBER_SW_STATEm_ENUM,
    BCM56640_A0_DLB_HGT_OPTIMAL_CANDIDATEm_ENUM,
    BCM56640_A0_DLB_HGT_PORT_MEMBER_MAPm_ENUM,
    BCM56640_A0_DLB_HGT_QUALITY_CONTROLm_ENUM,
    BCM56640_A0_DLB_HGT_QUALITY_MAPPINGm_ENUM,
    BCM56640_A0_DLB_HGT_QUALITY_MEASURE_CONTROLr_ENUM,
    BCM56640_A0_DLB_HGT_QUALITY_RESULTm_ENUM,
    BCM56640_A0_DLB_HGT_QUANTIZE_THRESHOLDm_ENUM,
    BCM56640_A0_DLB_HGT_RANDOM_SELECTION_CONTROLr_ENUM,
    BCM56640_A0_DLB_HGT_REFRESH_INDEXr_ENUM,
    BCM56640_A0_DLB_HGT_SER_CONTROLr_ENUM,
    BCM56640_A0_DLB_LAG_CLEAR_METRIC_STATE_64r_ENUM,
    BCM56640_A0_DLB_LAG_CURRENT_TIMEr_ENUM,
    BCM56640_A0_DLB_LAG_EOP_BUFFERr_ENUM,
    BCM56640_A0_DLB_LAG_ETHERTYPE_ELIGIBILITY_MAPm_ENUM,
    BCM56640_A0_DLB_LAG_FLOWSETm_ENUM,
    BCM56640_A0_DLB_LAG_FLOWSET_PDA_CONTROLr_ENUM,
    BCM56640_A0_DLB_LAG_FLOWSET_TIMESTAMP_PAGEm_ENUM,
    BCM56640_A0_DLB_LAG_GROUP_CONTROLm_ENUM,
    BCM56640_A0_DLB_LAG_GROUP_MEMBERSHIPm_ENUM,
    BCM56640_A0_DLB_LAG_GROUP_STATSm_ENUM,
    BCM56640_A0_DLB_LAG_HIST_GROUP_LOADm_ENUM,
    BCM56640_A0_DLB_LAG_HIST_LOADm_ENUM,
    BCM56640_A0_DLB_LAG_HIST_QSIZEm_ENUM,
    BCM56640_A0_DLB_LAG_INST_GROUP_LOADm_ENUM,
    BCM56640_A0_DLB_LAG_INST_LOADm_ENUM,
    BCM56640_A0_DLB_LAG_INST_QSIZEm_ENUM,
    BCM56640_A0_DLB_LAG_MEMBERSHIP_REVERSE_MAPm_ENUM,
    BCM56640_A0_DLB_LAG_MEMBER_ATTRIBUTEm_ENUM,
    BCM56640_A0_DLB_LAG_MEMBER_HW_STATE_64r_ENUM,
    BCM56640_A0_DLB_LAG_MEMBER_STATUSm_ENUM,
    BCM56640_A0_DLB_LAG_MEMBER_SW_STATEm_ENUM,
    BCM56640_A0_DLB_LAG_OPTIMAL_CANDIDATEm_ENUM,
    BCM56640_A0_DLB_LAG_PLA_QUALITY_MEASURE_CONTROLr_ENUM,
    BCM56640_A0_DLB_LAG_PLA_QUANTIZE_THRESHOLDm_ENUM,
    BCM56640_A0_DLB_LAG_QUALITY_CONTROLm_ENUM,
    BCM56640_A0_DLB_LAG_QUALITY_MAPPINGm_ENUM,
    BCM56640_A0_DLB_LAG_QUALITY_MEASURE_CONTROLr_ENUM,
    BCM56640_A0_DLB_LAG_QUALITY_RESULTm_ENUM,
    BCM56640_A0_DLB_LAG_RAM_CONTROLr_ENUM,
    BCM56640_A0_DLB_LAG_RANDOM_SELECTION_CONTROLr_ENUM,
    BCM56640_A0_DLB_LAG_REFRESH_INDEXr_ENUM,
    BCM56640_A0_DLB_LAG_SER_CONTROLr_ENUM,
    BCM56640_A0_DLB_LAG_VLA_EXPECTED_LOADING_THRESHOLDm_ENUM,
    BCM56640_A0_DLB_LAG_VLA_MEMBER_IMBALANCE_THRESHOLDm_ENUM,
    BCM56640_A0_DLB_LAG_VLA_QUALITY_MEASURE_CONTROLm_ENUM,
    BCM56640_A0_DOS_CONTROLr_ENUM,
    BCM56640_A0_DOS_CONTROL_2r_ENUM,
    BCM56640_A0_DOS_CONTROL_3r_ENUM,
    BCM56640_A0_DROP_BYTE_CNT_ING_64r_ENUM,
    BCM56640_A0_DROP_CBP_64r_ENUM,
    BCM56640_A0_DROP_CONTROL_0r_ENUM,
    BCM56640_A0_DROP_PKT_CNT_INGr_ENUM,
    BCM56640_A0_DROP_PKT_CNT_OVQr_ENUM,
    BCM56640_A0_DSCP_TABLEm_ENUM,
    BCM56640_A0_E2ECC_HOL_ENr_ENUM,
    BCM56640_A0_E2ECC_MAX_TX_TIMERr_ENUM,
    BCM56640_A0_E2ECC_MIN_TX_TIMERr_ENUM,
    BCM56640_A0_E2ECC_TX_ENABLE_BMPr_ENUM,
    BCM56640_A0_E2ECC_TX_MODEr_ENUM,
    BCM56640_A0_E2ECC_TX_PORTS_NUMr_ENUM,
    BCM56640_A0_E2EFC_CNT_ATTRr_ENUM,
    BCM56640_A0_E2EFC_CNT_RESET_LIMITr_ENUM,
    BCM56640_A0_E2EFC_CNT_SET_LIMITr_ENUM,
    BCM56640_A0_E2EFC_CNT_VALr_ENUM,
    BCM56640_A0_E2EFC_CONFIGr_ENUM,
    BCM56640_A0_E2EFC_IBP_ENr_ENUM,
    BCM56640_A0_E2EFC_MAX_TX_TIMERr_ENUM,
    BCM56640_A0_E2EFC_MIN_TX_TIMERr_ENUM,
    BCM56640_A0_E2EFC_PARITYERRORPTRr_ENUM,
    BCM56640_A0_E2EFC_PORT_MAPPING_CONFIGr_ENUM,
    BCM56640_A0_E2EFC_RMOD_CFGr_ENUM,
    BCM56640_A0_E2EFC_RX_RMODID_64r_ENUM,
    BCM56640_A0_E2EFC_RX_RMT_IBPr_ENUM,
    BCM56640_A0_E2EFC_RX_RMT_IBP0r_ENUM,
    BCM56640_A0_E2EFC_RX_RMT_IBP1r_ENUM,
    BCM56640_A0_E2EFC_RX_RMT_TIMEOUTr_ENUM,
    BCM56640_A0_E2EFC_TX_RMODID_64r_ENUM,
    BCM56640_A0_E2EFC_TX_RMT_DISCr_ENUM,
    BCM56640_A0_E2EFC_TX_RMT_DISC0r_ENUM,
    BCM56640_A0_E2EFC_TX_RMT_DISC1r_ENUM,
    BCM56640_A0_E2EFC_TX_RMT_IBPr_ENUM,
    BCM56640_A0_E2EFC_TX_RMT_IBP0r_ENUM,
    BCM56640_A0_E2EFC_TX_RMT_IBP1r_ENUM,
    BCM56640_A0_E2E_DROP_COUNTr_ENUM,
    BCM56640_A0_E2E_HOL_RX_DA_LSr_ENUM,
    BCM56640_A0_E2E_HOL_RX_DA_MSr_ENUM,
    BCM56640_A0_E2E_HOL_RX_LENGTH_TYPEr_ENUM,
    BCM56640_A0_E2E_HOL_RX_OPCODEr_ENUM,
    BCM56640_A0_E2E_HOL_STATUSm_ENUM,
    BCM56640_A0_E2E_HOL_STATUS_1m_ENUM,
    BCM56640_A0_E2E_IBP_RX_DA_LSr_ENUM,
    BCM56640_A0_E2E_IBP_RX_DA_MSr_ENUM,
    BCM56640_A0_E2E_IBP_RX_LENGTH_TYPEr_ENUM,
    BCM56640_A0_E2E_IBP_RX_OPCODEr_ENUM,
    BCM56640_A0_ECC_SINGLE_BIT_ERRORSr_ENUM,
    BCM56640_A0_EFP_BUS_PARITY_CONTROLr_ENUM,
    BCM56640_A0_EFP_BUS_PARITY_ERRORr_ENUM,
    BCM56640_A0_EFP_CAM_BIST_CONFIGr_ENUM,
    BCM56640_A0_EFP_CAM_BIST_CONTROLr_ENUM,
    BCM56640_A0_EFP_CAM_BIST_DBG_DATAr_ENUM,
    BCM56640_A0_EFP_CAM_BIST_STATUSr_ENUM,
    BCM56640_A0_EFP_CLASSID_SELECTORr_ENUM,
    BCM56640_A0_EFP_COUNTER_TABLEm_ENUM,
    BCM56640_A0_EFP_KEY4_DVP_SELECTORr_ENUM,
    BCM56640_A0_EFP_KEY4_MDL_SELECTORr_ENUM,
    BCM56640_A0_EFP_METER_CONTROLr_ENUM,
    BCM56640_A0_EFP_METER_TABLEm_ENUM,
    BCM56640_A0_EFP_METER_TM_CONTROLr_ENUM,
    BCM56640_A0_EFP_PARITY_CONTROLr_ENUM,
    BCM56640_A0_EFP_POLICY_PDAr_ENUM,
    BCM56640_A0_EFP_POLICY_TABLEm_ENUM,
    BCM56640_A0_EFP_RAM_CONTROLr_ENUM,
    BCM56640_A0_EFP_RAM_CONTROL_1r_ENUM,
    BCM56640_A0_EFP_SLICE_CONTROLr_ENUM,
    BCM56640_A0_EFP_SLICE_MAPr_ENUM,
    BCM56640_A0_EFP_TCAMm_ENUM,
    BCM56640_A0_EFP_TCAM_BLKSELr_ENUM,
    BCM56640_A0_EGRMETERINGBUCKETr_ENUM,
    BCM56640_A0_EGRMETERINGCONFIG_64r_ENUM,
    BCM56640_A0_EGRSHAPEPARITYERRORPTRr_ENUM,
    BCM56640_A0_EGR_1588OMPLSr_ENUM,
    BCM56640_A0_EGR_1588_EGRESS_CTRLr_ENUM,
    BCM56640_A0_EGR_1588_INGRESS_CTRLr_ENUM,
    BCM56640_A0_EGR_1588_LINK_DELAYr_ENUM,
    BCM56640_A0_EGR_1588_PARSING_CONTROLr_ENUM,
    BCM56640_A0_EGR_1588_SAm_ENUM,
    BCM56640_A0_EGR_ARB_TIMEOUT_CONTROLr_ENUM,
    BCM56640_A0_EGR_AXP_PORT_PROPERTYm_ENUM,
    BCM56640_A0_EGR_CONFIGr_ENUM,
    BCM56640_A0_EGR_CONFIG_1r_ENUM,
    BCM56640_A0_EGR_COS_MAPm_ENUM,
    BCM56640_A0_EGR_COUNTER_CONTROLr_ENUM,
    BCM56640_A0_EGR_CPU_CONTROLr_ENUM,
    BCM56640_A0_EGR_CPU_COS_MAPm_ENUM,
    BCM56640_A0_EGR_DATABUF_RAM_CONTROL_1r_ENUM,
    BCM56640_A0_EGR_DATABUF_RAM_CONTROL_2r_ENUM,
    BCM56640_A0_EGR_DATABUF_RAM_CONTROL_PMr_ENUM,
    BCM56640_A0_EGR_DBGr_ENUM,
    BCM56640_A0_EGR_DROP_VECTORr_ENUM,
    BCM56640_A0_EGR_DSCP_ECN_MAPm_ENUM,
    BCM56640_A0_EGR_DSCP_TABLEm_ENUM,
    BCM56640_A0_EGR_DVP_ATTRIBUTEm_ENUM,
    BCM56640_A0_EGR_DVP_ATTRIBUTE_1m_ENUM,
    BCM56640_A0_EGR_DVP_ATTRIBUTE_PDA_CTRLr_ENUM,
    BCM56640_A0_EGR_EDATABUF_PARITY_CONTROLr_ENUM,
    BCM56640_A0_EGR_EDATABUF_STBY_CONTROLr_ENUM,
    BCM56640_A0_EGR_EDB_MISC_CTRLr_ENUM,
    BCM56640_A0_EGR_EDB_XMIT_CTRLm_ENUM,
    BCM56640_A0_EGR_EFPPARS_SER_CONTROLr_ENUM,
    BCM56640_A0_EGR_EHCPM_SER_CONTROLr_ENUM,
    BCM56640_A0_EGR_EHG_QOS_MAPPING_TABLEm_ENUM,
    BCM56640_A0_EGR_EL3_RAM_CONTROLr_ENUM,
    BCM56640_A0_EGR_EL3_RAM_CONTROL_2r_ENUM,
    BCM56640_A0_EGR_EL3_SER_CONTROLr_ENUM,
    BCM56640_A0_EGR_EM_MTP_INDEXm_ENUM,
    BCM56640_A0_EGR_ENABLEm_ENUM,
    BCM56640_A0_EGR_EPMOD_SER_CONTROLr_ENUM,
    BCM56640_A0_EGR_EP_REDIRECT_EM_MTP_INDEXm_ENUM,
    BCM56640_A0_EGR_EVLAN_SER_CONTROLr_ENUM,
    BCM56640_A0_EGR_FLEXIBLE_IPV6_EXT_HDRr_ENUM,
    BCM56640_A0_EGR_FLEX_CTR_COUNTER_TABLE_0m_ENUM,
    BCM56640_A0_EGR_FLEX_CTR_COUNTER_TABLE_1m_ENUM,
    BCM56640_A0_EGR_FLEX_CTR_COUNTER_TABLE_2m_ENUM,
    BCM56640_A0_EGR_FLEX_CTR_COUNTER_TABLE_3m_ENUM,
    BCM56640_A0_EGR_FLEX_CTR_COUNTER_TABLE_4m_ENUM,
    BCM56640_A0_EGR_FLEX_CTR_COUNTER_TABLE_5m_ENUM,
    BCM56640_A0_EGR_FLEX_CTR_COUNTER_TABLE_6m_ENUM,
    BCM56640_A0_EGR_FLEX_CTR_COUNTER_TABLE_7m_ENUM,
    BCM56640_A0_EGR_FLEX_CTR_COUNTER_TABLE_CONTROL_0r_ENUM,
    BCM56640_A0_EGR_FLEX_CTR_COUNTER_TABLE_CONTROL_1r_ENUM,
    BCM56640_A0_EGR_FLEX_CTR_COUNTER_TABLE_CONTROL_2r_ENUM,
    BCM56640_A0_EGR_FLEX_CTR_COUNTER_TABLE_CONTROL_3r_ENUM,
    BCM56640_A0_EGR_FLEX_CTR_COUNTER_TABLE_CONTROL_4r_ENUM,
    BCM56640_A0_EGR_FLEX_CTR_COUNTER_TABLE_CONTROL_5r_ENUM,
    BCM56640_A0_EGR_FLEX_CTR_COUNTER_TABLE_CONTROL_6r_ENUM,
    BCM56640_A0_EGR_FLEX_CTR_COUNTER_TABLE_CONTROL_7r_ENUM,
    BCM56640_A0_EGR_FLEX_CTR_COUNTER_UPDATE_CONTROL_0r_ENUM,
    BCM56640_A0_EGR_FLEX_CTR_COUNTER_UPDATE_CONTROL_1r_ENUM,
    BCM56640_A0_EGR_FLEX_CTR_COUNTER_UPDATE_CONTROL_2r_ENUM,
    BCM56640_A0_EGR_FLEX_CTR_COUNTER_UPDATE_CONTROL_3r_ENUM,
    BCM56640_A0_EGR_FLEX_CTR_COUNTER_UPDATE_CONTROL_4r_ENUM,
    BCM56640_A0_EGR_FLEX_CTR_COUNTER_UPDATE_CONTROL_5r_ENUM,
    BCM56640_A0_EGR_FLEX_CTR_COUNTER_UPDATE_CONTROL_6r_ENUM,
    BCM56640_A0_EGR_FLEX_CTR_COUNTER_UPDATE_CONTROL_7r_ENUM,
    BCM56640_A0_EGR_FLEX_CTR_OFFSET_TABLE_0m_ENUM,
    BCM56640_A0_EGR_FLEX_CTR_OFFSET_TABLE_1m_ENUM,
    BCM56640_A0_EGR_FLEX_CTR_OFFSET_TABLE_2m_ENUM,
    BCM56640_A0_EGR_FLEX_CTR_OFFSET_TABLE_3m_ENUM,
    BCM56640_A0_EGR_FLEX_CTR_OFFSET_TABLE_4m_ENUM,
    BCM56640_A0_EGR_FLEX_CTR_OFFSET_TABLE_5m_ENUM,
    BCM56640_A0_EGR_FLEX_CTR_OFFSET_TABLE_6m_ENUM,
    BCM56640_A0_EGR_FLEX_CTR_OFFSET_TABLE_7m_ENUM,
    BCM56640_A0_EGR_FLEX_CTR_OFFSET_TABLE_CONTROL_0r_ENUM,
    BCM56640_A0_EGR_FLEX_CTR_OFFSET_TABLE_CONTROL_1r_ENUM,
    BCM56640_A0_EGR_FLEX_CTR_OFFSET_TABLE_CONTROL_2r_ENUM,
    BCM56640_A0_EGR_FLEX_CTR_OFFSET_TABLE_CONTROL_3r_ENUM,
    BCM56640_A0_EGR_FLEX_CTR_OFFSET_TABLE_CONTROL_4r_ENUM,
    BCM56640_A0_EGR_FLEX_CTR_OFFSET_TABLE_CONTROL_5r_ENUM,
    BCM56640_A0_EGR_FLEX_CTR_OFFSET_TABLE_CONTROL_6r_ENUM,
    BCM56640_A0_EGR_FLEX_CTR_OFFSET_TABLE_CONTROL_7r_ENUM,
    BCM56640_A0_EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_0r_ENUM,
    BCM56640_A0_EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_1r_ENUM,
    BCM56640_A0_EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_2r_ENUM,
    BCM56640_A0_EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_3r_ENUM,
    BCM56640_A0_EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_4r_ENUM,
    BCM56640_A0_EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_5r_ENUM,
    BCM56640_A0_EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_6r_ENUM,
    BCM56640_A0_EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_7r_ENUM,
    BCM56640_A0_EGR_FLEX_CTR_PKT_PRI_MAPm_ENUM,
    BCM56640_A0_EGR_FLEX_CTR_PKT_RES_MAPm_ENUM,
    BCM56640_A0_EGR_FLEX_CTR_PORT_MAPm_ENUM,
    BCM56640_A0_EGR_FLEX_CTR_PRI_CNG_MAPm_ENUM,
    BCM56640_A0_EGR_FLEX_CTR_TOS_MAPm_ENUM,
    BCM56640_A0_EGR_FRAGMENT_ID_TABLEm_ENUM,
    BCM56640_A0_EGR_GPP_ATTRIBUTESm_ENUM,
    BCM56640_A0_EGR_GPP_ATTRIBUTES_MODBASEm_ENUM,
    BCM56640_A0_EGR_HBFC_CNM_ETHERTYPEr_ENUM,
    BCM56640_A0_EGR_HBFC_CNTAG_ETHERTYPEr_ENUM,
    BCM56640_A0_EGR_HBFC_CNTAG_ETHERTYPE_2r_ENUM,
    BCM56640_A0_EGR_HG_EH_CONTROL_64r_ENUM,
    BCM56640_A0_EGR_HG_HDR_PROT_STATUS_TX_CONTROLr_ENUM,
    BCM56640_A0_EGR_HW_RESET_CONTROL_0r_ENUM,
    BCM56640_A0_EGR_HW_RESET_CONTROL_1r_ENUM,
    BCM56640_A0_EGR_IFP_MOD_FIELDSm_ENUM,
    BCM56640_A0_EGR_IM_MTP_INDEXm_ENUM,
    BCM56640_A0_EGR_INGRESS_PORT_TPID_SELECTr_ENUM,
    BCM56640_A0_EGR_ING_PORTm_ENUM,
    BCM56640_A0_EGR_INTR_ENABLEr_ENUM,
    BCM56640_A0_EGR_INTR_STATUSr_ENUM,
    BCM56640_A0_EGR_IPFIX_AGE_CONTROLr_ENUM,
    BCM56640_A0_EGR_IPFIX_CONFIGr_ENUM,
    BCM56640_A0_EGR_IPFIX_CURRENT_TIMEr_ENUM,
    BCM56640_A0_EGR_IPFIX_DBG_CONTROLr_ENUM,
    BCM56640_A0_EGR_IPFIX_DSCP_XLATE_TABLEm_ENUM,
    BCM56640_A0_EGR_IPFIX_EOP_BUFFERm_ENUM,
    BCM56640_A0_EGR_IPFIX_EXPORT_FIFOm_ENUM,
    BCM56640_A0_EGR_IPFIX_EXPORT_FIFO_COUNTERr_ENUM,
    BCM56640_A0_EGR_IPFIX_EXPORT_FIFO_READ_PTRr_ENUM,
    BCM56640_A0_EGR_IPFIX_EXPORT_FIFO_WRITE_PTRr_ENUM,
    BCM56640_A0_EGR_IPFIX_HASH_CONTROLr_ENUM,
    BCM56640_A0_EGR_IPFIX_IPV4_MASK_SET_Am_ENUM,
    BCM56640_A0_EGR_IPFIX_IPV6_MASK_SET_Am_ENUM,
    BCM56640_A0_EGR_IPFIX_MAXIMUM_IDLE_AGE_SETr_ENUM,
    BCM56640_A0_EGR_IPFIX_MAXIMUM_LIVE_TIME_SETr_ENUM,
    BCM56640_A0_EGR_IPFIX_MINIMUM_LIVE_TIME_SETr_ENUM,
    BCM56640_A0_EGR_IPFIX_MIRROR_CONTROL_64r_ENUM,
    BCM56640_A0_EGR_IPFIX_MISSED_BUCKET_FULL_COUNTr_ENUM,
    BCM56640_A0_EGR_IPFIX_MISSED_EXPORT_FULL_COUNTr_ENUM,
    BCM56640_A0_EGR_IPFIX_MISSED_PORT_LIMIT_COUNTr_ENUM,
    BCM56640_A0_EGR_IPFIX_PDA_CONTROLr_ENUM,
    BCM56640_A0_EGR_IPFIX_PORT_CONFIGr_ENUM,
    BCM56640_A0_EGR_IPFIX_PORT_LIMIT_STATUSr_ENUM,
    BCM56640_A0_EGR_IPFIX_PORT_RECORD_COUNTr_ENUM,
    BCM56640_A0_EGR_IPFIX_PORT_RECORD_LIMIT_SETr_ENUM,
    BCM56640_A0_EGR_IPFIX_PORT_SAMPLING_COUNTERr_ENUM,
    BCM56640_A0_EGR_IPFIX_PROFILEm_ENUM,
    BCM56640_A0_EGR_IPFIX_RAM_CONTROLr_ENUM,
    BCM56640_A0_EGR_IPFIX_SAMPLING_LIMIT_SETr_ENUM,
    BCM56640_A0_EGR_IPFIX_SER_CONTROLr_ENUM,
    BCM56640_A0_EGR_IPFIX_SESSION_TABLEm_ENUM,
    BCM56640_A0_EGR_IPMCm_ENUM,
    BCM56640_A0_EGR_IPMC_CFG2r_ENUM,
    BCM56640_A0_EGR_IP_TUNNELm_ENUM,
    BCM56640_A0_EGR_IP_TUNNEL_IPV6m_ENUM,
    BCM56640_A0_EGR_IP_TUNNEL_MPLSm_ENUM,
    BCM56640_A0_EGR_L1_CLK_RECOVERY_CTRLr_ENUM,
    BCM56640_A0_EGR_L2GRE_CONTROLr_ENUM,
    BCM56640_A0_EGR_L3_INTFm_ENUM,
    BCM56640_A0_EGR_L3_NEXT_HOPm_ENUM,
    BCM56640_A0_EGR_L3_NEXT_HOP_PDA_CTRL0r_ENUM,
    BCM56640_A0_EGR_L3_NEXT_HOP_PDA_CTRL1r_ENUM,
    BCM56640_A0_EGR_L3_NEXT_HOP_PDA_CTRL2r_ENUM,
    BCM56640_A0_EGR_L3_NEXT_HOP_PDA_CTRL3r_ENUM,
    BCM56640_A0_EGR_L3_TUNNEL_PFM_VIDr_ENUM,
    BCM56640_A0_EGR_LOGIC_TO_PHYS_MAPr_ENUM,
    BCM56640_A0_EGR_LOOPBACK_PORT_TPIDr_ENUM,
    BCM56640_A0_EGR_MAC_DA_PROFILEm_ENUM,
    BCM56640_A0_EGR_MAP_MHm_ENUM,
    BCM56640_A0_EGR_MASKm_ENUM,
    BCM56640_A0_EGR_MASK_MODBASEm_ENUM,
    BCM56640_A0_EGR_MAX_USED_ENTRIESm_ENUM,
    BCM56640_A0_EGR_MC_CONTROL_1r_ENUM,
    BCM56640_A0_EGR_MC_CONTROL_2r_ENUM,
    BCM56640_A0_EGR_MIM_ETHERTYPEr_ENUM,
    BCM56640_A0_EGR_MIRROR_ENCAP_CONTROLm_ENUM,
    BCM56640_A0_EGR_MIRROR_ENCAP_DATA_1m_ENUM,
    BCM56640_A0_EGR_MIRROR_ENCAP_DATA_2m_ENUM,
    BCM56640_A0_EGR_MIRROR_SELECTr_ENUM,
    BCM56640_A0_EGR_MMU_REQUESTSm_ENUM,
    BCM56640_A0_EGR_MODMAP_CTRLr_ENUM,
    BCM56640_A0_EGR_MOD_MAP_TABLEm_ENUM,
    BCM56640_A0_EGR_MPLS_ENTROPY_LABEL_CONTROLr_ENUM,
    BCM56640_A0_EGR_MPLS_EXP_MAPPING_1m_ENUM,
    BCM56640_A0_EGR_MPLS_EXP_MAPPING_2m_ENUM,
    BCM56640_A0_EGR_MPLS_EXP_PRI_MAPPINGm_ENUM,
    BCM56640_A0_EGR_MPLS_PRI_MAPPINGm_ENUM,
    BCM56640_A0_EGR_MPLS_VC_AND_SWAP_LABEL_TABLEm_ENUM,
    BCM56640_A0_EGR_MPLS_VC_AND_SWAP_LABEL_TABLE_PDA_CTRLr_ENUM,
    BCM56640_A0_EGR_MTUr_ENUM,
    BCM56640_A0_EGR_NIV_CONFIGr_ENUM,
    BCM56640_A0_EGR_NIV_ETHERTYPEr_ENUM,
    BCM56640_A0_EGR_NIV_ETHERTYPE_2r_ENUM,
    BCM56640_A0_EGR_OUTER_TPIDr_ENUM,
    BCM56640_A0_EGR_OUTER_TPID_0r_ENUM,
    BCM56640_A0_EGR_OUTER_TPID_1r_ENUM,
    BCM56640_A0_EGR_OUTER_TPID_2r_ENUM,
    BCM56640_A0_EGR_OUTER_TPID_3r_ENUM,
    BCM56640_A0_EGR_PERQ_XMT_COUNTERSm_ENUM,
    BCM56640_A0_EGR_PE_ETHERTYPEr_ENUM,
    BCM56640_A0_EGR_PE_ETHERTYPE_2r_ENUM,
    BCM56640_A0_EGR_PFC_CONTROLm_ENUM,
    BCM56640_A0_EGR_PKT_MODS_CONTROLr_ENUM,
    BCM56640_A0_EGR_PORTm_ENUM,
    BCM56640_A0_EGR_PORT_1r_ENUM,
    BCM56640_A0_EGR_PORT_BUFFER_CLK_SHUTDOWNr_ENUM,
    BCM56640_A0_EGR_PORT_BUFFER_SFT_RESETr_ENUM,
    BCM56640_A0_EGR_PORT_REQUESTSm_ENUM,
    BCM56640_A0_EGR_PORT_TO_NHI_MAPPINGr_ENUM,
    BCM56640_A0_EGR_PRI_CNG_MAPm_ENUM,
    BCM56640_A0_EGR_PVLAN_EPORT_CONTROLr_ENUM,
    BCM56640_A0_EGR_PW_INIT_COUNTERSm_ENUM,
    BCM56640_A0_EGR_QCN_CNM_CONTROL_1r_ENUM,
    BCM56640_A0_EGR_QCN_CNM_CONTROL_2r_ENUM,
    BCM56640_A0_EGR_QCN_CNM_CONTROL_TABLEm_ENUM,
    BCM56640_A0_EGR_QCN_CNM_ETHERTYPEr_ENUM,
    BCM56640_A0_EGR_QCN_CNM_LBMH_CONTROLr_ENUM,
    BCM56640_A0_EGR_QCN_CNTAG_ETHERTYPEr_ENUM,
    BCM56640_A0_EGR_QCN_CNTAG_ETHERTYPE_2r_ENUM,
    BCM56640_A0_EGR_Q_BEGINr_ENUM,
    BCM56640_A0_EGR_Q_ENDr_ENUM,
    BCM56640_A0_EGR_SER_FIFOm_ENUM,
    BCM56640_A0_EGR_SER_FIFO_CTRLr_ENUM,
    BCM56640_A0_EGR_SER_FIFO_STATUSr_ENUM,
    BCM56640_A0_EGR_SF_SRC_MODID_CHECKr_ENUM,
    BCM56640_A0_EGR_SHAPING_CONTROLr_ENUM,
    BCM56640_A0_EGR_SYS_RSVD_VIDr_ENUM,
    BCM56640_A0_EGR_TRILL_HEADER_ATTRIBUTESr_ENUM,
    BCM56640_A0_EGR_TRILL_PARSE_CONTROLm_ENUM,
    BCM56640_A0_EGR_TRILL_PARSE_CONTROL_2m_ENUM,
    BCM56640_A0_EGR_TRILL_RBRIDGE_NICKNAMESm_ENUM,
    BCM56640_A0_EGR_TRILL_TREE_PROFILEm_ENUM,
    BCM56640_A0_EGR_TRILL_TX_ACCESS_PORT_TRILL_PKTS_DISCARDEDr_ENUM,
    BCM56640_A0_EGR_TRILL_TX_NETWORK_PORT_NON_TRILL_PKTS_DISCARDEDr_ENUM,
    BCM56640_A0_EGR_TRILL_TX_PKTSr_ENUM,
    BCM56640_A0_EGR_TUNNEL_ID_MASKr_ENUM,
    BCM56640_A0_EGR_TUNNEL_PIMDR1_CFG0r_ENUM,
    BCM56640_A0_EGR_TUNNEL_PIMDR1_CFG1r_ENUM,
    BCM56640_A0_EGR_TUNNEL_PIMDR2_CFG0r_ENUM,
    BCM56640_A0_EGR_TUNNEL_PIMDR2_CFG1r_ENUM,
    BCM56640_A0_EGR_VFIm_ENUM,
    BCM56640_A0_EGR_VLANm_ENUM,
    BCM56640_A0_EGR_VLAN_CONTROL_1r_ENUM,
    BCM56640_A0_EGR_VLAN_CONTROL_2r_ENUM,
    BCM56640_A0_EGR_VLAN_CONTROL_3r_ENUM,
    BCM56640_A0_EGR_VLAN_PDA_CTRLr_ENUM,
    BCM56640_A0_EGR_VLAN_RAM_CONTROL_1r_ENUM,
    BCM56640_A0_EGR_VLAN_RAM_CONTROL_2r_ENUM,
    BCM56640_A0_EGR_VLAN_RAM_CONTROL_3r_ENUM,
    BCM56640_A0_EGR_VLAN_RAM_CONTROL_4r_ENUM,
    BCM56640_A0_EGR_VLAN_STGm_ENUM,
    BCM56640_A0_EGR_VLAN_TAG_ACTION_PROFILEm_ENUM,
    BCM56640_A0_EGR_VLAN_XLATEm_ENUM,
    BCM56640_A0_EGR_VLAN_XLATE_HIT_ONLYm_ENUM,
    BCM56640_A0_EGR_WESP_PROTO_CONTROLr_ENUM,
    BCM56640_A0_EGR_WLAN_ATTRIBUTESm_ENUM,
    BCM56640_A0_EMIRROR_CONTROLm_ENUM,
    BCM56640_A0_EMIRROR_CONTROL1m_ENUM,
    BCM56640_A0_EMIRROR_CONTROL2m_ENUM,
    BCM56640_A0_EMIRROR_CONTROL3m_ENUM,
    BCM56640_A0_EM_MTP_INDEXm_ENUM,
    BCM56640_A0_ENQ_ASF_ERRORr_ENUM,
    BCM56640_A0_ENQ_ASF_MASKr_ENUM,
    BCM56640_A0_ENQ_CONFIGr_ENUM,
    BCM56640_A0_ENQ_CTRL_PKT_MODEr_ENUM,
    BCM56640_A0_ENQ_IP_PKT_MONr_ENUM,
    BCM56640_A0_EPC_LINK_BMAPm_ENUM,
    BCM56640_A0_EP_REDIRECT_EM_MTP_INDEXm_ENUM,
    BCM56640_A0_ERROR_CCM_DEFECT_STATUSr_ENUM,
    BCM56640_A0_ESMIF_ADM_CTRL_STATUSr_ENUM,
    BCM56640_A0_ESMIF_CNP_SEARCH_REQ_COUNTr_ENUM,
    BCM56640_A0_ESMIF_CUR_PENDING_COSTr_ENUM,
    BCM56640_A0_ESMIF_CUR_PENDING_COST0r_ENUM,
    BCM56640_A0_ESMIF_CUR_PENDING_COST1r_ENUM,
    BCM56640_A0_ESMIF_CUR_PENDING_COST2r_ENUM,
    BCM56640_A0_ESMIF_DROP_COUNTr_ENUM,
    BCM56640_A0_ESMIF_INIT_CONFIGr_ENUM,
    BCM56640_A0_ESMIF_MAX_PENDING_COSTr_ENUM,
    BCM56640_A0_ESMIF_MAX_PENDING_COST0r_ENUM,
    BCM56640_A0_ESMIF_MAX_PENDING_COST1r_ENUM,
    BCM56640_A0_ESMIF_MAX_PENDING_COST2r_ENUM,
    BCM56640_A0_ESMIF_MULTI_ECC_PARITY_ERROR_LOGr_ENUM,
    BCM56640_A0_ESM_ACL_ACTION_CONTROLm_ENUM,
    BCM56640_A0_ESM_ACL_PROFILEm_ENUM,
    BCM56640_A0_ESM_ADM_CTRL_FIFO_STATUSr_ENUM,
    BCM56640_A0_ESM_ADM_THR_DROP_ALL_COSTr_ENUM,
    BCM56640_A0_ESM_ADM_THR_DROP_ALL_COST0r_ENUM,
    BCM56640_A0_ESM_ADM_THR_DROP_ALL_COST1r_ENUM,
    BCM56640_A0_ESM_ADM_THR_DROP_ALL_COST2r_ENUM,
    BCM56640_A0_ESM_ADM_THR_DROP_ALL_RESET_COSTr_ENUM,
    BCM56640_A0_ESM_ADM_THR_DROP_ALL_RESET_COST0r_ENUM,
    BCM56640_A0_ESM_ADM_THR_DROP_ALL_RESET_COST1r_ENUM,
    BCM56640_A0_ESM_ADM_THR_DROP_ALL_RESET_COST2r_ENUM,
    BCM56640_A0_ESM_ADM_THR_DROP_OPT_COSTr_ENUM,
    BCM56640_A0_ESM_ADM_THR_DROP_OPT_COST0r_ENUM,
    BCM56640_A0_ESM_ADM_THR_DROP_OPT_COST1r_ENUM,
    BCM56640_A0_ESM_ADM_THR_DROP_OPT_COST2r_ENUM,
    BCM56640_A0_ESM_ADM_THR_DROP_OPT_RESET_COSTr_ENUM,
    BCM56640_A0_ESM_ADM_THR_DROP_OPT_RESET_COST0r_ENUM,
    BCM56640_A0_ESM_ADM_THR_DROP_OPT_RESET_COST1r_ENUM,
    BCM56640_A0_ESM_ADM_THR_DROP_OPT_RESET_COST2r_ENUM,
    BCM56640_A0_ESM_AXP_THR_XOFF_COSTr_ENUM,
    BCM56640_A0_ESM_AXP_THR_XOFF_COST0r_ENUM,
    BCM56640_A0_ESM_AXP_THR_XOFF_COST1r_ENUM,
    BCM56640_A0_ESM_AXP_THR_XOFF_COST2r_ENUM,
    BCM56640_A0_ESM_AXP_THR_XOFF_RESET_COSTr_ENUM,
    BCM56640_A0_ESM_AXP_THR_XOFF_RESET_COST0r_ENUM,
    BCM56640_A0_ESM_AXP_THR_XOFF_RESET_COST1r_ENUM,
    BCM56640_A0_ESM_AXP_THR_XOFF_RESET_COST2r_ENUM,
    BCM56640_A0_ESM_CONTAINER_SELECTr_ENUM,
    BCM56640_A0_ESM_ET_HWTL_CONTROLr_ENUM,
    BCM56640_A0_ESM_ET_HWTL_EVENT_ERR_INFOr_ENUM,
    BCM56640_A0_ESM_ET_HWTL_MM_INFOr_ENUM,
    BCM56640_A0_ESM_ET_HWTL_STATUS_0r_ENUM,
    BCM56640_A0_ESM_ET_HWTL_STATUS_1r_ENUM,
    BCM56640_A0_ESM_ET_RSP_CBA_MM_INFOr_ENUM,
    BCM56640_A0_ESM_ET_RSP_FIFO_STATUSr_ENUM,
    BCM56640_A0_ESM_EVENT_ERR_STATUS_INTRr_ENUM,
    BCM56640_A0_ESM_EVENT_ERR_STATUS_INTR_ENABLEr_ENUM,
    BCM56640_A0_ESM_EXT_HITBIT_CONTROLr_ENUM,
    BCM56640_A0_ESM_FIFO_MAX_COUNTSr_ENUM,
    BCM56640_A0_ESM_HWTL_OBSERVED_ET_RSPm_ENUM,
    BCM56640_A0_ESM_KEY_ID_TO_FIELD_MAPPERm_ENUM,
    BCM56640_A0_ESM_L3_PROTOCOL_FNm_ENUM,
    BCM56640_A0_ESM_MAX_LATENCY_RECORDEDr_ENUM,
    BCM56640_A0_ESM_MEMORY_DBGCTRL_0r_ENUM,
    BCM56640_A0_ESM_MEMORY_DBGCTRL_1r_ENUM,
    BCM56640_A0_ESM_MEMORY_DBGCTRL_2r_ENUM,
    BCM56640_A0_ESM_MEMORY_DBGCTRL_3r_ENUM,
    BCM56640_A0_ESM_MEMORY_DBGCTRL_4r_ENUM,
    BCM56640_A0_ESM_MISC_CONTROLr_ENUM,
    BCM56640_A0_ESM_OPT_REQ_INTERVALr_ENUM,
    BCM56640_A0_ESM_PKT_TYPE_IDm_ENUM,
    BCM56640_A0_ESM_PKT_TYPE_ID_CAM_BIST_CONFIGr_ENUM,
    BCM56640_A0_ESM_PKT_TYPE_ID_CAM_BIST_DBGCTRLr_ENUM,
    BCM56640_A0_ESM_PKT_TYPE_ID_CAM_BIST_DBG_DATAr_ENUM,
    BCM56640_A0_ESM_PKT_TYPE_ID_CAM_BIST_STATUSr_ENUM,
    BCM56640_A0_ESM_PKT_TYPE_ID_CAM_DBGCTRLr_ENUM,
    BCM56640_A0_ESM_PKT_TYPE_ID_DATA_ONLYm_ENUM,
    BCM56640_A0_ESM_PKT_TYPE_ID_ONLYm_ENUM,
    BCM56640_A0_ESM_RANGE_CHECKm_ENUM,
    BCM56640_A0_ESM_REQUEST_LANE_MAPr_ENUM,
    BCM56640_A0_ESM_REUSE_COUNTERr_ENUM,
    BCM56640_A0_ESM_REUSE_COUNTER_0r_ENUM,
    BCM56640_A0_ESM_REUSE_COUNTER_1r_ENUM,
    BCM56640_A0_ESM_REUSE_COUNTER_2r_ENUM,
    BCM56640_A0_ESM_REUSE_COUNTER_3r_ENUM,
    BCM56640_A0_ESM_SEARCH_PROFILEm_ENUM,
    BCM56640_A0_ESM_SEARCH_PROFILE_BASEr_ENUM,
    BCM56640_A0_ETAG_MULTICAST_RANGEr_ENUM,
    BCM56640_A0_ETU_BIST_CTLr_ENUM,
    BCM56640_A0_ETU_BIST_PATTERNr_ENUM,
    BCM56640_A0_ETU_BIST_PATTERN0r_ENUM,
    BCM56640_A0_ETU_BIST_PATTERN1r_ENUM,
    BCM56640_A0_ETU_BIST_STSr_ENUM,
    BCM56640_A0_ETU_CONFIG0r_ENUM,
    BCM56640_A0_ETU_CONFIG1r_ENUM,
    BCM56640_A0_ETU_CONFIG2r_ENUM,
    BCM56640_A0_ETU_CONFIG3r_ENUM,
    BCM56640_A0_ETU_CONFIG4r_ENUM,
    BCM56640_A0_ETU_CP_CMD_ERR_STATEr_ENUM,
    BCM56640_A0_ETU_CP_TIMEOUT_LATENCYr_ENUM,
    BCM56640_A0_ETU_DBG_IPIPE_ERR_RSP_COUNTr_ENUM,
    BCM56640_A0_ETU_DBG_IPIPE_REQ_RSP_COUNTr_ENUM,
    BCM56640_A0_ETU_DBG_PD_TMr_ENUM,
    BCM56640_A0_ETU_DBG_REQ_REUSE_FREE_ENTRYm_ENUM,
    BCM56640_A0_ETU_DBG_RX_LAST_RSPm_ENUM,
    BCM56640_A0_ETU_DBG_RX_RAW_RSPm_ENUM,
    BCM56640_A0_ETU_DBG_SMr_ENUM,
    BCM56640_A0_ETU_EXT_L2_BULK_INFOr_ENUM,
    BCM56640_A0_ETU_EXT_L2_CMD_ERR_INFO1r_ENUM,
    BCM56640_A0_ETU_EXT_L2_CMD_ERR_INFO2r_ENUM,
    BCM56640_A0_ETU_GLOBAL_INTR_CLEARr_ENUM,
    BCM56640_A0_ETU_GLOBAL_INTR_ENABLEr_ENUM,
    BCM56640_A0_ETU_GLOBAL_INTR_STSr_ENUM,
    BCM56640_A0_ETU_INT_MEM_RSTr_ENUM,
    BCM56640_A0_ETU_PP_XLAT0_PERR_INFOr_ENUM,
    BCM56640_A0_ETU_PP_XLAT1_PERR_INFOr_ENUM,
    BCM56640_A0_ETU_PP_XLAT_PERR_INFOr_ENUM,
    BCM56640_A0_ETU_RRFE_WAIT_FULL_INFOr_ENUM,
    BCM56640_A0_ETU_RRFE_WAIT_PENDING0_INFOr_ENUM,
    BCM56640_A0_ETU_RRFE_WAIT_TIMERr_ENUM,
    BCM56640_A0_ETU_RX_CW_ERR_CHANOUTr_ENUM,
    BCM56640_A0_ETU_RX_CW_ERR_DW0_HIr_ENUM,
    BCM56640_A0_ETU_RX_CW_ERR_DW0_LOr_ENUM,
    BCM56640_A0_ETU_RX_CW_ERR_DW1_HIr_ENUM,
    BCM56640_A0_ETU_RX_CW_ERR_DW1_LOr_ENUM,
    BCM56640_A0_ETU_RX_CW_ERR_DW_HIr_ENUM,
    BCM56640_A0_ETU_RX_CW_ERR_DW_LOr_ENUM,
    BCM56640_A0_ETU_RX_CW_ERR_INFO1r_ENUM,
    BCM56640_A0_ETU_RX_CW_ERR_INFO2r_ENUM,
    BCM56640_A0_ETU_RX_ERS0_CHANOUTr_ENUM,
    BCM56640_A0_ETU_RX_ERS0_DW0_HIr_ENUM,
    BCM56640_A0_ETU_RX_ERS0_DW0_LOr_ENUM,
    BCM56640_A0_ETU_RX_ERS0_DW1_HIr_ENUM,
    BCM56640_A0_ETU_RX_ERS0_DW1_LOr_ENUM,
    BCM56640_A0_ETU_RX_ERS0_DW_HIr_ENUM,
    BCM56640_A0_ETU_RX_ERS0_DW_LOr_ENUM,
    BCM56640_A0_ETU_RX_ERS0_INFO2r_ENUM,
    BCM56640_A0_ETU_RX_RSP_FIFO_CTLr_ENUM,
    BCM56640_A0_ETU_RX_RSP_FIFO_EV_DBE_STSr_ENUM,
    BCM56640_A0_ETU_RX_RSP_FIFO_EV_SBE_STSr_ENUM,
    BCM56640_A0_ETU_RX_RSP_FIFO_INTR_CLRr_ENUM,
    BCM56640_A0_ETU_RX_RSP_FIFO_INTR_ENABLEr_ENUM,
    BCM56640_A0_ETU_RX_RSP_FIFO_INTR_STSr_ENUM,
    BCM56640_A0_ETU_RX_RSP_FIFO_OD_DBE_STSr_ENUM,
    BCM56640_A0_ETU_RX_RSP_FIFO_OD_SBE_STSr_ENUM,
    BCM56640_A0_ETU_RX_RSP_FIFO_STSr_ENUM,
    BCM56640_A0_ETU_SBUS_CMD_ERR_INFO1r_ENUM,
    BCM56640_A0_ETU_SBUS_CMD_ERR_INFO2r_ENUM,
    BCM56640_A0_ETU_TX_CP_MAX_LATENCYr_ENUM,
    BCM56640_A0_ETU_TX_EXT_L2_MAX_LATENCYr_ENUM,
    BCM56640_A0_ETU_TX_PIPE_CTL_FIFO_CTLr_ENUM,
    BCM56640_A0_ETU_TX_PIPE_CTL_FIFO_DBE_STSr_ENUM,
    BCM56640_A0_ETU_TX_PIPE_CTL_FIFO_INTR_CLRr_ENUM,
    BCM56640_A0_ETU_TX_PIPE_CTL_FIFO_INTR_ENABLEr_ENUM,
    BCM56640_A0_ETU_TX_PIPE_CTL_FIFO_INTR_STSr_ENUM,
    BCM56640_A0_ETU_TX_PIPE_CTL_FIFO_SBE_STSr_ENUM,
    BCM56640_A0_ETU_TX_PIPE_CTL_FIFO_STSr_ENUM,
    BCM56640_A0_ETU_TX_RAW_REQ_CONTROL_WORDr_ENUM,
    BCM56640_A0_ETU_TX_RAW_REQ_DATA_WORDm_ENUM,
    BCM56640_A0_ETU_TX_REQ_FIFO_CTLr_ENUM,
    BCM56640_A0_ETU_TX_REQ_FIFO_EV_DBE_STSr_ENUM,
    BCM56640_A0_ETU_TX_REQ_FIFO_EV_SBE_STSr_ENUM,
    BCM56640_A0_ETU_TX_REQ_FIFO_INTR_CLRr_ENUM,
    BCM56640_A0_ETU_TX_REQ_FIFO_INTR_ENABLEr_ENUM,
    BCM56640_A0_ETU_TX_REQ_FIFO_INTR_STSr_ENUM,
    BCM56640_A0_ETU_TX_REQ_FIFO_OD_DBE_STSr_ENUM,
    BCM56640_A0_ETU_TX_REQ_FIFO_OD_SBE_STSr_ENUM,
    BCM56640_A0_ETU_TX_REQ_FIFO_STSr_ENUM,
    BCM56640_A0_ETU_WR_DB_V0_DATAr_ENUM,
    BCM56640_A0_ETU_WR_DB_V0_DATA0r_ENUM,
    BCM56640_A0_ETU_WR_DB_V0_DATA1r_ENUM,
    BCM56640_A0_ETU_WR_DB_V0_DATA2r_ENUM,
    BCM56640_A0_ETU_WR_DB_V0_MASKr_ENUM,
    BCM56640_A0_ETU_WR_DB_V0_MASK0r_ENUM,
    BCM56640_A0_ETU_WR_DB_V0_MASK1r_ENUM,
    BCM56640_A0_ETU_WR_DB_V0_MASK2r_ENUM,
    BCM56640_A0_ET_PA_XLATm_ENUM,
    BCM56640_A0_ET_PA_XLAT_DEBUGm_ENUM,
    BCM56640_A0_EXT_ACL160_TCAMm_ENUM,
    BCM56640_A0_EXT_ACL320_TCAMm_ENUM,
    BCM56640_A0_EXT_ACL480_TCAM_DATAm_ENUM,
    BCM56640_A0_EXT_ACL480_TCAM_MASKm_ENUM,
    BCM56640_A0_EXT_ACL80_TCAMm_ENUM,
    BCM56640_A0_EXT_DEFIP_DATAm_ENUM,
    BCM56640_A0_EXT_DST_HBITSm_ENUM,
    BCM56640_A0_EXT_FP_POLICY_1Xm_ENUM,
    BCM56640_A0_EXT_FP_POLICY_2Xm_ENUM,
    BCM56640_A0_EXT_FP_POLICY_3Xm_ENUM,
    BCM56640_A0_EXT_FP_POLICY_4Xm_ENUM,
    BCM56640_A0_EXT_FP_POLICY_6Xm_ENUM,
    BCM56640_A0_EXT_IPV4_DEFIPm_ENUM,
    BCM56640_A0_EXT_IPV4_TCAMm_ENUM,
    BCM56640_A0_EXT_IPV4_UCASTm_ENUM,
    BCM56640_A0_EXT_IPV4_UCAST_WIDEm_ENUM,
    BCM56640_A0_EXT_IPV6_128_DEFIPm_ENUM,
    BCM56640_A0_EXT_IPV6_128_TCAMm_ENUM,
    BCM56640_A0_EXT_IPV6_128_UCASTm_ENUM,
    BCM56640_A0_EXT_IPV6_128_UCAST_WIDEm_ENUM,
    BCM56640_A0_EXT_IPV6_64_DEFIPm_ENUM,
    BCM56640_A0_EXT_IPV6_64_TCAMm_ENUM,
    BCM56640_A0_EXT_L2_ENTRY_1m_ENUM,
    BCM56640_A0_EXT_L2_ENTRY_2m_ENUM,
    BCM56640_A0_EXT_L2_ENTRY_DATA_ONLYm_ENUM,
    BCM56640_A0_EXT_L2_ENTRY_DATA_ONLY_WIDEm_ENUM,
    BCM56640_A0_EXT_L2_ENTRY_TCAMm_ENUM,
    BCM56640_A0_EXT_L2_ENTRY_TCAM_WIDEm_ENUM,
    BCM56640_A0_EXT_L3_UCAST_DATAm_ENUM,
    BCM56640_A0_EXT_L3_UCAST_DATA_WIDEm_ENUM,
    BCM56640_A0_EXT_LOC_SRC_HBITSm_ENUM,
    BCM56640_A0_EXT_SRC_HBITSm_ENUM,
    BCM56640_A0_EXT_TCAM_VBITm_ENUM,
    BCM56640_A0_FC_HEADER_TYPEm_ENUM,
    BCM56640_A0_FC_MAP_TBL2_ECC_ERRr_ENUM,
    BCM56640_A0_FC_MAP_TBL2_ECC_ERR1r_ENUM,
    BCM56640_A0_FC_MAP_TBL2_ECC_ERR2r_ENUM,
    BCM56640_A0_FLEXIBLE_IPV6_EXT_HDRr_ENUM,
    BCM56640_A0_FLOOD_LEARN_CONTROLr_ENUM,
    BCM56640_A0_FLOOD_LEARN_KEY_TYPE_PORT_Ar_ENUM,
    BCM56640_A0_FLOOD_LEARN_KEY_TYPE_PORT_Br_ENUM,
    BCM56640_A0_FLOOD_LEARN_MATCH_PORT_Ar_ENUM,
    BCM56640_A0_FLOOD_LEARN_MATCH_PORT_Br_ENUM,
    BCM56640_A0_FLOOD_LEARN_MATCH_VLANS_PORT_Am_ENUM,
    BCM56640_A0_FLOOD_LEARN_MATCH_VLANS_PORT_Bm_ENUM,
    BCM56640_A0_FLOW_CONTROL_XOFF_STATEr_ENUM,
    BCM56640_A0_FP_BUS_PARITY_CONTROLr_ENUM,
    BCM56640_A0_FP_BUS_PARITY_ERRORr_ENUM,
    BCM56640_A0_FP_CAM_BIST_ENABLE_LOWERr_ENUM,
    BCM56640_A0_FP_CAM_BIST_ENABLE_UPPERr_ENUM,
    BCM56640_A0_FP_CAM_BIST_STATUSr_ENUM,
    BCM56640_A0_FP_CAM_CONTROL_SLICEr_ENUM,
    BCM56640_A0_FP_CAM_CONTROL_SLICE_11_8r_ENUM,
    BCM56640_A0_FP_CAM_CONTROL_SLICE_15_12r_ENUM,
    BCM56640_A0_FP_CAM_CONTROL_SLICE_3_0r_ENUM,
    BCM56640_A0_FP_CAM_CONTROL_SLICE_7_4r_ENUM,
    BCM56640_A0_FP_CAM_DEBUG_CONTROLr_ENUM,
    BCM56640_A0_FP_CAM_DEBUG_DATAr_ENUM,
    BCM56640_A0_FP_CAM_DEBUG_SENDr_ENUM,
    BCM56640_A0_FP_COUNTER_PDAr_ENUM,
    BCM56640_A0_FP_COUNTER_TABLEm_ENUM,
    BCM56640_A0_FP_COUNTER_TM_POOLSr_ENUM,
    BCM56640_A0_FP_COUNTER_TM_POOLS_0_3r_ENUM,
    BCM56640_A0_FP_COUNTER_TM_POOLS_12_15r_ENUM,
    BCM56640_A0_FP_COUNTER_TM_POOLS_4_7r_ENUM,
    BCM56640_A0_FP_COUNTER_TM_POOLS_8_11r_ENUM,
    BCM56640_A0_FP_DOUBLE_WIDE_SELECTr_ENUM,
    BCM56640_A0_FP_ECMP_HASH_CONTROLr_ENUM,
    BCM56640_A0_FP_FORCE_FORWARDING_FIELDr_ENUM,
    BCM56640_A0_FP_GLOBAL_MASK_CAM_CONTROL_SLICEr_ENUM,
    BCM56640_A0_FP_GLOBAL_MASK_CAM_CONTROL_SLICE_11_8r_ENUM,
    BCM56640_A0_FP_GLOBAL_MASK_CAM_CONTROL_SLICE_15_12r_ENUM,
    BCM56640_A0_FP_GLOBAL_MASK_CAM_CONTROL_SLICE_3_0r_ENUM,
    BCM56640_A0_FP_GLOBAL_MASK_CAM_CONTROL_SLICE_7_4r_ENUM,
    BCM56640_A0_FP_GLOBAL_MASK_TCAMm_ENUM,
    BCM56640_A0_FP_HG_CLASSID_SELECTm_ENUM,
    BCM56640_A0_FP_I2E_CLASSID_SELECTm_ENUM,
    BCM56640_A0_FP_LOOKUP_ENABLEr_ENUM,
    BCM56640_A0_FP_LOWER_GM_TCAM_BLK_SELr_ENUM,
    BCM56640_A0_FP_LOWER_TCAM_BLK_SELr_ENUM,
    BCM56640_A0_FP_METER_CONTROLr_ENUM,
    BCM56640_A0_FP_METER_STBYr_ENUM,
    BCM56640_A0_FP_METER_TABLEm_ENUM,
    BCM56640_A0_FP_METER_TABLE_POOL0_TMr_ENUM,
    BCM56640_A0_FP_METER_TABLE_POOL1_TMr_ENUM,
    BCM56640_A0_FP_METER_TABLE_POOL2_TMr_ENUM,
    BCM56640_A0_FP_METER_TABLE_POOL3_TMr_ENUM,
    BCM56640_A0_FP_METER_TABLE_POOL4_TMr_ENUM,
    BCM56640_A0_FP_METER_TABLE_POOL5_TMr_ENUM,
    BCM56640_A0_FP_METER_TABLE_POOL6_TMr_ENUM,
    BCM56640_A0_FP_METER_TABLE_POOL7_TMr_ENUM,
    BCM56640_A0_FP_METER_TABLE_POOL_TMr_ENUM,
    BCM56640_A0_FP_POLICY_PDAr_ENUM,
    BCM56640_A0_FP_POLICY_TABLEm_ENUM,
    BCM56640_A0_FP_POLICY_TM_SLICESr_ENUM,
    BCM56640_A0_FP_POLICY_TM_SLICES_0_3r_ENUM,
    BCM56640_A0_FP_POLICY_TM_SLICES_12_15r_ENUM,
    BCM56640_A0_FP_POLICY_TM_SLICES_4_7r_ENUM,
    BCM56640_A0_FP_POLICY_TM_SLICES_8_11r_ENUM,
    BCM56640_A0_FP_PORT_FIELD_SELm_ENUM,
    BCM56640_A0_FP_PORT_METER_MAPm_ENUM,
    BCM56640_A0_FP_RANGE_CHECKm_ENUM,
    BCM56640_A0_FP_SLICE_ENABLEr_ENUM,
    BCM56640_A0_FP_SLICE_INDEX_CONTROLr_ENUM,
    BCM56640_A0_FP_SLICE_KEY_CONTROLm_ENUM,
    BCM56640_A0_FP_SLICE_MAPm_ENUM,
    BCM56640_A0_FP_SLICE_METER_MAP_ENABLEr_ENUM,
    BCM56640_A0_FP_STORM_CONTROL_METERSm_ENUM,
    BCM56640_A0_FP_TCAMm_ENUM,
    BCM56640_A0_FP_UDF_OFFSETm_ENUM,
    BCM56640_A0_FP_UDF_TCAMm_ENUM,
    BCM56640_A0_FP_UPPER_GM_TCAM_BLK_SELr_ENUM,
    BCM56640_A0_FP_UPPER_TCAM_BLK_SELr_ENUM,
    BCM56640_A0_FT_ACTION_INHIBITEDr_ENUM,
    BCM56640_A0_FT_AGE_CONTROLr_ENUM,
    BCM56640_A0_FT_AGE_PROFILEm_ENUM,
    BCM56640_A0_FT_CMDWAIT_TIMEOUTr_ENUM,
    BCM56640_A0_FT_CNTR_FIFO_STATUSr_ENUM,
    BCM56640_A0_FT_CNTR_RAM_CONTROLr_ENUM,
    BCM56640_A0_FT_CNTR_SER_CONTROLr_ENUM,
    BCM56640_A0_FT_CONFIGr_ENUM,
    BCM56640_A0_FT_CTR_POOLr_ENUM,
    BCM56640_A0_FT_CURRENT_TIMEr_ENUM,
    BCM56640_A0_FT_DST_LAG_CONFIGm_ENUM,
    BCM56640_A0_FT_DST_PORT_CONFIGm_ENUM,
    BCM56640_A0_FT_EOP_TBLm_ENUM,
    BCM56640_A0_FT_EVENT_CONFIGr_ENUM,
    BCM56640_A0_FT_EXPORT_CNTR_ONLYm_ENUM,
    BCM56640_A0_FT_EXPORT_DATA_ONLYm_ENUM,
    BCM56640_A0_FT_EXPORT_FIFOm_ENUM,
    BCM56640_A0_FT_EXPORT_FIFO_COUNTERr_ENUM,
    BCM56640_A0_FT_EXPORT_FIFO_READ_PTRr_ENUM,
    BCM56640_A0_FT_EXPORT_FIFO_WRITE_PTRr_ENUM,
    BCM56640_A0_FT_FLOWS_CREATEDr_ENUM,
    BCM56640_A0_FT_FLOWS_MISSED_TCPr_ENUM,
    BCM56640_A0_FT_FLOWS_MISSED_UDPr_ENUM,
    BCM56640_A0_FT_HASH_CONTROLr_ENUM,
    BCM56640_A0_FT_HOLDWAIT_TIMEOUTr_ENUM,
    BCM56640_A0_FT_IN_USEr_ENUM,
    BCM56640_A0_FT_L4PORTm_ENUM,
    BCM56640_A0_FT_L4_INVALIDr_ENUM,
    BCM56640_A0_FT_L4_PORTS_EXCLUDEDr_ENUM,
    BCM56640_A0_FT_NEW_TIMEOUTr_ENUM,
    BCM56640_A0_FT_NO_COMMANDr_ENUM,
    BCM56640_A0_FT_PDA_CONTROLr_ENUM,
    BCM56640_A0_FT_POLICYm_ENUM,
    BCM56640_A0_FT_POLICY_TMr_ENUM,
    BCM56640_A0_FT_RAM_CONTROLr_ENUM,
    BCM56640_A0_FT_REFRESH_CFGr_ENUM,
    BCM56640_A0_FT_RESULT_DA_LSr_ENUM,
    BCM56640_A0_FT_RESULT_DA_MSr_ENUM,
    BCM56640_A0_FT_RESULT_EXT_PORTr_ENUM,
    BCM56640_A0_FT_RESULT_LENGTH_TYPEr_ENUM,
    BCM56640_A0_FT_SER_CONTROLr_ENUM,
    BCM56640_A0_FT_SESSIONm_ENUM,
    BCM56640_A0_FT_SESSION_IPV6m_ENUM,
    BCM56640_A0_FT_SYN_DATAr_ENUM,
    BCM56640_A0_FT_UPDATE_ERRr_ENUM,
    BCM56640_A0_GLOBAL_HDRM_COUNTr_ENUM,
    BCM56640_A0_GLOBAL_HDRM_LIMITr_ENUM,
    BCM56640_A0_GLOBAL_MPLS_RANGE_1_LOWERr_ENUM,
    BCM56640_A0_GLOBAL_MPLS_RANGE_1_UPPERr_ENUM,
    BCM56640_A0_GLOBAL_MPLS_RANGE_2_LOWERr_ENUM,
    BCM56640_A0_GLOBAL_MPLS_RANGE_2_UPPERr_ENUM,
    BCM56640_A0_GLOBAL_MPLS_RANGE_LOWERr_ENUM,
    BCM56640_A0_GLOBAL_MPLS_RANGE_UPPERr_ENUM,
    BCM56640_A0_GMHIGHBANKr_ENUM,
    BCM56640_A0_GMLOWBANKr_ENUM,
    BCM56640_A0_GMMEMWARMUPr_ENUM,
    BCM56640_A0_GTP_PORT_TABLEm_ENUM,
    BCM56640_A0_HASH_CONTROLr_ENUM,
    BCM56640_A0_HASH_TABLE_PARITY_CONTROLr_ENUM,
    BCM56640_A0_HCFC_ERRr_ENUM,
    BCM56640_A0_HES_L0_CONFIGr_ENUM,
    BCM56640_A0_HES_PORT_CONFIGr_ENUM,
    BCM56640_A0_HES_Q_COSMASKr_ENUM,
    BCM56640_A0_HES_Q_COSWEIGHTSr_ENUM,
    BCM56640_A0_HES_Q_MINSPr_ENUM,
    BCM56640_A0_HES_Q_WERRCOUNTr_ENUM,
    BCM56640_A0_HGT_DLB_CONTROLm_ENUM,
    BCM56640_A0_HG_EH_CONTROLr_ENUM,
    BCM56640_A0_HG_LOOKUP_DESTINATIONr_ENUM,
    BCM56640_A0_HG_TRUNK_BITMAPm_ENUM,
    BCM56640_A0_HG_TRUNK_FAILOVER_ENABLEm_ENUM,
    BCM56640_A0_HG_TRUNK_FAILOVER_SETm_ENUM,
    BCM56640_A0_HG_TRUNK_GROUPm_ENUM,
    BCM56640_A0_HG_TRUNK_MEMBERm_ENUM,
    BCM56640_A0_HIGIG_TRUNK_CONTROLm_ENUM,
    BCM56640_A0_HSP_CONFIGr_ENUM,
    BCM56640_A0_HSP_EMPTY_STATUS_Pr_ENUM,
    BCM56640_A0_HSP_EMPTY_STATUS_P0r_ENUM,
    BCM56640_A0_HSP_EMPTY_STATUS_P1r_ENUM,
    BCM56640_A0_HSP_UCQ_FREEm_ENUM,
    BCM56640_A0_HSP_UCQ_UCQEm_ENUM,
    BCM56640_A0_IARB_SBUS_TIMERr_ENUM,
    BCM56640_A0_IARB_SER_CONTROLr_ENUM,
    BCM56640_A0_IARB_TDM_CONTROLr_ENUM,
    BCM56640_A0_IARB_TDM_TABLEm_ENUM,
    BCM56640_A0_IBCASTr_ENUM,
    BCM56640_A0_IBOD_BOD_FIFO_CONTROLr_ENUM,
    BCM56640_A0_IBOD_CL0_FIFO_ALMOST_FULL_ASSERT_THRESHOLDr_ENUM,
    BCM56640_A0_IBOD_CL0_FIFO_ALMOST_FULL_DEASSERT_THRESHOLDr_ENUM,
    BCM56640_A0_IBOD_CL0_FIFO_ECC_STATUS_INTRr_ENUM,
    BCM56640_A0_IBOD_CL1_FIFO_ALMOST_FULL_ASSERT_THRESHOLDr_ENUM,
    BCM56640_A0_IBOD_CL1_FIFO_ALMOST_FULL_DEASSERT_THRESHOLDr_ENUM,
    BCM56640_A0_IBOD_CL1_FIFO_ECC_STATUS_INTRr_ENUM,
    BCM56640_A0_IBOD_CLK_SHUTDOWNr_ENUM,
    BCM56640_A0_IBOD_CL_FIFO_ALMOST_FULL_ASSERT_THRESHOLDr_ENUM,
    BCM56640_A0_IBOD_CL_FIFO_ALMOST_FULL_DEASSERT_THRESHOLDr_ENUM,
    BCM56640_A0_IBOD_CL_FIFO_ECC_STATUS_INTRr_ENUM,
    BCM56640_A0_IBOD_FIFO_EMPTYr_ENUM,
    BCM56640_A0_IBOD_FIFO_FULL_ERR_STATUSr_ENUM,
    BCM56640_A0_IBOD_INTR_MASKr_ENUM,
    BCM56640_A0_IBOD_INTR_STATUSr_ENUM,
    BCM56640_A0_IBOD_MEM_STBYr_ENUM,
    BCM56640_A0_IBOD_MOOSE_CLP0_CTRLr_ENUM,
    BCM56640_A0_IBOD_MOOSE_CLP0_CTRL_MEMm_ENUM,
    BCM56640_A0_IBOD_MOOSE_CLP0_DATA_MEM_0m_ENUM,
    BCM56640_A0_IBOD_MOOSE_CLP0_DATA_MEM_1m_ENUM,
    BCM56640_A0_IBOD_MOOSE_CLP0_MHr_ENUM,
    BCM56640_A0_IBOD_MOOSE_CLP0_MH_0r_ENUM,
    BCM56640_A0_IBOD_MOOSE_CLP0_MH_1r_ENUM,
    BCM56640_A0_IBOD_MOOSE_CLP0_MH_2r_ENUM,
    BCM56640_A0_IBOD_MOOSE_CLP0_MH_3r_ENUM,
    BCM56640_A0_IBOD_MOOSE_CLP0_SHr_ENUM,
    BCM56640_A0_IBOD_MOOSE_CLP0_TSr_ENUM,
    BCM56640_A0_IBOD_MOOSE_CLP1_CTRLr_ENUM,
    BCM56640_A0_IBOD_MOOSE_CLP1_CTRL_MEMm_ENUM,
    BCM56640_A0_IBOD_MOOSE_CLP1_DATA_MEM_0m_ENUM,
    BCM56640_A0_IBOD_MOOSE_CLP1_DATA_MEM_1m_ENUM,
    BCM56640_A0_IBOD_MOOSE_CLP1_MHr_ENUM,
    BCM56640_A0_IBOD_MOOSE_CLP1_MH_0r_ENUM,
    BCM56640_A0_IBOD_MOOSE_CLP1_MH_1r_ENUM,
    BCM56640_A0_IBOD_MOOSE_CLP1_MH_2r_ENUM,
    BCM56640_A0_IBOD_MOOSE_CLP1_MH_3r_ENUM,
    BCM56640_A0_IBOD_MOOSE_CLP1_SHr_ENUM,
    BCM56640_A0_IBOD_MOOSE_CLP1_TSr_ENUM,
    BCM56640_A0_IBOD_MOOSE_CLP_CTRLr_ENUM,
    BCM56640_A0_IBOD_MOOSE_CLP_SHr_ENUM,
    BCM56640_A0_IBOD_MOOSE_CLP_TSr_ENUM,
    BCM56640_A0_IBOD_MOOSE_XLP0_CTRLr_ENUM,
    BCM56640_A0_IBOD_MOOSE_XLP0_CTRL_MEMm_ENUM,
    BCM56640_A0_IBOD_MOOSE_XLP0_DATA_MEMm_ENUM,
    BCM56640_A0_IBOD_MOOSE_XLP0_MHr_ENUM,
    BCM56640_A0_IBOD_MOOSE_XLP0_MH_0r_ENUM,
    BCM56640_A0_IBOD_MOOSE_XLP0_MH_1r_ENUM,
    BCM56640_A0_IBOD_MOOSE_XLP0_MH_2r_ENUM,
    BCM56640_A0_IBOD_MOOSE_XLP0_MH_3r_ENUM,
    BCM56640_A0_IBOD_MOOSE_XLP0_SHr_ENUM,
    BCM56640_A0_IBOD_MOOSE_XLP0_TSr_ENUM,
    BCM56640_A0_IBOD_MOOSE_XLP1_CTRLr_ENUM,
    BCM56640_A0_IBOD_MOOSE_XLP1_CTRL_MEMm_ENUM,
    BCM56640_A0_IBOD_MOOSE_XLP1_DATA_MEMm_ENUM,
    BCM56640_A0_IBOD_MOOSE_XLP1_MHr_ENUM,
    BCM56640_A0_IBOD_MOOSE_XLP1_MH_0r_ENUM,
    BCM56640_A0_IBOD_MOOSE_XLP1_MH_1r_ENUM,
    BCM56640_A0_IBOD_MOOSE_XLP1_MH_2r_ENUM,
    BCM56640_A0_IBOD_MOOSE_XLP1_MH_3r_ENUM,
    BCM56640_A0_IBOD_MOOSE_XLP1_SHr_ENUM,
    BCM56640_A0_IBOD_MOOSE_XLP1_TSr_ENUM,
    BCM56640_A0_IBOD_MOOSE_XLP_CTRLr_ENUM,
    BCM56640_A0_IBOD_MOOSE_XLP_SHr_ENUM,
    BCM56640_A0_IBOD_MOOSE_XLP_TSr_ENUM,
    BCM56640_A0_IBOD_MOOSE_XTP0_CTRLr_ENUM,
    BCM56640_A0_IBOD_MOOSE_XTP0_CTRL_MEMm_ENUM,
    BCM56640_A0_IBOD_MOOSE_XTP0_DATA_MEMm_ENUM,
    BCM56640_A0_IBOD_MOOSE_XTP0_MHr_ENUM,
    BCM56640_A0_IBOD_MOOSE_XTP0_MH_0r_ENUM,
    BCM56640_A0_IBOD_MOOSE_XTP0_MH_1r_ENUM,
    BCM56640_A0_IBOD_MOOSE_XTP0_MH_2r_ENUM,
    BCM56640_A0_IBOD_MOOSE_XTP0_MH_3r_ENUM,
    BCM56640_A0_IBOD_MOOSE_XTP0_SHr_ENUM,
    BCM56640_A0_IBOD_MOOSE_XTP0_TSr_ENUM,
    BCM56640_A0_IBOD_MOOSE_XTP1_CTRLr_ENUM,
    BCM56640_A0_IBOD_MOOSE_XTP1_CTRL_MEMm_ENUM,
    BCM56640_A0_IBOD_MOOSE_XTP1_DATA_MEMm_ENUM,
    BCM56640_A0_IBOD_MOOSE_XTP1_MHr_ENUM,
    BCM56640_A0_IBOD_MOOSE_XTP1_MH_0r_ENUM,
    BCM56640_A0_IBOD_MOOSE_XTP1_MH_1r_ENUM,
    BCM56640_A0_IBOD_MOOSE_XTP1_MH_2r_ENUM,
    BCM56640_A0_IBOD_MOOSE_XTP1_MH_3r_ENUM,
    BCM56640_A0_IBOD_MOOSE_XTP1_SHr_ENUM,
    BCM56640_A0_IBOD_MOOSE_XTP1_TSr_ENUM,
    BCM56640_A0_IBOD_MOOSE_XTP2_CTRLr_ENUM,
    BCM56640_A0_IBOD_MOOSE_XTP2_CTRL_MEMm_ENUM,
    BCM56640_A0_IBOD_MOOSE_XTP2_DATA_MEMm_ENUM,
    BCM56640_A0_IBOD_MOOSE_XTP2_MHr_ENUM,
    BCM56640_A0_IBOD_MOOSE_XTP2_MH_0r_ENUM,
    BCM56640_A0_IBOD_MOOSE_XTP2_MH_1r_ENUM,
    BCM56640_A0_IBOD_MOOSE_XTP2_MH_2r_ENUM,
    BCM56640_A0_IBOD_MOOSE_XTP2_MH_3r_ENUM,
    BCM56640_A0_IBOD_MOOSE_XTP2_SHr_ENUM,
    BCM56640_A0_IBOD_MOOSE_XTP2_TSr_ENUM,
    BCM56640_A0_IBOD_MOOSE_XTP3_CTRLr_ENUM,
    BCM56640_A0_IBOD_MOOSE_XTP3_CTRL_MEMm_ENUM,
    BCM56640_A0_IBOD_MOOSE_XTP3_DATA_MEMm_ENUM,
    BCM56640_A0_IBOD_MOOSE_XTP3_MHr_ENUM,
    BCM56640_A0_IBOD_MOOSE_XTP3_MH_0r_ENUM,
    BCM56640_A0_IBOD_MOOSE_XTP3_MH_1r_ENUM,
    BCM56640_A0_IBOD_MOOSE_XTP3_MH_2r_ENUM,
    BCM56640_A0_IBOD_MOOSE_XTP3_MH_3r_ENUM,
    BCM56640_A0_IBOD_MOOSE_XTP3_SHr_ENUM,
    BCM56640_A0_IBOD_MOOSE_XTP3_TSr_ENUM,
    BCM56640_A0_IBOD_MOOSE_XTP_CTRLr_ENUM,
    BCM56640_A0_IBOD_MOOSE_XTP_SHr_ENUM,
    BCM56640_A0_IBOD_MOOSE_XTP_TSr_ENUM,
    BCM56640_A0_IBOD_XL0_FIFO_ECC_STATUS_INTRr_ENUM,
    BCM56640_A0_IBOD_XL1_FIFO_ECC_STATUS_INTRr_ENUM,
    BCM56640_A0_IBOD_XL_FIFO_ALMOST_FULL_ASSERT_DEASSERT_THRESHOLDr_ENUM,
    BCM56640_A0_IBOD_XL_FIFO_ECC_STATUS_INTRr_ENUM,
    BCM56640_A0_IBOD_XT0_FIFO_ALMOST_FULL_ASSERT_THRESHOLDr_ENUM,
    BCM56640_A0_IBOD_XT0_FIFO_ALMOST_FULL_DEASSERT_THRESHOLDr_ENUM,
    BCM56640_A0_IBOD_XT0_FIFO_ECC_STATUS_INTRr_ENUM,
    BCM56640_A0_IBOD_XT1_FIFO_ALMOST_FULL_ASSERT_THRESHOLDr_ENUM,
    BCM56640_A0_IBOD_XT1_FIFO_ALMOST_FULL_DEASSERT_THRESHOLDr_ENUM,
    BCM56640_A0_IBOD_XT1_FIFO_ECC_STATUS_INTRr_ENUM,
    BCM56640_A0_IBOD_XT2_FIFO_ALMOST_FULL_ASSERT_THRESHOLDr_ENUM,
    BCM56640_A0_IBOD_XT2_FIFO_ALMOST_FULL_DEASSERT_THRESHOLDr_ENUM,
    BCM56640_A0_IBOD_XT2_FIFO_ECC_STATUS_INTRr_ENUM,
    BCM56640_A0_IBOD_XT3_FIFO_ALMOST_FULL_ASSERT_THRESHOLDr_ENUM,
    BCM56640_A0_IBOD_XT3_FIFO_ALMOST_FULL_DEASSERT_THRESHOLDr_ENUM,
    BCM56640_A0_IBOD_XT3_FIFO_ECC_STATUS_INTRr_ENUM,
    BCM56640_A0_IBOD_XT_FIFO_ALMOST_FULL_ASSERT_THRESHOLDr_ENUM,
    BCM56640_A0_IBOD_XT_FIFO_ALMOST_FULL_DEASSERT_THRESHOLDr_ENUM,
    BCM56640_A0_IBOD_XT_FIFO_ECC_STATUS_INTRr_ENUM,
    BCM56640_A0_ICFG_SER_CONTROLr_ENUM,
    BCM56640_A0_ICONTROL_OPCODE_BITMAPm_ENUM,
    BCM56640_A0_ICTRLr_ENUM,
    BCM56640_A0_IE2E_CONTROLr_ENUM,
    BCM56640_A0_IEEE1588_TIME_CONTROLr_ENUM,
    BCM56640_A0_IEEE1588_TIME_FRAC_SEC_LOWERr_ENUM,
    BCM56640_A0_IEEE1588_TIME_FRAC_SEC_UPPERr_ENUM,
    BCM56640_A0_IEEE1588_TIME_FREQ_CONTROLr_ENUM,
    BCM56640_A0_IEEE1588_TIME_LEAP_SEC_CONTROLr_ENUM,
    BCM56640_A0_IEEE1588_TIME_SECr_ENUM,
    BCM56640_A0_IESMIF_ECC_CONTROLr_ENUM,
    BCM56640_A0_IESMIF_MEMORY_CONTROLr_ENUM,
    BCM56640_A0_IESMIF_PARITY_CONTROLr_ENUM,
    BCM56640_A0_IFP_COS_MAPm_ENUM,
    BCM56640_A0_IFP_ING_DVP_2_CONTROLr_ENUM,
    BCM56640_A0_IFP_KEY_CLASSID_SELECTr_ENUM,
    BCM56640_A0_IFP_METER_WRITE_LAST_REFRESH_NUMBERr_ENUM,
    BCM56640_A0_IFP_PARITY_CONTROLr_ENUM,
    BCM56640_A0_IFP_PWR_WATCH_DOG_CONTROLr_ENUM,
    BCM56640_A0_IFP_PWR_WATCH_DOG_STATUSr_ENUM,
    BCM56640_A0_IFP_REDIRECTION_PROFILEm_ENUM,
    BCM56640_A0_IGMP_MLD_PKT_CONTROLr_ENUM,
    BCM56640_A0_IHG_LOOKUPr_ENUM,
    BCM56640_A0_IIPMCr_ENUM,
    BCM56640_A0_IL2L3_BUS_SER_CONTROLr_ENUM,
    BCM56640_A0_IL2LU_SER_CONTROLr_ENUM,
    BCM56640_A0_ILAMAC_DEBUG_COUNTr_ENUM,
    BCM56640_A0_ILAMAC_RX_ALIGNMENT_ERRORS_COUNTr_ENUM,
    BCM56640_A0_ILAMAC_RX_ALIGNMENT_FAILURES_ERRORS_COUNTr_ENUM,
    BCM56640_A0_ILAMAC_RX_BAD_PACKETS_COUNTr_ENUM,
    BCM56640_A0_ILAMAC_RX_BAD_TYPE_ERRORS_COUNTr_ENUM,
    BCM56640_A0_ILAMAC_RX_BURSTMAX_ERRORS_COUNTr_ENUM,
    BCM56640_A0_ILAMAC_RX_BYTES_COUNTr_ENUM,
    BCM56640_A0_ILAMAC_RX_CHANOUTr_ENUM,
    BCM56640_A0_ILAMAC_RX_CHANOUT0r_ENUM,
    BCM56640_A0_ILAMAC_RX_CHANOUT1r_ENUM,
    BCM56640_A0_ILAMAC_RX_CONFIGr_ENUM,
    BCM56640_A0_ILAMAC_RX_CRC_ERRORS_COUNTr_ENUM,
    BCM56640_A0_ILAMAC_RX_DESCRAM_ERRORS_COUNTr_ENUM,
    BCM56640_A0_ILAMAC_RX_FRAMING_ERRORS_COUNTr_ENUM,
    BCM56640_A0_ILAMAC_RX_INTF_INTR0_CLEARr_ENUM,
    BCM56640_A0_ILAMAC_RX_INTF_INTR0_ENABLEr_ENUM,
    BCM56640_A0_ILAMAC_RX_INTF_INTR0_STSr_ENUM,
    BCM56640_A0_ILAMAC_RX_INTF_INTR1_CLEARr_ENUM,
    BCM56640_A0_ILAMAC_RX_INTF_INTR1_ENABLEr_ENUM,
    BCM56640_A0_ILAMAC_RX_INTF_INTR1_STSr_ENUM,
    BCM56640_A0_ILAMAC_RX_INTF_INTR_CLEARr_ENUM,
    BCM56640_A0_ILAMAC_RX_INTF_INTR_ENABLEr_ENUM,
    BCM56640_A0_ILAMAC_RX_INTF_STATE0r_ENUM,
    BCM56640_A0_ILAMAC_RX_INTF_STATE1r_ENUM,
    BCM56640_A0_ILAMAC_RX_LANE_CRC_ERRORS_COUNTr_ENUM,
    BCM56640_A0_ILAMAC_RX_LANE_INTR0_CLEARr_ENUM,
    BCM56640_A0_ILAMAC_RX_LANE_INTR0_ENABLEr_ENUM,
    BCM56640_A0_ILAMAC_RX_LANE_INTR0_STSr_ENUM,
    BCM56640_A0_ILAMAC_RX_LANE_INTR1_CLEARr_ENUM,
    BCM56640_A0_ILAMAC_RX_LANE_INTR1_ENABLEr_ENUM,
    BCM56640_A0_ILAMAC_RX_LANE_INTR1_STSr_ENUM,
    BCM56640_A0_ILAMAC_RX_LANE_INTR2_CLEARr_ENUM,
    BCM56640_A0_ILAMAC_RX_LANE_INTR2_ENABLEr_ENUM,
    BCM56640_A0_ILAMAC_RX_LANE_INTR2_STSr_ENUM,
    BCM56640_A0_ILAMAC_RX_LANE_INTR3_CLEARr_ENUM,
    BCM56640_A0_ILAMAC_RX_LANE_INTR3_ENABLEr_ENUM,
    BCM56640_A0_ILAMAC_RX_LANE_INTR3_STSr_ENUM,
    BCM56640_A0_ILAMAC_RX_LANE_INTR_CLEARr_ENUM,
    BCM56640_A0_ILAMAC_RX_LANE_INTR_ENABLEr_ENUM,
    BCM56640_A0_ILAMAC_RX_LANE_STATEr_ENUM,
    BCM56640_A0_ILAMAC_RX_PACKETS_COUNTr_ENUM,
    BCM56640_A0_ILAMAC_RX_WORD_SYNC_ERRORS_COUNTr_ENUM,
    BCM56640_A0_ILAMAC_TX_BYTES_COUNTr_ENUM,
    BCM56640_A0_ILAMAC_TX_CONFIG0r_ENUM,
    BCM56640_A0_ILAMAC_TX_CONFIG1r_ENUM,
    BCM56640_A0_ILAMAC_TX_CONFIG2r_ENUM,
    BCM56640_A0_ILAMAC_TX_CONFIG3r_ENUM,
    BCM56640_A0_ILAMAC_TX_CONFIG4r_ENUM,
    BCM56640_A0_ILAMAC_TX_CONFIG5r_ENUM,
    BCM56640_A0_ILAMAC_TX_INTF_STATEr_ENUM,
    BCM56640_A0_ILAMAC_TX_INTR_CLEARr_ENUM,
    BCM56640_A0_ILAMAC_TX_INTR_ENABLEr_ENUM,
    BCM56640_A0_ILAMAC_TX_INTR_STSr_ENUM,
    BCM56640_A0_ILAMAC_TX_PACKETS_COUNTr_ENUM,
    BCM56640_A0_ILPM_SER_CONTROLr_ENUM,
    BCM56640_A0_ILTOMCr_ENUM,
    BCM56640_A0_IMIRROR_BITMAPm_ENUM,
    BCM56640_A0_IMPLS_SER_CONTROLr_ENUM,
    BCM56640_A0_IMRP4r_ENUM,
    BCM56640_A0_IMRP6r_ENUM,
    BCM56640_A0_IM_MTP_INDEXm_ENUM,
    BCM56640_A0_ING_1588_INGRESS_CTRLm_ENUM,
    BCM56640_A0_ING_1588_PARSING_CONTROLr_ENUM,
    BCM56640_A0_ING_1588OMPLSr_ENUM,
    BCM56640_A0_ING_CONFIG_64r_ENUM,
    BCM56640_A0_ING_COS_MODEr_ENUM,
    BCM56640_A0_ING_DVP_2_TABLEm_ENUM,
    BCM56640_A0_ING_DVP_TABLEm_ENUM,
    BCM56640_A0_ING_EGRMSKBMAPm_ENUM,
    BCM56640_A0_ING_EN_EFILTER_BITMAPm_ENUM,
    BCM56640_A0_ING_EVENT_DEBUGr_ENUM,
    BCM56640_A0_ING_EVENT_DEBUG_2r_ENUM,
    BCM56640_A0_ING_FCOE_ETHERTYPEr_ENUM,
    BCM56640_A0_ING_FLEX_CTR_COUNTER_TABLE_0m_ENUM,
    BCM56640_A0_ING_FLEX_CTR_COUNTER_TABLE_1m_ENUM,
    BCM56640_A0_ING_FLEX_CTR_COUNTER_TABLE_10m_ENUM,
    BCM56640_A0_ING_FLEX_CTR_COUNTER_TABLE_11m_ENUM,
    BCM56640_A0_ING_FLEX_CTR_COUNTER_TABLE_12m_ENUM,
    BCM56640_A0_ING_FLEX_CTR_COUNTER_TABLE_13m_ENUM,
    BCM56640_A0_ING_FLEX_CTR_COUNTER_TABLE_14m_ENUM,
    BCM56640_A0_ING_FLEX_CTR_COUNTER_TABLE_15m_ENUM,
    BCM56640_A0_ING_FLEX_CTR_COUNTER_TABLE_2m_ENUM,
    BCM56640_A0_ING_FLEX_CTR_COUNTER_TABLE_3m_ENUM,
    BCM56640_A0_ING_FLEX_CTR_COUNTER_TABLE_4m_ENUM,
    BCM56640_A0_ING_FLEX_CTR_COUNTER_TABLE_5m_ENUM,
    BCM56640_A0_ING_FLEX_CTR_COUNTER_TABLE_6m_ENUM,
    BCM56640_A0_ING_FLEX_CTR_COUNTER_TABLE_7m_ENUM,
    BCM56640_A0_ING_FLEX_CTR_COUNTER_TABLE_8m_ENUM,
    BCM56640_A0_ING_FLEX_CTR_COUNTER_TABLE_9m_ENUM,
    BCM56640_A0_ING_FLEX_CTR_COUNTER_TABLE_CONTROL_0r_ENUM,
    BCM56640_A0_ING_FLEX_CTR_COUNTER_TABLE_CONTROL_1r_ENUM,
    BCM56640_A0_ING_FLEX_CTR_COUNTER_TABLE_CONTROL_10r_ENUM,
    BCM56640_A0_ING_FLEX_CTR_COUNTER_TABLE_CONTROL_11r_ENUM,
    BCM56640_A0_ING_FLEX_CTR_COUNTER_TABLE_CONTROL_12r_ENUM,
    BCM56640_A0_ING_FLEX_CTR_COUNTER_TABLE_CONTROL_13r_ENUM,
    BCM56640_A0_ING_FLEX_CTR_COUNTER_TABLE_CONTROL_14r_ENUM,
    BCM56640_A0_ING_FLEX_CTR_COUNTER_TABLE_CONTROL_15r_ENUM,
    BCM56640_A0_ING_FLEX_CTR_COUNTER_TABLE_CONTROL_2r_ENUM,
    BCM56640_A0_ING_FLEX_CTR_COUNTER_TABLE_CONTROL_3r_ENUM,
    BCM56640_A0_ING_FLEX_CTR_COUNTER_TABLE_CONTROL_4r_ENUM,
    BCM56640_A0_ING_FLEX_CTR_COUNTER_TABLE_CONTROL_5r_ENUM,
    BCM56640_A0_ING_FLEX_CTR_COUNTER_TABLE_CONTROL_6r_ENUM,
    BCM56640_A0_ING_FLEX_CTR_COUNTER_TABLE_CONTROL_7r_ENUM,
    BCM56640_A0_ING_FLEX_CTR_COUNTER_TABLE_CONTROL_8r_ENUM,
    BCM56640_A0_ING_FLEX_CTR_COUNTER_TABLE_CONTROL_9r_ENUM,
    BCM56640_A0_ING_FLEX_CTR_COUNTER_UPDATE_CONTROL_0r_ENUM,
    BCM56640_A0_ING_FLEX_CTR_COUNTER_UPDATE_CONTROL_1r_ENUM,
    BCM56640_A0_ING_FLEX_CTR_COUNTER_UPDATE_CONTROL_10r_ENUM,
    BCM56640_A0_ING_FLEX_CTR_COUNTER_UPDATE_CONTROL_11r_ENUM,
    BCM56640_A0_ING_FLEX_CTR_COUNTER_UPDATE_CONTROL_12r_ENUM,
    BCM56640_A0_ING_FLEX_CTR_COUNTER_UPDATE_CONTROL_13r_ENUM,
    BCM56640_A0_ING_FLEX_CTR_COUNTER_UPDATE_CONTROL_14r_ENUM,
    BCM56640_A0_ING_FLEX_CTR_COUNTER_UPDATE_CONTROL_15r_ENUM,
    BCM56640_A0_ING_FLEX_CTR_COUNTER_UPDATE_CONTROL_2r_ENUM,
    BCM56640_A0_ING_FLEX_CTR_COUNTER_UPDATE_CONTROL_3r_ENUM,
    BCM56640_A0_ING_FLEX_CTR_COUNTER_UPDATE_CONTROL_4r_ENUM,
    BCM56640_A0_ING_FLEX_CTR_COUNTER_UPDATE_CONTROL_5r_ENUM,
    BCM56640_A0_ING_FLEX_CTR_COUNTER_UPDATE_CONTROL_6r_ENUM,
    BCM56640_A0_ING_FLEX_CTR_COUNTER_UPDATE_CONTROL_7r_ENUM,
    BCM56640_A0_ING_FLEX_CTR_COUNTER_UPDATE_CONTROL_8r_ENUM,
    BCM56640_A0_ING_FLEX_CTR_COUNTER_UPDATE_CONTROL_9r_ENUM,
    BCM56640_A0_ING_FLEX_CTR_OFFSET_TABLE_0m_ENUM,
    BCM56640_A0_ING_FLEX_CTR_OFFSET_TABLE_1m_ENUM,
    BCM56640_A0_ING_FLEX_CTR_OFFSET_TABLE_10m_ENUM,
    BCM56640_A0_ING_FLEX_CTR_OFFSET_TABLE_11m_ENUM,
    BCM56640_A0_ING_FLEX_CTR_OFFSET_TABLE_12m_ENUM,
    BCM56640_A0_ING_FLEX_CTR_OFFSET_TABLE_13m_ENUM,
    BCM56640_A0_ING_FLEX_CTR_OFFSET_TABLE_14m_ENUM,
    BCM56640_A0_ING_FLEX_CTR_OFFSET_TABLE_15m_ENUM,
    BCM56640_A0_ING_FLEX_CTR_OFFSET_TABLE_2m_ENUM,
    BCM56640_A0_ING_FLEX_CTR_OFFSET_TABLE_3m_ENUM,
    BCM56640_A0_ING_FLEX_CTR_OFFSET_TABLE_4m_ENUM,
    BCM56640_A0_ING_FLEX_CTR_OFFSET_TABLE_5m_ENUM,
    BCM56640_A0_ING_FLEX_CTR_OFFSET_TABLE_6m_ENUM,
    BCM56640_A0_ING_FLEX_CTR_OFFSET_TABLE_7m_ENUM,
    BCM56640_A0_ING_FLEX_CTR_OFFSET_TABLE_8m_ENUM,
    BCM56640_A0_ING_FLEX_CTR_OFFSET_TABLE_9m_ENUM,
    BCM56640_A0_ING_FLEX_CTR_OFFSET_TABLE_CONTROL_0r_ENUM,
    BCM56640_A0_ING_FLEX_CTR_OFFSET_TABLE_CONTROL_1r_ENUM,
    BCM56640_A0_ING_FLEX_CTR_OFFSET_TABLE_CONTROL_10r_ENUM,
    BCM56640_A0_ING_FLEX_CTR_OFFSET_TABLE_CONTROL_11r_ENUM,
    BCM56640_A0_ING_FLEX_CTR_OFFSET_TABLE_CONTROL_12r_ENUM,
    BCM56640_A0_ING_FLEX_CTR_OFFSET_TABLE_CONTROL_13r_ENUM,
    BCM56640_A0_ING_FLEX_CTR_OFFSET_TABLE_CONTROL_14r_ENUM,
    BCM56640_A0_ING_FLEX_CTR_OFFSET_TABLE_CONTROL_15r_ENUM,
    BCM56640_A0_ING_FLEX_CTR_OFFSET_TABLE_CONTROL_2r_ENUM,
    BCM56640_A0_ING_FLEX_CTR_OFFSET_TABLE_CONTROL_3r_ENUM,
    BCM56640_A0_ING_FLEX_CTR_OFFSET_TABLE_CONTROL_4r_ENUM,
    BCM56640_A0_ING_FLEX_CTR_OFFSET_TABLE_CONTROL_5r_ENUM,
    BCM56640_A0_ING_FLEX_CTR_OFFSET_TABLE_CONTROL_6r_ENUM,
    BCM56640_A0_ING_FLEX_CTR_OFFSET_TABLE_CONTROL_7r_ENUM,
    BCM56640_A0_ING_FLEX_CTR_OFFSET_TABLE_CONTROL_8r_ENUM,
    BCM56640_A0_ING_FLEX_CTR_OFFSET_TABLE_CONTROL_9r_ENUM,
    BCM56640_A0_ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_0r_ENUM,
    BCM56640_A0_ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_1r_ENUM,
    BCM56640_A0_ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_10r_ENUM,
    BCM56640_A0_ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_11r_ENUM,
    BCM56640_A0_ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_12r_ENUM,
    BCM56640_A0_ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_13r_ENUM,
    BCM56640_A0_ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_14r_ENUM,
    BCM56640_A0_ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_15r_ENUM,
    BCM56640_A0_ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_2r_ENUM,
    BCM56640_A0_ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_3r_ENUM,
    BCM56640_A0_ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_4r_ENUM,
    BCM56640_A0_ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_5r_ENUM,
    BCM56640_A0_ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_6r_ENUM,
    BCM56640_A0_ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_7r_ENUM,
    BCM56640_A0_ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_8r_ENUM,
    BCM56640_A0_ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_9r_ENUM,
    BCM56640_A0_ING_FLEX_CTR_PKT_PRI_MAPm_ENUM,
    BCM56640_A0_ING_FLEX_CTR_PKT_RES_MAPm_ENUM,
    BCM56640_A0_ING_FLEX_CTR_PORT_MAPm_ENUM,
    BCM56640_A0_ING_FLEX_CTR_PRI_CNG_MAPm_ENUM,
    BCM56640_A0_ING_FLEX_CTR_TOS_MAPm_ENUM,
    BCM56640_A0_ING_GTP_CONTROLr_ENUM,
    BCM56640_A0_ING_HBFC_CNM_ETHERTYPEr_ENUM,
    BCM56640_A0_ING_HBFC_CNTAG_ETHERTYPEr_ENUM,
    BCM56640_A0_ING_HIGIG_TRUNK_OVERRIDE_PROFILEm_ENUM,
    BCM56640_A0_ING_HW_RESET_CONTROL_1r_ENUM,
    BCM56640_A0_ING_HW_RESET_CONTROL_2r_ENUM,
    BCM56640_A0_ING_ICNM_IDr_ENUM,
    BCM56640_A0_ING_ICNM_MACDA_LSr_ENUM,
    BCM56640_A0_ING_ICNM_MACDA_MSr_ENUM,
    BCM56640_A0_ING_ICNM_MACSA_LSr_ENUM,
    BCM56640_A0_ING_ICNM_MACSA_MSr_ENUM,
    BCM56640_A0_ING_IPFIX_CONFIGr_ENUM,
    BCM56640_A0_ING_IPFIX_CURRENT_TIMEr_ENUM,
    BCM56640_A0_ING_IPFIX_DBG_CONTROLr_ENUM,
    BCM56640_A0_ING_IPFIX_DSCP_XLATE_TABLEm_ENUM,
    BCM56640_A0_ING_IPFIX_EOP_BUFFERm_ENUM,
    BCM56640_A0_ING_IPFIX_EXPORT_FIFOm_ENUM,
    BCM56640_A0_ING_IPFIX_EXPORT_FIFO_COUNTERr_ENUM,
    BCM56640_A0_ING_IPFIX_EXPORT_FIFO_READ_PTRr_ENUM,
    BCM56640_A0_ING_IPFIX_EXPORT_FIFO_WRITE_PTRr_ENUM,
    BCM56640_A0_ING_IPFIX_FLOW_RATE_CONTROLr_ENUM,
    BCM56640_A0_ING_IPFIX_FLOW_RATE_METER_TABLEm_ENUM,
    BCM56640_A0_ING_IPFIX_HASH_CONTROLr_ENUM,
    BCM56640_A0_ING_IPFIX_IPV4_MASK_SET_Am_ENUM,
    BCM56640_A0_ING_IPFIX_IPV4_MASK_SET_Bm_ENUM,
    BCM56640_A0_ING_IPFIX_IPV6_MASK_SET_Am_ENUM,
    BCM56640_A0_ING_IPFIX_IPV6_MASK_SET_Bm_ENUM,
    BCM56640_A0_ING_IPFIX_MAXIMUM_IDLE_AGE_SETr_ENUM,
    BCM56640_A0_ING_IPFIX_MAXIMUM_LIVE_TIME_SETr_ENUM,
    BCM56640_A0_ING_IPFIX_MINIMUM_LIVE_TIME_SETr_ENUM,
    BCM56640_A0_ING_IPFIX_MIRROR_CONTROL_64r_ENUM,
    BCM56640_A0_ING_IPFIX_MISSED_BUCKET_FULL_COUNTr_ENUM,
    BCM56640_A0_ING_IPFIX_MISSED_EXPORT_FULL_COUNTr_ENUM,
    BCM56640_A0_ING_IPFIX_MISSED_PORT_LIMIT_COUNTr_ENUM,
    BCM56640_A0_ING_IPFIX_PDA_CONTROLr_ENUM,
    BCM56640_A0_ING_IPFIX_PORT_CONFIGr_ENUM,
    BCM56640_A0_ING_IPFIX_PORT_LIMIT_STATUSr_ENUM,
    BCM56640_A0_ING_IPFIX_PORT_RECORD_COUNTr_ENUM,
    BCM56640_A0_ING_IPFIX_PORT_RECORD_LIMIT_SETr_ENUM,
    BCM56640_A0_ING_IPFIX_PORT_SAMPLING_COUNTERr_ENUM,
    BCM56640_A0_ING_IPFIX_PROFILEm_ENUM,
    BCM56640_A0_ING_IPFIX_RAM_CONTROLr_ENUM,
    BCM56640_A0_ING_IPFIX_SAMPLING_LIMIT_SETr_ENUM,
    BCM56640_A0_ING_IPFIX_SER_CONTROLr_ENUM,
    BCM56640_A0_ING_IPFIX_SESSION_TABLEm_ENUM,
    BCM56640_A0_ING_L2_TUNNEL_PARSE_CONTROLr_ENUM,
    BCM56640_A0_ING_L3_NEXT_HOPm_ENUM,
    BCM56640_A0_ING_L3_NEXT_HOP_ATTRIBUTE_1m_ENUM,
    BCM56640_A0_ING_L3_NEXT_HOP_ATTRIBUTE_1_INDEXm_ENUM,
    BCM56640_A0_ING_MIRROR_COS_CONTROLr_ENUM,
    BCM56640_A0_ING_MISC_CONFIGr_ENUM,
    BCM56640_A0_ING_MISC_CONFIG2r_ENUM,
    BCM56640_A0_ING_MISC_PORT_CONFIGr_ENUM,
    BCM56640_A0_ING_MODMAP_CTRLr_ENUM,
    BCM56640_A0_ING_MOD_MAP_TABLEm_ENUM,
    BCM56640_A0_ING_MPLS_EXP_MAPPINGm_ENUM,
    BCM56640_A0_ING_MPLS_INNER_TPIDr_ENUM,
    BCM56640_A0_ING_MPLS_TPIDr_ENUM,
    BCM56640_A0_ING_MPLS_TPID_0r_ENUM,
    BCM56640_A0_ING_MPLS_TPID_1r_ENUM,
    BCM56640_A0_ING_MPLS_TPID_2r_ENUM,
    BCM56640_A0_ING_MPLS_TPID_3r_ENUM,
    BCM56640_A0_ING_NIV_CONFIGr_ENUM,
    BCM56640_A0_ING_NIV_RX_FRAMES_ERROR_DROPr_ENUM,
    BCM56640_A0_ING_NIV_RX_FRAMES_FORWARDING_DROPr_ENUM,
    BCM56640_A0_ING_NIV_RX_FRAMES_VLAN_TAGGEDr_ENUM,
    BCM56640_A0_ING_NLF_PORT_MAPm_ENUM,
    BCM56640_A0_ING_OUTER_DOT1P_MAPPING_TABLEm_ENUM,
    BCM56640_A0_ING_OUTER_TPIDr_ENUM,
    BCM56640_A0_ING_OUTER_TPID_0r_ENUM,
    BCM56640_A0_ING_OUTER_TPID_1r_ENUM,
    BCM56640_A0_ING_OUTER_TPID_2r_ENUM,
    BCM56640_A0_ING_OUTER_TPID_3r_ENUM,
    BCM56640_A0_ING_PHYS_TO_LOGIC_MAPm_ENUM,
    BCM56640_A0_ING_PORT_THROTTLE_CFGr_ENUM,
    BCM56640_A0_ING_PORT_THROTTLE_ENABLEm_ENUM,
    BCM56640_A0_ING_PRI_CNG_MAPm_ENUM,
    BCM56640_A0_ING_PW_TERM_SEQ_NUMm_ENUM,
    BCM56640_A0_ING_QCN_CNM_ETHERTYPEr_ENUM,
    BCM56640_A0_ING_QCN_CNTAG_ETHERTYPEr_ENUM,
    BCM56640_A0_ING_Q_BEGINr_ENUM,
    BCM56640_A0_ING_ROUTED_INT_PRI_MAPPINGm_ENUM,
    BCM56640_A0_ING_SCTP_CONTROLr_ENUM,
    BCM56640_A0_ING_SERVICE_PRI_MAPm_ENUM,
    BCM56640_A0_ING_SER_FIFOm_ENUM,
    BCM56640_A0_ING_SER_FIFO_CTRLr_ENUM,
    BCM56640_A0_ING_SVM_CONTROLr_ENUM,
    BCM56640_A0_ING_SVM_MACROFLOW_INDEX_TABLE_CONTROLr_ENUM,
    BCM56640_A0_ING_SVM_METER_TABLE_CONTROLr_ENUM,
    BCM56640_A0_ING_SVM_METER_TABLE_PDAr_ENUM,
    BCM56640_A0_ING_SVM_OFFSET_TABLE_CONTROLr_ENUM,
    BCM56640_A0_ING_SVM_PKT_ATTR_SELECTOR_KEYr_ENUM,
    BCM56640_A0_ING_SVM_PKT_ATTR_SELECTOR_KEY_0r_ENUM,
    BCM56640_A0_ING_SVM_PKT_ATTR_SELECTOR_KEY_1r_ENUM,
    BCM56640_A0_ING_SVM_PKT_ATTR_SELECTOR_KEY_2r_ENUM,
    BCM56640_A0_ING_SVM_PKT_ATTR_SELECTOR_KEY_3r_ENUM,
    BCM56640_A0_ING_SVM_PKT_PRI_MAPm_ENUM,
    BCM56640_A0_ING_SVM_PKT_RES_MAPm_ENUM,
    BCM56640_A0_ING_SVM_POLICY_TABLE_CONTROLr_ENUM,
    BCM56640_A0_ING_SVM_PORT_MAPm_ENUM,
    BCM56640_A0_ING_SVM_PRI_CNG_MAPm_ENUM,
    BCM56640_A0_ING_SVM_TOS_MAPm_ENUM,
    BCM56640_A0_ING_SYS_RSVD_VIDr_ENUM,
    BCM56640_A0_ING_TRILL_ADJACENCYr_ENUM,
    BCM56640_A0_ING_TRILL_PARSE_CONTROLm_ENUM,
    BCM56640_A0_ING_TRILL_PAYLOAD_PARSE_CONTROLm_ENUM,
    BCM56640_A0_ING_TRILL_RX_ACCESS_PORT_TRILL_PKTS_DISCARDEDr_ENUM,
    BCM56640_A0_ING_TRILL_RX_NETWORK_PORT_NON_TRILL_PKTS_DISCARDEDr_ENUM,
    BCM56640_A0_ING_TRILL_RX_PKTSr_ENUM,
    BCM56640_A0_ING_UNTAGGED_PHBm_ENUM,
    BCM56640_A0_ING_VLAN_RANGEm_ENUM,
    BCM56640_A0_ING_VLAN_TAG_ACTION_PROFILEm_ENUM,
    BCM56640_A0_ING_VOQFC_IDr_ENUM,
    BCM56640_A0_ING_VOQFC_MACDA_LSr_ENUM,
    BCM56640_A0_ING_VOQFC_MACDA_MSr_ENUM,
    BCM56640_A0_ING_WESP_PROTO_CONTROLr_ENUM,
    BCM56640_A0_INITIAL_ING_L3_NEXT_HOPm_ENUM,
    BCM56640_A0_INITIAL_L3_ECMPm_ENUM,
    BCM56640_A0_INITIAL_L3_ECMP_GROUPm_ENUM,
    BCM56640_A0_INITIAL_PROT_GROUP_TABLEm_ENUM,
    BCM56640_A0_INITIAL_PROT_NHI_TABLEm_ENUM,
    BCM56640_A0_INPUT_PORT_RX_ENABLE_64r_ENUM,
    BCM56640_A0_INTFI_CFGr_ENUM,
    BCM56640_A0_INTFI_OOBFC_MSG_RX_FAILED_CNTr_ENUM,
    BCM56640_A0_INTFO_FCN_ENr_ENUM,
    BCM56640_A0_INTFO_HW_UPDATE_DISr_ENUM,
    BCM56640_A0_INTFO_OOBFC_MSG_RX_FAILED_CNTr_ENUM,
    BCM56640_A0_INTFO_QCN_SRAM_TMr_ENUM,
    BCM56640_A0_IP0_INTR_ENABLEr_ENUM,
    BCM56640_A0_IP0_INTR_STATUSr_ENUM,
    BCM56640_A0_IP2_INTR_ENABLE_2r_ENUM,
    BCM56640_A0_IP2_INTR_STATUS_2r_ENUM,
    BCM56640_A0_IPARS_SER_CONTROLr_ENUM,
    BCM56640_A0_IPFIX_AGE_CONTROLr_ENUM,
    BCM56640_A0_IPV4_IN_IPV6_PREFIX_MATCH_TABLEm_ENUM,
    BCM56640_A0_IPV6_MIN_FRAG_SIZEr_ENUM,
    BCM56640_A0_IP_TO_AXP_CREDIT_TRANSFERr_ENUM,
    BCM56640_A0_IP_TO_CMICM_CREDIT_TRANSFERr_ENUM,
    BCM56640_A0_IRSEL1_RMEP_PDA_CONTROLr_ENUM,
    BCM56640_A0_IRSEL1_SER_CONTROLr_ENUM,
    BCM56640_A0_IRSEL2_IPMC_PDA_CONTROLr_ENUM,
    BCM56640_A0_IRSEL2_NEXT_HOP_PDA_CONTROLr_ENUM,
    BCM56640_A0_IRSEL2_SER_CONTROLr_ENUM,
    BCM56640_A0_ISM_HW_RESET_CONTROL_0r_ENUM,
    BCM56640_A0_ISM_HW_RESET_CONTROL_1r_ENUM,
    BCM56640_A0_ISM_INTRr_ENUM,
    BCM56640_A0_ISM_INTR_MASKr_ENUM,
    BCM56640_A0_ISM_SER_FIFOm_ENUM,
    BCM56640_A0_ISM_SER_FIFO_CTRLr_ENUM,
    BCM56640_A0_ISW1_SER_CONTROLr_ENUM,
    BCM56640_A0_ISW2_SER_CONTROL_0r_ENUM,
    BCM56640_A0_ISW2_SER_CONTROL_1r_ENUM,
    BCM56640_A0_IUNHGIr_ENUM,
    BCM56640_A0_IUNKOPCr_ENUM,
    BCM56640_A0_IVLAN_SER_CONTROLr_ENUM,
    BCM56640_A0_IVXLT_SER_CONTROLr_ENUM,
    BCM56640_A0_KNOWN_MCAST_BLOCK_MASKm_ENUM,
    BCM56640_A0_L0_COSWEIGHTSr_ENUM,
    BCM56640_A0_L0_WERRCOUNTr_ENUM,
    BCM56640_A0_L2GRE_CONTROLr_ENUM,
    BCM56640_A0_L2GRE_DEFAULT_SVPr_ENUM,
    BCM56640_A0_L2MCm_ENUM,
    BCM56640_A0_L2_BULKm_ENUM,
    BCM56640_A0_L2_BULK_CONTROLr_ENUM,
    BCM56640_A0_L2_BULK_KEY_TYPE_PORT_Ar_ENUM,
    BCM56640_A0_L2_BULK_KEY_TYPE_PORT_Br_ENUM,
    BCM56640_A0_L2_BULK_MATCH_PORT_Ar_ENUM,
    BCM56640_A0_L2_BULK_MATCH_PORT_Br_ENUM,
    BCM56640_A0_L2_BULK_MATCH_VLANS_PORT_Am_ENUM,
    BCM56640_A0_L2_BULK_MATCH_VLANS_PORT_Bm_ENUM,
    BCM56640_A0_L2_ENTRY_1m_ENUM,
    BCM56640_A0_L2_ENTRY_1_HIT_ONLYm_ENUM,
    BCM56640_A0_L2_ENTRY_2m_ENUM,
    BCM56640_A0_L2_ENTRY_2_HIT_ONLYm_ENUM,
    BCM56640_A0_L2_MOD_FIFOm_ENUM,
    BCM56640_A0_L2_MOD_FIFO_CLAIM_AVAILr_ENUM,
    BCM56640_A0_L2_MOD_FIFO_CNTr_ENUM,
    BCM56640_A0_L2_MOD_FIFO_ENABLEr_ENUM,
    BCM56640_A0_L2_MOD_FIFO_MEMORY_CONTROL_0r_ENUM,
    BCM56640_A0_L2_MOD_FIFO_PARITY_CONTROLr_ENUM,
    BCM56640_A0_L2_MOD_FIFO_RD_PTRr_ENUM,
    BCM56640_A0_L2_MOD_FIFO_WR_PTRr_ENUM,
    BCM56640_A0_L2_USER_ENTRYm_ENUM,
    BCM56640_A0_L2_USER_ENTRY_CAM_BIST_CONFIGr_ENUM,
    BCM56640_A0_L2_USER_ENTRY_CAM_BIST_DBGCTRLr_ENUM,
    BCM56640_A0_L2_USER_ENTRY_CAM_BIST_DBG_DATAr_ENUM,
    BCM56640_A0_L2_USER_ENTRY_CAM_BIST_STATUSr_ENUM,
    BCM56640_A0_L2_USER_ENTRY_CAM_DBGCTRLr_ENUM,
    BCM56640_A0_L2_USER_ENTRY_DATA_DBGCTRLr_ENUM,
    BCM56640_A0_L2_USER_ENTRY_DATA_ONLYm_ENUM,
    BCM56640_A0_L2_USER_ENTRY_ONLYm_ENUM,
    BCM56640_A0_L3_DEFIPm_ENUM,
    BCM56640_A0_L3_DEFIP_CAM_BIST_CONFIGr_ENUM,
    BCM56640_A0_L3_DEFIP_CAM_BIST_DBGCTRLr_ENUM,
    BCM56640_A0_L3_DEFIP_CAM_BIST_DBG_DATAr_ENUM,
    BCM56640_A0_L3_DEFIP_CAM_BIST_STATUSr_ENUM,
    BCM56640_A0_L3_DEFIP_CAM_DBGCTRL0r_ENUM,
    BCM56640_A0_L3_DEFIP_CAM_DBGCTRL1r_ENUM,
    BCM56640_A0_L3_DEFIP_CAM_DBGCTRL2r_ENUM,
    BCM56640_A0_L3_DEFIP_CAM_DBGCTRL3r_ENUM,
    BCM56640_A0_L3_DEFIP_CAM_DBGCTRL4r_ENUM,
    BCM56640_A0_L3_DEFIP_CAM_DBGCTRL5r_ENUM,
    BCM56640_A0_L3_DEFIP_CAM_ENABLEr_ENUM,
    BCM56640_A0_L3_DEFIP_DATA_DBGCTRL_0r_ENUM,
    BCM56640_A0_L3_DEFIP_DATA_DBGCTRL_1r_ENUM,
    BCM56640_A0_L3_DEFIP_DATA_ONLYm_ENUM,
    BCM56640_A0_L3_DEFIP_DATA_PDA_CONTROLr_ENUM,
    BCM56640_A0_L3_DEFIP_DATA_PDA_CONTROL_0r_ENUM,
    BCM56640_A0_L3_DEFIP_DATA_PDA_CONTROL_1r_ENUM,
    BCM56640_A0_L3_DEFIP_HIT_ONLYm_ENUM,
    BCM56640_A0_L3_DEFIP_KEY_SELr_ENUM,
    BCM56640_A0_L3_DEFIP_ONLYm_ENUM,
    BCM56640_A0_L3_DEFIP_PAIR_128m_ENUM,
    BCM56640_A0_L3_DEFIP_PAIR_128_DATA_ONLYm_ENUM,
    BCM56640_A0_L3_DEFIP_PAIR_128_HIT_ONLYm_ENUM,
    BCM56640_A0_L3_DEFIP_PAIR_128_ONLYm_ENUM,
    BCM56640_A0_L3_DEFIP_RPF_CONTROLr_ENUM,
    BCM56640_A0_L3_ECMPm_ENUM,
    BCM56640_A0_L3_ECMP_COUNTm_ENUM,
    BCM56640_A0_L3_ENTRY_1m_ENUM,
    BCM56640_A0_L3_ENTRY_1_HIT_ONLYm_ENUM,
    BCM56640_A0_L3_ENTRY_2m_ENUM,
    BCM56640_A0_L3_ENTRY_2_HIT_ONLYm_ENUM,
    BCM56640_A0_L3_ENTRY_4m_ENUM,
    BCM56640_A0_L3_ENTRY_4_HIT_ONLYm_ENUM,
    BCM56640_A0_L3_IIFm_ENUM,
    BCM56640_A0_L3_IIF_PDA_CONTROLr_ENUM,
    BCM56640_A0_L3_IPMCm_ENUM,
    BCM56640_A0_L3_IPMC_1m_ENUM,
    BCM56640_A0_L3_IPMC_REMAPm_ENUM,
    BCM56640_A0_L3_TUNNELm_ENUM,
    BCM56640_A0_L3_TUNNEL_CAM_BIST_CONFIGr_ENUM,
    BCM56640_A0_L3_TUNNEL_CAM_BIST_DBG_DATAr_ENUM,
    BCM56640_A0_L3_TUNNEL_CAM_BIST_STATUSr_ENUM,
    BCM56640_A0_L3_TUNNEL_CAM_DBGCTRLr_ENUM,
    BCM56640_A0_LAG_FAILOVER_CONFIGr_ENUM,
    BCM56640_A0_LAG_FAILOVER_RATE_LIMITERr_ENUM,
    BCM56640_A0_LAG_FAILOVER_STATUSr_ENUM,
    BCM56640_A0_LEARN_CONTROLr_ENUM,
    BCM56640_A0_LEARN_FIFO_ECC_CONTROLr_ENUM,
    BCM56640_A0_LINK_STATUSm_ENUM,
    BCM56640_A0_LLS_ACTIVATION_EVENT_SEENr_ENUM,
    BCM56640_A0_LLS_ASF_CREDIT_HIGH_THRESHOLD_FOR_PORTS_32_37r_ENUM,
    BCM56640_A0_LLS_ASF_CREDIT_HIGH_THRESHOLD_FOR_PORTS_38_43r_ENUM,
    BCM56640_A0_LLS_ASF_CREDIT_HIGH_THRESHOLD_FOR_PORTS_44_49r_ENUM,
    BCM56640_A0_LLS_ASF_CREDIT_HIGH_THRESHOLD_FOR_PORTS_50_55r_ENUM,
    BCM56640_A0_LLS_ASF_CREDIT_THRESHOLD_FOR_PORTSr_ENUM,
    BCM56640_A0_LLS_ASF_CREDIT_THRESHOLD_FOR_PORTS_15_8r_ENUM,
    BCM56640_A0_LLS_ASF_CREDIT_THRESHOLD_FOR_PORTS_23_16r_ENUM,
    BCM56640_A0_LLS_ASF_CREDIT_THRESHOLD_FOR_PORTS_31_24r_ENUM,
    BCM56640_A0_LLS_ASF_CREDIT_THRESHOLD_FOR_PORTS_39_32r_ENUM,
    BCM56640_A0_LLS_ASF_CREDIT_THRESHOLD_FOR_PORTS_47_40r_ENUM,
    BCM56640_A0_LLS_ASF_CREDIT_THRESHOLD_FOR_PORTS_55_48r_ENUM,
    BCM56640_A0_LLS_ASF_CREDIT_THRESHOLD_FOR_PORTS_63_56r_ENUM,
    BCM56640_A0_LLS_ASF_CREDIT_THRESHOLD_FOR_PORTS_7_0r_ENUM,
    BCM56640_A0_LLS_AXP_PORT_56_CFG_WEIGHTr_ENUM,
    BCM56640_A0_LLS_AXP_PORT_57_CFG_WEIGHTr_ENUM,
    BCM56640_A0_LLS_AXP_PORT_58_CFG_WEIGHTr_ENUM,
    BCM56640_A0_LLS_AXP_PORT_61_CFG_WEIGHTr_ENUM,
    BCM56640_A0_LLS_AXP_PORT_62_CFG_WEIGHTr_ENUM,
    BCM56640_A0_LLS_CFG_ERR_BYTE_ADJUSTr_ENUM,
    BCM56640_A0_LLS_CONFIG0r_ENUM,
    BCM56640_A0_LLS_CONFIG_SPAREr_ENUM,
    BCM56640_A0_LLS_CONFIG_SP_MIN_PRIORITYr_ENUM,
    BCM56640_A0_LLS_DEBUG_ENQ_BLOCK_ON_Lr_ENUM,
    BCM56640_A0_LLS_DEBUG_ENQ_BLOCK_ON_L0r_ENUM,
    BCM56640_A0_LLS_DEBUG_ENQ_BLOCK_ON_L1r_ENUM,
    BCM56640_A0_LLS_DEBUG_ENQ_BLOCK_ON_L2r_ENUM,
    BCM56640_A0_LLS_DEBUG_ENQ_BLOCK_ON_PORTr_ENUM,
    BCM56640_A0_LLS_DEBUG_INJECT_ACTIVATIONr_ENUM,
    BCM56640_A0_LLS_DEBUG_P_WERR_MAX_SC_RESETr_ENUM,
    BCM56640_A0_LLS_DEQUEUE_EVENT_SEENr_ENUM,
    BCM56640_A0_LLS_ERROR_VIOLATE_1IN4_TDMr_ENUM,
    BCM56640_A0_LLS_FC_CONFIGr_ENUM,
    BCM56640_A0_LLS_FIXED_DEQ_LENr_ENUM,
    BCM56640_A0_LLS_INITr_ENUM,
    BCM56640_A0_LLS_L0_CHILD_STATE1m_ENUM,
    BCM56640_A0_LLS_L0_CHILD_STATE1_ECC_STATUSr_ENUM,
    BCM56640_A0_LLS_L0_CHILD_WEIGHT_CFGm_ENUM,
    BCM56640_A0_LLS_L0_CHILD_WEIGHT_CFG_ECC_STATUSr_ENUM,
    BCM56640_A0_LLS_L0_CHILD_WEIGHT_WORKINGm_ENUM,
    BCM56640_A0_LLS_L0_CHILD_WEIGHT_WORKING_ECC_STATUSr_ENUM,
    BCM56640_A0_LLS_L0_CONFIGm_ENUM,
    BCM56640_A0_LLS_L0_CONFIG_ECC_STATUSr_ENUM,
    BCM56640_A0_LLS_L0_ECC_DEBUGr_ENUM,
    BCM56640_A0_LLS_L0_ECC_ERROR1r_ENUM,
    BCM56640_A0_LLS_L0_EF_NEXTm_ENUM,
    BCM56640_A0_LLS_L0_EF_NEXT_ECC_STATUSr_ENUM,
    BCM56640_A0_LLS_L0_ERRORm_ENUM,
    BCM56640_A0_LLS_L0_ERROR_ECC_STATUSr_ENUM,
    BCM56640_A0_LLS_L0_HEADS_TAILSm_ENUM,
    BCM56640_A0_LLS_L0_HEADS_TAILS_ECC_STATUSr_ENUM,
    BCM56640_A0_LLS_L0_MIN_NEXTm_ENUM,
    BCM56640_A0_LLS_L0_MIN_NEXT_ECC_STATUSr_ENUM,
    BCM56640_A0_LLS_L0_PARENTm_ENUM,
    BCM56640_A0_LLS_L0_PARENT_ECC_STATUSr_ENUM,
    BCM56640_A0_LLS_L0_PARENT_STATEm_ENUM,
    BCM56640_A0_LLS_L0_PARENT_STATE_ECC_STATUSr_ENUM,
    BCM56640_A0_LLS_L0_WERR_MAX_SCm_ENUM,
    BCM56640_A0_LLS_L0_WERR_MAX_SC_ECC_STATUSr_ENUM,
    BCM56640_A0_LLS_L0_WERR_NEXTm_ENUM,
    BCM56640_A0_LLS_L0_WERR_NEXT_ECC_STATUSr_ENUM,
    BCM56640_A0_LLS_L0_XOFFm_ENUM,
    BCM56640_A0_LLS_L1_CHILD_STATE1m_ENUM,
    BCM56640_A0_LLS_L1_CHILD_STATE1_ECC_STATUSr_ENUM,
    BCM56640_A0_LLS_L1_CHILD_WEIGHT_CFGm_ENUM,
    BCM56640_A0_LLS_L1_CHILD_WEIGHT_CFG_ECC_STATUSr_ENUM,
    BCM56640_A0_LLS_L1_CHILD_WEIGHT_WORKINGm_ENUM,
    BCM56640_A0_LLS_L1_CHILD_WEIGHT_WORKING_ECC_STATUSr_ENUM,
    BCM56640_A0_LLS_L1_CONFIGm_ENUM,
    BCM56640_A0_LLS_L1_CONFIG_ECC_STATUSr_ENUM,
    BCM56640_A0_LLS_L1_ECC_DEBUG1r_ENUM,
    BCM56640_A0_LLS_L1_ECC_ERROR1r_ENUM,
    BCM56640_A0_LLS_L1_EF_NEXTm_ENUM,
    BCM56640_A0_LLS_L1_EF_NEXT_ECC_STATUSr_ENUM,
    BCM56640_A0_LLS_L1_ERRORm_ENUM,
    BCM56640_A0_LLS_L1_ERROR_ECC_STATUSr_ENUM,
    BCM56640_A0_LLS_L1_HEADS_TAILSm_ENUM,
    BCM56640_A0_LLS_L1_HEADS_TAILS_ECC_STATUSr_ENUM,
    BCM56640_A0_LLS_L1_MIN_NEXTm_ENUM,
    BCM56640_A0_LLS_L1_MIN_NEXT_ECC_STATUSr_ENUM,
    BCM56640_A0_LLS_L1_PARENTm_ENUM,
    BCM56640_A0_LLS_L1_PARENT_ECC_STATUSr_ENUM,
    BCM56640_A0_LLS_L1_PARENT_STATEm_ENUM,
    BCM56640_A0_LLS_L1_PARENT_STATE_ECC_STATUSr_ENUM,
    BCM56640_A0_LLS_L1_WERR_MAX_SCm_ENUM,
    BCM56640_A0_LLS_L1_WERR_MAX_SC_ECC_STATUSr_ENUM,
    BCM56640_A0_LLS_L1_WERR_NEXTm_ENUM,
    BCM56640_A0_LLS_L1_WERR_NEXT_ECC_STATUSr_ENUM,
    BCM56640_A0_LLS_L1_XOFFm_ENUM,
    BCM56640_A0_LLS_L2_CHILD_STATE1m_ENUM,
    BCM56640_A0_LLS_L2_CHILD_STATE1_ECC_STATUSr_ENUM,
    BCM56640_A0_LLS_L2_CHILD_WEIGHT_CFGm_ENUM,
    BCM56640_A0_LLS_L2_CHILD_WEIGHT_CFG_ECC_STATUSr_ENUM,
    BCM56640_A0_LLS_L2_CHILD_WEIGHT_WORKINGm_ENUM,
    BCM56640_A0_LLS_L2_CHILD_WEIGHT_WORKING_ECC_STATUSr_ENUM,
    BCM56640_A0_LLS_L2_ECC_DEBUG1r_ENUM,
    BCM56640_A0_LLS_L2_ECC_ERROR1r_ENUM,
    BCM56640_A0_LLS_L2_EMPTY_STATEm_ENUM,
    BCM56640_A0_LLS_L2_ERRORm_ENUM,
    BCM56640_A0_LLS_L2_ERROR_ECC_STATUSr_ENUM,
    BCM56640_A0_LLS_L2_MIN_NEXTm_ENUM,
    BCM56640_A0_LLS_L2_MIN_NEXT_ECC_STATUSr_ENUM,
    BCM56640_A0_LLS_L2_PARENTm_ENUM,
    BCM56640_A0_LLS_L2_PARENT_ECC_STATUSr_ENUM,
    BCM56640_A0_LLS_L2_WERR_NEXTm_ENUM,
    BCM56640_A0_LLS_L2_WERR_NEXT_ECC_STATUSr_ENUM,
    BCM56640_A0_LLS_L2_XOFFm_ENUM,
    BCM56640_A0_LLS_MEM_L0_TM_0r_ENUM,
    BCM56640_A0_LLS_MEM_L0_TM_1r_ENUM,
    BCM56640_A0_LLS_MEM_L0_TM_2r_ENUM,
    BCM56640_A0_LLS_MEM_L0_TM_3r_ENUM,
    BCM56640_A0_LLS_MEM_L0_TM_4r_ENUM,
    BCM56640_A0_LLS_MEM_L0_TM_5r_ENUM,
    BCM56640_A0_LLS_MEM_L0_TM_6r_ENUM,
    BCM56640_A0_LLS_MEM_L0_TM_7r_ENUM,
    BCM56640_A0_LLS_MEM_L0_TM_8r_ENUM,
    BCM56640_A0_LLS_MEM_L0_TM_9r_ENUM,
    BCM56640_A0_LLS_MEM_L1_TM_0r_ENUM,
    BCM56640_A0_LLS_MEM_L1_TM_1r_ENUM,
    BCM56640_A0_LLS_MEM_L1_TM_2r_ENUM,
    BCM56640_A0_LLS_MEM_L1_TM_3r_ENUM,
    BCM56640_A0_LLS_MEM_L1_TM_4r_ENUM,
    BCM56640_A0_LLS_MEM_L1_TM_5r_ENUM,
    BCM56640_A0_LLS_MEM_L1_TM_6r_ENUM,
    BCM56640_A0_LLS_MEM_L1_TM_7r_ENUM,
    BCM56640_A0_LLS_MEM_L1_TM_8r_ENUM,
    BCM56640_A0_LLS_MEM_L1_TM_9r_ENUM,
    BCM56640_A0_LLS_MEM_L2_TM_0r_ENUM,
    BCM56640_A0_LLS_MEM_L2_TM_2r_ENUM,
    BCM56640_A0_LLS_MEM_L2_TM_3r_ENUM,
    BCM56640_A0_LLS_MEM_L2_TM_4r_ENUM,
    BCM56640_A0_LLS_MEM_L2_TM_5r_ENUM,
    BCM56640_A0_LLS_MEM_L2_TM_6r_ENUM,
    BCM56640_A0_LLS_MEM_PORT_TM_0r_ENUM,
    BCM56640_A0_LLS_MEM_PORT_TM_1r_ENUM,
    BCM56640_A0_LLS_PKT_ACC_CONFIG1r_ENUM,
    BCM56640_A0_LLS_PKT_ACC_CONFIG2r_ENUM,
    BCM56640_A0_LLS_PORT_0_CREDITr_ENUM,
    BCM56640_A0_LLS_PORT_10_CREDITr_ENUM,
    BCM56640_A0_LLS_PORT_11_CREDITr_ENUM,
    BCM56640_A0_LLS_PORT_12_CREDITr_ENUM,
    BCM56640_A0_LLS_PORT_13_CREDITr_ENUM,
    BCM56640_A0_LLS_PORT_14_CREDITr_ENUM,
    BCM56640_A0_LLS_PORT_15_CREDITr_ENUM,
    BCM56640_A0_LLS_PORT_16_CREDITr_ENUM,
    BCM56640_A0_LLS_PORT_17_CREDITr_ENUM,
    BCM56640_A0_LLS_PORT_18_CREDITr_ENUM,
    BCM56640_A0_LLS_PORT_19_CREDITr_ENUM,
    BCM56640_A0_LLS_PORT_1_CREDITr_ENUM,
    BCM56640_A0_LLS_PORT_20_CREDITr_ENUM,
    BCM56640_A0_LLS_PORT_21_CREDITr_ENUM,
    BCM56640_A0_LLS_PORT_22_CREDITr_ENUM,
    BCM56640_A0_LLS_PORT_23_CREDITr_ENUM,
    BCM56640_A0_LLS_PORT_24_CREDITr_ENUM,
    BCM56640_A0_LLS_PORT_25_CREDITr_ENUM,
    BCM56640_A0_LLS_PORT_26_CREDITr_ENUM,
    BCM56640_A0_LLS_PORT_27_CREDITr_ENUM,
    BCM56640_A0_LLS_PORT_28_CREDITr_ENUM,
    BCM56640_A0_LLS_PORT_29_CREDITr_ENUM,
    BCM56640_A0_LLS_PORT_2_CREDITr_ENUM,
    BCM56640_A0_LLS_PORT_30_CREDITr_ENUM,
    BCM56640_A0_LLS_PORT_31_CREDITr_ENUM,
    BCM56640_A0_LLS_PORT_32_CREDITr_ENUM,
    BCM56640_A0_LLS_PORT_33_CREDITr_ENUM,
    BCM56640_A0_LLS_PORT_34_CREDITr_ENUM,
    BCM56640_A0_LLS_PORT_35_CREDITr_ENUM,
    BCM56640_A0_LLS_PORT_36_CREDITr_ENUM,
    BCM56640_A0_LLS_PORT_37_CREDITr_ENUM,
    BCM56640_A0_LLS_PORT_38_CREDITr_ENUM,
    BCM56640_A0_LLS_PORT_39_CREDITr_ENUM,
    BCM56640_A0_LLS_PORT_3_CREDITr_ENUM,
    BCM56640_A0_LLS_PORT_40_CREDITr_ENUM,
    BCM56640_A0_LLS_PORT_41_CREDITr_ENUM,
    BCM56640_A0_LLS_PORT_42_CREDITr_ENUM,
    BCM56640_A0_LLS_PORT_43_CREDITr_ENUM,
    BCM56640_A0_LLS_PORT_44_CREDITr_ENUM,
    BCM56640_A0_LLS_PORT_45_CREDITr_ENUM,
    BCM56640_A0_LLS_PORT_46_CREDITr_ENUM,
    BCM56640_A0_LLS_PORT_47_CREDITr_ENUM,
    BCM56640_A0_LLS_PORT_48_CREDITr_ENUM,
    BCM56640_A0_LLS_PORT_49_CREDITr_ENUM,
    BCM56640_A0_LLS_PORT_4_CREDITr_ENUM,
    BCM56640_A0_LLS_PORT_50_CREDITr_ENUM,
    BCM56640_A0_LLS_PORT_51_CREDITr_ENUM,
    BCM56640_A0_LLS_PORT_52_CREDITr_ENUM,
    BCM56640_A0_LLS_PORT_53_CREDITr_ENUM,
    BCM56640_A0_LLS_PORT_54_CREDITr_ENUM,
    BCM56640_A0_LLS_PORT_55_CREDITr_ENUM,
    BCM56640_A0_LLS_PORT_56_CREDITr_ENUM,
    BCM56640_A0_LLS_PORT_57_CREDITr_ENUM,
    BCM56640_A0_LLS_PORT_58_CREDITr_ENUM,
    BCM56640_A0_LLS_PORT_59_CREDITr_ENUM,
    BCM56640_A0_LLS_PORT_5_CREDITr_ENUM,
    BCM56640_A0_LLS_PORT_60_CREDITr_ENUM,
    BCM56640_A0_LLS_PORT_61_CREDITr_ENUM,
    BCM56640_A0_LLS_PORT_62_CREDITr_ENUM,
    BCM56640_A0_LLS_PORT_6_CREDITr_ENUM,
    BCM56640_A0_LLS_PORT_7_CREDITr_ENUM,
    BCM56640_A0_LLS_PORT_8_CREDITr_ENUM,
    BCM56640_A0_LLS_PORT_9_CREDITr_ENUM,
    BCM56640_A0_LLS_PORT_CONFIGm_ENUM,
    BCM56640_A0_LLS_PORT_CREDITr_ENUM,
    BCM56640_A0_LLS_PORT_ECC_DEBUGr_ENUM,
    BCM56640_A0_LLS_PORT_ECC_ERRORr_ENUM,
    BCM56640_A0_LLS_PORT_ERRORm_ENUM,
    BCM56640_A0_LLS_PORT_HEADSm_ENUM,
    BCM56640_A0_LLS_PORT_PARENT_STATEm_ENUM,
    BCM56640_A0_LLS_PORT_TAILSm_ENUM,
    BCM56640_A0_LLS_PORT_TDMm_ENUM,
    BCM56640_A0_LLS_PORT_TDM_ECC_STATUSr_ENUM,
    BCM56640_A0_LLS_PORT_WERR_MAX_SCm_ENUM,
    BCM56640_A0_LLS_PORT_WERR_MAX_SC_ECC_STATUSr_ENUM,
    BCM56640_A0_LLS_SOFT_RESETr_ENUM,
    BCM56640_A0_LLS_TDM_AXP_SCHEDULINGr_ENUM,
    BCM56640_A0_LLS_TDM_CAL_CFGr_ENUM,
    BCM56640_A0_LLS_TDM_CAL_CFG_SWITCHr_ENUM,
    BCM56640_A0_LLS_TDM_OPPORTUNISTIC_SPACINGr_ENUM,
    BCM56640_A0_LLS_TDM_STATUSr_ENUM,
    BCM56640_A0_LMEPm_ENUM,
    BCM56640_A0_LMEP_COMMONr_ENUM,
    BCM56640_A0_LMEP_DAm_ENUM,
    BCM56640_A0_LMEP_DA_PDA_CONTROLr_ENUM,
    BCM56640_A0_LMEP_PDA_CONTROLr_ENUM,
    BCM56640_A0_LOCAL_SW_DISABLE_CTRLr_ENUM,
    BCM56640_A0_LOCAL_SW_DISABLE_DEFAULT_PBMm_ENUM,
    BCM56640_A0_LOCAL_SW_DISABLE_DEFAULT_PBM_MIRRm_ENUM,
    BCM56640_A0_LPM_MEMORY_DBGCTRLr_ENUM,
    BCM56640_A0_LPORT_TABm_ENUM,
    BCM56640_A0_MAC_BLOCKm_ENUM,
    BCM56640_A0_MAC_LIMIT_MEMORY_CONTROL_0r_ENUM,
    BCM56640_A0_MAC_LIMIT_MEMORY_CONTROL_1r_ENUM,
    BCM56640_A0_MAC_LIMIT_MEMORY_CONTROL_2r_ENUM,
    BCM56640_A0_MAC_LIMIT_MEMORY_CONTROL_3r_ENUM,
    BCM56640_A0_MAC_LIMIT_PARITY_CONTROLr_ENUM,
    BCM56640_A0_MAC_RSV_MASKr_ENUM,
    BCM56640_A0_MAID_REDUCTIONm_ENUM,
    BCM56640_A0_MA_INDEXm_ENUM,
    BCM56640_A0_MA_STATEm_ENUM,
    BCM56640_A0_MB_MEMDEBUGr_ENUM,
    BCM56640_A0_MCFIFOMEMDEBUGr_ENUM,
    BCM56640_A0_MCFIFO_CONFIGr_ENUM,
    BCM56640_A0_MCQ_CONFIGr_ENUM,
    BCM56640_A0_MCQ_FIFO_BASE_REGr_ENUM,
    BCM56640_A0_MCQ_FIFO_BASE_REG_32_35r_ENUM,
    BCM56640_A0_MCQ_FIFO_BASE_REG_36_39r_ENUM,
    BCM56640_A0_MCQ_FIFO_BASE_REG_48_55r_ENUM,
    BCM56640_A0_MCQ_FIFO_BASE_REG_56r_ENUM,
    BCM56640_A0_MCQ_FIFO_BASE_REG_CPUr_ENUM,
    BCM56640_A0_MCQ_FIFO_BASE_REG_PASSTHRUr_ENUM,
    BCM56640_A0_MCQ_IPMC_FAST_FLUSHr_ENUM,
    BCM56640_A0_MCQ_MCFIFOERRPORTBMr_ENUM,
    BCM56640_A0_MCQ_MCFIFOERRPTRr_ENUM,
    BCM56640_A0_MCQ_REPLHEADERRPTRr_ENUM,
    BCM56640_A0_MC_CONTROL_1r_ENUM,
    BCM56640_A0_MC_CONTROL_2r_ENUM,
    BCM56640_A0_MC_CONTROL_3r_ENUM,
    BCM56640_A0_MC_CONTROL_4r_ENUM,
    BCM56640_A0_MEMORY_TM_0r_ENUM,
    BCM56640_A0_MEMORY_TM_1r_ENUM,
    BCM56640_A0_MEM_FAIL_INT_CTRr_ENUM,
    BCM56640_A0_MEM_FAIL_INT_EN_64r_ENUM,
    BCM56640_A0_MEM_FAIL_INT_STAT_64r_ENUM,
    BCM56640_A0_MIM_DEFAULT_NETWORK_SVPr_ENUM,
    BCM56640_A0_MIM_ETHERTYPEr_ENUM,
    BCM56640_A0_MIRROR_CONTROLm_ENUM,
    BCM56640_A0_MIRROR_SELECTr_ENUM,
    BCM56640_A0_MISCCONFIGr_ENUM,
    BCM56640_A0_MMRP_CONTROL_1r_ENUM,
    BCM56640_A0_MMRP_CONTROL_2r_ENUM,
    BCM56640_A0_MMU_AGING_CTRm_ENUM,
    BCM56640_A0_MMU_AGING_EXPm_ENUM,
    BCM56640_A0_MMU_CBPDATA0m_ENUM,
    BCM56640_A0_MMU_CBPDATA1m_ENUM,
    BCM56640_A0_MMU_CBPDATA10m_ENUM,
    BCM56640_A0_MMU_CBPDATA11m_ENUM,
    BCM56640_A0_MMU_CBPDATA12m_ENUM,
    BCM56640_A0_MMU_CBPDATA13m_ENUM,
    BCM56640_A0_MMU_CBPDATA14m_ENUM,
    BCM56640_A0_MMU_CBPDATA15m_ENUM,
    BCM56640_A0_MMU_CBPDATA16m_ENUM,
    BCM56640_A0_MMU_CBPDATA17m_ENUM,
    BCM56640_A0_MMU_CBPDATA18m_ENUM,
    BCM56640_A0_MMU_CBPDATA19m_ENUM,
    BCM56640_A0_MMU_CBPDATA2m_ENUM,
    BCM56640_A0_MMU_CBPDATA20m_ENUM,
    BCM56640_A0_MMU_CBPDATA21m_ENUM,
    BCM56640_A0_MMU_CBPDATA22m_ENUM,
    BCM56640_A0_MMU_CBPDATA23m_ENUM,
    BCM56640_A0_MMU_CBPDATA24m_ENUM,
    BCM56640_A0_MMU_CBPDATA25m_ENUM,
    BCM56640_A0_MMU_CBPDATA26m_ENUM,
    BCM56640_A0_MMU_CBPDATA27m_ENUM,
    BCM56640_A0_MMU_CBPDATA28m_ENUM,
    BCM56640_A0_MMU_CBPDATA29m_ENUM,
    BCM56640_A0_MMU_CBPDATA3m_ENUM,
    BCM56640_A0_MMU_CBPDATA30m_ENUM,
    BCM56640_A0_MMU_CBPDATA31m_ENUM,
    BCM56640_A0_MMU_CBPDATA32m_ENUM,
    BCM56640_A0_MMU_CBPDATA33m_ENUM,
    BCM56640_A0_MMU_CBPDATA34m_ENUM,
    BCM56640_A0_MMU_CBPDATA35m_ENUM,
    BCM56640_A0_MMU_CBPDATA36m_ENUM,
    BCM56640_A0_MMU_CBPDATA37m_ENUM,
    BCM56640_A0_MMU_CBPDATA38m_ENUM,
    BCM56640_A0_MMU_CBPDATA39m_ENUM,
    BCM56640_A0_MMU_CBPDATA4m_ENUM,
    BCM56640_A0_MMU_CBPDATA40m_ENUM,
    BCM56640_A0_MMU_CBPDATA41m_ENUM,
    BCM56640_A0_MMU_CBPDATA42m_ENUM,
    BCM56640_A0_MMU_CBPDATA43m_ENUM,
    BCM56640_A0_MMU_CBPDATA44m_ENUM,
    BCM56640_A0_MMU_CBPDATA45m_ENUM,
    BCM56640_A0_MMU_CBPDATA46m_ENUM,
    BCM56640_A0_MMU_CBPDATA47m_ENUM,
    BCM56640_A0_MMU_CBPDATA48m_ENUM,
    BCM56640_A0_MMU_CBPDATA49m_ENUM,
    BCM56640_A0_MMU_CBPDATA5m_ENUM,
    BCM56640_A0_MMU_CBPDATA50m_ENUM,
    BCM56640_A0_MMU_CBPDATA51m_ENUM,
    BCM56640_A0_MMU_CBPDATA6m_ENUM,
    BCM56640_A0_MMU_CBPDATA7m_ENUM,
    BCM56640_A0_MMU_CBPDATA8m_ENUM,
    BCM56640_A0_MMU_CBPDATA9m_ENUM,
    BCM56640_A0_MMU_CCP_MEMm_ENUM,
    BCM56640_A0_MMU_CELLLINKm_ENUM,
    BCM56640_A0_MMU_CFAP_BANK0m_ENUM,
    BCM56640_A0_MMU_CFAP_BANK1m_ENUM,
    BCM56640_A0_MMU_CFAP_BANK10m_ENUM,
    BCM56640_A0_MMU_CFAP_BANK11m_ENUM,
    BCM56640_A0_MMU_CFAP_BANK12m_ENUM,
    BCM56640_A0_MMU_CFAP_BANK13m_ENUM,
    BCM56640_A0_MMU_CFAP_BANK14m_ENUM,
    BCM56640_A0_MMU_CFAP_BANK15m_ENUM,
    BCM56640_A0_MMU_CFAP_BANK2m_ENUM,
    BCM56640_A0_MMU_CFAP_BANK3m_ENUM,
    BCM56640_A0_MMU_CFAP_BANK4m_ENUM,
    BCM56640_A0_MMU_CFAP_BANK5m_ENUM,
    BCM56640_A0_MMU_CFAP_BANK6m_ENUM,
    BCM56640_A0_MMU_CFAP_BANK7m_ENUM,
    BCM56640_A0_MMU_CFAP_BANK8m_ENUM,
    BCM56640_A0_MMU_CFAP_BANK9m_ENUM,
    BCM56640_A0_MMU_CFG_HSP_CONFIGr_ENUM,
    BCM56640_A0_MMU_CHFC_SYSPORT_MAPPINGm_ENUM,
    BCM56640_A0_MMU_CNM_FORCE_GENr_ENUM,
    BCM56640_A0_MMU_CTR_COLOR_DROP_MEMm_ENUM,
    BCM56640_A0_MMU_CTR_MC_DROP_MEMm_ENUM,
    BCM56640_A0_MMU_CTR_PARITY_ERRr_ENUM,
    BCM56640_A0_MMU_CTR_UC_DROP_MEMm_ENUM,
    BCM56640_A0_MMU_CELLCHK0m_ENUM,
    BCM56640_A0_MMU_CELLCHK1m_ENUM,
    BCM56640_A0_MMU_DEQ_RDE_DESCP_MEMm_ENUM,
    BCM56640_A0_MMU_INTFI_BASE_INDEX_TBLm_ENUM,
    BCM56640_A0_MMU_INTFI_FC_MAP_TBL0m_ENUM,
    BCM56640_A0_MMU_INTFI_FC_MAP_TBL1m_ENUM,
    BCM56640_A0_MMU_INTFI_FC_MAP_TBL2m_ENUM,
    BCM56640_A0_MMU_INTFI_FC_ST_TBL0m_ENUM,
    BCM56640_A0_MMU_INTFI_FC_ST_TBL1m_ENUM,
    BCM56640_A0_MMU_INTFI_FC_ST_TBL2m_ENUM,
    BCM56640_A0_MMU_INTFI_MERGE_ST_TBLm_ENUM,
    BCM56640_A0_MMU_INTFI_OFFSET_MAP_TBLm_ENUM,
    BCM56640_A0_MMU_INTFI_PFC_ST_TBLm_ENUM,
    BCM56640_A0_MMU_INTFI_ST_TRANS_TBLm_ENUM,
    BCM56640_A0_MMU_INTFO_CONGST_STr_ENUM,
    BCM56640_A0_MMU_INTFO_QCN_CNM_RVD_TBLm_ENUM,
    BCM56640_A0_MMU_INTFO_QCN_CNM_TIMER_TBLm_ENUM,
    BCM56640_A0_MMU_INTFO_QCN_TBID_TBLm_ENUM,
    BCM56640_A0_MMU_INTFO_QCN_TOV_TBLm_ENUM,
    BCM56640_A0_MMU_INTFO_TC2PRI_MAPPINGm_ENUM,
    BCM56640_A0_MMU_LLFC_TX_CONFIG_1r_ENUM,
    BCM56640_A0_MMU_LLFC_TX_CONFIG_2r_ENUM,
    BCM56640_A0_MMU_MC_FIFO0m_ENUM,
    BCM56640_A0_MMU_MC_FIFO1m_ENUM,
    BCM56640_A0_MMU_MC_FIFO10m_ENUM,
    BCM56640_A0_MMU_MC_FIFO11m_ENUM,
    BCM56640_A0_MMU_MC_FIFO12m_ENUM,
    BCM56640_A0_MMU_MC_FIFO13m_ENUM,
    BCM56640_A0_MMU_MC_FIFO14m_ENUM,
    BCM56640_A0_MMU_MC_FIFO15m_ENUM,
    BCM56640_A0_MMU_MC_FIFO16m_ENUM,
    BCM56640_A0_MMU_MC_FIFO17m_ENUM,
    BCM56640_A0_MMU_MC_FIFO18m_ENUM,
    BCM56640_A0_MMU_MC_FIFO19m_ENUM,
    BCM56640_A0_MMU_MC_FIFO2m_ENUM,
    BCM56640_A0_MMU_MC_FIFO20m_ENUM,
    BCM56640_A0_MMU_MC_FIFO21m_ENUM,
    BCM56640_A0_MMU_MC_FIFO22m_ENUM,
    BCM56640_A0_MMU_MC_FIFO23m_ENUM,
    BCM56640_A0_MMU_MC_FIFO24m_ENUM,
    BCM56640_A0_MMU_MC_FIFO25m_ENUM,
    BCM56640_A0_MMU_MC_FIFO26m_ENUM,
    BCM56640_A0_MMU_MC_FIFO27m_ENUM,
    BCM56640_A0_MMU_MC_FIFO28m_ENUM,
    BCM56640_A0_MMU_MC_FIFO29m_ENUM,
    BCM56640_A0_MMU_MC_FIFO3m_ENUM,
    BCM56640_A0_MMU_MC_FIFO30m_ENUM,
    BCM56640_A0_MMU_MC_FIFO31m_ENUM,
    BCM56640_A0_MMU_MC_FIFO32m_ENUM,
    BCM56640_A0_MMU_MC_FIFO33m_ENUM,
    BCM56640_A0_MMU_MC_FIFO34m_ENUM,
    BCM56640_A0_MMU_MC_FIFO35m_ENUM,
    BCM56640_A0_MMU_MC_FIFO36m_ENUM,
    BCM56640_A0_MMU_MC_FIFO37m_ENUM,
    BCM56640_A0_MMU_MC_FIFO38m_ENUM,
    BCM56640_A0_MMU_MC_FIFO39m_ENUM,
    BCM56640_A0_MMU_MC_FIFO4m_ENUM,
    BCM56640_A0_MMU_MC_FIFO40m_ENUM,
    BCM56640_A0_MMU_MC_FIFO41m_ENUM,
    BCM56640_A0_MMU_MC_FIFO42m_ENUM,
    BCM56640_A0_MMU_MC_FIFO43m_ENUM,
    BCM56640_A0_MMU_MC_FIFO44m_ENUM,
    BCM56640_A0_MMU_MC_FIFO45m_ENUM,
    BCM56640_A0_MMU_MC_FIFO46m_ENUM,
    BCM56640_A0_MMU_MC_FIFO47m_ENUM,
    BCM56640_A0_MMU_MC_FIFO48m_ENUM,
    BCM56640_A0_MMU_MC_FIFO48_1m_ENUM,
    BCM56640_A0_MMU_MC_FIFO49m_ENUM,
    BCM56640_A0_MMU_MC_FIFO49_1m_ENUM,
    BCM56640_A0_MMU_MC_FIFO5m_ENUM,
    BCM56640_A0_MMU_MC_FIFO50m_ENUM,
    BCM56640_A0_MMU_MC_FIFO50_1m_ENUM,
    BCM56640_A0_MMU_MC_FIFO51m_ENUM,
    BCM56640_A0_MMU_MC_FIFO51_1m_ENUM,
    BCM56640_A0_MMU_MC_FIFO52m_ENUM,
    BCM56640_A0_MMU_MC_FIFO52_1m_ENUM,
    BCM56640_A0_MMU_MC_FIFO53m_ENUM,
    BCM56640_A0_MMU_MC_FIFO53_1m_ENUM,
    BCM56640_A0_MMU_MC_FIFO54m_ENUM,
    BCM56640_A0_MMU_MC_FIFO54_1m_ENUM,
    BCM56640_A0_MMU_MC_FIFO55m_ENUM,
    BCM56640_A0_MMU_MC_FIFO55_1m_ENUM,
    BCM56640_A0_MMU_MC_FIFO56m_ENUM,
    BCM56640_A0_MMU_MC_FIFO57m_ENUM,
    BCM56640_A0_MMU_MC_FIFO57_1m_ENUM,
    BCM56640_A0_MMU_MC_FIFO57_2m_ENUM,
    BCM56640_A0_MMU_MC_FIFO57_3m_ENUM,
    BCM56640_A0_MMU_MC_FIFO58m_ENUM,
    BCM56640_A0_MMU_MC_FIFO59m_ENUM,
    BCM56640_A0_MMU_MC_FIFO59_1m_ENUM,
    BCM56640_A0_MMU_MC_FIFO59_2m_ENUM,
    BCM56640_A0_MMU_MC_FIFO6m_ENUM,
    BCM56640_A0_MMU_MC_FIFO60m_ENUM,
    BCM56640_A0_MMU_MC_FIFO61m_ENUM,
    BCM56640_A0_MMU_MC_FIFO7m_ENUM,
    BCM56640_A0_MMU_MC_FIFO8m_ENUM,
    BCM56640_A0_MMU_MC_FIFO9m_ENUM,
    BCM56640_A0_MMU_MTRO_BUCKET_L0_MEMm_ENUM,
    BCM56640_A0_MMU_MTRO_BUCKET_L1_MEMm_ENUM,
    BCM56640_A0_MMU_MTRO_BUCKET_L2_MEMm_ENUM,
    BCM56640_A0_MMU_MTRO_L0_MEMm_ENUM,
    BCM56640_A0_MMU_MTRO_L1_MEMm_ENUM,
    BCM56640_A0_MMU_MTRO_L2_MEMm_ENUM,
    BCM56640_A0_MMU_OVQ_BANK0_MEM0m_ENUM,
    BCM56640_A0_MMU_OVQ_BANK0_MEM1m_ENUM,
    BCM56640_A0_MMU_OVQ_BANK0_MEM2m_ENUM,
    BCM56640_A0_MMU_OVQ_BANK1_MEM0m_ENUM,
    BCM56640_A0_MMU_OVQ_BANK1_MEM1m_ENUM,
    BCM56640_A0_MMU_OVQ_BANK1_MEM2m_ENUM,
    BCM56640_A0_MMU_OVQ_BANK2_MEM0m_ENUM,
    BCM56640_A0_MMU_OVQ_BANK2_MEM1m_ENUM,
    BCM56640_A0_MMU_OVQ_BANK2_MEM2m_ENUM,
    BCM56640_A0_MMU_OVQ_BANK3_MEM0m_ENUM,
    BCM56640_A0_MMU_OVQ_BANK3_MEM1m_ENUM,
    BCM56640_A0_MMU_OVQ_BANK3_MEM2m_ENUM,
    BCM56640_A0_MMU_OVQ_DISTRIBUTOR_MEM0m_ENUM,
    BCM56640_A0_MMU_OVQ_DISTRIBUTOR_MEM1m_ENUM,
    BCM56640_A0_MMU_OVQ_REPL_GROUP_DFTr_ENUM,
    BCM56640_A0_MMU_OVQ_REPL_GROUP_PDAr_ENUM,
    BCM56640_A0_MMU_PKTHDRm_ENUM,
    BCM56640_A0_MMU_PKTLINKm_ENUM,
    BCM56640_A0_MMU_PQE_MEMm_ENUM,
    BCM56640_A0_MMU_QCN_CNM_COUNTERm_ENUM,
    BCM56640_A0_MMU_QCN_CNM_CTRL_64r_ENUM,
    BCM56640_A0_MMU_QCN_CNM_QUEUEm_ENUM,
    BCM56640_A0_MMU_QCN_CPQST_QLENm_ENUM,
    BCM56640_A0_MMU_QCN_CPQST_TSSLSm_ENUM,
    BCM56640_A0_MMU_QCN_CPQ_SEQr_ENUM,
    BCM56640_A0_MMU_QCN_ENABLEm_ENUM,
    BCM56640_A0_MMU_QCN_MEM_DEBUGr_ENUM,
    BCM56640_A0_MMU_QCN_PARITY_ERRr_ENUM,
    BCM56640_A0_MMU_QCN_QFBTBm_ENUM,
    BCM56640_A0_MMU_QCN_QLEN_SHADOWm_ENUM,
    BCM56640_A0_MMU_QCN_QUEUE_STSr_ENUM,
    BCM56640_A0_MMU_QCN_SITBm_ENUM,
    BCM56640_A0_MMU_RDE_CFIFO_MEM0m_ENUM,
    BCM56640_A0_MMU_RDE_CFIFO_MEM1m_ENUM,
    BCM56640_A0_MMU_RDE_DESCP_MEMm_ENUM,
    BCM56640_A0_MMU_RDE_FREEDESCPLIST_MEMm_ENUM,
    BCM56640_A0_MMU_RDE_FREEPKTLIST_MEMm_ENUM,
    BCM56640_A0_MMU_RDE_PKTLINK_MEMm_ENUM,
    BCM56640_A0_MMU_RDE_PRCP_MEMm_ENUM,
    BCM56640_A0_MMU_REPL_GROUPm_ENUM,
    BCM56640_A0_MMU_REPL_HEAD_TBLm_ENUM,
    BCM56640_A0_MMU_REPL_LIST_TBLm_ENUM,
    BCM56640_A0_MMU_REPL_STATE_ERRPTRr_ENUM,
    BCM56640_A0_MMU_REPL_STATE_MEMDEBUGr_ENUM,
    BCM56640_A0_MMU_REPL_STATE_TBLm_ENUM,
    BCM56640_A0_MMU_RXD_NODST_PKTr_ENUM,
    BCM56640_A0_MMU_RXD_PKTr_ENUM,
    BCM56640_A0_MMU_SMm_ENUM,
    BCM56640_A0_MMU_THDO_BST_PORTm_ENUM,
    BCM56640_A0_MMU_THDO_BST_QGROUPm_ENUM,
    BCM56640_A0_MMU_THDO_BST_QUEUEm_ENUM,
    BCM56640_A0_MMU_THDO_CONFIG_PORTm_ENUM,
    BCM56640_A0_MMU_THDO_CONFIG_QGROUPm_ENUM,
    BCM56640_A0_MMU_THDO_CONFIG_QUEUEm_ENUM,
    BCM56640_A0_MMU_THDO_COUNTER_PORTm_ENUM,
    BCM56640_A0_MMU_THDO_COUNTER_QGROUPm_ENUM,
    BCM56640_A0_MMU_THDO_COUNTER_QUEUEm_ENUM,
    BCM56640_A0_MMU_THDO_OFFSET_QGROUPm_ENUM,
    BCM56640_A0_MMU_THDO_OFFSET_QUEUEm_ENUM,
    BCM56640_A0_MMU_THDO_Q_TO_QGRP_MAPm_ENUM,
    BCM56640_A0_MMU_THDO_RESUME_QGROUPm_ENUM,
    BCM56640_A0_MMU_THDO_RESUME_QUEUEm_ENUM,
    BCM56640_A0_MMU_TO_LOGIC_MAPr_ENUM,
    BCM56640_A0_MMU_TO_PHYS_MAPr_ENUM,
    BCM56640_A0_MMU_TO_XPORT_BKPr_ENUM,
    BCM56640_A0_MMU_UC_QDBm_ENUM,
    BCM56640_A0_MMU_WAMULINKm_ENUM,
    BCM56640_A0_MMU_WAMU_MEM0m_ENUM,
    BCM56640_A0_MMU_WAMU_MEM1m_ENUM,
    BCM56640_A0_MMU_WAMU_MEM2m_ENUM,
    BCM56640_A0_MMU_WAMU_MEM3m_ENUM,
    BCM56640_A0_MMU_WRED_AVG_QSIZEm_ENUM,
    BCM56640_A0_MMU_WRED_CONFIGm_ENUM,
    BCM56640_A0_MMU_WRED_DROP_CURVE_PROFILE_0m_ENUM,
    BCM56640_A0_MMU_WRED_DROP_CURVE_PROFILE_1m_ENUM,
    BCM56640_A0_MMU_WRED_DROP_CURVE_PROFILE_2m_ENUM,
    BCM56640_A0_MMU_WRED_DROP_CURVE_PROFILE_3m_ENUM,
    BCM56640_A0_MMU_WRED_DROP_CURVE_PROFILE_4m_ENUM,
    BCM56640_A0_MMU_WRED_DROP_CURVE_PROFILE_5m_ENUM,
    BCM56640_A0_MMU_WRED_PORT_SP_DROP_THDm_ENUM,
    BCM56640_A0_MMU_WRED_PORT_SP_SHARED_COUNTm_ENUM,
    BCM56640_A0_MMU_WRED_QGROUP_DROP_THDm_ENUM,
    BCM56640_A0_MMU_WRED_QGROUP_SHARED_COUNTm_ENUM,
    BCM56640_A0_MMU_WRED_UC_QUEUE_DROP_THD_DEQm_ENUM,
    BCM56640_A0_MMU_WRED_UC_QUEUE_DROP_THD_ENQm_ENUM,
    BCM56640_A0_MMU_WRED_UC_QUEUE_TOTAL_COUNTm_ENUM,
    BCM56640_A0_MODPORT_MAP_M0m_ENUM,
    BCM56640_A0_MODPORT_MAP_M1m_ENUM,
    BCM56640_A0_MODPORT_MAP_M2m_ENUM,
    BCM56640_A0_MODPORT_MAP_M3m_ENUM,
    BCM56640_A0_MODPORT_MAP_MIRRORm_ENUM,
    BCM56640_A0_MODPORT_MAP_SELr_ENUM,
    BCM56640_A0_MODPORT_MAP_SWm_ENUM,
    BCM56640_A0_MPLS_ENTRYm_ENUM,
    BCM56640_A0_MPLS_ENTRY_EXTDm_ENUM,
    BCM56640_A0_MPLS_ENTRY_EXTD_HIT_ONLYm_ENUM,
    BCM56640_A0_MPLS_ENTRY_HIT_ONLYm_ENUM,
    BCM56640_A0_MPLS_EXTENDED_LABEL_LOOKUP_ENABLEr_ENUM,
    BCM56640_A0_MPLS_MEMORY_DBGCTRL_0r_ENUM,
    BCM56640_A0_MPLS_MEMORY_DBGCTRL_1r_ENUM,
    BCM56640_A0_MSPI_CDRAMr_ENUM,
    BCM56640_A0_MSPI_CDRAM_00r_ENUM,
    BCM56640_A0_MSPI_CDRAM_01r_ENUM,
    BCM56640_A0_MSPI_CDRAM_02r_ENUM,
    BCM56640_A0_MSPI_CDRAM_03r_ENUM,
    BCM56640_A0_MSPI_CDRAM_04r_ENUM,
    BCM56640_A0_MSPI_CDRAM_05r_ENUM,
    BCM56640_A0_MSPI_CDRAM_06r_ENUM,
    BCM56640_A0_MSPI_CDRAM_07r_ENUM,
    BCM56640_A0_MSPI_CDRAM_08r_ENUM,
    BCM56640_A0_MSPI_CDRAM_09r_ENUM,
    BCM56640_A0_MSPI_CDRAM_10r_ENUM,
    BCM56640_A0_MSPI_CDRAM_11r_ENUM,
    BCM56640_A0_MSPI_CDRAM_12r_ENUM,
    BCM56640_A0_MSPI_CDRAM_13r_ENUM,
    BCM56640_A0_MSPI_CDRAM_14r_ENUM,
    BCM56640_A0_MSPI_CDRAM_15r_ENUM,
    BCM56640_A0_MSPI_CPTQPr_ENUM,
    BCM56640_A0_MSPI_ENDQPr_ENUM,
    BCM56640_A0_MSPI_NEWQPr_ENUM,
    BCM56640_A0_MSPI_RXRAMr_ENUM,
    BCM56640_A0_MSPI_RXRAM_00r_ENUM,
    BCM56640_A0_MSPI_RXRAM_01r_ENUM,
    BCM56640_A0_MSPI_RXRAM_02r_ENUM,
    BCM56640_A0_MSPI_RXRAM_03r_ENUM,
    BCM56640_A0_MSPI_RXRAM_04r_ENUM,
    BCM56640_A0_MSPI_RXRAM_05r_ENUM,
    BCM56640_A0_MSPI_RXRAM_06r_ENUM,
    BCM56640_A0_MSPI_RXRAM_07r_ENUM,
    BCM56640_A0_MSPI_RXRAM_08r_ENUM,
    BCM56640_A0_MSPI_RXRAM_09r_ENUM,
    BCM56640_A0_MSPI_RXRAM_10r_ENUM,
    BCM56640_A0_MSPI_RXRAM_11r_ENUM,
    BCM56640_A0_MSPI_RXRAM_12r_ENUM,
    BCM56640_A0_MSPI_RXRAM_13r_ENUM,
    BCM56640_A0_MSPI_RXRAM_14r_ENUM,
    BCM56640_A0_MSPI_RXRAM_15r_ENUM,
    BCM56640_A0_MSPI_RXRAM_16r_ENUM,
    BCM56640_A0_MSPI_RXRAM_17r_ENUM,
    BCM56640_A0_MSPI_RXRAM_18r_ENUM,
    BCM56640_A0_MSPI_RXRAM_19r_ENUM,
    BCM56640_A0_MSPI_RXRAM_20r_ENUM,
    BCM56640_A0_MSPI_RXRAM_21r_ENUM,
    BCM56640_A0_MSPI_RXRAM_22r_ENUM,
    BCM56640_A0_MSPI_RXRAM_23r_ENUM,
    BCM56640_A0_MSPI_RXRAM_24r_ENUM,
    BCM56640_A0_MSPI_RXRAM_25r_ENUM,
    BCM56640_A0_MSPI_RXRAM_26r_ENUM,
    BCM56640_A0_MSPI_RXRAM_27r_ENUM,
    BCM56640_A0_MSPI_RXRAM_28r_ENUM,
    BCM56640_A0_MSPI_RXRAM_29r_ENUM,
    BCM56640_A0_MSPI_RXRAM_30r_ENUM,
    BCM56640_A0_MSPI_RXRAM_31r_ENUM,
    BCM56640_A0_MSPI_SPCR0_LSBr_ENUM,
    BCM56640_A0_MSPI_SPCR0_MSBr_ENUM,
    BCM56640_A0_MSPI_SPCR1_LSBr_ENUM,
    BCM56640_A0_MSPI_SPCR1_MSBr_ENUM,
    BCM56640_A0_MSPI_SPCR2r_ENUM,
    BCM56640_A0_MSPI_STATUSr_ENUM,
    BCM56640_A0_MSPI_TXRAMr_ENUM,
    BCM56640_A0_MSPI_TXRAM_00r_ENUM,
    BCM56640_A0_MSPI_TXRAM_01r_ENUM,
    BCM56640_A0_MSPI_TXRAM_02r_ENUM,
    BCM56640_A0_MSPI_TXRAM_03r_ENUM,
    BCM56640_A0_MSPI_TXRAM_04r_ENUM,
    BCM56640_A0_MSPI_TXRAM_05r_ENUM,
    BCM56640_A0_MSPI_TXRAM_06r_ENUM,
    BCM56640_A0_MSPI_TXRAM_07r_ENUM,
    BCM56640_A0_MSPI_TXRAM_08r_ENUM,
    BCM56640_A0_MSPI_TXRAM_09r_ENUM,
    BCM56640_A0_MSPI_TXRAM_10r_ENUM,
    BCM56640_A0_MSPI_TXRAM_11r_ENUM,
    BCM56640_A0_MSPI_TXRAM_12r_ENUM,
    BCM56640_A0_MSPI_TXRAM_13r_ENUM,
    BCM56640_A0_MSPI_TXRAM_14r_ENUM,
    BCM56640_A0_MSPI_TXRAM_15r_ENUM,
    BCM56640_A0_MSPI_TXRAM_16r_ENUM,
    BCM56640_A0_MSPI_TXRAM_17r_ENUM,
    BCM56640_A0_MSPI_TXRAM_18r_ENUM,
    BCM56640_A0_MSPI_TXRAM_19r_ENUM,
    BCM56640_A0_MSPI_TXRAM_20r_ENUM,
    BCM56640_A0_MSPI_TXRAM_21r_ENUM,
    BCM56640_A0_MSPI_TXRAM_22r_ENUM,
    BCM56640_A0_MSPI_TXRAM_23r_ENUM,
    BCM56640_A0_MSPI_TXRAM_24r_ENUM,
    BCM56640_A0_MSPI_TXRAM_25r_ENUM,
    BCM56640_A0_MSPI_TXRAM_26r_ENUM,
    BCM56640_A0_MSPI_TXRAM_27r_ENUM,
    BCM56640_A0_MSPI_TXRAM_28r_ENUM,
    BCM56640_A0_MSPI_TXRAM_29r_ENUM,
    BCM56640_A0_MSPI_TXRAM_30r_ENUM,
    BCM56640_A0_MSPI_TXRAM_31r_ENUM,
    BCM56640_A0_MTP_COSr_ENUM,
    BCM56640_A0_MTRI_IFGr_ENUM,
    BCM56640_A0_MTRI_REFRESH_CONFIGr_ENUM,
    BCM56640_A0_MTROMEMDEBUG_CONFIG_Lr_ENUM,
    BCM56640_A0_MTROMEMDEBUG_CONFIG_L0r_ENUM,
    BCM56640_A0_MTROMEMDEBUG_CONFIG_L1r_ENUM,
    BCM56640_A0_MTROMEMDEBUG_CONFIG_L2r_ENUM,
    BCM56640_A0_MTRO_REFRESH_CONFIGr_ENUM,
    BCM56640_A0_MTRO_REFRESH_STATUSr_ENUM,
    BCM56640_A0_MY_STATION_CAM_BIST_CONFIGr_ENUM,
    BCM56640_A0_MY_STATION_CAM_BIST_CONTROLr_ENUM,
    BCM56640_A0_MY_STATION_CAM_BIST_DBG_DATAr_ENUM,
    BCM56640_A0_MY_STATION_CAM_BIST_STATUSr_ENUM,
    BCM56640_A0_MY_STATION_CAM_DBGCTRLr_ENUM,
    BCM56640_A0_MY_STATION_TCAMm_ENUM,
    BCM56640_A0_MY_STATION_TCAM_DATA_ONLYm_ENUM,
    BCM56640_A0_MY_STATION_TCAM_ENTRY_ONLYm_ENUM,
    BCM56640_A0_NIV_ETHERTYPEr_ENUM,
    BCM56640_A0_NONUCAST_TRUNK_BLOCK_MASKm_ENUM,
    BCM56640_A0_NTP_TIME_CONTROLr_ENUM,
    BCM56640_A0_NTP_TIME_FRAC_SEC_LOWERr_ENUM,
    BCM56640_A0_NTP_TIME_FRAC_SEC_UPPERr_ENUM,
    BCM56640_A0_NTP_TIME_FREQ_CONTROLr_ENUM,
    BCM56640_A0_NTP_TIME_LEAP_SEC_CONTROLr_ENUM,
    BCM56640_A0_NTP_TIME_SECr_ENUM,
    BCM56640_A0_NUM_QCN_CNM_RECEIVEDm_ENUM,
    BCM56640_A0_OAM_CCM_COUNT_64r_ENUM,
    BCM56640_A0_OAM_CURRENT_TIMEr_ENUM,
    BCM56640_A0_OAM_DROP_CONTROLr_ENUM,
    BCM56640_A0_OAM_LM_COUNTERSm_ENUM,
    BCM56640_A0_OAM_LM_CPU_DATA_CONTROLr_ENUM,
    BCM56640_A0_OAM_OPCODE_CONTROL_PROFILEm_ENUM,
    BCM56640_A0_OAM_TIMER_CONTROLr_ENUM,
    BCM56640_A0_OAM_TX_CONTROLr_ENUM,
    BCM56640_A0_OOBFC_CHANNEL_BASE_64r_ENUM,
    BCM56640_A0_OOBFC_CHIF_CFGr_ENUM,
    BCM56640_A0_OOBFC_ENG_PORT_EN_64r_ENUM,
    BCM56640_A0_OOBFC_ENG_PORT_QSEL_64r_ENUM,
    BCM56640_A0_OOBFC_GCSr_ENUM,
    BCM56640_A0_OOBFC_ING_PORT_EN_64r_ENUM,
    BCM56640_A0_OOBFC_MSG_CRC_CNTr_ENUM,
    BCM56640_A0_OOBFC_MSG_REGr_ENUM,
    BCM56640_A0_OOBFC_MSG_REG0r_ENUM,
    BCM56640_A0_OOBFC_MSG_REG1r_ENUM,
    BCM56640_A0_OOBFC_MSG_RX_TOT_CNTr_ENUM,
    BCM56640_A0_OOBFC_MSG_TX_CNTr_ENUM,
    BCM56640_A0_OOBFC_STSr_ENUM,
    BCM56640_A0_OOBFC_TX_IDLEr_ENUM,
    BCM56640_A0_OOBIF_DEBUGr_ENUM,
    BCM56640_A0_OP_BUFFER_DROP_STATESr_ENUM,
    BCM56640_A0_OP_BUFFER_LIMIT_RED_CELLr_ENUM,
    BCM56640_A0_OP_BUFFER_LIMIT_RESUME_RED_CELLr_ENUM,
    BCM56640_A0_OP_BUFFER_LIMIT_RESUME_YELLOW_CELLr_ENUM,
    BCM56640_A0_OP_BUFFER_LIMIT_YELLOW_CELLr_ENUM,
    BCM56640_A0_OP_BUFFER_MAX_TOTAL_COUNT_CELLr_ENUM,
    BCM56640_A0_OP_BUFFER_SHARED_COUNT_CELLr_ENUM,
    BCM56640_A0_OP_BUFFER_SHARED_LIMIT_CELLr_ENUM,
    BCM56640_A0_OP_BUFFER_SHARED_LIMIT_RESUME_CELLr_ENUM,
    BCM56640_A0_OP_BUFFER_TOTAL_COUNT_CELLr_ENUM,
    BCM56640_A0_OP_CPU_QUEUE_BST_STATr_ENUM,
    BCM56640_A0_OP_CPU_QUEUE_BST_THRESHOLDr_ENUM,
    BCM56640_A0_OP_CPU_QUEUE_BST_THRESHOLD_PROFILEr_ENUM,
    BCM56640_A0_OP_CPU_QUEUE_BST_TRIGGERr_ENUM,
    BCM56640_A0_OP_MCUC_SP_BST_STATr_ENUM,
    BCM56640_A0_OP_MCUC_SP_BST_THRESHOLDr_ENUM,
    BCM56640_A0_OP_MC_SP_BST_STATr_ENUM,
    BCM56640_A0_OP_MC_SP_BST_THRESHOLDr_ENUM,
    BCM56640_A0_OP_PORT_CONFIG1_CELLr_ENUM,
    BCM56640_A0_OP_PORT_CONFIG_CELLr_ENUM,
    BCM56640_A0_OP_PORT_DROP_STATE_CELL_BMP0_64r_ENUM,
    BCM56640_A0_OP_PORT_LIMIT_COLOR_CELLr_ENUM,
    BCM56640_A0_OP_PORT_LIMIT_RESUME_COLOR_CELLr_ENUM,
    BCM56640_A0_OP_PORT_MC_RED_DROP_STATE_CELL_BMP0_64r_ENUM,
    BCM56640_A0_OP_PORT_MC_YELLOW_DROP_STATE_CELL_BMP0_64r_ENUM,
    BCM56640_A0_OP_PORT_SHARED_COUNT_CELLr_ENUM,
    BCM56640_A0_OP_PORT_TOTAL_COUNT_CELLr_ENUM,
    BCM56640_A0_OP_QUEUE_CONFIG1_CELLr_ENUM,
    BCM56640_A0_OP_QUEUE_CONFIG_CELLr_ENUM,
    BCM56640_A0_OP_QUEUE_LIMIT_COLOR_CELLr_ENUM,
    BCM56640_A0_OP_QUEUE_LIMIT_RESUME_COLOR_CELLr_ENUM,
    BCM56640_A0_OP_QUEUE_MIN_COUNT_CELLr_ENUM,
    BCM56640_A0_OP_QUEUE_RESET_OFFSET_CELLr_ENUM,
    BCM56640_A0_OP_QUEUE_RESET_VALUE_CELLr_ENUM,
    BCM56640_A0_OP_QUEUE_SHARED_COUNT_CELLr_ENUM,
    BCM56640_A0_OP_QUEUE_TOTAL_COUNT_CELLr_ENUM,
    BCM56640_A0_OP_RESUME_OFFSET_COLOR_CELL_PROFILEr_ENUM,
    BCM56640_A0_OP_SP_BST_THRESHOLD_SELr_ENUM,
    BCM56640_A0_OP_THR_CONFIGr_ENUM,
    BCM56640_A0_OP_THR_CONFIG_PLUSr_ENUM,
    BCM56640_A0_OP_UC_PORT_BST_THRESHOLDr_ENUM,
    BCM56640_A0_OP_UC_PORT_DROP_STATEr_ENUM,
    BCM56640_A0_OP_UC_PORT_RED_DROP_STATEr_ENUM,
    BCM56640_A0_OP_UC_PORT_YELLOW_DROP_STATEr_ENUM,
    BCM56640_A0_OP_UC_QGROUP_BST_THRESHOLDr_ENUM,
    BCM56640_A0_OP_UC_QGROUP_DROP_STATEr_ENUM,
    BCM56640_A0_OP_UC_QGROUP_RED_DROP_STATEr_ENUM,
    BCM56640_A0_OP_UC_QGROUP_YELLOW_DROP_STATEr_ENUM,
    BCM56640_A0_OP_UC_QUEUE_BST_THRESHOLDr_ENUM,
    BCM56640_A0_OP_UC_QUEUE_DROP_STATEr_ENUM,
    BCM56640_A0_OP_UC_QUEUE_RED_DROP_STATEr_ENUM,
    BCM56640_A0_OP_UC_QUEUE_YELLOW_DROP_STATEr_ENUM,
    BCM56640_A0_OUTPUT_PORT_RX_ENABLE0_64r_ENUM,
    BCM56640_A0_OVQ_BLOCK_COUNTERr_ENUM,
    BCM56640_A0_OVQ_BUBBLE_SIZE_REGr_ENUM,
    BCM56640_A0_OVQ_BUBBLE_THRESHOLDr_ENUM,
    BCM56640_A0_OVQ_DFTr_ENUM,
    BCM56640_A0_OVQ_DISTRIBUTOR_DFTr_ENUM,
    BCM56640_A0_OVQ_DROP_THRESHOLD0r_ENUM,
    BCM56640_A0_OVQ_DROP_THRESHOLD_REGr_ENUM,
    BCM56640_A0_OVQ_DROP_THRESHOLD_RESET_LIMITr_ENUM,
    BCM56640_A0_OVQ_ECC_BITMAPr_ENUM,
    BCM56640_A0_OVQ_FLOWCONTROL_COUNTERr_ENUM,
    BCM56640_A0_OVQ_FLOWCONTROL_THRESHOLDr_ENUM,
    BCM56640_A0_OVQ_LINKED_LIST_REGr_ENUM,
    BCM56640_A0_OVQ_LINKED_LIST_SELECTr_ENUM,
    BCM56640_A0_OVQ_LINKED_NEXTPTRr_ENUM,
    BCM56640_A0_OVQ_LINKED_REGr_ENUM,
    BCM56640_A0_OVQ_MCQ_CREDITSr_ENUM,
    BCM56640_A0_OVQ_MCQ_STATEr_ENUM,
    BCM56640_A0_OVQ_SCANNER_MAX_POINTERr_ENUM,
    BCM56640_A0_OVQ_SCANNER_POINTERr_ENUM,
    BCM56640_A0_PARITY_CHK_ENr_ENUM,
    BCM56640_A0_PARITY_ERROR_STATUS_0r_ENUM,
    BCM56640_A0_PARITY_ERROR_STATUS_1r_ENUM,
    BCM56640_A0_PARS_RAM_DBGCTRLr_ENUM,
    BCM56640_A0_PARS_RAM_DBGCTRL_2r_ENUM,
    BCM56640_A0_PASSTHRU_NLF_MTU_CHECKr_ENUM,
    BCM56640_A0_PCIE_RST_CONTROLr_ENUM,
    BCM56640_A0_PERR_PTR_CTRr_ENUM,
    BCM56640_A0_PERR_PTR_EXPr_ENUM,
    BCM56640_A0_PERR_STATr_ENUM,
    BCM56640_A0_PE_ETHERTYPEr_ENUM,
    BCM56640_A0_PHB2_COS_MAPm_ENUM,
    BCM56640_A0_PKTAGINGLIMIT0r_ENUM,
    BCM56640_A0_PKTAGINGLIMIT1r_ENUM,
    BCM56640_A0_PKTAGINGTIMERr_ENUM,
    BCM56640_A0_PKTHDRMEMDEBUGr_ENUM,
    BCM56640_A0_PKTLINKMEMDEBUGr_ENUM,
    BCM56640_A0_POOL_DROP_STATEr_ENUM,
    BCM56640_A0_PORT_BRIDGE_BMAPm_ENUM,
    BCM56640_A0_PORT_BRIDGE_MIRROR_BMAPm_ENUM,
    BCM56640_A0_PORT_CBL_TABLEm_ENUM,
    BCM56640_A0_PORT_CBL_TABLE_MODBASEm_ENUM,
    BCM56640_A0_PORT_CDC_RXFIFO_CELL_CNTr_ENUM,
    BCM56640_A0_PORT_CDC_RXFIFO_ECC_STATUSr_ENUM,
    BCM56640_A0_PORT_CDC_RXFIFO_OVRFLWr_ENUM,
    BCM56640_A0_PORT_CDC_TXFIFO_CELL_CNTr_ENUM,
    BCM56640_A0_PORT_CDC_TXFIFO_CELL_REQ_CNTr_ENUM,
    BCM56640_A0_PORT_CDC_TXFIFO_ECC_STATUSr_ENUM,
    BCM56640_A0_PORT_CDC_TXFIFO_OVRFLWr_ENUM,
    BCM56640_A0_PORT_CMAC_MODEr_ENUM,
    BCM56640_A0_PORT_CNTMAXSIZEr_ENUM,
    BCM56640_A0_PORT_CONFIGr_ENUM,
    BCM56640_A0_PORT_COS_MAPm_ENUM,
    BCM56640_A0_PORT_COUNT_CELLr_ENUM,
    BCM56640_A0_PORT_ECC_CONTROLr_ENUM,
    BCM56640_A0_PORT_EEE_CLOCK_GATEr_ENUM,
    BCM56640_A0_PORT_EEE_CORE0_CLOCK_GATE_COUNTERr_ENUM,
    BCM56640_A0_PORT_EEE_CORE1_CLOCK_GATE_COUNTERr_ENUM,
    BCM56640_A0_PORT_EEE_CORE2_CLOCK_GATE_COUNTERr_ENUM,
    BCM56640_A0_PORT_EEE_CORE_CLOCK_GATE_COUNTERr_ENUM,
    BCM56640_A0_PORT_EEE_COUNTER_MODEr_ENUM,
    BCM56640_A0_PORT_EEE_DURATION_TIMER_PULSEr_ENUM,
    BCM56640_A0_PORT_EHG0_RXFIFO_ECC_STATUSr_ENUM,
    BCM56640_A0_PORT_EHG0_RX_DATA_ECC_STATUSr_ENUM,
    BCM56640_A0_PORT_EHG0_RX_MASK_ECC_STATUSr_ENUM,
    BCM56640_A0_PORT_EHG0_TX_DATA_ECC_STATUSr_ENUM,
    BCM56640_A0_PORT_EHG1_RXFIFO_ECC_STATUSr_ENUM,
    BCM56640_A0_PORT_EHG1_RX_DATA_ECC_STATUSr_ENUM,
    BCM56640_A0_PORT_EHG1_RX_MASK_ECC_STATUSr_ENUM,
    BCM56640_A0_PORT_EHG1_TX_DATA_ECC_STATUSr_ENUM,
    BCM56640_A0_PORT_EHG2_RXFIFO_ECC_STATUSr_ENUM,
    BCM56640_A0_PORT_EHG2_RX_DATA_ECC_STATUSr_ENUM,
    BCM56640_A0_PORT_EHG2_RX_MASK_ECC_STATUSr_ENUM,
    BCM56640_A0_PORT_EHG2_TX_DATA_ECC_STATUSr_ENUM,
    BCM56640_A0_PORT_EHG_ECC_CONTROLr_ENUM,
    BCM56640_A0_PORT_EHG_FORCE_DOUBLE_BIT_ERRORr_ENUM,
    BCM56640_A0_PORT_EHG_FORCE_SINGLE_BIT_ERRORr_ENUM,
    BCM56640_A0_PORT_EHG_RXFIFO_CELL_CNTr_ENUM,
    BCM56640_A0_PORT_EHG_RXFIFO_ECC_STATUSr_ENUM,
    BCM56640_A0_PORT_EHG_RXFIFO_OVRFLWr_ENUM,
    BCM56640_A0_PORT_EHG_RX_CONTROLr_ENUM,
    BCM56640_A0_PORT_EHG_RX_DATA_ECC_STATUSr_ENUM,
    BCM56640_A0_PORT_EHG_RX_MASK_ECC_STATUSr_ENUM,
    BCM56640_A0_PORT_EHG_RX_PKT_DROPr_ENUM,
    BCM56640_A0_PORT_EHG_RX_TUNNEL_DATAm_ENUM,
    BCM56640_A0_PORT_EHG_RX_TUNNEL_MASKm_ENUM,
    BCM56640_A0_PORT_EHG_TPIDr_ENUM,
    BCM56640_A0_PORT_EHG_TX_CONTROLr_ENUM,
    BCM56640_A0_PORT_EHG_TX_DATA_ECC_STATUSr_ENUM,
    BCM56640_A0_PORT_EHG_TX_IPV4IDr_ENUM,
    BCM56640_A0_PORT_EHG_TX_TUNNEL_DATAm_ENUM,
    BCM56640_A0_PORT_ENABLE_REGr_ENUM,
    BCM56640_A0_PORT_FAULT_LINK_STATUSr_ENUM,
    BCM56640_A0_PORT_FC_STATUSr_ENUM,
    BCM56640_A0_PORT_FORCE_DOUBLE_BIT_ERRORr_ENUM,
    BCM56640_A0_PORT_FORCE_SINGLE_BIT_ERRORr_ENUM,
    BCM56640_A0_PORT_INTR_ENABLEr_ENUM,
    BCM56640_A0_PORT_INTR_STATUSr_ENUM,
    BCM56640_A0_PORT_LAG_FAILOVER_SETm_ENUM,
    BCM56640_A0_PORT_LED_CHAIN_CONFIGr_ENUM,
    BCM56640_A0_PORT_LIMIT_STATESr_ENUM,
    BCM56640_A0_PORT_LINKSTATUS_DOWNr_ENUM,
    BCM56640_A0_PORT_LINKSTATUS_DOWN_CLEARr_ENUM,
    BCM56640_A0_PORT_MAC_CONTROLr_ENUM,
    BCM56640_A0_PORT_MAX_PKT_SIZEr_ENUM,
    BCM56640_A0_PORT_MIB_RESETr_ENUM,
    BCM56640_A0_PORT_MIB_RSC0_ECC_STATUSr_ENUM,
    BCM56640_A0_PORT_MIB_RSC1_ECC_STATUSr_ENUM,
    BCM56640_A0_PORT_MIB_RSC_ECC_STATUSr_ENUM,
    BCM56640_A0_PORT_MIB_TSC0_ECC_STATUSr_ENUM,
    BCM56640_A0_PORT_MIB_TSC1_ECC_STATUSr_ENUM,
    BCM56640_A0_PORT_MIB_TSC_ECC_STATUSr_ENUM,
    BCM56640_A0_PORT_MLD_CTRL_REGr_ENUM,
    BCM56640_A0_PORT_MODE_REGr_ENUM,
    BCM56640_A0_PORT_OR_TRUNK_MAC_COUNTm_ENUM,
    BCM56640_A0_PORT_OR_TRUNK_MAC_LIMITm_ENUM,
    BCM56640_A0_PORT_OVQ_PAUSE_ENABLE_64r_ENUM,
    BCM56640_A0_PORT_PAUSE_ENABLE_64r_ENUM,
    BCM56640_A0_PORT_PFC_CFGr_ENUM,
    BCM56640_A0_PORT_PFC_CFG0r_ENUM,
    BCM56640_A0_PORT_PFC_CFG1r_ENUM,
    BCM56640_A0_PORT_PG_SPIDr_ENUM,
    BCM56640_A0_PORT_POWER_SAVEr_ENUM,
    BCM56640_A0_PORT_PRI_GRPr_ENUM,
    BCM56640_A0_PORT_PRI_GRP0r_ENUM,
    BCM56640_A0_PORT_PRI_GRP1r_ENUM,
    BCM56640_A0_PORT_PRI_XON_ENABLEr_ENUM,
    BCM56640_A0_PORT_SGNDET_EARLYCRSr_ENUM,
    BCM56640_A0_PORT_SHARED_COUNT_CELLr_ENUM,
    BCM56640_A0_PORT_SOFT_RESETr_ENUM,
    BCM56640_A0_PORT_SPARE0_REGr_ENUM,
    BCM56640_A0_PORT_TABm_ENUM,
    BCM56640_A0_PORT_TXFIFO0_ECC_STATUSr_ENUM,
    BCM56640_A0_PORT_TXFIFO1_ECC_STATUSr_ENUM,
    BCM56640_A0_PORT_TXFIFO2_ECC_STATUSr_ENUM,
    BCM56640_A0_PORT_TXFIFO_CELL_CNTr_ENUM,
    BCM56640_A0_PORT_TXFIFO_CELL_REQ_CNTr_ENUM,
    BCM56640_A0_PORT_TXFIFO_ECC_STATUSr_ENUM,
    BCM56640_A0_PORT_TXFIFO_OVRFLWr_ENUM,
    BCM56640_A0_PORT_TXFIFO_PKT_DROP_CTLr_ENUM,
    BCM56640_A0_PORT_WC_UCMEM_CTRLr_ENUM,
    BCM56640_A0_PORT_WC_UCMEM_DATAm_ENUM,
    BCM56640_A0_PORT_XGXS0_CTRL_REGr_ENUM,
    BCM56640_A0_PORT_XGXS0_LN0_STATUS0_REGr_ENUM,
    BCM56640_A0_PORT_XGXS0_LN0_STATUS1_REGr_ENUM,
    BCM56640_A0_PORT_XGXS0_LN1_STATUS0_REGr_ENUM,
    BCM56640_A0_PORT_XGXS0_LN1_STATUS1_REGr_ENUM,
    BCM56640_A0_PORT_XGXS0_LN2_STATUS0_REGr_ENUM,
    BCM56640_A0_PORT_XGXS0_LN2_STATUS1_REGr_ENUM,
    BCM56640_A0_PORT_XGXS0_LN3_STATUS0_REGr_ENUM,
    BCM56640_A0_PORT_XGXS0_LN3_STATUS1_REGr_ENUM,
    BCM56640_A0_PORT_XGXS0_STATUS0_REGr_ENUM,
    BCM56640_A0_PORT_XGXS0_STATUS1_REGr_ENUM,
    BCM56640_A0_PORT_XGXS0_STATUS_GEN_REGr_ENUM,
    BCM56640_A0_PORT_XGXS1_CTRL_REGr_ENUM,
    BCM56640_A0_PORT_XGXS1_LN0_STATUS0_REGr_ENUM,
    BCM56640_A0_PORT_XGXS1_LN0_STATUS1_REGr_ENUM,
    BCM56640_A0_PORT_XGXS1_LN1_STATUS0_REGr_ENUM,
    BCM56640_A0_PORT_XGXS1_LN1_STATUS1_REGr_ENUM,
    BCM56640_A0_PORT_XGXS1_LN2_STATUS0_REGr_ENUM,
    BCM56640_A0_PORT_XGXS1_LN2_STATUS1_REGr_ENUM,
    BCM56640_A0_PORT_XGXS1_LN3_STATUS0_REGr_ENUM,
    BCM56640_A0_PORT_XGXS1_LN3_STATUS1_REGr_ENUM,
    BCM56640_A0_PORT_XGXS1_STATUS1_REGr_ENUM,
    BCM56640_A0_PORT_XGXS1_STATUS_GEN_REGr_ENUM,
    BCM56640_A0_PORT_XGXS2_CTRL_REGr_ENUM,
    BCM56640_A0_PORT_XGXS2_LN0_STATUS0_REGr_ENUM,
    BCM56640_A0_PORT_XGXS2_LN0_STATUS1_REGr_ENUM,
    BCM56640_A0_PORT_XGXS2_LN1_STATUS0_REGr_ENUM,
    BCM56640_A0_PORT_XGXS2_LN1_STATUS1_REGr_ENUM,
    BCM56640_A0_PORT_XGXS2_LN2_STATUS0_REGr_ENUM,
    BCM56640_A0_PORT_XGXS2_LN2_STATUS1_REGr_ENUM,
    BCM56640_A0_PORT_XGXS2_LN3_STATUS0_REGr_ENUM,
    BCM56640_A0_PORT_XGXS2_LN3_STATUS1_REGr_ENUM,
    BCM56640_A0_PORT_XGXS2_STATUS0_REGr_ENUM,
    BCM56640_A0_PORT_XGXS2_STATUS1_REGr_ENUM,
    BCM56640_A0_PORT_XGXS2_STATUS_GEN_REGr_ENUM,
    BCM56640_A0_PORT_XGXS_COUNTER_MODEr_ENUM,
    BCM56640_A0_PORT_XGXS_CTRL_REGr_ENUM,
    BCM56640_A0_PORT_XGXS_STATUS1_REGr_ENUM,
    BCM56640_A0_PORT_XGXS_STATUS_GEN_REGr_ENUM,
    BCM56640_A0_PQEFIFOEMPTYr_ENUM,
    BCM56640_A0_PQEFIFOEMPTY0r_ENUM,
    BCM56640_A0_PQEFIFOEMPTY1r_ENUM,
    BCM56640_A0_PQEFIFOOVERFLOWr_ENUM,
    BCM56640_A0_PQEFIFOOVERFLOW0r_ENUM,
    BCM56640_A0_PQEFIFOOVERFLOW1r_ENUM,
    BCM56640_A0_PQEFIFOPTREQUALr_ENUM,
    BCM56640_A0_PQEFIFOPTREQUAL0r_ENUM,
    BCM56640_A0_PQEFIFOPTREQUAL1r_ENUM,
    BCM56640_A0_PQEMEMCFGr_ENUM,
    BCM56640_A0_PQEMEMDEBUGr_ENUM,
    BCM56640_A0_PQEPARITYERRORADRr_ENUM,
    BCM56640_A0_PRIO2COS_PROFILEr_ENUM,
    BCM56640_A0_PRIO2COS_PROFILE0r_ENUM,
    BCM56640_A0_PRIO2COS_PROFILE1r_ENUM,
    BCM56640_A0_PRIO2COS_PROFILE2r_ENUM,
    BCM56640_A0_PRIO2COS_PROFILE3r_ENUM,
    BCM56640_A0_PRIORITY_CONTROLr_ENUM,
    BCM56640_A0_PROTOCOL_PKT_CONTROLr_ENUM,
    BCM56640_A0_PTP_LABEL_RANGE_PROFILE_TABLEm_ENUM,
    BCM56640_A0_PWR_WATCH_DOG_CONTROL_MBr_ENUM,
    BCM56640_A0_PWR_WATCH_DOG_STATUS_MBr_ENUM,
    BCM56640_A0_QCN_CNM_PRP_CNTr_ENUM,
    BCM56640_A0_QCN_CNM_PRP_CTRLr_ENUM,
    BCM56640_A0_QCN_CNM_PRP_DLF_COUNTr_ENUM,
    BCM56640_A0_QCN_CNM_RVD_TBL_ECC_ERRr_ENUM,
    BCM56640_A0_QCN_CNM_RVD_TBL_ECC_ERR1r_ENUM,
    BCM56640_A0_QCN_CNM_RVD_TBL_ECC_ERR2r_ENUM,
    BCM56640_A0_QCN_CNM_TIMER_TBL_ECC_ERRr_ENUM,
    BCM56640_A0_QCN_CNM_TIMER_TBL_ECC_ERR1r_ENUM,
    BCM56640_A0_QCN_CNM_TIMER_TBL_ECC_ERR2r_ENUM,
    BCM56640_A0_QCN_PFC_STATEr_ENUM,
    BCM56640_A0_QCN_TBID_TBL_ECC_ERRr_ENUM,
    BCM56640_A0_QCN_TBID_TBL_ECC_ERR1r_ENUM,
    BCM56640_A0_QCN_TBID_TBL_ECC_ERR2r_ENUM,
    BCM56640_A0_QCN_TOV_TBL_ECC_ERRr_ENUM,
    BCM56640_A0_QCN_TOV_TBL_ECC_ERR1r_ENUM,
    BCM56640_A0_QCN_TOV_TBL_ECC_ERR2r_ENUM,
    BCM56640_A0_R1023r_ENUM,
    BCM56640_A0_R127r_ENUM,
    BCM56640_A0_R1518r_ENUM,
    BCM56640_A0_R16383r_ENUM,
    BCM56640_A0_R2047r_ENUM,
    BCM56640_A0_R255r_ENUM,
    BCM56640_A0_R4095r_ENUM,
    BCM56640_A0_R511r_ENUM,
    BCM56640_A0_R64r_ENUM,
    BCM56640_A0_R9216r_ENUM,
    BCM56640_A0_RALNr_ENUM,
    BCM56640_A0_RAW_ENTRY_TABLEm_ENUM,
    BCM56640_A0_RAW_HITBIT_TABLEm_ENUM,
    BCM56640_A0_RBCAr_ENUM,
    BCM56640_A0_RBYTr_ENUM,
    BCM56640_A0_RDBGC0r_ENUM,
    BCM56640_A0_RDBGC0_SELECTr_ENUM,
    BCM56640_A0_RDBGC1r_ENUM,
    BCM56640_A0_RDBGC1_SELECTr_ENUM,
    BCM56640_A0_RDBGC2r_ENUM,
    BCM56640_A0_RDBGC2_SELECTr_ENUM,
    BCM56640_A0_RDBGC3r_ENUM,
    BCM56640_A0_RDBGC3_SELECTr_ENUM,
    BCM56640_A0_RDBGC4r_ENUM,
    BCM56640_A0_RDBGC4_SELECTr_ENUM,
    BCM56640_A0_RDBGC5r_ENUM,
    BCM56640_A0_RDBGC5_SELECTr_ENUM,
    BCM56640_A0_RDBGC6r_ENUM,
    BCM56640_A0_RDBGC6_SELECTr_ENUM,
    BCM56640_A0_RDBGC7r_ENUM,
    BCM56640_A0_RDBGC7_SELECTr_ENUM,
    BCM56640_A0_RDBGC8r_ENUM,
    BCM56640_A0_RDBGC8_SELECTr_ENUM,
    BCM56640_A0_RDBGC_SELECT_2r_ENUM,
    BCM56640_A0_RDECELLCNTINGr_ENUM,
    BCM56640_A0_RDECELLCNTQr_ENUM,
    BCM56640_A0_RDEDESCP_MEMDEBUGr_ENUM,
    BCM56640_A0_RDEECCPDROPCNTr_ENUM,
    BCM56640_A0_RDEERRORCODEr_ENUM,
    BCM56640_A0_RDEFREELISTr_ENUM,
    BCM56640_A0_RDEMEMDEBUG_64r_ENUM,
    BCM56640_A0_RDEMINCELLLMTINGr_ENUM,
    BCM56640_A0_RDEMINLMTCELLQr_ENUM,
    BCM56640_A0_RDEMINLMTPKTQr_ENUM,
    BCM56640_A0_RDEOVERLIMITDROPCNTr_ENUM,
    BCM56640_A0_RDEPARITYERRORPTRr_ENUM,
    BCM56640_A0_RDEPKTCNTQr_ENUM,
    BCM56640_A0_RDEPORTMAXCELLEGRr_ENUM,
    BCM56640_A0_RDEQEMPTYr_ENUM,
    BCM56640_A0_RDEQFULLDROPCNTr_ENUM,
    BCM56640_A0_RDEQPKTCNTr_ENUM,
    BCM56640_A0_RDEQRSTr_ENUM,
    BCM56640_A0_RDERDLIMITr_ENUM,
    BCM56640_A0_RDERSTOFFSETCELLINGr_ENUM,
    BCM56640_A0_RDERSTOFFSETCELLQr_ENUM,
    BCM56640_A0_RDERSTOFFSETPKTQr_ENUM,
    BCM56640_A0_RDESHRCELLLMTINGr_ENUM,
    BCM56640_A0_RDESHRLMTCELLQr_ENUM,
    BCM56640_A0_RDESHRLMTPKTQr_ENUM,
    BCM56640_A0_RDETHDBYPASSr_ENUM,
    BCM56640_A0_RDETHDIDROPCNTr_ENUM,
    BCM56640_A0_RDETHDODROPr_ENUM,
    BCM56640_A0_RDETOTALSHRLMTPKTEGRr_ENUM,
    BCM56640_A0_RDE_POOL_SELECTr_ENUM,
    BCM56640_A0_RDISCr_ENUM,
    BCM56640_A0_RDVLNr_ENUM,
    BCM56640_A0_REFRESH_COUNT_CONTROLr_ENUM,
    BCM56640_A0_REMOTE_CPU_DA_LSr_ENUM,
    BCM56640_A0_REMOTE_CPU_DA_MSr_ENUM,
    BCM56640_A0_REMOTE_CPU_LENGTH_TYPEr_ENUM,
    BCM56640_A0_REPLHEADMEMDEBUGr_ENUM,
    BCM56640_A0_REPLIST_MEMDEBUGr_ENUM,
    BCM56640_A0_REPL_HEAD_PTR_REPLACEr_ENUM,
    BCM56640_A0_REP_ID_REMAP_CONTROLr_ENUM,
    BCM56640_A0_RERPKTr_ENUM,
    BCM56640_A0_RFCRr_ENUM,
    BCM56640_A0_RFCSr_ENUM,
    BCM56640_A0_RFLRr_ENUM,
    BCM56640_A0_RFRGr_ENUM,
    BCM56640_A0_RIPC4r_ENUM,
    BCM56640_A0_RIPC6r_ENUM,
    BCM56640_A0_RIPD4r_ENUM,
    BCM56640_A0_RIPD6r_ENUM,
    BCM56640_A0_RIPHE4r_ENUM,
    BCM56640_A0_RIPHE6r_ENUM,
    BCM56640_A0_RJBRr_ENUM,
    BCM56640_A0_RMCAr_ENUM,
    BCM56640_A0_RMCRCr_ENUM,
    BCM56640_A0_RMEPm_ENUM,
    BCM56640_A0_RMEP_MA_STATE_REFRESH_INDEXr_ENUM,
    BCM56640_A0_RMGVr_ENUM,
    BCM56640_A0_RMTUEr_ENUM,
    BCM56640_A0_ROVRr_ENUM,
    BCM56640_A0_RPFCr_ENUM,
    BCM56640_A0_RPFC0r_ENUM,
    BCM56640_A0_RPFC1r_ENUM,
    BCM56640_A0_RPFC2r_ENUM,
    BCM56640_A0_RPFC3r_ENUM,
    BCM56640_A0_RPFC4r_ENUM,
    BCM56640_A0_RPFC5r_ENUM,
    BCM56640_A0_RPFC6r_ENUM,
    BCM56640_A0_RPFC7r_ENUM,
    BCM56640_A0_RPFCOFFr_ENUM,
    BCM56640_A0_RPFCOFF0r_ENUM,
    BCM56640_A0_RPFCOFF1r_ENUM,
    BCM56640_A0_RPFCOFF2r_ENUM,
    BCM56640_A0_RPFCOFF3r_ENUM,
    BCM56640_A0_RPFCOFF4r_ENUM,
    BCM56640_A0_RPFCOFF5r_ENUM,
    BCM56640_A0_RPFCOFF6r_ENUM,
    BCM56640_A0_RPFCOFF7r_ENUM,
    BCM56640_A0_RPKTr_ENUM,
    BCM56640_A0_RPOKr_ENUM,
    BCM56640_A0_RPORTDr_ENUM,
    BCM56640_A0_RPRMr_ENUM,
    BCM56640_A0_RRBYTr_ENUM,
    BCM56640_A0_RRPKTr_ENUM,
    BCM56640_A0_RSCHCRCr_ENUM,
    BCM56640_A0_RSEL1_MISC_CONTROLr_ENUM,
    BCM56640_A0_RSEL1_RAM_DBGCTRLr_ENUM,
    BCM56640_A0_RSEL1_RAM_DBGCTRL_2r_ENUM,
    BCM56640_A0_RSEL1_RAM_DBGCTRL_3r_ENUM,
    BCM56640_A0_RSEL2_HW_CONTROLr_ENUM,
    BCM56640_A0_RSEL2_RAM_CONTROL_2r_ENUM,
    BCM56640_A0_RSEL2_RAM_CONTROL_3r_ENUM,
    BCM56640_A0_RSEL2_RAM_DBGCTRLr_ENUM,
    BCM56640_A0_RTAG7_FCOE_HASH_FIELD_BMAPr_ENUM,
    BCM56640_A0_RTAG7_FLOW_BASED_HASHm_ENUM,
    BCM56640_A0_RTAG7_HASH_CONTROLr_ENUM,
    BCM56640_A0_RTAG7_HASH_CONTROL_2r_ENUM,
    BCM56640_A0_RTAG7_HASH_CONTROL_3r_ENUM,
    BCM56640_A0_RTAG7_HASH_CONTROL_L2GRE_MASK_Ar_ENUM,
    BCM56640_A0_RTAG7_HASH_CONTROL_L2GRE_MASK_Br_ENUM,
    BCM56640_A0_RTAG7_HASH_FIELD_BMAP_1r_ENUM,
    BCM56640_A0_RTAG7_HASH_FIELD_BMAP_2r_ENUM,
    BCM56640_A0_RTAG7_HASH_FIELD_BMAP_3r_ENUM,
    BCM56640_A0_RTAG7_HASH_FIELD_BMAP_5r_ENUM,
    BCM56640_A0_RTAG7_HASH_SEED_Ar_ENUM,
    BCM56640_A0_RTAG7_HASH_SEED_Br_ENUM,
    BCM56640_A0_RTAG7_HASH_SELr_ENUM,
    BCM56640_A0_RTAG7_IPV4_TCP_UDP_HASH_FIELD_BMAP_1r_ENUM,
    BCM56640_A0_RTAG7_IPV4_TCP_UDP_HASH_FIELD_BMAP_2r_ENUM,
    BCM56640_A0_RTAG7_IPV6_TCP_UDP_HASH_FIELD_BMAP_1r_ENUM,
    BCM56640_A0_RTAG7_IPV6_TCP_UDP_HASH_FIELD_BMAP_2r_ENUM,
    BCM56640_A0_RTAG7_L2GRE_PAYLOAD_L2_HASH_FIELD_BMAPr_ENUM,
    BCM56640_A0_RTAG7_L2GRE_PAYLOAD_L3_HASH_FIELD_BMAPr_ENUM,
    BCM56640_A0_RTAG7_MIM_OUTER_HASH_FIELD_BMAPr_ENUM,
    BCM56640_A0_RTAG7_MIM_PAYLOAD_HASH_FIELD_BMAPr_ENUM,
    BCM56640_A0_RTAG7_MPLS_L2_PAYLOAD_HASH_FIELD_BMAPr_ENUM,
    BCM56640_A0_RTAG7_MPLS_L2_PAYLOAD_L3_HASH_FIELD_BMAPr_ENUM,
    BCM56640_A0_RTAG7_MPLS_L3_PAYLOAD_HASH_FIELD_BMAPr_ENUM,
    BCM56640_A0_RTAG7_MPLS_OUTER_HASH_FIELD_BMAPr_ENUM,
    BCM56640_A0_RTAG7_PORT_BASED_HASHm_ENUM,
    BCM56640_A0_RTAG7_TRILL_PAYLOAD_L2_HASH_FIELD_BMAPr_ENUM,
    BCM56640_A0_RTAG7_TRILL_PAYLOAD_L3_HASH_FIELD_BMAPr_ENUM,
    BCM56640_A0_RTAG7_TRILL_TUNNEL_HASH_FIELD_BMAPr_ENUM,
    BCM56640_A0_RTRFUr_ENUM,
    BCM56640_A0_RUCr_ENUM,
    BCM56640_A0_RUCAr_ENUM,
    BCM56640_A0_RUNDr_ENUM,
    BCM56640_A0_RVLNr_ENUM,
    BCM56640_A0_RXCFr_ENUM,
    BCM56640_A0_RXPFr_ENUM,
    BCM56640_A0_RXPPr_ENUM,
    BCM56640_A0_RXUDAr_ENUM,
    BCM56640_A0_RXUOr_ENUM,
    BCM56640_A0_RXWSAr_ENUM,
    BCM56640_A0_RX_DCB_ENUM,
    BCM56640_A0_RX_EEE_LPI_DURATION_COUNTERr_ENUM,
    BCM56640_A0_RX_EEE_LPI_EVENT_COUNTERr_ENUM,
    BCM56640_A0_RX_HCFC_COUNTERr_ENUM,
    BCM56640_A0_RX_HCFC_CRC_COUNTERr_ENUM,
    BCM56640_A0_RX_LLFC_CRC_COUNTERr_ENUM,
    BCM56640_A0_RX_LLFC_LOG_COUNTERr_ENUM,
    BCM56640_A0_RX_LLFC_PHY_COUNTERr_ENUM,
    BCM56640_A0_RX_PROT_GROUP_TABLEm_ENUM,
    BCM56640_A0_SCQM_QGRPr_ENUM,
    BCM56640_A0_SERVICE_COS_MAPm_ENUM,
    BCM56640_A0_SERVICE_PORT_MAPm_ENUM,
    BCM56640_A0_SERVICE_QUEUE_MAPm_ENUM,
    BCM56640_A0_SFLOW_EGR_RAND_SEEDr_ENUM,
    BCM56640_A0_SFLOW_EGR_THRESHOLDr_ENUM,
    BCM56640_A0_SFLOW_ING_RAND_SEEDr_ENUM,
    BCM56640_A0_SFLOW_ING_THRESHOLDr_ENUM,
    BCM56640_A0_SLOT_REQ_INTERFACEr_ENUM,
    BCM56640_A0_SMMEMDEBUGr_ENUM,
    BCM56640_A0_SM_NLF_MTU_CHECKr_ENUM,
    BCM56640_A0_SOFTWARE_BLOCKMAP_ENUM,
    BCM56640_A0_SOME_RDI_DEFECT_STATUSr_ENUM,
    BCM56640_A0_SOME_RMEP_CCM_DEFECT_STATUSr_ENUM,
    BCM56640_A0_SOURCE_MOD_PROXY_TABLEm_ENUM,
    BCM56640_A0_SOURCE_TRUNK_MAP_MODBASEm_ENUM,
    BCM56640_A0_SOURCE_TRUNK_MAP_TABLEm_ENUM,
    BCM56640_A0_SOURCE_VPm_ENUM,
    BCM56640_A0_SOURCE_VP_ATTRIBUTES_2m_ENUM,
    BCM56640_A0_SOURCE_VP_PDA_CONTROLr_ENUM,
    BCM56640_A0_SOURCE_VP_PDA_CONTROL_0r_ENUM,
    BCM56640_A0_SOURCE_VP_PDA_CONTROL_1r_ENUM,
    BCM56640_A0_SPARE_NLF_MTU_CHECKr_ENUM,
    BCM56640_A0_SRC_MODID_EGRESSm_ENUM,
    BCM56640_A0_SRC_MODID_EGRESS_SELr_ENUM,
    BCM56640_A0_SRC_MODID_INGRESS_BLOCKm_ENUM,
    BCM56640_A0_SRC_MOD_IDr_ENUM,
    BCM56640_A0_SRC_TRUNK_MAP_PDA_CONTROLr_ENUM,
    BCM56640_A0_SRP_CONTROL_1r_ENUM,
    BCM56640_A0_SRP_CONTROL_2r_ENUM,
    BCM56640_A0_STAGE0_BANK_COLUMN_DISABLEr_ENUM,
    BCM56640_A0_STAGE0_BANK_SIZEr_ENUM,
    BCM56640_A0_STAGE0_HASH_OFFSETr_ENUM,
    BCM56640_A0_STAGE0_MEMORY_CONTROL_0r_ENUM,
    BCM56640_A0_STAGE0_MEMORY_CONTROL_1r_ENUM,
    BCM56640_A0_STAGE0_MEMORY_CONTROL_10r_ENUM,
    BCM56640_A0_STAGE0_MEMORY_CONTROL_11r_ENUM,
    BCM56640_A0_STAGE0_MEMORY_CONTROL_12r_ENUM,
    BCM56640_A0_STAGE0_MEMORY_CONTROL_13r_ENUM,
    BCM56640_A0_STAGE0_MEMORY_CONTROL_14r_ENUM,
    BCM56640_A0_STAGE0_MEMORY_CONTROL_15r_ENUM,
    BCM56640_A0_STAGE0_MEMORY_CONTROL_16r_ENUM,
    BCM56640_A0_STAGE0_MEMORY_CONTROL_17r_ENUM,
    BCM56640_A0_STAGE0_MEMORY_CONTROL_18r_ENUM,
    BCM56640_A0_STAGE0_MEMORY_CONTROL_19r_ENUM,
    BCM56640_A0_STAGE0_MEMORY_CONTROL_2r_ENUM,
    BCM56640_A0_STAGE0_MEMORY_CONTROL_20r_ENUM,
    BCM56640_A0_STAGE0_MEMORY_CONTROL_21r_ENUM,
    BCM56640_A0_STAGE0_MEMORY_CONTROL_22r_ENUM,
    BCM56640_A0_STAGE0_MEMORY_CONTROL_23r_ENUM,
    BCM56640_A0_STAGE0_MEMORY_CONTROL_24r_ENUM,
    BCM56640_A0_STAGE0_MEMORY_CONTROL_25r_ENUM,
    BCM56640_A0_STAGE0_MEMORY_CONTROL_26r_ENUM,
    BCM56640_A0_STAGE0_MEMORY_CONTROL_27r_ENUM,
    BCM56640_A0_STAGE0_MEMORY_CONTROL_3r_ENUM,
    BCM56640_A0_STAGE0_MEMORY_CONTROL_4r_ENUM,
    BCM56640_A0_STAGE0_MEMORY_CONTROL_5r_ENUM,
    BCM56640_A0_STAGE0_MEMORY_CONTROL_6r_ENUM,
    BCM56640_A0_STAGE0_MEMORY_CONTROL_7r_ENUM,
    BCM56640_A0_STAGE0_MEMORY_CONTROL_8r_ENUM,
    BCM56640_A0_STAGE0_MEMORY_CONTROL_9r_ENUM,
    BCM56640_A0_STAGE1_BANK_COLUMN_DISABLEr_ENUM,
    BCM56640_A0_STAGE1_BANK_SIZEr_ENUM,
    BCM56640_A0_STAGE1_HASH_OFFSETr_ENUM,
    BCM56640_A0_STAGE1_MEMORY_CONTROL_0r_ENUM,
    BCM56640_A0_STAGE1_MEMORY_CONTROL_1r_ENUM,
    BCM56640_A0_STAGE1_MEMORY_CONTROL_10r_ENUM,
    BCM56640_A0_STAGE1_MEMORY_CONTROL_11r_ENUM,
    BCM56640_A0_STAGE1_MEMORY_CONTROL_12r_ENUM,
    BCM56640_A0_STAGE1_MEMORY_CONTROL_13r_ENUM,
    BCM56640_A0_STAGE1_MEMORY_CONTROL_14r_ENUM,
    BCM56640_A0_STAGE1_MEMORY_CONTROL_15r_ENUM,
    BCM56640_A0_STAGE1_MEMORY_CONTROL_16r_ENUM,
    BCM56640_A0_STAGE1_MEMORY_CONTROL_17r_ENUM,
    BCM56640_A0_STAGE1_MEMORY_CONTROL_18r_ENUM,
    BCM56640_A0_STAGE1_MEMORY_CONTROL_19r_ENUM,
    BCM56640_A0_STAGE1_MEMORY_CONTROL_2r_ENUM,
    BCM56640_A0_STAGE1_MEMORY_CONTROL_20r_ENUM,
    BCM56640_A0_STAGE1_MEMORY_CONTROL_21r_ENUM,
    BCM56640_A0_STAGE1_MEMORY_CONTROL_22r_ENUM,
    BCM56640_A0_STAGE1_MEMORY_CONTROL_23r_ENUM,
    BCM56640_A0_STAGE1_MEMORY_CONTROL_24r_ENUM,
    BCM56640_A0_STAGE1_MEMORY_CONTROL_25r_ENUM,
    BCM56640_A0_STAGE1_MEMORY_CONTROL_26r_ENUM,
    BCM56640_A0_STAGE1_MEMORY_CONTROL_27r_ENUM,
    BCM56640_A0_STAGE1_MEMORY_CONTROL_3r_ENUM,
    BCM56640_A0_STAGE1_MEMORY_CONTROL_4r_ENUM,
    BCM56640_A0_STAGE1_MEMORY_CONTROL_5r_ENUM,
    BCM56640_A0_STAGE1_MEMORY_CONTROL_6r_ENUM,
    BCM56640_A0_STAGE1_MEMORY_CONTROL_7r_ENUM,
    BCM56640_A0_STAGE1_MEMORY_CONTROL_8r_ENUM,
    BCM56640_A0_STAGE1_MEMORY_CONTROL_9r_ENUM,
    BCM56640_A0_STAGE2_BANK_COLUMN_DISABLEr_ENUM,
    BCM56640_A0_STAGE2_BANK_SIZEr_ENUM,
    BCM56640_A0_STAGE2_HASH_OFFSETr_ENUM,
    BCM56640_A0_STAGE2_MEMORY_CONTROL_0r_ENUM,
    BCM56640_A0_STAGE2_MEMORY_CONTROL_1r_ENUM,
    BCM56640_A0_STAGE2_MEMORY_CONTROL_10r_ENUM,
    BCM56640_A0_STAGE2_MEMORY_CONTROL_11r_ENUM,
    BCM56640_A0_STAGE2_MEMORY_CONTROL_12r_ENUM,
    BCM56640_A0_STAGE2_MEMORY_CONTROL_13r_ENUM,
    BCM56640_A0_STAGE2_MEMORY_CONTROL_14r_ENUM,
    BCM56640_A0_STAGE2_MEMORY_CONTROL_15r_ENUM,
    BCM56640_A0_STAGE2_MEMORY_CONTROL_16r_ENUM,
    BCM56640_A0_STAGE2_MEMORY_CONTROL_17r_ENUM,
    BCM56640_A0_STAGE2_MEMORY_CONTROL_18r_ENUM,
    BCM56640_A0_STAGE2_MEMORY_CONTROL_19r_ENUM,
    BCM56640_A0_STAGE2_MEMORY_CONTROL_2r_ENUM,
    BCM56640_A0_STAGE2_MEMORY_CONTROL_20r_ENUM,
    BCM56640_A0_STAGE2_MEMORY_CONTROL_21r_ENUM,
    BCM56640_A0_STAGE2_MEMORY_CONTROL_22r_ENUM,
    BCM56640_A0_STAGE2_MEMORY_CONTROL_23r_ENUM,
    BCM56640_A0_STAGE2_MEMORY_CONTROL_24r_ENUM,
    BCM56640_A0_STAGE2_MEMORY_CONTROL_25r_ENUM,
    BCM56640_A0_STAGE2_MEMORY_CONTROL_26r_ENUM,
    BCM56640_A0_STAGE2_MEMORY_CONTROL_27r_ENUM,
    BCM56640_A0_STAGE2_MEMORY_CONTROL_3r_ENUM,
    BCM56640_A0_STAGE2_MEMORY_CONTROL_4r_ENUM,
    BCM56640_A0_STAGE2_MEMORY_CONTROL_5r_ENUM,
    BCM56640_A0_STAGE2_MEMORY_CONTROL_6r_ENUM,
    BCM56640_A0_STAGE2_MEMORY_CONTROL_7r_ENUM,
    BCM56640_A0_STAGE2_MEMORY_CONTROL_8r_ENUM,
    BCM56640_A0_STAGE2_MEMORY_CONTROL_9r_ENUM,
    BCM56640_A0_STAGE3_BANK_COLUMN_DISABLEr_ENUM,
    BCM56640_A0_STAGE3_BANK_SIZEr_ENUM,
    BCM56640_A0_STAGE3_HASH_OFFSETr_ENUM,
    BCM56640_A0_STAGE3_MEMORY_CONTROL_0r_ENUM,
    BCM56640_A0_STAGE3_MEMORY_CONTROL_1r_ENUM,
    BCM56640_A0_STAGE3_MEMORY_CONTROL_10r_ENUM,
    BCM56640_A0_STAGE3_MEMORY_CONTROL_11r_ENUM,
    BCM56640_A0_STAGE3_MEMORY_CONTROL_12r_ENUM,
    BCM56640_A0_STAGE3_MEMORY_CONTROL_13r_ENUM,
    BCM56640_A0_STAGE3_MEMORY_CONTROL_14r_ENUM,
    BCM56640_A0_STAGE3_MEMORY_CONTROL_15r_ENUM,
    BCM56640_A0_STAGE3_MEMORY_CONTROL_16r_ENUM,
    BCM56640_A0_STAGE3_MEMORY_CONTROL_17r_ENUM,
    BCM56640_A0_STAGE3_MEMORY_CONTROL_18r_ENUM,
    BCM56640_A0_STAGE3_MEMORY_CONTROL_19r_ENUM,
    BCM56640_A0_STAGE3_MEMORY_CONTROL_2r_ENUM,
    BCM56640_A0_STAGE3_MEMORY_CONTROL_20r_ENUM,
    BCM56640_A0_STAGE3_MEMORY_CONTROL_21r_ENUM,
    BCM56640_A0_STAGE3_MEMORY_CONTROL_22r_ENUM,
    BCM56640_A0_STAGE3_MEMORY_CONTROL_23r_ENUM,
    BCM56640_A0_STAGE3_MEMORY_CONTROL_24r_ENUM,
    BCM56640_A0_STAGE3_MEMORY_CONTROL_25r_ENUM,
    BCM56640_A0_STAGE3_MEMORY_CONTROL_26r_ENUM,
    BCM56640_A0_STAGE3_MEMORY_CONTROL_27r_ENUM,
    BCM56640_A0_STAGE3_MEMORY_CONTROL_3r_ENUM,
    BCM56640_A0_STAGE3_MEMORY_CONTROL_4r_ENUM,
    BCM56640_A0_STAGE3_MEMORY_CONTROL_5r_ENUM,
    BCM56640_A0_STAGE3_MEMORY_CONTROL_6r_ENUM,
    BCM56640_A0_STAGE3_MEMORY_CONTROL_7r_ENUM,
    BCM56640_A0_STAGE3_MEMORY_CONTROL_8r_ENUM,
    BCM56640_A0_STAGE3_MEMORY_CONTROL_9r_ENUM,
    BCM56640_A0_STAGE_BANK_COLUMN_DISABLEr_ENUM,
    BCM56640_A0_STAGE_BANK_SIZEr_ENUM,
    BCM56640_A0_STAGE_HASH_OFFSETr_ENUM,
    BCM56640_A0_STAGE_MEMORY_CONTROL_0r_ENUM,
    BCM56640_A0_STAGE_MEMORY_CONTROL_1r_ENUM,
    BCM56640_A0_STAGE_MEMORY_CONTROL_10r_ENUM,
    BCM56640_A0_STAGE_MEMORY_CONTROL_11r_ENUM,
    BCM56640_A0_STAGE_MEMORY_CONTROL_12r_ENUM,
    BCM56640_A0_STAGE_MEMORY_CONTROL_13r_ENUM,
    BCM56640_A0_STAGE_MEMORY_CONTROL_14r_ENUM,
    BCM56640_A0_STAGE_MEMORY_CONTROL_15r_ENUM,
    BCM56640_A0_STAGE_MEMORY_CONTROL_16r_ENUM,
    BCM56640_A0_STAGE_MEMORY_CONTROL_17r_ENUM,
    BCM56640_A0_STAGE_MEMORY_CONTROL_18r_ENUM,
    BCM56640_A0_STAGE_MEMORY_CONTROL_19r_ENUM,
    BCM56640_A0_STAGE_MEMORY_CONTROL_2r_ENUM,
    BCM56640_A0_STAGE_MEMORY_CONTROL_20r_ENUM,
    BCM56640_A0_STAGE_MEMORY_CONTROL_21r_ENUM,
    BCM56640_A0_STAGE_MEMORY_CONTROL_22r_ENUM,
    BCM56640_A0_STAGE_MEMORY_CONTROL_23r_ENUM,
    BCM56640_A0_STAGE_MEMORY_CONTROL_24r_ENUM,
    BCM56640_A0_STAGE_MEMORY_CONTROL_25r_ENUM,
    BCM56640_A0_STAGE_MEMORY_CONTROL_26r_ENUM,
    BCM56640_A0_STAGE_MEMORY_CONTROL_27r_ENUM,
    BCM56640_A0_STAGE_MEMORY_CONTROL_3r_ENUM,
    BCM56640_A0_STAGE_MEMORY_CONTROL_4r_ENUM,
    BCM56640_A0_STAGE_MEMORY_CONTROL_5r_ENUM,
    BCM56640_A0_STAGE_MEMORY_CONTROL_6r_ENUM,
    BCM56640_A0_STAGE_MEMORY_CONTROL_7r_ENUM,
    BCM56640_A0_STAGE_MEMORY_CONTROL_8r_ENUM,
    BCM56640_A0_STAGE_MEMORY_CONTROL_9r_ENUM,
    BCM56640_A0_START_BY_START_ERRORr_ENUM,
    BCM56640_A0_STG_TABm_ENUM,
    BCM56640_A0_STORM_CONTROL_METER_CONFIGr_ENUM,
    BCM56640_A0_STORM_CONTROL_METER_MAPPINGr_ENUM,
    BCM56640_A0_SUSPEND_WAMU_PQr_ENUM,
    BCM56640_A0_SVM_MACROFLOW_INDEX_TABLEm_ENUM,
    BCM56640_A0_SVM_METER_TABLEm_ENUM,
    BCM56640_A0_SVM_OFFSET_TABLEm_ENUM,
    BCM56640_A0_SVM_POLICY_TABLEm_ENUM,
    BCM56640_A0_SW1_RAM_DBGCTRLr_ENUM,
    BCM56640_A0_SW1_RAM_DBGCTRL_2r_ENUM,
    BCM56640_A0_SW1_RAM_DBGCTRL_3r_ENUM,
    BCM56640_A0_SW2_FP_DST_ACTION_CONTROLr_ENUM,
    BCM56640_A0_SW2_HW_CONTROLr_ENUM,
    BCM56640_A0_SW2_OAM_LM_COUNTERS_PDA_CONTROLr_ENUM,
    BCM56640_A0_SW2_OAM_LM_COUNTERS_PDA_CONTROL0r_ENUM,
    BCM56640_A0_SW2_OAM_LM_COUNTERS_PDA_CONTROL1r_ENUM,
    BCM56640_A0_SW2_RAM_CONTROL_0r_ENUM,
    BCM56640_A0_SW2_RAM_CONTROL_1r_ENUM,
    BCM56640_A0_SW2_RAM_CONTROL_2r_ENUM,
    BCM56640_A0_SW2_RAM_CONTROL_3r_ENUM,
    BCM56640_A0_SW2_RAM_CONTROL_4r_ENUM,
    BCM56640_A0_SW2_RAM_CONTROL_5r_ENUM,
    BCM56640_A0_SW2_RAM_CONTROL_6r_ENUM,
    BCM56640_A0_SW2_RAM_CONTROL_7r_ENUM,
    BCM56640_A0_SW2_RAM_CONTROL_8r_ENUM,
    BCM56640_A0_SYSTEM_CONFIG_TABLEm_ENUM,
    BCM56640_A0_SYSTEM_CONFIG_TABLE_MODBASEm_ENUM,
    BCM56640_A0_SYS_CONTROLr_ENUM,
    BCM56640_A0_SYS_MAC_COUNTr_ENUM,
    BCM56640_A0_SYS_MAC_LIMIT_CONTROLr_ENUM,
    BCM56640_A0_T1023r_ENUM,
    BCM56640_A0_T127r_ENUM,
    BCM56640_A0_T1518r_ENUM,
    BCM56640_A0_T16383r_ENUM,
    BCM56640_A0_T2047r_ENUM,
    BCM56640_A0_T255r_ENUM,
    BCM56640_A0_T4095r_ENUM,
    BCM56640_A0_T511r_ENUM,
    BCM56640_A0_T64r_ENUM,
    BCM56640_A0_T9216r_ENUM,
    BCM56640_A0_TABLE0_BANK_CONFIGr_ENUM,
    BCM56640_A0_TABLE0_LOG_TO_PHY_MAPm_ENUM,
    BCM56640_A0_TABLE1_BANK_CONFIGr_ENUM,
    BCM56640_A0_TABLE1_LOG_TO_PHY_MAPm_ENUM,
    BCM56640_A0_TABLE2_BANK_CONFIGr_ENUM,
    BCM56640_A0_TABLE2_LOG_TO_PHY_MAPm_ENUM,
    BCM56640_A0_TABLE3_BANK_CONFIGr_ENUM,
    BCM56640_A0_TABLE3_LOG_TO_PHY_MAPm_ENUM,
    BCM56640_A0_TABLE4_BANK_CONFIGr_ENUM,
    BCM56640_A0_TABLE4_LOG_TO_PHY_MAPm_ENUM,
    BCM56640_A0_TABLE_BANK_CONFIGr_ENUM,
    BCM56640_A0_TBCAr_ENUM,
    BCM56640_A0_TBYTr_ENUM,
    BCM56640_A0_TCP_FNm_ENUM,
    BCM56640_A0_TDBGCr_ENUM,
    BCM56640_A0_TDBGC0r_ENUM,
    BCM56640_A0_TDBGC0_SELECTr_ENUM,
    BCM56640_A0_TDBGC1r_ENUM,
    BCM56640_A0_TDBGC10r_ENUM,
    BCM56640_A0_TDBGC10_SELECTr_ENUM,
    BCM56640_A0_TDBGC11r_ENUM,
    BCM56640_A0_TDBGC11_SELECTr_ENUM,
    BCM56640_A0_TDBGC1_SELECTr_ENUM,
    BCM56640_A0_TDBGC2r_ENUM,
    BCM56640_A0_TDBGC2_SELECTr_ENUM,
    BCM56640_A0_TDBGC3r_ENUM,
    BCM56640_A0_TDBGC3_SELECTr_ENUM,
    BCM56640_A0_TDBGC4r_ENUM,
    BCM56640_A0_TDBGC4_SELECTr_ENUM,
    BCM56640_A0_TDBGC5r_ENUM,
    BCM56640_A0_TDBGC5_SELECTr_ENUM,
    BCM56640_A0_TDBGC6r_ENUM,
    BCM56640_A0_TDBGC6_SELECTr_ENUM,
    BCM56640_A0_TDBGC7r_ENUM,
    BCM56640_A0_TDBGC7_SELECTr_ENUM,
    BCM56640_A0_TDBGC8r_ENUM,
    BCM56640_A0_TDBGC8_SELECTr_ENUM,
    BCM56640_A0_TDBGC9r_ENUM,
    BCM56640_A0_TDBGC9_SELECTr_ENUM,
    BCM56640_A0_TDBGC_SELECTr_ENUM,
    BCM56640_A0_TDBGC_SELECT_2r_ENUM,
    BCM56640_A0_TDFRr_ENUM,
    BCM56640_A0_TDVLNr_ENUM,
    BCM56640_A0_TEDFr_ENUM,
    BCM56640_A0_TERRr_ENUM,
    BCM56640_A0_TFCSr_ENUM,
    BCM56640_A0_TFRGr_ENUM,
    BCM56640_A0_THDI_BST_PROFILE_THRESH_PG_HDRMr_ENUM,
    BCM56640_A0_THDI_BST_PROFILE_THRESH_PG_SHAREDr_ENUM,
    BCM56640_A0_THDI_BST_PROFILE_THRESH_PORT_SHAREDr_ENUM,
    BCM56640_A0_THDI_BST_PROFILE_THRESH_SPr_ENUM,
    BCM56640_A0_THDI_BST_SHADOW_SPr_ENUM,
    BCM56640_A0_THDI_BST_TRIGGER_STATUSr_ENUM,
    BCM56640_A0_THDI_BYPASSr_ENUM,
    BCM56640_A0_THDI_PORT_PG_BSTm_ENUM,
    BCM56640_A0_THDI_PORT_PG_CNTRSm_ENUM,
    BCM56640_A0_THDI_PORT_PG_CONFIGm_ENUM,
    BCM56640_A0_THDI_PORT_SP_BSTm_ENUM,
    BCM56640_A0_THDI_PORT_SP_CNTRSm_ENUM,
    BCM56640_A0_THDI_PORT_SP_CONFIGm_ENUM,
    BCM56640_A0_THDI_TO_OOBFC_SP_STr_ENUM,
    BCM56640_A0_THDO_BST_PORT_ECC_ERROR_ADDRESSr_ENUM,
    BCM56640_A0_THDO_BST_QGROUP_ECC_ERROR_ADDRESSr_ENUM,
    BCM56640_A0_THDO_BST_QUEUE_ECC_ERROR_ADDRESSr_ENUM,
    BCM56640_A0_THDO_BST_STATr_ENUM,
    BCM56640_A0_THDO_BYPASSr_ENUM,
    BCM56640_A0_THDO_CONFIG_PORT_ECC_ERROR_ADDRESSr_ENUM,
    BCM56640_A0_THDO_CONFIG_QGROUP_ECC_ERROR_ADDRESSr_ENUM,
    BCM56640_A0_THDO_CONFIG_QUEUE_ECC_ERROR_ADDRESSr_ENUM,
    BCM56640_A0_THDO_COUNTER_PORT_ECC_ERROR_ADDRESSr_ENUM,
    BCM56640_A0_THDO_COUNTER_QGROUP_ECC_ERROR_ADDRESSr_ENUM,
    BCM56640_A0_THDO_COUNTER_QUEUE_ECC_ERROR_ADDRESSr_ENUM,
    BCM56640_A0_THDO_DEBUGr_ENUM,
    BCM56640_A0_THDO_DEBUG_TM_UC0r_ENUM,
    BCM56640_A0_THDO_INTEROP_CONFIGr_ENUM,
    BCM56640_A0_THDO_MEMORY_TM_0r_ENUM,
    BCM56640_A0_THDO_MEMORY_TM_1r_ENUM,
    BCM56640_A0_THDO_OFFSET_QGROUP_ECC_ERROR_ADDRESSr_ENUM,
    BCM56640_A0_THDO_OFFSET_QUEUE_ECC_ERROR_ADDRESSr_ENUM,
    BCM56640_A0_THDO_PARITY_ERROR_STATUS_64r_ENUM,
    BCM56640_A0_THDO_PORT_E2ECC_COS_SPIDr_ENUM,
    BCM56640_A0_THDO_Q_TO_QGRP_MAP_ECC_ERROR_ADDRESSr_ENUM,
    BCM56640_A0_THDO_RDE_SP_SELECTr_ENUM,
    BCM56640_A0_THDO_RESUME_QGROUP_ECC_ERROR_ADDRESSr_ENUM,
    BCM56640_A0_THDO_RESUME_QUEUE_ECC_ERROR_ADDRESSr_ENUM,
    BCM56640_A0_THDO_TO_OOBFC_SP_STr_ENUM,
    BCM56640_A0_THDO_UNICAST_DROP_EMIRROR_CNTr_ENUM,
    BCM56640_A0_TIME_DOMAINr_ENUM,
    BCM56640_A0_TJBRr_ENUM,
    BCM56640_A0_TLCLr_ENUM,
    BCM56640_A0_TMCAr_ENUM,
    BCM56640_A0_TMCLr_ENUM,
    BCM56640_A0_TMGVr_ENUM,
    BCM56640_A0_TNCLr_ENUM,
    BCM56640_A0_TOP_AVS_SEL_REGr_ENUM,
    BCM56640_A0_TOP_BS_PLL_CTRL_0r_ENUM,
    BCM56640_A0_TOP_BS_PLL_CTRL_1r_ENUM,
    BCM56640_A0_TOP_BS_PLL_CTRL_2r_ENUM,
    BCM56640_A0_TOP_BS_PLL_CTRL_3r_ENUM,
    BCM56640_A0_TOP_BS_PLL_CTRL_4r_ENUM,
    BCM56640_A0_TOP_BS_PLL_STATUSr_ENUM,
    BCM56640_A0_TOP_CORE_PLL_CTRL0r_ENUM,
    BCM56640_A0_TOP_CORE_PLL_CTRL1r_ENUM,
    BCM56640_A0_TOP_CORE_PLL_CTRL2r_ENUM,
    BCM56640_A0_TOP_CORE_PLL_CTRL3r_ENUM,
    BCM56640_A0_TOP_CORE_PLL_CTRL4r_ENUM,
    BCM56640_A0_TOP_CORE_PLL_CTRL5r_ENUM,
    BCM56640_A0_TOP_CORE_PLL_CTRL6r_ENUM,
    BCM56640_A0_TOP_CORE_PLL_CTRL7r_ENUM,
    BCM56640_A0_TOP_CORE_PLL_CTRL8r_ENUM,
    BCM56640_A0_TOP_CORE_PLL_CTRL9r_ENUM,
    BCM56640_A0_TOP_DEV_REV_IDr_ENUM,
    BCM56640_A0_TOP_L1_RCVD_CLK_VALID_STATUS_0r_ENUM,
    BCM56640_A0_TOP_L1_RCVD_CLK_VALID_STATUS_1r_ENUM,
    BCM56640_A0_TOP_L1_RCVD_CLK_VALID_STATUS_2r_ENUM,
    BCM56640_A0_TOP_LOS_SEL_REGr_ENUM,
    BCM56640_A0_TOP_MCS_PLL_CTRL_0r_ENUM,
    BCM56640_A0_TOP_MCS_PLL_CTRL_1r_ENUM,
    BCM56640_A0_TOP_MCS_PLL_CTRL_2r_ENUM,
    BCM56640_A0_TOP_MCS_PLL_CTRL_3r_ENUM,
    BCM56640_A0_TOP_MCS_PLL_CTRL_4r_ENUM,
    BCM56640_A0_TOP_MCS_PLL_STATUSr_ENUM,
    BCM56640_A0_TOP_MISC_CONTROLr_ENUM,
    BCM56640_A0_TOP_MISC_STATUSr_ENUM,
    BCM56640_A0_TOP_SOFT_RESET_REGr_ENUM,
    BCM56640_A0_TOP_SOFT_RESET_REG_2r_ENUM,
    BCM56640_A0_TOP_SWITCH_FEATURE_ENABLEr_ENUM,
    BCM56640_A0_TOP_TAP_CONTROLr_ENUM,
    BCM56640_A0_TOP_TOP_CORE_PLL_STATUS_1r_ENUM,
    BCM56640_A0_TOP_TOP_CORE_PLL_STATUS_2r_ENUM,
    BCM56640_A0_TOP_TOP_CORE_PLL_STATUS_3r_ENUM,
    BCM56640_A0_TOP_TS_PLL_CTRL_0r_ENUM,
    BCM56640_A0_TOP_TS_PLL_CTRL_1r_ENUM,
    BCM56640_A0_TOP_TS_PLL_CTRL_2r_ENUM,
    BCM56640_A0_TOP_TS_PLL_CTRL_3r_ENUM,
    BCM56640_A0_TOP_TS_PLL_CTRL_4r_ENUM,
    BCM56640_A0_TOP_TS_PLL_STATUSr_ENUM,
    BCM56640_A0_TOP_XGXS_MDIO_CONFIGr_ENUM,
    BCM56640_A0_TOP_XGXS_MDIO_CONFIG_0r_ENUM,
    BCM56640_A0_TOP_XGXS_MDIO_CONFIG_1r_ENUM,
    BCM56640_A0_TOP_XGXS_MDIO_CONFIG_2r_ENUM,
    BCM56640_A0_TOP_XGXS_MDIO_CONFIG_3r_ENUM,
    BCM56640_A0_TOP_XGXS_MDIO_CONFIG_4r_ENUM,
    BCM56640_A0_TOP_XGXS_MDIO_CONFIG_5r_ENUM,
    BCM56640_A0_TOP_XGXS_MDIO_CONFIG_6r_ENUM,
    BCM56640_A0_TOP_XGXS_MDIO_CONFIG_7r_ENUM,
    BCM56640_A0_TOP_XG_PLL0_CTRL_0r_ENUM,
    BCM56640_A0_TOP_XG_PLL0_CTRL_1r_ENUM,
    BCM56640_A0_TOP_XG_PLL0_CTRL_2r_ENUM,
    BCM56640_A0_TOP_XG_PLL0_CTRL_3r_ENUM,
    BCM56640_A0_TOP_XG_PLL0_CTRL_4r_ENUM,
    BCM56640_A0_TOP_XG_PLL0_STATUSr_ENUM,
    BCM56640_A0_TOP_XG_PLL1_CTRL_0r_ENUM,
    BCM56640_A0_TOP_XG_PLL1_CTRL_1r_ENUM,
    BCM56640_A0_TOP_XG_PLL1_CTRL_2r_ENUM,
    BCM56640_A0_TOP_XG_PLL1_CTRL_3r_ENUM,
    BCM56640_A0_TOP_XG_PLL1_CTRL_4r_ENUM,
    BCM56640_A0_TOP_XG_PLL1_STATUSr_ENUM,
    BCM56640_A0_TOP_XG_PLL2_CTRL_0r_ENUM,
    BCM56640_A0_TOP_XG_PLL2_CTRL_1r_ENUM,
    BCM56640_A0_TOP_XG_PLL2_CTRL_2r_ENUM,
    BCM56640_A0_TOP_XG_PLL2_CTRL_3r_ENUM,
    BCM56640_A0_TOP_XG_PLL2_CTRL_4r_ENUM,
    BCM56640_A0_TOP_XG_PLL2_STATUSr_ENUM,
    BCM56640_A0_TOP_XG_PLL3_CTRL_0r_ENUM,
    BCM56640_A0_TOP_XG_PLL3_CTRL_1r_ENUM,
    BCM56640_A0_TOP_XG_PLL3_CTRL_2r_ENUM,
    BCM56640_A0_TOP_XG_PLL3_CTRL_3r_ENUM,
    BCM56640_A0_TOP_XG_PLL3_CTRL_4r_ENUM,
    BCM56640_A0_TOP_XG_PLL3_STATUSr_ENUM,
    BCM56640_A0_TOP_XG_PLL_CTRL_0r_ENUM,
    BCM56640_A0_TOP_XG_PLL_CTRL_1r_ENUM,
    BCM56640_A0_TOP_XG_PLL_CTRL_2r_ENUM,
    BCM56640_A0_TOP_XG_PLL_CTRL_3r_ENUM,
    BCM56640_A0_TOP_XG_PLL_CTRL_4r_ENUM,
    BCM56640_A0_TOP_XG_PLL_STATUSr_ENUM,
    BCM56640_A0_TOQ_CELLLINKERRPTRr_ENUM,
    BCM56640_A0_TOQ_ERRINTRr_ENUM,
    BCM56640_A0_TOQ_PKTLINKERRPTRr_ENUM,
    BCM56640_A0_TOQ_UCQDBERRPTRr_ENUM,
    BCM56640_A0_TOQ_WAMULINKERRPTRr_ENUM,
    BCM56640_A0_TOS_FNm_ENUM,
    BCM56640_A0_TOTAL_BUFFER_COUNT_CELLr_ENUM,
    BCM56640_A0_TOTAL_BUFFER_COUNT_CELL_SPr_ENUM,
    BCM56640_A0_TOTAL_BUFFER_COUNT_CELL_SP_SHAREDr_ENUM,
    BCM56640_A0_TOVRr_ENUM,
    BCM56640_A0_TPCEr_ENUM,
    BCM56640_A0_TPFCr_ENUM,
    BCM56640_A0_TPFC0r_ENUM,
    BCM56640_A0_TPFC1r_ENUM,
    BCM56640_A0_TPFC2r_ENUM,
    BCM56640_A0_TPFC3r_ENUM,
    BCM56640_A0_TPFC4r_ENUM,
    BCM56640_A0_TPFC5r_ENUM,
    BCM56640_A0_TPFC6r_ENUM,
    BCM56640_A0_TPFC7r_ENUM,
    BCM56640_A0_TPKTr_ENUM,
    BCM56640_A0_TPOKr_ENUM,
    BCM56640_A0_TRILL_DROP_CONTROLr_ENUM,
    BCM56640_A0_TRILL_DROP_STATSm_ENUM,
    BCM56640_A0_TRILL_RBRIDGE_NICKNAME_SELECTr_ENUM,
    BCM56640_A0_TRPKTr_ENUM,
    BCM56640_A0_TRUNK_BITMAPm_ENUM,
    BCM56640_A0_TRUNK_CBL_TABLEm_ENUM,
    BCM56640_A0_TRUNK_GROUPm_ENUM,
    BCM56640_A0_TRUNK_MEMBERm_ENUM,
    BCM56640_A0_TSCLr_ENUM,
    BCM56640_A0_TS_TO_CORE_SYNC_ENABLEr_ENUM,
    BCM56640_A0_TTL_FNm_ENUM,
    BCM56640_A0_TUCAr_ENUM,
    BCM56640_A0_TUFLr_ENUM,
    BCM56640_A0_TVLNr_ENUM,
    BCM56640_A0_TXCFr_ENUM,
    BCM56640_A0_TXCLr_ENUM,
    BCM56640_A0_TXPFr_ENUM,
    BCM56640_A0_TXPPr_ENUM,
    BCM56640_A0_TX_CNT_CONFIGr_ENUM,
    BCM56640_A0_TX_DCB_ENUM,
    BCM56640_A0_TX_EEE_LPI_DURATION_COUNTERr_ENUM,
    BCM56640_A0_TX_EEE_LPI_EVENT_COUNTERr_ENUM,
    BCM56640_A0_TX_HCFC_COUNTERr_ENUM,
    BCM56640_A0_TX_LLFC_LOG_COUNTERr_ENUM,
    BCM56640_A0_TX_PKT_CNTr_ENUM,
    BCM56640_A0_UCQDBMEMDEBUGr_ENUM,
    BCM56640_A0_UCQ_CONFIGr_ENUM,
    BCM56640_A0_UCQ_FREE_MEMDEBUGr_ENUM,
    BCM56640_A0_UCQ_FREE_MEMECC_ERRPTRr_ENUM,
    BCM56640_A0_UCQ_UCQE0_MEMDEBUGr_ENUM,
    BCM56640_A0_UCQ_UCQE1_MEMDEBUGr_ENUM,
    BCM56640_A0_UCQ_UCQE2_MEMDEBUGr_ENUM,
    BCM56640_A0_UCQ_UCQE3_MEMDEBUGr_ENUM,
    BCM56640_A0_UCQ_UCQE_MEMDEBUGr_ENUM,
    BCM56640_A0_UCQ_UCQE_MEMECC_ERRPTRr_ENUM,
    BCM56640_A0_UDF_CAM_BIST_CONFIGr_ENUM,
    BCM56640_A0_UDF_CAM_BIST_DBG_DATAr_ENUM,
    BCM56640_A0_UDF_CAM_BIST_STATUSr_ENUM,
    BCM56640_A0_UDF_CAM_DBGCTRLr_ENUM,
    BCM56640_A0_UNKNOWN_HGI_BITMAPm_ENUM,
    BCM56640_A0_UNKNOWN_MCAST_BLOCK_MASKm_ENUM,
    BCM56640_A0_UNKNOWN_UCAST_BLOCK_MASKm_ENUM,
    BCM56640_A0_USE_SP_SHAREDr_ENUM,
    BCM56640_A0_VFIm_ENUM,
    BCM56640_A0_VFI_1m_ENUM,
    BCM56640_A0_VFI_PDA_CONTROLr_ENUM,
    BCM56640_A0_VFP_CAM_BIST_CONFIGr_ENUM,
    BCM56640_A0_VFP_CAM_BIST_CONTROLr_ENUM,
    BCM56640_A0_VFP_CAM_BIST_DBG_DATAr_ENUM,
    BCM56640_A0_VFP_CAM_BIST_STATUSr_ENUM,
    BCM56640_A0_VFP_CAM_CONTROL_SLICE_3_0r_ENUM,
    BCM56640_A0_VFP_HASH_FIELD_BMAP_TABLE_Am_ENUM,
    BCM56640_A0_VFP_HASH_FIELD_BMAP_TABLE_Bm_ENUM,
    BCM56640_A0_VFP_KEY_CONTROL_1r_ENUM,
    BCM56640_A0_VFP_KEY_CONTROL_2r_ENUM,
    BCM56640_A0_VFP_POLICY_TABLEm_ENUM,
    BCM56640_A0_VFP_POLICY_TABLE_PDAr_ENUM,
    BCM56640_A0_VFP_POLICY_TABLE_RAM_CONTROLr_ENUM,
    BCM56640_A0_VFP_SLICE_CONTROLr_ENUM,
    BCM56640_A0_VFP_SLICE_MAPr_ENUM,
    BCM56640_A0_VFP_TCAMm_ENUM,
    BCM56640_A0_VFP_TCAM_BLKSELr_ENUM,
    BCM56640_A0_VLAN_CTRLr_ENUM,
    BCM56640_A0_VLAN_MEMORY_DBGCTRLr_ENUM,
    BCM56640_A0_VLAN_MPLSm_ENUM,
    BCM56640_A0_VLAN_OR_VFI_MAC_COUNTm_ENUM,
    BCM56640_A0_VLAN_OR_VFI_MAC_LIMITm_ENUM,
    BCM56640_A0_VLAN_PROFILE_2m_ENUM,
    BCM56640_A0_VLAN_PROFILE_TABm_ENUM,
    BCM56640_A0_VLAN_PROTOCOLm_ENUM,
    BCM56640_A0_VLAN_PROTOCOL_DATAm_ENUM,
    BCM56640_A0_VLAN_PROTOCOL_DATA_DBGCTRLr_ENUM,
    BCM56640_A0_VLAN_SUBNETm_ENUM,
    BCM56640_A0_VLAN_SUBNET_CAM_BIST_CONFIGr_ENUM,
    BCM56640_A0_VLAN_SUBNET_CAM_BIST_DBG_DATAr_ENUM,
    BCM56640_A0_VLAN_SUBNET_CAM_BIST_STATUSr_ENUM,
    BCM56640_A0_VLAN_SUBNET_CAM_DBGCTRLr_ENUM,
    BCM56640_A0_VLAN_SUBNET_DATA_DBGCTRLr_ENUM,
    BCM56640_A0_VLAN_SUBNET_DATA_ONLYm_ENUM,
    BCM56640_A0_VLAN_SUBNET_ONLYm_ENUM,
    BCM56640_A0_VLAN_TABm_ENUM,
    BCM56640_A0_VLAN_TAG_ACTION_PROFILE_DBGCTRLr_ENUM,
    BCM56640_A0_VLAN_XLATEm_ENUM,
    BCM56640_A0_VLAN_XLATE_EXTDm_ENUM,
    BCM56640_A0_VLAN_XLATE_EXTD_HIT_ONLYm_ENUM,
    BCM56640_A0_VLAN_XLATE_HIT_ONLYm_ENUM,
    BCM56640_A0_VOQ_COS_MAPm_ENUM,
    BCM56640_A0_VOQ_MOD_MAPm_ENUM,
    BCM56640_A0_VOQ_PORT_MAPm_ENUM,
    BCM56640_A0_VRFm_ENUM,
    BCM56640_A0_VRF_MASKr_ENUM,
    BCM56640_A0_VRF_PDA_CONTROLr_ENUM,
    BCM56640_A0_WAMUCELLCNTPGr_ENUM,
    BCM56640_A0_WAMUDROPCNT2BERRr_ENUM,
    BCM56640_A0_WAMUDROPCNTAGINGr_ENUM,
    BCM56640_A0_WAMUDROPCNTGLBTHDIPKTr_ENUM,
    BCM56640_A0_WAMUDROPCNTLENr_ENUM,
    BCM56640_A0_WAMUDROPCNTLENBYTEr_ENUM,
    BCM56640_A0_WAMUDROPCNTLRUr_ENUM,
    BCM56640_A0_WAMUDROPCNTNOLRUr_ENUM,
    BCM56640_A0_WAMUDROPCNTNOLRUBYTEr_ENUM,
    BCM56640_A0_WAMUDROPCNTTHDIBYTEr_ENUM,
    BCM56640_A0_WAMUDROPCNTTHDIPKTr_ENUM,
    BCM56640_A0_WAMUDROPCNTTHDOBYTEr_ENUM,
    BCM56640_A0_WAMUDROPCNTTHDOPKTr_ENUM,
    BCM56640_A0_WAMUDROPCNTTYPEr_ENUM,
    BCM56640_A0_WAMULINKMEMDEBUGr_ENUM,
    BCM56640_A0_WAMUMEMDEBUGr_ENUM,
    BCM56640_A0_WAMUMINLMTPGr_ENUM,
    BCM56640_A0_WAMUMINLMTPKTQr_ENUM,
    BCM56640_A0_WAMUNONFRAGMCNTr_ENUM,
    BCM56640_A0_WAMUPARITYERRADRr_ENUM,
    BCM56640_A0_WAMUPKTCNTPGr_ENUM,
    BCM56640_A0_WAMUPKTCNTQr_ENUM,
    BCM56640_A0_WAMUREASMBCNTr_ENUM,
    BCM56640_A0_WAMURSTOFFSETCELLPGr_ENUM,
    BCM56640_A0_WAMURSTOFFSETPKTPGr_ENUM,
    BCM56640_A0_WAMURSTOFFSETPKTQr_ENUM,
    BCM56640_A0_WAMUSHRLMTCELLPGr_ENUM,
    BCM56640_A0_WAMUSHRLMTPKTPGr_ENUM,
    BCM56640_A0_WAMUSHRLMTPKTQr_ENUM,
    BCM56640_A0_WAMUSTATUSr_ENUM,
    BCM56640_A0_WAMUTBFRAGMCNTr_ENUM,
    BCM56640_A0_WAMUTHDBYPASSr_ENUM,
    BCM56640_A0_WAMUTHDDROPSTr_ENUM,
    BCM56640_A0_WAMUTOTALSHRLMTINGr_ENUM,
    BCM56640_A0_WAMUTOTALSHRLMTPKTEGRr_ENUM,
    BCM56640_A0_WAMU_PG_FIRST_FRAGMENT_DROP_OFFSETr_ENUM,
    BCM56640_A0_WAMU_PG_MIN_CELLr_ENUM,
    BCM56640_A0_WAMU_PG_MIN_COUNT_CELLr_ENUM,
    BCM56640_A0_WAMU_PG_RESET_FLOOR_CELLr_ENUM,
    BCM56640_A0_WAMU_PG_RESET_OFFSET_CELLr_ENUM,
    BCM56640_A0_WAMU_PG_RESUME_LIMITr_ENUM,
    BCM56640_A0_WAMU_PG_SHARED_COUNT_CELLr_ENUM,
    BCM56640_A0_WAMU_PG_SHARED_LIMIT_CELLr_ENUM,
    BCM56640_A0_WAMU_PG_XOFF_STATEr_ENUM,
    BCM56640_A0_WAMU_POOL_SELECTr_ENUM,
    BCM56640_A0_WAMU_PORT_SHARED_COUNT_CELLr_ENUM,
    BCM56640_A0_WAMU_PRI_GRPr_ENUM,
    BCM56640_A0_WAMU_TOTAL_COUNT_CELLr_ENUM,
    BCM56640_A0_WCL_CTLr_ENUM,
    BCM56640_A0_WCL_CUR_STSr_ENUM,
    BCM56640_A0_WCL_INTR_CLEARr_ENUM,
    BCM56640_A0_WCL_INTR_ENABLEr_ENUM,
    BCM56640_A0_WCL_INTR_STSr_ENUM,
    BCM56640_A0_WCL_RX_LOST_LOCK_COUNTr_ENUM,
    BCM56640_A0_WLAN_DECAP_NLF_MTU_CHECKr_ENUM,
    BCM56640_A0_WLAN_ENCAP_NLF_MTU_CHECKr_ENUM,
    BCM56640_A0_WREDMEMDEBUG_AVG_QSIZEr_ENUM,
    BCM56640_A0_WREDMEMDEBUG_CONFIGr_ENUM,
    BCM56640_A0_WREDMEMDEBUG_PORT_SP_DROP_THDr_ENUM,
    BCM56640_A0_WREDMEMDEBUG_PORT_SP_SHARED_COUNTr_ENUM,
    BCM56640_A0_WREDMEMDEBUG_QGROUP_DROP_THDr_ENUM,
    BCM56640_A0_WREDMEMDEBUG_QGROUP_SHARED_COUNTr_ENUM,
    BCM56640_A0_WREDMEMDEBUG_UC_QUEUE_DROP_THD_DEQr_ENUM,
    BCM56640_A0_WREDMEMDEBUG_UC_QUEUE_DROP_THD_ENQr_ENUM,
    BCM56640_A0_WREDMEMDEBUG_UC_QUEUE_TOTAL_COUNTr_ENUM,
    BCM56640_A0_WRED_PARITY_ERROR_BITMAPr_ENUM,
    BCM56640_A0_WRED_PARITY_ERROR_INFOr_ENUM,
    BCM56640_A0_WRED_REFRESH_CONTROLr_ENUM,
    BCM56640_A0_XCON_CCM_DEFECT_STATUSr_ENUM,
    BCM56640_A0_XHOL_D0r_ENUM,
    BCM56640_A0_XHOL_D1r_ENUM,
    BCM56640_A0_XHOL_D2r_ENUM,
    BCM56640_A0_XHOL_D3r_ENUM,
    BCM56640_A0_XHOL_MHr_ENUM,
    BCM56640_A0_XHOL_MH0r_ENUM,
    BCM56640_A0_XHOL_MH1r_ENUM,
    BCM56640_A0_XHOL_MH2r_ENUM,
    BCM56640_A0_XHOL_MH3r_ENUM,
    BCM56640_A0_XHOL_RX_MH_DATAr_ENUM,
    BCM56640_A0_XHOL_RX_MH_DATA0r_ENUM,
    BCM56640_A0_XHOL_RX_MH_DATA1r_ENUM,
    BCM56640_A0_XHOL_RX_MH_DATA2r_ENUM,
    BCM56640_A0_XHOL_RX_MH_DATA3r_ENUM,
    BCM56640_A0_XHOL_RX_MH_MASKr_ENUM,
    BCM56640_A0_XHOL_RX_MH_MASK0r_ENUM,
    BCM56640_A0_XHOL_RX_MH_MASK1r_ENUM,
    BCM56640_A0_XHOL_RX_MH_MASK2r_ENUM,
    BCM56640_A0_XHOL_RX_MH_MASK3r_ENUM,
    BCM56640_A0_XHOL_RX_PKT_DATAr_ENUM,
    BCM56640_A0_XHOL_RX_PKT_DATA0r_ENUM,
    BCM56640_A0_XHOL_RX_PKT_DATA1r_ENUM,
    BCM56640_A0_XHOL_RX_PKT_DATA2r_ENUM,
    BCM56640_A0_XHOL_RX_PKT_DATA3r_ENUM,
    BCM56640_A0_XHOL_RX_PKT_MASKr_ENUM,
    BCM56640_A0_XHOL_RX_PKT_MASK0r_ENUM,
    BCM56640_A0_XHOL_RX_PKT_MASK1r_ENUM,
    BCM56640_A0_XHOL_RX_PKT_MASK2r_ENUM,
    BCM56640_A0_XHOL_RX_PKT_MASK3r_ENUM,
    BCM56640_A0_XIBP_D0r_ENUM,
    BCM56640_A0_XIBP_D1r_ENUM,
    BCM56640_A0_XIBP_D2r_ENUM,
    BCM56640_A0_XIBP_D3r_ENUM,
    BCM56640_A0_XIBP_MHr_ENUM,
    BCM56640_A0_XIBP_MH0r_ENUM,
    BCM56640_A0_XIBP_MH1r_ENUM,
    BCM56640_A0_XIBP_MH2r_ENUM,
    BCM56640_A0_XIBP_MH3r_ENUM,
    BCM56640_A0_XMAC_CLEAR_FIFO_STATUSr_ENUM,
    BCM56640_A0_XMAC_CLEAR_RX_LSS_STATUSr_ENUM,
    BCM56640_A0_XMAC_CTRLr_ENUM,
    BCM56640_A0_XMAC_EEE_1_SEC_LINK_STATUS_TIMERr_ENUM,
    BCM56640_A0_XMAC_EEE_CTRLr_ENUM,
    BCM56640_A0_XMAC_EEE_TIMERSr_ENUM,
    BCM56640_A0_XMAC_FIFO_STATUSr_ENUM,
    BCM56640_A0_XMAC_GMII_EEE_CTRLr_ENUM,
    BCM56640_A0_XMAC_HCFC_CTRLr_ENUM,
    BCM56640_A0_XMAC_LLFC_CTRLr_ENUM,
    BCM56640_A0_XMAC_MACSEC_CTRLr_ENUM,
    BCM56640_A0_XMAC_MODEr_ENUM,
    BCM56640_A0_XMAC_OSTS_TIMESTAMP_ADJUSTr_ENUM,
    BCM56640_A0_XMAC_PAUSE_CTRLr_ENUM,
    BCM56640_A0_XMAC_PFC_CTRLr_ENUM,
    BCM56640_A0_XMAC_PFC_DAr_ENUM,
    BCM56640_A0_XMAC_PFC_OPCODEr_ENUM,
    BCM56640_A0_XMAC_PFC_TYPEr_ENUM,
    BCM56640_A0_XMAC_RX_CTRLr_ENUM,
    BCM56640_A0_XMAC_RX_LLFC_MSG_FIELDSr_ENUM,
    BCM56640_A0_XMAC_RX_LSS_CTRLr_ENUM,
    BCM56640_A0_XMAC_RX_LSS_STATUSr_ENUM,
    BCM56640_A0_XMAC_RX_MAC_SAr_ENUM,
    BCM56640_A0_XMAC_RX_MAX_SIZEr_ENUM,
    BCM56640_A0_XMAC_RX_VLAN_TAGr_ENUM,
    BCM56640_A0_XMAC_SPAREr_ENUM,
    BCM56640_A0_XMAC_SPARE0r_ENUM,
    BCM56640_A0_XMAC_SPARE1r_ENUM,
    BCM56640_A0_XMAC_TX_CTRLr_ENUM,
    BCM56640_A0_XMAC_TX_FIFO_CREDITSr_ENUM,
    BCM56640_A0_XMAC_TX_LLFC_MSG_FIELDSr_ENUM,
    BCM56640_A0_XMAC_TX_MAC_SAr_ENUM,
    BCM56640_A0_XMAC_TX_TIMESTAMP_FIFO_DATAr_ENUM,
    BCM56640_A0_XMAC_TX_TIMESTAMP_FIFO_STATUSr_ENUM,
    BCM56640_A0_XMAC_VERSION_IDr_ENUM,
    BCM56640_A0_XMODID_DUAL_ENr_ENUM,
    BCM56640_A0_XPAUSE_Dr_ENUM,
    BCM56640_A0_XPAUSE_D0r_ENUM,
    BCM56640_A0_XPAUSE_D1r_ENUM,
    BCM56640_A0_XPAUSE_D2r_ENUM,
    BCM56640_A0_XPAUSE_D3r_ENUM,
    BCM56640_A0_XPAUSE_MHr_ENUM,
    BCM56640_A0_XPAUSE_MH0r_ENUM,
    BCM56640_A0_XPAUSE_MH1r_ENUM,
    BCM56640_A0_XPAUSE_MH2r_ENUM,
    BCM56640_A0_XPAUSE_MH3r_ENUM,
    BCM56640_A0_XPAUSE_RX_DA_LSr_ENUM,
    BCM56640_A0_XPAUSE_RX_DA_MSr_ENUM,
    BCM56640_A0_XPAUSE_RX_LENGTH_TYPEr_ENUM,
    BCM56640_A0_XPAUSE_RX_OPCODEr_ENUM,
    BCM56640_A0_XPAUSE_TX_PKT_XOFF_VALr_ENUM,
    BCM56640_A0_XPAUSE_WATCHDOG_INIT_VALr_ENUM,
    BCM56640_A0_XPAUSE_WATCHDOG_THRESHr_ENUM,
    BCM56640_A0_XPORT_TO_MMU_BKPr_ENUM,
    BCM56640_A0_XTHOLr_ENUM,
    BCM56640_A0_XTIBPr_ENUM,
    BCM56640_A0_XTPSEr_ENUM,
    BCM56640_A0_ENUM_COUNT = 5369
} BCM56640_A0_ENUM_t;


#ifndef CDK_EXCLUDE_CHIPLESS_TYPES

#define ACTION_CONTROL_TMr_ENUM BCM56640_A0_ACTION_CONTROL_TMr_ENUM
#define ALTERNATE_EMIRROR_BITMAPm_ENUM BCM56640_A0_ALTERNATE_EMIRROR_BITMAPm_ENUM
#define ANY_RMEP_TLV_INTERFACE_DOWN_STATUSr_ENUM BCM56640_A0_ANY_RMEP_TLV_INTERFACE_DOWN_STATUSr_ENUM
#define ANY_RMEP_TLV_INTERFACE_UP_STATUSr_ENUM BCM56640_A0_ANY_RMEP_TLV_INTERFACE_UP_STATUSr_ENUM
#define ANY_RMEP_TLV_PORT_DOWN_STATUSr_ENUM BCM56640_A0_ANY_RMEP_TLV_PORT_DOWN_STATUSr_ENUM
#define ANY_RMEP_TLV_PORT_UP_STATUSr_ENUM BCM56640_A0_ANY_RMEP_TLV_PORT_UP_STATUSr_ENUM
#define ARB_RAM_DBGCTRLr_ENUM BCM56640_A0_ARB_RAM_DBGCTRLr_ENUM
#define ASF_PORT_CFGr_ENUM BCM56640_A0_ASF_PORT_CFGr_ENUM
#define AUX_ARB_CONTROL_2r_ENUM BCM56640_A0_AUX_ARB_CONTROL_2r_ENUM
#define AUX_L2_BULK_CONTROLr_ENUM BCM56640_A0_AUX_L2_BULK_CONTROLr_ENUM
#define AXP_CH_DEBUG_PKT_DROPr_ENUM BCM56640_A0_AXP_CH_DEBUG_PKT_DROPr_ENUM
#define AXP_CH_INBUF_ECC_CONTROLr_ENUM BCM56640_A0_AXP_CH_INBUF_ECC_CONTROLr_ENUM
#define AXP_CH_INBUF_ECC_STATUS_INTRr_ENUM BCM56640_A0_AXP_CH_INBUF_ECC_STATUS_INTRr_ENUM
#define AXP_CH_INT_MASKr_ENUM BCM56640_A0_AXP_CH_INT_MASKr_ENUM
#define AXP_CH_INT_STATUSr_ENUM BCM56640_A0_AXP_CH_INT_STATUSr_ENUM
#define AXP_CH_IP_CREDIT_COUNTr_ENUM BCM56640_A0_AXP_CH_IP_CREDIT_COUNTr_ENUM
#define AXP_CH_LCL_INT_MASKr_ENUM BCM56640_A0_AXP_CH_LCL_INT_MASKr_ENUM
#define AXP_CH_LCL_INT_STATUSr_ENUM BCM56640_A0_AXP_CH_LCL_INT_STATUSr_ENUM
#define AXP_CH_MAX_MMU_REQr_ENUM BCM56640_A0_AXP_CH_MAX_MMU_REQr_ENUM
#define AXP_CH_MEM_CONTROLr_ENUM BCM56640_A0_AXP_CH_MEM_CONTROLr_ENUM
#define AXP_CH_MMU_REQ_COUNTr_ENUM BCM56640_A0_AXP_CH_MMU_REQ_COUNTr_ENUM
#define AXP_CH_MMU_REQ_ENr_ENUM BCM56640_A0_AXP_CH_MMU_REQ_ENr_ENUM
#define AXP_CH_NLFIB_CREDIT_COUNTr_ENUM BCM56640_A0_AXP_CH_NLFIB_CREDIT_COUNTr_ENUM
#define AXP_CH_NLFIB_PTRr_ENUM BCM56640_A0_AXP_CH_NLFIB_PTRr_ENUM
#define AXP_CH_NLFOB_CREDIT_COUNTr_ENUM BCM56640_A0_AXP_CH_NLFOB_CREDIT_COUNTr_ENUM
#define AXP_CH_NLFOB_CTRLr_ENUM BCM56640_A0_AXP_CH_NLFOB_CTRLr_ENUM
#define AXP_CH_NLF_CLK_DISABLEr_ENUM BCM56640_A0_AXP_CH_NLF_CLK_DISABLEr_ENUM
#define AXP_CH_NLF_FLUSHr_ENUM BCM56640_A0_AXP_CH_NLF_FLUSHr_ENUM
#define AXP_CH_NLF_INPUT_COUNTER_TABLEm_ENUM BCM56640_A0_AXP_CH_NLF_INPUT_COUNTER_TABLEm_ENUM
#define AXP_CH_NLF_OUTPUT_COUNTER_TABLEm_ENUM BCM56640_A0_AXP_CH_NLF_OUTPUT_COUNTER_TABLEm_ENUM
#define AXP_CH_NLF_PORT_MAPPINGr_ENUM BCM56640_A0_AXP_CH_NLF_PORT_MAPPINGr_ENUM
#define AXP_CH_OUTPUT_ARB_CONTROLr_ENUM BCM56640_A0_AXP_CH_OUTPUT_ARB_CONTROLr_ENUM
#define AXP_CH_OUTPUT_ARB_STRICTPr_ENUM BCM56640_A0_AXP_CH_OUTPUT_ARB_STRICTPr_ENUM
#define AXP_CH_OUTPUT_ARB_WERRr_ENUM BCM56640_A0_AXP_CH_OUTPUT_ARB_WERRr_ENUM
#define AXP_SM_BULK_CLEAR_CONTROL0r_ENUM BCM56640_A0_AXP_SM_BULK_CLEAR_CONTROL0r_ENUM
#define AXP_SM_BULK_CLEAR_CONTROL1r_ENUM BCM56640_A0_AXP_SM_BULK_CLEAR_CONTROL1r_ENUM
#define AXP_SM_BULK_CLEAR_STATUSr_ENUM BCM56640_A0_AXP_SM_BULK_CLEAR_STATUSr_ENUM
#define AXP_SM_BYTES_MATCHED_COUNTERr_ENUM BCM56640_A0_AXP_SM_BYTES_MATCHED_COUNTERr_ENUM
#define AXP_SM_CHAR_REMAP0m_ENUM BCM56640_A0_AXP_SM_CHAR_REMAP0m_ENUM
#define AXP_SM_CHAR_REMAP1m_ENUM BCM56640_A0_AXP_SM_CHAR_REMAP1m_ENUM
#define AXP_SM_CHAR_REMAP10m_ENUM BCM56640_A0_AXP_SM_CHAR_REMAP10m_ENUM
#define AXP_SM_CHAR_REMAP11m_ENUM BCM56640_A0_AXP_SM_CHAR_REMAP11m_ENUM
#define AXP_SM_CHAR_REMAP12m_ENUM BCM56640_A0_AXP_SM_CHAR_REMAP12m_ENUM
#define AXP_SM_CHAR_REMAP13m_ENUM BCM56640_A0_AXP_SM_CHAR_REMAP13m_ENUM
#define AXP_SM_CHAR_REMAP14m_ENUM BCM56640_A0_AXP_SM_CHAR_REMAP14m_ENUM
#define AXP_SM_CHAR_REMAP15m_ENUM BCM56640_A0_AXP_SM_CHAR_REMAP15m_ENUM
#define AXP_SM_CHAR_REMAP16m_ENUM BCM56640_A0_AXP_SM_CHAR_REMAP16m_ENUM
#define AXP_SM_CHAR_REMAP17m_ENUM BCM56640_A0_AXP_SM_CHAR_REMAP17m_ENUM
#define AXP_SM_CHAR_REMAP18m_ENUM BCM56640_A0_AXP_SM_CHAR_REMAP18m_ENUM
#define AXP_SM_CHAR_REMAP19m_ENUM BCM56640_A0_AXP_SM_CHAR_REMAP19m_ENUM
#define AXP_SM_CHAR_REMAP2m_ENUM BCM56640_A0_AXP_SM_CHAR_REMAP2m_ENUM
#define AXP_SM_CHAR_REMAP20m_ENUM BCM56640_A0_AXP_SM_CHAR_REMAP20m_ENUM
#define AXP_SM_CHAR_REMAP21m_ENUM BCM56640_A0_AXP_SM_CHAR_REMAP21m_ENUM
#define AXP_SM_CHAR_REMAP22m_ENUM BCM56640_A0_AXP_SM_CHAR_REMAP22m_ENUM
#define AXP_SM_CHAR_REMAP23m_ENUM BCM56640_A0_AXP_SM_CHAR_REMAP23m_ENUM
#define AXP_SM_CHAR_REMAP24m_ENUM BCM56640_A0_AXP_SM_CHAR_REMAP24m_ENUM
#define AXP_SM_CHAR_REMAP25m_ENUM BCM56640_A0_AXP_SM_CHAR_REMAP25m_ENUM
#define AXP_SM_CHAR_REMAP26m_ENUM BCM56640_A0_AXP_SM_CHAR_REMAP26m_ENUM
#define AXP_SM_CHAR_REMAP27m_ENUM BCM56640_A0_AXP_SM_CHAR_REMAP27m_ENUM
#define AXP_SM_CHAR_REMAP28m_ENUM BCM56640_A0_AXP_SM_CHAR_REMAP28m_ENUM
#define AXP_SM_CHAR_REMAP29m_ENUM BCM56640_A0_AXP_SM_CHAR_REMAP29m_ENUM
#define AXP_SM_CHAR_REMAP3m_ENUM BCM56640_A0_AXP_SM_CHAR_REMAP3m_ENUM
#define AXP_SM_CHAR_REMAP30m_ENUM BCM56640_A0_AXP_SM_CHAR_REMAP30m_ENUM
#define AXP_SM_CHAR_REMAP31m_ENUM BCM56640_A0_AXP_SM_CHAR_REMAP31m_ENUM
#define AXP_SM_CHAR_REMAP4m_ENUM BCM56640_A0_AXP_SM_CHAR_REMAP4m_ENUM
#define AXP_SM_CHAR_REMAP5m_ENUM BCM56640_A0_AXP_SM_CHAR_REMAP5m_ENUM
#define AXP_SM_CHAR_REMAP6m_ENUM BCM56640_A0_AXP_SM_CHAR_REMAP6m_ENUM
#define AXP_SM_CHAR_REMAP7m_ENUM BCM56640_A0_AXP_SM_CHAR_REMAP7m_ENUM
#define AXP_SM_CHAR_REMAP8m_ENUM BCM56640_A0_AXP_SM_CHAR_REMAP8m_ENUM
#define AXP_SM_CHAR_REMAP9m_ENUM BCM56640_A0_AXP_SM_CHAR_REMAP9m_ENUM
#define AXP_SM_CHAR_REMAP_ECC_INTR_ENABLE_CONTROLr_ENUM BCM56640_A0_AXP_SM_CHAR_REMAP_ECC_INTR_ENABLE_CONTROLr_ENUM
#define AXP_SM_CHAR_REMAP_ECC_INTR_STATUSr_ENUM BCM56640_A0_AXP_SM_CHAR_REMAP_ECC_INTR_STATUSr_ENUM
#define AXP_SM_DEBUG_BESTMATCH_STATUSr_ENUM BCM56640_A0_AXP_SM_DEBUG_BESTMATCH_STATUSr_ENUM
#define AXP_SM_DEBUG_FLAGDATA_STATUSr_ENUM BCM56640_A0_AXP_SM_DEBUG_FLAGDATA_STATUSr_ENUM
#define AXP_SM_DEBUG_FLOWDATA_STATUS0r_ENUM BCM56640_A0_AXP_SM_DEBUG_FLOWDATA_STATUS0r_ENUM
#define AXP_SM_DEBUG_FLOWDATA_STATUS1r_ENUM BCM56640_A0_AXP_SM_DEBUG_FLOWDATA_STATUS1r_ENUM
#define AXP_SM_DEBUG_HEADERDATA_STATUS0r_ENUM BCM56640_A0_AXP_SM_DEBUG_HEADERDATA_STATUS0r_ENUM
#define AXP_SM_DEBUG_HEADERDATA_STATUS1r_ENUM BCM56640_A0_AXP_SM_DEBUG_HEADERDATA_STATUS1r_ENUM
#define AXP_SM_DEBUG_MATCHBUF_STATUSr_ENUM BCM56640_A0_AXP_SM_DEBUG_MATCHBUF_STATUSr_ENUM
#define AXP_SM_DEBUG_MATCHDATA_STATUSr_ENUM BCM56640_A0_AXP_SM_DEBUG_MATCHDATA_STATUSr_ENUM
#define AXP_SM_DEBUG_MATCH_PROC_CONTROLr_ENUM BCM56640_A0_AXP_SM_DEBUG_MATCH_PROC_CONTROLr_ENUM
#define AXP_SM_DEBUG_METADATA_STATUS0r_ENUM BCM56640_A0_AXP_SM_DEBUG_METADATA_STATUS0r_ENUM
#define AXP_SM_DEBUG_METADATA_STATUS1r_ENUM BCM56640_A0_AXP_SM_DEBUG_METADATA_STATUS1r_ENUM
#define AXP_SM_DEBUG_METADATA_STATUS2r_ENUM BCM56640_A0_AXP_SM_DEBUG_METADATA_STATUS2r_ENUM
#define AXP_SM_DEBUG_METADATA_STATUS3r_ENUM BCM56640_A0_AXP_SM_DEBUG_METADATA_STATUS3r_ENUM
#define AXP_SM_DEBUG_PACKET_BUFFER_CONTROLr_ENUM BCM56640_A0_AXP_SM_DEBUG_PACKET_BUFFER_CONTROLr_ENUM
#define AXP_SM_DEBUG_PACKET_BUFFER_STATUSr_ENUM BCM56640_A0_AXP_SM_DEBUG_PACKET_BUFFER_STATUSr_ENUM
#define AXP_SM_DEBUG_REGEX_CONTROLr_ENUM BCM56640_A0_AXP_SM_DEBUG_REGEX_CONTROLr_ENUM
#define AXP_SM_DEBUG_REGEX_PAUSE_CONTROL0r_ENUM BCM56640_A0_AXP_SM_DEBUG_REGEX_PAUSE_CONTROL0r_ENUM
#define AXP_SM_DEBUG_REGEX_PAUSE_CONTROL1r_ENUM BCM56640_A0_AXP_SM_DEBUG_REGEX_PAUSE_CONTROL1r_ENUM
#define AXP_SM_DEBUG_REGEX_PAUSE_STATUSr_ENUM BCM56640_A0_AXP_SM_DEBUG_REGEX_PAUSE_STATUSr_ENUM
#define AXP_SM_ECC_ERROR_COUNTERr_ENUM BCM56640_A0_AXP_SM_ECC_ERROR_COUNTERr_ENUM
#define AXP_SM_FLOW_DONE_PACKET_DROP_COUNTERr_ENUM BCM56640_A0_AXP_SM_FLOW_DONE_PACKET_DROP_COUNTERr_ENUM
#define AXP_SM_FLOW_PACKET_NUM_ERROR_COUNTERr_ENUM BCM56640_A0_AXP_SM_FLOW_PACKET_NUM_ERROR_COUNTERr_ENUM
#define AXP_SM_FLOW_TABLE_BULK_MATCH_DATAm_ENUM BCM56640_A0_AXP_SM_FLOW_TABLE_BULK_MATCH_DATAm_ENUM
#define AXP_SM_FLOW_TABLE_BULK_MATCH_MASKm_ENUM BCM56640_A0_AXP_SM_FLOW_TABLE_BULK_MATCH_MASKm_ENUM
#define AXP_SM_FLOW_TABLE_BULK_REPLACE_DATAm_ENUM BCM56640_A0_AXP_SM_FLOW_TABLE_BULK_REPLACE_DATAm_ENUM
#define AXP_SM_FLOW_TABLE_BULK_REPLACE_MASKm_ENUM BCM56640_A0_AXP_SM_FLOW_TABLE_BULK_REPLACE_MASKm_ENUM
#define AXP_SM_FLOW_TABLE_ECC_INTR_ENABLE_CONTROLr_ENUM BCM56640_A0_AXP_SM_FLOW_TABLE_ECC_INTR_ENABLE_CONTROLr_ENUM
#define AXP_SM_FLOW_TABLE_ECC_INTR_STATUSr_ENUM BCM56640_A0_AXP_SM_FLOW_TABLE_ECC_INTR_STATUSr_ENUM
#define AXP_SM_FLOW_TABLE_MEMm_ENUM BCM56640_A0_AXP_SM_FLOW_TABLE_MEMm_ENUM
#define AXP_SM_FLOW_TIMESTAMP_ERROR_COUNTERr_ENUM BCM56640_A0_AXP_SM_FLOW_TIMESTAMP_ERROR_COUNTERr_ENUM
#define AXP_SM_FLOW_TRACKER_ERROR_COUNTERr_ENUM BCM56640_A0_AXP_SM_FLOW_TRACKER_ERROR_COUNTERr_ENUM
#define AXP_SM_FRAGMENTS_RECEIVED_COUNTERr_ENUM BCM56640_A0_AXP_SM_FRAGMENTS_RECEIVED_COUNTERr_ENUM
#define AXP_SM_IN_PACKET_ERROR_COUNTERr_ENUM BCM56640_A0_AXP_SM_IN_PACKET_ERROR_COUNTERr_ENUM
#define AXP_SM_L4_CHECKSUM_ERROR_COUNTERr_ENUM BCM56640_A0_AXP_SM_L4_CHECKSUM_ERROR_COUNTERr_ENUM
#define AXP_SM_MATCHED_FLOWS_COUNTERr_ENUM BCM56640_A0_AXP_SM_MATCHED_FLOWS_COUNTERr_ENUM
#define AXP_SM_MATCH_COUNTERS_MEM0m_ENUM BCM56640_A0_AXP_SM_MATCH_COUNTERS_MEM0m_ENUM
#define AXP_SM_MATCH_COUNTERS_MEM1m_ENUM BCM56640_A0_AXP_SM_MATCH_COUNTERS_MEM1m_ENUM
#define AXP_SM_MATCH_COUNTERS_MEM2m_ENUM BCM56640_A0_AXP_SM_MATCH_COUNTERS_MEM2m_ENUM
#define AXP_SM_MATCH_COUNTERS_MEM3m_ENUM BCM56640_A0_AXP_SM_MATCH_COUNTERS_MEM3m_ENUM
#define AXP_SM_MATCH_COUNTER_ECC_INTR_ENABLE_CONTROLr_ENUM BCM56640_A0_AXP_SM_MATCH_COUNTER_ECC_INTR_ENABLE_CONTROLr_ENUM
#define AXP_SM_MATCH_COUNTER_ECC_INTR_STATUSr_ENUM BCM56640_A0_AXP_SM_MATCH_COUNTER_ECC_INTR_STATUSr_ENUM
#define AXP_SM_MATCH_TABLE_BULK_MATCH_DATAm_ENUM BCM56640_A0_AXP_SM_MATCH_TABLE_BULK_MATCH_DATAm_ENUM
#define AXP_SM_MATCH_TABLE_BULK_MATCH_MASKm_ENUM BCM56640_A0_AXP_SM_MATCH_TABLE_BULK_MATCH_MASKm_ENUM
#define AXP_SM_MATCH_TABLE_BULK_REPLACE_DATAm_ENUM BCM56640_A0_AXP_SM_MATCH_TABLE_BULK_REPLACE_DATAm_ENUM
#define AXP_SM_MATCH_TABLE_BULK_REPLACE_MASKm_ENUM BCM56640_A0_AXP_SM_MATCH_TABLE_BULK_REPLACE_MASKm_ENUM
#define AXP_SM_MATCH_TABLE_ECC_INTR_ENABLE_CONTROLr_ENUM BCM56640_A0_AXP_SM_MATCH_TABLE_ECC_INTR_ENABLE_CONTROLr_ENUM
#define AXP_SM_MATCH_TABLE_ECC_INTR_STATUSr_ENUM BCM56640_A0_AXP_SM_MATCH_TABLE_ECC_INTR_STATUSr_ENUM
#define AXP_SM_MATCH_TABLE_MEM0m_ENUM BCM56640_A0_AXP_SM_MATCH_TABLE_MEM0m_ENUM
#define AXP_SM_MATCH_TABLE_MEM1m_ENUM BCM56640_A0_AXP_SM_MATCH_TABLE_MEM1m_ENUM
#define AXP_SM_MATCH_TABLE_MEM2m_ENUM BCM56640_A0_AXP_SM_MATCH_TABLE_MEM2m_ENUM
#define AXP_SM_MATCH_TABLE_MEM3m_ENUM BCM56640_A0_AXP_SM_MATCH_TABLE_MEM3m_ENUM
#define AXP_SM_MEMORY_BULK_RESETr_ENUM BCM56640_A0_AXP_SM_MEMORY_BULK_RESETr_ENUM
#define AXP_SM_MEM_ECC_GEN_CONTROLr_ENUM BCM56640_A0_AXP_SM_MEM_ECC_GEN_CONTROLr_ENUM
#define AXP_SM_MEM_PDA_CONTROLr_ENUM BCM56640_A0_AXP_SM_MEM_PDA_CONTROLr_ENUM
#define AXP_SM_MEM_TM_CONTROLr_ENUM BCM56640_A0_AXP_SM_MEM_TM_CONTROLr_ENUM
#define AXP_SM_PACKETS_DROPPED_COUNTERr_ENUM BCM56640_A0_AXP_SM_PACKETS_DROPPED_COUNTERr_ENUM
#define AXP_SM_PACKETS_RECEIVED_COUNTERr_ENUM BCM56640_A0_AXP_SM_PACKETS_RECEIVED_COUNTERr_ENUM
#define AXP_SM_PACKETS_SENT_COUNTERr_ENUM BCM56640_A0_AXP_SM_PACKETS_SENT_COUNTERr_ENUM
#define AXP_SM_PACKET_BUFFER_ECC_INTR_ENABLE_CONTROLr_ENUM BCM56640_A0_AXP_SM_PACKET_BUFFER_ECC_INTR_ENABLE_CONTROLr_ENUM
#define AXP_SM_PACKET_BUFFER_ECC_INTR_STATUSr_ENUM BCM56640_A0_AXP_SM_PACKET_BUFFER_ECC_INTR_STATUSr_ENUM
#define AXP_SM_PACKET_BUFFER_MEMm_ENUM BCM56640_A0_AXP_SM_PACKET_BUFFER_MEMm_ENUM
#define AXP_SM_PACKET_LENGTH_ERROR_COUNTERr_ENUM BCM56640_A0_AXP_SM_PACKET_LENGTH_ERROR_COUNTERr_ENUM
#define AXP_SM_REGEX_CONTROL0r_ENUM BCM56640_A0_AXP_SM_REGEX_CONTROL0r_ENUM
#define AXP_SM_REGEX_CONTROL1r_ENUM BCM56640_A0_AXP_SM_REGEX_CONTROL1r_ENUM
#define AXP_SM_REGEX_CONTROL2r_ENUM BCM56640_A0_AXP_SM_REGEX_CONTROL2r_ENUM
#define AXP_SM_REGEX_CONTROL3r_ENUM BCM56640_A0_AXP_SM_REGEX_CONTROL3r_ENUM
#define AXP_SM_REGEX_CONTROL4r_ENUM BCM56640_A0_AXP_SM_REGEX_CONTROL4r_ENUM
#define AXP_SM_REGEX_STATE_INTR_ENABLE_CONTROLr_ENUM BCM56640_A0_AXP_SM_REGEX_STATE_INTR_ENABLE_CONTROLr_ENUM
#define AXP_SM_REGEX_STATE_INTR_STATUS0r_ENUM BCM56640_A0_AXP_SM_REGEX_STATE_INTR_STATUS0r_ENUM
#define AXP_SM_REGEX_STATE_INTR_STATUS1r_ENUM BCM56640_A0_AXP_SM_REGEX_STATE_INTR_STATUS1r_ENUM
#define AXP_SM_REGEX_STATUS0r_ENUM BCM56640_A0_AXP_SM_REGEX_STATUS0r_ENUM
#define AXP_SM_REGEX_STATUS1r_ENUM BCM56640_A0_AXP_SM_REGEX_STATUS1r_ENUM
#define AXP_SM_REGEX_STATUS2r_ENUM BCM56640_A0_AXP_SM_REGEX_STATUS2r_ENUM
#define AXP_SM_REPORT_PACKET_CONTROL0r_ENUM BCM56640_A0_AXP_SM_REPORT_PACKET_CONTROL0r_ENUM
#define AXP_SM_REPORT_PACKET_CONTROL1r_ENUM BCM56640_A0_AXP_SM_REPORT_PACKET_CONTROL1r_ENUM
#define AXP_SM_REPORT_PACKET_CONTROL2r_ENUM BCM56640_A0_AXP_SM_REPORT_PACKET_CONTROL2r_ENUM
#define AXP_SM_REPORT_PACKET_CONTROL3r_ENUM BCM56640_A0_AXP_SM_REPORT_PACKET_CONTROL3r_ENUM
#define AXP_SM_SIGNATURE_MATCH_ACTIVE_STATUS0r_ENUM BCM56640_A0_AXP_SM_SIGNATURE_MATCH_ACTIVE_STATUS0r_ENUM
#define AXP_SM_SIGNATURE_MATCH_ACTIVE_STATUS1r_ENUM BCM56640_A0_AXP_SM_SIGNATURE_MATCH_ACTIVE_STATUS1r_ENUM
#define AXP_SM_SIGNATURE_MATCH_CONTROLr_ENUM BCM56640_A0_AXP_SM_SIGNATURE_MATCH_CONTROLr_ENUM
#define AXP_SM_SIGNATURE_MATCH_INTR_ENABLE_CONTROLr_ENUM BCM56640_A0_AXP_SM_SIGNATURE_MATCH_INTR_ENABLE_CONTROLr_ENUM
#define AXP_SM_SIGNATURE_MATCH_INTR_STATUSr_ENUM BCM56640_A0_AXP_SM_SIGNATURE_MATCH_INTR_STATUSr_ENUM
#define AXP_SM_STATE_TABLE_BULK_MATCH_DATAm_ENUM BCM56640_A0_AXP_SM_STATE_TABLE_BULK_MATCH_DATAm_ENUM
#define AXP_SM_STATE_TABLE_BULK_MATCH_MASKm_ENUM BCM56640_A0_AXP_SM_STATE_TABLE_BULK_MATCH_MASKm_ENUM
#define AXP_SM_STATE_TABLE_BULK_REPLACE_DATAm_ENUM BCM56640_A0_AXP_SM_STATE_TABLE_BULK_REPLACE_DATAm_ENUM
#define AXP_SM_STATE_TABLE_BULK_REPLACE_MASKm_ENUM BCM56640_A0_AXP_SM_STATE_TABLE_BULK_REPLACE_MASKm_ENUM
#define AXP_SM_STATE_TABLE_ECC_INTR_ENABLE_CONTROLr_ENUM BCM56640_A0_AXP_SM_STATE_TABLE_ECC_INTR_ENABLE_CONTROLr_ENUM
#define AXP_SM_STATE_TABLE_ECC_INTR_STATUSr_ENUM BCM56640_A0_AXP_SM_STATE_TABLE_ECC_INTR_STATUSr_ENUM
#define AXP_SM_STATE_TABLE_MEM0m_ENUM BCM56640_A0_AXP_SM_STATE_TABLE_MEM0m_ENUM
#define AXP_SM_STATE_TABLE_MEM1m_ENUM BCM56640_A0_AXP_SM_STATE_TABLE_MEM1m_ENUM
#define AXP_SM_STATE_TABLE_MEM2m_ENUM BCM56640_A0_AXP_SM_STATE_TABLE_MEM2m_ENUM
#define AXP_SM_STATE_TABLE_MEM3m_ENUM BCM56640_A0_AXP_SM_STATE_TABLE_MEM3m_ENUM
#define AXP_SM_STATE_TABLE_MEM4m_ENUM BCM56640_A0_AXP_SM_STATE_TABLE_MEM4m_ENUM
#define AXP_SM_STATE_TABLE_MEM5m_ENUM BCM56640_A0_AXP_SM_STATE_TABLE_MEM5m_ENUM
#define AXP_SM_STATE_TABLE_MEM6m_ENUM BCM56640_A0_AXP_SM_STATE_TABLE_MEM6m_ENUM
#define AXP_SM_STATE_TABLE_MEM7m_ENUM BCM56640_A0_AXP_SM_STATE_TABLE_MEM7m_ENUM
#define AXP_SM_TOTAL_CROSS_SIG_FLAGS_COUNTERr_ENUM BCM56640_A0_AXP_SM_TOTAL_CROSS_SIG_FLAGS_COUNTERr_ENUM
#define AXP_SM_TOTAL_MATCH_COUNTERr_ENUM BCM56640_A0_AXP_SM_TOTAL_MATCH_COUNTERr_ENUM
#define AXP_SM_UNMATCHED_FLOWS_COUNTERr_ENUM BCM56640_A0_AXP_SM_UNMATCHED_FLOWS_COUNTERr_ENUM
#define AXP_WLAN_COS_MAPm_ENUM BCM56640_A0_AXP_WLAN_COS_MAPm_ENUM
#define AXP_WRX_CREDIT_CNTr_ENUM BCM56640_A0_AXP_WRX_CREDIT_CNTr_ENUM
#define AXP_WRX_DEBUG1r_ENUM BCM56640_A0_AXP_WRX_DEBUG1r_ENUM
#define AXP_WRX_ERR_PKT_DROP_STAT_CNTr_ENUM BCM56640_A0_AXP_WRX_ERR_PKT_DROP_STAT_CNTr_ENUM
#define AXP_WRX_ERR_STAT_CNTr_ENUM BCM56640_A0_AXP_WRX_ERR_STAT_CNTr_ENUM
#define AXP_WRX_INTR_ENABLEr_ENUM BCM56640_A0_AXP_WRX_INTR_ENABLEr_ENUM
#define AXP_WRX_INTR_STATUSr_ENUM BCM56640_A0_AXP_WRX_INTR_STATUSr_ENUM
#define AXP_WRX_MASTER_CTRLr_ENUM BCM56640_A0_AXP_WRX_MASTER_CTRLr_ENUM
#define AXP_WRX_MEMORY_BULK_RESETr_ENUM BCM56640_A0_AXP_WRX_MEMORY_BULK_RESETr_ENUM
#define AXP_WRX_MEMORY_TMr_ENUM BCM56640_A0_AXP_WRX_MEMORY_TMr_ENUM
#define AXP_WRX_PARITY_CONTROLr_ENUM BCM56640_A0_AXP_WRX_PARITY_CONTROLr_ENUM
#define AXP_WRX_PKT_IN_STAT_CNTr_ENUM BCM56640_A0_AXP_WRX_PKT_IN_STAT_CNTr_ENUM
#define AXP_WRX_PKT_OUT_STAT_CNTr_ENUM BCM56640_A0_AXP_WRX_PKT_OUT_STAT_CNTr_ENUM
#define AXP_WRX_REASSEEMBLY_MAX_LAPSE_TIMEr_ENUM BCM56640_A0_AXP_WRX_REASSEEMBLY_MAX_LAPSE_TIMEr_ENUM
#define AXP_WRX_REASSEMBLED_PKT_STAT_CNTr_ENUM BCM56640_A0_AXP_WRX_REASSEMBLED_PKT_STAT_CNTr_ENUM
#define AXP_WRX_SVP_ASSIGNMENTm_ENUM BCM56640_A0_AXP_WRX_SVP_ASSIGNMENTm_ENUM
#define AXP_WRX_SVP_HASH_CTRLr_ENUM BCM56640_A0_AXP_WRX_SVP_HASH_CTRLr_ENUM
#define AXP_WRX_SVP_PARITY_STATUS_INTRr_ENUM BCM56640_A0_AXP_WRX_SVP_PARITY_STATUS_INTRr_ENUM
#define AXP_WRX_SVP_PARITY_STATUS_NACKr_ENUM BCM56640_A0_AXP_WRX_SVP_PARITY_STATUS_NACKr_ENUM
#define AXP_WRX_WCDm_ENUM BCM56640_A0_AXP_WRX_WCDm_ENUM
#define AXP_WRX_WCD_HASH_CTRLr_ENUM BCM56640_A0_AXP_WRX_WCD_HASH_CTRLr_ENUM
#define AXP_WRX_WCD_PARITY_STATUS_INTRr_ENUM BCM56640_A0_AXP_WRX_WCD_PARITY_STATUS_INTRr_ENUM
#define AXP_WRX_WCD_PARITY_STATUS_NACKr_ENUM BCM56640_A0_AXP_WRX_WCD_PARITY_STATUS_NACKr_ENUM
#define AXP_WTX_COPY_TO_CPU_COUNTr_ENUM BCM56640_A0_AXP_WTX_COPY_TO_CPU_COUNTr_ENUM
#define AXP_WTX_DSCP_MAPm_ENUM BCM56640_A0_AXP_WTX_DSCP_MAPm_ENUM
#define AXP_WTX_DSCP_MAP_PAR_STATUS_INTRr_ENUM BCM56640_A0_AXP_WTX_DSCP_MAP_PAR_STATUS_INTRr_ENUM
#define AXP_WTX_DSCP_MAP_PAR_STATUS_NACKr_ENUM BCM56640_A0_AXP_WTX_DSCP_MAP_PAR_STATUS_NACKr_ENUM
#define AXP_WTX_DVP_PROFILEm_ENUM BCM56640_A0_AXP_WTX_DVP_PROFILEm_ENUM
#define AXP_WTX_DVP_PROFILE_ECC_STATUS_INTRr_ENUM BCM56640_A0_AXP_WTX_DVP_PROFILE_ECC_STATUS_INTRr_ENUM
#define AXP_WTX_DVP_PROFILE_ECC_STATUS_NACKr_ENUM BCM56640_A0_AXP_WTX_DVP_PROFILE_ECC_STATUS_NACKr_ENUM
#define AXP_WTX_ENCAP_CONFIGr_ENUM BCM56640_A0_AXP_WTX_ENCAP_CONFIGr_ENUM
#define AXP_WTX_ERR_CHK_ENr_ENUM BCM56640_A0_AXP_WTX_ERR_CHK_ENr_ENUM
#define AXP_WTX_FRAG_COUNTr_ENUM BCM56640_A0_AXP_WTX_FRAG_COUNTr_ENUM
#define AXP_WTX_FRAG_IDm_ENUM BCM56640_A0_AXP_WTX_FRAG_IDm_ENUM
#define AXP_WTX_FRAG_ID_PAR_STATUS_INTRr_ENUM BCM56640_A0_AXP_WTX_FRAG_ID_PAR_STATUS_INTRr_ENUM
#define AXP_WTX_FRAG_ID_PAR_STATUS_NACKr_ENUM BCM56640_A0_AXP_WTX_FRAG_ID_PAR_STATUS_NACKr_ENUM
#define AXP_WTX_ICREDIT_CTLr_ENUM BCM56640_A0_AXP_WTX_ICREDIT_CTLr_ENUM
#define AXP_WTX_INBUF_CREDIT_COUNTr_ENUM BCM56640_A0_AXP_WTX_INBUF_CREDIT_COUNTr_ENUM
#define AXP_WTX_INT_MASKr_ENUM BCM56640_A0_AXP_WTX_INT_MASKr_ENUM
#define AXP_WTX_INT_STATUSr_ENUM BCM56640_A0_AXP_WTX_INT_STATUSr_ENUM
#define AXP_WTX_LKUP_DROP_COUNTr_ENUM BCM56640_A0_AXP_WTX_LKUP_DROP_COUNTr_ENUM
#define AXP_WTX_MEMORY_BULK_RESETr_ENUM BCM56640_A0_AXP_WTX_MEMORY_BULK_RESETr_ENUM
#define AXP_WTX_MEM_CONTROL_0r_ENUM BCM56640_A0_AXP_WTX_MEM_CONTROL_0r_ENUM
#define AXP_WTX_MEM_CONTROL_1r_ENUM BCM56640_A0_AXP_WTX_MEM_CONTROL_1r_ENUM
#define AXP_WTX_MEM_PDA_CONTROLr_ENUM BCM56640_A0_AXP_WTX_MEM_PDA_CONTROLr_ENUM
#define AXP_WTX_MTU_DROP_COUNTr_ENUM BCM56640_A0_AXP_WTX_MTU_DROP_COUNTr_ENUM
#define AXP_WTX_OUTBUF_CREDIT_COUNTr_ENUM BCM56640_A0_AXP_WTX_OUTBUF_CREDIT_COUNTr_ENUM
#define AXP_WTX_OUTBUF_FLOW_CTLr_ENUM BCM56640_A0_AXP_WTX_OUTBUF_FLOW_CTLr_ENUM
#define AXP_WTX_PRI_MAPm_ENUM BCM56640_A0_AXP_WTX_PRI_MAPm_ENUM
#define AXP_WTX_PRI_MAP_PAR_STATUS_INTRr_ENUM BCM56640_A0_AXP_WTX_PRI_MAP_PAR_STATUS_INTRr_ENUM
#define AXP_WTX_PRI_MAP_PAR_STATUS_NACKr_ENUM BCM56640_A0_AXP_WTX_PRI_MAP_PAR_STATUS_NACKr_ENUM
#define AXP_WTX_SOFT_RESETr_ENUM BCM56640_A0_AXP_WTX_SOFT_RESETr_ENUM
#define AXP_WTX_TRUNK_BLOCK_MASKm_ENUM BCM56640_A0_AXP_WTX_TRUNK_BLOCK_MASKm_ENUM
#define AXP_WTX_TRUNK_BLOCK_MASK_PAR_STATUS_INTRr_ENUM BCM56640_A0_AXP_WTX_TRUNK_BLOCK_MASK_PAR_STATUS_INTRr_ENUM
#define AXP_WTX_TRUNK_BLOCK_MASK_PAR_STATUS_NACKr_ENUM BCM56640_A0_AXP_WTX_TRUNK_BLOCK_MASK_PAR_STATUS_NACKr_ENUM
#define AXP_WTX_TRUNK_DROP_COUNTr_ENUM BCM56640_A0_AXP_WTX_TRUNK_DROP_COUNTr_ENUM
#define AXP_WTX_TRUNK_GROUP_BITMAPm_ENUM BCM56640_A0_AXP_WTX_TRUNK_GROUP_BITMAPm_ENUM
#define AXP_WTX_TRUNK_GROUP_BITMAP_PAR_STATUS_INTRr_ENUM BCM56640_A0_AXP_WTX_TRUNK_GROUP_BITMAP_PAR_STATUS_INTRr_ENUM
#define AXP_WTX_TRUNK_GROUP_BITMAP_PAR_STATUS_NACKr_ENUM BCM56640_A0_AXP_WTX_TRUNK_GROUP_BITMAP_PAR_STATUS_NACKr_ENUM
#define AXP_WTX_TUNNELm_ENUM BCM56640_A0_AXP_WTX_TUNNELm_ENUM
#define AXP_WTX_TUNNEL_ECC_STATUS_INTRr_ENUM BCM56640_A0_AXP_WTX_TUNNEL_ECC_STATUS_INTRr_ENUM
#define AXP_WTX_TUNNEL_ECC_STATUS_NACKr_ENUM BCM56640_A0_AXP_WTX_TUNNEL_ECC_STATUS_NACKr_ENUM
#define AXP_WTX_TUNNEL_ID_MASKr_ENUM BCM56640_A0_AXP_WTX_TUNNEL_ID_MASKr_ENUM
#define AXP_WTX_TUNNEL_TPIDr_ENUM BCM56640_A0_AXP_WTX_TUNNEL_TPIDr_ENUM
#define BCAST_BLOCK_MASKm_ENUM BCM56640_A0_BCAST_BLOCK_MASKm_ENUM
#define BFD_RX_ACH_TYPE_CONTROL0r_ENUM BCM56640_A0_BFD_RX_ACH_TYPE_CONTROL0r_ENUM
#define BFD_RX_ACH_TYPE_CONTROL1r_ENUM BCM56640_A0_BFD_RX_ACH_TYPE_CONTROL1r_ENUM
#define BFD_RX_ACH_TYPE_MPLSTPr_ENUM BCM56640_A0_BFD_RX_ACH_TYPE_MPLSTPr_ENUM
#define BFD_RX_ACH_TYPE_MPLSTP1r_ENUM BCM56640_A0_BFD_RX_ACH_TYPE_MPLSTP1r_ENUM
#define BFD_RX_UDP_CONTROLr_ENUM BCM56640_A0_BFD_RX_UDP_CONTROLr_ENUM
#define BFD_RX_UDP_CONTROL_1r_ENUM BCM56640_A0_BFD_RX_UDP_CONTROL_1r_ENUM
#define BKPMETERINGBUCKETr_ENUM BCM56640_A0_BKPMETERINGBUCKETr_ENUM
#define BKPMETERINGCONFIG_64r_ENUM BCM56640_A0_BKPMETERINGCONFIG_64r_ENUM
#define BKPMETERINGDISCSTATUS0_64r_ENUM BCM56640_A0_BKPMETERINGDISCSTATUS0_64r_ENUM
#define BKPMETERINGWARNSTATUS0_64r_ENUM BCM56640_A0_BKPMETERINGWARNSTATUS0_64r_ENUM
#define BST_TRACKING_CONFIGr_ENUM BCM56640_A0_BST_TRACKING_CONFIGr_ENUM
#define BST_TRACKING_ENABLEr_ENUM BCM56640_A0_BST_TRACKING_ENABLEr_ENUM
#define BUFFER_CELL_LIMIT_SPr_ENUM BCM56640_A0_BUFFER_CELL_LIMIT_SPr_ENUM
#define BUFFER_CELL_LIMIT_SP_SHAREDr_ENUM BCM56640_A0_BUFFER_CELL_LIMIT_SP_SHAREDr_ENUM
#define CBL_ATTRIBUTEr_ENUM BCM56640_A0_CBL_ATTRIBUTEr_ENUM
#define CCM_COPYTO_CPU_CONTROLr_ENUM BCM56640_A0_CCM_COPYTO_CPU_CONTROLr_ENUM
#define CCM_INTERRUPT_CONTROLr_ENUM BCM56640_A0_CCM_INTERRUPT_CONTROLr_ENUM
#define CCM_READ_CONTROLr_ENUM BCM56640_A0_CCM_READ_CONTROLr_ENUM
#define CCPMEMDEBUGr_ENUM BCM56640_A0_CCPMEMDEBUGr_ENUM
#define CCPPARITYERRORPTRr_ENUM BCM56640_A0_CCPPARITYERRORPTRr_ENUM
#define CCP_STSr_ENUM BCM56640_A0_CCP_STSr_ENUM
#define CELLCHKMEMDEBUGr_ENUM BCM56640_A0_CELLCHKMEMDEBUGr_ENUM
#define CELLLINKMEMDEBUGr_ENUM BCM56640_A0_CELLLINKMEMDEBUGr_ENUM
#define CELL_RESET_LIMIT_OFFSET_SPr_ENUM BCM56640_A0_CELL_RESET_LIMIT_OFFSET_SPr_ENUM
#define CELL_SPAP_RED_OFFSET_SPr_ENUM BCM56640_A0_CELL_SPAP_RED_OFFSET_SPr_ENUM
#define CELL_SPAP_YELLOW_OFFSET_SPr_ENUM BCM56640_A0_CELL_SPAP_YELLOW_OFFSET_SPr_ENUM
#define CFAPBANK0STATUSr_ENUM BCM56640_A0_CFAPBANK0STATUSr_ENUM
#define CFAPBANK10STATUSr_ENUM BCM56640_A0_CFAPBANK10STATUSr_ENUM
#define CFAPBANK11STATUSr_ENUM BCM56640_A0_CFAPBANK11STATUSr_ENUM
#define CFAPBANK12STATUSr_ENUM BCM56640_A0_CFAPBANK12STATUSr_ENUM
#define CFAPBANK13STATUSr_ENUM BCM56640_A0_CFAPBANK13STATUSr_ENUM
#define CFAPBANK14STATUSr_ENUM BCM56640_A0_CFAPBANK14STATUSr_ENUM
#define CFAPBANK15STATUSr_ENUM BCM56640_A0_CFAPBANK15STATUSr_ENUM
#define CFAPBANK1STATUSr_ENUM BCM56640_A0_CFAPBANK1STATUSr_ENUM
#define CFAPBANK2STATUSr_ENUM BCM56640_A0_CFAPBANK2STATUSr_ENUM
#define CFAPBANK3STATUSr_ENUM BCM56640_A0_CFAPBANK3STATUSr_ENUM
#define CFAPBANK4STATUSr_ENUM BCM56640_A0_CFAPBANK4STATUSr_ENUM
#define CFAPBANK5STATUSr_ENUM BCM56640_A0_CFAPBANK5STATUSr_ENUM
#define CFAPBANK6STATUSr_ENUM BCM56640_A0_CFAPBANK6STATUSr_ENUM
#define CFAPBANK7STATUSr_ENUM BCM56640_A0_CFAPBANK7STATUSr_ENUM
#define CFAPBANK8STATUSr_ENUM BCM56640_A0_CFAPBANK8STATUSr_ENUM
#define CFAPBANK9STATUSr_ENUM BCM56640_A0_CFAPBANK9STATUSr_ENUM
#define CFAPBANKFULLr_ENUM BCM56640_A0_CFAPBANKFULLr_ENUM
#define CFAPBANKPARITYERRORr_ENUM BCM56640_A0_CFAPBANKPARITYERRORr_ENUM
#define CFAPBANKSTATUSr_ENUM BCM56640_A0_CFAPBANKSTATUSr_ENUM
#define CFAPBSTSTATr_ENUM BCM56640_A0_CFAPBSTSTATr_ENUM
#define CFAPBSTTHRSr_ENUM BCM56640_A0_CFAPBSTTHRSr_ENUM
#define CFAPCONFIGr_ENUM BCM56640_A0_CFAPCONFIGr_ENUM
#define CFAPDEBUGSCRr_ENUM BCM56640_A0_CFAPDEBUGSCRr_ENUM
#define CFAPDEBUGSCR0r_ENUM BCM56640_A0_CFAPDEBUGSCR0r_ENUM
#define CFAPDEBUGSCR1r_ENUM BCM56640_A0_CFAPDEBUGSCR1r_ENUM
#define CFAPDEBUGSCR2r_ENUM BCM56640_A0_CFAPDEBUGSCR2r_ENUM
#define CFAPFULLTHRESHOLDr_ENUM BCM56640_A0_CFAPFULLTHRESHOLDr_ENUM
#define CFAPINITr_ENUM BCM56640_A0_CFAPINITr_ENUM
#define CFAPMEMDEBUGr_ENUM BCM56640_A0_CFAPMEMDEBUGr_ENUM
#define CFAPOTPCONFIGr_ENUM BCM56640_A0_CFAPOTPCONFIGr_ENUM
#define CFAPREADPOINTERr_ENUM BCM56640_A0_CFAPREADPOINTERr_ENUM
#define CFG_RAM_DBGCTRLr_ENUM BCM56640_A0_CFG_RAM_DBGCTRLr_ENUM
#define CHFC2PFC_STATEr_ENUM BCM56640_A0_CHFC2PFC_STATEr_ENUM
#define CHFC_TC2PRI_TBL_ECC_ERRr_ENUM BCM56640_A0_CHFC_TC2PRI_TBL_ECC_ERRr_ENUM
#define CHFC_TC2PRI_TBL_ECC_ERR1r_ENUM BCM56640_A0_CHFC_TC2PRI_TBL_ECC_ERR1r_ENUM
#define CHFC_TC2PRI_TBL_ECC_ERR2r_ENUM BCM56640_A0_CHFC_TC2PRI_TBL_ECC_ERR2r_ENUM
#define CH_BASE_EXPECTEDr_ENUM BCM56640_A0_CH_BASE_EXPECTEDr_ENUM
#define CMAC_CLEAR_ECC_STATUSr_ENUM BCM56640_A0_CMAC_CLEAR_ECC_STATUSr_ENUM
#define CMAC_CLEAR_FIFO_STATUSr_ENUM BCM56640_A0_CMAC_CLEAR_FIFO_STATUSr_ENUM
#define CMAC_CLEAR_RX_LSS_STATUSr_ENUM BCM56640_A0_CMAC_CLEAR_RX_LSS_STATUSr_ENUM
#define CMAC_CTRLr_ENUM BCM56640_A0_CMAC_CTRLr_ENUM
#define CMAC_ECC_CTRLr_ENUM BCM56640_A0_CMAC_ECC_CTRLr_ENUM
#define CMAC_ECC_STATUSr_ENUM BCM56640_A0_CMAC_ECC_STATUSr_ENUM
#define CMAC_EEE_1_SEC_LINK_STATUS_TIMERr_ENUM BCM56640_A0_CMAC_EEE_1_SEC_LINK_STATUS_TIMERr_ENUM
#define CMAC_EEE_CTRLr_ENUM BCM56640_A0_CMAC_EEE_CTRLr_ENUM
#define CMAC_EEE_TIMERSr_ENUM BCM56640_A0_CMAC_EEE_TIMERSr_ENUM
#define CMAC_FIFO_STATUSr_ENUM BCM56640_A0_CMAC_FIFO_STATUSr_ENUM
#define CMAC_HCFC_CTRLr_ENUM BCM56640_A0_CMAC_HCFC_CTRLr_ENUM
#define CMAC_LLFC_CTRLr_ENUM BCM56640_A0_CMAC_LLFC_CTRLr_ENUM
#define CMAC_MACSEC_CTRLr_ENUM BCM56640_A0_CMAC_MACSEC_CTRLr_ENUM
#define CMAC_MODEr_ENUM BCM56640_A0_CMAC_MODEr_ENUM
#define CMAC_PAUSE_CTRLr_ENUM BCM56640_A0_CMAC_PAUSE_CTRLr_ENUM
#define CMAC_PFC_CTRLr_ENUM BCM56640_A0_CMAC_PFC_CTRLr_ENUM
#define CMAC_PFC_DAr_ENUM BCM56640_A0_CMAC_PFC_DAr_ENUM
#define CMAC_PFC_OPCODEr_ENUM BCM56640_A0_CMAC_PFC_OPCODEr_ENUM
#define CMAC_PFC_TYPEr_ENUM BCM56640_A0_CMAC_PFC_TYPEr_ENUM
#define CMAC_RX_CTRLr_ENUM BCM56640_A0_CMAC_RX_CTRLr_ENUM
#define CMAC_RX_LLFC_MSG_FIELDSr_ENUM BCM56640_A0_CMAC_RX_LLFC_MSG_FIELDSr_ENUM
#define CMAC_RX_LSS_CTRLr_ENUM BCM56640_A0_CMAC_RX_LSS_CTRLr_ENUM
#define CMAC_RX_LSS_STATUSr_ENUM BCM56640_A0_CMAC_RX_LSS_STATUSr_ENUM
#define CMAC_RX_MAC_SAr_ENUM BCM56640_A0_CMAC_RX_MAC_SAr_ENUM
#define CMAC_RX_MAX_SIZEr_ENUM BCM56640_A0_CMAC_RX_MAX_SIZEr_ENUM
#define CMAC_RX_VLAN_TAGr_ENUM BCM56640_A0_CMAC_RX_VLAN_TAGr_ENUM
#define CMAC_SPAREr_ENUM BCM56640_A0_CMAC_SPAREr_ENUM
#define CMAC_SPARE0r_ENUM BCM56640_A0_CMAC_SPARE0r_ENUM
#define CMAC_SPARE1r_ENUM BCM56640_A0_CMAC_SPARE1r_ENUM
#define CMAC_TIMESTAMP_ADJUSTr_ENUM BCM56640_A0_CMAC_TIMESTAMP_ADJUSTr_ENUM
#define CMAC_TX_CTRLr_ENUM BCM56640_A0_CMAC_TX_CTRLr_ENUM
#define CMAC_TX_FIFO_CREDITSr_ENUM BCM56640_A0_CMAC_TX_FIFO_CREDITSr_ENUM
#define CMAC_TX_LLFC_MSG_FIELDSr_ENUM BCM56640_A0_CMAC_TX_LLFC_MSG_FIELDSr_ENUM
#define CMAC_TX_MAC_SAr_ENUM BCM56640_A0_CMAC_TX_MAC_SAr_ENUM
#define CMAC_TX_TIMESTAMP_FIFO_DATAr_ENUM BCM56640_A0_CMAC_TX_TIMESTAMP_FIFO_DATAr_ENUM
#define CMAC_TX_TIMESTAMP_FIFO_STATUSr_ENUM BCM56640_A0_CMAC_TX_TIMESTAMP_FIFO_STATUSr_ENUM
#define CMAC_VERSION_IDr_ENUM BCM56640_A0_CMAC_VERSION_IDr_ENUM
#define CMICM_BSPI_B0_CNTRLr_ENUM BCM56640_A0_CMICM_BSPI_B0_CNTRLr_ENUM
#define CMICM_BSPI_B0_STATUSr_ENUM BCM56640_A0_CMICM_BSPI_B0_STATUSr_ENUM
#define CMICM_BSPI_B1_CNTRLr_ENUM BCM56640_A0_CMICM_BSPI_B1_CNTRLr_ENUM
#define CMICM_BSPI_B1_STATUSr_ENUM BCM56640_A0_CMICM_BSPI_B1_STATUSr_ENUM
#define CMICM_BSPI_BUSY_STATUSr_ENUM BCM56640_A0_CMICM_BSPI_BUSY_STATUSr_ENUM
#define CMICM_BSPI_B_CNTRLr_ENUM BCM56640_A0_CMICM_BSPI_B_CNTRLr_ENUM
#define CMICM_BSPI_B_STATUSr_ENUM BCM56640_A0_CMICM_BSPI_B_STATUSr_ENUM
#define CMICM_BSPI_INTR_STATUSr_ENUM BCM56640_A0_CMICM_BSPI_INTR_STATUSr_ENUM
#define CMICM_BSPI_MAST_N_BOOTr_ENUM BCM56640_A0_CMICM_BSPI_MAST_N_BOOTr_ENUM
#define CMICM_COMMON_CONFIGr_ENUM BCM56640_A0_CMICM_COMMON_CONFIGr_ENUM
#define CMICM_REVIDr_ENUM BCM56640_A0_CMICM_REVIDr_ENUM
#define CMIC_BS_CLK_CTRLr_ENUM BCM56640_A0_CMIC_BS_CLK_CTRLr_ENUM
#define CMIC_BS_CONFIGr_ENUM BCM56640_A0_CMIC_BS_CONFIGr_ENUM
#define CMIC_BS_HEARTBEAT_CTRLr_ENUM BCM56640_A0_CMIC_BS_HEARTBEAT_CTRLr_ENUM
#define CMIC_BS_HEARTBEAT_DOWN_DURATIONr_ENUM BCM56640_A0_CMIC_BS_HEARTBEAT_DOWN_DURATIONr_ENUM
#define CMIC_BS_HEARTBEAT_UP_DURATIONr_ENUM BCM56640_A0_CMIC_BS_HEARTBEAT_UP_DURATIONr_ENUM
#define CMIC_BS_INITIAL_CRCr_ENUM BCM56640_A0_CMIC_BS_INITIAL_CRCr_ENUM
#define CMIC_BS_INPUT_TIME_0r_ENUM BCM56640_A0_CMIC_BS_INPUT_TIME_0r_ENUM
#define CMIC_BS_INPUT_TIME_1r_ENUM BCM56640_A0_CMIC_BS_INPUT_TIME_1r_ENUM
#define CMIC_BS_INPUT_TIME_2r_ENUM BCM56640_A0_CMIC_BS_INPUT_TIME_2r_ENUM
#define CMIC_BS_OUTPUT_TIME_0r_ENUM BCM56640_A0_CMIC_BS_OUTPUT_TIME_0r_ENUM
#define CMIC_BS_OUTPUT_TIME_1r_ENUM BCM56640_A0_CMIC_BS_OUTPUT_TIME_1r_ENUM
#define CMIC_BS_OUTPUT_TIME_2r_ENUM BCM56640_A0_CMIC_BS_OUTPUT_TIME_2r_ENUM
#define CMIC_BS_REF_CLK_GEN_CTRLr_ENUM BCM56640_A0_CMIC_BS_REF_CLK_GEN_CTRLr_ENUM
#define CMIC_CMC0_2BIT_ECC_ERROR_STATUSr_ENUM BCM56640_A0_CMIC_CMC0_2BIT_ECC_ERROR_STATUSr_ENUM
#define CMIC_CMC0_2BIT_ECC_ERROR_STATUS_MASKr_ENUM BCM56640_A0_CMIC_CMC0_2BIT_ECC_ERROR_STATUS_MASKr_ENUM
#define CMIC_CMC0_CCM_DMA_CFGr_ENUM BCM56640_A0_CMIC_CMC0_CCM_DMA_CFGr_ENUM
#define CMIC_CMC0_CCM_DMA_CUR_HOST0_ADDRr_ENUM BCM56640_A0_CMIC_CMC0_CCM_DMA_CUR_HOST0_ADDRr_ENUM
#define CMIC_CMC0_CCM_DMA_CUR_HOST1_ADDRr_ENUM BCM56640_A0_CMIC_CMC0_CCM_DMA_CUR_HOST1_ADDRr_ENUM
#define CMIC_CMC0_CCM_DMA_ECCERR_ADDRr_ENUM BCM56640_A0_CMIC_CMC0_CCM_DMA_ECCERR_ADDRr_ENUM
#define CMIC_CMC0_CCM_DMA_ECCERR_CONTROLr_ENUM BCM56640_A0_CMIC_CMC0_CCM_DMA_ECCERR_CONTROLr_ENUM
#define CMIC_CMC0_CCM_DMA_ENTRY_COUNTr_ENUM BCM56640_A0_CMIC_CMC0_CCM_DMA_ENTRY_COUNTr_ENUM
#define CMIC_CMC0_CCM_DMA_HOST0_MEM_START_ADDRr_ENUM BCM56640_A0_CMIC_CMC0_CCM_DMA_HOST0_MEM_START_ADDRr_ENUM
#define CMIC_CMC0_CCM_DMA_HOST1_MEM_START_ADDRr_ENUM BCM56640_A0_CMIC_CMC0_CCM_DMA_HOST1_MEM_START_ADDRr_ENUM
#define CMIC_CMC0_CCM_DMA_STATr_ENUM BCM56640_A0_CMIC_CMC0_CCM_DMA_STATr_ENUM
#define CMIC_CMC0_CCM_DMA_STATUS_CLRr_ENUM BCM56640_A0_CMIC_CMC0_CCM_DMA_STATUS_CLRr_ENUM
#define CMIC_CMC0_CH0_COS_CTRL_RX_0r_ENUM BCM56640_A0_CMIC_CMC0_CH0_COS_CTRL_RX_0r_ENUM
#define CMIC_CMC0_CH0_COS_CTRL_RX_1r_ENUM BCM56640_A0_CMIC_CMC0_CH0_COS_CTRL_RX_1r_ENUM
#define CMIC_CMC0_CH0_DMA_CTRLr_ENUM BCM56640_A0_CMIC_CMC0_CH0_DMA_CTRLr_ENUM
#define CMIC_CMC0_CH0_DMA_CURR_DESCr_ENUM BCM56640_A0_CMIC_CMC0_CH0_DMA_CURR_DESCr_ENUM
#define CMIC_CMC0_CH1_COS_CTRL_RX_0r_ENUM BCM56640_A0_CMIC_CMC0_CH1_COS_CTRL_RX_0r_ENUM
#define CMIC_CMC0_CH1_COS_CTRL_RX_1r_ENUM BCM56640_A0_CMIC_CMC0_CH1_COS_CTRL_RX_1r_ENUM
#define CMIC_CMC0_CH1_DMA_CTRLr_ENUM BCM56640_A0_CMIC_CMC0_CH1_DMA_CTRLr_ENUM
#define CMIC_CMC0_CH1_DMA_CURR_DESCr_ENUM BCM56640_A0_CMIC_CMC0_CH1_DMA_CURR_DESCr_ENUM
#define CMIC_CMC0_CH2_COS_CTRL_RX_0r_ENUM BCM56640_A0_CMIC_CMC0_CH2_COS_CTRL_RX_0r_ENUM
#define CMIC_CMC0_CH2_COS_CTRL_RX_1r_ENUM BCM56640_A0_CMIC_CMC0_CH2_COS_CTRL_RX_1r_ENUM
#define CMIC_CMC0_CH2_DMA_CTRLr_ENUM BCM56640_A0_CMIC_CMC0_CH2_DMA_CTRLr_ENUM
#define CMIC_CMC0_CH2_DMA_CURR_DESCr_ENUM BCM56640_A0_CMIC_CMC0_CH2_DMA_CURR_DESCr_ENUM
#define CMIC_CMC0_CH3_COS_CTRL_RX_0r_ENUM BCM56640_A0_CMIC_CMC0_CH3_COS_CTRL_RX_0r_ENUM
#define CMIC_CMC0_CH3_COS_CTRL_RX_1r_ENUM BCM56640_A0_CMIC_CMC0_CH3_COS_CTRL_RX_1r_ENUM
#define CMIC_CMC0_CH3_DMA_CTRLr_ENUM BCM56640_A0_CMIC_CMC0_CH3_DMA_CTRLr_ENUM
#define CMIC_CMC0_CH3_DMA_CURR_DESCr_ENUM BCM56640_A0_CMIC_CMC0_CH3_DMA_CURR_DESCr_ENUM
#define CMIC_CMC0_CONFIGr_ENUM BCM56640_A0_CMIC_CMC0_CONFIGr_ENUM
#define CMIC_CMC0_DMA_CH0_INTR_COALr_ENUM BCM56640_A0_CMIC_CMC0_DMA_CH0_INTR_COALr_ENUM
#define CMIC_CMC0_DMA_CH1_INTR_COALr_ENUM BCM56640_A0_CMIC_CMC0_DMA_CH1_INTR_COALr_ENUM
#define CMIC_CMC0_DMA_CH2_INTR_COALr_ENUM BCM56640_A0_CMIC_CMC0_DMA_CH2_INTR_COALr_ENUM
#define CMIC_CMC0_DMA_CH3_INTR_COALr_ENUM BCM56640_A0_CMIC_CMC0_DMA_CH3_INTR_COALr_ENUM
#define CMIC_CMC0_DMA_DESC0r_ENUM BCM56640_A0_CMIC_CMC0_DMA_DESC0r_ENUM
#define CMIC_CMC0_DMA_DESC1r_ENUM BCM56640_A0_CMIC_CMC0_DMA_DESC1r_ENUM
#define CMIC_CMC0_DMA_DESC2r_ENUM BCM56640_A0_CMIC_CMC0_DMA_DESC2r_ENUM
#define CMIC_CMC0_DMA_DESC3r_ENUM BCM56640_A0_CMIC_CMC0_DMA_DESC3r_ENUM
#define CMIC_CMC0_DMA_STATr_ENUM BCM56640_A0_CMIC_CMC0_DMA_STATr_ENUM
#define CMIC_CMC0_DMA_STAT_CLRr_ENUM BCM56640_A0_CMIC_CMC0_DMA_STAT_CLRr_ENUM
#define CMIC_CMC0_FIFO_CH0_RD_DMA_CFGr_ENUM BCM56640_A0_CMIC_CMC0_FIFO_CH0_RD_DMA_CFGr_ENUM
#define CMIC_CMC0_FIFO_CH0_RD_DMA_CUR_HOSTMEM_WRITE_PTRr_ENUM BCM56640_A0_CMIC_CMC0_FIFO_CH0_RD_DMA_CUR_HOSTMEM_WRITE_PTRr_ENUM
#define CMIC_CMC0_FIFO_CH0_RD_DMA_ECCERR_ADDRESSr_ENUM BCM56640_A0_CMIC_CMC0_FIFO_CH0_RD_DMA_ECCERR_ADDRESSr_ENUM
#define CMIC_CMC0_FIFO_CH0_RD_DMA_ECCERR_CONTROLr_ENUM BCM56640_A0_CMIC_CMC0_FIFO_CH0_RD_DMA_ECCERR_CONTROLr_ENUM
#define CMIC_CMC0_FIFO_CH0_RD_DMA_HOSTMEM_START_ADDRESSr_ENUM BCM56640_A0_CMIC_CMC0_FIFO_CH0_RD_DMA_HOSTMEM_START_ADDRESSr_ENUM
#define CMIC_CMC0_FIFO_CH0_RD_DMA_HOSTMEM_THRESHOLDr_ENUM BCM56640_A0_CMIC_CMC0_FIFO_CH0_RD_DMA_HOSTMEM_THRESHOLDr_ENUM
#define CMIC_CMC0_FIFO_CH0_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr_ENUM BCM56640_A0_CMIC_CMC0_FIFO_CH0_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr_ENUM
#define CMIC_CMC0_FIFO_CH0_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr_ENUM BCM56640_A0_CMIC_CMC0_FIFO_CH0_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr_ENUM
#define CMIC_CMC0_FIFO_CH0_RD_DMA_OPCODEr_ENUM BCM56640_A0_CMIC_CMC0_FIFO_CH0_RD_DMA_OPCODEr_ENUM
#define CMIC_CMC0_FIFO_CH0_RD_DMA_SBUS_START_ADDRESSr_ENUM BCM56640_A0_CMIC_CMC0_FIFO_CH0_RD_DMA_SBUS_START_ADDRESSr_ENUM
#define CMIC_CMC0_FIFO_CH0_RD_DMA_STATr_ENUM BCM56640_A0_CMIC_CMC0_FIFO_CH0_RD_DMA_STATr_ENUM
#define CMIC_CMC0_FIFO_CH0_RD_DMA_STAT_CLRr_ENUM BCM56640_A0_CMIC_CMC0_FIFO_CH0_RD_DMA_STAT_CLRr_ENUM
#define CMIC_CMC0_FIFO_CH1_RD_DMA_CFGr_ENUM BCM56640_A0_CMIC_CMC0_FIFO_CH1_RD_DMA_CFGr_ENUM
#define CMIC_CMC0_FIFO_CH1_RD_DMA_CUR_HOSTMEM_WRITE_PTRr_ENUM BCM56640_A0_CMIC_CMC0_FIFO_CH1_RD_DMA_CUR_HOSTMEM_WRITE_PTRr_ENUM
#define CMIC_CMC0_FIFO_CH1_RD_DMA_ECCERR_ADDRESSr_ENUM BCM56640_A0_CMIC_CMC0_FIFO_CH1_RD_DMA_ECCERR_ADDRESSr_ENUM
#define CMIC_CMC0_FIFO_CH1_RD_DMA_ECCERR_CONTROLr_ENUM BCM56640_A0_CMIC_CMC0_FIFO_CH1_RD_DMA_ECCERR_CONTROLr_ENUM
#define CMIC_CMC0_FIFO_CH1_RD_DMA_HOSTMEM_START_ADDRESSr_ENUM BCM56640_A0_CMIC_CMC0_FIFO_CH1_RD_DMA_HOSTMEM_START_ADDRESSr_ENUM
#define CMIC_CMC0_FIFO_CH1_RD_DMA_HOSTMEM_THRESHOLDr_ENUM BCM56640_A0_CMIC_CMC0_FIFO_CH1_RD_DMA_HOSTMEM_THRESHOLDr_ENUM
#define CMIC_CMC0_FIFO_CH1_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr_ENUM BCM56640_A0_CMIC_CMC0_FIFO_CH1_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr_ENUM
#define CMIC_CMC0_FIFO_CH1_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr_ENUM BCM56640_A0_CMIC_CMC0_FIFO_CH1_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr_ENUM
#define CMIC_CMC0_FIFO_CH1_RD_DMA_OPCODEr_ENUM BCM56640_A0_CMIC_CMC0_FIFO_CH1_RD_DMA_OPCODEr_ENUM
#define CMIC_CMC0_FIFO_CH1_RD_DMA_SBUS_START_ADDRESSr_ENUM BCM56640_A0_CMIC_CMC0_FIFO_CH1_RD_DMA_SBUS_START_ADDRESSr_ENUM
#define CMIC_CMC0_FIFO_CH1_RD_DMA_STATr_ENUM BCM56640_A0_CMIC_CMC0_FIFO_CH1_RD_DMA_STATr_ENUM
#define CMIC_CMC0_FIFO_CH1_RD_DMA_STAT_CLRr_ENUM BCM56640_A0_CMIC_CMC0_FIFO_CH1_RD_DMA_STAT_CLRr_ENUM
#define CMIC_CMC0_FIFO_CH2_RD_DMA_CFGr_ENUM BCM56640_A0_CMIC_CMC0_FIFO_CH2_RD_DMA_CFGr_ENUM
#define CMIC_CMC0_FIFO_CH2_RD_DMA_CUR_HOSTMEM_WRITE_PTRr_ENUM BCM56640_A0_CMIC_CMC0_FIFO_CH2_RD_DMA_CUR_HOSTMEM_WRITE_PTRr_ENUM
#define CMIC_CMC0_FIFO_CH2_RD_DMA_ECCERR_ADDRESSr_ENUM BCM56640_A0_CMIC_CMC0_FIFO_CH2_RD_DMA_ECCERR_ADDRESSr_ENUM
#define CMIC_CMC0_FIFO_CH2_RD_DMA_ECCERR_CONTROLr_ENUM BCM56640_A0_CMIC_CMC0_FIFO_CH2_RD_DMA_ECCERR_CONTROLr_ENUM
#define CMIC_CMC0_FIFO_CH2_RD_DMA_HOSTMEM_START_ADDRESSr_ENUM BCM56640_A0_CMIC_CMC0_FIFO_CH2_RD_DMA_HOSTMEM_START_ADDRESSr_ENUM
#define CMIC_CMC0_FIFO_CH2_RD_DMA_HOSTMEM_THRESHOLDr_ENUM BCM56640_A0_CMIC_CMC0_FIFO_CH2_RD_DMA_HOSTMEM_THRESHOLDr_ENUM
#define CMIC_CMC0_FIFO_CH2_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr_ENUM BCM56640_A0_CMIC_CMC0_FIFO_CH2_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr_ENUM
#define CMIC_CMC0_FIFO_CH2_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr_ENUM BCM56640_A0_CMIC_CMC0_FIFO_CH2_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr_ENUM
#define CMIC_CMC0_FIFO_CH2_RD_DMA_OPCODEr_ENUM BCM56640_A0_CMIC_CMC0_FIFO_CH2_RD_DMA_OPCODEr_ENUM
#define CMIC_CMC0_FIFO_CH2_RD_DMA_SBUS_START_ADDRESSr_ENUM BCM56640_A0_CMIC_CMC0_FIFO_CH2_RD_DMA_SBUS_START_ADDRESSr_ENUM
#define CMIC_CMC0_FIFO_CH2_RD_DMA_STATr_ENUM BCM56640_A0_CMIC_CMC0_FIFO_CH2_RD_DMA_STATr_ENUM
#define CMIC_CMC0_FIFO_CH2_RD_DMA_STAT_CLRr_ENUM BCM56640_A0_CMIC_CMC0_FIFO_CH2_RD_DMA_STAT_CLRr_ENUM
#define CMIC_CMC0_FIFO_CH3_RD_DMA_CFGr_ENUM BCM56640_A0_CMIC_CMC0_FIFO_CH3_RD_DMA_CFGr_ENUM
#define CMIC_CMC0_FIFO_CH3_RD_DMA_CUR_HOSTMEM_WRITE_PTRr_ENUM BCM56640_A0_CMIC_CMC0_FIFO_CH3_RD_DMA_CUR_HOSTMEM_WRITE_PTRr_ENUM
#define CMIC_CMC0_FIFO_CH3_RD_DMA_ECCERR_ADDRESSr_ENUM BCM56640_A0_CMIC_CMC0_FIFO_CH3_RD_DMA_ECCERR_ADDRESSr_ENUM
#define CMIC_CMC0_FIFO_CH3_RD_DMA_ECCERR_CONTROLr_ENUM BCM56640_A0_CMIC_CMC0_FIFO_CH3_RD_DMA_ECCERR_CONTROLr_ENUM
#define CMIC_CMC0_FIFO_CH3_RD_DMA_HOSTMEM_START_ADDRESSr_ENUM BCM56640_A0_CMIC_CMC0_FIFO_CH3_RD_DMA_HOSTMEM_START_ADDRESSr_ENUM
#define CMIC_CMC0_FIFO_CH3_RD_DMA_HOSTMEM_THRESHOLDr_ENUM BCM56640_A0_CMIC_CMC0_FIFO_CH3_RD_DMA_HOSTMEM_THRESHOLDr_ENUM
#define CMIC_CMC0_FIFO_CH3_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr_ENUM BCM56640_A0_CMIC_CMC0_FIFO_CH3_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr_ENUM
#define CMIC_CMC0_FIFO_CH3_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr_ENUM BCM56640_A0_CMIC_CMC0_FIFO_CH3_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr_ENUM
#define CMIC_CMC0_FIFO_CH3_RD_DMA_OPCODEr_ENUM BCM56640_A0_CMIC_CMC0_FIFO_CH3_RD_DMA_OPCODEr_ENUM
#define CMIC_CMC0_FIFO_CH3_RD_DMA_SBUS_START_ADDRESSr_ENUM BCM56640_A0_CMIC_CMC0_FIFO_CH3_RD_DMA_SBUS_START_ADDRESSr_ENUM
#define CMIC_CMC0_FIFO_CH3_RD_DMA_STATr_ENUM BCM56640_A0_CMIC_CMC0_FIFO_CH3_RD_DMA_STATr_ENUM
#define CMIC_CMC0_FIFO_CH3_RD_DMA_STAT_CLRr_ENUM BCM56640_A0_CMIC_CMC0_FIFO_CH3_RD_DMA_STAT_CLRr_ENUM
#define CMIC_CMC0_FSCHAN_ADDRESSr_ENUM BCM56640_A0_CMIC_CMC0_FSCHAN_ADDRESSr_ENUM
#define CMIC_CMC0_FSCHAN_DATA32r_ENUM BCM56640_A0_CMIC_CMC0_FSCHAN_DATA32r_ENUM
#define CMIC_CMC0_FSCHAN_DATA64_HIr_ENUM BCM56640_A0_CMIC_CMC0_FSCHAN_DATA64_HIr_ENUM
#define CMIC_CMC0_FSCHAN_DATA64_LOr_ENUM BCM56640_A0_CMIC_CMC0_FSCHAN_DATA64_LOr_ENUM
#define CMIC_CMC0_FSCHAN_ENABLE_PROGRAMMABLE_OPCODEr_ENUM BCM56640_A0_CMIC_CMC0_FSCHAN_ENABLE_PROGRAMMABLE_OPCODEr_ENUM
#define CMIC_CMC0_FSCHAN_OPCODEr_ENUM BCM56640_A0_CMIC_CMC0_FSCHAN_OPCODEr_ENUM
#define CMIC_CMC0_FSCHAN_STATUSr_ENUM BCM56640_A0_CMIC_CMC0_FSCHAN_STATUSr_ENUM
#define CMIC_CMC0_HOSTMEM_ADDR_REMAP_0r_ENUM BCM56640_A0_CMIC_CMC0_HOSTMEM_ADDR_REMAP_0r_ENUM
#define CMIC_CMC0_HOSTMEM_ADDR_REMAP_1r_ENUM BCM56640_A0_CMIC_CMC0_HOSTMEM_ADDR_REMAP_1r_ENUM
#define CMIC_CMC0_HOSTMEM_ADDR_REMAP_2r_ENUM BCM56640_A0_CMIC_CMC0_HOSTMEM_ADDR_REMAP_2r_ENUM
#define CMIC_CMC0_IRQ_STAT0r_ENUM BCM56640_A0_CMIC_CMC0_IRQ_STAT0r_ENUM
#define CMIC_CMC0_IRQ_STAT1r_ENUM BCM56640_A0_CMIC_CMC0_IRQ_STAT1r_ENUM
#define CMIC_CMC0_IRQ_STAT2r_ENUM BCM56640_A0_CMIC_CMC0_IRQ_STAT2r_ENUM
#define CMIC_CMC0_IRQ_STAT3r_ENUM BCM56640_A0_CMIC_CMC0_IRQ_STAT3r_ENUM
#define CMIC_CMC0_IRQ_STAT4r_ENUM BCM56640_A0_CMIC_CMC0_IRQ_STAT4r_ENUM
#define CMIC_CMC0_MIIM_ADDRESSr_ENUM BCM56640_A0_CMIC_CMC0_MIIM_ADDRESSr_ENUM
#define CMIC_CMC0_MIIM_CTRLr_ENUM BCM56640_A0_CMIC_CMC0_MIIM_CTRLr_ENUM
#define CMIC_CMC0_MIIM_PARAMr_ENUM BCM56640_A0_CMIC_CMC0_MIIM_PARAMr_ENUM
#define CMIC_CMC0_MIIM_READ_DATAr_ENUM BCM56640_A0_CMIC_CMC0_MIIM_READ_DATAr_ENUM
#define CMIC_CMC0_MIIM_STATr_ENUM BCM56640_A0_CMIC_CMC0_MIIM_STATr_ENUM
#define CMIC_CMC0_PCIE_IRQ_MASK0r_ENUM BCM56640_A0_CMIC_CMC0_PCIE_IRQ_MASK0r_ENUM
#define CMIC_CMC0_PCIE_IRQ_MASK1r_ENUM BCM56640_A0_CMIC_CMC0_PCIE_IRQ_MASK1r_ENUM
#define CMIC_CMC0_PCIE_IRQ_MASK2r_ENUM BCM56640_A0_CMIC_CMC0_PCIE_IRQ_MASK2r_ENUM
#define CMIC_CMC0_PCIE_IRQ_MASK3r_ENUM BCM56640_A0_CMIC_CMC0_PCIE_IRQ_MASK3r_ENUM
#define CMIC_CMC0_PCIE_IRQ_MASK4r_ENUM BCM56640_A0_CMIC_CMC0_PCIE_IRQ_MASK4r_ENUM
#define CMIC_CMC0_PCIE_MISCELr_ENUM BCM56640_A0_CMIC_CMC0_PCIE_MISCELr_ENUM
#define CMIC_CMC0_PKT_COUNT_CH0_RXPKTr_ENUM BCM56640_A0_CMIC_CMC0_PKT_COUNT_CH0_RXPKTr_ENUM
#define CMIC_CMC0_PKT_COUNT_CH0_TXPKTr_ENUM BCM56640_A0_CMIC_CMC0_PKT_COUNT_CH0_TXPKTr_ENUM
#define CMIC_CMC0_PKT_COUNT_CH1_RXPKTr_ENUM BCM56640_A0_CMIC_CMC0_PKT_COUNT_CH1_RXPKTr_ENUM
#define CMIC_CMC0_PKT_COUNT_CH1_TXPKTr_ENUM BCM56640_A0_CMIC_CMC0_PKT_COUNT_CH1_TXPKTr_ENUM
#define CMIC_CMC0_PKT_COUNT_CH2_RXPKTr_ENUM BCM56640_A0_CMIC_CMC0_PKT_COUNT_CH2_RXPKTr_ENUM
#define CMIC_CMC0_PKT_COUNT_CH2_TXPKTr_ENUM BCM56640_A0_CMIC_CMC0_PKT_COUNT_CH2_TXPKTr_ENUM
#define CMIC_CMC0_PKT_COUNT_CH3_RXPKTr_ENUM BCM56640_A0_CMIC_CMC0_PKT_COUNT_CH3_RXPKTr_ENUM
#define CMIC_CMC0_PKT_COUNT_CH3_TXPKTr_ENUM BCM56640_A0_CMIC_CMC0_PKT_COUNT_CH3_TXPKTr_ENUM
#define CMIC_CMC0_PKT_COUNT_RXPKTr_ENUM BCM56640_A0_CMIC_CMC0_PKT_COUNT_RXPKTr_ENUM
#define CMIC_CMC0_PKT_COUNT_TXPKTr_ENUM BCM56640_A0_CMIC_CMC0_PKT_COUNT_TXPKTr_ENUM
#define CMIC_CMC0_PROGRAMMABLE_COS_MASK0r_ENUM BCM56640_A0_CMIC_CMC0_PROGRAMMABLE_COS_MASK0r_ENUM
#define CMIC_CMC0_PROGRAMMABLE_COS_MASK1r_ENUM BCM56640_A0_CMIC_CMC0_PROGRAMMABLE_COS_MASK1r_ENUM
#define CMIC_CMC0_RCPU_IRQ_MASK0r_ENUM BCM56640_A0_CMIC_CMC0_RCPU_IRQ_MASK0r_ENUM
#define CMIC_CMC0_RXBUF_THRESHOLD_CONFIGr_ENUM BCM56640_A0_CMIC_CMC0_RXBUF_THRESHOLD_CONFIGr_ENUM
#define CMIC_CMC0_SBUSDMA_CH0_CONTROLr_ENUM BCM56640_A0_CMIC_CMC0_SBUSDMA_CH0_CONTROLr_ENUM
#define CMIC_CMC0_SBUSDMA_CH0_COUNTr_ENUM BCM56640_A0_CMIC_CMC0_SBUSDMA_CH0_COUNTr_ENUM
#define CMIC_CMC0_SBUSDMA_CH0_CUR_DESC_ADDRESSr_ENUM BCM56640_A0_CMIC_CMC0_SBUSDMA_CH0_CUR_DESC_ADDRESSr_ENUM
#define CMIC_CMC0_SBUSDMA_CH0_CUR_HOSTMEM_ADDRESSr_ENUM BCM56640_A0_CMIC_CMC0_SBUSDMA_CH0_CUR_HOSTMEM_ADDRESSr_ENUM
#define CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_COUNTr_ENUM BCM56640_A0_CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_COUNTr_ENUM
#define CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESSr_ENUM BCM56640_A0_CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESSr_ENUM
#define CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_OPCODEr_ENUM BCM56640_A0_CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_OPCODEr_ENUM
#define CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_REQUESTr_ENUM BCM56640_A0_CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_REQUESTr_ENUM
#define CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr_ENUM BCM56640_A0_CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr_ENUM
#define CMIC_CMC0_SBUSDMA_CH0_CUR_SBUS_ADDRESSr_ENUM BCM56640_A0_CMIC_CMC0_SBUSDMA_CH0_CUR_SBUS_ADDRESSr_ENUM
#define CMIC_CMC0_SBUSDMA_CH0_DESC_START_ADDRESSr_ENUM BCM56640_A0_CMIC_CMC0_SBUSDMA_CH0_DESC_START_ADDRESSr_ENUM
#define CMIC_CMC0_SBUSDMA_CH0_HOSTMEM_START_ADDRESSr_ENUM BCM56640_A0_CMIC_CMC0_SBUSDMA_CH0_HOSTMEM_START_ADDRESSr_ENUM
#define CMIC_CMC0_SBUSDMA_CH0_OPCODEr_ENUM BCM56640_A0_CMIC_CMC0_SBUSDMA_CH0_OPCODEr_ENUM
#define CMIC_CMC0_SBUSDMA_CH0_REQUESTr_ENUM BCM56640_A0_CMIC_CMC0_SBUSDMA_CH0_REQUESTr_ENUM
#define CMIC_CMC0_SBUSDMA_CH0_SBUSDMA_DEBUGr_ENUM BCM56640_A0_CMIC_CMC0_SBUSDMA_CH0_SBUSDMA_DEBUGr_ENUM
#define CMIC_CMC0_SBUSDMA_CH0_SBUSDMA_DEBUG_CLRr_ENUM BCM56640_A0_CMIC_CMC0_SBUSDMA_CH0_SBUSDMA_DEBUG_CLRr_ENUM
#define CMIC_CMC0_SBUSDMA_CH0_SBUSDMA_ECCERR_ADDRESSr_ENUM BCM56640_A0_CMIC_CMC0_SBUSDMA_CH0_SBUSDMA_ECCERR_ADDRESSr_ENUM
#define CMIC_CMC0_SBUSDMA_CH0_SBUSDMA_ECCERR_CONTROLr_ENUM BCM56640_A0_CMIC_CMC0_SBUSDMA_CH0_SBUSDMA_ECCERR_CONTROLr_ENUM
#define CMIC_CMC0_SBUSDMA_CH0_SBUS_START_ADDRESSr_ENUM BCM56640_A0_CMIC_CMC0_SBUSDMA_CH0_SBUS_START_ADDRESSr_ENUM
#define CMIC_CMC0_SBUSDMA_CH0_STATUSr_ENUM BCM56640_A0_CMIC_CMC0_SBUSDMA_CH0_STATUSr_ENUM
#define CMIC_CMC0_SBUSDMA_CH1_CONTROLr_ENUM BCM56640_A0_CMIC_CMC0_SBUSDMA_CH1_CONTROLr_ENUM
#define CMIC_CMC0_SBUSDMA_CH1_COUNTr_ENUM BCM56640_A0_CMIC_CMC0_SBUSDMA_CH1_COUNTr_ENUM
#define CMIC_CMC0_SBUSDMA_CH1_CUR_DESC_ADDRESSr_ENUM BCM56640_A0_CMIC_CMC0_SBUSDMA_CH1_CUR_DESC_ADDRESSr_ENUM
#define CMIC_CMC0_SBUSDMA_CH1_CUR_HOSTMEM_ADDRESSr_ENUM BCM56640_A0_CMIC_CMC0_SBUSDMA_CH1_CUR_HOSTMEM_ADDRESSr_ENUM
#define CMIC_CMC0_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_COUNTr_ENUM BCM56640_A0_CMIC_CMC0_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_COUNTr_ENUM
#define CMIC_CMC0_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESSr_ENUM BCM56640_A0_CMIC_CMC0_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESSr_ENUM
#define CMIC_CMC0_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_OPCODEr_ENUM BCM56640_A0_CMIC_CMC0_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_OPCODEr_ENUM
#define CMIC_CMC0_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_REQUESTr_ENUM BCM56640_A0_CMIC_CMC0_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_REQUESTr_ENUM
#define CMIC_CMC0_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr_ENUM BCM56640_A0_CMIC_CMC0_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr_ENUM
#define CMIC_CMC0_SBUSDMA_CH1_CUR_SBUS_ADDRESSr_ENUM BCM56640_A0_CMIC_CMC0_SBUSDMA_CH1_CUR_SBUS_ADDRESSr_ENUM
#define CMIC_CMC0_SBUSDMA_CH1_DESC_START_ADDRESSr_ENUM BCM56640_A0_CMIC_CMC0_SBUSDMA_CH1_DESC_START_ADDRESSr_ENUM
#define CMIC_CMC0_SBUSDMA_CH1_HOSTMEM_START_ADDRESSr_ENUM BCM56640_A0_CMIC_CMC0_SBUSDMA_CH1_HOSTMEM_START_ADDRESSr_ENUM
#define CMIC_CMC0_SBUSDMA_CH1_OPCODEr_ENUM BCM56640_A0_CMIC_CMC0_SBUSDMA_CH1_OPCODEr_ENUM
#define CMIC_CMC0_SBUSDMA_CH1_REQUESTr_ENUM BCM56640_A0_CMIC_CMC0_SBUSDMA_CH1_REQUESTr_ENUM
#define CMIC_CMC0_SBUSDMA_CH1_SBUSDMA_DEBUGr_ENUM BCM56640_A0_CMIC_CMC0_SBUSDMA_CH1_SBUSDMA_DEBUGr_ENUM
#define CMIC_CMC0_SBUSDMA_CH1_SBUSDMA_DEBUG_CLRr_ENUM BCM56640_A0_CMIC_CMC0_SBUSDMA_CH1_SBUSDMA_DEBUG_CLRr_ENUM
#define CMIC_CMC0_SBUSDMA_CH1_SBUSDMA_ECCERR_ADDRESSr_ENUM BCM56640_A0_CMIC_CMC0_SBUSDMA_CH1_SBUSDMA_ECCERR_ADDRESSr_ENUM
#define CMIC_CMC0_SBUSDMA_CH1_SBUSDMA_ECCERR_CONTROLr_ENUM BCM56640_A0_CMIC_CMC0_SBUSDMA_CH1_SBUSDMA_ECCERR_CONTROLr_ENUM
#define CMIC_CMC0_SBUSDMA_CH1_SBUS_START_ADDRESSr_ENUM BCM56640_A0_CMIC_CMC0_SBUSDMA_CH1_SBUS_START_ADDRESSr_ENUM
#define CMIC_CMC0_SBUSDMA_CH1_STATUSr_ENUM BCM56640_A0_CMIC_CMC0_SBUSDMA_CH1_STATUSr_ENUM
#define CMIC_CMC0_SBUSDMA_CH2_CONTROLr_ENUM BCM56640_A0_CMIC_CMC0_SBUSDMA_CH2_CONTROLr_ENUM
#define CMIC_CMC0_SBUSDMA_CH2_COUNTr_ENUM BCM56640_A0_CMIC_CMC0_SBUSDMA_CH2_COUNTr_ENUM
#define CMIC_CMC0_SBUSDMA_CH2_CUR_DESC_ADDRESSr_ENUM BCM56640_A0_CMIC_CMC0_SBUSDMA_CH2_CUR_DESC_ADDRESSr_ENUM
#define CMIC_CMC0_SBUSDMA_CH2_CUR_HOSTMEM_ADDRESSr_ENUM BCM56640_A0_CMIC_CMC0_SBUSDMA_CH2_CUR_HOSTMEM_ADDRESSr_ENUM
#define CMIC_CMC0_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_COUNTr_ENUM BCM56640_A0_CMIC_CMC0_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_COUNTr_ENUM
#define CMIC_CMC0_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESSr_ENUM BCM56640_A0_CMIC_CMC0_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESSr_ENUM
#define CMIC_CMC0_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_OPCODEr_ENUM BCM56640_A0_CMIC_CMC0_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_OPCODEr_ENUM
#define CMIC_CMC0_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_REQUESTr_ENUM BCM56640_A0_CMIC_CMC0_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_REQUESTr_ENUM
#define CMIC_CMC0_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr_ENUM BCM56640_A0_CMIC_CMC0_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr_ENUM
#define CMIC_CMC0_SBUSDMA_CH2_CUR_SBUS_ADDRESSr_ENUM BCM56640_A0_CMIC_CMC0_SBUSDMA_CH2_CUR_SBUS_ADDRESSr_ENUM
#define CMIC_CMC0_SBUSDMA_CH2_DESC_START_ADDRESSr_ENUM BCM56640_A0_CMIC_CMC0_SBUSDMA_CH2_DESC_START_ADDRESSr_ENUM
#define CMIC_CMC0_SBUSDMA_CH2_HOSTMEM_START_ADDRESSr_ENUM BCM56640_A0_CMIC_CMC0_SBUSDMA_CH2_HOSTMEM_START_ADDRESSr_ENUM
#define CMIC_CMC0_SBUSDMA_CH2_OPCODEr_ENUM BCM56640_A0_CMIC_CMC0_SBUSDMA_CH2_OPCODEr_ENUM
#define CMIC_CMC0_SBUSDMA_CH2_REQUESTr_ENUM BCM56640_A0_CMIC_CMC0_SBUSDMA_CH2_REQUESTr_ENUM
#define CMIC_CMC0_SBUSDMA_CH2_SBUSDMA_DEBUGr_ENUM BCM56640_A0_CMIC_CMC0_SBUSDMA_CH2_SBUSDMA_DEBUGr_ENUM
#define CMIC_CMC0_SBUSDMA_CH2_SBUSDMA_DEBUG_CLRr_ENUM BCM56640_A0_CMIC_CMC0_SBUSDMA_CH2_SBUSDMA_DEBUG_CLRr_ENUM
#define CMIC_CMC0_SBUSDMA_CH2_SBUSDMA_ECCERR_ADDRESSr_ENUM BCM56640_A0_CMIC_CMC0_SBUSDMA_CH2_SBUSDMA_ECCERR_ADDRESSr_ENUM
#define CMIC_CMC0_SBUSDMA_CH2_SBUSDMA_ECCERR_CONTROLr_ENUM BCM56640_A0_CMIC_CMC0_SBUSDMA_CH2_SBUSDMA_ECCERR_CONTROLr_ENUM
#define CMIC_CMC0_SBUSDMA_CH2_SBUS_START_ADDRESSr_ENUM BCM56640_A0_CMIC_CMC0_SBUSDMA_CH2_SBUS_START_ADDRESSr_ENUM
#define CMIC_CMC0_SBUSDMA_CH2_STATUSr_ENUM BCM56640_A0_CMIC_CMC0_SBUSDMA_CH2_STATUSr_ENUM
#define CMIC_CMC0_SCHAN_ACK_DATA_BEAT_COUNTr_ENUM BCM56640_A0_CMIC_CMC0_SCHAN_ACK_DATA_BEAT_COUNTr_ENUM
#define CMIC_CMC0_SCHAN_CTRLr_ENUM BCM56640_A0_CMIC_CMC0_SCHAN_CTRLr_ENUM
#define CMIC_CMC0_SCHAN_ERRr_ENUM BCM56640_A0_CMIC_CMC0_SCHAN_ERRr_ENUM
#define CMIC_CMC0_SCHAN_MESSAGEr_ENUM BCM56640_A0_CMIC_CMC0_SCHAN_MESSAGEr_ENUM
#define CMIC_CMC0_SW_INTR_CONFIGr_ENUM BCM56640_A0_CMIC_CMC0_SW_INTR_CONFIGr_ENUM
#define CMIC_CMC0_TM_CONTROL_0r_ENUM BCM56640_A0_CMIC_CMC0_TM_CONTROL_0r_ENUM
#define CMIC_CMC0_TM_CONTROL_1r_ENUM BCM56640_A0_CMIC_CMC0_TM_CONTROL_1r_ENUM
#define CMIC_CMC0_UC0_IRQ_MASK0r_ENUM BCM56640_A0_CMIC_CMC0_UC0_IRQ_MASK0r_ENUM
#define CMIC_CMC0_UC0_IRQ_MASK1r_ENUM BCM56640_A0_CMIC_CMC0_UC0_IRQ_MASK1r_ENUM
#define CMIC_CMC0_UC0_IRQ_MASK2r_ENUM BCM56640_A0_CMIC_CMC0_UC0_IRQ_MASK2r_ENUM
#define CMIC_CMC0_UC0_IRQ_MASK3r_ENUM BCM56640_A0_CMIC_CMC0_UC0_IRQ_MASK3r_ENUM
#define CMIC_CMC0_UC0_IRQ_MASK4r_ENUM BCM56640_A0_CMIC_CMC0_UC0_IRQ_MASK4r_ENUM
#define CMIC_CMC0_UC1_IRQ_MASK0r_ENUM BCM56640_A0_CMIC_CMC0_UC1_IRQ_MASK0r_ENUM
#define CMIC_CMC0_UC1_IRQ_MASK1r_ENUM BCM56640_A0_CMIC_CMC0_UC1_IRQ_MASK1r_ENUM
#define CMIC_CMC0_UC1_IRQ_MASK2r_ENUM BCM56640_A0_CMIC_CMC0_UC1_IRQ_MASK2r_ENUM
#define CMIC_CMC0_UC1_IRQ_MASK3r_ENUM BCM56640_A0_CMIC_CMC0_UC1_IRQ_MASK3r_ENUM
#define CMIC_CMC0_UC1_IRQ_MASK4r_ENUM BCM56640_A0_CMIC_CMC0_UC1_IRQ_MASK4r_ENUM
#define CMIC_CMC1_2BIT_ECC_ERROR_STATUSr_ENUM BCM56640_A0_CMIC_CMC1_2BIT_ECC_ERROR_STATUSr_ENUM
#define CMIC_CMC1_2BIT_ECC_ERROR_STATUS_MASKr_ENUM BCM56640_A0_CMIC_CMC1_2BIT_ECC_ERROR_STATUS_MASKr_ENUM
#define CMIC_CMC1_CCM_DMA_CFGr_ENUM BCM56640_A0_CMIC_CMC1_CCM_DMA_CFGr_ENUM
#define CMIC_CMC1_CCM_DMA_CUR_HOST0_ADDRr_ENUM BCM56640_A0_CMIC_CMC1_CCM_DMA_CUR_HOST0_ADDRr_ENUM
#define CMIC_CMC1_CCM_DMA_CUR_HOST1_ADDRr_ENUM BCM56640_A0_CMIC_CMC1_CCM_DMA_CUR_HOST1_ADDRr_ENUM
#define CMIC_CMC1_CCM_DMA_ECCERR_ADDRr_ENUM BCM56640_A0_CMIC_CMC1_CCM_DMA_ECCERR_ADDRr_ENUM
#define CMIC_CMC1_CCM_DMA_ECCERR_CONTROLr_ENUM BCM56640_A0_CMIC_CMC1_CCM_DMA_ECCERR_CONTROLr_ENUM
#define CMIC_CMC1_CCM_DMA_ENTRY_COUNTr_ENUM BCM56640_A0_CMIC_CMC1_CCM_DMA_ENTRY_COUNTr_ENUM
#define CMIC_CMC1_CCM_DMA_HOST0_MEM_START_ADDRr_ENUM BCM56640_A0_CMIC_CMC1_CCM_DMA_HOST0_MEM_START_ADDRr_ENUM
#define CMIC_CMC1_CCM_DMA_HOST1_MEM_START_ADDRr_ENUM BCM56640_A0_CMIC_CMC1_CCM_DMA_HOST1_MEM_START_ADDRr_ENUM
#define CMIC_CMC1_CCM_DMA_STATr_ENUM BCM56640_A0_CMIC_CMC1_CCM_DMA_STATr_ENUM
#define CMIC_CMC1_CCM_DMA_STATUS_CLRr_ENUM BCM56640_A0_CMIC_CMC1_CCM_DMA_STATUS_CLRr_ENUM
#define CMIC_CMC1_CH0_COS_CTRL_RX_0r_ENUM BCM56640_A0_CMIC_CMC1_CH0_COS_CTRL_RX_0r_ENUM
#define CMIC_CMC1_CH0_COS_CTRL_RX_1r_ENUM BCM56640_A0_CMIC_CMC1_CH0_COS_CTRL_RX_1r_ENUM
#define CMIC_CMC1_CH0_DMA_CTRLr_ENUM BCM56640_A0_CMIC_CMC1_CH0_DMA_CTRLr_ENUM
#define CMIC_CMC1_CH0_DMA_CURR_DESCr_ENUM BCM56640_A0_CMIC_CMC1_CH0_DMA_CURR_DESCr_ENUM
#define CMIC_CMC1_CH1_COS_CTRL_RX_0r_ENUM BCM56640_A0_CMIC_CMC1_CH1_COS_CTRL_RX_0r_ENUM
#define CMIC_CMC1_CH1_COS_CTRL_RX_1r_ENUM BCM56640_A0_CMIC_CMC1_CH1_COS_CTRL_RX_1r_ENUM
#define CMIC_CMC1_CH1_DMA_CTRLr_ENUM BCM56640_A0_CMIC_CMC1_CH1_DMA_CTRLr_ENUM
#define CMIC_CMC1_CH1_DMA_CURR_DESCr_ENUM BCM56640_A0_CMIC_CMC1_CH1_DMA_CURR_DESCr_ENUM
#define CMIC_CMC1_CH2_COS_CTRL_RX_0r_ENUM BCM56640_A0_CMIC_CMC1_CH2_COS_CTRL_RX_0r_ENUM
#define CMIC_CMC1_CH2_COS_CTRL_RX_1r_ENUM BCM56640_A0_CMIC_CMC1_CH2_COS_CTRL_RX_1r_ENUM
#define CMIC_CMC1_CH2_DMA_CTRLr_ENUM BCM56640_A0_CMIC_CMC1_CH2_DMA_CTRLr_ENUM
#define CMIC_CMC1_CH2_DMA_CURR_DESCr_ENUM BCM56640_A0_CMIC_CMC1_CH2_DMA_CURR_DESCr_ENUM
#define CMIC_CMC1_CH3_COS_CTRL_RX_0r_ENUM BCM56640_A0_CMIC_CMC1_CH3_COS_CTRL_RX_0r_ENUM
#define CMIC_CMC1_CH3_COS_CTRL_RX_1r_ENUM BCM56640_A0_CMIC_CMC1_CH3_COS_CTRL_RX_1r_ENUM
#define CMIC_CMC1_CH3_DMA_CTRLr_ENUM BCM56640_A0_CMIC_CMC1_CH3_DMA_CTRLr_ENUM
#define CMIC_CMC1_CH3_DMA_CURR_DESCr_ENUM BCM56640_A0_CMIC_CMC1_CH3_DMA_CURR_DESCr_ENUM
#define CMIC_CMC1_CONFIGr_ENUM BCM56640_A0_CMIC_CMC1_CONFIGr_ENUM
#define CMIC_CMC1_DMA_CH0_INTR_COALr_ENUM BCM56640_A0_CMIC_CMC1_DMA_CH0_INTR_COALr_ENUM
#define CMIC_CMC1_DMA_CH1_INTR_COALr_ENUM BCM56640_A0_CMIC_CMC1_DMA_CH1_INTR_COALr_ENUM
#define CMIC_CMC1_DMA_CH2_INTR_COALr_ENUM BCM56640_A0_CMIC_CMC1_DMA_CH2_INTR_COALr_ENUM
#define CMIC_CMC1_DMA_CH3_INTR_COALr_ENUM BCM56640_A0_CMIC_CMC1_DMA_CH3_INTR_COALr_ENUM
#define CMIC_CMC1_DMA_DESC0r_ENUM BCM56640_A0_CMIC_CMC1_DMA_DESC0r_ENUM
#define CMIC_CMC1_DMA_DESC1r_ENUM BCM56640_A0_CMIC_CMC1_DMA_DESC1r_ENUM
#define CMIC_CMC1_DMA_DESC2r_ENUM BCM56640_A0_CMIC_CMC1_DMA_DESC2r_ENUM
#define CMIC_CMC1_DMA_DESC3r_ENUM BCM56640_A0_CMIC_CMC1_DMA_DESC3r_ENUM
#define CMIC_CMC1_DMA_STATr_ENUM BCM56640_A0_CMIC_CMC1_DMA_STATr_ENUM
#define CMIC_CMC1_DMA_STAT_CLRr_ENUM BCM56640_A0_CMIC_CMC1_DMA_STAT_CLRr_ENUM
#define CMIC_CMC1_FIFO_CH0_RD_DMA_CFGr_ENUM BCM56640_A0_CMIC_CMC1_FIFO_CH0_RD_DMA_CFGr_ENUM
#define CMIC_CMC1_FIFO_CH0_RD_DMA_CUR_HOSTMEM_WRITE_PTRr_ENUM BCM56640_A0_CMIC_CMC1_FIFO_CH0_RD_DMA_CUR_HOSTMEM_WRITE_PTRr_ENUM
#define CMIC_CMC1_FIFO_CH0_RD_DMA_ECCERR_ADDRESSr_ENUM BCM56640_A0_CMIC_CMC1_FIFO_CH0_RD_DMA_ECCERR_ADDRESSr_ENUM
#define CMIC_CMC1_FIFO_CH0_RD_DMA_ECCERR_CONTROLr_ENUM BCM56640_A0_CMIC_CMC1_FIFO_CH0_RD_DMA_ECCERR_CONTROLr_ENUM
#define CMIC_CMC1_FIFO_CH0_RD_DMA_HOSTMEM_START_ADDRESSr_ENUM BCM56640_A0_CMIC_CMC1_FIFO_CH0_RD_DMA_HOSTMEM_START_ADDRESSr_ENUM
#define CMIC_CMC1_FIFO_CH0_RD_DMA_HOSTMEM_THRESHOLDr_ENUM BCM56640_A0_CMIC_CMC1_FIFO_CH0_RD_DMA_HOSTMEM_THRESHOLDr_ENUM
#define CMIC_CMC1_FIFO_CH0_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr_ENUM BCM56640_A0_CMIC_CMC1_FIFO_CH0_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr_ENUM
#define CMIC_CMC1_FIFO_CH0_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr_ENUM BCM56640_A0_CMIC_CMC1_FIFO_CH0_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr_ENUM
#define CMIC_CMC1_FIFO_CH0_RD_DMA_OPCODEr_ENUM BCM56640_A0_CMIC_CMC1_FIFO_CH0_RD_DMA_OPCODEr_ENUM
#define CMIC_CMC1_FIFO_CH0_RD_DMA_SBUS_START_ADDRESSr_ENUM BCM56640_A0_CMIC_CMC1_FIFO_CH0_RD_DMA_SBUS_START_ADDRESSr_ENUM
#define CMIC_CMC1_FIFO_CH0_RD_DMA_STATr_ENUM BCM56640_A0_CMIC_CMC1_FIFO_CH0_RD_DMA_STATr_ENUM
#define CMIC_CMC1_FIFO_CH0_RD_DMA_STAT_CLRr_ENUM BCM56640_A0_CMIC_CMC1_FIFO_CH0_RD_DMA_STAT_CLRr_ENUM
#define CMIC_CMC1_FIFO_CH1_RD_DMA_CFGr_ENUM BCM56640_A0_CMIC_CMC1_FIFO_CH1_RD_DMA_CFGr_ENUM
#define CMIC_CMC1_FIFO_CH1_RD_DMA_CUR_HOSTMEM_WRITE_PTRr_ENUM BCM56640_A0_CMIC_CMC1_FIFO_CH1_RD_DMA_CUR_HOSTMEM_WRITE_PTRr_ENUM
#define CMIC_CMC1_FIFO_CH1_RD_DMA_ECCERR_ADDRESSr_ENUM BCM56640_A0_CMIC_CMC1_FIFO_CH1_RD_DMA_ECCERR_ADDRESSr_ENUM
#define CMIC_CMC1_FIFO_CH1_RD_DMA_ECCERR_CONTROLr_ENUM BCM56640_A0_CMIC_CMC1_FIFO_CH1_RD_DMA_ECCERR_CONTROLr_ENUM
#define CMIC_CMC1_FIFO_CH1_RD_DMA_HOSTMEM_START_ADDRESSr_ENUM BCM56640_A0_CMIC_CMC1_FIFO_CH1_RD_DMA_HOSTMEM_START_ADDRESSr_ENUM
#define CMIC_CMC1_FIFO_CH1_RD_DMA_HOSTMEM_THRESHOLDr_ENUM BCM56640_A0_CMIC_CMC1_FIFO_CH1_RD_DMA_HOSTMEM_THRESHOLDr_ENUM
#define CMIC_CMC1_FIFO_CH1_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr_ENUM BCM56640_A0_CMIC_CMC1_FIFO_CH1_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr_ENUM
#define CMIC_CMC1_FIFO_CH1_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr_ENUM BCM56640_A0_CMIC_CMC1_FIFO_CH1_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr_ENUM
#define CMIC_CMC1_FIFO_CH1_RD_DMA_OPCODEr_ENUM BCM56640_A0_CMIC_CMC1_FIFO_CH1_RD_DMA_OPCODEr_ENUM
#define CMIC_CMC1_FIFO_CH1_RD_DMA_SBUS_START_ADDRESSr_ENUM BCM56640_A0_CMIC_CMC1_FIFO_CH1_RD_DMA_SBUS_START_ADDRESSr_ENUM
#define CMIC_CMC1_FIFO_CH1_RD_DMA_STATr_ENUM BCM56640_A0_CMIC_CMC1_FIFO_CH1_RD_DMA_STATr_ENUM
#define CMIC_CMC1_FIFO_CH1_RD_DMA_STAT_CLRr_ENUM BCM56640_A0_CMIC_CMC1_FIFO_CH1_RD_DMA_STAT_CLRr_ENUM
#define CMIC_CMC1_FIFO_CH2_RD_DMA_CFGr_ENUM BCM56640_A0_CMIC_CMC1_FIFO_CH2_RD_DMA_CFGr_ENUM
#define CMIC_CMC1_FIFO_CH2_RD_DMA_CUR_HOSTMEM_WRITE_PTRr_ENUM BCM56640_A0_CMIC_CMC1_FIFO_CH2_RD_DMA_CUR_HOSTMEM_WRITE_PTRr_ENUM
#define CMIC_CMC1_FIFO_CH2_RD_DMA_ECCERR_ADDRESSr_ENUM BCM56640_A0_CMIC_CMC1_FIFO_CH2_RD_DMA_ECCERR_ADDRESSr_ENUM
#define CMIC_CMC1_FIFO_CH2_RD_DMA_ECCERR_CONTROLr_ENUM BCM56640_A0_CMIC_CMC1_FIFO_CH2_RD_DMA_ECCERR_CONTROLr_ENUM
#define CMIC_CMC1_FIFO_CH2_RD_DMA_HOSTMEM_START_ADDRESSr_ENUM BCM56640_A0_CMIC_CMC1_FIFO_CH2_RD_DMA_HOSTMEM_START_ADDRESSr_ENUM
#define CMIC_CMC1_FIFO_CH2_RD_DMA_HOSTMEM_THRESHOLDr_ENUM BCM56640_A0_CMIC_CMC1_FIFO_CH2_RD_DMA_HOSTMEM_THRESHOLDr_ENUM
#define CMIC_CMC1_FIFO_CH2_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr_ENUM BCM56640_A0_CMIC_CMC1_FIFO_CH2_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr_ENUM
#define CMIC_CMC1_FIFO_CH2_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr_ENUM BCM56640_A0_CMIC_CMC1_FIFO_CH2_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr_ENUM
#define CMIC_CMC1_FIFO_CH2_RD_DMA_OPCODEr_ENUM BCM56640_A0_CMIC_CMC1_FIFO_CH2_RD_DMA_OPCODEr_ENUM
#define CMIC_CMC1_FIFO_CH2_RD_DMA_SBUS_START_ADDRESSr_ENUM BCM56640_A0_CMIC_CMC1_FIFO_CH2_RD_DMA_SBUS_START_ADDRESSr_ENUM
#define CMIC_CMC1_FIFO_CH2_RD_DMA_STATr_ENUM BCM56640_A0_CMIC_CMC1_FIFO_CH2_RD_DMA_STATr_ENUM
#define CMIC_CMC1_FIFO_CH2_RD_DMA_STAT_CLRr_ENUM BCM56640_A0_CMIC_CMC1_FIFO_CH2_RD_DMA_STAT_CLRr_ENUM
#define CMIC_CMC1_FIFO_CH3_RD_DMA_CFGr_ENUM BCM56640_A0_CMIC_CMC1_FIFO_CH3_RD_DMA_CFGr_ENUM
#define CMIC_CMC1_FIFO_CH3_RD_DMA_CUR_HOSTMEM_WRITE_PTRr_ENUM BCM56640_A0_CMIC_CMC1_FIFO_CH3_RD_DMA_CUR_HOSTMEM_WRITE_PTRr_ENUM
#define CMIC_CMC1_FIFO_CH3_RD_DMA_ECCERR_ADDRESSr_ENUM BCM56640_A0_CMIC_CMC1_FIFO_CH3_RD_DMA_ECCERR_ADDRESSr_ENUM
#define CMIC_CMC1_FIFO_CH3_RD_DMA_ECCERR_CONTROLr_ENUM BCM56640_A0_CMIC_CMC1_FIFO_CH3_RD_DMA_ECCERR_CONTROLr_ENUM
#define CMIC_CMC1_FIFO_CH3_RD_DMA_HOSTMEM_START_ADDRESSr_ENUM BCM56640_A0_CMIC_CMC1_FIFO_CH3_RD_DMA_HOSTMEM_START_ADDRESSr_ENUM
#define CMIC_CMC1_FIFO_CH3_RD_DMA_HOSTMEM_THRESHOLDr_ENUM BCM56640_A0_CMIC_CMC1_FIFO_CH3_RD_DMA_HOSTMEM_THRESHOLDr_ENUM
#define CMIC_CMC1_FIFO_CH3_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr_ENUM BCM56640_A0_CMIC_CMC1_FIFO_CH3_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr_ENUM
#define CMIC_CMC1_FIFO_CH3_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr_ENUM BCM56640_A0_CMIC_CMC1_FIFO_CH3_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr_ENUM
#define CMIC_CMC1_FIFO_CH3_RD_DMA_OPCODEr_ENUM BCM56640_A0_CMIC_CMC1_FIFO_CH3_RD_DMA_OPCODEr_ENUM
#define CMIC_CMC1_FIFO_CH3_RD_DMA_SBUS_START_ADDRESSr_ENUM BCM56640_A0_CMIC_CMC1_FIFO_CH3_RD_DMA_SBUS_START_ADDRESSr_ENUM
#define CMIC_CMC1_FIFO_CH3_RD_DMA_STATr_ENUM BCM56640_A0_CMIC_CMC1_FIFO_CH3_RD_DMA_STATr_ENUM
#define CMIC_CMC1_FIFO_CH3_RD_DMA_STAT_CLRr_ENUM BCM56640_A0_CMIC_CMC1_FIFO_CH3_RD_DMA_STAT_CLRr_ENUM
#define CMIC_CMC1_FSCHAN_ADDRESSr_ENUM BCM56640_A0_CMIC_CMC1_FSCHAN_ADDRESSr_ENUM
#define CMIC_CMC1_FSCHAN_DATA32r_ENUM BCM56640_A0_CMIC_CMC1_FSCHAN_DATA32r_ENUM
#define CMIC_CMC1_FSCHAN_DATA64_HIr_ENUM BCM56640_A0_CMIC_CMC1_FSCHAN_DATA64_HIr_ENUM
#define CMIC_CMC1_FSCHAN_DATA64_LOr_ENUM BCM56640_A0_CMIC_CMC1_FSCHAN_DATA64_LOr_ENUM
#define CMIC_CMC1_FSCHAN_ENABLE_PROGRAMMABLE_OPCODEr_ENUM BCM56640_A0_CMIC_CMC1_FSCHAN_ENABLE_PROGRAMMABLE_OPCODEr_ENUM
#define CMIC_CMC1_FSCHAN_OPCODEr_ENUM BCM56640_A0_CMIC_CMC1_FSCHAN_OPCODEr_ENUM
#define CMIC_CMC1_FSCHAN_STATUSr_ENUM BCM56640_A0_CMIC_CMC1_FSCHAN_STATUSr_ENUM
#define CMIC_CMC1_HOSTMEM_ADDR_REMAP_0r_ENUM BCM56640_A0_CMIC_CMC1_HOSTMEM_ADDR_REMAP_0r_ENUM
#define CMIC_CMC1_HOSTMEM_ADDR_REMAP_1r_ENUM BCM56640_A0_CMIC_CMC1_HOSTMEM_ADDR_REMAP_1r_ENUM
#define CMIC_CMC1_HOSTMEM_ADDR_REMAP_2r_ENUM BCM56640_A0_CMIC_CMC1_HOSTMEM_ADDR_REMAP_2r_ENUM
#define CMIC_CMC1_IRQ_STAT0r_ENUM BCM56640_A0_CMIC_CMC1_IRQ_STAT0r_ENUM
#define CMIC_CMC1_IRQ_STAT1r_ENUM BCM56640_A0_CMIC_CMC1_IRQ_STAT1r_ENUM
#define CMIC_CMC1_IRQ_STAT2r_ENUM BCM56640_A0_CMIC_CMC1_IRQ_STAT2r_ENUM
#define CMIC_CMC1_IRQ_STAT3r_ENUM BCM56640_A0_CMIC_CMC1_IRQ_STAT3r_ENUM
#define CMIC_CMC1_IRQ_STAT4r_ENUM BCM56640_A0_CMIC_CMC1_IRQ_STAT4r_ENUM
#define CMIC_CMC1_MIIM_ADDRESSr_ENUM BCM56640_A0_CMIC_CMC1_MIIM_ADDRESSr_ENUM
#define CMIC_CMC1_MIIM_CTRLr_ENUM BCM56640_A0_CMIC_CMC1_MIIM_CTRLr_ENUM
#define CMIC_CMC1_MIIM_PARAMr_ENUM BCM56640_A0_CMIC_CMC1_MIIM_PARAMr_ENUM
#define CMIC_CMC1_MIIM_READ_DATAr_ENUM BCM56640_A0_CMIC_CMC1_MIIM_READ_DATAr_ENUM
#define CMIC_CMC1_MIIM_STATr_ENUM BCM56640_A0_CMIC_CMC1_MIIM_STATr_ENUM
#define CMIC_CMC1_PCIE_IRQ_MASK0r_ENUM BCM56640_A0_CMIC_CMC1_PCIE_IRQ_MASK0r_ENUM
#define CMIC_CMC1_PCIE_IRQ_MASK1r_ENUM BCM56640_A0_CMIC_CMC1_PCIE_IRQ_MASK1r_ENUM
#define CMIC_CMC1_PCIE_IRQ_MASK2r_ENUM BCM56640_A0_CMIC_CMC1_PCIE_IRQ_MASK2r_ENUM
#define CMIC_CMC1_PCIE_IRQ_MASK3r_ENUM BCM56640_A0_CMIC_CMC1_PCIE_IRQ_MASK3r_ENUM
#define CMIC_CMC1_PCIE_IRQ_MASK4r_ENUM BCM56640_A0_CMIC_CMC1_PCIE_IRQ_MASK4r_ENUM
#define CMIC_CMC1_PCIE_MISCELr_ENUM BCM56640_A0_CMIC_CMC1_PCIE_MISCELr_ENUM
#define CMIC_CMC1_PKT_COUNT_CH0_RXPKTr_ENUM BCM56640_A0_CMIC_CMC1_PKT_COUNT_CH0_RXPKTr_ENUM
#define CMIC_CMC1_PKT_COUNT_CH0_TXPKTr_ENUM BCM56640_A0_CMIC_CMC1_PKT_COUNT_CH0_TXPKTr_ENUM
#define CMIC_CMC1_PKT_COUNT_CH1_RXPKTr_ENUM BCM56640_A0_CMIC_CMC1_PKT_COUNT_CH1_RXPKTr_ENUM
#define CMIC_CMC1_PKT_COUNT_CH1_TXPKTr_ENUM BCM56640_A0_CMIC_CMC1_PKT_COUNT_CH1_TXPKTr_ENUM
#define CMIC_CMC1_PKT_COUNT_CH2_RXPKTr_ENUM BCM56640_A0_CMIC_CMC1_PKT_COUNT_CH2_RXPKTr_ENUM
#define CMIC_CMC1_PKT_COUNT_CH2_TXPKTr_ENUM BCM56640_A0_CMIC_CMC1_PKT_COUNT_CH2_TXPKTr_ENUM
#define CMIC_CMC1_PKT_COUNT_CH3_RXPKTr_ENUM BCM56640_A0_CMIC_CMC1_PKT_COUNT_CH3_RXPKTr_ENUM
#define CMIC_CMC1_PKT_COUNT_CH3_TXPKTr_ENUM BCM56640_A0_CMIC_CMC1_PKT_COUNT_CH3_TXPKTr_ENUM
#define CMIC_CMC1_PKT_COUNT_RXPKTr_ENUM BCM56640_A0_CMIC_CMC1_PKT_COUNT_RXPKTr_ENUM
#define CMIC_CMC1_PKT_COUNT_TXPKTr_ENUM BCM56640_A0_CMIC_CMC1_PKT_COUNT_TXPKTr_ENUM
#define CMIC_CMC1_PROGRAMMABLE_COS_MASK0r_ENUM BCM56640_A0_CMIC_CMC1_PROGRAMMABLE_COS_MASK0r_ENUM
#define CMIC_CMC1_PROGRAMMABLE_COS_MASK1r_ENUM BCM56640_A0_CMIC_CMC1_PROGRAMMABLE_COS_MASK1r_ENUM
#define CMIC_CMC1_RCPU_IRQ_MASK0r_ENUM BCM56640_A0_CMIC_CMC1_RCPU_IRQ_MASK0r_ENUM
#define CMIC_CMC1_RXBUF_THRESHOLD_CONFIGr_ENUM BCM56640_A0_CMIC_CMC1_RXBUF_THRESHOLD_CONFIGr_ENUM
#define CMIC_CMC1_SBUSDMA_CH0_CONTROLr_ENUM BCM56640_A0_CMIC_CMC1_SBUSDMA_CH0_CONTROLr_ENUM
#define CMIC_CMC1_SBUSDMA_CH0_COUNTr_ENUM BCM56640_A0_CMIC_CMC1_SBUSDMA_CH0_COUNTr_ENUM
#define CMIC_CMC1_SBUSDMA_CH0_CUR_DESC_ADDRESSr_ENUM BCM56640_A0_CMIC_CMC1_SBUSDMA_CH0_CUR_DESC_ADDRESSr_ENUM
#define CMIC_CMC1_SBUSDMA_CH0_CUR_HOSTMEM_ADDRESSr_ENUM BCM56640_A0_CMIC_CMC1_SBUSDMA_CH0_CUR_HOSTMEM_ADDRESSr_ENUM
#define CMIC_CMC1_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_COUNTr_ENUM BCM56640_A0_CMIC_CMC1_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_COUNTr_ENUM
#define CMIC_CMC1_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESSr_ENUM BCM56640_A0_CMIC_CMC1_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESSr_ENUM
#define CMIC_CMC1_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_OPCODEr_ENUM BCM56640_A0_CMIC_CMC1_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_OPCODEr_ENUM
#define CMIC_CMC1_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_REQUESTr_ENUM BCM56640_A0_CMIC_CMC1_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_REQUESTr_ENUM
#define CMIC_CMC1_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr_ENUM BCM56640_A0_CMIC_CMC1_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr_ENUM
#define CMIC_CMC1_SBUSDMA_CH0_CUR_SBUS_ADDRESSr_ENUM BCM56640_A0_CMIC_CMC1_SBUSDMA_CH0_CUR_SBUS_ADDRESSr_ENUM
#define CMIC_CMC1_SBUSDMA_CH0_DESC_START_ADDRESSr_ENUM BCM56640_A0_CMIC_CMC1_SBUSDMA_CH0_DESC_START_ADDRESSr_ENUM
#define CMIC_CMC1_SBUSDMA_CH0_HOSTMEM_START_ADDRESSr_ENUM BCM56640_A0_CMIC_CMC1_SBUSDMA_CH0_HOSTMEM_START_ADDRESSr_ENUM
#define CMIC_CMC1_SBUSDMA_CH0_OPCODEr_ENUM BCM56640_A0_CMIC_CMC1_SBUSDMA_CH0_OPCODEr_ENUM
#define CMIC_CMC1_SBUSDMA_CH0_REQUESTr_ENUM BCM56640_A0_CMIC_CMC1_SBUSDMA_CH0_REQUESTr_ENUM
#define CMIC_CMC1_SBUSDMA_CH0_SBUSDMA_DEBUGr_ENUM BCM56640_A0_CMIC_CMC1_SBUSDMA_CH0_SBUSDMA_DEBUGr_ENUM
#define CMIC_CMC1_SBUSDMA_CH0_SBUSDMA_DEBUG_CLRr_ENUM BCM56640_A0_CMIC_CMC1_SBUSDMA_CH0_SBUSDMA_DEBUG_CLRr_ENUM
#define CMIC_CMC1_SBUSDMA_CH0_SBUSDMA_ECCERR_ADDRESSr_ENUM BCM56640_A0_CMIC_CMC1_SBUSDMA_CH0_SBUSDMA_ECCERR_ADDRESSr_ENUM
#define CMIC_CMC1_SBUSDMA_CH0_SBUSDMA_ECCERR_CONTROLr_ENUM BCM56640_A0_CMIC_CMC1_SBUSDMA_CH0_SBUSDMA_ECCERR_CONTROLr_ENUM
#define CMIC_CMC1_SBUSDMA_CH0_SBUS_START_ADDRESSr_ENUM BCM56640_A0_CMIC_CMC1_SBUSDMA_CH0_SBUS_START_ADDRESSr_ENUM
#define CMIC_CMC1_SBUSDMA_CH0_STATUSr_ENUM BCM56640_A0_CMIC_CMC1_SBUSDMA_CH0_STATUSr_ENUM
#define CMIC_CMC1_SBUSDMA_CH1_CONTROLr_ENUM BCM56640_A0_CMIC_CMC1_SBUSDMA_CH1_CONTROLr_ENUM
#define CMIC_CMC1_SBUSDMA_CH1_COUNTr_ENUM BCM56640_A0_CMIC_CMC1_SBUSDMA_CH1_COUNTr_ENUM
#define CMIC_CMC1_SBUSDMA_CH1_CUR_DESC_ADDRESSr_ENUM BCM56640_A0_CMIC_CMC1_SBUSDMA_CH1_CUR_DESC_ADDRESSr_ENUM
#define CMIC_CMC1_SBUSDMA_CH1_CUR_HOSTMEM_ADDRESSr_ENUM BCM56640_A0_CMIC_CMC1_SBUSDMA_CH1_CUR_HOSTMEM_ADDRESSr_ENUM
#define CMIC_CMC1_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_COUNTr_ENUM BCM56640_A0_CMIC_CMC1_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_COUNTr_ENUM
#define CMIC_CMC1_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESSr_ENUM BCM56640_A0_CMIC_CMC1_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESSr_ENUM
#define CMIC_CMC1_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_OPCODEr_ENUM BCM56640_A0_CMIC_CMC1_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_OPCODEr_ENUM
#define CMIC_CMC1_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_REQUESTr_ENUM BCM56640_A0_CMIC_CMC1_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_REQUESTr_ENUM
#define CMIC_CMC1_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr_ENUM BCM56640_A0_CMIC_CMC1_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr_ENUM
#define CMIC_CMC1_SBUSDMA_CH1_CUR_SBUS_ADDRESSr_ENUM BCM56640_A0_CMIC_CMC1_SBUSDMA_CH1_CUR_SBUS_ADDRESSr_ENUM
#define CMIC_CMC1_SBUSDMA_CH1_DESC_START_ADDRESSr_ENUM BCM56640_A0_CMIC_CMC1_SBUSDMA_CH1_DESC_START_ADDRESSr_ENUM
#define CMIC_CMC1_SBUSDMA_CH1_HOSTMEM_START_ADDRESSr_ENUM BCM56640_A0_CMIC_CMC1_SBUSDMA_CH1_HOSTMEM_START_ADDRESSr_ENUM
#define CMIC_CMC1_SBUSDMA_CH1_OPCODEr_ENUM BCM56640_A0_CMIC_CMC1_SBUSDMA_CH1_OPCODEr_ENUM
#define CMIC_CMC1_SBUSDMA_CH1_REQUESTr_ENUM BCM56640_A0_CMIC_CMC1_SBUSDMA_CH1_REQUESTr_ENUM
#define CMIC_CMC1_SBUSDMA_CH1_SBUSDMA_DEBUGr_ENUM BCM56640_A0_CMIC_CMC1_SBUSDMA_CH1_SBUSDMA_DEBUGr_ENUM
#define CMIC_CMC1_SBUSDMA_CH1_SBUSDMA_DEBUG_CLRr_ENUM BCM56640_A0_CMIC_CMC1_SBUSDMA_CH1_SBUSDMA_DEBUG_CLRr_ENUM
#define CMIC_CMC1_SBUSDMA_CH1_SBUSDMA_ECCERR_ADDRESSr_ENUM BCM56640_A0_CMIC_CMC1_SBUSDMA_CH1_SBUSDMA_ECCERR_ADDRESSr_ENUM
#define CMIC_CMC1_SBUSDMA_CH1_SBUSDMA_ECCERR_CONTROLr_ENUM BCM56640_A0_CMIC_CMC1_SBUSDMA_CH1_SBUSDMA_ECCERR_CONTROLr_ENUM
#define CMIC_CMC1_SBUSDMA_CH1_SBUS_START_ADDRESSr_ENUM BCM56640_A0_CMIC_CMC1_SBUSDMA_CH1_SBUS_START_ADDRESSr_ENUM
#define CMIC_CMC1_SBUSDMA_CH1_STATUSr_ENUM BCM56640_A0_CMIC_CMC1_SBUSDMA_CH1_STATUSr_ENUM
#define CMIC_CMC1_SBUSDMA_CH2_CONTROLr_ENUM BCM56640_A0_CMIC_CMC1_SBUSDMA_CH2_CONTROLr_ENUM
#define CMIC_CMC1_SBUSDMA_CH2_COUNTr_ENUM BCM56640_A0_CMIC_CMC1_SBUSDMA_CH2_COUNTr_ENUM
#define CMIC_CMC1_SBUSDMA_CH2_CUR_DESC_ADDRESSr_ENUM BCM56640_A0_CMIC_CMC1_SBUSDMA_CH2_CUR_DESC_ADDRESSr_ENUM
#define CMIC_CMC1_SBUSDMA_CH2_CUR_HOSTMEM_ADDRESSr_ENUM BCM56640_A0_CMIC_CMC1_SBUSDMA_CH2_CUR_HOSTMEM_ADDRESSr_ENUM
#define CMIC_CMC1_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_COUNTr_ENUM BCM56640_A0_CMIC_CMC1_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_COUNTr_ENUM
#define CMIC_CMC1_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESSr_ENUM BCM56640_A0_CMIC_CMC1_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESSr_ENUM
#define CMIC_CMC1_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_OPCODEr_ENUM BCM56640_A0_CMIC_CMC1_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_OPCODEr_ENUM
#define CMIC_CMC1_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_REQUESTr_ENUM BCM56640_A0_CMIC_CMC1_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_REQUESTr_ENUM
#define CMIC_CMC1_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr_ENUM BCM56640_A0_CMIC_CMC1_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr_ENUM
#define CMIC_CMC1_SBUSDMA_CH2_CUR_SBUS_ADDRESSr_ENUM BCM56640_A0_CMIC_CMC1_SBUSDMA_CH2_CUR_SBUS_ADDRESSr_ENUM
#define CMIC_CMC1_SBUSDMA_CH2_DESC_START_ADDRESSr_ENUM BCM56640_A0_CMIC_CMC1_SBUSDMA_CH2_DESC_START_ADDRESSr_ENUM
#define CMIC_CMC1_SBUSDMA_CH2_HOSTMEM_START_ADDRESSr_ENUM BCM56640_A0_CMIC_CMC1_SBUSDMA_CH2_HOSTMEM_START_ADDRESSr_ENUM
#define CMIC_CMC1_SBUSDMA_CH2_OPCODEr_ENUM BCM56640_A0_CMIC_CMC1_SBUSDMA_CH2_OPCODEr_ENUM
#define CMIC_CMC1_SBUSDMA_CH2_REQUESTr_ENUM BCM56640_A0_CMIC_CMC1_SBUSDMA_CH2_REQUESTr_ENUM
#define CMIC_CMC1_SBUSDMA_CH2_SBUSDMA_DEBUGr_ENUM BCM56640_A0_CMIC_CMC1_SBUSDMA_CH2_SBUSDMA_DEBUGr_ENUM
#define CMIC_CMC1_SBUSDMA_CH2_SBUSDMA_DEBUG_CLRr_ENUM BCM56640_A0_CMIC_CMC1_SBUSDMA_CH2_SBUSDMA_DEBUG_CLRr_ENUM
#define CMIC_CMC1_SBUSDMA_CH2_SBUSDMA_ECCERR_ADDRESSr_ENUM BCM56640_A0_CMIC_CMC1_SBUSDMA_CH2_SBUSDMA_ECCERR_ADDRESSr_ENUM
#define CMIC_CMC1_SBUSDMA_CH2_SBUSDMA_ECCERR_CONTROLr_ENUM BCM56640_A0_CMIC_CMC1_SBUSDMA_CH2_SBUSDMA_ECCERR_CONTROLr_ENUM
#define CMIC_CMC1_SBUSDMA_CH2_SBUS_START_ADDRESSr_ENUM BCM56640_A0_CMIC_CMC1_SBUSDMA_CH2_SBUS_START_ADDRESSr_ENUM
#define CMIC_CMC1_SBUSDMA_CH2_STATUSr_ENUM BCM56640_A0_CMIC_CMC1_SBUSDMA_CH2_STATUSr_ENUM
#define CMIC_CMC1_SCHAN_ACK_DATA_BEAT_COUNTr_ENUM BCM56640_A0_CMIC_CMC1_SCHAN_ACK_DATA_BEAT_COUNTr_ENUM
#define CMIC_CMC1_SCHAN_CTRLr_ENUM BCM56640_A0_CMIC_CMC1_SCHAN_CTRLr_ENUM
#define CMIC_CMC1_SCHAN_ERRr_ENUM BCM56640_A0_CMIC_CMC1_SCHAN_ERRr_ENUM
#define CMIC_CMC1_SCHAN_MESSAGEr_ENUM BCM56640_A0_CMIC_CMC1_SCHAN_MESSAGEr_ENUM
#define CMIC_CMC1_SW_INTR_CONFIGr_ENUM BCM56640_A0_CMIC_CMC1_SW_INTR_CONFIGr_ENUM
#define CMIC_CMC1_TM_CONTROL_0r_ENUM BCM56640_A0_CMIC_CMC1_TM_CONTROL_0r_ENUM
#define CMIC_CMC1_TM_CONTROL_1r_ENUM BCM56640_A0_CMIC_CMC1_TM_CONTROL_1r_ENUM
#define CMIC_CMC1_UC0_IRQ_MASK0r_ENUM BCM56640_A0_CMIC_CMC1_UC0_IRQ_MASK0r_ENUM
#define CMIC_CMC1_UC0_IRQ_MASK1r_ENUM BCM56640_A0_CMIC_CMC1_UC0_IRQ_MASK1r_ENUM
#define CMIC_CMC1_UC0_IRQ_MASK2r_ENUM BCM56640_A0_CMIC_CMC1_UC0_IRQ_MASK2r_ENUM
#define CMIC_CMC1_UC0_IRQ_MASK3r_ENUM BCM56640_A0_CMIC_CMC1_UC0_IRQ_MASK3r_ENUM
#define CMIC_CMC1_UC0_IRQ_MASK4r_ENUM BCM56640_A0_CMIC_CMC1_UC0_IRQ_MASK4r_ENUM
#define CMIC_CMC1_UC1_IRQ_MASK0r_ENUM BCM56640_A0_CMIC_CMC1_UC1_IRQ_MASK0r_ENUM
#define CMIC_CMC1_UC1_IRQ_MASK1r_ENUM BCM56640_A0_CMIC_CMC1_UC1_IRQ_MASK1r_ENUM
#define CMIC_CMC1_UC1_IRQ_MASK2r_ENUM BCM56640_A0_CMIC_CMC1_UC1_IRQ_MASK2r_ENUM
#define CMIC_CMC1_UC1_IRQ_MASK3r_ENUM BCM56640_A0_CMIC_CMC1_UC1_IRQ_MASK3r_ENUM
#define CMIC_CMC1_UC1_IRQ_MASK4r_ENUM BCM56640_A0_CMIC_CMC1_UC1_IRQ_MASK4r_ENUM
#define CMIC_CMC2_2BIT_ECC_ERROR_STATUSr_ENUM BCM56640_A0_CMIC_CMC2_2BIT_ECC_ERROR_STATUSr_ENUM
#define CMIC_CMC2_2BIT_ECC_ERROR_STATUS_MASKr_ENUM BCM56640_A0_CMIC_CMC2_2BIT_ECC_ERROR_STATUS_MASKr_ENUM
#define CMIC_CMC2_CCM_DMA_CFGr_ENUM BCM56640_A0_CMIC_CMC2_CCM_DMA_CFGr_ENUM
#define CMIC_CMC2_CCM_DMA_CUR_HOST0_ADDRr_ENUM BCM56640_A0_CMIC_CMC2_CCM_DMA_CUR_HOST0_ADDRr_ENUM
#define CMIC_CMC2_CCM_DMA_CUR_HOST1_ADDRr_ENUM BCM56640_A0_CMIC_CMC2_CCM_DMA_CUR_HOST1_ADDRr_ENUM
#define CMIC_CMC2_CCM_DMA_ECCERR_ADDRr_ENUM BCM56640_A0_CMIC_CMC2_CCM_DMA_ECCERR_ADDRr_ENUM
#define CMIC_CMC2_CCM_DMA_ECCERR_CONTROLr_ENUM BCM56640_A0_CMIC_CMC2_CCM_DMA_ECCERR_CONTROLr_ENUM
#define CMIC_CMC2_CCM_DMA_ENTRY_COUNTr_ENUM BCM56640_A0_CMIC_CMC2_CCM_DMA_ENTRY_COUNTr_ENUM
#define CMIC_CMC2_CCM_DMA_HOST0_MEM_START_ADDRr_ENUM BCM56640_A0_CMIC_CMC2_CCM_DMA_HOST0_MEM_START_ADDRr_ENUM
#define CMIC_CMC2_CCM_DMA_HOST1_MEM_START_ADDRr_ENUM BCM56640_A0_CMIC_CMC2_CCM_DMA_HOST1_MEM_START_ADDRr_ENUM
#define CMIC_CMC2_CCM_DMA_STATr_ENUM BCM56640_A0_CMIC_CMC2_CCM_DMA_STATr_ENUM
#define CMIC_CMC2_CCM_DMA_STATUS_CLRr_ENUM BCM56640_A0_CMIC_CMC2_CCM_DMA_STATUS_CLRr_ENUM
#define CMIC_CMC2_CH0_COS_CTRL_RX_0r_ENUM BCM56640_A0_CMIC_CMC2_CH0_COS_CTRL_RX_0r_ENUM
#define CMIC_CMC2_CH0_COS_CTRL_RX_1r_ENUM BCM56640_A0_CMIC_CMC2_CH0_COS_CTRL_RX_1r_ENUM
#define CMIC_CMC2_CH0_DMA_CTRLr_ENUM BCM56640_A0_CMIC_CMC2_CH0_DMA_CTRLr_ENUM
#define CMIC_CMC2_CH0_DMA_CURR_DESCr_ENUM BCM56640_A0_CMIC_CMC2_CH0_DMA_CURR_DESCr_ENUM
#define CMIC_CMC2_CH1_COS_CTRL_RX_0r_ENUM BCM56640_A0_CMIC_CMC2_CH1_COS_CTRL_RX_0r_ENUM
#define CMIC_CMC2_CH1_COS_CTRL_RX_1r_ENUM BCM56640_A0_CMIC_CMC2_CH1_COS_CTRL_RX_1r_ENUM
#define CMIC_CMC2_CH1_DMA_CTRLr_ENUM BCM56640_A0_CMIC_CMC2_CH1_DMA_CTRLr_ENUM
#define CMIC_CMC2_CH1_DMA_CURR_DESCr_ENUM BCM56640_A0_CMIC_CMC2_CH1_DMA_CURR_DESCr_ENUM
#define CMIC_CMC2_CH2_COS_CTRL_RX_0r_ENUM BCM56640_A0_CMIC_CMC2_CH2_COS_CTRL_RX_0r_ENUM
#define CMIC_CMC2_CH2_COS_CTRL_RX_1r_ENUM BCM56640_A0_CMIC_CMC2_CH2_COS_CTRL_RX_1r_ENUM
#define CMIC_CMC2_CH2_DMA_CTRLr_ENUM BCM56640_A0_CMIC_CMC2_CH2_DMA_CTRLr_ENUM
#define CMIC_CMC2_CH2_DMA_CURR_DESCr_ENUM BCM56640_A0_CMIC_CMC2_CH2_DMA_CURR_DESCr_ENUM
#define CMIC_CMC2_CH3_COS_CTRL_RX_0r_ENUM BCM56640_A0_CMIC_CMC2_CH3_COS_CTRL_RX_0r_ENUM
#define CMIC_CMC2_CH3_COS_CTRL_RX_1r_ENUM BCM56640_A0_CMIC_CMC2_CH3_COS_CTRL_RX_1r_ENUM
#define CMIC_CMC2_CH3_DMA_CTRLr_ENUM BCM56640_A0_CMIC_CMC2_CH3_DMA_CTRLr_ENUM
#define CMIC_CMC2_CH3_DMA_CURR_DESCr_ENUM BCM56640_A0_CMIC_CMC2_CH3_DMA_CURR_DESCr_ENUM
#define CMIC_CMC2_CONFIGr_ENUM BCM56640_A0_CMIC_CMC2_CONFIGr_ENUM
#define CMIC_CMC2_DMA_CH0_INTR_COALr_ENUM BCM56640_A0_CMIC_CMC2_DMA_CH0_INTR_COALr_ENUM
#define CMIC_CMC2_DMA_CH1_INTR_COALr_ENUM BCM56640_A0_CMIC_CMC2_DMA_CH1_INTR_COALr_ENUM
#define CMIC_CMC2_DMA_CH2_INTR_COALr_ENUM BCM56640_A0_CMIC_CMC2_DMA_CH2_INTR_COALr_ENUM
#define CMIC_CMC2_DMA_CH3_INTR_COALr_ENUM BCM56640_A0_CMIC_CMC2_DMA_CH3_INTR_COALr_ENUM
#define CMIC_CMC2_DMA_DESC0r_ENUM BCM56640_A0_CMIC_CMC2_DMA_DESC0r_ENUM
#define CMIC_CMC2_DMA_DESC1r_ENUM BCM56640_A0_CMIC_CMC2_DMA_DESC1r_ENUM
#define CMIC_CMC2_DMA_DESC2r_ENUM BCM56640_A0_CMIC_CMC2_DMA_DESC2r_ENUM
#define CMIC_CMC2_DMA_DESC3r_ENUM BCM56640_A0_CMIC_CMC2_DMA_DESC3r_ENUM
#define CMIC_CMC2_DMA_STATr_ENUM BCM56640_A0_CMIC_CMC2_DMA_STATr_ENUM
#define CMIC_CMC2_DMA_STAT_CLRr_ENUM BCM56640_A0_CMIC_CMC2_DMA_STAT_CLRr_ENUM
#define CMIC_CMC2_FIFO_CH0_RD_DMA_CFGr_ENUM BCM56640_A0_CMIC_CMC2_FIFO_CH0_RD_DMA_CFGr_ENUM
#define CMIC_CMC2_FIFO_CH0_RD_DMA_CUR_HOSTMEM_WRITE_PTRr_ENUM BCM56640_A0_CMIC_CMC2_FIFO_CH0_RD_DMA_CUR_HOSTMEM_WRITE_PTRr_ENUM
#define CMIC_CMC2_FIFO_CH0_RD_DMA_ECCERR_ADDRESSr_ENUM BCM56640_A0_CMIC_CMC2_FIFO_CH0_RD_DMA_ECCERR_ADDRESSr_ENUM
#define CMIC_CMC2_FIFO_CH0_RD_DMA_ECCERR_CONTROLr_ENUM BCM56640_A0_CMIC_CMC2_FIFO_CH0_RD_DMA_ECCERR_CONTROLr_ENUM
#define CMIC_CMC2_FIFO_CH0_RD_DMA_HOSTMEM_START_ADDRESSr_ENUM BCM56640_A0_CMIC_CMC2_FIFO_CH0_RD_DMA_HOSTMEM_START_ADDRESSr_ENUM
#define CMIC_CMC2_FIFO_CH0_RD_DMA_HOSTMEM_THRESHOLDr_ENUM BCM56640_A0_CMIC_CMC2_FIFO_CH0_RD_DMA_HOSTMEM_THRESHOLDr_ENUM
#define CMIC_CMC2_FIFO_CH0_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr_ENUM BCM56640_A0_CMIC_CMC2_FIFO_CH0_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr_ENUM
#define CMIC_CMC2_FIFO_CH0_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr_ENUM BCM56640_A0_CMIC_CMC2_FIFO_CH0_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr_ENUM
#define CMIC_CMC2_FIFO_CH0_RD_DMA_OPCODEr_ENUM BCM56640_A0_CMIC_CMC2_FIFO_CH0_RD_DMA_OPCODEr_ENUM
#define CMIC_CMC2_FIFO_CH0_RD_DMA_SBUS_START_ADDRESSr_ENUM BCM56640_A0_CMIC_CMC2_FIFO_CH0_RD_DMA_SBUS_START_ADDRESSr_ENUM
#define CMIC_CMC2_FIFO_CH0_RD_DMA_STATr_ENUM BCM56640_A0_CMIC_CMC2_FIFO_CH0_RD_DMA_STATr_ENUM
#define CMIC_CMC2_FIFO_CH0_RD_DMA_STAT_CLRr_ENUM BCM56640_A0_CMIC_CMC2_FIFO_CH0_RD_DMA_STAT_CLRr_ENUM
#define CMIC_CMC2_FIFO_CH1_RD_DMA_CFGr_ENUM BCM56640_A0_CMIC_CMC2_FIFO_CH1_RD_DMA_CFGr_ENUM
#define CMIC_CMC2_FIFO_CH1_RD_DMA_CUR_HOSTMEM_WRITE_PTRr_ENUM BCM56640_A0_CMIC_CMC2_FIFO_CH1_RD_DMA_CUR_HOSTMEM_WRITE_PTRr_ENUM
#define CMIC_CMC2_FIFO_CH1_RD_DMA_ECCERR_ADDRESSr_ENUM BCM56640_A0_CMIC_CMC2_FIFO_CH1_RD_DMA_ECCERR_ADDRESSr_ENUM
#define CMIC_CMC2_FIFO_CH1_RD_DMA_ECCERR_CONTROLr_ENUM BCM56640_A0_CMIC_CMC2_FIFO_CH1_RD_DMA_ECCERR_CONTROLr_ENUM
#define CMIC_CMC2_FIFO_CH1_RD_DMA_HOSTMEM_START_ADDRESSr_ENUM BCM56640_A0_CMIC_CMC2_FIFO_CH1_RD_DMA_HOSTMEM_START_ADDRESSr_ENUM
#define CMIC_CMC2_FIFO_CH1_RD_DMA_HOSTMEM_THRESHOLDr_ENUM BCM56640_A0_CMIC_CMC2_FIFO_CH1_RD_DMA_HOSTMEM_THRESHOLDr_ENUM
#define CMIC_CMC2_FIFO_CH1_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr_ENUM BCM56640_A0_CMIC_CMC2_FIFO_CH1_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr_ENUM
#define CMIC_CMC2_FIFO_CH1_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr_ENUM BCM56640_A0_CMIC_CMC2_FIFO_CH1_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr_ENUM
#define CMIC_CMC2_FIFO_CH1_RD_DMA_OPCODEr_ENUM BCM56640_A0_CMIC_CMC2_FIFO_CH1_RD_DMA_OPCODEr_ENUM
#define CMIC_CMC2_FIFO_CH1_RD_DMA_SBUS_START_ADDRESSr_ENUM BCM56640_A0_CMIC_CMC2_FIFO_CH1_RD_DMA_SBUS_START_ADDRESSr_ENUM
#define CMIC_CMC2_FIFO_CH1_RD_DMA_STATr_ENUM BCM56640_A0_CMIC_CMC2_FIFO_CH1_RD_DMA_STATr_ENUM
#define CMIC_CMC2_FIFO_CH1_RD_DMA_STAT_CLRr_ENUM BCM56640_A0_CMIC_CMC2_FIFO_CH1_RD_DMA_STAT_CLRr_ENUM
#define CMIC_CMC2_FIFO_CH2_RD_DMA_CFGr_ENUM BCM56640_A0_CMIC_CMC2_FIFO_CH2_RD_DMA_CFGr_ENUM
#define CMIC_CMC2_FIFO_CH2_RD_DMA_CUR_HOSTMEM_WRITE_PTRr_ENUM BCM56640_A0_CMIC_CMC2_FIFO_CH2_RD_DMA_CUR_HOSTMEM_WRITE_PTRr_ENUM
#define CMIC_CMC2_FIFO_CH2_RD_DMA_ECCERR_ADDRESSr_ENUM BCM56640_A0_CMIC_CMC2_FIFO_CH2_RD_DMA_ECCERR_ADDRESSr_ENUM
#define CMIC_CMC2_FIFO_CH2_RD_DMA_ECCERR_CONTROLr_ENUM BCM56640_A0_CMIC_CMC2_FIFO_CH2_RD_DMA_ECCERR_CONTROLr_ENUM
#define CMIC_CMC2_FIFO_CH2_RD_DMA_HOSTMEM_START_ADDRESSr_ENUM BCM56640_A0_CMIC_CMC2_FIFO_CH2_RD_DMA_HOSTMEM_START_ADDRESSr_ENUM
#define CMIC_CMC2_FIFO_CH2_RD_DMA_HOSTMEM_THRESHOLDr_ENUM BCM56640_A0_CMIC_CMC2_FIFO_CH2_RD_DMA_HOSTMEM_THRESHOLDr_ENUM
#define CMIC_CMC2_FIFO_CH2_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr_ENUM BCM56640_A0_CMIC_CMC2_FIFO_CH2_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr_ENUM
#define CMIC_CMC2_FIFO_CH2_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr_ENUM BCM56640_A0_CMIC_CMC2_FIFO_CH2_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr_ENUM
#define CMIC_CMC2_FIFO_CH2_RD_DMA_OPCODEr_ENUM BCM56640_A0_CMIC_CMC2_FIFO_CH2_RD_DMA_OPCODEr_ENUM
#define CMIC_CMC2_FIFO_CH2_RD_DMA_SBUS_START_ADDRESSr_ENUM BCM56640_A0_CMIC_CMC2_FIFO_CH2_RD_DMA_SBUS_START_ADDRESSr_ENUM
#define CMIC_CMC2_FIFO_CH2_RD_DMA_STATr_ENUM BCM56640_A0_CMIC_CMC2_FIFO_CH2_RD_DMA_STATr_ENUM
#define CMIC_CMC2_FIFO_CH2_RD_DMA_STAT_CLRr_ENUM BCM56640_A0_CMIC_CMC2_FIFO_CH2_RD_DMA_STAT_CLRr_ENUM
#define CMIC_CMC2_FIFO_CH3_RD_DMA_CFGr_ENUM BCM56640_A0_CMIC_CMC2_FIFO_CH3_RD_DMA_CFGr_ENUM
#define CMIC_CMC2_FIFO_CH3_RD_DMA_CUR_HOSTMEM_WRITE_PTRr_ENUM BCM56640_A0_CMIC_CMC2_FIFO_CH3_RD_DMA_CUR_HOSTMEM_WRITE_PTRr_ENUM
#define CMIC_CMC2_FIFO_CH3_RD_DMA_ECCERR_ADDRESSr_ENUM BCM56640_A0_CMIC_CMC2_FIFO_CH3_RD_DMA_ECCERR_ADDRESSr_ENUM
#define CMIC_CMC2_FIFO_CH3_RD_DMA_ECCERR_CONTROLr_ENUM BCM56640_A0_CMIC_CMC2_FIFO_CH3_RD_DMA_ECCERR_CONTROLr_ENUM
#define CMIC_CMC2_FIFO_CH3_RD_DMA_HOSTMEM_START_ADDRESSr_ENUM BCM56640_A0_CMIC_CMC2_FIFO_CH3_RD_DMA_HOSTMEM_START_ADDRESSr_ENUM
#define CMIC_CMC2_FIFO_CH3_RD_DMA_HOSTMEM_THRESHOLDr_ENUM BCM56640_A0_CMIC_CMC2_FIFO_CH3_RD_DMA_HOSTMEM_THRESHOLDr_ENUM
#define CMIC_CMC2_FIFO_CH3_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr_ENUM BCM56640_A0_CMIC_CMC2_FIFO_CH3_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr_ENUM
#define CMIC_CMC2_FIFO_CH3_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr_ENUM BCM56640_A0_CMIC_CMC2_FIFO_CH3_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr_ENUM
#define CMIC_CMC2_FIFO_CH3_RD_DMA_OPCODEr_ENUM BCM56640_A0_CMIC_CMC2_FIFO_CH3_RD_DMA_OPCODEr_ENUM
#define CMIC_CMC2_FIFO_CH3_RD_DMA_SBUS_START_ADDRESSr_ENUM BCM56640_A0_CMIC_CMC2_FIFO_CH3_RD_DMA_SBUS_START_ADDRESSr_ENUM
#define CMIC_CMC2_FIFO_CH3_RD_DMA_STATr_ENUM BCM56640_A0_CMIC_CMC2_FIFO_CH3_RD_DMA_STATr_ENUM
#define CMIC_CMC2_FIFO_CH3_RD_DMA_STAT_CLRr_ENUM BCM56640_A0_CMIC_CMC2_FIFO_CH3_RD_DMA_STAT_CLRr_ENUM
#define CMIC_CMC2_FSCHAN_ADDRESSr_ENUM BCM56640_A0_CMIC_CMC2_FSCHAN_ADDRESSr_ENUM
#define CMIC_CMC2_FSCHAN_DATA32r_ENUM BCM56640_A0_CMIC_CMC2_FSCHAN_DATA32r_ENUM
#define CMIC_CMC2_FSCHAN_DATA64_HIr_ENUM BCM56640_A0_CMIC_CMC2_FSCHAN_DATA64_HIr_ENUM
#define CMIC_CMC2_FSCHAN_DATA64_LOr_ENUM BCM56640_A0_CMIC_CMC2_FSCHAN_DATA64_LOr_ENUM
#define CMIC_CMC2_FSCHAN_ENABLE_PROGRAMMABLE_OPCODEr_ENUM BCM56640_A0_CMIC_CMC2_FSCHAN_ENABLE_PROGRAMMABLE_OPCODEr_ENUM
#define CMIC_CMC2_FSCHAN_OPCODEr_ENUM BCM56640_A0_CMIC_CMC2_FSCHAN_OPCODEr_ENUM
#define CMIC_CMC2_FSCHAN_STATUSr_ENUM BCM56640_A0_CMIC_CMC2_FSCHAN_STATUSr_ENUM
#define CMIC_CMC2_HOSTMEM_ADDR_REMAP_0r_ENUM BCM56640_A0_CMIC_CMC2_HOSTMEM_ADDR_REMAP_0r_ENUM
#define CMIC_CMC2_HOSTMEM_ADDR_REMAP_1r_ENUM BCM56640_A0_CMIC_CMC2_HOSTMEM_ADDR_REMAP_1r_ENUM
#define CMIC_CMC2_HOSTMEM_ADDR_REMAP_2r_ENUM BCM56640_A0_CMIC_CMC2_HOSTMEM_ADDR_REMAP_2r_ENUM
#define CMIC_CMC2_IRQ_STAT0r_ENUM BCM56640_A0_CMIC_CMC2_IRQ_STAT0r_ENUM
#define CMIC_CMC2_IRQ_STAT1r_ENUM BCM56640_A0_CMIC_CMC2_IRQ_STAT1r_ENUM
#define CMIC_CMC2_IRQ_STAT2r_ENUM BCM56640_A0_CMIC_CMC2_IRQ_STAT2r_ENUM
#define CMIC_CMC2_IRQ_STAT3r_ENUM BCM56640_A0_CMIC_CMC2_IRQ_STAT3r_ENUM
#define CMIC_CMC2_IRQ_STAT4r_ENUM BCM56640_A0_CMIC_CMC2_IRQ_STAT4r_ENUM
#define CMIC_CMC2_MIIM_ADDRESSr_ENUM BCM56640_A0_CMIC_CMC2_MIIM_ADDRESSr_ENUM
#define CMIC_CMC2_MIIM_CTRLr_ENUM BCM56640_A0_CMIC_CMC2_MIIM_CTRLr_ENUM
#define CMIC_CMC2_MIIM_PARAMr_ENUM BCM56640_A0_CMIC_CMC2_MIIM_PARAMr_ENUM
#define CMIC_CMC2_MIIM_READ_DATAr_ENUM BCM56640_A0_CMIC_CMC2_MIIM_READ_DATAr_ENUM
#define CMIC_CMC2_MIIM_STATr_ENUM BCM56640_A0_CMIC_CMC2_MIIM_STATr_ENUM
#define CMIC_CMC2_PCIE_IRQ_MASK0r_ENUM BCM56640_A0_CMIC_CMC2_PCIE_IRQ_MASK0r_ENUM
#define CMIC_CMC2_PCIE_IRQ_MASK1r_ENUM BCM56640_A0_CMIC_CMC2_PCIE_IRQ_MASK1r_ENUM
#define CMIC_CMC2_PCIE_IRQ_MASK2r_ENUM BCM56640_A0_CMIC_CMC2_PCIE_IRQ_MASK2r_ENUM
#define CMIC_CMC2_PCIE_IRQ_MASK3r_ENUM BCM56640_A0_CMIC_CMC2_PCIE_IRQ_MASK3r_ENUM
#define CMIC_CMC2_PCIE_IRQ_MASK4r_ENUM BCM56640_A0_CMIC_CMC2_PCIE_IRQ_MASK4r_ENUM
#define CMIC_CMC2_PCIE_MISCELr_ENUM BCM56640_A0_CMIC_CMC2_PCIE_MISCELr_ENUM
#define CMIC_CMC2_PKT_COUNT_CH0_RXPKTr_ENUM BCM56640_A0_CMIC_CMC2_PKT_COUNT_CH0_RXPKTr_ENUM
#define CMIC_CMC2_PKT_COUNT_CH0_TXPKTr_ENUM BCM56640_A0_CMIC_CMC2_PKT_COUNT_CH0_TXPKTr_ENUM
#define CMIC_CMC2_PKT_COUNT_CH1_RXPKTr_ENUM BCM56640_A0_CMIC_CMC2_PKT_COUNT_CH1_RXPKTr_ENUM
#define CMIC_CMC2_PKT_COUNT_CH1_TXPKTr_ENUM BCM56640_A0_CMIC_CMC2_PKT_COUNT_CH1_TXPKTr_ENUM
#define CMIC_CMC2_PKT_COUNT_CH2_RXPKTr_ENUM BCM56640_A0_CMIC_CMC2_PKT_COUNT_CH2_RXPKTr_ENUM
#define CMIC_CMC2_PKT_COUNT_CH2_TXPKTr_ENUM BCM56640_A0_CMIC_CMC2_PKT_COUNT_CH2_TXPKTr_ENUM
#define CMIC_CMC2_PKT_COUNT_CH3_RXPKTr_ENUM BCM56640_A0_CMIC_CMC2_PKT_COUNT_CH3_RXPKTr_ENUM
#define CMIC_CMC2_PKT_COUNT_CH3_TXPKTr_ENUM BCM56640_A0_CMIC_CMC2_PKT_COUNT_CH3_TXPKTr_ENUM
#define CMIC_CMC2_PKT_COUNT_RXPKTr_ENUM BCM56640_A0_CMIC_CMC2_PKT_COUNT_RXPKTr_ENUM
#define CMIC_CMC2_PKT_COUNT_TXPKTr_ENUM BCM56640_A0_CMIC_CMC2_PKT_COUNT_TXPKTr_ENUM
#define CMIC_CMC2_PROGRAMMABLE_COS_MASK0r_ENUM BCM56640_A0_CMIC_CMC2_PROGRAMMABLE_COS_MASK0r_ENUM
#define CMIC_CMC2_PROGRAMMABLE_COS_MASK1r_ENUM BCM56640_A0_CMIC_CMC2_PROGRAMMABLE_COS_MASK1r_ENUM
#define CMIC_CMC2_RCPU_IRQ_MASK0r_ENUM BCM56640_A0_CMIC_CMC2_RCPU_IRQ_MASK0r_ENUM
#define CMIC_CMC2_RXBUF_THRESHOLD_CONFIGr_ENUM BCM56640_A0_CMIC_CMC2_RXBUF_THRESHOLD_CONFIGr_ENUM
#define CMIC_CMC2_SBUSDMA_CH0_CONTROLr_ENUM BCM56640_A0_CMIC_CMC2_SBUSDMA_CH0_CONTROLr_ENUM
#define CMIC_CMC2_SBUSDMA_CH0_COUNTr_ENUM BCM56640_A0_CMIC_CMC2_SBUSDMA_CH0_COUNTr_ENUM
#define CMIC_CMC2_SBUSDMA_CH0_CUR_DESC_ADDRESSr_ENUM BCM56640_A0_CMIC_CMC2_SBUSDMA_CH0_CUR_DESC_ADDRESSr_ENUM
#define CMIC_CMC2_SBUSDMA_CH0_CUR_HOSTMEM_ADDRESSr_ENUM BCM56640_A0_CMIC_CMC2_SBUSDMA_CH0_CUR_HOSTMEM_ADDRESSr_ENUM
#define CMIC_CMC2_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_COUNTr_ENUM BCM56640_A0_CMIC_CMC2_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_COUNTr_ENUM
#define CMIC_CMC2_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESSr_ENUM BCM56640_A0_CMIC_CMC2_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESSr_ENUM
#define CMIC_CMC2_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_OPCODEr_ENUM BCM56640_A0_CMIC_CMC2_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_OPCODEr_ENUM
#define CMIC_CMC2_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_REQUESTr_ENUM BCM56640_A0_CMIC_CMC2_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_REQUESTr_ENUM
#define CMIC_CMC2_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr_ENUM BCM56640_A0_CMIC_CMC2_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr_ENUM
#define CMIC_CMC2_SBUSDMA_CH0_CUR_SBUS_ADDRESSr_ENUM BCM56640_A0_CMIC_CMC2_SBUSDMA_CH0_CUR_SBUS_ADDRESSr_ENUM
#define CMIC_CMC2_SBUSDMA_CH0_DESC_START_ADDRESSr_ENUM BCM56640_A0_CMIC_CMC2_SBUSDMA_CH0_DESC_START_ADDRESSr_ENUM
#define CMIC_CMC2_SBUSDMA_CH0_HOSTMEM_START_ADDRESSr_ENUM BCM56640_A0_CMIC_CMC2_SBUSDMA_CH0_HOSTMEM_START_ADDRESSr_ENUM
#define CMIC_CMC2_SBUSDMA_CH0_OPCODEr_ENUM BCM56640_A0_CMIC_CMC2_SBUSDMA_CH0_OPCODEr_ENUM
#define CMIC_CMC2_SBUSDMA_CH0_REQUESTr_ENUM BCM56640_A0_CMIC_CMC2_SBUSDMA_CH0_REQUESTr_ENUM
#define CMIC_CMC2_SBUSDMA_CH0_SBUSDMA_DEBUGr_ENUM BCM56640_A0_CMIC_CMC2_SBUSDMA_CH0_SBUSDMA_DEBUGr_ENUM
#define CMIC_CMC2_SBUSDMA_CH0_SBUSDMA_DEBUG_CLRr_ENUM BCM56640_A0_CMIC_CMC2_SBUSDMA_CH0_SBUSDMA_DEBUG_CLRr_ENUM
#define CMIC_CMC2_SBUSDMA_CH0_SBUSDMA_ECCERR_ADDRESSr_ENUM BCM56640_A0_CMIC_CMC2_SBUSDMA_CH0_SBUSDMA_ECCERR_ADDRESSr_ENUM
#define CMIC_CMC2_SBUSDMA_CH0_SBUSDMA_ECCERR_CONTROLr_ENUM BCM56640_A0_CMIC_CMC2_SBUSDMA_CH0_SBUSDMA_ECCERR_CONTROLr_ENUM
#define CMIC_CMC2_SBUSDMA_CH0_SBUS_START_ADDRESSr_ENUM BCM56640_A0_CMIC_CMC2_SBUSDMA_CH0_SBUS_START_ADDRESSr_ENUM
#define CMIC_CMC2_SBUSDMA_CH0_STATUSr_ENUM BCM56640_A0_CMIC_CMC2_SBUSDMA_CH0_STATUSr_ENUM
#define CMIC_CMC2_SBUSDMA_CH1_CONTROLr_ENUM BCM56640_A0_CMIC_CMC2_SBUSDMA_CH1_CONTROLr_ENUM
#define CMIC_CMC2_SBUSDMA_CH1_COUNTr_ENUM BCM56640_A0_CMIC_CMC2_SBUSDMA_CH1_COUNTr_ENUM
#define CMIC_CMC2_SBUSDMA_CH1_CUR_DESC_ADDRESSr_ENUM BCM56640_A0_CMIC_CMC2_SBUSDMA_CH1_CUR_DESC_ADDRESSr_ENUM
#define CMIC_CMC2_SBUSDMA_CH1_CUR_HOSTMEM_ADDRESSr_ENUM BCM56640_A0_CMIC_CMC2_SBUSDMA_CH1_CUR_HOSTMEM_ADDRESSr_ENUM
#define CMIC_CMC2_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_COUNTr_ENUM BCM56640_A0_CMIC_CMC2_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_COUNTr_ENUM
#define CMIC_CMC2_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESSr_ENUM BCM56640_A0_CMIC_CMC2_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESSr_ENUM
#define CMIC_CMC2_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_OPCODEr_ENUM BCM56640_A0_CMIC_CMC2_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_OPCODEr_ENUM
#define CMIC_CMC2_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_REQUESTr_ENUM BCM56640_A0_CMIC_CMC2_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_REQUESTr_ENUM
#define CMIC_CMC2_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr_ENUM BCM56640_A0_CMIC_CMC2_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr_ENUM
#define CMIC_CMC2_SBUSDMA_CH1_CUR_SBUS_ADDRESSr_ENUM BCM56640_A0_CMIC_CMC2_SBUSDMA_CH1_CUR_SBUS_ADDRESSr_ENUM
#define CMIC_CMC2_SBUSDMA_CH1_DESC_START_ADDRESSr_ENUM BCM56640_A0_CMIC_CMC2_SBUSDMA_CH1_DESC_START_ADDRESSr_ENUM
#define CMIC_CMC2_SBUSDMA_CH1_HOSTMEM_START_ADDRESSr_ENUM BCM56640_A0_CMIC_CMC2_SBUSDMA_CH1_HOSTMEM_START_ADDRESSr_ENUM
#define CMIC_CMC2_SBUSDMA_CH1_OPCODEr_ENUM BCM56640_A0_CMIC_CMC2_SBUSDMA_CH1_OPCODEr_ENUM
#define CMIC_CMC2_SBUSDMA_CH1_REQUESTr_ENUM BCM56640_A0_CMIC_CMC2_SBUSDMA_CH1_REQUESTr_ENUM
#define CMIC_CMC2_SBUSDMA_CH1_SBUSDMA_DEBUGr_ENUM BCM56640_A0_CMIC_CMC2_SBUSDMA_CH1_SBUSDMA_DEBUGr_ENUM
#define CMIC_CMC2_SBUSDMA_CH1_SBUSDMA_DEBUG_CLRr_ENUM BCM56640_A0_CMIC_CMC2_SBUSDMA_CH1_SBUSDMA_DEBUG_CLRr_ENUM
#define CMIC_CMC2_SBUSDMA_CH1_SBUSDMA_ECCERR_ADDRESSr_ENUM BCM56640_A0_CMIC_CMC2_SBUSDMA_CH1_SBUSDMA_ECCERR_ADDRESSr_ENUM
#define CMIC_CMC2_SBUSDMA_CH1_SBUSDMA_ECCERR_CONTROLr_ENUM BCM56640_A0_CMIC_CMC2_SBUSDMA_CH1_SBUSDMA_ECCERR_CONTROLr_ENUM
#define CMIC_CMC2_SBUSDMA_CH1_SBUS_START_ADDRESSr_ENUM BCM56640_A0_CMIC_CMC2_SBUSDMA_CH1_SBUS_START_ADDRESSr_ENUM
#define CMIC_CMC2_SBUSDMA_CH1_STATUSr_ENUM BCM56640_A0_CMIC_CMC2_SBUSDMA_CH1_STATUSr_ENUM
#define CMIC_CMC2_SBUSDMA_CH2_CONTROLr_ENUM BCM56640_A0_CMIC_CMC2_SBUSDMA_CH2_CONTROLr_ENUM
#define CMIC_CMC2_SBUSDMA_CH2_COUNTr_ENUM BCM56640_A0_CMIC_CMC2_SBUSDMA_CH2_COUNTr_ENUM
#define CMIC_CMC2_SBUSDMA_CH2_CUR_DESC_ADDRESSr_ENUM BCM56640_A0_CMIC_CMC2_SBUSDMA_CH2_CUR_DESC_ADDRESSr_ENUM
#define CMIC_CMC2_SBUSDMA_CH2_CUR_HOSTMEM_ADDRESSr_ENUM BCM56640_A0_CMIC_CMC2_SBUSDMA_CH2_CUR_HOSTMEM_ADDRESSr_ENUM
#define CMIC_CMC2_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_COUNTr_ENUM BCM56640_A0_CMIC_CMC2_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_COUNTr_ENUM
#define CMIC_CMC2_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESSr_ENUM BCM56640_A0_CMIC_CMC2_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESSr_ENUM
#define CMIC_CMC2_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_OPCODEr_ENUM BCM56640_A0_CMIC_CMC2_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_OPCODEr_ENUM
#define CMIC_CMC2_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_REQUESTr_ENUM BCM56640_A0_CMIC_CMC2_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_REQUESTr_ENUM
#define CMIC_CMC2_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr_ENUM BCM56640_A0_CMIC_CMC2_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr_ENUM
#define CMIC_CMC2_SBUSDMA_CH2_CUR_SBUS_ADDRESSr_ENUM BCM56640_A0_CMIC_CMC2_SBUSDMA_CH2_CUR_SBUS_ADDRESSr_ENUM
#define CMIC_CMC2_SBUSDMA_CH2_DESC_START_ADDRESSr_ENUM BCM56640_A0_CMIC_CMC2_SBUSDMA_CH2_DESC_START_ADDRESSr_ENUM
#define CMIC_CMC2_SBUSDMA_CH2_HOSTMEM_START_ADDRESSr_ENUM BCM56640_A0_CMIC_CMC2_SBUSDMA_CH2_HOSTMEM_START_ADDRESSr_ENUM
#define CMIC_CMC2_SBUSDMA_CH2_OPCODEr_ENUM BCM56640_A0_CMIC_CMC2_SBUSDMA_CH2_OPCODEr_ENUM
#define CMIC_CMC2_SBUSDMA_CH2_REQUESTr_ENUM BCM56640_A0_CMIC_CMC2_SBUSDMA_CH2_REQUESTr_ENUM
#define CMIC_CMC2_SBUSDMA_CH2_SBUSDMA_DEBUGr_ENUM BCM56640_A0_CMIC_CMC2_SBUSDMA_CH2_SBUSDMA_DEBUGr_ENUM
#define CMIC_CMC2_SBUSDMA_CH2_SBUSDMA_DEBUG_CLRr_ENUM BCM56640_A0_CMIC_CMC2_SBUSDMA_CH2_SBUSDMA_DEBUG_CLRr_ENUM
#define CMIC_CMC2_SBUSDMA_CH2_SBUSDMA_ECCERR_ADDRESSr_ENUM BCM56640_A0_CMIC_CMC2_SBUSDMA_CH2_SBUSDMA_ECCERR_ADDRESSr_ENUM
#define CMIC_CMC2_SBUSDMA_CH2_SBUSDMA_ECCERR_CONTROLr_ENUM BCM56640_A0_CMIC_CMC2_SBUSDMA_CH2_SBUSDMA_ECCERR_CONTROLr_ENUM
#define CMIC_CMC2_SBUSDMA_CH2_SBUS_START_ADDRESSr_ENUM BCM56640_A0_CMIC_CMC2_SBUSDMA_CH2_SBUS_START_ADDRESSr_ENUM
#define CMIC_CMC2_SBUSDMA_CH2_STATUSr_ENUM BCM56640_A0_CMIC_CMC2_SBUSDMA_CH2_STATUSr_ENUM
#define CMIC_CMC2_SCHAN_ACK_DATA_BEAT_COUNTr_ENUM BCM56640_A0_CMIC_CMC2_SCHAN_ACK_DATA_BEAT_COUNTr_ENUM
#define CMIC_CMC2_SCHAN_CTRLr_ENUM BCM56640_A0_CMIC_CMC2_SCHAN_CTRLr_ENUM
#define CMIC_CMC2_SCHAN_ERRr_ENUM BCM56640_A0_CMIC_CMC2_SCHAN_ERRr_ENUM
#define CMIC_CMC2_SCHAN_MESSAGEr_ENUM BCM56640_A0_CMIC_CMC2_SCHAN_MESSAGEr_ENUM
#define CMIC_CMC2_SW_INTR_CONFIGr_ENUM BCM56640_A0_CMIC_CMC2_SW_INTR_CONFIGr_ENUM
#define CMIC_CMC2_TM_CONTROL_0r_ENUM BCM56640_A0_CMIC_CMC2_TM_CONTROL_0r_ENUM
#define CMIC_CMC2_TM_CONTROL_1r_ENUM BCM56640_A0_CMIC_CMC2_TM_CONTROL_1r_ENUM
#define CMIC_CMC2_UC0_IRQ_MASK0r_ENUM BCM56640_A0_CMIC_CMC2_UC0_IRQ_MASK0r_ENUM
#define CMIC_CMC2_UC0_IRQ_MASK1r_ENUM BCM56640_A0_CMIC_CMC2_UC0_IRQ_MASK1r_ENUM
#define CMIC_CMC2_UC0_IRQ_MASK2r_ENUM BCM56640_A0_CMIC_CMC2_UC0_IRQ_MASK2r_ENUM
#define CMIC_CMC2_UC0_IRQ_MASK3r_ENUM BCM56640_A0_CMIC_CMC2_UC0_IRQ_MASK3r_ENUM
#define CMIC_CMC2_UC0_IRQ_MASK4r_ENUM BCM56640_A0_CMIC_CMC2_UC0_IRQ_MASK4r_ENUM
#define CMIC_CMC2_UC1_IRQ_MASK0r_ENUM BCM56640_A0_CMIC_CMC2_UC1_IRQ_MASK0r_ENUM
#define CMIC_CMC2_UC1_IRQ_MASK1r_ENUM BCM56640_A0_CMIC_CMC2_UC1_IRQ_MASK1r_ENUM
#define CMIC_CMC2_UC1_IRQ_MASK2r_ENUM BCM56640_A0_CMIC_CMC2_UC1_IRQ_MASK2r_ENUM
#define CMIC_CMC2_UC1_IRQ_MASK3r_ENUM BCM56640_A0_CMIC_CMC2_UC1_IRQ_MASK3r_ENUM
#define CMIC_CMC2_UC1_IRQ_MASK4r_ENUM BCM56640_A0_CMIC_CMC2_UC1_IRQ_MASK4r_ENUM
#define CMIC_CMC_2BIT_ECC_ERROR_STATUSr_ENUM BCM56640_A0_CMIC_CMC_2BIT_ECC_ERROR_STATUSr_ENUM
#define CMIC_CMC_2BIT_ECC_ERROR_STATUS_MASKr_ENUM BCM56640_A0_CMIC_CMC_2BIT_ECC_ERROR_STATUS_MASKr_ENUM
#define CMIC_CMC_CCM_DMA_CFGr_ENUM BCM56640_A0_CMIC_CMC_CCM_DMA_CFGr_ENUM
#define CMIC_CMC_CCM_DMA_CUR_HOST0_ADDRr_ENUM BCM56640_A0_CMIC_CMC_CCM_DMA_CUR_HOST0_ADDRr_ENUM
#define CMIC_CMC_CCM_DMA_CUR_HOST1_ADDRr_ENUM BCM56640_A0_CMIC_CMC_CCM_DMA_CUR_HOST1_ADDRr_ENUM
#define CMIC_CMC_CCM_DMA_ECCERR_ADDRr_ENUM BCM56640_A0_CMIC_CMC_CCM_DMA_ECCERR_ADDRr_ENUM
#define CMIC_CMC_CCM_DMA_ECCERR_CONTROLr_ENUM BCM56640_A0_CMIC_CMC_CCM_DMA_ECCERR_CONTROLr_ENUM
#define CMIC_CMC_CCM_DMA_ENTRY_COUNTr_ENUM BCM56640_A0_CMIC_CMC_CCM_DMA_ENTRY_COUNTr_ENUM
#define CMIC_CMC_CCM_DMA_HOST0_MEM_START_ADDRr_ENUM BCM56640_A0_CMIC_CMC_CCM_DMA_HOST0_MEM_START_ADDRr_ENUM
#define CMIC_CMC_CCM_DMA_HOST1_MEM_START_ADDRr_ENUM BCM56640_A0_CMIC_CMC_CCM_DMA_HOST1_MEM_START_ADDRr_ENUM
#define CMIC_CMC_CCM_DMA_STATr_ENUM BCM56640_A0_CMIC_CMC_CCM_DMA_STATr_ENUM
#define CMIC_CMC_CCM_DMA_STATUS_CLRr_ENUM BCM56640_A0_CMIC_CMC_CCM_DMA_STATUS_CLRr_ENUM
#define CMIC_CMC_CONFIGr_ENUM BCM56640_A0_CMIC_CMC_CONFIGr_ENUM
#define CMIC_CMC_COS_CTRL_RX_0r_ENUM BCM56640_A0_CMIC_CMC_COS_CTRL_RX_0r_ENUM
#define CMIC_CMC_COS_CTRL_RX_1r_ENUM BCM56640_A0_CMIC_CMC_COS_CTRL_RX_1r_ENUM
#define CMIC_CMC_DMA_CTRLr_ENUM BCM56640_A0_CMIC_CMC_DMA_CTRLr_ENUM
#define CMIC_CMC_DMA_CURR_DESCr_ENUM BCM56640_A0_CMIC_CMC_DMA_CURR_DESCr_ENUM
#define CMIC_CMC_DMA_DESCr_ENUM BCM56640_A0_CMIC_CMC_DMA_DESCr_ENUM
#define CMIC_CMC_DMA_INTR_COALr_ENUM BCM56640_A0_CMIC_CMC_DMA_INTR_COALr_ENUM
#define CMIC_CMC_DMA_STATr_ENUM BCM56640_A0_CMIC_CMC_DMA_STATr_ENUM
#define CMIC_CMC_DMA_STAT_CLRr_ENUM BCM56640_A0_CMIC_CMC_DMA_STAT_CLRr_ENUM
#define CMIC_CMC_FIFO_RD_DMA_CFGr_ENUM BCM56640_A0_CMIC_CMC_FIFO_RD_DMA_CFGr_ENUM
#define CMIC_CMC_FIFO_RD_DMA_CUR_HOSTMEM_WRITE_PTRr_ENUM BCM56640_A0_CMIC_CMC_FIFO_RD_DMA_CUR_HOSTMEM_WRITE_PTRr_ENUM
#define CMIC_CMC_FIFO_RD_DMA_ECCERR_ADDRESSr_ENUM BCM56640_A0_CMIC_CMC_FIFO_RD_DMA_ECCERR_ADDRESSr_ENUM
#define CMIC_CMC_FIFO_RD_DMA_ECCERR_CONTROLr_ENUM BCM56640_A0_CMIC_CMC_FIFO_RD_DMA_ECCERR_CONTROLr_ENUM
#define CMIC_CMC_FIFO_RD_DMA_HOSTMEM_START_ADDRESSr_ENUM BCM56640_A0_CMIC_CMC_FIFO_RD_DMA_HOSTMEM_START_ADDRESSr_ENUM
#define CMIC_CMC_FIFO_RD_DMA_HOSTMEM_THRESHOLDr_ENUM BCM56640_A0_CMIC_CMC_FIFO_RD_DMA_HOSTMEM_THRESHOLDr_ENUM
#define CMIC_CMC_FIFO_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr_ENUM BCM56640_A0_CMIC_CMC_FIFO_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr_ENUM
#define CMIC_CMC_FIFO_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr_ENUM BCM56640_A0_CMIC_CMC_FIFO_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr_ENUM
#define CMIC_CMC_FIFO_RD_DMA_OPCODEr_ENUM BCM56640_A0_CMIC_CMC_FIFO_RD_DMA_OPCODEr_ENUM
#define CMIC_CMC_FIFO_RD_DMA_SBUS_START_ADDRESSr_ENUM BCM56640_A0_CMIC_CMC_FIFO_RD_DMA_SBUS_START_ADDRESSr_ENUM
#define CMIC_CMC_FIFO_RD_DMA_STATr_ENUM BCM56640_A0_CMIC_CMC_FIFO_RD_DMA_STATr_ENUM
#define CMIC_CMC_FIFO_RD_DMA_STAT_CLRr_ENUM BCM56640_A0_CMIC_CMC_FIFO_RD_DMA_STAT_CLRr_ENUM
#define CMIC_CMC_FSCHAN_ADDRESSr_ENUM BCM56640_A0_CMIC_CMC_FSCHAN_ADDRESSr_ENUM
#define CMIC_CMC_FSCHAN_DATA32r_ENUM BCM56640_A0_CMIC_CMC_FSCHAN_DATA32r_ENUM
#define CMIC_CMC_FSCHAN_DATA64_HIr_ENUM BCM56640_A0_CMIC_CMC_FSCHAN_DATA64_HIr_ENUM
#define CMIC_CMC_FSCHAN_DATA64_LOr_ENUM BCM56640_A0_CMIC_CMC_FSCHAN_DATA64_LOr_ENUM
#define CMIC_CMC_FSCHAN_ENABLE_PROGRAMMABLE_OPCODEr_ENUM BCM56640_A0_CMIC_CMC_FSCHAN_ENABLE_PROGRAMMABLE_OPCODEr_ENUM
#define CMIC_CMC_FSCHAN_OPCODEr_ENUM BCM56640_A0_CMIC_CMC_FSCHAN_OPCODEr_ENUM
#define CMIC_CMC_FSCHAN_STATUSr_ENUM BCM56640_A0_CMIC_CMC_FSCHAN_STATUSr_ENUM
#define CMIC_CMC_HOSTMEM_ADDR_REMAP_0r_ENUM BCM56640_A0_CMIC_CMC_HOSTMEM_ADDR_REMAP_0r_ENUM
#define CMIC_CMC_HOSTMEM_ADDR_REMAP_1r_ENUM BCM56640_A0_CMIC_CMC_HOSTMEM_ADDR_REMAP_1r_ENUM
#define CMIC_CMC_HOSTMEM_ADDR_REMAP_2r_ENUM BCM56640_A0_CMIC_CMC_HOSTMEM_ADDR_REMAP_2r_ENUM
#define CMIC_CMC_IRQ_STAT0r_ENUM BCM56640_A0_CMIC_CMC_IRQ_STAT0r_ENUM
#define CMIC_CMC_IRQ_STAT1r_ENUM BCM56640_A0_CMIC_CMC_IRQ_STAT1r_ENUM
#define CMIC_CMC_IRQ_STAT2r_ENUM BCM56640_A0_CMIC_CMC_IRQ_STAT2r_ENUM
#define CMIC_CMC_IRQ_STAT3r_ENUM BCM56640_A0_CMIC_CMC_IRQ_STAT3r_ENUM
#define CMIC_CMC_IRQ_STAT4r_ENUM BCM56640_A0_CMIC_CMC_IRQ_STAT4r_ENUM
#define CMIC_CMC_MIIM_ADDRESSr_ENUM BCM56640_A0_CMIC_CMC_MIIM_ADDRESSr_ENUM
#define CMIC_CMC_MIIM_CTRLr_ENUM BCM56640_A0_CMIC_CMC_MIIM_CTRLr_ENUM
#define CMIC_CMC_MIIM_PARAMr_ENUM BCM56640_A0_CMIC_CMC_MIIM_PARAMr_ENUM
#define CMIC_CMC_MIIM_READ_DATAr_ENUM BCM56640_A0_CMIC_CMC_MIIM_READ_DATAr_ENUM
#define CMIC_CMC_MIIM_STATr_ENUM BCM56640_A0_CMIC_CMC_MIIM_STATr_ENUM
#define CMIC_CMC_PCIE_IRQ_MASK0r_ENUM BCM56640_A0_CMIC_CMC_PCIE_IRQ_MASK0r_ENUM
#define CMIC_CMC_PCIE_IRQ_MASK1r_ENUM BCM56640_A0_CMIC_CMC_PCIE_IRQ_MASK1r_ENUM
#define CMIC_CMC_PCIE_IRQ_MASK2r_ENUM BCM56640_A0_CMIC_CMC_PCIE_IRQ_MASK2r_ENUM
#define CMIC_CMC_PCIE_IRQ_MASK3r_ENUM BCM56640_A0_CMIC_CMC_PCIE_IRQ_MASK3r_ENUM
#define CMIC_CMC_PCIE_IRQ_MASK4r_ENUM BCM56640_A0_CMIC_CMC_PCIE_IRQ_MASK4r_ENUM
#define CMIC_CMC_PCIE_MISCELr_ENUM BCM56640_A0_CMIC_CMC_PCIE_MISCELr_ENUM
#define CMIC_CMC_PKT_COUNT_CH0_RXPKTr_ENUM BCM56640_A0_CMIC_CMC_PKT_COUNT_CH0_RXPKTr_ENUM
#define CMIC_CMC_PKT_COUNT_CH0_TXPKTr_ENUM BCM56640_A0_CMIC_CMC_PKT_COUNT_CH0_TXPKTr_ENUM
#define CMIC_CMC_PKT_COUNT_CH1_RXPKTr_ENUM BCM56640_A0_CMIC_CMC_PKT_COUNT_CH1_RXPKTr_ENUM
#define CMIC_CMC_PKT_COUNT_CH1_TXPKTr_ENUM BCM56640_A0_CMIC_CMC_PKT_COUNT_CH1_TXPKTr_ENUM
#define CMIC_CMC_PKT_COUNT_CH2_RXPKTr_ENUM BCM56640_A0_CMIC_CMC_PKT_COUNT_CH2_RXPKTr_ENUM
#define CMIC_CMC_PKT_COUNT_CH2_TXPKTr_ENUM BCM56640_A0_CMIC_CMC_PKT_COUNT_CH2_TXPKTr_ENUM
#define CMIC_CMC_PKT_COUNT_CH3_RXPKTr_ENUM BCM56640_A0_CMIC_CMC_PKT_COUNT_CH3_RXPKTr_ENUM
#define CMIC_CMC_PKT_COUNT_CH3_TXPKTr_ENUM BCM56640_A0_CMIC_CMC_PKT_COUNT_CH3_TXPKTr_ENUM
#define CMIC_CMC_PKT_COUNT_RXPKTr_ENUM BCM56640_A0_CMIC_CMC_PKT_COUNT_RXPKTr_ENUM
#define CMIC_CMC_PKT_COUNT_TXPKTr_ENUM BCM56640_A0_CMIC_CMC_PKT_COUNT_TXPKTr_ENUM
#define CMIC_CMC_PROGRAMMABLE_COS_MASK0r_ENUM BCM56640_A0_CMIC_CMC_PROGRAMMABLE_COS_MASK0r_ENUM
#define CMIC_CMC_PROGRAMMABLE_COS_MASK1r_ENUM BCM56640_A0_CMIC_CMC_PROGRAMMABLE_COS_MASK1r_ENUM
#define CMIC_CMC_RCPU_IRQ_MASK0r_ENUM BCM56640_A0_CMIC_CMC_RCPU_IRQ_MASK0r_ENUM
#define CMIC_CMC_RXBUF_THRESHOLD_CONFIGr_ENUM BCM56640_A0_CMIC_CMC_RXBUF_THRESHOLD_CONFIGr_ENUM
#define CMIC_CMC_SBUSDMA_CH0_CONTROLr_ENUM BCM56640_A0_CMIC_CMC_SBUSDMA_CH0_CONTROLr_ENUM
#define CMIC_CMC_SBUSDMA_CH0_COUNTr_ENUM BCM56640_A0_CMIC_CMC_SBUSDMA_CH0_COUNTr_ENUM
#define CMIC_CMC_SBUSDMA_CH0_CUR_DESC_ADDRESSr_ENUM BCM56640_A0_CMIC_CMC_SBUSDMA_CH0_CUR_DESC_ADDRESSr_ENUM
#define CMIC_CMC_SBUSDMA_CH0_CUR_HOSTMEM_ADDRESSr_ENUM BCM56640_A0_CMIC_CMC_SBUSDMA_CH0_CUR_HOSTMEM_ADDRESSr_ENUM
#define CMIC_CMC_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_COUNTr_ENUM BCM56640_A0_CMIC_CMC_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_COUNTr_ENUM
#define CMIC_CMC_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESSr_ENUM BCM56640_A0_CMIC_CMC_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESSr_ENUM
#define CMIC_CMC_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_OPCODEr_ENUM BCM56640_A0_CMIC_CMC_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_OPCODEr_ENUM
#define CMIC_CMC_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_REQUESTr_ENUM BCM56640_A0_CMIC_CMC_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_REQUESTr_ENUM
#define CMIC_CMC_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr_ENUM BCM56640_A0_CMIC_CMC_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr_ENUM
#define CMIC_CMC_SBUSDMA_CH0_CUR_SBUS_ADDRESSr_ENUM BCM56640_A0_CMIC_CMC_SBUSDMA_CH0_CUR_SBUS_ADDRESSr_ENUM
#define CMIC_CMC_SBUSDMA_CH0_DESC_START_ADDRESSr_ENUM BCM56640_A0_CMIC_CMC_SBUSDMA_CH0_DESC_START_ADDRESSr_ENUM
#define CMIC_CMC_SBUSDMA_CH0_HOSTMEM_START_ADDRESSr_ENUM BCM56640_A0_CMIC_CMC_SBUSDMA_CH0_HOSTMEM_START_ADDRESSr_ENUM
#define CMIC_CMC_SBUSDMA_CH0_OPCODEr_ENUM BCM56640_A0_CMIC_CMC_SBUSDMA_CH0_OPCODEr_ENUM
#define CMIC_CMC_SBUSDMA_CH0_REQUESTr_ENUM BCM56640_A0_CMIC_CMC_SBUSDMA_CH0_REQUESTr_ENUM
#define CMIC_CMC_SBUSDMA_CH0_SBUSDMA_DEBUGr_ENUM BCM56640_A0_CMIC_CMC_SBUSDMA_CH0_SBUSDMA_DEBUGr_ENUM
#define CMIC_CMC_SBUSDMA_CH0_SBUSDMA_DEBUG_CLRr_ENUM BCM56640_A0_CMIC_CMC_SBUSDMA_CH0_SBUSDMA_DEBUG_CLRr_ENUM
#define CMIC_CMC_SBUSDMA_CH0_SBUSDMA_ECCERR_ADDRESSr_ENUM BCM56640_A0_CMIC_CMC_SBUSDMA_CH0_SBUSDMA_ECCERR_ADDRESSr_ENUM
#define CMIC_CMC_SBUSDMA_CH0_SBUSDMA_ECCERR_CONTROLr_ENUM BCM56640_A0_CMIC_CMC_SBUSDMA_CH0_SBUSDMA_ECCERR_CONTROLr_ENUM
#define CMIC_CMC_SBUSDMA_CH0_SBUS_START_ADDRESSr_ENUM BCM56640_A0_CMIC_CMC_SBUSDMA_CH0_SBUS_START_ADDRESSr_ENUM
#define CMIC_CMC_SBUSDMA_CH0_STATUSr_ENUM BCM56640_A0_CMIC_CMC_SBUSDMA_CH0_STATUSr_ENUM
#define CMIC_CMC_SBUSDMA_CH1_CONTROLr_ENUM BCM56640_A0_CMIC_CMC_SBUSDMA_CH1_CONTROLr_ENUM
#define CMIC_CMC_SBUSDMA_CH1_COUNTr_ENUM BCM56640_A0_CMIC_CMC_SBUSDMA_CH1_COUNTr_ENUM
#define CMIC_CMC_SBUSDMA_CH1_CUR_DESC_ADDRESSr_ENUM BCM56640_A0_CMIC_CMC_SBUSDMA_CH1_CUR_DESC_ADDRESSr_ENUM
#define CMIC_CMC_SBUSDMA_CH1_CUR_HOSTMEM_ADDRESSr_ENUM BCM56640_A0_CMIC_CMC_SBUSDMA_CH1_CUR_HOSTMEM_ADDRESSr_ENUM
#define CMIC_CMC_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_COUNTr_ENUM BCM56640_A0_CMIC_CMC_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_COUNTr_ENUM
#define CMIC_CMC_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESSr_ENUM BCM56640_A0_CMIC_CMC_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESSr_ENUM
#define CMIC_CMC_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_OPCODEr_ENUM BCM56640_A0_CMIC_CMC_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_OPCODEr_ENUM
#define CMIC_CMC_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_REQUESTr_ENUM BCM56640_A0_CMIC_CMC_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_REQUESTr_ENUM
#define CMIC_CMC_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr_ENUM BCM56640_A0_CMIC_CMC_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr_ENUM
#define CMIC_CMC_SBUSDMA_CH1_CUR_SBUS_ADDRESSr_ENUM BCM56640_A0_CMIC_CMC_SBUSDMA_CH1_CUR_SBUS_ADDRESSr_ENUM
#define CMIC_CMC_SBUSDMA_CH1_DESC_START_ADDRESSr_ENUM BCM56640_A0_CMIC_CMC_SBUSDMA_CH1_DESC_START_ADDRESSr_ENUM
#define CMIC_CMC_SBUSDMA_CH1_HOSTMEM_START_ADDRESSr_ENUM BCM56640_A0_CMIC_CMC_SBUSDMA_CH1_HOSTMEM_START_ADDRESSr_ENUM
#define CMIC_CMC_SBUSDMA_CH1_OPCODEr_ENUM BCM56640_A0_CMIC_CMC_SBUSDMA_CH1_OPCODEr_ENUM
#define CMIC_CMC_SBUSDMA_CH1_REQUESTr_ENUM BCM56640_A0_CMIC_CMC_SBUSDMA_CH1_REQUESTr_ENUM
#define CMIC_CMC_SBUSDMA_CH1_SBUSDMA_DEBUGr_ENUM BCM56640_A0_CMIC_CMC_SBUSDMA_CH1_SBUSDMA_DEBUGr_ENUM
#define CMIC_CMC_SBUSDMA_CH1_SBUSDMA_DEBUG_CLRr_ENUM BCM56640_A0_CMIC_CMC_SBUSDMA_CH1_SBUSDMA_DEBUG_CLRr_ENUM
#define CMIC_CMC_SBUSDMA_CH1_SBUSDMA_ECCERR_ADDRESSr_ENUM BCM56640_A0_CMIC_CMC_SBUSDMA_CH1_SBUSDMA_ECCERR_ADDRESSr_ENUM
#define CMIC_CMC_SBUSDMA_CH1_SBUSDMA_ECCERR_CONTROLr_ENUM BCM56640_A0_CMIC_CMC_SBUSDMA_CH1_SBUSDMA_ECCERR_CONTROLr_ENUM
#define CMIC_CMC_SBUSDMA_CH1_SBUS_START_ADDRESSr_ENUM BCM56640_A0_CMIC_CMC_SBUSDMA_CH1_SBUS_START_ADDRESSr_ENUM
#define CMIC_CMC_SBUSDMA_CH1_STATUSr_ENUM BCM56640_A0_CMIC_CMC_SBUSDMA_CH1_STATUSr_ENUM
#define CMIC_CMC_SBUSDMA_CH2_CONTROLr_ENUM BCM56640_A0_CMIC_CMC_SBUSDMA_CH2_CONTROLr_ENUM
#define CMIC_CMC_SBUSDMA_CH2_COUNTr_ENUM BCM56640_A0_CMIC_CMC_SBUSDMA_CH2_COUNTr_ENUM
#define CMIC_CMC_SBUSDMA_CH2_CUR_DESC_ADDRESSr_ENUM BCM56640_A0_CMIC_CMC_SBUSDMA_CH2_CUR_DESC_ADDRESSr_ENUM
#define CMIC_CMC_SBUSDMA_CH2_CUR_HOSTMEM_ADDRESSr_ENUM BCM56640_A0_CMIC_CMC_SBUSDMA_CH2_CUR_HOSTMEM_ADDRESSr_ENUM
#define CMIC_CMC_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_COUNTr_ENUM BCM56640_A0_CMIC_CMC_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_COUNTr_ENUM
#define CMIC_CMC_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESSr_ENUM BCM56640_A0_CMIC_CMC_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESSr_ENUM
#define CMIC_CMC_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_OPCODEr_ENUM BCM56640_A0_CMIC_CMC_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_OPCODEr_ENUM
#define CMIC_CMC_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_REQUESTr_ENUM BCM56640_A0_CMIC_CMC_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_REQUESTr_ENUM
#define CMIC_CMC_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr_ENUM BCM56640_A0_CMIC_CMC_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr_ENUM
#define CMIC_CMC_SBUSDMA_CH2_CUR_SBUS_ADDRESSr_ENUM BCM56640_A0_CMIC_CMC_SBUSDMA_CH2_CUR_SBUS_ADDRESSr_ENUM
#define CMIC_CMC_SBUSDMA_CH2_DESC_START_ADDRESSr_ENUM BCM56640_A0_CMIC_CMC_SBUSDMA_CH2_DESC_START_ADDRESSr_ENUM
#define CMIC_CMC_SBUSDMA_CH2_HOSTMEM_START_ADDRESSr_ENUM BCM56640_A0_CMIC_CMC_SBUSDMA_CH2_HOSTMEM_START_ADDRESSr_ENUM
#define CMIC_CMC_SBUSDMA_CH2_OPCODEr_ENUM BCM56640_A0_CMIC_CMC_SBUSDMA_CH2_OPCODEr_ENUM
#define CMIC_CMC_SBUSDMA_CH2_REQUESTr_ENUM BCM56640_A0_CMIC_CMC_SBUSDMA_CH2_REQUESTr_ENUM
#define CMIC_CMC_SBUSDMA_CH2_SBUSDMA_DEBUGr_ENUM BCM56640_A0_CMIC_CMC_SBUSDMA_CH2_SBUSDMA_DEBUGr_ENUM
#define CMIC_CMC_SBUSDMA_CH2_SBUSDMA_DEBUG_CLRr_ENUM BCM56640_A0_CMIC_CMC_SBUSDMA_CH2_SBUSDMA_DEBUG_CLRr_ENUM
#define CMIC_CMC_SBUSDMA_CH2_SBUSDMA_ECCERR_ADDRESSr_ENUM BCM56640_A0_CMIC_CMC_SBUSDMA_CH2_SBUSDMA_ECCERR_ADDRESSr_ENUM
#define CMIC_CMC_SBUSDMA_CH2_SBUSDMA_ECCERR_CONTROLr_ENUM BCM56640_A0_CMIC_CMC_SBUSDMA_CH2_SBUSDMA_ECCERR_CONTROLr_ENUM
#define CMIC_CMC_SBUSDMA_CH2_SBUS_START_ADDRESSr_ENUM BCM56640_A0_CMIC_CMC_SBUSDMA_CH2_SBUS_START_ADDRESSr_ENUM
#define CMIC_CMC_SBUSDMA_CH2_STATUSr_ENUM BCM56640_A0_CMIC_CMC_SBUSDMA_CH2_STATUSr_ENUM
#define CMIC_CMC_SCHAN_ACK_DATA_BEAT_COUNTr_ENUM BCM56640_A0_CMIC_CMC_SCHAN_ACK_DATA_BEAT_COUNTr_ENUM
#define CMIC_CMC_SCHAN_CTRLr_ENUM BCM56640_A0_CMIC_CMC_SCHAN_CTRLr_ENUM
#define CMIC_CMC_SCHAN_ERRr_ENUM BCM56640_A0_CMIC_CMC_SCHAN_ERRr_ENUM
#define CMIC_CMC_SCHAN_MESSAGEr_ENUM BCM56640_A0_CMIC_CMC_SCHAN_MESSAGEr_ENUM
#define CMIC_CMC_SW_INTR_CONFIGr_ENUM BCM56640_A0_CMIC_CMC_SW_INTR_CONFIGr_ENUM
#define CMIC_CMC_TM_CONTROL_0r_ENUM BCM56640_A0_CMIC_CMC_TM_CONTROL_0r_ENUM
#define CMIC_CMC_TM_CONTROL_1r_ENUM BCM56640_A0_CMIC_CMC_TM_CONTROL_1r_ENUM
#define CMIC_CMC_UC0_IRQ_MASK0r_ENUM BCM56640_A0_CMIC_CMC_UC0_IRQ_MASK0r_ENUM
#define CMIC_CMC_UC0_IRQ_MASK1r_ENUM BCM56640_A0_CMIC_CMC_UC0_IRQ_MASK1r_ENUM
#define CMIC_CMC_UC0_IRQ_MASK2r_ENUM BCM56640_A0_CMIC_CMC_UC0_IRQ_MASK2r_ENUM
#define CMIC_CMC_UC0_IRQ_MASK3r_ENUM BCM56640_A0_CMIC_CMC_UC0_IRQ_MASK3r_ENUM
#define CMIC_CMC_UC0_IRQ_MASK4r_ENUM BCM56640_A0_CMIC_CMC_UC0_IRQ_MASK4r_ENUM
#define CMIC_CMC_UC1_IRQ_MASK0r_ENUM BCM56640_A0_CMIC_CMC_UC1_IRQ_MASK0r_ENUM
#define CMIC_CMC_UC1_IRQ_MASK1r_ENUM BCM56640_A0_CMIC_CMC_UC1_IRQ_MASK1r_ENUM
#define CMIC_CMC_UC1_IRQ_MASK2r_ENUM BCM56640_A0_CMIC_CMC_UC1_IRQ_MASK2r_ENUM
#define CMIC_CMC_UC1_IRQ_MASK3r_ENUM BCM56640_A0_CMIC_CMC_UC1_IRQ_MASK3r_ENUM
#define CMIC_CMC_UC1_IRQ_MASK4r_ENUM BCM56640_A0_CMIC_CMC_UC1_IRQ_MASK4r_ENUM
#define CMIC_COMMON_BSPI_BIGENDIANr_ENUM BCM56640_A0_CMIC_COMMON_BSPI_BIGENDIANr_ENUM
#define CMIC_COMMON_I2C_PIO_ENDIANESSr_ENUM BCM56640_A0_CMIC_COMMON_I2C_PIO_ENDIANESSr_ENUM
#define CMIC_COMMON_MIIM_ADDRESSr_ENUM BCM56640_A0_CMIC_COMMON_MIIM_ADDRESSr_ENUM
#define CMIC_COMMON_MIIM_CTRLr_ENUM BCM56640_A0_CMIC_COMMON_MIIM_CTRLr_ENUM
#define CMIC_COMMON_MIIM_PARAMr_ENUM BCM56640_A0_CMIC_COMMON_MIIM_PARAMr_ENUM
#define CMIC_COMMON_MIIM_READ_DATAr_ENUM BCM56640_A0_CMIC_COMMON_MIIM_READ_DATAr_ENUM
#define CMIC_COMMON_MIIM_STATr_ENUM BCM56640_A0_CMIC_COMMON_MIIM_STATr_ENUM
#define CMIC_COMMON_PCIE_PIO_ENDIANESSr_ENUM BCM56640_A0_CMIC_COMMON_PCIE_PIO_ENDIANESSr_ENUM
#define CMIC_COMMON_RPE_PIO_ENDIANESSr_ENUM BCM56640_A0_CMIC_COMMON_RPE_PIO_ENDIANESSr_ENUM
#define CMIC_COMMON_SCHAN_ACK_DATA_BEAT_COUNTr_ENUM BCM56640_A0_CMIC_COMMON_SCHAN_ACK_DATA_BEAT_COUNTr_ENUM
#define CMIC_COMMON_SCHAN_CTRLr_ENUM BCM56640_A0_CMIC_COMMON_SCHAN_CTRLr_ENUM
#define CMIC_COMMON_SCHAN_ERRr_ENUM BCM56640_A0_CMIC_COMMON_SCHAN_ERRr_ENUM
#define CMIC_COMMON_SCHAN_MESSAGEr_ENUM BCM56640_A0_CMIC_COMMON_SCHAN_MESSAGEr_ENUM
#define CMIC_COMMON_SPI_PIO_ENDIANESSr_ENUM BCM56640_A0_CMIC_COMMON_SPI_PIO_ENDIANESSr_ENUM
#define CMIC_COMMON_STRAP_STATUS_0r_ENUM BCM56640_A0_CMIC_COMMON_STRAP_STATUS_0r_ENUM
#define CMIC_COMMON_STRAP_STATUS_1r_ENUM BCM56640_A0_CMIC_COMMON_STRAP_STATUS_1r_ENUM
#define CMIC_COMMON_UC0_PIO_ENDIANESSr_ENUM BCM56640_A0_CMIC_COMMON_UC0_PIO_ENDIANESSr_ENUM
#define CMIC_COMMON_UC1_PIO_ENDIANESSr_ENUM BCM56640_A0_CMIC_COMMON_UC1_PIO_ENDIANESSr_ENUM
#define CMIC_CPS_RESETr_ENUM BCM56640_A0_CMIC_CPS_RESETr_ENUM
#define CMIC_DEV_REV_IDr_ENUM BCM56640_A0_CMIC_DEV_REV_IDr_ENUM
#define CMIC_DMA_IC_AR_ARB_MIr_ENUM BCM56640_A0_CMIC_DMA_IC_AR_ARB_MIr_ENUM
#define CMIC_DMA_IC_AR_ARB_MI0r_ENUM BCM56640_A0_CMIC_DMA_IC_AR_ARB_MI0r_ENUM
#define CMIC_DMA_IC_AR_ARB_MI1r_ENUM BCM56640_A0_CMIC_DMA_IC_AR_ARB_MI1r_ENUM
#define CMIC_DMA_IC_AW_ARB_MIr_ENUM BCM56640_A0_CMIC_DMA_IC_AW_ARB_MIr_ENUM
#define CMIC_DMA_IC_AW_ARB_MI0r_ENUM BCM56640_A0_CMIC_DMA_IC_AW_ARB_MI0r_ENUM
#define CMIC_DMA_IC_AW_ARB_MI1r_ENUM BCM56640_A0_CMIC_DMA_IC_AW_ARB_MI1r_ENUM
#define CMIC_DMA_IC_CFG_REG_0r_ENUM BCM56640_A0_CMIC_DMA_IC_CFG_REG_0r_ENUM
#define CMIC_DMA_IC_CFG_REG_1r_ENUM BCM56640_A0_CMIC_DMA_IC_CFG_REG_1r_ENUM
#define CMIC_DMA_IC_CFG_REG_2r_ENUM BCM56640_A0_CMIC_DMA_IC_CFG_REG_2r_ENUM
#define CMIC_DMA_IC_ID_REGr_ENUM BCM56640_A0_CMIC_DMA_IC_ID_REGr_ENUM
#define CMIC_DMA_IC_ID_REG_0r_ENUM BCM56640_A0_CMIC_DMA_IC_ID_REG_0r_ENUM
#define CMIC_DMA_IC_ID_REG_1r_ENUM BCM56640_A0_CMIC_DMA_IC_ID_REG_1r_ENUM
#define CMIC_DMA_IC_ID_REG_2r_ENUM BCM56640_A0_CMIC_DMA_IC_ID_REG_2r_ENUM
#define CMIC_DMA_IC_ID_REG_3r_ENUM BCM56640_A0_CMIC_DMA_IC_ID_REG_3r_ENUM
#define CMIC_DMA_IC_PER_REGr_ENUM BCM56640_A0_CMIC_DMA_IC_PER_REGr_ENUM
#define CMIC_DMA_IC_PER_REG_0r_ENUM BCM56640_A0_CMIC_DMA_IC_PER_REG_0r_ENUM
#define CMIC_DMA_IC_PER_REG_1r_ENUM BCM56640_A0_CMIC_DMA_IC_PER_REG_1r_ENUM
#define CMIC_DMA_IC_PER_REG_2r_ENUM BCM56640_A0_CMIC_DMA_IC_PER_REG_2r_ENUM
#define CMIC_DMA_IC_PER_REG_3r_ENUM BCM56640_A0_CMIC_DMA_IC_PER_REG_3r_ENUM
#define CMIC_FINE_GRAIN_COUNTERS_CTRLr_ENUM BCM56640_A0_CMIC_FINE_GRAIN_COUNTERS_CTRLr_ENUM
#define CMIC_FINE_GRAIN_COUNTERS_NS_VALUEr_ENUM BCM56640_A0_CMIC_FINE_GRAIN_COUNTERS_NS_VALUEr_ENUM
#define CMIC_FINE_GRAIN_COUNTERS_SECOND_VALUEr_ENUM BCM56640_A0_CMIC_FINE_GRAIN_COUNTERS_SECOND_VALUEr_ENUM
#define CMIC_FSCHAN_ADDRESSr_ENUM BCM56640_A0_CMIC_FSCHAN_ADDRESSr_ENUM
#define CMIC_FSCHAN_DATA32r_ENUM BCM56640_A0_CMIC_FSCHAN_DATA32r_ENUM
#define CMIC_FSCHAN_DATA64_HIr_ENUM BCM56640_A0_CMIC_FSCHAN_DATA64_HIr_ENUM
#define CMIC_FSCHAN_DATA64_LOr_ENUM BCM56640_A0_CMIC_FSCHAN_DATA64_LOr_ENUM
#define CMIC_FSCHAN_ENABLE_PROGRAMMABLE_OPCODEr_ENUM BCM56640_A0_CMIC_FSCHAN_ENABLE_PROGRAMMABLE_OPCODEr_ENUM
#define CMIC_FSCHAN_OPCODEr_ENUM BCM56640_A0_CMIC_FSCHAN_OPCODEr_ENUM
#define CMIC_FSCHAN_STATUSr_ENUM BCM56640_A0_CMIC_FSCHAN_STATUSr_ENUM
#define CMIC_FSRF_STBY_CONTROLr_ENUM BCM56640_A0_CMIC_FSRF_STBY_CONTROLr_ENUM
#define CMIC_GP_AUX_SELr_ENUM BCM56640_A0_CMIC_GP_AUX_SELr_ENUM
#define CMIC_GP_DATA_INr_ENUM BCM56640_A0_CMIC_GP_DATA_INr_ENUM
#define CMIC_GP_DATA_OUTr_ENUM BCM56640_A0_CMIC_GP_DATA_OUTr_ENUM
#define CMIC_GP_INIT_VALr_ENUM BCM56640_A0_CMIC_GP_INIT_VALr_ENUM
#define CMIC_GP_INT_CLRr_ENUM BCM56640_A0_CMIC_GP_INT_CLRr_ENUM
#define CMIC_GP_INT_DEr_ENUM BCM56640_A0_CMIC_GP_INT_DEr_ENUM
#define CMIC_GP_INT_EDGEr_ENUM BCM56640_A0_CMIC_GP_INT_EDGEr_ENUM
#define CMIC_GP_INT_MSKr_ENUM BCM56640_A0_CMIC_GP_INT_MSKr_ENUM
#define CMIC_GP_INT_MSTATr_ENUM BCM56640_A0_CMIC_GP_INT_MSTATr_ENUM
#define CMIC_GP_INT_STATr_ENUM BCM56640_A0_CMIC_GP_INT_STATr_ENUM
#define CMIC_GP_INT_TYPEr_ENUM BCM56640_A0_CMIC_GP_INT_TYPEr_ENUM
#define CMIC_GP_OUT_ENr_ENUM BCM56640_A0_CMIC_GP_OUT_ENr_ENUM
#define CMIC_GP_PAD_RESr_ENUM BCM56640_A0_CMIC_GP_PAD_RESr_ENUM
#define CMIC_GP_PRB_ENABLEr_ENUM BCM56640_A0_CMIC_GP_PRB_ENABLEr_ENUM
#define CMIC_GP_PRB_OEr_ENUM BCM56640_A0_CMIC_GP_PRB_OEr_ENUM
#define CMIC_GP_RES_ENr_ENUM BCM56640_A0_CMIC_GP_RES_ENr_ENUM
#define CMIC_GP_TEST_ENABLEr_ENUM BCM56640_A0_CMIC_GP_TEST_ENABLEr_ENUM
#define CMIC_GP_TEST_INPUTr_ENUM BCM56640_A0_CMIC_GP_TEST_INPUTr_ENUM
#define CMIC_GP_TEST_OUTPUTr_ENUM BCM56640_A0_CMIC_GP_TEST_OUTPUTr_ENUM
#define CMIC_I2CM_SMBUS_ADDRESSr_ENUM BCM56640_A0_CMIC_I2CM_SMBUS_ADDRESSr_ENUM
#define CMIC_I2CM_SMBUS_BIT_BANG_CONTROLr_ENUM BCM56640_A0_CMIC_I2CM_SMBUS_BIT_BANG_CONTROLr_ENUM
#define CMIC_I2CM_SMBUS_CONFIGr_ENUM BCM56640_A0_CMIC_I2CM_SMBUS_CONFIGr_ENUM
#define CMIC_I2CM_SMBUS_EVENT_ENABLEr_ENUM BCM56640_A0_CMIC_I2CM_SMBUS_EVENT_ENABLEr_ENUM
#define CMIC_I2CM_SMBUS_EVENT_STATUSr_ENUM BCM56640_A0_CMIC_I2CM_SMBUS_EVENT_STATUSr_ENUM
#define CMIC_I2CM_SMBUS_MASTER_COMMANDr_ENUM BCM56640_A0_CMIC_I2CM_SMBUS_MASTER_COMMANDr_ENUM
#define CMIC_I2CM_SMBUS_MASTER_DATA_READr_ENUM BCM56640_A0_CMIC_I2CM_SMBUS_MASTER_DATA_READr_ENUM
#define CMIC_I2CM_SMBUS_MASTER_DATA_WRITEr_ENUM BCM56640_A0_CMIC_I2CM_SMBUS_MASTER_DATA_WRITEr_ENUM
#define CMIC_I2CM_SMBUS_MASTER_FIFO_CONTROLr_ENUM BCM56640_A0_CMIC_I2CM_SMBUS_MASTER_FIFO_CONTROLr_ENUM
#define CMIC_I2CM_SMBUS_SLAVE_COMMANDr_ENUM BCM56640_A0_CMIC_I2CM_SMBUS_SLAVE_COMMANDr_ENUM
#define CMIC_I2CM_SMBUS_SLAVE_DATA_READr_ENUM BCM56640_A0_CMIC_I2CM_SMBUS_SLAVE_DATA_READr_ENUM
#define CMIC_I2CM_SMBUS_SLAVE_DATA_WRITEr_ENUM BCM56640_A0_CMIC_I2CM_SMBUS_SLAVE_DATA_WRITEr_ENUM
#define CMIC_I2CM_SMBUS_SLAVE_FIFO_CONTROLr_ENUM BCM56640_A0_CMIC_I2CM_SMBUS_SLAVE_FIFO_CONTROLr_ENUM
#define CMIC_I2CM_SMBUS_TIMING_CONFIGr_ENUM BCM56640_A0_CMIC_I2CM_SMBUS_TIMING_CONFIGr_ENUM
#define CMIC_INTR_PKT_PACING_DELAYr_ENUM BCM56640_A0_CMIC_INTR_PKT_PACING_DELAYr_ENUM
#define CMIC_LEDUP0_CLK_PARAMSr_ENUM BCM56640_A0_CMIC_LEDUP0_CLK_PARAMSr_ENUM
#define CMIC_LEDUP0_CTRLr_ENUM BCM56640_A0_CMIC_LEDUP0_CTRLr_ENUM
#define CMIC_LEDUP0_DATA_RAMr_ENUM BCM56640_A0_CMIC_LEDUP0_DATA_RAMr_ENUM
#define CMIC_LEDUP0_PORT_ORDER_REMAPr_ENUM BCM56640_A0_CMIC_LEDUP0_PORT_ORDER_REMAPr_ENUM
#define CMIC_LEDUP0_PORT_ORDER_REMAP_0_3r_ENUM BCM56640_A0_CMIC_LEDUP0_PORT_ORDER_REMAP_0_3r_ENUM
#define CMIC_LEDUP0_PORT_ORDER_REMAP_12_15r_ENUM BCM56640_A0_CMIC_LEDUP0_PORT_ORDER_REMAP_12_15r_ENUM
#define CMIC_LEDUP0_PORT_ORDER_REMAP_16_19r_ENUM BCM56640_A0_CMIC_LEDUP0_PORT_ORDER_REMAP_16_19r_ENUM
#define CMIC_LEDUP0_PORT_ORDER_REMAP_20_23r_ENUM BCM56640_A0_CMIC_LEDUP0_PORT_ORDER_REMAP_20_23r_ENUM
#define CMIC_LEDUP0_PORT_ORDER_REMAP_24_27r_ENUM BCM56640_A0_CMIC_LEDUP0_PORT_ORDER_REMAP_24_27r_ENUM
#define CMIC_LEDUP0_PORT_ORDER_REMAP_28_31r_ENUM BCM56640_A0_CMIC_LEDUP0_PORT_ORDER_REMAP_28_31r_ENUM
#define CMIC_LEDUP0_PORT_ORDER_REMAP_32_35r_ENUM BCM56640_A0_CMIC_LEDUP0_PORT_ORDER_REMAP_32_35r_ENUM
#define CMIC_LEDUP0_PORT_ORDER_REMAP_36_39r_ENUM BCM56640_A0_CMIC_LEDUP0_PORT_ORDER_REMAP_36_39r_ENUM
#define CMIC_LEDUP0_PORT_ORDER_REMAP_40_43r_ENUM BCM56640_A0_CMIC_LEDUP0_PORT_ORDER_REMAP_40_43r_ENUM
#define CMIC_LEDUP0_PORT_ORDER_REMAP_44_47r_ENUM BCM56640_A0_CMIC_LEDUP0_PORT_ORDER_REMAP_44_47r_ENUM
#define CMIC_LEDUP0_PORT_ORDER_REMAP_48_51r_ENUM BCM56640_A0_CMIC_LEDUP0_PORT_ORDER_REMAP_48_51r_ENUM
#define CMIC_LEDUP0_PORT_ORDER_REMAP_4_7r_ENUM BCM56640_A0_CMIC_LEDUP0_PORT_ORDER_REMAP_4_7r_ENUM
#define CMIC_LEDUP0_PORT_ORDER_REMAP_52_55r_ENUM BCM56640_A0_CMIC_LEDUP0_PORT_ORDER_REMAP_52_55r_ENUM
#define CMIC_LEDUP0_PORT_ORDER_REMAP_56_59r_ENUM BCM56640_A0_CMIC_LEDUP0_PORT_ORDER_REMAP_56_59r_ENUM
#define CMIC_LEDUP0_PORT_ORDER_REMAP_60_63r_ENUM BCM56640_A0_CMIC_LEDUP0_PORT_ORDER_REMAP_60_63r_ENUM
#define CMIC_LEDUP0_PORT_ORDER_REMAP_8_11r_ENUM BCM56640_A0_CMIC_LEDUP0_PORT_ORDER_REMAP_8_11r_ENUM
#define CMIC_LEDUP0_PROGRAM_RAMr_ENUM BCM56640_A0_CMIC_LEDUP0_PROGRAM_RAMr_ENUM
#define CMIC_LEDUP0_SCANCHAIN_ASSEMBLY_ST_ADDRr_ENUM BCM56640_A0_CMIC_LEDUP0_SCANCHAIN_ASSEMBLY_ST_ADDRr_ENUM
#define CMIC_LEDUP0_SCANOUT_COUNT_UPPERr_ENUM BCM56640_A0_CMIC_LEDUP0_SCANOUT_COUNT_UPPERr_ENUM
#define CMIC_LEDUP0_STATUSr_ENUM BCM56640_A0_CMIC_LEDUP0_STATUSr_ENUM
#define CMIC_LEDUP0_TM_CONTROLr_ENUM BCM56640_A0_CMIC_LEDUP0_TM_CONTROLr_ENUM
#define CMIC_LEDUP1_CLK_PARAMSr_ENUM BCM56640_A0_CMIC_LEDUP1_CLK_PARAMSr_ENUM
#define CMIC_LEDUP1_CTRLr_ENUM BCM56640_A0_CMIC_LEDUP1_CTRLr_ENUM
#define CMIC_LEDUP1_DATA_RAMr_ENUM BCM56640_A0_CMIC_LEDUP1_DATA_RAMr_ENUM
#define CMIC_LEDUP1_PORT_ORDER_REMAPr_ENUM BCM56640_A0_CMIC_LEDUP1_PORT_ORDER_REMAPr_ENUM
#define CMIC_LEDUP1_PORT_ORDER_REMAP_0_3r_ENUM BCM56640_A0_CMIC_LEDUP1_PORT_ORDER_REMAP_0_3r_ENUM
#define CMIC_LEDUP1_PORT_ORDER_REMAP_12_15r_ENUM BCM56640_A0_CMIC_LEDUP1_PORT_ORDER_REMAP_12_15r_ENUM
#define CMIC_LEDUP1_PORT_ORDER_REMAP_16_19r_ENUM BCM56640_A0_CMIC_LEDUP1_PORT_ORDER_REMAP_16_19r_ENUM
#define CMIC_LEDUP1_PORT_ORDER_REMAP_20_23r_ENUM BCM56640_A0_CMIC_LEDUP1_PORT_ORDER_REMAP_20_23r_ENUM
#define CMIC_LEDUP1_PORT_ORDER_REMAP_24_27r_ENUM BCM56640_A0_CMIC_LEDUP1_PORT_ORDER_REMAP_24_27r_ENUM
#define CMIC_LEDUP1_PORT_ORDER_REMAP_28_31r_ENUM BCM56640_A0_CMIC_LEDUP1_PORT_ORDER_REMAP_28_31r_ENUM
#define CMIC_LEDUP1_PORT_ORDER_REMAP_32_35r_ENUM BCM56640_A0_CMIC_LEDUP1_PORT_ORDER_REMAP_32_35r_ENUM
#define CMIC_LEDUP1_PORT_ORDER_REMAP_36_39r_ENUM BCM56640_A0_CMIC_LEDUP1_PORT_ORDER_REMAP_36_39r_ENUM
#define CMIC_LEDUP1_PORT_ORDER_REMAP_40_43r_ENUM BCM56640_A0_CMIC_LEDUP1_PORT_ORDER_REMAP_40_43r_ENUM
#define CMIC_LEDUP1_PORT_ORDER_REMAP_44_47r_ENUM BCM56640_A0_CMIC_LEDUP1_PORT_ORDER_REMAP_44_47r_ENUM
#define CMIC_LEDUP1_PORT_ORDER_REMAP_48_51r_ENUM BCM56640_A0_CMIC_LEDUP1_PORT_ORDER_REMAP_48_51r_ENUM
#define CMIC_LEDUP1_PORT_ORDER_REMAP_4_7r_ENUM BCM56640_A0_CMIC_LEDUP1_PORT_ORDER_REMAP_4_7r_ENUM
#define CMIC_LEDUP1_PORT_ORDER_REMAP_52_55r_ENUM BCM56640_A0_CMIC_LEDUP1_PORT_ORDER_REMAP_52_55r_ENUM
#define CMIC_LEDUP1_PORT_ORDER_REMAP_56_59r_ENUM BCM56640_A0_CMIC_LEDUP1_PORT_ORDER_REMAP_56_59r_ENUM
#define CMIC_LEDUP1_PORT_ORDER_REMAP_60_63r_ENUM BCM56640_A0_CMIC_LEDUP1_PORT_ORDER_REMAP_60_63r_ENUM
#define CMIC_LEDUP1_PORT_ORDER_REMAP_8_11r_ENUM BCM56640_A0_CMIC_LEDUP1_PORT_ORDER_REMAP_8_11r_ENUM
#define CMIC_LEDUP1_PROGRAM_RAMr_ENUM BCM56640_A0_CMIC_LEDUP1_PROGRAM_RAMr_ENUM
#define CMIC_LEDUP1_SCANCHAIN_ASSEMBLY_ST_ADDRr_ENUM BCM56640_A0_CMIC_LEDUP1_SCANCHAIN_ASSEMBLY_ST_ADDRr_ENUM
#define CMIC_LEDUP1_SCANOUT_COUNT_UPPERr_ENUM BCM56640_A0_CMIC_LEDUP1_SCANOUT_COUNT_UPPERr_ENUM
#define CMIC_LEDUP1_STATUSr_ENUM BCM56640_A0_CMIC_LEDUP1_STATUSr_ENUM
#define CMIC_LEDUP1_TM_CONTROLr_ENUM BCM56640_A0_CMIC_LEDUP1_TM_CONTROLr_ENUM
#define CMIC_MIIM_AUTO_SCAN_ADDRESSr_ENUM BCM56640_A0_CMIC_MIIM_AUTO_SCAN_ADDRESSr_ENUM
#define CMIC_MIIM_BUS_SEL_MAP_109_100r_ENUM BCM56640_A0_CMIC_MIIM_BUS_SEL_MAP_109_100r_ENUM
#define CMIC_MIIM_BUS_SEL_MAP_119_110r_ENUM BCM56640_A0_CMIC_MIIM_BUS_SEL_MAP_119_110r_ENUM
#define CMIC_MIIM_BUS_SEL_MAP_127_120r_ENUM BCM56640_A0_CMIC_MIIM_BUS_SEL_MAP_127_120r_ENUM
#define CMIC_MIIM_BUS_SEL_MAP_19_10r_ENUM BCM56640_A0_CMIC_MIIM_BUS_SEL_MAP_19_10r_ENUM
#define CMIC_MIIM_BUS_SEL_MAP_29_20r_ENUM BCM56640_A0_CMIC_MIIM_BUS_SEL_MAP_29_20r_ENUM
#define CMIC_MIIM_BUS_SEL_MAP_39_30r_ENUM BCM56640_A0_CMIC_MIIM_BUS_SEL_MAP_39_30r_ENUM
#define CMIC_MIIM_BUS_SEL_MAP_49_40r_ENUM BCM56640_A0_CMIC_MIIM_BUS_SEL_MAP_49_40r_ENUM
#define CMIC_MIIM_BUS_SEL_MAP_59_50r_ENUM BCM56640_A0_CMIC_MIIM_BUS_SEL_MAP_59_50r_ENUM
#define CMIC_MIIM_BUS_SEL_MAP_69_60r_ENUM BCM56640_A0_CMIC_MIIM_BUS_SEL_MAP_69_60r_ENUM
#define CMIC_MIIM_BUS_SEL_MAP_79_70r_ENUM BCM56640_A0_CMIC_MIIM_BUS_SEL_MAP_79_70r_ENUM
#define CMIC_MIIM_BUS_SEL_MAP_89_80r_ENUM BCM56640_A0_CMIC_MIIM_BUS_SEL_MAP_89_80r_ENUM
#define CMIC_MIIM_BUS_SEL_MAP_99_90r_ENUM BCM56640_A0_CMIC_MIIM_BUS_SEL_MAP_99_90r_ENUM
#define CMIC_MIIM_BUS_SEL_MAP_9_0r_ENUM BCM56640_A0_CMIC_MIIM_BUS_SEL_MAP_9_0r_ENUM
#define CMIC_MIIM_CLR_SCAN_STATUSr_ENUM BCM56640_A0_CMIC_MIIM_CLR_SCAN_STATUSr_ENUM
#define CMIC_MIIM_CONFIGr_ENUM BCM56640_A0_CMIC_MIIM_CONFIGr_ENUM
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_103_100r_ENUM BCM56640_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_103_100r_ENUM
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_107_104r_ENUM BCM56640_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_107_104r_ENUM
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_111_108r_ENUM BCM56640_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_111_108r_ENUM
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_115_112r_ENUM BCM56640_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_115_112r_ENUM
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_119_116r_ENUM BCM56640_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_119_116r_ENUM
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_11_8r_ENUM BCM56640_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_11_8r_ENUM
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_123_120r_ENUM BCM56640_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_123_120r_ENUM
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_127_124r_ENUM BCM56640_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_127_124r_ENUM
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_15_12r_ENUM BCM56640_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_15_12r_ENUM
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_19_16r_ENUM BCM56640_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_19_16r_ENUM
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_23_20r_ENUM BCM56640_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_23_20r_ENUM
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_27_24r_ENUM BCM56640_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_27_24r_ENUM
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_31_28r_ENUM BCM56640_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_31_28r_ENUM
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_35_32r_ENUM BCM56640_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_35_32r_ENUM
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_39_36r_ENUM BCM56640_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_39_36r_ENUM
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_3_0r_ENUM BCM56640_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_3_0r_ENUM
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_43_40r_ENUM BCM56640_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_43_40r_ENUM
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_47_44r_ENUM BCM56640_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_47_44r_ENUM
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_51_48r_ENUM BCM56640_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_51_48r_ENUM
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_55_52r_ENUM BCM56640_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_55_52r_ENUM
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_59_56r_ENUM BCM56640_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_59_56r_ENUM
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_63_60r_ENUM BCM56640_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_63_60r_ENUM
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_67_64r_ENUM BCM56640_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_67_64r_ENUM
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_71_68r_ENUM BCM56640_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_71_68r_ENUM
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_75_72r_ENUM BCM56640_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_75_72r_ENUM
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_79_76r_ENUM BCM56640_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_79_76r_ENUM
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_7_4r_ENUM BCM56640_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_7_4r_ENUM
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_83_80r_ENUM BCM56640_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_83_80r_ENUM
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_87_84r_ENUM BCM56640_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_87_84r_ENUM
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_91_88r_ENUM BCM56640_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_91_88r_ENUM
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_95_92r_ENUM BCM56640_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_95_92r_ENUM
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_99_96r_ENUM BCM56640_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_99_96r_ENUM
#define CMIC_MIIM_INT_SEL_MAP_0r_ENUM BCM56640_A0_CMIC_MIIM_INT_SEL_MAP_0r_ENUM
#define CMIC_MIIM_INT_SEL_MAP_1r_ENUM BCM56640_A0_CMIC_MIIM_INT_SEL_MAP_1r_ENUM
#define CMIC_MIIM_INT_SEL_MAP_2r_ENUM BCM56640_A0_CMIC_MIIM_INT_SEL_MAP_2r_ENUM
#define CMIC_MIIM_INT_SEL_MAP_3r_ENUM BCM56640_A0_CMIC_MIIM_INT_SEL_MAP_3r_ENUM
#define CMIC_MIIM_LINK_STATUS_0r_ENUM BCM56640_A0_CMIC_MIIM_LINK_STATUS_0r_ENUM
#define CMIC_MIIM_LINK_STATUS_1r_ENUM BCM56640_A0_CMIC_MIIM_LINK_STATUS_1r_ENUM
#define CMIC_MIIM_LINK_STATUS_2r_ENUM BCM56640_A0_CMIC_MIIM_LINK_STATUS_2r_ENUM
#define CMIC_MIIM_LINK_STATUS_3r_ENUM BCM56640_A0_CMIC_MIIM_LINK_STATUS_3r_ENUM
#define CMIC_MIIM_PAUSE_MIIM_ADDRESSr_ENUM BCM56640_A0_CMIC_MIIM_PAUSE_MIIM_ADDRESSr_ENUM
#define CMIC_MIIM_PAUSE_SCAN_PORTS_0r_ENUM BCM56640_A0_CMIC_MIIM_PAUSE_SCAN_PORTS_0r_ENUM
#define CMIC_MIIM_PAUSE_SCAN_PORTS_1r_ENUM BCM56640_A0_CMIC_MIIM_PAUSE_SCAN_PORTS_1r_ENUM
#define CMIC_MIIM_PAUSE_SCAN_PORTS_2r_ENUM BCM56640_A0_CMIC_MIIM_PAUSE_SCAN_PORTS_2r_ENUM
#define CMIC_MIIM_PAUSE_SCAN_PORTS_3r_ENUM BCM56640_A0_CMIC_MIIM_PAUSE_SCAN_PORTS_3r_ENUM
#define CMIC_MIIM_PROTOCOL_MAP_0r_ENUM BCM56640_A0_CMIC_MIIM_PROTOCOL_MAP_0r_ENUM
#define CMIC_MIIM_PROTOCOL_MAP_1r_ENUM BCM56640_A0_CMIC_MIIM_PROTOCOL_MAP_1r_ENUM
#define CMIC_MIIM_PROTOCOL_MAP_2r_ENUM BCM56640_A0_CMIC_MIIM_PROTOCOL_MAP_2r_ENUM
#define CMIC_MIIM_PROTOCOL_MAP_3r_ENUM BCM56640_A0_CMIC_MIIM_PROTOCOL_MAP_3r_ENUM
#define CMIC_MIIM_RX_PAUSE_CAPABILITY_0r_ENUM BCM56640_A0_CMIC_MIIM_RX_PAUSE_CAPABILITY_0r_ENUM
#define CMIC_MIIM_RX_PAUSE_CAPABILITY_1r_ENUM BCM56640_A0_CMIC_MIIM_RX_PAUSE_CAPABILITY_1r_ENUM
#define CMIC_MIIM_RX_PAUSE_CAPABILITY_2r_ENUM BCM56640_A0_CMIC_MIIM_RX_PAUSE_CAPABILITY_2r_ENUM
#define CMIC_MIIM_RX_PAUSE_CAPABILITY_3r_ENUM BCM56640_A0_CMIC_MIIM_RX_PAUSE_CAPABILITY_3r_ENUM
#define CMIC_MIIM_RX_PAUSE_OVERRIDE_CONTROL_0r_ENUM BCM56640_A0_CMIC_MIIM_RX_PAUSE_OVERRIDE_CONTROL_0r_ENUM
#define CMIC_MIIM_RX_PAUSE_OVERRIDE_CONTROL_1r_ENUM BCM56640_A0_CMIC_MIIM_RX_PAUSE_OVERRIDE_CONTROL_1r_ENUM
#define CMIC_MIIM_RX_PAUSE_OVERRIDE_CONTROL_2r_ENUM BCM56640_A0_CMIC_MIIM_RX_PAUSE_OVERRIDE_CONTROL_2r_ENUM
#define CMIC_MIIM_RX_PAUSE_OVERRIDE_CONTROL_3r_ENUM BCM56640_A0_CMIC_MIIM_RX_PAUSE_OVERRIDE_CONTROL_3r_ENUM
#define CMIC_MIIM_RX_PAUSE_STATUS_0r_ENUM BCM56640_A0_CMIC_MIIM_RX_PAUSE_STATUS_0r_ENUM
#define CMIC_MIIM_RX_PAUSE_STATUS_1r_ENUM BCM56640_A0_CMIC_MIIM_RX_PAUSE_STATUS_1r_ENUM
#define CMIC_MIIM_RX_PAUSE_STATUS_2r_ENUM BCM56640_A0_CMIC_MIIM_RX_PAUSE_STATUS_2r_ENUM
#define CMIC_MIIM_RX_PAUSE_STATUS_3r_ENUM BCM56640_A0_CMIC_MIIM_RX_PAUSE_STATUS_3r_ENUM
#define CMIC_MIIM_SCAN_CTRLr_ENUM BCM56640_A0_CMIC_MIIM_SCAN_CTRLr_ENUM
#define CMIC_MIIM_SCAN_PORTS_0r_ENUM BCM56640_A0_CMIC_MIIM_SCAN_PORTS_0r_ENUM
#define CMIC_MIIM_SCAN_PORTS_1r_ENUM BCM56640_A0_CMIC_MIIM_SCAN_PORTS_1r_ENUM
#define CMIC_MIIM_SCAN_PORTS_2r_ENUM BCM56640_A0_CMIC_MIIM_SCAN_PORTS_2r_ENUM
#define CMIC_MIIM_SCAN_PORTS_3r_ENUM BCM56640_A0_CMIC_MIIM_SCAN_PORTS_3r_ENUM
#define CMIC_MIIM_SCAN_STATUSr_ENUM BCM56640_A0_CMIC_MIIM_SCAN_STATUSr_ENUM
#define CMIC_MIIM_TX_PAUSE_CAPABILITY_0r_ENUM BCM56640_A0_CMIC_MIIM_TX_PAUSE_CAPABILITY_0r_ENUM
#define CMIC_MIIM_TX_PAUSE_CAPABILITY_1r_ENUM BCM56640_A0_CMIC_MIIM_TX_PAUSE_CAPABILITY_1r_ENUM
#define CMIC_MIIM_TX_PAUSE_CAPABILITY_2r_ENUM BCM56640_A0_CMIC_MIIM_TX_PAUSE_CAPABILITY_2r_ENUM
#define CMIC_MIIM_TX_PAUSE_CAPABILITY_3r_ENUM BCM56640_A0_CMIC_MIIM_TX_PAUSE_CAPABILITY_3r_ENUM
#define CMIC_MIIM_TX_PAUSE_OVERRIDE_CONTROL_0r_ENUM BCM56640_A0_CMIC_MIIM_TX_PAUSE_OVERRIDE_CONTROL_0r_ENUM
#define CMIC_MIIM_TX_PAUSE_OVERRIDE_CONTROL_1r_ENUM BCM56640_A0_CMIC_MIIM_TX_PAUSE_OVERRIDE_CONTROL_1r_ENUM
#define CMIC_MIIM_TX_PAUSE_OVERRIDE_CONTROL_2r_ENUM BCM56640_A0_CMIC_MIIM_TX_PAUSE_OVERRIDE_CONTROL_2r_ENUM
#define CMIC_MIIM_TX_PAUSE_OVERRIDE_CONTROL_3r_ENUM BCM56640_A0_CMIC_MIIM_TX_PAUSE_OVERRIDE_CONTROL_3r_ENUM
#define CMIC_MIIM_TX_PAUSE_STATUS_0r_ENUM BCM56640_A0_CMIC_MIIM_TX_PAUSE_STATUS_0r_ENUM
#define CMIC_MIIM_TX_PAUSE_STATUS_1r_ENUM BCM56640_A0_CMIC_MIIM_TX_PAUSE_STATUS_1r_ENUM
#define CMIC_MIIM_TX_PAUSE_STATUS_2r_ENUM BCM56640_A0_CMIC_MIIM_TX_PAUSE_STATUS_2r_ENUM
#define CMIC_MIIM_TX_PAUSE_STATUS_3r_ENUM BCM56640_A0_CMIC_MIIM_TX_PAUSE_STATUS_3r_ENUM
#define CMIC_MISC_CONTROLr_ENUM BCM56640_A0_CMIC_MISC_CONTROLr_ENUM
#define CMIC_MISC_STATUSr_ENUM BCM56640_A0_CMIC_MISC_STATUSr_ENUM
#define CMIC_OVERRIDE_STRAPr_ENUM BCM56640_A0_CMIC_OVERRIDE_STRAPr_ENUM
#define CMIC_PCIE_CFG_ADDRESSr_ENUM BCM56640_A0_CMIC_PCIE_CFG_ADDRESSr_ENUM
#define CMIC_PCIE_CFG_READ_DATAr_ENUM BCM56640_A0_CMIC_PCIE_CFG_READ_DATAr_ENUM
#define CMIC_PCIE_CFG_WRITE_DATAr_ENUM BCM56640_A0_CMIC_PCIE_CFG_WRITE_DATAr_ENUM
#define CMIC_PCIE_CONFIGr_ENUM BCM56640_A0_CMIC_PCIE_CONFIGr_ENUM
#define CMIC_PCIE_ERROR_STATUSr_ENUM BCM56640_A0_CMIC_PCIE_ERROR_STATUSr_ENUM
#define CMIC_PCIE_ERROR_STATUS_CLRr_ENUM BCM56640_A0_CMIC_PCIE_ERROR_STATUS_CLRr_ENUM
#define CMIC_PCIE_USERIF_PURGE_CONTROLr_ENUM BCM56640_A0_CMIC_PCIE_USERIF_PURGE_CONTROLr_ENUM
#define CMIC_PCIE_USERIF_PURGE_STATUSr_ENUM BCM56640_A0_CMIC_PCIE_USERIF_PURGE_STATUSr_ENUM
#define CMIC_PCIE_USERIF_STATUSr_ENUM BCM56640_A0_CMIC_PCIE_USERIF_STATUSr_ENUM
#define CMIC_PCIE_USERIF_STATUS_CLRr_ENUM BCM56640_A0_CMIC_PCIE_USERIF_STATUS_CLRr_ENUM
#define CMIC_PCIE_USERIF_STATUS_MASKr_ENUM BCM56640_A0_CMIC_PCIE_USERIF_STATUS_MASKr_ENUM
#define CMIC_PCIE_USERIF_TIMEOUTr_ENUM BCM56640_A0_CMIC_PCIE_USERIF_TIMEOUTr_ENUM
#define CMIC_PIO_IC_AR_ARB_MIr_ENUM BCM56640_A0_CMIC_PIO_IC_AR_ARB_MIr_ENUM
#define CMIC_PIO_IC_AR_ARB_MI0r_ENUM BCM56640_A0_CMIC_PIO_IC_AR_ARB_MI0r_ENUM
#define CMIC_PIO_IC_AR_ARB_MI1r_ENUM BCM56640_A0_CMIC_PIO_IC_AR_ARB_MI1r_ENUM
#define CMIC_PIO_IC_AR_ARB_MI2r_ENUM BCM56640_A0_CMIC_PIO_IC_AR_ARB_MI2r_ENUM
#define CMIC_PIO_IC_AR_ARB_MI3r_ENUM BCM56640_A0_CMIC_PIO_IC_AR_ARB_MI3r_ENUM
#define CMIC_PIO_IC_AR_ARB_MI4r_ENUM BCM56640_A0_CMIC_PIO_IC_AR_ARB_MI4r_ENUM
#define CMIC_PIO_IC_AR_ARB_MI5r_ENUM BCM56640_A0_CMIC_PIO_IC_AR_ARB_MI5r_ENUM
#define CMIC_PIO_IC_AR_ARB_MI6r_ENUM BCM56640_A0_CMIC_PIO_IC_AR_ARB_MI6r_ENUM
#define CMIC_PIO_IC_AR_ARB_MI7r_ENUM BCM56640_A0_CMIC_PIO_IC_AR_ARB_MI7r_ENUM
#define CMIC_PIO_IC_AW_ARB_MIr_ENUM BCM56640_A0_CMIC_PIO_IC_AW_ARB_MIr_ENUM
#define CMIC_PIO_IC_AW_ARB_MI0r_ENUM BCM56640_A0_CMIC_PIO_IC_AW_ARB_MI0r_ENUM
#define CMIC_PIO_IC_AW_ARB_MI1r_ENUM BCM56640_A0_CMIC_PIO_IC_AW_ARB_MI1r_ENUM
#define CMIC_PIO_IC_AW_ARB_MI2r_ENUM BCM56640_A0_CMIC_PIO_IC_AW_ARB_MI2r_ENUM
#define CMIC_PIO_IC_AW_ARB_MI3r_ENUM BCM56640_A0_CMIC_PIO_IC_AW_ARB_MI3r_ENUM
#define CMIC_PIO_IC_AW_ARB_MI4r_ENUM BCM56640_A0_CMIC_PIO_IC_AW_ARB_MI4r_ENUM
#define CMIC_PIO_IC_AW_ARB_MI5r_ENUM BCM56640_A0_CMIC_PIO_IC_AW_ARB_MI5r_ENUM
#define CMIC_PIO_IC_AW_ARB_MI6r_ENUM BCM56640_A0_CMIC_PIO_IC_AW_ARB_MI6r_ENUM
#define CMIC_PIO_IC_AW_ARB_MI7r_ENUM BCM56640_A0_CMIC_PIO_IC_AW_ARB_MI7r_ENUM
#define CMIC_PIO_IC_CFG_REG_0r_ENUM BCM56640_A0_CMIC_PIO_IC_CFG_REG_0r_ENUM
#define CMIC_PIO_IC_CFG_REG_1r_ENUM BCM56640_A0_CMIC_PIO_IC_CFG_REG_1r_ENUM
#define CMIC_PIO_IC_CFG_REG_2r_ENUM BCM56640_A0_CMIC_PIO_IC_CFG_REG_2r_ENUM
#define CMIC_PIO_IC_ID_REGr_ENUM BCM56640_A0_CMIC_PIO_IC_ID_REGr_ENUM
#define CMIC_PIO_IC_ID_REG_0r_ENUM BCM56640_A0_CMIC_PIO_IC_ID_REG_0r_ENUM
#define CMIC_PIO_IC_ID_REG_1r_ENUM BCM56640_A0_CMIC_PIO_IC_ID_REG_1r_ENUM
#define CMIC_PIO_IC_ID_REG_2r_ENUM BCM56640_A0_CMIC_PIO_IC_ID_REG_2r_ENUM
#define CMIC_PIO_IC_ID_REG_3r_ENUM BCM56640_A0_CMIC_PIO_IC_ID_REG_3r_ENUM
#define CMIC_PIO_IC_PER_REGr_ENUM BCM56640_A0_CMIC_PIO_IC_PER_REGr_ENUM
#define CMIC_PIO_IC_PER_REG_0r_ENUM BCM56640_A0_CMIC_PIO_IC_PER_REG_0r_ENUM
#define CMIC_PIO_IC_PER_REG_1r_ENUM BCM56640_A0_CMIC_PIO_IC_PER_REG_1r_ENUM
#define CMIC_PIO_IC_PER_REG_2r_ENUM BCM56640_A0_CMIC_PIO_IC_PER_REG_2r_ENUM
#define CMIC_PIO_IC_PER_REG_3r_ENUM BCM56640_A0_CMIC_PIO_IC_PER_REG_3r_ENUM
#define CMIC_PIO_MCS_ACCESS_PAGEr_ENUM BCM56640_A0_CMIC_PIO_MCS_ACCESS_PAGEr_ENUM
#define CMIC_PKT_COSr_ENUM BCM56640_A0_CMIC_PKT_COSr_ENUM
#define CMIC_PKT_COS_0r_ENUM BCM56640_A0_CMIC_PKT_COS_0r_ENUM
#define CMIC_PKT_COS_1r_ENUM BCM56640_A0_CMIC_PKT_COS_1r_ENUM
#define CMIC_PKT_COS_QUEUES_HIr_ENUM BCM56640_A0_CMIC_PKT_COS_QUEUES_HIr_ENUM
#define CMIC_PKT_COS_QUEUES_LOr_ENUM BCM56640_A0_CMIC_PKT_COS_QUEUES_LOr_ENUM
#define CMIC_PKT_COUNT_FROMCPUr_ENUM BCM56640_A0_CMIC_PKT_COUNT_FROMCPUr_ENUM
#define CMIC_PKT_COUNT_FROMCPU_MHr_ENUM BCM56640_A0_CMIC_PKT_COUNT_FROMCPU_MHr_ENUM
#define CMIC_PKT_COUNT_INTRr_ENUM BCM56640_A0_CMIC_PKT_COUNT_INTRr_ENUM
#define CMIC_PKT_COUNT_PIOr_ENUM BCM56640_A0_CMIC_PKT_COUNT_PIOr_ENUM
#define CMIC_PKT_COUNT_PIO_REPLYr_ENUM BCM56640_A0_CMIC_PKT_COUNT_PIO_REPLYr_ENUM
#define CMIC_PKT_COUNT_SCHANr_ENUM BCM56640_A0_CMIC_PKT_COUNT_SCHANr_ENUM
#define CMIC_PKT_COUNT_SCHAN_REPr_ENUM BCM56640_A0_CMIC_PKT_COUNT_SCHAN_REPr_ENUM
#define CMIC_PKT_COUNT_TOCPUDr_ENUM BCM56640_A0_CMIC_PKT_COUNT_TOCPUDr_ENUM
#define CMIC_PKT_COUNT_TOCPUDMr_ENUM BCM56640_A0_CMIC_PKT_COUNT_TOCPUDMr_ENUM
#define CMIC_PKT_COUNT_TOCPUEr_ENUM BCM56640_A0_CMIC_PKT_COUNT_TOCPUEr_ENUM
#define CMIC_PKT_COUNT_TOCPUEMr_ENUM BCM56640_A0_CMIC_PKT_COUNT_TOCPUEMr_ENUM
#define CMIC_PKT_CTRLr_ENUM BCM56640_A0_CMIC_PKT_CTRLr_ENUM
#define CMIC_PKT_ETHER_SIGr_ENUM BCM56640_A0_CMIC_PKT_ETHER_SIGr_ENUM
#define CMIC_PKT_LMAC0_HIr_ENUM BCM56640_A0_CMIC_PKT_LMAC0_HIr_ENUM
#define CMIC_PKT_LMAC0_LOr_ENUM BCM56640_A0_CMIC_PKT_LMAC0_LOr_ENUM
#define CMIC_PKT_LMAC1_HIr_ENUM BCM56640_A0_CMIC_PKT_LMAC1_HIr_ENUM
#define CMIC_PKT_LMAC1_LOr_ENUM BCM56640_A0_CMIC_PKT_LMAC1_LOr_ENUM
#define CMIC_PKT_LMAC_HIr_ENUM BCM56640_A0_CMIC_PKT_LMAC_HIr_ENUM
#define CMIC_PKT_LMAC_LOr_ENUM BCM56640_A0_CMIC_PKT_LMAC_LOr_ENUM
#define CMIC_PKT_PORTS_0r_ENUM BCM56640_A0_CMIC_PKT_PORTS_0r_ENUM
#define CMIC_PKT_PORTS_1r_ENUM BCM56640_A0_CMIC_PKT_PORTS_1r_ENUM
#define CMIC_PKT_PORTS_2r_ENUM BCM56640_A0_CMIC_PKT_PORTS_2r_ENUM
#define CMIC_PKT_PORTS_3r_ENUM BCM56640_A0_CMIC_PKT_PORTS_3r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRYr_ENUM BCM56640_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRYr_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_0r_ENUM BCM56640_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_0r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_1r_ENUM BCM56640_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_1r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_10r_ENUM BCM56640_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_10r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_11r_ENUM BCM56640_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_11r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_12r_ENUM BCM56640_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_12r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_13r_ENUM BCM56640_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_13r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_14r_ENUM BCM56640_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_14r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_15r_ENUM BCM56640_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_15r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_16r_ENUM BCM56640_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_16r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_17r_ENUM BCM56640_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_17r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_18r_ENUM BCM56640_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_18r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_19r_ENUM BCM56640_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_19r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_2r_ENUM BCM56640_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_2r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_20r_ENUM BCM56640_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_20r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_21r_ENUM BCM56640_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_21r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_22r_ENUM BCM56640_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_22r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_23r_ENUM BCM56640_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_23r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_24r_ENUM BCM56640_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_24r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_25r_ENUM BCM56640_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_25r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_26r_ENUM BCM56640_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_26r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_27r_ENUM BCM56640_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_27r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_28r_ENUM BCM56640_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_28r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_29r_ENUM BCM56640_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_29r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_3r_ENUM BCM56640_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_3r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_30r_ENUM BCM56640_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_30r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_31r_ENUM BCM56640_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_31r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_32r_ENUM BCM56640_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_32r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_33r_ENUM BCM56640_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_33r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_34r_ENUM BCM56640_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_34r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_35r_ENUM BCM56640_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_35r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_36r_ENUM BCM56640_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_36r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_37r_ENUM BCM56640_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_37r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_38r_ENUM BCM56640_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_38r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_39r_ENUM BCM56640_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_39r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_4r_ENUM BCM56640_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_4r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_40r_ENUM BCM56640_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_40r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_41r_ENUM BCM56640_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_41r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_42r_ENUM BCM56640_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_42r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_43r_ENUM BCM56640_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_43r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_44r_ENUM BCM56640_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_44r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_45r_ENUM BCM56640_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_45r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_46r_ENUM BCM56640_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_46r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_47r_ENUM BCM56640_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_47r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_48r_ENUM BCM56640_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_48r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_49r_ENUM BCM56640_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_49r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_5r_ENUM BCM56640_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_5r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_50r_ENUM BCM56640_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_50r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_51r_ENUM BCM56640_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_51r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_52r_ENUM BCM56640_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_52r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_53r_ENUM BCM56640_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_53r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_54r_ENUM BCM56640_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_54r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_55r_ENUM BCM56640_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_55r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_56r_ENUM BCM56640_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_56r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_57r_ENUM BCM56640_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_57r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_58r_ENUM BCM56640_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_58r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_59r_ENUM BCM56640_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_59r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_6r_ENUM BCM56640_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_6r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_60r_ENUM BCM56640_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_60r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_61r_ENUM BCM56640_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_61r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_62r_ENUM BCM56640_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_62r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_63r_ENUM BCM56640_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_63r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_7r_ENUM BCM56640_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_7r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_8r_ENUM BCM56640_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_8r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_9r_ENUM BCM56640_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_9r_ENUM
#define CMIC_PKT_REASON_0_TYPEr_ENUM BCM56640_A0_CMIC_PKT_REASON_0_TYPEr_ENUM
#define CMIC_PKT_REASON_1_TYPEr_ENUM BCM56640_A0_CMIC_PKT_REASON_1_TYPEr_ENUM
#define CMIC_PKT_REASON_2_TYPEr_ENUM BCM56640_A0_CMIC_PKT_REASON_2_TYPEr_ENUM
#define CMIC_PKT_REASON_DIRECT_0_TYPEr_ENUM BCM56640_A0_CMIC_PKT_REASON_DIRECT_0_TYPEr_ENUM
#define CMIC_PKT_REASON_DIRECT_1_TYPEr_ENUM BCM56640_A0_CMIC_PKT_REASON_DIRECT_1_TYPEr_ENUM
#define CMIC_PKT_REASON_DIRECT_2_TYPEr_ENUM BCM56640_A0_CMIC_PKT_REASON_DIRECT_2_TYPEr_ENUM
#define CMIC_PKT_REASON_MINI_0_TYPEr_ENUM BCM56640_A0_CMIC_PKT_REASON_MINI_0_TYPEr_ENUM
#define CMIC_PKT_REASON_MINI_1_TYPEr_ENUM BCM56640_A0_CMIC_PKT_REASON_MINI_1_TYPEr_ENUM
#define CMIC_PKT_REASON_MINI_2_TYPEr_ENUM BCM56640_A0_CMIC_PKT_REASON_MINI_2_TYPEr_ENUM
#define CMIC_PKT_RMACr_ENUM BCM56640_A0_CMIC_PKT_RMACr_ENUM
#define CMIC_PKT_RMAC_HIr_ENUM BCM56640_A0_CMIC_PKT_RMAC_HIr_ENUM
#define CMIC_PKT_RMH0r_ENUM BCM56640_A0_CMIC_PKT_RMH0r_ENUM
#define CMIC_PKT_RMH1r_ENUM BCM56640_A0_CMIC_PKT_RMH1r_ENUM
#define CMIC_PKT_RMH2r_ENUM BCM56640_A0_CMIC_PKT_RMH2r_ENUM
#define CMIC_PKT_RMH3r_ENUM BCM56640_A0_CMIC_PKT_RMH3r_ENUM
#define CMIC_PKT_VLANr_ENUM BCM56640_A0_CMIC_PKT_VLANr_ENUM
#define CMIC_RATE_ADJUSTr_ENUM BCM56640_A0_CMIC_RATE_ADJUSTr_ENUM
#define CMIC_RATE_ADJUST_INT_MDIOr_ENUM BCM56640_A0_CMIC_RATE_ADJUST_INT_MDIOr_ENUM
#define CMIC_RPE_IRQ_STAT0r_ENUM BCM56640_A0_CMIC_RPE_IRQ_STAT0r_ENUM
#define CMIC_RPE_IRQ_STAT1r_ENUM BCM56640_A0_CMIC_RPE_IRQ_STAT1r_ENUM
#define CMIC_RPE_IRQ_STAT2r_ENUM BCM56640_A0_CMIC_RPE_IRQ_STAT2r_ENUM
#define CMIC_RPE_IRQ_STAT3r_ENUM BCM56640_A0_CMIC_RPE_IRQ_STAT3r_ENUM
#define CMIC_RPE_IRQ_STAT4r_ENUM BCM56640_A0_CMIC_RPE_IRQ_STAT4r_ENUM
#define CMIC_RPE_MAX_CELL_LIMITr_ENUM BCM56640_A0_CMIC_RPE_MAX_CELL_LIMITr_ENUM
#define CMIC_RPE_MIIM_ADDRESSr_ENUM BCM56640_A0_CMIC_RPE_MIIM_ADDRESSr_ENUM
#define CMIC_RPE_MIIM_CTRLr_ENUM BCM56640_A0_CMIC_RPE_MIIM_CTRLr_ENUM
#define CMIC_RPE_MIIM_PARAMr_ENUM BCM56640_A0_CMIC_RPE_MIIM_PARAMr_ENUM
#define CMIC_RPE_MIIM_READ_DATAr_ENUM BCM56640_A0_CMIC_RPE_MIIM_READ_DATAr_ENUM
#define CMIC_RPE_MIIM_STATr_ENUM BCM56640_A0_CMIC_RPE_MIIM_STATr_ENUM
#define CMIC_RPE_PCIE_IRQ_MASK0r_ENUM BCM56640_A0_CMIC_RPE_PCIE_IRQ_MASK0r_ENUM
#define CMIC_RPE_RCPU_IRQ_MASK0r_ENUM BCM56640_A0_CMIC_RPE_RCPU_IRQ_MASK0r_ENUM
#define CMIC_RPE_RCPU_IRQ_MASK1r_ENUM BCM56640_A0_CMIC_RPE_RCPU_IRQ_MASK1r_ENUM
#define CMIC_RPE_RCPU_IRQ_MASK2r_ENUM BCM56640_A0_CMIC_RPE_RCPU_IRQ_MASK2r_ENUM
#define CMIC_RPE_RCPU_IRQ_MASK3r_ENUM BCM56640_A0_CMIC_RPE_RCPU_IRQ_MASK3r_ENUM
#define CMIC_RPE_RCPU_IRQ_MASK4r_ENUM BCM56640_A0_CMIC_RPE_RCPU_IRQ_MASK4r_ENUM
#define CMIC_RPE_STATr_ENUM BCM56640_A0_CMIC_RPE_STATr_ENUM
#define CMIC_RPE_STAT_CLRr_ENUM BCM56640_A0_CMIC_RPE_STAT_CLRr_ENUM
#define CMIC_RPE_SW_INTR_CONFIGr_ENUM BCM56640_A0_CMIC_RPE_SW_INTR_CONFIGr_ENUM
#define CMIC_RPE_UC0_IRQ_MASK0r_ENUM BCM56640_A0_CMIC_RPE_UC0_IRQ_MASK0r_ENUM
#define CMIC_RPE_UC1_IRQ_MASK0r_ENUM BCM56640_A0_CMIC_RPE_UC1_IRQ_MASK0r_ENUM
#define CMIC_RXBUF_BLOCK_DATABUF_ALLOCr_ENUM BCM56640_A0_CMIC_RXBUF_BLOCK_DATABUF_ALLOCr_ENUM
#define CMIC_RXBUF_BLOCK_STATUSBUF_ALLOCr_ENUM BCM56640_A0_CMIC_RXBUF_BLOCK_STATUSBUF_ALLOCr_ENUM
#define CMIC_RXBUF_CONFIGr_ENUM BCM56640_A0_CMIC_RXBUF_CONFIGr_ENUM
#define CMIC_RXBUF_DATABUF_MAX_FLIST_ENTRIESr_ENUM BCM56640_A0_CMIC_RXBUF_DATABUF_MAX_FLIST_ENTRIESr_ENUM
#define CMIC_RXBUF_DATABUF_NUM_FREE_ENTRIESr_ENUM BCM56640_A0_CMIC_RXBUF_DATABUF_NUM_FREE_ENTRIESr_ENUM
#define CMIC_RXBUF_ECCERR_CONTROLr_ENUM BCM56640_A0_CMIC_RXBUF_ECCERR_CONTROLr_ENUM
#define CMIC_RXBUF_EP_BUF_DEPTHr_ENUM BCM56640_A0_CMIC_RXBUF_EP_BUF_DEPTHr_ENUM
#define CMIC_RXBUF_EP_MAX_CREDr_ENUM BCM56640_A0_CMIC_RXBUF_EP_MAX_CREDr_ENUM
#define CMIC_RXBUF_EP_RLS_CREDr_ENUM BCM56640_A0_CMIC_RXBUF_EP_RLS_CREDr_ENUM
#define CMIC_RXBUF_STATUSBUF_MAX_FLIST_ENTRIESr_ENUM BCM56640_A0_CMIC_RXBUF_STATUSBUF_MAX_FLIST_ENTRIESr_ENUM
#define CMIC_RXBUF_STATUSBUF_NUM_FREE_ENTRIESr_ENUM BCM56640_A0_CMIC_RXBUF_STATUSBUF_NUM_FREE_ENTRIESr_ENUM
#define CMIC_SBUS_RING_MAPr_ENUM BCM56640_A0_CMIC_SBUS_RING_MAPr_ENUM
#define CMIC_SBUS_RING_MAP_0_7r_ENUM BCM56640_A0_CMIC_SBUS_RING_MAP_0_7r_ENUM
#define CMIC_SBUS_RING_MAP_16_23r_ENUM BCM56640_A0_CMIC_SBUS_RING_MAP_16_23r_ENUM
#define CMIC_SBUS_RING_MAP_24_31r_ENUM BCM56640_A0_CMIC_SBUS_RING_MAP_24_31r_ENUM
#define CMIC_SBUS_RING_MAP_32_39r_ENUM BCM56640_A0_CMIC_SBUS_RING_MAP_32_39r_ENUM
#define CMIC_SBUS_RING_MAP_40_47r_ENUM BCM56640_A0_CMIC_SBUS_RING_MAP_40_47r_ENUM
#define CMIC_SBUS_RING_MAP_48_55r_ENUM BCM56640_A0_CMIC_SBUS_RING_MAP_48_55r_ENUM
#define CMIC_SBUS_RING_MAP_56_63r_ENUM BCM56640_A0_CMIC_SBUS_RING_MAP_56_63r_ENUM
#define CMIC_SBUS_RING_MAP_8_15r_ENUM BCM56640_A0_CMIC_SBUS_RING_MAP_8_15r_ENUM
#define CMIC_SBUS_TIMEOUTr_ENUM BCM56640_A0_CMIC_SBUS_TIMEOUTr_ENUM
#define CMIC_SCHAN_RCPU_RPIO_MESSAGEr_ENUM BCM56640_A0_CMIC_SCHAN_RCPU_RPIO_MESSAGEr_ENUM
#define CMIC_SEMAPHOREr_ENUM BCM56640_A0_CMIC_SEMAPHOREr_ENUM
#define CMIC_SEMAPHORE_1r_ENUM BCM56640_A0_CMIC_SEMAPHORE_1r_ENUM
#define CMIC_SEMAPHORE_10r_ENUM BCM56640_A0_CMIC_SEMAPHORE_10r_ENUM
#define CMIC_SEMAPHORE_10_SHADOWr_ENUM BCM56640_A0_CMIC_SEMAPHORE_10_SHADOWr_ENUM
#define CMIC_SEMAPHORE_11r_ENUM BCM56640_A0_CMIC_SEMAPHORE_11r_ENUM
#define CMIC_SEMAPHORE_11_SHADOWr_ENUM BCM56640_A0_CMIC_SEMAPHORE_11_SHADOWr_ENUM
#define CMIC_SEMAPHORE_12r_ENUM BCM56640_A0_CMIC_SEMAPHORE_12r_ENUM
#define CMIC_SEMAPHORE_12_SHADOWr_ENUM BCM56640_A0_CMIC_SEMAPHORE_12_SHADOWr_ENUM
#define CMIC_SEMAPHORE_13r_ENUM BCM56640_A0_CMIC_SEMAPHORE_13r_ENUM
#define CMIC_SEMAPHORE_13_SHADOWr_ENUM BCM56640_A0_CMIC_SEMAPHORE_13_SHADOWr_ENUM
#define CMIC_SEMAPHORE_14r_ENUM BCM56640_A0_CMIC_SEMAPHORE_14r_ENUM
#define CMIC_SEMAPHORE_14_SHADOWr_ENUM BCM56640_A0_CMIC_SEMAPHORE_14_SHADOWr_ENUM
#define CMIC_SEMAPHORE_15r_ENUM BCM56640_A0_CMIC_SEMAPHORE_15r_ENUM
#define CMIC_SEMAPHORE_15_SHADOWr_ENUM BCM56640_A0_CMIC_SEMAPHORE_15_SHADOWr_ENUM
#define CMIC_SEMAPHORE_16r_ENUM BCM56640_A0_CMIC_SEMAPHORE_16r_ENUM
#define CMIC_SEMAPHORE_16_SHADOWr_ENUM BCM56640_A0_CMIC_SEMAPHORE_16_SHADOWr_ENUM
#define CMIC_SEMAPHORE_17r_ENUM BCM56640_A0_CMIC_SEMAPHORE_17r_ENUM
#define CMIC_SEMAPHORE_17_SHADOWr_ENUM BCM56640_A0_CMIC_SEMAPHORE_17_SHADOWr_ENUM
#define CMIC_SEMAPHORE_18r_ENUM BCM56640_A0_CMIC_SEMAPHORE_18r_ENUM
#define CMIC_SEMAPHORE_18_SHADOWr_ENUM BCM56640_A0_CMIC_SEMAPHORE_18_SHADOWr_ENUM
#define CMIC_SEMAPHORE_19r_ENUM BCM56640_A0_CMIC_SEMAPHORE_19r_ENUM
#define CMIC_SEMAPHORE_19_SHADOWr_ENUM BCM56640_A0_CMIC_SEMAPHORE_19_SHADOWr_ENUM
#define CMIC_SEMAPHORE_1_SHADOWr_ENUM BCM56640_A0_CMIC_SEMAPHORE_1_SHADOWr_ENUM
#define CMIC_SEMAPHORE_2r_ENUM BCM56640_A0_CMIC_SEMAPHORE_2r_ENUM
#define CMIC_SEMAPHORE_20r_ENUM BCM56640_A0_CMIC_SEMAPHORE_20r_ENUM
#define CMIC_SEMAPHORE_20_SHADOWr_ENUM BCM56640_A0_CMIC_SEMAPHORE_20_SHADOWr_ENUM
#define CMIC_SEMAPHORE_21r_ENUM BCM56640_A0_CMIC_SEMAPHORE_21r_ENUM
#define CMIC_SEMAPHORE_21_SHADOWr_ENUM BCM56640_A0_CMIC_SEMAPHORE_21_SHADOWr_ENUM
#define CMIC_SEMAPHORE_22r_ENUM BCM56640_A0_CMIC_SEMAPHORE_22r_ENUM
#define CMIC_SEMAPHORE_22_SHADOWr_ENUM BCM56640_A0_CMIC_SEMAPHORE_22_SHADOWr_ENUM
#define CMIC_SEMAPHORE_23r_ENUM BCM56640_A0_CMIC_SEMAPHORE_23r_ENUM
#define CMIC_SEMAPHORE_23_SHADOWr_ENUM BCM56640_A0_CMIC_SEMAPHORE_23_SHADOWr_ENUM
#define CMIC_SEMAPHORE_24r_ENUM BCM56640_A0_CMIC_SEMAPHORE_24r_ENUM
#define CMIC_SEMAPHORE_24_SHADOWr_ENUM BCM56640_A0_CMIC_SEMAPHORE_24_SHADOWr_ENUM
#define CMIC_SEMAPHORE_25r_ENUM BCM56640_A0_CMIC_SEMAPHORE_25r_ENUM
#define CMIC_SEMAPHORE_25_SHADOWr_ENUM BCM56640_A0_CMIC_SEMAPHORE_25_SHADOWr_ENUM
#define CMIC_SEMAPHORE_26r_ENUM BCM56640_A0_CMIC_SEMAPHORE_26r_ENUM
#define CMIC_SEMAPHORE_26_SHADOWr_ENUM BCM56640_A0_CMIC_SEMAPHORE_26_SHADOWr_ENUM
#define CMIC_SEMAPHORE_27r_ENUM BCM56640_A0_CMIC_SEMAPHORE_27r_ENUM
#define CMIC_SEMAPHORE_27_SHADOWr_ENUM BCM56640_A0_CMIC_SEMAPHORE_27_SHADOWr_ENUM
#define CMIC_SEMAPHORE_28r_ENUM BCM56640_A0_CMIC_SEMAPHORE_28r_ENUM
#define CMIC_SEMAPHORE_28_SHADOWr_ENUM BCM56640_A0_CMIC_SEMAPHORE_28_SHADOWr_ENUM
#define CMIC_SEMAPHORE_29r_ENUM BCM56640_A0_CMIC_SEMAPHORE_29r_ENUM
#define CMIC_SEMAPHORE_29_SHADOWr_ENUM BCM56640_A0_CMIC_SEMAPHORE_29_SHADOWr_ENUM
#define CMIC_SEMAPHORE_2_SHADOWr_ENUM BCM56640_A0_CMIC_SEMAPHORE_2_SHADOWr_ENUM
#define CMIC_SEMAPHORE_3r_ENUM BCM56640_A0_CMIC_SEMAPHORE_3r_ENUM
#define CMIC_SEMAPHORE_30r_ENUM BCM56640_A0_CMIC_SEMAPHORE_30r_ENUM
#define CMIC_SEMAPHORE_30_SHADOWr_ENUM BCM56640_A0_CMIC_SEMAPHORE_30_SHADOWr_ENUM
#define CMIC_SEMAPHORE_31r_ENUM BCM56640_A0_CMIC_SEMAPHORE_31r_ENUM
#define CMIC_SEMAPHORE_31_SHADOWr_ENUM BCM56640_A0_CMIC_SEMAPHORE_31_SHADOWr_ENUM
#define CMIC_SEMAPHORE_32r_ENUM BCM56640_A0_CMIC_SEMAPHORE_32r_ENUM
#define CMIC_SEMAPHORE_32_SHADOWr_ENUM BCM56640_A0_CMIC_SEMAPHORE_32_SHADOWr_ENUM
#define CMIC_SEMAPHORE_3_SHADOWr_ENUM BCM56640_A0_CMIC_SEMAPHORE_3_SHADOWr_ENUM
#define CMIC_SEMAPHORE_4r_ENUM BCM56640_A0_CMIC_SEMAPHORE_4r_ENUM
#define CMIC_SEMAPHORE_4_SHADOWr_ENUM BCM56640_A0_CMIC_SEMAPHORE_4_SHADOWr_ENUM
#define CMIC_SEMAPHORE_5r_ENUM BCM56640_A0_CMIC_SEMAPHORE_5r_ENUM
#define CMIC_SEMAPHORE_5_SHADOWr_ENUM BCM56640_A0_CMIC_SEMAPHORE_5_SHADOWr_ENUM
#define CMIC_SEMAPHORE_6r_ENUM BCM56640_A0_CMIC_SEMAPHORE_6r_ENUM
#define CMIC_SEMAPHORE_6_SHADOWr_ENUM BCM56640_A0_CMIC_SEMAPHORE_6_SHADOWr_ENUM
#define CMIC_SEMAPHORE_7r_ENUM BCM56640_A0_CMIC_SEMAPHORE_7r_ENUM
#define CMIC_SEMAPHORE_7_SHADOWr_ENUM BCM56640_A0_CMIC_SEMAPHORE_7_SHADOWr_ENUM
#define CMIC_SEMAPHORE_8r_ENUM BCM56640_A0_CMIC_SEMAPHORE_8r_ENUM
#define CMIC_SEMAPHORE_8_SHADOWr_ENUM BCM56640_A0_CMIC_SEMAPHORE_8_SHADOWr_ENUM
#define CMIC_SEMAPHORE_9r_ENUM BCM56640_A0_CMIC_SEMAPHORE_9r_ENUM
#define CMIC_SEMAPHORE_9_SHADOWr_ENUM BCM56640_A0_CMIC_SEMAPHORE_9_SHADOWr_ENUM
#define CMIC_SEMAPHORE_SHADOWr_ENUM BCM56640_A0_CMIC_SEMAPHORE_SHADOWr_ENUM
#define CMIC_SER0_END_ADDRr_ENUM BCM56640_A0_CMIC_SER0_END_ADDRr_ENUM
#define CMIC_SER0_END_ADDR_0r_ENUM BCM56640_A0_CMIC_SER0_END_ADDR_0r_ENUM
#define CMIC_SER0_END_ADDR_1r_ENUM BCM56640_A0_CMIC_SER0_END_ADDR_1r_ENUM
#define CMIC_SER0_END_ADDR_10r_ENUM BCM56640_A0_CMIC_SER0_END_ADDR_10r_ENUM
#define CMIC_SER0_END_ADDR_11r_ENUM BCM56640_A0_CMIC_SER0_END_ADDR_11r_ENUM
#define CMIC_SER0_END_ADDR_12r_ENUM BCM56640_A0_CMIC_SER0_END_ADDR_12r_ENUM
#define CMIC_SER0_END_ADDR_13r_ENUM BCM56640_A0_CMIC_SER0_END_ADDR_13r_ENUM
#define CMIC_SER0_END_ADDR_14r_ENUM BCM56640_A0_CMIC_SER0_END_ADDR_14r_ENUM
#define CMIC_SER0_END_ADDR_15r_ENUM BCM56640_A0_CMIC_SER0_END_ADDR_15r_ENUM
#define CMIC_SER0_END_ADDR_16r_ENUM BCM56640_A0_CMIC_SER0_END_ADDR_16r_ENUM
#define CMIC_SER0_END_ADDR_17r_ENUM BCM56640_A0_CMIC_SER0_END_ADDR_17r_ENUM
#define CMIC_SER0_END_ADDR_18r_ENUM BCM56640_A0_CMIC_SER0_END_ADDR_18r_ENUM
#define CMIC_SER0_END_ADDR_19r_ENUM BCM56640_A0_CMIC_SER0_END_ADDR_19r_ENUM
#define CMIC_SER0_END_ADDR_2r_ENUM BCM56640_A0_CMIC_SER0_END_ADDR_2r_ENUM
#define CMIC_SER0_END_ADDR_20r_ENUM BCM56640_A0_CMIC_SER0_END_ADDR_20r_ENUM
#define CMIC_SER0_END_ADDR_21r_ENUM BCM56640_A0_CMIC_SER0_END_ADDR_21r_ENUM
#define CMIC_SER0_END_ADDR_22r_ENUM BCM56640_A0_CMIC_SER0_END_ADDR_22r_ENUM
#define CMIC_SER0_END_ADDR_23r_ENUM BCM56640_A0_CMIC_SER0_END_ADDR_23r_ENUM
#define CMIC_SER0_END_ADDR_24r_ENUM BCM56640_A0_CMIC_SER0_END_ADDR_24r_ENUM
#define CMIC_SER0_END_ADDR_25r_ENUM BCM56640_A0_CMIC_SER0_END_ADDR_25r_ENUM
#define CMIC_SER0_END_ADDR_26r_ENUM BCM56640_A0_CMIC_SER0_END_ADDR_26r_ENUM
#define CMIC_SER0_END_ADDR_27r_ENUM BCM56640_A0_CMIC_SER0_END_ADDR_27r_ENUM
#define CMIC_SER0_END_ADDR_28r_ENUM BCM56640_A0_CMIC_SER0_END_ADDR_28r_ENUM
#define CMIC_SER0_END_ADDR_29r_ENUM BCM56640_A0_CMIC_SER0_END_ADDR_29r_ENUM
#define CMIC_SER0_END_ADDR_3r_ENUM BCM56640_A0_CMIC_SER0_END_ADDR_3r_ENUM
#define CMIC_SER0_END_ADDR_30r_ENUM BCM56640_A0_CMIC_SER0_END_ADDR_30r_ENUM
#define CMIC_SER0_END_ADDR_31r_ENUM BCM56640_A0_CMIC_SER0_END_ADDR_31r_ENUM
#define CMIC_SER0_END_ADDR_4r_ENUM BCM56640_A0_CMIC_SER0_END_ADDR_4r_ENUM
#define CMIC_SER0_END_ADDR_5r_ENUM BCM56640_A0_CMIC_SER0_END_ADDR_5r_ENUM
#define CMIC_SER0_END_ADDR_6r_ENUM BCM56640_A0_CMIC_SER0_END_ADDR_6r_ENUM
#define CMIC_SER0_END_ADDR_7r_ENUM BCM56640_A0_CMIC_SER0_END_ADDR_7r_ENUM
#define CMIC_SER0_END_ADDR_8r_ENUM BCM56640_A0_CMIC_SER0_END_ADDR_8r_ENUM
#define CMIC_SER0_END_ADDR_9r_ENUM BCM56640_A0_CMIC_SER0_END_ADDR_9r_ENUM
#define CMIC_SER0_FAIL_CNTr_ENUM BCM56640_A0_CMIC_SER0_FAIL_CNTr_ENUM
#define CMIC_SER0_FAIL_ENTRYr_ENUM BCM56640_A0_CMIC_SER0_FAIL_ENTRYr_ENUM
#define CMIC_SER0_INTERLEAVE_PARITYr_ENUM BCM56640_A0_CMIC_SER0_INTERLEAVE_PARITYr_ENUM
#define CMIC_SER0_MEM_ADDRr_ENUM BCM56640_A0_CMIC_SER0_MEM_ADDRr_ENUM
#define CMIC_SER0_MEM_ADDR_0r_ENUM BCM56640_A0_CMIC_SER0_MEM_ADDR_0r_ENUM
#define CMIC_SER0_MEM_ADDR_1r_ENUM BCM56640_A0_CMIC_SER0_MEM_ADDR_1r_ENUM
#define CMIC_SER0_MEM_ADDR_10r_ENUM BCM56640_A0_CMIC_SER0_MEM_ADDR_10r_ENUM
#define CMIC_SER0_MEM_ADDR_11r_ENUM BCM56640_A0_CMIC_SER0_MEM_ADDR_11r_ENUM
#define CMIC_SER0_MEM_ADDR_12r_ENUM BCM56640_A0_CMIC_SER0_MEM_ADDR_12r_ENUM
#define CMIC_SER0_MEM_ADDR_13r_ENUM BCM56640_A0_CMIC_SER0_MEM_ADDR_13r_ENUM
#define CMIC_SER0_MEM_ADDR_14r_ENUM BCM56640_A0_CMIC_SER0_MEM_ADDR_14r_ENUM
#define CMIC_SER0_MEM_ADDR_15r_ENUM BCM56640_A0_CMIC_SER0_MEM_ADDR_15r_ENUM
#define CMIC_SER0_MEM_ADDR_16r_ENUM BCM56640_A0_CMIC_SER0_MEM_ADDR_16r_ENUM
#define CMIC_SER0_MEM_ADDR_17r_ENUM BCM56640_A0_CMIC_SER0_MEM_ADDR_17r_ENUM
#define CMIC_SER0_MEM_ADDR_18r_ENUM BCM56640_A0_CMIC_SER0_MEM_ADDR_18r_ENUM
#define CMIC_SER0_MEM_ADDR_19r_ENUM BCM56640_A0_CMIC_SER0_MEM_ADDR_19r_ENUM
#define CMIC_SER0_MEM_ADDR_2r_ENUM BCM56640_A0_CMIC_SER0_MEM_ADDR_2r_ENUM
#define CMIC_SER0_MEM_ADDR_20r_ENUM BCM56640_A0_CMIC_SER0_MEM_ADDR_20r_ENUM
#define CMIC_SER0_MEM_ADDR_21r_ENUM BCM56640_A0_CMIC_SER0_MEM_ADDR_21r_ENUM
#define CMIC_SER0_MEM_ADDR_22r_ENUM BCM56640_A0_CMIC_SER0_MEM_ADDR_22r_ENUM
#define CMIC_SER0_MEM_ADDR_23r_ENUM BCM56640_A0_CMIC_SER0_MEM_ADDR_23r_ENUM
#define CMIC_SER0_MEM_ADDR_24r_ENUM BCM56640_A0_CMIC_SER0_MEM_ADDR_24r_ENUM
#define CMIC_SER0_MEM_ADDR_25r_ENUM BCM56640_A0_CMIC_SER0_MEM_ADDR_25r_ENUM
#define CMIC_SER0_MEM_ADDR_26r_ENUM BCM56640_A0_CMIC_SER0_MEM_ADDR_26r_ENUM
#define CMIC_SER0_MEM_ADDR_27r_ENUM BCM56640_A0_CMIC_SER0_MEM_ADDR_27r_ENUM
#define CMIC_SER0_MEM_ADDR_28r_ENUM BCM56640_A0_CMIC_SER0_MEM_ADDR_28r_ENUM
#define CMIC_SER0_MEM_ADDR_29r_ENUM BCM56640_A0_CMIC_SER0_MEM_ADDR_29r_ENUM
#define CMIC_SER0_MEM_ADDR_3r_ENUM BCM56640_A0_CMIC_SER0_MEM_ADDR_3r_ENUM
#define CMIC_SER0_MEM_ADDR_30r_ENUM BCM56640_A0_CMIC_SER0_MEM_ADDR_30r_ENUM
#define CMIC_SER0_MEM_ADDR_31r_ENUM BCM56640_A0_CMIC_SER0_MEM_ADDR_31r_ENUM
#define CMIC_SER0_MEM_ADDR_4r_ENUM BCM56640_A0_CMIC_SER0_MEM_ADDR_4r_ENUM
#define CMIC_SER0_MEM_ADDR_5r_ENUM BCM56640_A0_CMIC_SER0_MEM_ADDR_5r_ENUM
#define CMIC_SER0_MEM_ADDR_6r_ENUM BCM56640_A0_CMIC_SER0_MEM_ADDR_6r_ENUM
#define CMIC_SER0_MEM_ADDR_7r_ENUM BCM56640_A0_CMIC_SER0_MEM_ADDR_7r_ENUM
#define CMIC_SER0_MEM_ADDR_8r_ENUM BCM56640_A0_CMIC_SER0_MEM_ADDR_8r_ENUM
#define CMIC_SER0_MEM_ADDR_9r_ENUM BCM56640_A0_CMIC_SER0_MEM_ADDR_9r_ENUM
#define CMIC_SER0_MEM_DATAr_ENUM BCM56640_A0_CMIC_SER0_MEM_DATAr_ENUM
#define CMIC_SER0_PARITY_MODE_SELr_ENUM BCM56640_A0_CMIC_SER0_PARITY_MODE_SELr_ENUM
#define CMIC_SER0_PARITY_MODE_SEL_15_0r_ENUM BCM56640_A0_CMIC_SER0_PARITY_MODE_SEL_15_0r_ENUM
#define CMIC_SER0_PARITY_MODE_SEL_31_16r_ENUM BCM56640_A0_CMIC_SER0_PARITY_MODE_SEL_31_16r_ENUM
#define CMIC_SER0_POWER_DOWN_MEM_LOWERr_ENUM BCM56640_A0_CMIC_SER0_POWER_DOWN_MEM_LOWERr_ENUM
#define CMIC_SER0_POWER_DOWN_MEM_UPPERr_ENUM BCM56640_A0_CMIC_SER0_POWER_DOWN_MEM_UPPERr_ENUM
#define CMIC_SER0_PROTECT_ADDR_RANGE_VALIDr_ENUM BCM56640_A0_CMIC_SER0_PROTECT_ADDR_RANGE_VALIDr_ENUM
#define CMIC_SER0_RANGE0_DATAENTRY_LENr_ENUM BCM56640_A0_CMIC_SER0_RANGE0_DATAENTRY_LENr_ENUM
#define CMIC_SER0_RANGE10_DATAENTRY_LENr_ENUM BCM56640_A0_CMIC_SER0_RANGE10_DATAENTRY_LENr_ENUM
#define CMIC_SER0_RANGE11_DATAENTRY_LENr_ENUM BCM56640_A0_CMIC_SER0_RANGE11_DATAENTRY_LENr_ENUM
#define CMIC_SER0_RANGE12_DATAENTRY_LENr_ENUM BCM56640_A0_CMIC_SER0_RANGE12_DATAENTRY_LENr_ENUM
#define CMIC_SER0_RANGE13_DATAENTRY_LENr_ENUM BCM56640_A0_CMIC_SER0_RANGE13_DATAENTRY_LENr_ENUM
#define CMIC_SER0_RANGE14_DATAENTRY_LENr_ENUM BCM56640_A0_CMIC_SER0_RANGE14_DATAENTRY_LENr_ENUM
#define CMIC_SER0_RANGE15_DATAENTRY_LENr_ENUM BCM56640_A0_CMIC_SER0_RANGE15_DATAENTRY_LENr_ENUM
#define CMIC_SER0_RANGE16_DATAENTRY_LENr_ENUM BCM56640_A0_CMIC_SER0_RANGE16_DATAENTRY_LENr_ENUM
#define CMIC_SER0_RANGE17_DATAENTRY_LENr_ENUM BCM56640_A0_CMIC_SER0_RANGE17_DATAENTRY_LENr_ENUM
#define CMIC_SER0_RANGE18_DATAENTRY_LENr_ENUM BCM56640_A0_CMIC_SER0_RANGE18_DATAENTRY_LENr_ENUM
#define CMIC_SER0_RANGE19_DATAENTRY_LENr_ENUM BCM56640_A0_CMIC_SER0_RANGE19_DATAENTRY_LENr_ENUM
#define CMIC_SER0_RANGE1_DATAENTRY_LENr_ENUM BCM56640_A0_CMIC_SER0_RANGE1_DATAENTRY_LENr_ENUM
#define CMIC_SER0_RANGE20_DATAENTRY_LENr_ENUM BCM56640_A0_CMIC_SER0_RANGE20_DATAENTRY_LENr_ENUM
#define CMIC_SER0_RANGE21_DATAENTRY_LENr_ENUM BCM56640_A0_CMIC_SER0_RANGE21_DATAENTRY_LENr_ENUM
#define CMIC_SER0_RANGE22_DATAENTRY_LENr_ENUM BCM56640_A0_CMIC_SER0_RANGE22_DATAENTRY_LENr_ENUM
#define CMIC_SER0_RANGE23_DATAENTRY_LENr_ENUM BCM56640_A0_CMIC_SER0_RANGE23_DATAENTRY_LENr_ENUM
#define CMIC_SER0_RANGE24_DATAENTRY_LENr_ENUM BCM56640_A0_CMIC_SER0_RANGE24_DATAENTRY_LENr_ENUM
#define CMIC_SER0_RANGE25_DATAENTRY_LENr_ENUM BCM56640_A0_CMIC_SER0_RANGE25_DATAENTRY_LENr_ENUM
#define CMIC_SER0_RANGE26_DATAENTRY_LENr_ENUM BCM56640_A0_CMIC_SER0_RANGE26_DATAENTRY_LENr_ENUM
#define CMIC_SER0_RANGE27_DATAENTRY_LENr_ENUM BCM56640_A0_CMIC_SER0_RANGE27_DATAENTRY_LENr_ENUM
#define CMIC_SER0_RANGE28_DATAENTRY_LENr_ENUM BCM56640_A0_CMIC_SER0_RANGE28_DATAENTRY_LENr_ENUM
#define CMIC_SER0_RANGE29_DATAENTRY_LENr_ENUM BCM56640_A0_CMIC_SER0_RANGE29_DATAENTRY_LENr_ENUM
#define CMIC_SER0_RANGE2_DATAENTRY_LENr_ENUM BCM56640_A0_CMIC_SER0_RANGE2_DATAENTRY_LENr_ENUM
#define CMIC_SER0_RANGE30_DATAENTRY_LENr_ENUM BCM56640_A0_CMIC_SER0_RANGE30_DATAENTRY_LENr_ENUM
#define CMIC_SER0_RANGE31_DATAENTRY_LENr_ENUM BCM56640_A0_CMIC_SER0_RANGE31_DATAENTRY_LENr_ENUM
#define CMIC_SER0_RANGE3_DATAENTRY_LENr_ENUM BCM56640_A0_CMIC_SER0_RANGE3_DATAENTRY_LENr_ENUM
#define CMIC_SER0_RANGE4_DATAENTRY_LENr_ENUM BCM56640_A0_CMIC_SER0_RANGE4_DATAENTRY_LENr_ENUM
#define CMIC_SER0_RANGE5_DATAENTRY_LENr_ENUM BCM56640_A0_CMIC_SER0_RANGE5_DATAENTRY_LENr_ENUM
#define CMIC_SER0_RANGE6_DATAENTRY_LENr_ENUM BCM56640_A0_CMIC_SER0_RANGE6_DATAENTRY_LENr_ENUM
#define CMIC_SER0_RANGE7_DATAENTRY_LENr_ENUM BCM56640_A0_CMIC_SER0_RANGE7_DATAENTRY_LENr_ENUM
#define CMIC_SER0_RANGE8_DATAENTRY_LENr_ENUM BCM56640_A0_CMIC_SER0_RANGE8_DATAENTRY_LENr_ENUM
#define CMIC_SER0_RANGE9_DATAENTRY_LENr_ENUM BCM56640_A0_CMIC_SER0_RANGE9_DATAENTRY_LENr_ENUM
#define CMIC_SER0_RANGE_DATAENTRY_LENr_ENUM BCM56640_A0_CMIC_SER0_RANGE_DATAENTRY_LENr_ENUM
#define CMIC_SER0_START_ADDRr_ENUM BCM56640_A0_CMIC_SER0_START_ADDRr_ENUM
#define CMIC_SER0_START_ADDR_0r_ENUM BCM56640_A0_CMIC_SER0_START_ADDR_0r_ENUM
#define CMIC_SER0_START_ADDR_1r_ENUM BCM56640_A0_CMIC_SER0_START_ADDR_1r_ENUM
#define CMIC_SER0_START_ADDR_10r_ENUM BCM56640_A0_CMIC_SER0_START_ADDR_10r_ENUM
#define CMIC_SER0_START_ADDR_11r_ENUM BCM56640_A0_CMIC_SER0_START_ADDR_11r_ENUM
#define CMIC_SER0_START_ADDR_12r_ENUM BCM56640_A0_CMIC_SER0_START_ADDR_12r_ENUM
#define CMIC_SER0_START_ADDR_13r_ENUM BCM56640_A0_CMIC_SER0_START_ADDR_13r_ENUM
#define CMIC_SER0_START_ADDR_14r_ENUM BCM56640_A0_CMIC_SER0_START_ADDR_14r_ENUM
#define CMIC_SER0_START_ADDR_15r_ENUM BCM56640_A0_CMIC_SER0_START_ADDR_15r_ENUM
#define CMIC_SER0_START_ADDR_16r_ENUM BCM56640_A0_CMIC_SER0_START_ADDR_16r_ENUM
#define CMIC_SER0_START_ADDR_17r_ENUM BCM56640_A0_CMIC_SER0_START_ADDR_17r_ENUM
#define CMIC_SER0_START_ADDR_18r_ENUM BCM56640_A0_CMIC_SER0_START_ADDR_18r_ENUM
#define CMIC_SER0_START_ADDR_19r_ENUM BCM56640_A0_CMIC_SER0_START_ADDR_19r_ENUM
#define CMIC_SER0_START_ADDR_2r_ENUM BCM56640_A0_CMIC_SER0_START_ADDR_2r_ENUM
#define CMIC_SER0_START_ADDR_20r_ENUM BCM56640_A0_CMIC_SER0_START_ADDR_20r_ENUM
#define CMIC_SER0_START_ADDR_21r_ENUM BCM56640_A0_CMIC_SER0_START_ADDR_21r_ENUM
#define CMIC_SER0_START_ADDR_22r_ENUM BCM56640_A0_CMIC_SER0_START_ADDR_22r_ENUM
#define CMIC_SER0_START_ADDR_23r_ENUM BCM56640_A0_CMIC_SER0_START_ADDR_23r_ENUM
#define CMIC_SER0_START_ADDR_24r_ENUM BCM56640_A0_CMIC_SER0_START_ADDR_24r_ENUM
#define CMIC_SER0_START_ADDR_25r_ENUM BCM56640_A0_CMIC_SER0_START_ADDR_25r_ENUM
#define CMIC_SER0_START_ADDR_26r_ENUM BCM56640_A0_CMIC_SER0_START_ADDR_26r_ENUM
#define CMIC_SER0_START_ADDR_27r_ENUM BCM56640_A0_CMIC_SER0_START_ADDR_27r_ENUM
#define CMIC_SER0_START_ADDR_28r_ENUM BCM56640_A0_CMIC_SER0_START_ADDR_28r_ENUM
#define CMIC_SER0_START_ADDR_29r_ENUM BCM56640_A0_CMIC_SER0_START_ADDR_29r_ENUM
#define CMIC_SER0_START_ADDR_3r_ENUM BCM56640_A0_CMIC_SER0_START_ADDR_3r_ENUM
#define CMIC_SER0_START_ADDR_30r_ENUM BCM56640_A0_CMIC_SER0_START_ADDR_30r_ENUM
#define CMIC_SER0_START_ADDR_31r_ENUM BCM56640_A0_CMIC_SER0_START_ADDR_31r_ENUM
#define CMIC_SER0_START_ADDR_4r_ENUM BCM56640_A0_CMIC_SER0_START_ADDR_4r_ENUM
#define CMIC_SER0_START_ADDR_5r_ENUM BCM56640_A0_CMIC_SER0_START_ADDR_5r_ENUM
#define CMIC_SER0_START_ADDR_6r_ENUM BCM56640_A0_CMIC_SER0_START_ADDR_6r_ENUM
#define CMIC_SER0_START_ADDR_7r_ENUM BCM56640_A0_CMIC_SER0_START_ADDR_7r_ENUM
#define CMIC_SER0_START_ADDR_8r_ENUM BCM56640_A0_CMIC_SER0_START_ADDR_8r_ENUM
#define CMIC_SER0_START_ADDR_9r_ENUM BCM56640_A0_CMIC_SER0_START_ADDR_9r_ENUM
#define CMIC_SER1_END_ADDRr_ENUM BCM56640_A0_CMIC_SER1_END_ADDRr_ENUM
#define CMIC_SER1_END_ADDR_0r_ENUM BCM56640_A0_CMIC_SER1_END_ADDR_0r_ENUM
#define CMIC_SER1_END_ADDR_1r_ENUM BCM56640_A0_CMIC_SER1_END_ADDR_1r_ENUM
#define CMIC_SER1_END_ADDR_10r_ENUM BCM56640_A0_CMIC_SER1_END_ADDR_10r_ENUM
#define CMIC_SER1_END_ADDR_11r_ENUM BCM56640_A0_CMIC_SER1_END_ADDR_11r_ENUM
#define CMIC_SER1_END_ADDR_12r_ENUM BCM56640_A0_CMIC_SER1_END_ADDR_12r_ENUM
#define CMIC_SER1_END_ADDR_13r_ENUM BCM56640_A0_CMIC_SER1_END_ADDR_13r_ENUM
#define CMIC_SER1_END_ADDR_14r_ENUM BCM56640_A0_CMIC_SER1_END_ADDR_14r_ENUM
#define CMIC_SER1_END_ADDR_15r_ENUM BCM56640_A0_CMIC_SER1_END_ADDR_15r_ENUM
#define CMIC_SER1_END_ADDR_16r_ENUM BCM56640_A0_CMIC_SER1_END_ADDR_16r_ENUM
#define CMIC_SER1_END_ADDR_17r_ENUM BCM56640_A0_CMIC_SER1_END_ADDR_17r_ENUM
#define CMIC_SER1_END_ADDR_18r_ENUM BCM56640_A0_CMIC_SER1_END_ADDR_18r_ENUM
#define CMIC_SER1_END_ADDR_19r_ENUM BCM56640_A0_CMIC_SER1_END_ADDR_19r_ENUM
#define CMIC_SER1_END_ADDR_2r_ENUM BCM56640_A0_CMIC_SER1_END_ADDR_2r_ENUM
#define CMIC_SER1_END_ADDR_20r_ENUM BCM56640_A0_CMIC_SER1_END_ADDR_20r_ENUM
#define CMIC_SER1_END_ADDR_21r_ENUM BCM56640_A0_CMIC_SER1_END_ADDR_21r_ENUM
#define CMIC_SER1_END_ADDR_22r_ENUM BCM56640_A0_CMIC_SER1_END_ADDR_22r_ENUM
#define CMIC_SER1_END_ADDR_23r_ENUM BCM56640_A0_CMIC_SER1_END_ADDR_23r_ENUM
#define CMIC_SER1_END_ADDR_24r_ENUM BCM56640_A0_CMIC_SER1_END_ADDR_24r_ENUM
#define CMIC_SER1_END_ADDR_25r_ENUM BCM56640_A0_CMIC_SER1_END_ADDR_25r_ENUM
#define CMIC_SER1_END_ADDR_26r_ENUM BCM56640_A0_CMIC_SER1_END_ADDR_26r_ENUM
#define CMIC_SER1_END_ADDR_27r_ENUM BCM56640_A0_CMIC_SER1_END_ADDR_27r_ENUM
#define CMIC_SER1_END_ADDR_28r_ENUM BCM56640_A0_CMIC_SER1_END_ADDR_28r_ENUM
#define CMIC_SER1_END_ADDR_29r_ENUM BCM56640_A0_CMIC_SER1_END_ADDR_29r_ENUM
#define CMIC_SER1_END_ADDR_3r_ENUM BCM56640_A0_CMIC_SER1_END_ADDR_3r_ENUM
#define CMIC_SER1_END_ADDR_30r_ENUM BCM56640_A0_CMIC_SER1_END_ADDR_30r_ENUM
#define CMIC_SER1_END_ADDR_31r_ENUM BCM56640_A0_CMIC_SER1_END_ADDR_31r_ENUM
#define CMIC_SER1_END_ADDR_4r_ENUM BCM56640_A0_CMIC_SER1_END_ADDR_4r_ENUM
#define CMIC_SER1_END_ADDR_5r_ENUM BCM56640_A0_CMIC_SER1_END_ADDR_5r_ENUM
#define CMIC_SER1_END_ADDR_6r_ENUM BCM56640_A0_CMIC_SER1_END_ADDR_6r_ENUM
#define CMIC_SER1_END_ADDR_7r_ENUM BCM56640_A0_CMIC_SER1_END_ADDR_7r_ENUM
#define CMIC_SER1_END_ADDR_8r_ENUM BCM56640_A0_CMIC_SER1_END_ADDR_8r_ENUM
#define CMIC_SER1_END_ADDR_9r_ENUM BCM56640_A0_CMIC_SER1_END_ADDR_9r_ENUM
#define CMIC_SER1_FAIL_CNTr_ENUM BCM56640_A0_CMIC_SER1_FAIL_CNTr_ENUM
#define CMIC_SER1_FAIL_ENTRYr_ENUM BCM56640_A0_CMIC_SER1_FAIL_ENTRYr_ENUM
#define CMIC_SER1_INTERLEAVE_PARITYr_ENUM BCM56640_A0_CMIC_SER1_INTERLEAVE_PARITYr_ENUM
#define CMIC_SER1_MEM_ADDRr_ENUM BCM56640_A0_CMIC_SER1_MEM_ADDRr_ENUM
#define CMIC_SER1_MEM_ADDR_0r_ENUM BCM56640_A0_CMIC_SER1_MEM_ADDR_0r_ENUM
#define CMIC_SER1_MEM_ADDR_1r_ENUM BCM56640_A0_CMIC_SER1_MEM_ADDR_1r_ENUM
#define CMIC_SER1_MEM_ADDR_10r_ENUM BCM56640_A0_CMIC_SER1_MEM_ADDR_10r_ENUM
#define CMIC_SER1_MEM_ADDR_11r_ENUM BCM56640_A0_CMIC_SER1_MEM_ADDR_11r_ENUM
#define CMIC_SER1_MEM_ADDR_12r_ENUM BCM56640_A0_CMIC_SER1_MEM_ADDR_12r_ENUM
#define CMIC_SER1_MEM_ADDR_13r_ENUM BCM56640_A0_CMIC_SER1_MEM_ADDR_13r_ENUM
#define CMIC_SER1_MEM_ADDR_14r_ENUM BCM56640_A0_CMIC_SER1_MEM_ADDR_14r_ENUM
#define CMIC_SER1_MEM_ADDR_15r_ENUM BCM56640_A0_CMIC_SER1_MEM_ADDR_15r_ENUM
#define CMIC_SER1_MEM_ADDR_16r_ENUM BCM56640_A0_CMIC_SER1_MEM_ADDR_16r_ENUM
#define CMIC_SER1_MEM_ADDR_17r_ENUM BCM56640_A0_CMIC_SER1_MEM_ADDR_17r_ENUM
#define CMIC_SER1_MEM_ADDR_18r_ENUM BCM56640_A0_CMIC_SER1_MEM_ADDR_18r_ENUM
#define CMIC_SER1_MEM_ADDR_19r_ENUM BCM56640_A0_CMIC_SER1_MEM_ADDR_19r_ENUM
#define CMIC_SER1_MEM_ADDR_2r_ENUM BCM56640_A0_CMIC_SER1_MEM_ADDR_2r_ENUM
#define CMIC_SER1_MEM_ADDR_20r_ENUM BCM56640_A0_CMIC_SER1_MEM_ADDR_20r_ENUM
#define CMIC_SER1_MEM_ADDR_21r_ENUM BCM56640_A0_CMIC_SER1_MEM_ADDR_21r_ENUM
#define CMIC_SER1_MEM_ADDR_22r_ENUM BCM56640_A0_CMIC_SER1_MEM_ADDR_22r_ENUM
#define CMIC_SER1_MEM_ADDR_23r_ENUM BCM56640_A0_CMIC_SER1_MEM_ADDR_23r_ENUM
#define CMIC_SER1_MEM_ADDR_24r_ENUM BCM56640_A0_CMIC_SER1_MEM_ADDR_24r_ENUM
#define CMIC_SER1_MEM_ADDR_25r_ENUM BCM56640_A0_CMIC_SER1_MEM_ADDR_25r_ENUM
#define CMIC_SER1_MEM_ADDR_26r_ENUM BCM56640_A0_CMIC_SER1_MEM_ADDR_26r_ENUM
#define CMIC_SER1_MEM_ADDR_27r_ENUM BCM56640_A0_CMIC_SER1_MEM_ADDR_27r_ENUM
#define CMIC_SER1_MEM_ADDR_28r_ENUM BCM56640_A0_CMIC_SER1_MEM_ADDR_28r_ENUM
#define CMIC_SER1_MEM_ADDR_29r_ENUM BCM56640_A0_CMIC_SER1_MEM_ADDR_29r_ENUM
#define CMIC_SER1_MEM_ADDR_3r_ENUM BCM56640_A0_CMIC_SER1_MEM_ADDR_3r_ENUM
#define CMIC_SER1_MEM_ADDR_30r_ENUM BCM56640_A0_CMIC_SER1_MEM_ADDR_30r_ENUM
#define CMIC_SER1_MEM_ADDR_31r_ENUM BCM56640_A0_CMIC_SER1_MEM_ADDR_31r_ENUM
#define CMIC_SER1_MEM_ADDR_4r_ENUM BCM56640_A0_CMIC_SER1_MEM_ADDR_4r_ENUM
#define CMIC_SER1_MEM_ADDR_5r_ENUM BCM56640_A0_CMIC_SER1_MEM_ADDR_5r_ENUM
#define CMIC_SER1_MEM_ADDR_6r_ENUM BCM56640_A0_CMIC_SER1_MEM_ADDR_6r_ENUM
#define CMIC_SER1_MEM_ADDR_7r_ENUM BCM56640_A0_CMIC_SER1_MEM_ADDR_7r_ENUM
#define CMIC_SER1_MEM_ADDR_8r_ENUM BCM56640_A0_CMIC_SER1_MEM_ADDR_8r_ENUM
#define CMIC_SER1_MEM_ADDR_9r_ENUM BCM56640_A0_CMIC_SER1_MEM_ADDR_9r_ENUM
#define CMIC_SER1_MEM_DATAr_ENUM BCM56640_A0_CMIC_SER1_MEM_DATAr_ENUM
#define CMIC_SER1_PARITY_MODE_SELr_ENUM BCM56640_A0_CMIC_SER1_PARITY_MODE_SELr_ENUM
#define CMIC_SER1_PARITY_MODE_SEL_15_0r_ENUM BCM56640_A0_CMIC_SER1_PARITY_MODE_SEL_15_0r_ENUM
#define CMIC_SER1_PARITY_MODE_SEL_31_16r_ENUM BCM56640_A0_CMIC_SER1_PARITY_MODE_SEL_31_16r_ENUM
#define CMIC_SER1_POWER_DOWN_MEM_LOWERr_ENUM BCM56640_A0_CMIC_SER1_POWER_DOWN_MEM_LOWERr_ENUM
#define CMIC_SER1_POWER_DOWN_MEM_UPPERr_ENUM BCM56640_A0_CMIC_SER1_POWER_DOWN_MEM_UPPERr_ENUM
#define CMIC_SER1_PROTECT_ADDR_RANGE_VALIDr_ENUM BCM56640_A0_CMIC_SER1_PROTECT_ADDR_RANGE_VALIDr_ENUM
#define CMIC_SER1_RANGE0_DATAENTRY_LENr_ENUM BCM56640_A0_CMIC_SER1_RANGE0_DATAENTRY_LENr_ENUM
#define CMIC_SER1_RANGE10_DATAENTRY_LENr_ENUM BCM56640_A0_CMIC_SER1_RANGE10_DATAENTRY_LENr_ENUM
#define CMIC_SER1_RANGE11_DATAENTRY_LENr_ENUM BCM56640_A0_CMIC_SER1_RANGE11_DATAENTRY_LENr_ENUM
#define CMIC_SER1_RANGE12_DATAENTRY_LENr_ENUM BCM56640_A0_CMIC_SER1_RANGE12_DATAENTRY_LENr_ENUM
#define CMIC_SER1_RANGE13_DATAENTRY_LENr_ENUM BCM56640_A0_CMIC_SER1_RANGE13_DATAENTRY_LENr_ENUM
#define CMIC_SER1_RANGE14_DATAENTRY_LENr_ENUM BCM56640_A0_CMIC_SER1_RANGE14_DATAENTRY_LENr_ENUM
#define CMIC_SER1_RANGE15_DATAENTRY_LENr_ENUM BCM56640_A0_CMIC_SER1_RANGE15_DATAENTRY_LENr_ENUM
#define CMIC_SER1_RANGE16_DATAENTRY_LENr_ENUM BCM56640_A0_CMIC_SER1_RANGE16_DATAENTRY_LENr_ENUM
#define CMIC_SER1_RANGE17_DATAENTRY_LENr_ENUM BCM56640_A0_CMIC_SER1_RANGE17_DATAENTRY_LENr_ENUM
#define CMIC_SER1_RANGE18_DATAENTRY_LENr_ENUM BCM56640_A0_CMIC_SER1_RANGE18_DATAENTRY_LENr_ENUM
#define CMIC_SER1_RANGE19_DATAENTRY_LENr_ENUM BCM56640_A0_CMIC_SER1_RANGE19_DATAENTRY_LENr_ENUM
#define CMIC_SER1_RANGE1_DATAENTRY_LENr_ENUM BCM56640_A0_CMIC_SER1_RANGE1_DATAENTRY_LENr_ENUM
#define CMIC_SER1_RANGE20_DATAENTRY_LENr_ENUM BCM56640_A0_CMIC_SER1_RANGE20_DATAENTRY_LENr_ENUM
#define CMIC_SER1_RANGE21_DATAENTRY_LENr_ENUM BCM56640_A0_CMIC_SER1_RANGE21_DATAENTRY_LENr_ENUM
#define CMIC_SER1_RANGE22_DATAENTRY_LENr_ENUM BCM56640_A0_CMIC_SER1_RANGE22_DATAENTRY_LENr_ENUM
#define CMIC_SER1_RANGE23_DATAENTRY_LENr_ENUM BCM56640_A0_CMIC_SER1_RANGE23_DATAENTRY_LENr_ENUM
#define CMIC_SER1_RANGE24_DATAENTRY_LENr_ENUM BCM56640_A0_CMIC_SER1_RANGE24_DATAENTRY_LENr_ENUM
#define CMIC_SER1_RANGE25_DATAENTRY_LENr_ENUM BCM56640_A0_CMIC_SER1_RANGE25_DATAENTRY_LENr_ENUM
#define CMIC_SER1_RANGE26_DATAENTRY_LENr_ENUM BCM56640_A0_CMIC_SER1_RANGE26_DATAENTRY_LENr_ENUM
#define CMIC_SER1_RANGE27_DATAENTRY_LENr_ENUM BCM56640_A0_CMIC_SER1_RANGE27_DATAENTRY_LENr_ENUM
#define CMIC_SER1_RANGE28_DATAENTRY_LENr_ENUM BCM56640_A0_CMIC_SER1_RANGE28_DATAENTRY_LENr_ENUM
#define CMIC_SER1_RANGE29_DATAENTRY_LENr_ENUM BCM56640_A0_CMIC_SER1_RANGE29_DATAENTRY_LENr_ENUM
#define CMIC_SER1_RANGE2_DATAENTRY_LENr_ENUM BCM56640_A0_CMIC_SER1_RANGE2_DATAENTRY_LENr_ENUM
#define CMIC_SER1_RANGE30_DATAENTRY_LENr_ENUM BCM56640_A0_CMIC_SER1_RANGE30_DATAENTRY_LENr_ENUM
#define CMIC_SER1_RANGE31_DATAENTRY_LENr_ENUM BCM56640_A0_CMIC_SER1_RANGE31_DATAENTRY_LENr_ENUM
#define CMIC_SER1_RANGE3_DATAENTRY_LENr_ENUM BCM56640_A0_CMIC_SER1_RANGE3_DATAENTRY_LENr_ENUM
#define CMIC_SER1_RANGE4_DATAENTRY_LENr_ENUM BCM56640_A0_CMIC_SER1_RANGE4_DATAENTRY_LENr_ENUM
#define CMIC_SER1_RANGE5_DATAENTRY_LENr_ENUM BCM56640_A0_CMIC_SER1_RANGE5_DATAENTRY_LENr_ENUM
#define CMIC_SER1_RANGE6_DATAENTRY_LENr_ENUM BCM56640_A0_CMIC_SER1_RANGE6_DATAENTRY_LENr_ENUM
#define CMIC_SER1_RANGE7_DATAENTRY_LENr_ENUM BCM56640_A0_CMIC_SER1_RANGE7_DATAENTRY_LENr_ENUM
#define CMIC_SER1_RANGE8_DATAENTRY_LENr_ENUM BCM56640_A0_CMIC_SER1_RANGE8_DATAENTRY_LENr_ENUM
#define CMIC_SER1_RANGE9_DATAENTRY_LENr_ENUM BCM56640_A0_CMIC_SER1_RANGE9_DATAENTRY_LENr_ENUM
#define CMIC_SER1_RANGE_DATAENTRY_LENr_ENUM BCM56640_A0_CMIC_SER1_RANGE_DATAENTRY_LENr_ENUM
#define CMIC_SER1_START_ADDRr_ENUM BCM56640_A0_CMIC_SER1_START_ADDRr_ENUM
#define CMIC_SER1_START_ADDR_0r_ENUM BCM56640_A0_CMIC_SER1_START_ADDR_0r_ENUM
#define CMIC_SER1_START_ADDR_1r_ENUM BCM56640_A0_CMIC_SER1_START_ADDR_1r_ENUM
#define CMIC_SER1_START_ADDR_10r_ENUM BCM56640_A0_CMIC_SER1_START_ADDR_10r_ENUM
#define CMIC_SER1_START_ADDR_11r_ENUM BCM56640_A0_CMIC_SER1_START_ADDR_11r_ENUM
#define CMIC_SER1_START_ADDR_12r_ENUM BCM56640_A0_CMIC_SER1_START_ADDR_12r_ENUM
#define CMIC_SER1_START_ADDR_13r_ENUM BCM56640_A0_CMIC_SER1_START_ADDR_13r_ENUM
#define CMIC_SER1_START_ADDR_14r_ENUM BCM56640_A0_CMIC_SER1_START_ADDR_14r_ENUM
#define CMIC_SER1_START_ADDR_15r_ENUM BCM56640_A0_CMIC_SER1_START_ADDR_15r_ENUM
#define CMIC_SER1_START_ADDR_16r_ENUM BCM56640_A0_CMIC_SER1_START_ADDR_16r_ENUM
#define CMIC_SER1_START_ADDR_17r_ENUM BCM56640_A0_CMIC_SER1_START_ADDR_17r_ENUM
#define CMIC_SER1_START_ADDR_18r_ENUM BCM56640_A0_CMIC_SER1_START_ADDR_18r_ENUM
#define CMIC_SER1_START_ADDR_19r_ENUM BCM56640_A0_CMIC_SER1_START_ADDR_19r_ENUM
#define CMIC_SER1_START_ADDR_2r_ENUM BCM56640_A0_CMIC_SER1_START_ADDR_2r_ENUM
#define CMIC_SER1_START_ADDR_20r_ENUM BCM56640_A0_CMIC_SER1_START_ADDR_20r_ENUM
#define CMIC_SER1_START_ADDR_21r_ENUM BCM56640_A0_CMIC_SER1_START_ADDR_21r_ENUM
#define CMIC_SER1_START_ADDR_22r_ENUM BCM56640_A0_CMIC_SER1_START_ADDR_22r_ENUM
#define CMIC_SER1_START_ADDR_23r_ENUM BCM56640_A0_CMIC_SER1_START_ADDR_23r_ENUM
#define CMIC_SER1_START_ADDR_24r_ENUM BCM56640_A0_CMIC_SER1_START_ADDR_24r_ENUM
#define CMIC_SER1_START_ADDR_25r_ENUM BCM56640_A0_CMIC_SER1_START_ADDR_25r_ENUM
#define CMIC_SER1_START_ADDR_26r_ENUM BCM56640_A0_CMIC_SER1_START_ADDR_26r_ENUM
#define CMIC_SER1_START_ADDR_27r_ENUM BCM56640_A0_CMIC_SER1_START_ADDR_27r_ENUM
#define CMIC_SER1_START_ADDR_28r_ENUM BCM56640_A0_CMIC_SER1_START_ADDR_28r_ENUM
#define CMIC_SER1_START_ADDR_29r_ENUM BCM56640_A0_CMIC_SER1_START_ADDR_29r_ENUM
#define CMIC_SER1_START_ADDR_3r_ENUM BCM56640_A0_CMIC_SER1_START_ADDR_3r_ENUM
#define CMIC_SER1_START_ADDR_30r_ENUM BCM56640_A0_CMIC_SER1_START_ADDR_30r_ENUM
#define CMIC_SER1_START_ADDR_31r_ENUM BCM56640_A0_CMIC_SER1_START_ADDR_31r_ENUM
#define CMIC_SER1_START_ADDR_4r_ENUM BCM56640_A0_CMIC_SER1_START_ADDR_4r_ENUM
#define CMIC_SER1_START_ADDR_5r_ENUM BCM56640_A0_CMIC_SER1_START_ADDR_5r_ENUM
#define CMIC_SER1_START_ADDR_6r_ENUM BCM56640_A0_CMIC_SER1_START_ADDR_6r_ENUM
#define CMIC_SER1_START_ADDR_7r_ENUM BCM56640_A0_CMIC_SER1_START_ADDR_7r_ENUM
#define CMIC_SER1_START_ADDR_8r_ENUM BCM56640_A0_CMIC_SER1_START_ADDR_8r_ENUM
#define CMIC_SER1_START_ADDR_9r_ENUM BCM56640_A0_CMIC_SER1_START_ADDR_9r_ENUM
#define CMIC_SRAM_TM0_CONTROLr_ENUM BCM56640_A0_CMIC_SRAM_TM0_CONTROLr_ENUM
#define CMIC_SRAM_TM1_CONTROLr_ENUM BCM56640_A0_CMIC_SRAM_TM1_CONTROLr_ENUM
#define CMIC_SRAM_TM2_CONTROLr_ENUM BCM56640_A0_CMIC_SRAM_TM2_CONTROLr_ENUM
#define CMIC_SRAM_TM3_CONTROLr_ENUM BCM56640_A0_CMIC_SRAM_TM3_CONTROLr_ENUM
#define CMIC_SW_RSTr_ENUM BCM56640_A0_CMIC_SW_RSTr_ENUM
#define CMIC_TIM0_TIMER1BGLOADr_ENUM BCM56640_A0_CMIC_TIM0_TIMER1BGLOADr_ENUM
#define CMIC_TIM0_TIMER1CONTROLr_ENUM BCM56640_A0_CMIC_TIM0_TIMER1CONTROLr_ENUM
#define CMIC_TIM0_TIMER1INTCLRr_ENUM BCM56640_A0_CMIC_TIM0_TIMER1INTCLRr_ENUM
#define CMIC_TIM0_TIMER1LOADr_ENUM BCM56640_A0_CMIC_TIM0_TIMER1LOADr_ENUM
#define CMIC_TIM0_TIMER1MISr_ENUM BCM56640_A0_CMIC_TIM0_TIMER1MISr_ENUM
#define CMIC_TIM0_TIMER1RISr_ENUM BCM56640_A0_CMIC_TIM0_TIMER1RISr_ENUM
#define CMIC_TIM0_TIMER1VALUEr_ENUM BCM56640_A0_CMIC_TIM0_TIMER1VALUEr_ENUM
#define CMIC_TIM0_TIMER2BGLOADr_ENUM BCM56640_A0_CMIC_TIM0_TIMER2BGLOADr_ENUM
#define CMIC_TIM0_TIMER2CONTROLr_ENUM BCM56640_A0_CMIC_TIM0_TIMER2CONTROLr_ENUM
#define CMIC_TIM0_TIMER2INTCLRr_ENUM BCM56640_A0_CMIC_TIM0_TIMER2INTCLRr_ENUM
#define CMIC_TIM0_TIMER2LOADr_ENUM BCM56640_A0_CMIC_TIM0_TIMER2LOADr_ENUM
#define CMIC_TIM0_TIMER2MISr_ENUM BCM56640_A0_CMIC_TIM0_TIMER2MISr_ENUM
#define CMIC_TIM0_TIMER2RISr_ENUM BCM56640_A0_CMIC_TIM0_TIMER2RISr_ENUM
#define CMIC_TIM0_TIMER2VALUEr_ENUM BCM56640_A0_CMIC_TIM0_TIMER2VALUEr_ENUM
#define CMIC_TIM0_TIMERBGLOADr_ENUM BCM56640_A0_CMIC_TIM0_TIMERBGLOADr_ENUM
#define CMIC_TIM0_TIMERCONTROLr_ENUM BCM56640_A0_CMIC_TIM0_TIMERCONTROLr_ENUM
#define CMIC_TIM0_TIMERITCRr_ENUM BCM56640_A0_CMIC_TIM0_TIMERITCRr_ENUM
#define CMIC_TIM0_TIMERITOPr_ENUM BCM56640_A0_CMIC_TIM0_TIMERITOPr_ENUM
#define CMIC_TIM0_TIMERINTCLRr_ENUM BCM56640_A0_CMIC_TIM0_TIMERINTCLRr_ENUM
#define CMIC_TIM0_TIMERLOADr_ENUM BCM56640_A0_CMIC_TIM0_TIMERLOADr_ENUM
#define CMIC_TIM0_TIMERMISr_ENUM BCM56640_A0_CMIC_TIM0_TIMERMISr_ENUM
#define CMIC_TIM0_TIMERPCELLID0r_ENUM BCM56640_A0_CMIC_TIM0_TIMERPCELLID0r_ENUM
#define CMIC_TIM0_TIMERPCELLID1r_ENUM BCM56640_A0_CMIC_TIM0_TIMERPCELLID1r_ENUM
#define CMIC_TIM0_TIMERPCELLID2r_ENUM BCM56640_A0_CMIC_TIM0_TIMERPCELLID2r_ENUM
#define CMIC_TIM0_TIMERPCELLID3r_ENUM BCM56640_A0_CMIC_TIM0_TIMERPCELLID3r_ENUM
#define CMIC_TIM0_TIMERPERIPHID0r_ENUM BCM56640_A0_CMIC_TIM0_TIMERPERIPHID0r_ENUM
#define CMIC_TIM0_TIMERPERIPHID1r_ENUM BCM56640_A0_CMIC_TIM0_TIMERPERIPHID1r_ENUM
#define CMIC_TIM0_TIMERPERIPHID2r_ENUM BCM56640_A0_CMIC_TIM0_TIMERPERIPHID2r_ENUM
#define CMIC_TIM0_TIMERPERIPHID3r_ENUM BCM56640_A0_CMIC_TIM0_TIMERPERIPHID3r_ENUM
#define CMIC_TIM0_TIMERRISr_ENUM BCM56640_A0_CMIC_TIM0_TIMERRISr_ENUM
#define CMIC_TIM0_TIMERVALUEr_ENUM BCM56640_A0_CMIC_TIM0_TIMERVALUEr_ENUM
#define CMIC_TIM1_TIMER1BGLOADr_ENUM BCM56640_A0_CMIC_TIM1_TIMER1BGLOADr_ENUM
#define CMIC_TIM1_TIMER1CONTROLr_ENUM BCM56640_A0_CMIC_TIM1_TIMER1CONTROLr_ENUM
#define CMIC_TIM1_TIMER1INTCLRr_ENUM BCM56640_A0_CMIC_TIM1_TIMER1INTCLRr_ENUM
#define CMIC_TIM1_TIMER1LOADr_ENUM BCM56640_A0_CMIC_TIM1_TIMER1LOADr_ENUM
#define CMIC_TIM1_TIMER1MISr_ENUM BCM56640_A0_CMIC_TIM1_TIMER1MISr_ENUM
#define CMIC_TIM1_TIMER1RISr_ENUM BCM56640_A0_CMIC_TIM1_TIMER1RISr_ENUM
#define CMIC_TIM1_TIMER1VALUEr_ENUM BCM56640_A0_CMIC_TIM1_TIMER1VALUEr_ENUM
#define CMIC_TIM1_TIMER2BGLOADr_ENUM BCM56640_A0_CMIC_TIM1_TIMER2BGLOADr_ENUM
#define CMIC_TIM1_TIMER2CONTROLr_ENUM BCM56640_A0_CMIC_TIM1_TIMER2CONTROLr_ENUM
#define CMIC_TIM1_TIMER2INTCLRr_ENUM BCM56640_A0_CMIC_TIM1_TIMER2INTCLRr_ENUM
#define CMIC_TIM1_TIMER2LOADr_ENUM BCM56640_A0_CMIC_TIM1_TIMER2LOADr_ENUM
#define CMIC_TIM1_TIMER2MISr_ENUM BCM56640_A0_CMIC_TIM1_TIMER2MISr_ENUM
#define CMIC_TIM1_TIMER2RISr_ENUM BCM56640_A0_CMIC_TIM1_TIMER2RISr_ENUM
#define CMIC_TIM1_TIMER2VALUEr_ENUM BCM56640_A0_CMIC_TIM1_TIMER2VALUEr_ENUM
#define CMIC_TIM1_TIMERBGLOADr_ENUM BCM56640_A0_CMIC_TIM1_TIMERBGLOADr_ENUM
#define CMIC_TIM1_TIMERCONTROLr_ENUM BCM56640_A0_CMIC_TIM1_TIMERCONTROLr_ENUM
#define CMIC_TIM1_TIMERITCRr_ENUM BCM56640_A0_CMIC_TIM1_TIMERITCRr_ENUM
#define CMIC_TIM1_TIMERITOPr_ENUM BCM56640_A0_CMIC_TIM1_TIMERITOPr_ENUM
#define CMIC_TIM1_TIMERINTCLRr_ENUM BCM56640_A0_CMIC_TIM1_TIMERINTCLRr_ENUM
#define CMIC_TIM1_TIMERLOADr_ENUM BCM56640_A0_CMIC_TIM1_TIMERLOADr_ENUM
#define CMIC_TIM1_TIMERMISr_ENUM BCM56640_A0_CMIC_TIM1_TIMERMISr_ENUM
#define CMIC_TIM1_TIMERPCELLID0r_ENUM BCM56640_A0_CMIC_TIM1_TIMERPCELLID0r_ENUM
#define CMIC_TIM1_TIMERPCELLID1r_ENUM BCM56640_A0_CMIC_TIM1_TIMERPCELLID1r_ENUM
#define CMIC_TIM1_TIMERPCELLID2r_ENUM BCM56640_A0_CMIC_TIM1_TIMERPCELLID2r_ENUM
#define CMIC_TIM1_TIMERPCELLID3r_ENUM BCM56640_A0_CMIC_TIM1_TIMERPCELLID3r_ENUM
#define CMIC_TIM1_TIMERPERIPHID0r_ENUM BCM56640_A0_CMIC_TIM1_TIMERPERIPHID0r_ENUM
#define CMIC_TIM1_TIMERPERIPHID1r_ENUM BCM56640_A0_CMIC_TIM1_TIMERPERIPHID1r_ENUM
#define CMIC_TIM1_TIMERPERIPHID2r_ENUM BCM56640_A0_CMIC_TIM1_TIMERPERIPHID2r_ENUM
#define CMIC_TIM1_TIMERPERIPHID3r_ENUM BCM56640_A0_CMIC_TIM1_TIMERPERIPHID3r_ENUM
#define CMIC_TIM1_TIMERRISr_ENUM BCM56640_A0_CMIC_TIM1_TIMERRISr_ENUM
#define CMIC_TIM1_TIMERVALUEr_ENUM BCM56640_A0_CMIC_TIM1_TIMERVALUEr_ENUM
#define CMIC_TS_CAPTURE_STATUSr_ENUM BCM56640_A0_CMIC_TS_CAPTURE_STATUSr_ENUM
#define CMIC_TS_CAPTURE_STATUS_CLRr_ENUM BCM56640_A0_CMIC_TS_CAPTURE_STATUS_CLRr_ENUM
#define CMIC_TS_FIFO_STATUSr_ENUM BCM56640_A0_CMIC_TS_FIFO_STATUSr_ENUM
#define CMIC_TS_FREQ_CTRL_LOWERr_ENUM BCM56640_A0_CMIC_TS_FREQ_CTRL_LOWERr_ENUM
#define CMIC_TS_FREQ_CTRL_UPPERr_ENUM BCM56640_A0_CMIC_TS_FREQ_CTRL_UPPERr_ENUM
#define CMIC_TS_GPIO_1_CTRLr_ENUM BCM56640_A0_CMIC_TS_GPIO_1_CTRLr_ENUM
#define CMIC_TS_GPIO_1_DOWN_EVENT_CTRLr_ENUM BCM56640_A0_CMIC_TS_GPIO_1_DOWN_EVENT_CTRLr_ENUM
#define CMIC_TS_GPIO_1_OUTPUT_ENABLEr_ENUM BCM56640_A0_CMIC_TS_GPIO_1_OUTPUT_ENABLEr_ENUM
#define CMIC_TS_GPIO_1_PHASE_ADJUSTr_ENUM BCM56640_A0_CMIC_TS_GPIO_1_PHASE_ADJUSTr_ENUM
#define CMIC_TS_GPIO_1_UP_EVENT_CTRLr_ENUM BCM56640_A0_CMIC_TS_GPIO_1_UP_EVENT_CTRLr_ENUM
#define CMIC_TS_GPIO_2_CTRLr_ENUM BCM56640_A0_CMIC_TS_GPIO_2_CTRLr_ENUM
#define CMIC_TS_GPIO_2_DOWN_EVENT_CTRLr_ENUM BCM56640_A0_CMIC_TS_GPIO_2_DOWN_EVENT_CTRLr_ENUM
#define CMIC_TS_GPIO_2_OUTPUT_ENABLEr_ENUM BCM56640_A0_CMIC_TS_GPIO_2_OUTPUT_ENABLEr_ENUM
#define CMIC_TS_GPIO_2_PHASE_ADJUSTr_ENUM BCM56640_A0_CMIC_TS_GPIO_2_PHASE_ADJUSTr_ENUM
#define CMIC_TS_GPIO_2_UP_EVENT_CTRLr_ENUM BCM56640_A0_CMIC_TS_GPIO_2_UP_EVENT_CTRLr_ENUM
#define CMIC_TS_GPIO_3_CTRLr_ENUM BCM56640_A0_CMIC_TS_GPIO_3_CTRLr_ENUM
#define CMIC_TS_GPIO_3_DOWN_EVENT_CTRLr_ENUM BCM56640_A0_CMIC_TS_GPIO_3_DOWN_EVENT_CTRLr_ENUM
#define CMIC_TS_GPIO_3_OUTPUT_ENABLEr_ENUM BCM56640_A0_CMIC_TS_GPIO_3_OUTPUT_ENABLEr_ENUM
#define CMIC_TS_GPIO_3_PHASE_ADJUSTr_ENUM BCM56640_A0_CMIC_TS_GPIO_3_PHASE_ADJUSTr_ENUM
#define CMIC_TS_GPIO_3_UP_EVENT_CTRLr_ENUM BCM56640_A0_CMIC_TS_GPIO_3_UP_EVENT_CTRLr_ENUM
#define CMIC_TS_GPIO_4_CTRLr_ENUM BCM56640_A0_CMIC_TS_GPIO_4_CTRLr_ENUM
#define CMIC_TS_GPIO_4_DOWN_EVENT_CTRLr_ENUM BCM56640_A0_CMIC_TS_GPIO_4_DOWN_EVENT_CTRLr_ENUM
#define CMIC_TS_GPIO_4_OUTPUT_ENABLEr_ENUM BCM56640_A0_CMIC_TS_GPIO_4_OUTPUT_ENABLEr_ENUM
#define CMIC_TS_GPIO_4_PHASE_ADJUSTr_ENUM BCM56640_A0_CMIC_TS_GPIO_4_PHASE_ADJUSTr_ENUM
#define CMIC_TS_GPIO_4_UP_EVENT_CTRLr_ENUM BCM56640_A0_CMIC_TS_GPIO_4_UP_EVENT_CTRLr_ENUM
#define CMIC_TS_GPIO_5_CTRLr_ENUM BCM56640_A0_CMIC_TS_GPIO_5_CTRLr_ENUM
#define CMIC_TS_GPIO_5_DOWN_EVENT_CTRLr_ENUM BCM56640_A0_CMIC_TS_GPIO_5_DOWN_EVENT_CTRLr_ENUM
#define CMIC_TS_GPIO_5_OUTPUT_ENABLEr_ENUM BCM56640_A0_CMIC_TS_GPIO_5_OUTPUT_ENABLEr_ENUM
#define CMIC_TS_GPIO_5_PHASE_ADJUSTr_ENUM BCM56640_A0_CMIC_TS_GPIO_5_PHASE_ADJUSTr_ENUM
#define CMIC_TS_GPIO_5_UP_EVENT_CTRLr_ENUM BCM56640_A0_CMIC_TS_GPIO_5_UP_EVENT_CTRLr_ENUM
#define CMIC_TS_GPIO_6_CTRLr_ENUM BCM56640_A0_CMIC_TS_GPIO_6_CTRLr_ENUM
#define CMIC_TS_GPIO_6_DOWN_EVENT_CTRLr_ENUM BCM56640_A0_CMIC_TS_GPIO_6_DOWN_EVENT_CTRLr_ENUM
#define CMIC_TS_GPIO_6_OUTPUT_ENABLEr_ENUM BCM56640_A0_CMIC_TS_GPIO_6_OUTPUT_ENABLEr_ENUM
#define CMIC_TS_GPIO_6_PHASE_ADJUSTr_ENUM BCM56640_A0_CMIC_TS_GPIO_6_PHASE_ADJUSTr_ENUM
#define CMIC_TS_GPIO_6_UP_EVENT_CTRLr_ENUM BCM56640_A0_CMIC_TS_GPIO_6_UP_EVENT_CTRLr_ENUM
#define CMIC_TS_GPIO_CTRLr_ENUM BCM56640_A0_CMIC_TS_GPIO_CTRLr_ENUM
#define CMIC_TS_GPIO_DOWN_EVENT_CTRLr_ENUM BCM56640_A0_CMIC_TS_GPIO_DOWN_EVENT_CTRLr_ENUM
#define CMIC_TS_GPIO_OUTPUT_ENABLEr_ENUM BCM56640_A0_CMIC_TS_GPIO_OUTPUT_ENABLEr_ENUM
#define CMIC_TS_GPIO_PHASE_ADJUSTr_ENUM BCM56640_A0_CMIC_TS_GPIO_PHASE_ADJUSTr_ENUM
#define CMIC_TS_GPIO_UP_EVENT_CTRLr_ENUM BCM56640_A0_CMIC_TS_GPIO_UP_EVENT_CTRLr_ENUM
#define CMIC_TS_INPUT_TIME_FIFO_IDr_ENUM BCM56640_A0_CMIC_TS_INPUT_TIME_FIFO_IDr_ENUM
#define CMIC_TS_INPUT_TIME_FIFO_TSr_ENUM BCM56640_A0_CMIC_TS_INPUT_TIME_FIFO_TSr_ENUM
#define CMIC_TS_L1_CLK_RECOVERED_CLK_BKUP_COUNT_CTRLr_ENUM BCM56640_A0_CMIC_TS_L1_CLK_RECOVERED_CLK_BKUP_COUNT_CTRLr_ENUM
#define CMIC_TS_L1_CLK_RECOVERED_CLK_COUNT_CTRLr_ENUM BCM56640_A0_CMIC_TS_L1_CLK_RECOVERED_CLK_COUNT_CTRLr_ENUM
#define CMIC_TS_LCPLL_CLK_COUNT_CTRLr_ENUM BCM56640_A0_CMIC_TS_LCPLL_CLK_COUNT_CTRLr_ENUM
#define CMIC_TS_TIME_CAPTURE_CTRLr_ENUM BCM56640_A0_CMIC_TS_TIME_CAPTURE_CTRLr_ENUM
#define CMIC_TXBUF_CMC0_PKT_CNTr_ENUM BCM56640_A0_CMIC_TXBUF_CMC0_PKT_CNTr_ENUM
#define CMIC_TXBUF_CMC1_PKT_CNTr_ENUM BCM56640_A0_CMIC_TXBUF_CMC1_PKT_CNTr_ENUM
#define CMIC_TXBUF_CMC2_PKT_CNTr_ENUM BCM56640_A0_CMIC_TXBUF_CMC2_PKT_CNTr_ENUM
#define CMIC_TXBUF_CMC_PKT_CNTr_ENUM BCM56640_A0_CMIC_TXBUF_CMC_PKT_CNTr_ENUM
#define CMIC_TXBUF_CONFIGr_ENUM BCM56640_A0_CMIC_TXBUF_CONFIGr_ENUM
#define CMIC_TXBUF_DATABUF_MAX_FLIST_ENTRIESr_ENUM BCM56640_A0_CMIC_TXBUF_DATABUF_MAX_FLIST_ENTRIESr_ENUM
#define CMIC_TXBUF_DATABUF_NUM_FREE_ENTRIESr_ENUM BCM56640_A0_CMIC_TXBUF_DATABUF_NUM_FREE_ENTRIESr_ENUM
#define CMIC_TXBUF_DEBUGr_ENUM BCM56640_A0_CMIC_TXBUF_DEBUGr_ENUM
#define CMIC_TXBUF_ECCERR_CONTROLr_ENUM BCM56640_A0_CMIC_TXBUF_ECCERR_CONTROLr_ENUM
#define CMIC_TXBUF_IP_BUF_DEPTHr_ENUM BCM56640_A0_CMIC_TXBUF_IP_BUF_DEPTHr_ENUM
#define CMIC_TXBUF_IP_CREDr_ENUM BCM56640_A0_CMIC_TXBUF_IP_CREDr_ENUM
#define CMIC_TXBUF_MAX_BUF_LIMITSr_ENUM BCM56640_A0_CMIC_TXBUF_MAX_BUF_LIMITSr_ENUM
#define CMIC_TXBUF_MIN_BUF_LIMITSr_ENUM BCM56640_A0_CMIC_TXBUF_MIN_BUF_LIMITSr_ENUM
#define CMIC_TXBUF_RPE_PKT_CNTr_ENUM BCM56640_A0_CMIC_TXBUF_RPE_PKT_CNTr_ENUM
#define CMIC_TXBUF_STATr_ENUM BCM56640_A0_CMIC_TXBUF_STATr_ENUM
#define CMIC_TXBUF_STAT_CLRr_ENUM BCM56640_A0_CMIC_TXBUF_STAT_CLRr_ENUM
#define CMIC_UART0_CPRr_ENUM BCM56640_A0_CMIC_UART0_CPRr_ENUM
#define CMIC_UART0_CTRr_ENUM BCM56640_A0_CMIC_UART0_CTRr_ENUM
#define CMIC_UART0_DLH_IERr_ENUM BCM56640_A0_CMIC_UART0_DLH_IERr_ENUM
#define CMIC_UART0_DMASAr_ENUM BCM56640_A0_CMIC_UART0_DMASAr_ENUM
#define CMIC_UART0_FARr_ENUM BCM56640_A0_CMIC_UART0_FARr_ENUM
#define CMIC_UART0_HTXr_ENUM BCM56640_A0_CMIC_UART0_HTXr_ENUM
#define CMIC_UART0_IIR_FCRr_ENUM BCM56640_A0_CMIC_UART0_IIR_FCRr_ENUM
#define CMIC_UART0_LCRr_ENUM BCM56640_A0_CMIC_UART0_LCRr_ENUM
#define CMIC_UART0_LPDLHr_ENUM BCM56640_A0_CMIC_UART0_LPDLHr_ENUM
#define CMIC_UART0_LPDLLr_ENUM BCM56640_A0_CMIC_UART0_LPDLLr_ENUM
#define CMIC_UART0_LSRr_ENUM BCM56640_A0_CMIC_UART0_LSRr_ENUM
#define CMIC_UART0_MCRr_ENUM BCM56640_A0_CMIC_UART0_MCRr_ENUM
#define CMIC_UART0_MSRr_ENUM BCM56640_A0_CMIC_UART0_MSRr_ENUM
#define CMIC_UART0_RBR_THR_DLLr_ENUM BCM56640_A0_CMIC_UART0_RBR_THR_DLLr_ENUM
#define CMIC_UART0_RFLr_ENUM BCM56640_A0_CMIC_UART0_RFLr_ENUM
#define CMIC_UART0_RFWr_ENUM BCM56640_A0_CMIC_UART0_RFWr_ENUM
#define CMIC_UART0_SBCRr_ENUM BCM56640_A0_CMIC_UART0_SBCRr_ENUM
#define CMIC_UART0_SCRr_ENUM BCM56640_A0_CMIC_UART0_SCRr_ENUM
#define CMIC_UART0_SDMAMr_ENUM BCM56640_A0_CMIC_UART0_SDMAMr_ENUM
#define CMIC_UART0_SFEr_ENUM BCM56640_A0_CMIC_UART0_SFEr_ENUM
#define CMIC_UART0_SRBR_STHRr_ENUM BCM56640_A0_CMIC_UART0_SRBR_STHRr_ENUM
#define CMIC_UART0_SRRr_ENUM BCM56640_A0_CMIC_UART0_SRRr_ENUM
#define CMIC_UART0_SRTr_ENUM BCM56640_A0_CMIC_UART0_SRTr_ENUM
#define CMIC_UART0_SRTSr_ENUM BCM56640_A0_CMIC_UART0_SRTSr_ENUM
#define CMIC_UART0_STETr_ENUM BCM56640_A0_CMIC_UART0_STETr_ENUM
#define CMIC_UART0_TFLr_ENUM BCM56640_A0_CMIC_UART0_TFLr_ENUM
#define CMIC_UART0_TFRr_ENUM BCM56640_A0_CMIC_UART0_TFRr_ENUM
#define CMIC_UART0_UCVr_ENUM BCM56640_A0_CMIC_UART0_UCVr_ENUM
#define CMIC_UART0_USRr_ENUM BCM56640_A0_CMIC_UART0_USRr_ENUM
#define CMIC_UART1_CPRr_ENUM BCM56640_A0_CMIC_UART1_CPRr_ENUM
#define CMIC_UART1_CTRr_ENUM BCM56640_A0_CMIC_UART1_CTRr_ENUM
#define CMIC_UART1_DLH_IERr_ENUM BCM56640_A0_CMIC_UART1_DLH_IERr_ENUM
#define CMIC_UART1_DMASAr_ENUM BCM56640_A0_CMIC_UART1_DMASAr_ENUM
#define CMIC_UART1_FARr_ENUM BCM56640_A0_CMIC_UART1_FARr_ENUM
#define CMIC_UART1_HTXr_ENUM BCM56640_A0_CMIC_UART1_HTXr_ENUM
#define CMIC_UART1_IIR_FCRr_ENUM BCM56640_A0_CMIC_UART1_IIR_FCRr_ENUM
#define CMIC_UART1_LCRr_ENUM BCM56640_A0_CMIC_UART1_LCRr_ENUM
#define CMIC_UART1_LPDLHr_ENUM BCM56640_A0_CMIC_UART1_LPDLHr_ENUM
#define CMIC_UART1_LPDLLr_ENUM BCM56640_A0_CMIC_UART1_LPDLLr_ENUM
#define CMIC_UART1_LSRr_ENUM BCM56640_A0_CMIC_UART1_LSRr_ENUM
#define CMIC_UART1_MCRr_ENUM BCM56640_A0_CMIC_UART1_MCRr_ENUM
#define CMIC_UART1_MSRr_ENUM BCM56640_A0_CMIC_UART1_MSRr_ENUM
#define CMIC_UART1_RBR_THR_DLLr_ENUM BCM56640_A0_CMIC_UART1_RBR_THR_DLLr_ENUM
#define CMIC_UART1_RFLr_ENUM BCM56640_A0_CMIC_UART1_RFLr_ENUM
#define CMIC_UART1_RFWr_ENUM BCM56640_A0_CMIC_UART1_RFWr_ENUM
#define CMIC_UART1_SBCRr_ENUM BCM56640_A0_CMIC_UART1_SBCRr_ENUM
#define CMIC_UART1_SCRr_ENUM BCM56640_A0_CMIC_UART1_SCRr_ENUM
#define CMIC_UART1_SDMAMr_ENUM BCM56640_A0_CMIC_UART1_SDMAMr_ENUM
#define CMIC_UART1_SFEr_ENUM BCM56640_A0_CMIC_UART1_SFEr_ENUM
#define CMIC_UART1_SRBR_STHRr_ENUM BCM56640_A0_CMIC_UART1_SRBR_STHRr_ENUM
#define CMIC_UART1_SRRr_ENUM BCM56640_A0_CMIC_UART1_SRRr_ENUM
#define CMIC_UART1_SRTr_ENUM BCM56640_A0_CMIC_UART1_SRTr_ENUM
#define CMIC_UART1_SRTSr_ENUM BCM56640_A0_CMIC_UART1_SRTSr_ENUM
#define CMIC_UART1_STETr_ENUM BCM56640_A0_CMIC_UART1_STETr_ENUM
#define CMIC_UART1_TFLr_ENUM BCM56640_A0_CMIC_UART1_TFLr_ENUM
#define CMIC_UART1_TFRr_ENUM BCM56640_A0_CMIC_UART1_TFRr_ENUM
#define CMIC_UART1_UCVr_ENUM BCM56640_A0_CMIC_UART1_UCVr_ENUM
#define CMIC_UART1_USRr_ENUM BCM56640_A0_CMIC_UART1_USRr_ENUM
#define CMIC_UC0_CONFIGr_ENUM BCM56640_A0_CMIC_UC0_CONFIGr_ENUM
#define CMIC_UC1_CONFIGr_ENUM BCM56640_A0_CMIC_UC1_CONFIGr_ENUM
#define CMIC_UC_CONFIGr_ENUM BCM56640_A0_CMIC_UC_CONFIGr_ENUM
#define CNM_VERSION_CONTROLr_ENUM BCM56640_A0_CNM_VERSION_CONTROLr_ENUM
#define CNTX_AGING_LIMITr_ENUM BCM56640_A0_CNTX_AGING_LIMITr_ENUM
#define CNTX_LRU_ENr_ENUM BCM56640_A0_CNTX_LRU_ENr_ENUM
#define COLOR_AWAREr_ENUM BCM56640_A0_COLOR_AWAREr_ENUM
#define CONGESTION_STATE_BYTESr_ENUM BCM56640_A0_CONGESTION_STATE_BYTESr_ENUM
#define COS_MAP_SELm_ENUM BCM56640_A0_COS_MAP_SELm_ENUM
#define COS_MODE_64r_ENUM BCM56640_A0_COS_MODE_64r_ENUM
#define CPU_CONTROL_0r_ENUM BCM56640_A0_CPU_CONTROL_0r_ENUM
#define CPU_CONTROL_1r_ENUM BCM56640_A0_CPU_CONTROL_1r_ENUM
#define CPU_CONTROL_Mr_ENUM BCM56640_A0_CPU_CONTROL_Mr_ENUM
#define CPU_COS_CAM_BIST_CONFIGr_ENUM BCM56640_A0_CPU_COS_CAM_BIST_CONFIGr_ENUM
#define CPU_COS_CAM_BIST_DBG_DATAr_ENUM BCM56640_A0_CPU_COS_CAM_BIST_DBG_DATAr_ENUM
#define CPU_COS_CAM_BIST_STATUSr_ENUM BCM56640_A0_CPU_COS_CAM_BIST_STATUSr_ENUM
#define CPU_COS_CAM_DBGCTRLr_ENUM BCM56640_A0_CPU_COS_CAM_DBGCTRLr_ENUM
#define CPU_COS_MAPm_ENUM BCM56640_A0_CPU_COS_MAPm_ENUM
#define CPU_COS_MAP_DATA_ONLYm_ENUM BCM56640_A0_CPU_COS_MAP_DATA_ONLYm_ENUM
#define CPU_COS_MAP_ONLYm_ENUM BCM56640_A0_CPU_COS_MAP_ONLYm_ENUM
#define CPU_PBMm_ENUM BCM56640_A0_CPU_PBMm_ENUM
#define CPU_PBM_2m_ENUM BCM56640_A0_CPU_PBM_2m_ENUM
#define CPU_TS_MAPm_ENUM BCM56640_A0_CPU_TS_MAPm_ENUM
#define CTR_MEM_CFGr_ENUM BCM56640_A0_CTR_MEM_CFGr_ENUM
#define CTR_MEM_TMr_ENUM BCM56640_A0_CTR_MEM_TMr_ENUM
#define DDP_C0_PORT_AC_CMDr_ENUM BCM56640_A0_DDP_C0_PORT_AC_CMDr_ENUM
#define DDP_C0_PORT_AC_DATAr_ENUM BCM56640_A0_DDP_C0_PORT_AC_DATAr_ENUM
#define DDP_C0_PORT_A_RADDRr_ENUM BCM56640_A0_DDP_C0_PORT_A_RADDRr_ENUM
#define DDP_C0_PORT_BD_CMDr_ENUM BCM56640_A0_DDP_C0_PORT_BD_CMDr_ENUM
#define DDP_C0_PORT_BD_DATAr_ENUM BCM56640_A0_DDP_C0_PORT_BD_DATAr_ENUM
#define DDP_C0_PORT_B_RADDRr_ENUM BCM56640_A0_DDP_C0_PORT_B_RADDRr_ENUM
#define DDP_C0_PORT_C_WADDRr_ENUM BCM56640_A0_DDP_C0_PORT_C_WADDRr_ENUM
#define DDP_C0_PORT_D_WADDRr_ENUM BCM56640_A0_DDP_C0_PORT_D_WADDRr_ENUM
#define DDP_C1_PORT_AC_CMDr_ENUM BCM56640_A0_DDP_C1_PORT_AC_CMDr_ENUM
#define DDP_C1_PORT_AC_DATAr_ENUM BCM56640_A0_DDP_C1_PORT_AC_DATAr_ENUM
#define DDP_C1_PORT_A_RADDRr_ENUM BCM56640_A0_DDP_C1_PORT_A_RADDRr_ENUM
#define DDP_C1_PORT_BD_CMDr_ENUM BCM56640_A0_DDP_C1_PORT_BD_CMDr_ENUM
#define DDP_C1_PORT_BD_DATAr_ENUM BCM56640_A0_DDP_C1_PORT_BD_DATAr_ENUM
#define DDP_C1_PORT_B_RADDRr_ENUM BCM56640_A0_DDP_C1_PORT_B_RADDRr_ENUM
#define DDP_C1_PORT_C_WADDRr_ENUM BCM56640_A0_DDP_C1_PORT_C_WADDRr_ENUM
#define DDP_C1_PORT_D_WADDRr_ENUM BCM56640_A0_DDP_C1_PORT_D_WADDRr_ENUM
#define DDP_C2_PORT_AC_CMDr_ENUM BCM56640_A0_DDP_C2_PORT_AC_CMDr_ENUM
#define DDP_C2_PORT_AC_DATAr_ENUM BCM56640_A0_DDP_C2_PORT_AC_DATAr_ENUM
#define DDP_C2_PORT_A_RADDRr_ENUM BCM56640_A0_DDP_C2_PORT_A_RADDRr_ENUM
#define DDP_C2_PORT_BD_CMDr_ENUM BCM56640_A0_DDP_C2_PORT_BD_CMDr_ENUM
#define DDP_C2_PORT_BD_DATAr_ENUM BCM56640_A0_DDP_C2_PORT_BD_DATAr_ENUM
#define DDP_C2_PORT_B_RADDRr_ENUM BCM56640_A0_DDP_C2_PORT_B_RADDRr_ENUM
#define DDP_C2_PORT_C_WADDRr_ENUM BCM56640_A0_DDP_C2_PORT_C_WADDRr_ENUM
#define DDP_C2_PORT_D_WADDRr_ENUM BCM56640_A0_DDP_C2_PORT_D_WADDRr_ENUM
#define DDP_C3_PORT_AC_CMDr_ENUM BCM56640_A0_DDP_C3_PORT_AC_CMDr_ENUM
#define DDP_C3_PORT_AC_DATAr_ENUM BCM56640_A0_DDP_C3_PORT_AC_DATAr_ENUM
#define DDP_C3_PORT_A_RADDRr_ENUM BCM56640_A0_DDP_C3_PORT_A_RADDRr_ENUM
#define DDP_C3_PORT_BD_CMDr_ENUM BCM56640_A0_DDP_C3_PORT_BD_CMDr_ENUM
#define DDP_C3_PORT_BD_DATAr_ENUM BCM56640_A0_DDP_C3_PORT_BD_DATAr_ENUM
#define DDP_C3_PORT_B_RADDRr_ENUM BCM56640_A0_DDP_C3_PORT_B_RADDRr_ENUM
#define DDP_C3_PORT_C_WADDRr_ENUM BCM56640_A0_DDP_C3_PORT_C_WADDRr_ENUM
#define DDP_C3_PORT_D_WADDRr_ENUM BCM56640_A0_DDP_C3_PORT_D_WADDRr_ENUM
#define DDP_C_PORT_AC_CMDr_ENUM BCM56640_A0_DDP_C_PORT_AC_CMDr_ENUM
#define DDP_C_PORT_AC_DATAr_ENUM BCM56640_A0_DDP_C_PORT_AC_DATAr_ENUM
#define DDP_C_PORT_A_RADDRr_ENUM BCM56640_A0_DDP_C_PORT_A_RADDRr_ENUM
#define DDP_C_PORT_BD_CMDr_ENUM BCM56640_A0_DDP_C_PORT_BD_CMDr_ENUM
#define DDP_C_PORT_B_RADDRr_ENUM BCM56640_A0_DDP_C_PORT_B_RADDRr_ENUM
#define DDP_C_PORT_C_WADDRr_ENUM BCM56640_A0_DDP_C_PORT_C_WADDRr_ENUM
#define DDP_C_PORT_D_WADDRr_ENUM BCM56640_A0_DDP_C_PORT_D_WADDRr_ENUM
#define DDP_MODULE_CONTROLr_ENUM BCM56640_A0_DDP_MODULE_CONTROLr_ENUM
#define DDP_PROGRAM_GOr_ENUM BCM56640_A0_DDP_PROGRAM_GOr_ENUM
#define DEBUG0r_ENUM BCM56640_A0_DEBUG0r_ENUM
#define DEBUG1r_ENUM BCM56640_A0_DEBUG1r_ENUM
#define DEQ_AGINGMASKr_ENUM BCM56640_A0_DEQ_AGINGMASKr_ENUM
#define DEQ_AGINGMASK_CPU_PORTr_ENUM BCM56640_A0_DEQ_AGINGMASK_CPU_PORTr_ENUM
#define DEQ_AGINGMASK_RDEr_ENUM BCM56640_A0_DEQ_AGINGMASK_RDEr_ENUM
#define DEQ_AGINGMASK_UCQr_ENUM BCM56640_A0_DEQ_AGINGMASK_UCQr_ENUM
#define DEQ_AGINGMASK_UCQ_0r_ENUM BCM56640_A0_DEQ_AGINGMASK_UCQ_0r_ENUM
#define DEQ_AGINGMASK_UCQ_1r_ENUM BCM56640_A0_DEQ_AGINGMASK_UCQ_1r_ENUM
#define DEQ_AGINGMASK_UCQ_10r_ENUM BCM56640_A0_DEQ_AGINGMASK_UCQ_10r_ENUM
#define DEQ_AGINGMASK_UCQ_11r_ENUM BCM56640_A0_DEQ_AGINGMASK_UCQ_11r_ENUM
#define DEQ_AGINGMASK_UCQ_12r_ENUM BCM56640_A0_DEQ_AGINGMASK_UCQ_12r_ENUM
#define DEQ_AGINGMASK_UCQ_13r_ENUM BCM56640_A0_DEQ_AGINGMASK_UCQ_13r_ENUM
#define DEQ_AGINGMASK_UCQ_14r_ENUM BCM56640_A0_DEQ_AGINGMASK_UCQ_14r_ENUM
#define DEQ_AGINGMASK_UCQ_15r_ENUM BCM56640_A0_DEQ_AGINGMASK_UCQ_15r_ENUM
#define DEQ_AGINGMASK_UCQ_2r_ENUM BCM56640_A0_DEQ_AGINGMASK_UCQ_2r_ENUM
#define DEQ_AGINGMASK_UCQ_3r_ENUM BCM56640_A0_DEQ_AGINGMASK_UCQ_3r_ENUM
#define DEQ_AGINGMASK_UCQ_4r_ENUM BCM56640_A0_DEQ_AGINGMASK_UCQ_4r_ENUM
#define DEQ_AGINGMASK_UCQ_5r_ENUM BCM56640_A0_DEQ_AGINGMASK_UCQ_5r_ENUM
#define DEQ_AGINGMASK_UCQ_6r_ENUM BCM56640_A0_DEQ_AGINGMASK_UCQ_6r_ENUM
#define DEQ_AGINGMASK_UCQ_7r_ENUM BCM56640_A0_DEQ_AGINGMASK_UCQ_7r_ENUM
#define DEQ_AGINGMASK_UCQ_8r_ENUM BCM56640_A0_DEQ_AGINGMASK_UCQ_8r_ENUM
#define DEQ_AGINGMASK_UCQ_9r_ENUM BCM56640_A0_DEQ_AGINGMASK_UCQ_9r_ENUM
#define DEQ_MPBERRPTRr_ENUM BCM56640_A0_DEQ_MPBERRPTRr_ENUM
#define DEQ_PKTHDRERRPTRr_ENUM BCM56640_A0_DEQ_PKTHDRERRPTRr_ENUM
#define DEQ_QCN_LB_COSr_ENUM BCM56640_A0_DEQ_QCN_LB_COSr_ENUM
#define DEQ_RDEDESCPERRPTRr_ENUM BCM56640_A0_DEQ_RDEDESCPERRPTRr_ENUM
#define DEQ_REPLISTERRPTRr_ENUM BCM56640_A0_DEQ_REPLISTERRPTRr_ENUM
#define DEQ_SMERRPTRr_ENUM BCM56640_A0_DEQ_SMERRPTRr_ENUM
#define DEST_MOD_PROXY_TABLEm_ENUM BCM56640_A0_DEST_MOD_PROXY_TABLEm_ENUM
#define DEST_TRUNK_BITMAPm_ENUM BCM56640_A0_DEST_TRUNK_BITMAPm_ENUM
#define DLB_ECMP_CLEAR_METRIC_STATE_64r_ENUM BCM56640_A0_DLB_ECMP_CLEAR_METRIC_STATE_64r_ENUM
#define DLB_ECMP_CURRENT_TIMEr_ENUM BCM56640_A0_DLB_ECMP_CURRENT_TIMEr_ENUM
#define DLB_ECMP_EOP_BUFFERr_ENUM BCM56640_A0_DLB_ECMP_EOP_BUFFERr_ENUM
#define DLB_ECMP_ETHERTYPE_ELIGIBILITY_MAPm_ENUM BCM56640_A0_DLB_ECMP_ETHERTYPE_ELIGIBILITY_MAPm_ENUM
#define DLB_ECMP_FLOWSETm_ENUM BCM56640_A0_DLB_ECMP_FLOWSETm_ENUM
#define DLB_ECMP_FLOWSET_PDA_CONTROLr_ENUM BCM56640_A0_DLB_ECMP_FLOWSET_PDA_CONTROLr_ENUM
#define DLB_ECMP_FLOWSET_TIMESTAMP_PAGEm_ENUM BCM56640_A0_DLB_ECMP_FLOWSET_TIMESTAMP_PAGEm_ENUM
#define DLB_ECMP_GROUP_CONTROLm_ENUM BCM56640_A0_DLB_ECMP_GROUP_CONTROLm_ENUM
#define DLB_ECMP_GROUP_MEMBERSHIPm_ENUM BCM56640_A0_DLB_ECMP_GROUP_MEMBERSHIPm_ENUM
#define DLB_ECMP_GROUP_STATSm_ENUM BCM56640_A0_DLB_ECMP_GROUP_STATSm_ENUM
#define DLB_ECMP_HIST_GROUP_LOADm_ENUM BCM56640_A0_DLB_ECMP_HIST_GROUP_LOADm_ENUM
#define DLB_ECMP_HIST_LOADm_ENUM BCM56640_A0_DLB_ECMP_HIST_LOADm_ENUM
#define DLB_ECMP_HIST_QSIZEm_ENUM BCM56640_A0_DLB_ECMP_HIST_QSIZEm_ENUM
#define DLB_ECMP_INST_GROUP_LOADm_ENUM BCM56640_A0_DLB_ECMP_INST_GROUP_LOADm_ENUM
#define DLB_ECMP_INST_LOADm_ENUM BCM56640_A0_DLB_ECMP_INST_LOADm_ENUM
#define DLB_ECMP_INST_QSIZEm_ENUM BCM56640_A0_DLB_ECMP_INST_QSIZEm_ENUM
#define DLB_ECMP_MEMBERSHIP_REVERSE_MAPm_ENUM BCM56640_A0_DLB_ECMP_MEMBERSHIP_REVERSE_MAPm_ENUM
#define DLB_ECMP_MEMBER_ATTRIBUTEm_ENUM BCM56640_A0_DLB_ECMP_MEMBER_ATTRIBUTEm_ENUM
#define DLB_ECMP_MEMBER_HW_STATE_64r_ENUM BCM56640_A0_DLB_ECMP_MEMBER_HW_STATE_64r_ENUM
#define DLB_ECMP_MEMBER_STATUSm_ENUM BCM56640_A0_DLB_ECMP_MEMBER_STATUSm_ENUM
#define DLB_ECMP_MEMBER_SW_STATEm_ENUM BCM56640_A0_DLB_ECMP_MEMBER_SW_STATEm_ENUM
#define DLB_ECMP_OPTIMAL_CANDIDATEm_ENUM BCM56640_A0_DLB_ECMP_OPTIMAL_CANDIDATEm_ENUM
#define DLB_ECMP_PLA_QUALITY_MEASURE_CONTROLr_ENUM BCM56640_A0_DLB_ECMP_PLA_QUALITY_MEASURE_CONTROLr_ENUM
#define DLB_ECMP_PLA_QUANTIZE_THRESHOLDm_ENUM BCM56640_A0_DLB_ECMP_PLA_QUANTIZE_THRESHOLDm_ENUM
#define DLB_ECMP_QUALITY_CONTROLm_ENUM BCM56640_A0_DLB_ECMP_QUALITY_CONTROLm_ENUM
#define DLB_ECMP_QUALITY_MAPPINGm_ENUM BCM56640_A0_DLB_ECMP_QUALITY_MAPPINGm_ENUM
#define DLB_ECMP_QUALITY_MEASURE_CONTROLr_ENUM BCM56640_A0_DLB_ECMP_QUALITY_MEASURE_CONTROLr_ENUM
#define DLB_ECMP_QUALITY_RESULTm_ENUM BCM56640_A0_DLB_ECMP_QUALITY_RESULTm_ENUM
#define DLB_ECMP_RAM_CONTROLr_ENUM BCM56640_A0_DLB_ECMP_RAM_CONTROLr_ENUM
#define DLB_ECMP_RANDOM_SELECTION_CONTROLr_ENUM BCM56640_A0_DLB_ECMP_RANDOM_SELECTION_CONTROLr_ENUM
#define DLB_ECMP_REFRESH_INDEXr_ENUM BCM56640_A0_DLB_ECMP_REFRESH_INDEXr_ENUM
#define DLB_ECMP_SER_CONTROLr_ENUM BCM56640_A0_DLB_ECMP_SER_CONTROLr_ENUM
#define DLB_ECMP_VLA_EXPECTED_LOADING_THRESHOLDm_ENUM BCM56640_A0_DLB_ECMP_VLA_EXPECTED_LOADING_THRESHOLDm_ENUM
#define DLB_ECMP_VLA_MEMBER_IMBALANCE_THRESHOLDm_ENUM BCM56640_A0_DLB_ECMP_VLA_MEMBER_IMBALANCE_THRESHOLDm_ENUM
#define DLB_ECMP_VLA_QUALITY_MEASURE_CONTROLm_ENUM BCM56640_A0_DLB_ECMP_VLA_QUALITY_MEASURE_CONTROLm_ENUM
#define DLB_HGT_CURRENT_TIMEr_ENUM BCM56640_A0_DLB_HGT_CURRENT_TIMEr_ENUM
#define DLB_HGT_ETHERTYPE_ELIGIBILITY_MAPm_ENUM BCM56640_A0_DLB_HGT_ETHERTYPE_ELIGIBILITY_MAPm_ENUM
#define DLB_HGT_FLOWSETm_ENUM BCM56640_A0_DLB_HGT_FLOWSETm_ENUM
#define DLB_HGT_FLOWSET_PDA_CONTROLr_ENUM BCM56640_A0_DLB_HGT_FLOWSET_PDA_CONTROLr_ENUM
#define DLB_HGT_FLOWSET_TIMESTAMP_PAGEm_ENUM BCM56640_A0_DLB_HGT_FLOWSET_TIMESTAMP_PAGEm_ENUM
#define DLB_HGT_GROUP_CONTROLm_ENUM BCM56640_A0_DLB_HGT_GROUP_CONTROLm_ENUM
#define DLB_HGT_GROUP_MEMBERSHIPm_ENUM BCM56640_A0_DLB_HGT_GROUP_MEMBERSHIPm_ENUM
#define DLB_HGT_GROUP_STATSm_ENUM BCM56640_A0_DLB_HGT_GROUP_STATSm_ENUM
#define DLB_HGT_HIST_LOADm_ENUM BCM56640_A0_DLB_HGT_HIST_LOADm_ENUM
#define DLB_HGT_INST_LOADm_ENUM BCM56640_A0_DLB_HGT_INST_LOADm_ENUM
#define DLB_HGT_MEMBER_ATTRIBUTEm_ENUM BCM56640_A0_DLB_HGT_MEMBER_ATTRIBUTEm_ENUM
#define DLB_HGT_MEMBER_HW_STATEr_ENUM BCM56640_A0_DLB_HGT_MEMBER_HW_STATEr_ENUM
#define DLB_HGT_MEMBER_STATUSm_ENUM BCM56640_A0_DLB_HGT_MEMBER_STATUSm_ENUM
#define DLB_HGT_MEMBER_SW_STATEm_ENUM BCM56640_A0_DLB_HGT_MEMBER_SW_STATEm_ENUM
#define DLB_HGT_OPTIMAL_CANDIDATEm_ENUM BCM56640_A0_DLB_HGT_OPTIMAL_CANDIDATEm_ENUM
#define DLB_HGT_PORT_MEMBER_MAPm_ENUM BCM56640_A0_DLB_HGT_PORT_MEMBER_MAPm_ENUM
#define DLB_HGT_QUALITY_CONTROLm_ENUM BCM56640_A0_DLB_HGT_QUALITY_CONTROLm_ENUM
#define DLB_HGT_QUALITY_MAPPINGm_ENUM BCM56640_A0_DLB_HGT_QUALITY_MAPPINGm_ENUM
#define DLB_HGT_QUALITY_MEASURE_CONTROLr_ENUM BCM56640_A0_DLB_HGT_QUALITY_MEASURE_CONTROLr_ENUM
#define DLB_HGT_QUALITY_RESULTm_ENUM BCM56640_A0_DLB_HGT_QUALITY_RESULTm_ENUM
#define DLB_HGT_QUANTIZE_THRESHOLDm_ENUM BCM56640_A0_DLB_HGT_QUANTIZE_THRESHOLDm_ENUM
#define DLB_HGT_RANDOM_SELECTION_CONTROLr_ENUM BCM56640_A0_DLB_HGT_RANDOM_SELECTION_CONTROLr_ENUM
#define DLB_HGT_REFRESH_INDEXr_ENUM BCM56640_A0_DLB_HGT_REFRESH_INDEXr_ENUM
#define DLB_HGT_SER_CONTROLr_ENUM BCM56640_A0_DLB_HGT_SER_CONTROLr_ENUM
#define DLB_LAG_CLEAR_METRIC_STATE_64r_ENUM BCM56640_A0_DLB_LAG_CLEAR_METRIC_STATE_64r_ENUM
#define DLB_LAG_CURRENT_TIMEr_ENUM BCM56640_A0_DLB_LAG_CURRENT_TIMEr_ENUM
#define DLB_LAG_EOP_BUFFERr_ENUM BCM56640_A0_DLB_LAG_EOP_BUFFERr_ENUM
#define DLB_LAG_ETHERTYPE_ELIGIBILITY_MAPm_ENUM BCM56640_A0_DLB_LAG_ETHERTYPE_ELIGIBILITY_MAPm_ENUM
#define DLB_LAG_FLOWSETm_ENUM BCM56640_A0_DLB_LAG_FLOWSETm_ENUM
#define DLB_LAG_FLOWSET_PDA_CONTROLr_ENUM BCM56640_A0_DLB_LAG_FLOWSET_PDA_CONTROLr_ENUM
#define DLB_LAG_FLOWSET_TIMESTAMP_PAGEm_ENUM BCM56640_A0_DLB_LAG_FLOWSET_TIMESTAMP_PAGEm_ENUM
#define DLB_LAG_GROUP_CONTROLm_ENUM BCM56640_A0_DLB_LAG_GROUP_CONTROLm_ENUM
#define DLB_LAG_GROUP_MEMBERSHIPm_ENUM BCM56640_A0_DLB_LAG_GROUP_MEMBERSHIPm_ENUM
#define DLB_LAG_GROUP_STATSm_ENUM BCM56640_A0_DLB_LAG_GROUP_STATSm_ENUM
#define DLB_LAG_HIST_GROUP_LOADm_ENUM BCM56640_A0_DLB_LAG_HIST_GROUP_LOADm_ENUM
#define DLB_LAG_HIST_LOADm_ENUM BCM56640_A0_DLB_LAG_HIST_LOADm_ENUM
#define DLB_LAG_HIST_QSIZEm_ENUM BCM56640_A0_DLB_LAG_HIST_QSIZEm_ENUM
#define DLB_LAG_INST_GROUP_LOADm_ENUM BCM56640_A0_DLB_LAG_INST_GROUP_LOADm_ENUM
#define DLB_LAG_INST_LOADm_ENUM BCM56640_A0_DLB_LAG_INST_LOADm_ENUM
#define DLB_LAG_INST_QSIZEm_ENUM BCM56640_A0_DLB_LAG_INST_QSIZEm_ENUM
#define DLB_LAG_MEMBERSHIP_REVERSE_MAPm_ENUM BCM56640_A0_DLB_LAG_MEMBERSHIP_REVERSE_MAPm_ENUM
#define DLB_LAG_MEMBER_ATTRIBUTEm_ENUM BCM56640_A0_DLB_LAG_MEMBER_ATTRIBUTEm_ENUM
#define DLB_LAG_MEMBER_HW_STATE_64r_ENUM BCM56640_A0_DLB_LAG_MEMBER_HW_STATE_64r_ENUM
#define DLB_LAG_MEMBER_STATUSm_ENUM BCM56640_A0_DLB_LAG_MEMBER_STATUSm_ENUM
#define DLB_LAG_MEMBER_SW_STATEm_ENUM BCM56640_A0_DLB_LAG_MEMBER_SW_STATEm_ENUM
#define DLB_LAG_OPTIMAL_CANDIDATEm_ENUM BCM56640_A0_DLB_LAG_OPTIMAL_CANDIDATEm_ENUM
#define DLB_LAG_PLA_QUALITY_MEASURE_CONTROLr_ENUM BCM56640_A0_DLB_LAG_PLA_QUALITY_MEASURE_CONTROLr_ENUM
#define DLB_LAG_PLA_QUANTIZE_THRESHOLDm_ENUM BCM56640_A0_DLB_LAG_PLA_QUANTIZE_THRESHOLDm_ENUM
#define DLB_LAG_QUALITY_CONTROLm_ENUM BCM56640_A0_DLB_LAG_QUALITY_CONTROLm_ENUM
#define DLB_LAG_QUALITY_MAPPINGm_ENUM BCM56640_A0_DLB_LAG_QUALITY_MAPPINGm_ENUM
#define DLB_LAG_QUALITY_MEASURE_CONTROLr_ENUM BCM56640_A0_DLB_LAG_QUALITY_MEASURE_CONTROLr_ENUM
#define DLB_LAG_QUALITY_RESULTm_ENUM BCM56640_A0_DLB_LAG_QUALITY_RESULTm_ENUM
#define DLB_LAG_RAM_CONTROLr_ENUM BCM56640_A0_DLB_LAG_RAM_CONTROLr_ENUM
#define DLB_LAG_RANDOM_SELECTION_CONTROLr_ENUM BCM56640_A0_DLB_LAG_RANDOM_SELECTION_CONTROLr_ENUM
#define DLB_LAG_REFRESH_INDEXr_ENUM BCM56640_A0_DLB_LAG_REFRESH_INDEXr_ENUM
#define DLB_LAG_SER_CONTROLr_ENUM BCM56640_A0_DLB_LAG_SER_CONTROLr_ENUM
#define DLB_LAG_VLA_EXPECTED_LOADING_THRESHOLDm_ENUM BCM56640_A0_DLB_LAG_VLA_EXPECTED_LOADING_THRESHOLDm_ENUM
#define DLB_LAG_VLA_MEMBER_IMBALANCE_THRESHOLDm_ENUM BCM56640_A0_DLB_LAG_VLA_MEMBER_IMBALANCE_THRESHOLDm_ENUM
#define DLB_LAG_VLA_QUALITY_MEASURE_CONTROLm_ENUM BCM56640_A0_DLB_LAG_VLA_QUALITY_MEASURE_CONTROLm_ENUM
#define DOS_CONTROLr_ENUM BCM56640_A0_DOS_CONTROLr_ENUM
#define DOS_CONTROL_2r_ENUM BCM56640_A0_DOS_CONTROL_2r_ENUM
#define DOS_CONTROL_3r_ENUM BCM56640_A0_DOS_CONTROL_3r_ENUM
#define DROP_BYTE_CNT_ING_64r_ENUM BCM56640_A0_DROP_BYTE_CNT_ING_64r_ENUM
#define DROP_CBP_64r_ENUM BCM56640_A0_DROP_CBP_64r_ENUM
#define DROP_CONTROL_0r_ENUM BCM56640_A0_DROP_CONTROL_0r_ENUM
#define DROP_PKT_CNT_INGr_ENUM BCM56640_A0_DROP_PKT_CNT_INGr_ENUM
#define DROP_PKT_CNT_OVQr_ENUM BCM56640_A0_DROP_PKT_CNT_OVQr_ENUM
#define DSCP_TABLEm_ENUM BCM56640_A0_DSCP_TABLEm_ENUM
#define E2ECC_HOL_ENr_ENUM BCM56640_A0_E2ECC_HOL_ENr_ENUM
#define E2ECC_MAX_TX_TIMERr_ENUM BCM56640_A0_E2ECC_MAX_TX_TIMERr_ENUM
#define E2ECC_MIN_TX_TIMERr_ENUM BCM56640_A0_E2ECC_MIN_TX_TIMERr_ENUM
#define E2ECC_TX_ENABLE_BMPr_ENUM BCM56640_A0_E2ECC_TX_ENABLE_BMPr_ENUM
#define E2ECC_TX_MODEr_ENUM BCM56640_A0_E2ECC_TX_MODEr_ENUM
#define E2ECC_TX_PORTS_NUMr_ENUM BCM56640_A0_E2ECC_TX_PORTS_NUMr_ENUM
#define E2EFC_CNT_ATTRr_ENUM BCM56640_A0_E2EFC_CNT_ATTRr_ENUM
#define E2EFC_CNT_RESET_LIMITr_ENUM BCM56640_A0_E2EFC_CNT_RESET_LIMITr_ENUM
#define E2EFC_CNT_SET_LIMITr_ENUM BCM56640_A0_E2EFC_CNT_SET_LIMITr_ENUM
#define E2EFC_CNT_VALr_ENUM BCM56640_A0_E2EFC_CNT_VALr_ENUM
#define E2EFC_CONFIGr_ENUM BCM56640_A0_E2EFC_CONFIGr_ENUM
#define E2EFC_IBP_ENr_ENUM BCM56640_A0_E2EFC_IBP_ENr_ENUM
#define E2EFC_MAX_TX_TIMERr_ENUM BCM56640_A0_E2EFC_MAX_TX_TIMERr_ENUM
#define E2EFC_MIN_TX_TIMERr_ENUM BCM56640_A0_E2EFC_MIN_TX_TIMERr_ENUM
#define E2EFC_PARITYERRORPTRr_ENUM BCM56640_A0_E2EFC_PARITYERRORPTRr_ENUM
#define E2EFC_PORT_MAPPING_CONFIGr_ENUM BCM56640_A0_E2EFC_PORT_MAPPING_CONFIGr_ENUM
#define E2EFC_RMOD_CFGr_ENUM BCM56640_A0_E2EFC_RMOD_CFGr_ENUM
#define E2EFC_RX_RMODID_64r_ENUM BCM56640_A0_E2EFC_RX_RMODID_64r_ENUM
#define E2EFC_RX_RMT_IBPr_ENUM BCM56640_A0_E2EFC_RX_RMT_IBPr_ENUM
#define E2EFC_RX_RMT_IBP0r_ENUM BCM56640_A0_E2EFC_RX_RMT_IBP0r_ENUM
#define E2EFC_RX_RMT_IBP1r_ENUM BCM56640_A0_E2EFC_RX_RMT_IBP1r_ENUM
#define E2EFC_RX_RMT_TIMEOUTr_ENUM BCM56640_A0_E2EFC_RX_RMT_TIMEOUTr_ENUM
#define E2EFC_TX_RMODID_64r_ENUM BCM56640_A0_E2EFC_TX_RMODID_64r_ENUM
#define E2EFC_TX_RMT_DISCr_ENUM BCM56640_A0_E2EFC_TX_RMT_DISCr_ENUM
#define E2EFC_TX_RMT_DISC0r_ENUM BCM56640_A0_E2EFC_TX_RMT_DISC0r_ENUM
#define E2EFC_TX_RMT_DISC1r_ENUM BCM56640_A0_E2EFC_TX_RMT_DISC1r_ENUM
#define E2EFC_TX_RMT_IBPr_ENUM BCM56640_A0_E2EFC_TX_RMT_IBPr_ENUM
#define E2EFC_TX_RMT_IBP0r_ENUM BCM56640_A0_E2EFC_TX_RMT_IBP0r_ENUM
#define E2EFC_TX_RMT_IBP1r_ENUM BCM56640_A0_E2EFC_TX_RMT_IBP1r_ENUM
#define E2E_DROP_COUNTr_ENUM BCM56640_A0_E2E_DROP_COUNTr_ENUM
#define E2E_HOL_RX_DA_LSr_ENUM BCM56640_A0_E2E_HOL_RX_DA_LSr_ENUM
#define E2E_HOL_RX_DA_MSr_ENUM BCM56640_A0_E2E_HOL_RX_DA_MSr_ENUM
#define E2E_HOL_RX_LENGTH_TYPEr_ENUM BCM56640_A0_E2E_HOL_RX_LENGTH_TYPEr_ENUM
#define E2E_HOL_RX_OPCODEr_ENUM BCM56640_A0_E2E_HOL_RX_OPCODEr_ENUM
#define E2E_HOL_STATUSm_ENUM BCM56640_A0_E2E_HOL_STATUSm_ENUM
#define E2E_HOL_STATUS_1m_ENUM BCM56640_A0_E2E_HOL_STATUS_1m_ENUM
#define E2E_IBP_RX_DA_LSr_ENUM BCM56640_A0_E2E_IBP_RX_DA_LSr_ENUM
#define E2E_IBP_RX_DA_MSr_ENUM BCM56640_A0_E2E_IBP_RX_DA_MSr_ENUM
#define E2E_IBP_RX_LENGTH_TYPEr_ENUM BCM56640_A0_E2E_IBP_RX_LENGTH_TYPEr_ENUM
#define E2E_IBP_RX_OPCODEr_ENUM BCM56640_A0_E2E_IBP_RX_OPCODEr_ENUM
#define ECC_SINGLE_BIT_ERRORSr_ENUM BCM56640_A0_ECC_SINGLE_BIT_ERRORSr_ENUM
#define EFP_BUS_PARITY_CONTROLr_ENUM BCM56640_A0_EFP_BUS_PARITY_CONTROLr_ENUM
#define EFP_BUS_PARITY_ERRORr_ENUM BCM56640_A0_EFP_BUS_PARITY_ERRORr_ENUM
#define EFP_CAM_BIST_CONFIGr_ENUM BCM56640_A0_EFP_CAM_BIST_CONFIGr_ENUM
#define EFP_CAM_BIST_CONTROLr_ENUM BCM56640_A0_EFP_CAM_BIST_CONTROLr_ENUM
#define EFP_CAM_BIST_DBG_DATAr_ENUM BCM56640_A0_EFP_CAM_BIST_DBG_DATAr_ENUM
#define EFP_CAM_BIST_STATUSr_ENUM BCM56640_A0_EFP_CAM_BIST_STATUSr_ENUM
#define EFP_CLASSID_SELECTORr_ENUM BCM56640_A0_EFP_CLASSID_SELECTORr_ENUM
#define EFP_COUNTER_TABLEm_ENUM BCM56640_A0_EFP_COUNTER_TABLEm_ENUM
#define EFP_KEY4_DVP_SELECTORr_ENUM BCM56640_A0_EFP_KEY4_DVP_SELECTORr_ENUM
#define EFP_KEY4_MDL_SELECTORr_ENUM BCM56640_A0_EFP_KEY4_MDL_SELECTORr_ENUM
#define EFP_METER_CONTROLr_ENUM BCM56640_A0_EFP_METER_CONTROLr_ENUM
#define EFP_METER_TABLEm_ENUM BCM56640_A0_EFP_METER_TABLEm_ENUM
#define EFP_METER_TM_CONTROLr_ENUM BCM56640_A0_EFP_METER_TM_CONTROLr_ENUM
#define EFP_PARITY_CONTROLr_ENUM BCM56640_A0_EFP_PARITY_CONTROLr_ENUM
#define EFP_POLICY_PDAr_ENUM BCM56640_A0_EFP_POLICY_PDAr_ENUM
#define EFP_POLICY_TABLEm_ENUM BCM56640_A0_EFP_POLICY_TABLEm_ENUM
#define EFP_RAM_CONTROLr_ENUM BCM56640_A0_EFP_RAM_CONTROLr_ENUM
#define EFP_RAM_CONTROL_1r_ENUM BCM56640_A0_EFP_RAM_CONTROL_1r_ENUM
#define EFP_SLICE_CONTROLr_ENUM BCM56640_A0_EFP_SLICE_CONTROLr_ENUM
#define EFP_SLICE_MAPr_ENUM BCM56640_A0_EFP_SLICE_MAPr_ENUM
#define EFP_TCAMm_ENUM BCM56640_A0_EFP_TCAMm_ENUM
#define EFP_TCAM_BLKSELr_ENUM BCM56640_A0_EFP_TCAM_BLKSELr_ENUM
#define EGRMETERINGBUCKETr_ENUM BCM56640_A0_EGRMETERINGBUCKETr_ENUM
#define EGRMETERINGCONFIG_64r_ENUM BCM56640_A0_EGRMETERINGCONFIG_64r_ENUM
#define EGRSHAPEPARITYERRORPTRr_ENUM BCM56640_A0_EGRSHAPEPARITYERRORPTRr_ENUM
#define EGR_1588OMPLSr_ENUM BCM56640_A0_EGR_1588OMPLSr_ENUM
#define EGR_1588_EGRESS_CTRLr_ENUM BCM56640_A0_EGR_1588_EGRESS_CTRLr_ENUM
#define EGR_1588_INGRESS_CTRLr_ENUM BCM56640_A0_EGR_1588_INGRESS_CTRLr_ENUM
#define EGR_1588_LINK_DELAYr_ENUM BCM56640_A0_EGR_1588_LINK_DELAYr_ENUM
#define EGR_1588_PARSING_CONTROLr_ENUM BCM56640_A0_EGR_1588_PARSING_CONTROLr_ENUM
#define EGR_1588_SAm_ENUM BCM56640_A0_EGR_1588_SAm_ENUM
#define EGR_ARB_TIMEOUT_CONTROLr_ENUM BCM56640_A0_EGR_ARB_TIMEOUT_CONTROLr_ENUM
#define EGR_AXP_PORT_PROPERTYm_ENUM BCM56640_A0_EGR_AXP_PORT_PROPERTYm_ENUM
#define EGR_CONFIGr_ENUM BCM56640_A0_EGR_CONFIGr_ENUM
#define EGR_CONFIG_1r_ENUM BCM56640_A0_EGR_CONFIG_1r_ENUM
#define EGR_COS_MAPm_ENUM BCM56640_A0_EGR_COS_MAPm_ENUM
#define EGR_COUNTER_CONTROLr_ENUM BCM56640_A0_EGR_COUNTER_CONTROLr_ENUM
#define EGR_CPU_CONTROLr_ENUM BCM56640_A0_EGR_CPU_CONTROLr_ENUM
#define EGR_CPU_COS_MAPm_ENUM BCM56640_A0_EGR_CPU_COS_MAPm_ENUM
#define EGR_DATABUF_RAM_CONTROL_1r_ENUM BCM56640_A0_EGR_DATABUF_RAM_CONTROL_1r_ENUM
#define EGR_DATABUF_RAM_CONTROL_2r_ENUM BCM56640_A0_EGR_DATABUF_RAM_CONTROL_2r_ENUM
#define EGR_DATABUF_RAM_CONTROL_PMr_ENUM BCM56640_A0_EGR_DATABUF_RAM_CONTROL_PMr_ENUM
#define EGR_DBGr_ENUM BCM56640_A0_EGR_DBGr_ENUM
#define EGR_DROP_VECTORr_ENUM BCM56640_A0_EGR_DROP_VECTORr_ENUM
#define EGR_DSCP_ECN_MAPm_ENUM BCM56640_A0_EGR_DSCP_ECN_MAPm_ENUM
#define EGR_DSCP_TABLEm_ENUM BCM56640_A0_EGR_DSCP_TABLEm_ENUM
#define EGR_DVP_ATTRIBUTEm_ENUM BCM56640_A0_EGR_DVP_ATTRIBUTEm_ENUM
#define EGR_DVP_ATTRIBUTE_1m_ENUM BCM56640_A0_EGR_DVP_ATTRIBUTE_1m_ENUM
#define EGR_DVP_ATTRIBUTE_PDA_CTRLr_ENUM BCM56640_A0_EGR_DVP_ATTRIBUTE_PDA_CTRLr_ENUM
#define EGR_EDATABUF_PARITY_CONTROLr_ENUM BCM56640_A0_EGR_EDATABUF_PARITY_CONTROLr_ENUM
#define EGR_EDATABUF_STBY_CONTROLr_ENUM BCM56640_A0_EGR_EDATABUF_STBY_CONTROLr_ENUM
#define EGR_EDB_MISC_CTRLr_ENUM BCM56640_A0_EGR_EDB_MISC_CTRLr_ENUM
#define EGR_EDB_XMIT_CTRLm_ENUM BCM56640_A0_EGR_EDB_XMIT_CTRLm_ENUM
#define EGR_EFPPARS_SER_CONTROLr_ENUM BCM56640_A0_EGR_EFPPARS_SER_CONTROLr_ENUM
#define EGR_EHCPM_SER_CONTROLr_ENUM BCM56640_A0_EGR_EHCPM_SER_CONTROLr_ENUM
#define EGR_EHG_QOS_MAPPING_TABLEm_ENUM BCM56640_A0_EGR_EHG_QOS_MAPPING_TABLEm_ENUM
#define EGR_EL3_RAM_CONTROLr_ENUM BCM56640_A0_EGR_EL3_RAM_CONTROLr_ENUM
#define EGR_EL3_RAM_CONTROL_2r_ENUM BCM56640_A0_EGR_EL3_RAM_CONTROL_2r_ENUM
#define EGR_EL3_SER_CONTROLr_ENUM BCM56640_A0_EGR_EL3_SER_CONTROLr_ENUM
#define EGR_EM_MTP_INDEXm_ENUM BCM56640_A0_EGR_EM_MTP_INDEXm_ENUM
#define EGR_ENABLEm_ENUM BCM56640_A0_EGR_ENABLEm_ENUM
#define EGR_EPMOD_SER_CONTROLr_ENUM BCM56640_A0_EGR_EPMOD_SER_CONTROLr_ENUM
#define EGR_EP_REDIRECT_EM_MTP_INDEXm_ENUM BCM56640_A0_EGR_EP_REDIRECT_EM_MTP_INDEXm_ENUM
#define EGR_EVLAN_SER_CONTROLr_ENUM BCM56640_A0_EGR_EVLAN_SER_CONTROLr_ENUM
#define EGR_FLEXIBLE_IPV6_EXT_HDRr_ENUM BCM56640_A0_EGR_FLEXIBLE_IPV6_EXT_HDRr_ENUM
#define EGR_FLEX_CTR_COUNTER_TABLE_0m_ENUM BCM56640_A0_EGR_FLEX_CTR_COUNTER_TABLE_0m_ENUM
#define EGR_FLEX_CTR_COUNTER_TABLE_1m_ENUM BCM56640_A0_EGR_FLEX_CTR_COUNTER_TABLE_1m_ENUM
#define EGR_FLEX_CTR_COUNTER_TABLE_2m_ENUM BCM56640_A0_EGR_FLEX_CTR_COUNTER_TABLE_2m_ENUM
#define EGR_FLEX_CTR_COUNTER_TABLE_3m_ENUM BCM56640_A0_EGR_FLEX_CTR_COUNTER_TABLE_3m_ENUM
#define EGR_FLEX_CTR_COUNTER_TABLE_4m_ENUM BCM56640_A0_EGR_FLEX_CTR_COUNTER_TABLE_4m_ENUM
#define EGR_FLEX_CTR_COUNTER_TABLE_5m_ENUM BCM56640_A0_EGR_FLEX_CTR_COUNTER_TABLE_5m_ENUM
#define EGR_FLEX_CTR_COUNTER_TABLE_6m_ENUM BCM56640_A0_EGR_FLEX_CTR_COUNTER_TABLE_6m_ENUM
#define EGR_FLEX_CTR_COUNTER_TABLE_7m_ENUM BCM56640_A0_EGR_FLEX_CTR_COUNTER_TABLE_7m_ENUM
#define EGR_FLEX_CTR_COUNTER_TABLE_CONTROL_0r_ENUM BCM56640_A0_EGR_FLEX_CTR_COUNTER_TABLE_CONTROL_0r_ENUM
#define EGR_FLEX_CTR_COUNTER_TABLE_CONTROL_1r_ENUM BCM56640_A0_EGR_FLEX_CTR_COUNTER_TABLE_CONTROL_1r_ENUM
#define EGR_FLEX_CTR_COUNTER_TABLE_CONTROL_2r_ENUM BCM56640_A0_EGR_FLEX_CTR_COUNTER_TABLE_CONTROL_2r_ENUM
#define EGR_FLEX_CTR_COUNTER_TABLE_CONTROL_3r_ENUM BCM56640_A0_EGR_FLEX_CTR_COUNTER_TABLE_CONTROL_3r_ENUM
#define EGR_FLEX_CTR_COUNTER_TABLE_CONTROL_4r_ENUM BCM56640_A0_EGR_FLEX_CTR_COUNTER_TABLE_CONTROL_4r_ENUM
#define EGR_FLEX_CTR_COUNTER_TABLE_CONTROL_5r_ENUM BCM56640_A0_EGR_FLEX_CTR_COUNTER_TABLE_CONTROL_5r_ENUM
#define EGR_FLEX_CTR_COUNTER_TABLE_CONTROL_6r_ENUM BCM56640_A0_EGR_FLEX_CTR_COUNTER_TABLE_CONTROL_6r_ENUM
#define EGR_FLEX_CTR_COUNTER_TABLE_CONTROL_7r_ENUM BCM56640_A0_EGR_FLEX_CTR_COUNTER_TABLE_CONTROL_7r_ENUM
#define EGR_FLEX_CTR_COUNTER_UPDATE_CONTROL_0r_ENUM BCM56640_A0_EGR_FLEX_CTR_COUNTER_UPDATE_CONTROL_0r_ENUM
#define EGR_FLEX_CTR_COUNTER_UPDATE_CONTROL_1r_ENUM BCM56640_A0_EGR_FLEX_CTR_COUNTER_UPDATE_CONTROL_1r_ENUM
#define EGR_FLEX_CTR_COUNTER_UPDATE_CONTROL_2r_ENUM BCM56640_A0_EGR_FLEX_CTR_COUNTER_UPDATE_CONTROL_2r_ENUM
#define EGR_FLEX_CTR_COUNTER_UPDATE_CONTROL_3r_ENUM BCM56640_A0_EGR_FLEX_CTR_COUNTER_UPDATE_CONTROL_3r_ENUM
#define EGR_FLEX_CTR_COUNTER_UPDATE_CONTROL_4r_ENUM BCM56640_A0_EGR_FLEX_CTR_COUNTER_UPDATE_CONTROL_4r_ENUM
#define EGR_FLEX_CTR_COUNTER_UPDATE_CONTROL_5r_ENUM BCM56640_A0_EGR_FLEX_CTR_COUNTER_UPDATE_CONTROL_5r_ENUM
#define EGR_FLEX_CTR_COUNTER_UPDATE_CONTROL_6r_ENUM BCM56640_A0_EGR_FLEX_CTR_COUNTER_UPDATE_CONTROL_6r_ENUM
#define EGR_FLEX_CTR_COUNTER_UPDATE_CONTROL_7r_ENUM BCM56640_A0_EGR_FLEX_CTR_COUNTER_UPDATE_CONTROL_7r_ENUM
#define EGR_FLEX_CTR_OFFSET_TABLE_0m_ENUM BCM56640_A0_EGR_FLEX_CTR_OFFSET_TABLE_0m_ENUM
#define EGR_FLEX_CTR_OFFSET_TABLE_1m_ENUM BCM56640_A0_EGR_FLEX_CTR_OFFSET_TABLE_1m_ENUM
#define EGR_FLEX_CTR_OFFSET_TABLE_2m_ENUM BCM56640_A0_EGR_FLEX_CTR_OFFSET_TABLE_2m_ENUM
#define EGR_FLEX_CTR_OFFSET_TABLE_3m_ENUM BCM56640_A0_EGR_FLEX_CTR_OFFSET_TABLE_3m_ENUM
#define EGR_FLEX_CTR_OFFSET_TABLE_4m_ENUM BCM56640_A0_EGR_FLEX_CTR_OFFSET_TABLE_4m_ENUM
#define EGR_FLEX_CTR_OFFSET_TABLE_5m_ENUM BCM56640_A0_EGR_FLEX_CTR_OFFSET_TABLE_5m_ENUM
#define EGR_FLEX_CTR_OFFSET_TABLE_6m_ENUM BCM56640_A0_EGR_FLEX_CTR_OFFSET_TABLE_6m_ENUM
#define EGR_FLEX_CTR_OFFSET_TABLE_7m_ENUM BCM56640_A0_EGR_FLEX_CTR_OFFSET_TABLE_7m_ENUM
#define EGR_FLEX_CTR_OFFSET_TABLE_CONTROL_0r_ENUM BCM56640_A0_EGR_FLEX_CTR_OFFSET_TABLE_CONTROL_0r_ENUM
#define EGR_FLEX_CTR_OFFSET_TABLE_CONTROL_1r_ENUM BCM56640_A0_EGR_FLEX_CTR_OFFSET_TABLE_CONTROL_1r_ENUM
#define EGR_FLEX_CTR_OFFSET_TABLE_CONTROL_2r_ENUM BCM56640_A0_EGR_FLEX_CTR_OFFSET_TABLE_CONTROL_2r_ENUM
#define EGR_FLEX_CTR_OFFSET_TABLE_CONTROL_3r_ENUM BCM56640_A0_EGR_FLEX_CTR_OFFSET_TABLE_CONTROL_3r_ENUM
#define EGR_FLEX_CTR_OFFSET_TABLE_CONTROL_4r_ENUM BCM56640_A0_EGR_FLEX_CTR_OFFSET_TABLE_CONTROL_4r_ENUM
#define EGR_FLEX_CTR_OFFSET_TABLE_CONTROL_5r_ENUM BCM56640_A0_EGR_FLEX_CTR_OFFSET_TABLE_CONTROL_5r_ENUM
#define EGR_FLEX_CTR_OFFSET_TABLE_CONTROL_6r_ENUM BCM56640_A0_EGR_FLEX_CTR_OFFSET_TABLE_CONTROL_6r_ENUM
#define EGR_FLEX_CTR_OFFSET_TABLE_CONTROL_7r_ENUM BCM56640_A0_EGR_FLEX_CTR_OFFSET_TABLE_CONTROL_7r_ENUM
#define EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_0r_ENUM BCM56640_A0_EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_0r_ENUM
#define EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_1r_ENUM BCM56640_A0_EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_1r_ENUM
#define EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_2r_ENUM BCM56640_A0_EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_2r_ENUM
#define EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_3r_ENUM BCM56640_A0_EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_3r_ENUM
#define EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_4r_ENUM BCM56640_A0_EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_4r_ENUM
#define EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_5r_ENUM BCM56640_A0_EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_5r_ENUM
#define EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_6r_ENUM BCM56640_A0_EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_6r_ENUM
#define EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_7r_ENUM BCM56640_A0_EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_7r_ENUM
#define EGR_FLEX_CTR_PKT_PRI_MAPm_ENUM BCM56640_A0_EGR_FLEX_CTR_PKT_PRI_MAPm_ENUM
#define EGR_FLEX_CTR_PKT_RES_MAPm_ENUM BCM56640_A0_EGR_FLEX_CTR_PKT_RES_MAPm_ENUM
#define EGR_FLEX_CTR_PORT_MAPm_ENUM BCM56640_A0_EGR_FLEX_CTR_PORT_MAPm_ENUM
#define EGR_FLEX_CTR_PRI_CNG_MAPm_ENUM BCM56640_A0_EGR_FLEX_CTR_PRI_CNG_MAPm_ENUM
#define EGR_FLEX_CTR_TOS_MAPm_ENUM BCM56640_A0_EGR_FLEX_CTR_TOS_MAPm_ENUM
#define EGR_FRAGMENT_ID_TABLEm_ENUM BCM56640_A0_EGR_FRAGMENT_ID_TABLEm_ENUM
#define EGR_GPP_ATTRIBUTESm_ENUM BCM56640_A0_EGR_GPP_ATTRIBUTESm_ENUM
#define EGR_GPP_ATTRIBUTES_MODBASEm_ENUM BCM56640_A0_EGR_GPP_ATTRIBUTES_MODBASEm_ENUM
#define EGR_HBFC_CNM_ETHERTYPEr_ENUM BCM56640_A0_EGR_HBFC_CNM_ETHERTYPEr_ENUM
#define EGR_HBFC_CNTAG_ETHERTYPEr_ENUM BCM56640_A0_EGR_HBFC_CNTAG_ETHERTYPEr_ENUM
#define EGR_HBFC_CNTAG_ETHERTYPE_2r_ENUM BCM56640_A0_EGR_HBFC_CNTAG_ETHERTYPE_2r_ENUM
#define EGR_HG_EH_CONTROL_64r_ENUM BCM56640_A0_EGR_HG_EH_CONTROL_64r_ENUM
#define EGR_HG_HDR_PROT_STATUS_TX_CONTROLr_ENUM BCM56640_A0_EGR_HG_HDR_PROT_STATUS_TX_CONTROLr_ENUM
#define EGR_HW_RESET_CONTROL_0r_ENUM BCM56640_A0_EGR_HW_RESET_CONTROL_0r_ENUM
#define EGR_HW_RESET_CONTROL_1r_ENUM BCM56640_A0_EGR_HW_RESET_CONTROL_1r_ENUM
#define EGR_IFP_MOD_FIELDSm_ENUM BCM56640_A0_EGR_IFP_MOD_FIELDSm_ENUM
#define EGR_IM_MTP_INDEXm_ENUM BCM56640_A0_EGR_IM_MTP_INDEXm_ENUM
#define EGR_INGRESS_PORT_TPID_SELECTr_ENUM BCM56640_A0_EGR_INGRESS_PORT_TPID_SELECTr_ENUM
#define EGR_ING_PORTm_ENUM BCM56640_A0_EGR_ING_PORTm_ENUM
#define EGR_INTR_ENABLEr_ENUM BCM56640_A0_EGR_INTR_ENABLEr_ENUM
#define EGR_INTR_STATUSr_ENUM BCM56640_A0_EGR_INTR_STATUSr_ENUM
#define EGR_IPFIX_AGE_CONTROLr_ENUM BCM56640_A0_EGR_IPFIX_AGE_CONTROLr_ENUM
#define EGR_IPFIX_CONFIGr_ENUM BCM56640_A0_EGR_IPFIX_CONFIGr_ENUM
#define EGR_IPFIX_CURRENT_TIMEr_ENUM BCM56640_A0_EGR_IPFIX_CURRENT_TIMEr_ENUM
#define EGR_IPFIX_DBG_CONTROLr_ENUM BCM56640_A0_EGR_IPFIX_DBG_CONTROLr_ENUM
#define EGR_IPFIX_DSCP_XLATE_TABLEm_ENUM BCM56640_A0_EGR_IPFIX_DSCP_XLATE_TABLEm_ENUM
#define EGR_IPFIX_EOP_BUFFERm_ENUM BCM56640_A0_EGR_IPFIX_EOP_BUFFERm_ENUM
#define EGR_IPFIX_EXPORT_FIFOm_ENUM BCM56640_A0_EGR_IPFIX_EXPORT_FIFOm_ENUM
#define EGR_IPFIX_EXPORT_FIFO_COUNTERr_ENUM BCM56640_A0_EGR_IPFIX_EXPORT_FIFO_COUNTERr_ENUM
#define EGR_IPFIX_EXPORT_FIFO_READ_PTRr_ENUM BCM56640_A0_EGR_IPFIX_EXPORT_FIFO_READ_PTRr_ENUM
#define EGR_IPFIX_EXPORT_FIFO_WRITE_PTRr_ENUM BCM56640_A0_EGR_IPFIX_EXPORT_FIFO_WRITE_PTRr_ENUM
#define EGR_IPFIX_HASH_CONTROLr_ENUM BCM56640_A0_EGR_IPFIX_HASH_CONTROLr_ENUM
#define EGR_IPFIX_IPV4_MASK_SET_Am_ENUM BCM56640_A0_EGR_IPFIX_IPV4_MASK_SET_Am_ENUM
#define EGR_IPFIX_IPV6_MASK_SET_Am_ENUM BCM56640_A0_EGR_IPFIX_IPV6_MASK_SET_Am_ENUM
#define EGR_IPFIX_MAXIMUM_IDLE_AGE_SETr_ENUM BCM56640_A0_EGR_IPFIX_MAXIMUM_IDLE_AGE_SETr_ENUM
#define EGR_IPFIX_MAXIMUM_LIVE_TIME_SETr_ENUM BCM56640_A0_EGR_IPFIX_MAXIMUM_LIVE_TIME_SETr_ENUM
#define EGR_IPFIX_MINIMUM_LIVE_TIME_SETr_ENUM BCM56640_A0_EGR_IPFIX_MINIMUM_LIVE_TIME_SETr_ENUM
#define EGR_IPFIX_MIRROR_CONTROL_64r_ENUM BCM56640_A0_EGR_IPFIX_MIRROR_CONTROL_64r_ENUM
#define EGR_IPFIX_MISSED_BUCKET_FULL_COUNTr_ENUM BCM56640_A0_EGR_IPFIX_MISSED_BUCKET_FULL_COUNTr_ENUM
#define EGR_IPFIX_MISSED_EXPORT_FULL_COUNTr_ENUM BCM56640_A0_EGR_IPFIX_MISSED_EXPORT_FULL_COUNTr_ENUM
#define EGR_IPFIX_MISSED_PORT_LIMIT_COUNTr_ENUM BCM56640_A0_EGR_IPFIX_MISSED_PORT_LIMIT_COUNTr_ENUM
#define EGR_IPFIX_PDA_CONTROLr_ENUM BCM56640_A0_EGR_IPFIX_PDA_CONTROLr_ENUM
#define EGR_IPFIX_PORT_CONFIGr_ENUM BCM56640_A0_EGR_IPFIX_PORT_CONFIGr_ENUM
#define EGR_IPFIX_PORT_LIMIT_STATUSr_ENUM BCM56640_A0_EGR_IPFIX_PORT_LIMIT_STATUSr_ENUM
#define EGR_IPFIX_PORT_RECORD_COUNTr_ENUM BCM56640_A0_EGR_IPFIX_PORT_RECORD_COUNTr_ENUM
#define EGR_IPFIX_PORT_RECORD_LIMIT_SETr_ENUM BCM56640_A0_EGR_IPFIX_PORT_RECORD_LIMIT_SETr_ENUM
#define EGR_IPFIX_PORT_SAMPLING_COUNTERr_ENUM BCM56640_A0_EGR_IPFIX_PORT_SAMPLING_COUNTERr_ENUM
#define EGR_IPFIX_PROFILEm_ENUM BCM56640_A0_EGR_IPFIX_PROFILEm_ENUM
#define EGR_IPFIX_RAM_CONTROLr_ENUM BCM56640_A0_EGR_IPFIX_RAM_CONTROLr_ENUM
#define EGR_IPFIX_SAMPLING_LIMIT_SETr_ENUM BCM56640_A0_EGR_IPFIX_SAMPLING_LIMIT_SETr_ENUM
#define EGR_IPFIX_SER_CONTROLr_ENUM BCM56640_A0_EGR_IPFIX_SER_CONTROLr_ENUM
#define EGR_IPFIX_SESSION_TABLEm_ENUM BCM56640_A0_EGR_IPFIX_SESSION_TABLEm_ENUM
#define EGR_IPMCm_ENUM BCM56640_A0_EGR_IPMCm_ENUM
#define EGR_IPMC_CFG2r_ENUM BCM56640_A0_EGR_IPMC_CFG2r_ENUM
#define EGR_IP_TUNNELm_ENUM BCM56640_A0_EGR_IP_TUNNELm_ENUM
#define EGR_IP_TUNNEL_IPV6m_ENUM BCM56640_A0_EGR_IP_TUNNEL_IPV6m_ENUM
#define EGR_IP_TUNNEL_MPLSm_ENUM BCM56640_A0_EGR_IP_TUNNEL_MPLSm_ENUM
#define EGR_L1_CLK_RECOVERY_CTRLr_ENUM BCM56640_A0_EGR_L1_CLK_RECOVERY_CTRLr_ENUM
#define EGR_L2GRE_CONTROLr_ENUM BCM56640_A0_EGR_L2GRE_CONTROLr_ENUM
#define EGR_L3_INTFm_ENUM BCM56640_A0_EGR_L3_INTFm_ENUM
#define EGR_L3_NEXT_HOPm_ENUM BCM56640_A0_EGR_L3_NEXT_HOPm_ENUM
#define EGR_L3_NEXT_HOP_PDA_CTRL0r_ENUM BCM56640_A0_EGR_L3_NEXT_HOP_PDA_CTRL0r_ENUM
#define EGR_L3_NEXT_HOP_PDA_CTRL1r_ENUM BCM56640_A0_EGR_L3_NEXT_HOP_PDA_CTRL1r_ENUM
#define EGR_L3_NEXT_HOP_PDA_CTRL2r_ENUM BCM56640_A0_EGR_L3_NEXT_HOP_PDA_CTRL2r_ENUM
#define EGR_L3_NEXT_HOP_PDA_CTRL3r_ENUM BCM56640_A0_EGR_L3_NEXT_HOP_PDA_CTRL3r_ENUM
#define EGR_L3_TUNNEL_PFM_VIDr_ENUM BCM56640_A0_EGR_L3_TUNNEL_PFM_VIDr_ENUM
#define EGR_LOGIC_TO_PHYS_MAPr_ENUM BCM56640_A0_EGR_LOGIC_TO_PHYS_MAPr_ENUM
#define EGR_LOOPBACK_PORT_TPIDr_ENUM BCM56640_A0_EGR_LOOPBACK_PORT_TPIDr_ENUM
#define EGR_MAC_DA_PROFILEm_ENUM BCM56640_A0_EGR_MAC_DA_PROFILEm_ENUM
#define EGR_MAP_MHm_ENUM BCM56640_A0_EGR_MAP_MHm_ENUM
#define EGR_MASKm_ENUM BCM56640_A0_EGR_MASKm_ENUM
#define EGR_MASK_MODBASEm_ENUM BCM56640_A0_EGR_MASK_MODBASEm_ENUM
#define EGR_MAX_USED_ENTRIESm_ENUM BCM56640_A0_EGR_MAX_USED_ENTRIESm_ENUM
#define EGR_MC_CONTROL_1r_ENUM BCM56640_A0_EGR_MC_CONTROL_1r_ENUM
#define EGR_MC_CONTROL_2r_ENUM BCM56640_A0_EGR_MC_CONTROL_2r_ENUM
#define EGR_MIM_ETHERTYPEr_ENUM BCM56640_A0_EGR_MIM_ETHERTYPEr_ENUM
#define EGR_MIRROR_ENCAP_CONTROLm_ENUM BCM56640_A0_EGR_MIRROR_ENCAP_CONTROLm_ENUM
#define EGR_MIRROR_ENCAP_DATA_1m_ENUM BCM56640_A0_EGR_MIRROR_ENCAP_DATA_1m_ENUM
#define EGR_MIRROR_ENCAP_DATA_2m_ENUM BCM56640_A0_EGR_MIRROR_ENCAP_DATA_2m_ENUM
#define EGR_MIRROR_SELECTr_ENUM BCM56640_A0_EGR_MIRROR_SELECTr_ENUM
#define EGR_MMU_REQUESTSm_ENUM BCM56640_A0_EGR_MMU_REQUESTSm_ENUM
#define EGR_MODMAP_CTRLr_ENUM BCM56640_A0_EGR_MODMAP_CTRLr_ENUM
#define EGR_MOD_MAP_TABLEm_ENUM BCM56640_A0_EGR_MOD_MAP_TABLEm_ENUM
#define EGR_MPLS_ENTROPY_LABEL_CONTROLr_ENUM BCM56640_A0_EGR_MPLS_ENTROPY_LABEL_CONTROLr_ENUM
#define EGR_MPLS_EXP_MAPPING_1m_ENUM BCM56640_A0_EGR_MPLS_EXP_MAPPING_1m_ENUM
#define EGR_MPLS_EXP_MAPPING_2m_ENUM BCM56640_A0_EGR_MPLS_EXP_MAPPING_2m_ENUM
#define EGR_MPLS_EXP_PRI_MAPPINGm_ENUM BCM56640_A0_EGR_MPLS_EXP_PRI_MAPPINGm_ENUM
#define EGR_MPLS_PRI_MAPPINGm_ENUM BCM56640_A0_EGR_MPLS_PRI_MAPPINGm_ENUM
#define EGR_MPLS_VC_AND_SWAP_LABEL_TABLEm_ENUM BCM56640_A0_EGR_MPLS_VC_AND_SWAP_LABEL_TABLEm_ENUM
#define EGR_MPLS_VC_AND_SWAP_LABEL_TABLE_PDA_CTRLr_ENUM BCM56640_A0_EGR_MPLS_VC_AND_SWAP_LABEL_TABLE_PDA_CTRLr_ENUM
#define EGR_MTUr_ENUM BCM56640_A0_EGR_MTUr_ENUM
#define EGR_NIV_CONFIGr_ENUM BCM56640_A0_EGR_NIV_CONFIGr_ENUM
#define EGR_NIV_ETHERTYPEr_ENUM BCM56640_A0_EGR_NIV_ETHERTYPEr_ENUM
#define EGR_NIV_ETHERTYPE_2r_ENUM BCM56640_A0_EGR_NIV_ETHERTYPE_2r_ENUM
#define EGR_OUTER_TPIDr_ENUM BCM56640_A0_EGR_OUTER_TPIDr_ENUM
#define EGR_OUTER_TPID_0r_ENUM BCM56640_A0_EGR_OUTER_TPID_0r_ENUM
#define EGR_OUTER_TPID_1r_ENUM BCM56640_A0_EGR_OUTER_TPID_1r_ENUM
#define EGR_OUTER_TPID_2r_ENUM BCM56640_A0_EGR_OUTER_TPID_2r_ENUM
#define EGR_OUTER_TPID_3r_ENUM BCM56640_A0_EGR_OUTER_TPID_3r_ENUM
#define EGR_PERQ_XMT_COUNTERSm_ENUM BCM56640_A0_EGR_PERQ_XMT_COUNTERSm_ENUM
#define EGR_PE_ETHERTYPEr_ENUM BCM56640_A0_EGR_PE_ETHERTYPEr_ENUM
#define EGR_PE_ETHERTYPE_2r_ENUM BCM56640_A0_EGR_PE_ETHERTYPE_2r_ENUM
#define EGR_PFC_CONTROLm_ENUM BCM56640_A0_EGR_PFC_CONTROLm_ENUM
#define EGR_PKT_MODS_CONTROLr_ENUM BCM56640_A0_EGR_PKT_MODS_CONTROLr_ENUM
#define EGR_PORTm_ENUM BCM56640_A0_EGR_PORTm_ENUM
#define EGR_PORT_1r_ENUM BCM56640_A0_EGR_PORT_1r_ENUM
#define EGR_PORT_BUFFER_CLK_SHUTDOWNr_ENUM BCM56640_A0_EGR_PORT_BUFFER_CLK_SHUTDOWNr_ENUM
#define EGR_PORT_BUFFER_SFT_RESETr_ENUM BCM56640_A0_EGR_PORT_BUFFER_SFT_RESETr_ENUM
#define EGR_PORT_REQUESTSm_ENUM BCM56640_A0_EGR_PORT_REQUESTSm_ENUM
#define EGR_PORT_TO_NHI_MAPPINGr_ENUM BCM56640_A0_EGR_PORT_TO_NHI_MAPPINGr_ENUM
#define EGR_PRI_CNG_MAPm_ENUM BCM56640_A0_EGR_PRI_CNG_MAPm_ENUM
#define EGR_PVLAN_EPORT_CONTROLr_ENUM BCM56640_A0_EGR_PVLAN_EPORT_CONTROLr_ENUM
#define EGR_PW_INIT_COUNTERSm_ENUM BCM56640_A0_EGR_PW_INIT_COUNTERSm_ENUM
#define EGR_QCN_CNM_CONTROL_1r_ENUM BCM56640_A0_EGR_QCN_CNM_CONTROL_1r_ENUM
#define EGR_QCN_CNM_CONTROL_2r_ENUM BCM56640_A0_EGR_QCN_CNM_CONTROL_2r_ENUM
#define EGR_QCN_CNM_CONTROL_TABLEm_ENUM BCM56640_A0_EGR_QCN_CNM_CONTROL_TABLEm_ENUM
#define EGR_QCN_CNM_ETHERTYPEr_ENUM BCM56640_A0_EGR_QCN_CNM_ETHERTYPEr_ENUM
#define EGR_QCN_CNM_LBMH_CONTROLr_ENUM BCM56640_A0_EGR_QCN_CNM_LBMH_CONTROLr_ENUM
#define EGR_QCN_CNTAG_ETHERTYPEr_ENUM BCM56640_A0_EGR_QCN_CNTAG_ETHERTYPEr_ENUM
#define EGR_QCN_CNTAG_ETHERTYPE_2r_ENUM BCM56640_A0_EGR_QCN_CNTAG_ETHERTYPE_2r_ENUM
#define EGR_Q_BEGINr_ENUM BCM56640_A0_EGR_Q_BEGINr_ENUM
#define EGR_Q_ENDr_ENUM BCM56640_A0_EGR_Q_ENDr_ENUM
#define EGR_SER_FIFOm_ENUM BCM56640_A0_EGR_SER_FIFOm_ENUM
#define EGR_SER_FIFO_CTRLr_ENUM BCM56640_A0_EGR_SER_FIFO_CTRLr_ENUM
#define EGR_SER_FIFO_STATUSr_ENUM BCM56640_A0_EGR_SER_FIFO_STATUSr_ENUM
#define EGR_SF_SRC_MODID_CHECKr_ENUM BCM56640_A0_EGR_SF_SRC_MODID_CHECKr_ENUM
#define EGR_SHAPING_CONTROLr_ENUM BCM56640_A0_EGR_SHAPING_CONTROLr_ENUM
#define EGR_SYS_RSVD_VIDr_ENUM BCM56640_A0_EGR_SYS_RSVD_VIDr_ENUM
#define EGR_TRILL_HEADER_ATTRIBUTESr_ENUM BCM56640_A0_EGR_TRILL_HEADER_ATTRIBUTESr_ENUM
#define EGR_TRILL_PARSE_CONTROLm_ENUM BCM56640_A0_EGR_TRILL_PARSE_CONTROLm_ENUM
#define EGR_TRILL_PARSE_CONTROL_2m_ENUM BCM56640_A0_EGR_TRILL_PARSE_CONTROL_2m_ENUM
#define EGR_TRILL_RBRIDGE_NICKNAMESm_ENUM BCM56640_A0_EGR_TRILL_RBRIDGE_NICKNAMESm_ENUM
#define EGR_TRILL_TREE_PROFILEm_ENUM BCM56640_A0_EGR_TRILL_TREE_PROFILEm_ENUM
#define EGR_TRILL_TX_ACCESS_PORT_TRILL_PKTS_DISCARDEDr_ENUM BCM56640_A0_EGR_TRILL_TX_ACCESS_PORT_TRILL_PKTS_DISCARDEDr_ENUM
#define EGR_TRILL_TX_NETWORK_PORT_NON_TRILL_PKTS_DISCARDEDr_ENUM BCM56640_A0_EGR_TRILL_TX_NETWORK_PORT_NON_TRILL_PKTS_DISCARDEDr_ENUM
#define EGR_TRILL_TX_PKTSr_ENUM BCM56640_A0_EGR_TRILL_TX_PKTSr_ENUM
#define EGR_TUNNEL_ID_MASKr_ENUM BCM56640_A0_EGR_TUNNEL_ID_MASKr_ENUM
#define EGR_TUNNEL_PIMDR1_CFG0r_ENUM BCM56640_A0_EGR_TUNNEL_PIMDR1_CFG0r_ENUM
#define EGR_TUNNEL_PIMDR1_CFG1r_ENUM BCM56640_A0_EGR_TUNNEL_PIMDR1_CFG1r_ENUM
#define EGR_TUNNEL_PIMDR2_CFG0r_ENUM BCM56640_A0_EGR_TUNNEL_PIMDR2_CFG0r_ENUM
#define EGR_TUNNEL_PIMDR2_CFG1r_ENUM BCM56640_A0_EGR_TUNNEL_PIMDR2_CFG1r_ENUM
#define EGR_VFIm_ENUM BCM56640_A0_EGR_VFIm_ENUM
#define EGR_VLANm_ENUM BCM56640_A0_EGR_VLANm_ENUM
#define EGR_VLAN_CONTROL_1r_ENUM BCM56640_A0_EGR_VLAN_CONTROL_1r_ENUM
#define EGR_VLAN_CONTROL_2r_ENUM BCM56640_A0_EGR_VLAN_CONTROL_2r_ENUM
#define EGR_VLAN_CONTROL_3r_ENUM BCM56640_A0_EGR_VLAN_CONTROL_3r_ENUM
#define EGR_VLAN_PDA_CTRLr_ENUM BCM56640_A0_EGR_VLAN_PDA_CTRLr_ENUM
#define EGR_VLAN_RAM_CONTROL_1r_ENUM BCM56640_A0_EGR_VLAN_RAM_CONTROL_1r_ENUM
#define EGR_VLAN_RAM_CONTROL_2r_ENUM BCM56640_A0_EGR_VLAN_RAM_CONTROL_2r_ENUM
#define EGR_VLAN_RAM_CONTROL_3r_ENUM BCM56640_A0_EGR_VLAN_RAM_CONTROL_3r_ENUM
#define EGR_VLAN_RAM_CONTROL_4r_ENUM BCM56640_A0_EGR_VLAN_RAM_CONTROL_4r_ENUM
#define EGR_VLAN_STGm_ENUM BCM56640_A0_EGR_VLAN_STGm_ENUM
#define EGR_VLAN_TAG_ACTION_PROFILEm_ENUM BCM56640_A0_EGR_VLAN_TAG_ACTION_PROFILEm_ENUM
#define EGR_VLAN_XLATEm_ENUM BCM56640_A0_EGR_VLAN_XLATEm_ENUM
#define EGR_VLAN_XLATE_HIT_ONLYm_ENUM BCM56640_A0_EGR_VLAN_XLATE_HIT_ONLYm_ENUM
#define EGR_WESP_PROTO_CONTROLr_ENUM BCM56640_A0_EGR_WESP_PROTO_CONTROLr_ENUM
#define EGR_WLAN_ATTRIBUTESm_ENUM BCM56640_A0_EGR_WLAN_ATTRIBUTESm_ENUM
#define EMIRROR_CONTROLm_ENUM BCM56640_A0_EMIRROR_CONTROLm_ENUM
#define EMIRROR_CONTROL1m_ENUM BCM56640_A0_EMIRROR_CONTROL1m_ENUM
#define EMIRROR_CONTROL2m_ENUM BCM56640_A0_EMIRROR_CONTROL2m_ENUM
#define EMIRROR_CONTROL3m_ENUM BCM56640_A0_EMIRROR_CONTROL3m_ENUM
#define EM_MTP_INDEXm_ENUM BCM56640_A0_EM_MTP_INDEXm_ENUM
#define ENQ_ASF_ERRORr_ENUM BCM56640_A0_ENQ_ASF_ERRORr_ENUM
#define ENQ_ASF_MASKr_ENUM BCM56640_A0_ENQ_ASF_MASKr_ENUM
#define ENQ_CONFIGr_ENUM BCM56640_A0_ENQ_CONFIGr_ENUM
#define ENQ_CTRL_PKT_MODEr_ENUM BCM56640_A0_ENQ_CTRL_PKT_MODEr_ENUM
#define ENQ_IP_PKT_MONr_ENUM BCM56640_A0_ENQ_IP_PKT_MONr_ENUM
#define EPC_LINK_BMAPm_ENUM BCM56640_A0_EPC_LINK_BMAPm_ENUM
#define EP_REDIRECT_EM_MTP_INDEXm_ENUM BCM56640_A0_EP_REDIRECT_EM_MTP_INDEXm_ENUM
#define ERROR_CCM_DEFECT_STATUSr_ENUM BCM56640_A0_ERROR_CCM_DEFECT_STATUSr_ENUM
#define ESMIF_ADM_CTRL_STATUSr_ENUM BCM56640_A0_ESMIF_ADM_CTRL_STATUSr_ENUM
#define ESMIF_CNP_SEARCH_REQ_COUNTr_ENUM BCM56640_A0_ESMIF_CNP_SEARCH_REQ_COUNTr_ENUM
#define ESMIF_CUR_PENDING_COSTr_ENUM BCM56640_A0_ESMIF_CUR_PENDING_COSTr_ENUM
#define ESMIF_CUR_PENDING_COST0r_ENUM BCM56640_A0_ESMIF_CUR_PENDING_COST0r_ENUM
#define ESMIF_CUR_PENDING_COST1r_ENUM BCM56640_A0_ESMIF_CUR_PENDING_COST1r_ENUM
#define ESMIF_CUR_PENDING_COST2r_ENUM BCM56640_A0_ESMIF_CUR_PENDING_COST2r_ENUM
#define ESMIF_DROP_COUNTr_ENUM BCM56640_A0_ESMIF_DROP_COUNTr_ENUM
#define ESMIF_INIT_CONFIGr_ENUM BCM56640_A0_ESMIF_INIT_CONFIGr_ENUM
#define ESMIF_MAX_PENDING_COSTr_ENUM BCM56640_A0_ESMIF_MAX_PENDING_COSTr_ENUM
#define ESMIF_MAX_PENDING_COST0r_ENUM BCM56640_A0_ESMIF_MAX_PENDING_COST0r_ENUM
#define ESMIF_MAX_PENDING_COST1r_ENUM BCM56640_A0_ESMIF_MAX_PENDING_COST1r_ENUM
#define ESMIF_MAX_PENDING_COST2r_ENUM BCM56640_A0_ESMIF_MAX_PENDING_COST2r_ENUM
#define ESMIF_MULTI_ECC_PARITY_ERROR_LOGr_ENUM BCM56640_A0_ESMIF_MULTI_ECC_PARITY_ERROR_LOGr_ENUM
#define ESM_ACL_ACTION_CONTROLm_ENUM BCM56640_A0_ESM_ACL_ACTION_CONTROLm_ENUM
#define ESM_ACL_PROFILEm_ENUM BCM56640_A0_ESM_ACL_PROFILEm_ENUM
#define ESM_ADM_CTRL_FIFO_STATUSr_ENUM BCM56640_A0_ESM_ADM_CTRL_FIFO_STATUSr_ENUM
#define ESM_ADM_THR_DROP_ALL_COSTr_ENUM BCM56640_A0_ESM_ADM_THR_DROP_ALL_COSTr_ENUM
#define ESM_ADM_THR_DROP_ALL_COST0r_ENUM BCM56640_A0_ESM_ADM_THR_DROP_ALL_COST0r_ENUM
#define ESM_ADM_THR_DROP_ALL_COST1r_ENUM BCM56640_A0_ESM_ADM_THR_DROP_ALL_COST1r_ENUM
#define ESM_ADM_THR_DROP_ALL_COST2r_ENUM BCM56640_A0_ESM_ADM_THR_DROP_ALL_COST2r_ENUM
#define ESM_ADM_THR_DROP_ALL_RESET_COSTr_ENUM BCM56640_A0_ESM_ADM_THR_DROP_ALL_RESET_COSTr_ENUM
#define ESM_ADM_THR_DROP_ALL_RESET_COST0r_ENUM BCM56640_A0_ESM_ADM_THR_DROP_ALL_RESET_COST0r_ENUM
#define ESM_ADM_THR_DROP_ALL_RESET_COST1r_ENUM BCM56640_A0_ESM_ADM_THR_DROP_ALL_RESET_COST1r_ENUM
#define ESM_ADM_THR_DROP_ALL_RESET_COST2r_ENUM BCM56640_A0_ESM_ADM_THR_DROP_ALL_RESET_COST2r_ENUM
#define ESM_ADM_THR_DROP_OPT_COSTr_ENUM BCM56640_A0_ESM_ADM_THR_DROP_OPT_COSTr_ENUM
#define ESM_ADM_THR_DROP_OPT_COST0r_ENUM BCM56640_A0_ESM_ADM_THR_DROP_OPT_COST0r_ENUM
#define ESM_ADM_THR_DROP_OPT_COST1r_ENUM BCM56640_A0_ESM_ADM_THR_DROP_OPT_COST1r_ENUM
#define ESM_ADM_THR_DROP_OPT_COST2r_ENUM BCM56640_A0_ESM_ADM_THR_DROP_OPT_COST2r_ENUM
#define ESM_ADM_THR_DROP_OPT_RESET_COSTr_ENUM BCM56640_A0_ESM_ADM_THR_DROP_OPT_RESET_COSTr_ENUM
#define ESM_ADM_THR_DROP_OPT_RESET_COST0r_ENUM BCM56640_A0_ESM_ADM_THR_DROP_OPT_RESET_COST0r_ENUM
#define ESM_ADM_THR_DROP_OPT_RESET_COST1r_ENUM BCM56640_A0_ESM_ADM_THR_DROP_OPT_RESET_COST1r_ENUM
#define ESM_ADM_THR_DROP_OPT_RESET_COST2r_ENUM BCM56640_A0_ESM_ADM_THR_DROP_OPT_RESET_COST2r_ENUM
#define ESM_AXP_THR_XOFF_COSTr_ENUM BCM56640_A0_ESM_AXP_THR_XOFF_COSTr_ENUM
#define ESM_AXP_THR_XOFF_COST0r_ENUM BCM56640_A0_ESM_AXP_THR_XOFF_COST0r_ENUM
#define ESM_AXP_THR_XOFF_COST1r_ENUM BCM56640_A0_ESM_AXP_THR_XOFF_COST1r_ENUM
#define ESM_AXP_THR_XOFF_COST2r_ENUM BCM56640_A0_ESM_AXP_THR_XOFF_COST2r_ENUM
#define ESM_AXP_THR_XOFF_RESET_COSTr_ENUM BCM56640_A0_ESM_AXP_THR_XOFF_RESET_COSTr_ENUM
#define ESM_AXP_THR_XOFF_RESET_COST0r_ENUM BCM56640_A0_ESM_AXP_THR_XOFF_RESET_COST0r_ENUM
#define ESM_AXP_THR_XOFF_RESET_COST1r_ENUM BCM56640_A0_ESM_AXP_THR_XOFF_RESET_COST1r_ENUM
#define ESM_AXP_THR_XOFF_RESET_COST2r_ENUM BCM56640_A0_ESM_AXP_THR_XOFF_RESET_COST2r_ENUM
#define ESM_CONTAINER_SELECTr_ENUM BCM56640_A0_ESM_CONTAINER_SELECTr_ENUM
#define ESM_ET_HWTL_CONTROLr_ENUM BCM56640_A0_ESM_ET_HWTL_CONTROLr_ENUM
#define ESM_ET_HWTL_EVENT_ERR_INFOr_ENUM BCM56640_A0_ESM_ET_HWTL_EVENT_ERR_INFOr_ENUM
#define ESM_ET_HWTL_MM_INFOr_ENUM BCM56640_A0_ESM_ET_HWTL_MM_INFOr_ENUM
#define ESM_ET_HWTL_STATUS_0r_ENUM BCM56640_A0_ESM_ET_HWTL_STATUS_0r_ENUM
#define ESM_ET_HWTL_STATUS_1r_ENUM BCM56640_A0_ESM_ET_HWTL_STATUS_1r_ENUM
#define ESM_ET_RSP_CBA_MM_INFOr_ENUM BCM56640_A0_ESM_ET_RSP_CBA_MM_INFOr_ENUM
#define ESM_ET_RSP_FIFO_STATUSr_ENUM BCM56640_A0_ESM_ET_RSP_FIFO_STATUSr_ENUM
#define ESM_EVENT_ERR_STATUS_INTRr_ENUM BCM56640_A0_ESM_EVENT_ERR_STATUS_INTRr_ENUM
#define ESM_EVENT_ERR_STATUS_INTR_ENABLEr_ENUM BCM56640_A0_ESM_EVENT_ERR_STATUS_INTR_ENABLEr_ENUM
#define ESM_EXT_HITBIT_CONTROLr_ENUM BCM56640_A0_ESM_EXT_HITBIT_CONTROLr_ENUM
#define ESM_FIFO_MAX_COUNTSr_ENUM BCM56640_A0_ESM_FIFO_MAX_COUNTSr_ENUM
#define ESM_HWTL_OBSERVED_ET_RSPm_ENUM BCM56640_A0_ESM_HWTL_OBSERVED_ET_RSPm_ENUM
#define ESM_KEY_ID_TO_FIELD_MAPPERm_ENUM BCM56640_A0_ESM_KEY_ID_TO_FIELD_MAPPERm_ENUM
#define ESM_L3_PROTOCOL_FNm_ENUM BCM56640_A0_ESM_L3_PROTOCOL_FNm_ENUM
#define ESM_MAX_LATENCY_RECORDEDr_ENUM BCM56640_A0_ESM_MAX_LATENCY_RECORDEDr_ENUM
#define ESM_MEMORY_DBGCTRL_0r_ENUM BCM56640_A0_ESM_MEMORY_DBGCTRL_0r_ENUM
#define ESM_MEMORY_DBGCTRL_1r_ENUM BCM56640_A0_ESM_MEMORY_DBGCTRL_1r_ENUM
#define ESM_MEMORY_DBGCTRL_2r_ENUM BCM56640_A0_ESM_MEMORY_DBGCTRL_2r_ENUM
#define ESM_MEMORY_DBGCTRL_3r_ENUM BCM56640_A0_ESM_MEMORY_DBGCTRL_3r_ENUM
#define ESM_MEMORY_DBGCTRL_4r_ENUM BCM56640_A0_ESM_MEMORY_DBGCTRL_4r_ENUM
#define ESM_MISC_CONTROLr_ENUM BCM56640_A0_ESM_MISC_CONTROLr_ENUM
#define ESM_OPT_REQ_INTERVALr_ENUM BCM56640_A0_ESM_OPT_REQ_INTERVALr_ENUM
#define ESM_PKT_TYPE_IDm_ENUM BCM56640_A0_ESM_PKT_TYPE_IDm_ENUM
#define ESM_PKT_TYPE_ID_CAM_BIST_CONFIGr_ENUM BCM56640_A0_ESM_PKT_TYPE_ID_CAM_BIST_CONFIGr_ENUM
#define ESM_PKT_TYPE_ID_CAM_BIST_DBGCTRLr_ENUM BCM56640_A0_ESM_PKT_TYPE_ID_CAM_BIST_DBGCTRLr_ENUM
#define ESM_PKT_TYPE_ID_CAM_BIST_DBG_DATAr_ENUM BCM56640_A0_ESM_PKT_TYPE_ID_CAM_BIST_DBG_DATAr_ENUM
#define ESM_PKT_TYPE_ID_CAM_BIST_STATUSr_ENUM BCM56640_A0_ESM_PKT_TYPE_ID_CAM_BIST_STATUSr_ENUM
#define ESM_PKT_TYPE_ID_CAM_DBGCTRLr_ENUM BCM56640_A0_ESM_PKT_TYPE_ID_CAM_DBGCTRLr_ENUM
#define ESM_PKT_TYPE_ID_DATA_ONLYm_ENUM BCM56640_A0_ESM_PKT_TYPE_ID_DATA_ONLYm_ENUM
#define ESM_PKT_TYPE_ID_ONLYm_ENUM BCM56640_A0_ESM_PKT_TYPE_ID_ONLYm_ENUM
#define ESM_RANGE_CHECKm_ENUM BCM56640_A0_ESM_RANGE_CHECKm_ENUM
#define ESM_REQUEST_LANE_MAPr_ENUM BCM56640_A0_ESM_REQUEST_LANE_MAPr_ENUM
#define ESM_REUSE_COUNTERr_ENUM BCM56640_A0_ESM_REUSE_COUNTERr_ENUM
#define ESM_REUSE_COUNTER_0r_ENUM BCM56640_A0_ESM_REUSE_COUNTER_0r_ENUM
#define ESM_REUSE_COUNTER_1r_ENUM BCM56640_A0_ESM_REUSE_COUNTER_1r_ENUM
#define ESM_REUSE_COUNTER_2r_ENUM BCM56640_A0_ESM_REUSE_COUNTER_2r_ENUM
#define ESM_REUSE_COUNTER_3r_ENUM BCM56640_A0_ESM_REUSE_COUNTER_3r_ENUM
#define ESM_SEARCH_PROFILEm_ENUM BCM56640_A0_ESM_SEARCH_PROFILEm_ENUM
#define ESM_SEARCH_PROFILE_BASEr_ENUM BCM56640_A0_ESM_SEARCH_PROFILE_BASEr_ENUM
#define ETAG_MULTICAST_RANGEr_ENUM BCM56640_A0_ETAG_MULTICAST_RANGEr_ENUM
#define ETU_BIST_CTLr_ENUM BCM56640_A0_ETU_BIST_CTLr_ENUM
#define ETU_BIST_PATTERNr_ENUM BCM56640_A0_ETU_BIST_PATTERNr_ENUM
#define ETU_BIST_PATTERN0r_ENUM BCM56640_A0_ETU_BIST_PATTERN0r_ENUM
#define ETU_BIST_PATTERN1r_ENUM BCM56640_A0_ETU_BIST_PATTERN1r_ENUM
#define ETU_BIST_STSr_ENUM BCM56640_A0_ETU_BIST_STSr_ENUM
#define ETU_CONFIG0r_ENUM BCM56640_A0_ETU_CONFIG0r_ENUM
#define ETU_CONFIG1r_ENUM BCM56640_A0_ETU_CONFIG1r_ENUM
#define ETU_CONFIG2r_ENUM BCM56640_A0_ETU_CONFIG2r_ENUM
#define ETU_CONFIG3r_ENUM BCM56640_A0_ETU_CONFIG3r_ENUM
#define ETU_CONFIG4r_ENUM BCM56640_A0_ETU_CONFIG4r_ENUM
#define ETU_CP_CMD_ERR_STATEr_ENUM BCM56640_A0_ETU_CP_CMD_ERR_STATEr_ENUM
#define ETU_CP_TIMEOUT_LATENCYr_ENUM BCM56640_A0_ETU_CP_TIMEOUT_LATENCYr_ENUM
#define ETU_DBG_IPIPE_ERR_RSP_COUNTr_ENUM BCM56640_A0_ETU_DBG_IPIPE_ERR_RSP_COUNTr_ENUM
#define ETU_DBG_IPIPE_REQ_RSP_COUNTr_ENUM BCM56640_A0_ETU_DBG_IPIPE_REQ_RSP_COUNTr_ENUM
#define ETU_DBG_PD_TMr_ENUM BCM56640_A0_ETU_DBG_PD_TMr_ENUM
#define ETU_DBG_REQ_REUSE_FREE_ENTRYm_ENUM BCM56640_A0_ETU_DBG_REQ_REUSE_FREE_ENTRYm_ENUM
#define ETU_DBG_RX_LAST_RSPm_ENUM BCM56640_A0_ETU_DBG_RX_LAST_RSPm_ENUM
#define ETU_DBG_RX_RAW_RSPm_ENUM BCM56640_A0_ETU_DBG_RX_RAW_RSPm_ENUM
#define ETU_DBG_SMr_ENUM BCM56640_A0_ETU_DBG_SMr_ENUM
#define ETU_EXT_L2_BULK_INFOr_ENUM BCM56640_A0_ETU_EXT_L2_BULK_INFOr_ENUM
#define ETU_EXT_L2_CMD_ERR_INFO1r_ENUM BCM56640_A0_ETU_EXT_L2_CMD_ERR_INFO1r_ENUM
#define ETU_EXT_L2_CMD_ERR_INFO2r_ENUM BCM56640_A0_ETU_EXT_L2_CMD_ERR_INFO2r_ENUM
#define ETU_GLOBAL_INTR_CLEARr_ENUM BCM56640_A0_ETU_GLOBAL_INTR_CLEARr_ENUM
#define ETU_GLOBAL_INTR_ENABLEr_ENUM BCM56640_A0_ETU_GLOBAL_INTR_ENABLEr_ENUM
#define ETU_GLOBAL_INTR_STSr_ENUM BCM56640_A0_ETU_GLOBAL_INTR_STSr_ENUM
#define ETU_INT_MEM_RSTr_ENUM BCM56640_A0_ETU_INT_MEM_RSTr_ENUM
#define ETU_PP_XLAT0_PERR_INFOr_ENUM BCM56640_A0_ETU_PP_XLAT0_PERR_INFOr_ENUM
#define ETU_PP_XLAT1_PERR_INFOr_ENUM BCM56640_A0_ETU_PP_XLAT1_PERR_INFOr_ENUM
#define ETU_PP_XLAT_PERR_INFOr_ENUM BCM56640_A0_ETU_PP_XLAT_PERR_INFOr_ENUM
#define ETU_RRFE_WAIT_FULL_INFOr_ENUM BCM56640_A0_ETU_RRFE_WAIT_FULL_INFOr_ENUM
#define ETU_RRFE_WAIT_PENDING0_INFOr_ENUM BCM56640_A0_ETU_RRFE_WAIT_PENDING0_INFOr_ENUM
#define ETU_RRFE_WAIT_TIMERr_ENUM BCM56640_A0_ETU_RRFE_WAIT_TIMERr_ENUM
#define ETU_RX_CW_ERR_CHANOUTr_ENUM BCM56640_A0_ETU_RX_CW_ERR_CHANOUTr_ENUM
#define ETU_RX_CW_ERR_DW0_HIr_ENUM BCM56640_A0_ETU_RX_CW_ERR_DW0_HIr_ENUM
#define ETU_RX_CW_ERR_DW0_LOr_ENUM BCM56640_A0_ETU_RX_CW_ERR_DW0_LOr_ENUM
#define ETU_RX_CW_ERR_DW1_HIr_ENUM BCM56640_A0_ETU_RX_CW_ERR_DW1_HIr_ENUM
#define ETU_RX_CW_ERR_DW1_LOr_ENUM BCM56640_A0_ETU_RX_CW_ERR_DW1_LOr_ENUM
#define ETU_RX_CW_ERR_DW_HIr_ENUM BCM56640_A0_ETU_RX_CW_ERR_DW_HIr_ENUM
#define ETU_RX_CW_ERR_DW_LOr_ENUM BCM56640_A0_ETU_RX_CW_ERR_DW_LOr_ENUM
#define ETU_RX_CW_ERR_INFO1r_ENUM BCM56640_A0_ETU_RX_CW_ERR_INFO1r_ENUM
#define ETU_RX_CW_ERR_INFO2r_ENUM BCM56640_A0_ETU_RX_CW_ERR_INFO2r_ENUM
#define ETU_RX_ERS0_CHANOUTr_ENUM BCM56640_A0_ETU_RX_ERS0_CHANOUTr_ENUM
#define ETU_RX_ERS0_DW0_HIr_ENUM BCM56640_A0_ETU_RX_ERS0_DW0_HIr_ENUM
#define ETU_RX_ERS0_DW0_LOr_ENUM BCM56640_A0_ETU_RX_ERS0_DW0_LOr_ENUM
#define ETU_RX_ERS0_DW1_HIr_ENUM BCM56640_A0_ETU_RX_ERS0_DW1_HIr_ENUM
#define ETU_RX_ERS0_DW1_LOr_ENUM BCM56640_A0_ETU_RX_ERS0_DW1_LOr_ENUM
#define ETU_RX_ERS0_DW_HIr_ENUM BCM56640_A0_ETU_RX_ERS0_DW_HIr_ENUM
#define ETU_RX_ERS0_DW_LOr_ENUM BCM56640_A0_ETU_RX_ERS0_DW_LOr_ENUM
#define ETU_RX_ERS0_INFO2r_ENUM BCM56640_A0_ETU_RX_ERS0_INFO2r_ENUM
#define ETU_RX_RSP_FIFO_CTLr_ENUM BCM56640_A0_ETU_RX_RSP_FIFO_CTLr_ENUM
#define ETU_RX_RSP_FIFO_EV_DBE_STSr_ENUM BCM56640_A0_ETU_RX_RSP_FIFO_EV_DBE_STSr_ENUM
#define ETU_RX_RSP_FIFO_EV_SBE_STSr_ENUM BCM56640_A0_ETU_RX_RSP_FIFO_EV_SBE_STSr_ENUM
#define ETU_RX_RSP_FIFO_INTR_CLRr_ENUM BCM56640_A0_ETU_RX_RSP_FIFO_INTR_CLRr_ENUM
#define ETU_RX_RSP_FIFO_INTR_ENABLEr_ENUM BCM56640_A0_ETU_RX_RSP_FIFO_INTR_ENABLEr_ENUM
#define ETU_RX_RSP_FIFO_INTR_STSr_ENUM BCM56640_A0_ETU_RX_RSP_FIFO_INTR_STSr_ENUM
#define ETU_RX_RSP_FIFO_OD_DBE_STSr_ENUM BCM56640_A0_ETU_RX_RSP_FIFO_OD_DBE_STSr_ENUM
#define ETU_RX_RSP_FIFO_OD_SBE_STSr_ENUM BCM56640_A0_ETU_RX_RSP_FIFO_OD_SBE_STSr_ENUM
#define ETU_RX_RSP_FIFO_STSr_ENUM BCM56640_A0_ETU_RX_RSP_FIFO_STSr_ENUM
#define ETU_SBUS_CMD_ERR_INFO1r_ENUM BCM56640_A0_ETU_SBUS_CMD_ERR_INFO1r_ENUM
#define ETU_SBUS_CMD_ERR_INFO2r_ENUM BCM56640_A0_ETU_SBUS_CMD_ERR_INFO2r_ENUM
#define ETU_TX_CP_MAX_LATENCYr_ENUM BCM56640_A0_ETU_TX_CP_MAX_LATENCYr_ENUM
#define ETU_TX_EXT_L2_MAX_LATENCYr_ENUM BCM56640_A0_ETU_TX_EXT_L2_MAX_LATENCYr_ENUM
#define ETU_TX_PIPE_CTL_FIFO_CTLr_ENUM BCM56640_A0_ETU_TX_PIPE_CTL_FIFO_CTLr_ENUM
#define ETU_TX_PIPE_CTL_FIFO_DBE_STSr_ENUM BCM56640_A0_ETU_TX_PIPE_CTL_FIFO_DBE_STSr_ENUM
#define ETU_TX_PIPE_CTL_FIFO_INTR_CLRr_ENUM BCM56640_A0_ETU_TX_PIPE_CTL_FIFO_INTR_CLRr_ENUM
#define ETU_TX_PIPE_CTL_FIFO_INTR_ENABLEr_ENUM BCM56640_A0_ETU_TX_PIPE_CTL_FIFO_INTR_ENABLEr_ENUM
#define ETU_TX_PIPE_CTL_FIFO_INTR_STSr_ENUM BCM56640_A0_ETU_TX_PIPE_CTL_FIFO_INTR_STSr_ENUM
#define ETU_TX_PIPE_CTL_FIFO_SBE_STSr_ENUM BCM56640_A0_ETU_TX_PIPE_CTL_FIFO_SBE_STSr_ENUM
#define ETU_TX_PIPE_CTL_FIFO_STSr_ENUM BCM56640_A0_ETU_TX_PIPE_CTL_FIFO_STSr_ENUM
#define ETU_TX_RAW_REQ_CONTROL_WORDr_ENUM BCM56640_A0_ETU_TX_RAW_REQ_CONTROL_WORDr_ENUM
#define ETU_TX_RAW_REQ_DATA_WORDm_ENUM BCM56640_A0_ETU_TX_RAW_REQ_DATA_WORDm_ENUM
#define ETU_TX_REQ_FIFO_CTLr_ENUM BCM56640_A0_ETU_TX_REQ_FIFO_CTLr_ENUM
#define ETU_TX_REQ_FIFO_EV_DBE_STSr_ENUM BCM56640_A0_ETU_TX_REQ_FIFO_EV_DBE_STSr_ENUM
#define ETU_TX_REQ_FIFO_EV_SBE_STSr_ENUM BCM56640_A0_ETU_TX_REQ_FIFO_EV_SBE_STSr_ENUM
#define ETU_TX_REQ_FIFO_INTR_CLRr_ENUM BCM56640_A0_ETU_TX_REQ_FIFO_INTR_CLRr_ENUM
#define ETU_TX_REQ_FIFO_INTR_ENABLEr_ENUM BCM56640_A0_ETU_TX_REQ_FIFO_INTR_ENABLEr_ENUM
#define ETU_TX_REQ_FIFO_INTR_STSr_ENUM BCM56640_A0_ETU_TX_REQ_FIFO_INTR_STSr_ENUM
#define ETU_TX_REQ_FIFO_OD_DBE_STSr_ENUM BCM56640_A0_ETU_TX_REQ_FIFO_OD_DBE_STSr_ENUM
#define ETU_TX_REQ_FIFO_OD_SBE_STSr_ENUM BCM56640_A0_ETU_TX_REQ_FIFO_OD_SBE_STSr_ENUM
#define ETU_TX_REQ_FIFO_STSr_ENUM BCM56640_A0_ETU_TX_REQ_FIFO_STSr_ENUM
#define ETU_WR_DB_V0_DATAr_ENUM BCM56640_A0_ETU_WR_DB_V0_DATAr_ENUM
#define ETU_WR_DB_V0_DATA0r_ENUM BCM56640_A0_ETU_WR_DB_V0_DATA0r_ENUM
#define ETU_WR_DB_V0_DATA1r_ENUM BCM56640_A0_ETU_WR_DB_V0_DATA1r_ENUM
#define ETU_WR_DB_V0_DATA2r_ENUM BCM56640_A0_ETU_WR_DB_V0_DATA2r_ENUM
#define ETU_WR_DB_V0_MASKr_ENUM BCM56640_A0_ETU_WR_DB_V0_MASKr_ENUM
#define ETU_WR_DB_V0_MASK0r_ENUM BCM56640_A0_ETU_WR_DB_V0_MASK0r_ENUM
#define ETU_WR_DB_V0_MASK1r_ENUM BCM56640_A0_ETU_WR_DB_V0_MASK1r_ENUM
#define ETU_WR_DB_V0_MASK2r_ENUM BCM56640_A0_ETU_WR_DB_V0_MASK2r_ENUM
#define ET_PA_XLATm_ENUM BCM56640_A0_ET_PA_XLATm_ENUM
#define ET_PA_XLAT_DEBUGm_ENUM BCM56640_A0_ET_PA_XLAT_DEBUGm_ENUM
#define EXT_ACL160_TCAMm_ENUM BCM56640_A0_EXT_ACL160_TCAMm_ENUM
#define EXT_ACL320_TCAMm_ENUM BCM56640_A0_EXT_ACL320_TCAMm_ENUM
#define EXT_ACL480_TCAM_DATAm_ENUM BCM56640_A0_EXT_ACL480_TCAM_DATAm_ENUM
#define EXT_ACL480_TCAM_MASKm_ENUM BCM56640_A0_EXT_ACL480_TCAM_MASKm_ENUM
#define EXT_ACL80_TCAMm_ENUM BCM56640_A0_EXT_ACL80_TCAMm_ENUM
#define EXT_DEFIP_DATAm_ENUM BCM56640_A0_EXT_DEFIP_DATAm_ENUM
#define EXT_DST_HBITSm_ENUM BCM56640_A0_EXT_DST_HBITSm_ENUM
#define EXT_FP_POLICY_1Xm_ENUM BCM56640_A0_EXT_FP_POLICY_1Xm_ENUM
#define EXT_FP_POLICY_2Xm_ENUM BCM56640_A0_EXT_FP_POLICY_2Xm_ENUM
#define EXT_FP_POLICY_3Xm_ENUM BCM56640_A0_EXT_FP_POLICY_3Xm_ENUM
#define EXT_FP_POLICY_4Xm_ENUM BCM56640_A0_EXT_FP_POLICY_4Xm_ENUM
#define EXT_FP_POLICY_6Xm_ENUM BCM56640_A0_EXT_FP_POLICY_6Xm_ENUM
#define EXT_IPV4_DEFIPm_ENUM BCM56640_A0_EXT_IPV4_DEFIPm_ENUM
#define EXT_IPV4_TCAMm_ENUM BCM56640_A0_EXT_IPV4_TCAMm_ENUM
#define EXT_IPV4_UCASTm_ENUM BCM56640_A0_EXT_IPV4_UCASTm_ENUM
#define EXT_IPV4_UCAST_WIDEm_ENUM BCM56640_A0_EXT_IPV4_UCAST_WIDEm_ENUM
#define EXT_IPV6_128_DEFIPm_ENUM BCM56640_A0_EXT_IPV6_128_DEFIPm_ENUM
#define EXT_IPV6_128_TCAMm_ENUM BCM56640_A0_EXT_IPV6_128_TCAMm_ENUM
#define EXT_IPV6_128_UCASTm_ENUM BCM56640_A0_EXT_IPV6_128_UCASTm_ENUM
#define EXT_IPV6_128_UCAST_WIDEm_ENUM BCM56640_A0_EXT_IPV6_128_UCAST_WIDEm_ENUM
#define EXT_IPV6_64_DEFIPm_ENUM BCM56640_A0_EXT_IPV6_64_DEFIPm_ENUM
#define EXT_IPV6_64_TCAMm_ENUM BCM56640_A0_EXT_IPV6_64_TCAMm_ENUM
#define EXT_L2_ENTRY_1m_ENUM BCM56640_A0_EXT_L2_ENTRY_1m_ENUM
#define EXT_L2_ENTRY_2m_ENUM BCM56640_A0_EXT_L2_ENTRY_2m_ENUM
#define EXT_L2_ENTRY_DATA_ONLYm_ENUM BCM56640_A0_EXT_L2_ENTRY_DATA_ONLYm_ENUM
#define EXT_L2_ENTRY_DATA_ONLY_WIDEm_ENUM BCM56640_A0_EXT_L2_ENTRY_DATA_ONLY_WIDEm_ENUM
#define EXT_L2_ENTRY_TCAMm_ENUM BCM56640_A0_EXT_L2_ENTRY_TCAMm_ENUM
#define EXT_L2_ENTRY_TCAM_WIDEm_ENUM BCM56640_A0_EXT_L2_ENTRY_TCAM_WIDEm_ENUM
#define EXT_L3_UCAST_DATAm_ENUM BCM56640_A0_EXT_L3_UCAST_DATAm_ENUM
#define EXT_L3_UCAST_DATA_WIDEm_ENUM BCM56640_A0_EXT_L3_UCAST_DATA_WIDEm_ENUM
#define EXT_LOC_SRC_HBITSm_ENUM BCM56640_A0_EXT_LOC_SRC_HBITSm_ENUM
#define EXT_SRC_HBITSm_ENUM BCM56640_A0_EXT_SRC_HBITSm_ENUM
#define EXT_TCAM_VBITm_ENUM BCM56640_A0_EXT_TCAM_VBITm_ENUM
#define FC_HEADER_TYPEm_ENUM BCM56640_A0_FC_HEADER_TYPEm_ENUM
#define FC_MAP_TBL2_ECC_ERRr_ENUM BCM56640_A0_FC_MAP_TBL2_ECC_ERRr_ENUM
#define FC_MAP_TBL2_ECC_ERR1r_ENUM BCM56640_A0_FC_MAP_TBL2_ECC_ERR1r_ENUM
#define FC_MAP_TBL2_ECC_ERR2r_ENUM BCM56640_A0_FC_MAP_TBL2_ECC_ERR2r_ENUM
#define FLEXIBLE_IPV6_EXT_HDRr_ENUM BCM56640_A0_FLEXIBLE_IPV6_EXT_HDRr_ENUM
#define FLOOD_LEARN_CONTROLr_ENUM BCM56640_A0_FLOOD_LEARN_CONTROLr_ENUM
#define FLOOD_LEARN_KEY_TYPE_PORT_Ar_ENUM BCM56640_A0_FLOOD_LEARN_KEY_TYPE_PORT_Ar_ENUM
#define FLOOD_LEARN_KEY_TYPE_PORT_Br_ENUM BCM56640_A0_FLOOD_LEARN_KEY_TYPE_PORT_Br_ENUM
#define FLOOD_LEARN_MATCH_PORT_Ar_ENUM BCM56640_A0_FLOOD_LEARN_MATCH_PORT_Ar_ENUM
#define FLOOD_LEARN_MATCH_PORT_Br_ENUM BCM56640_A0_FLOOD_LEARN_MATCH_PORT_Br_ENUM
#define FLOOD_LEARN_MATCH_VLANS_PORT_Am_ENUM BCM56640_A0_FLOOD_LEARN_MATCH_VLANS_PORT_Am_ENUM
#define FLOOD_LEARN_MATCH_VLANS_PORT_Bm_ENUM BCM56640_A0_FLOOD_LEARN_MATCH_VLANS_PORT_Bm_ENUM
#define FLOW_CONTROL_XOFF_STATEr_ENUM BCM56640_A0_FLOW_CONTROL_XOFF_STATEr_ENUM
#define FP_BUS_PARITY_CONTROLr_ENUM BCM56640_A0_FP_BUS_PARITY_CONTROLr_ENUM
#define FP_BUS_PARITY_ERRORr_ENUM BCM56640_A0_FP_BUS_PARITY_ERRORr_ENUM
#define FP_CAM_BIST_ENABLE_LOWERr_ENUM BCM56640_A0_FP_CAM_BIST_ENABLE_LOWERr_ENUM
#define FP_CAM_BIST_ENABLE_UPPERr_ENUM BCM56640_A0_FP_CAM_BIST_ENABLE_UPPERr_ENUM
#define FP_CAM_BIST_STATUSr_ENUM BCM56640_A0_FP_CAM_BIST_STATUSr_ENUM
#define FP_CAM_CONTROL_SLICEr_ENUM BCM56640_A0_FP_CAM_CONTROL_SLICEr_ENUM
#define FP_CAM_CONTROL_SLICE_11_8r_ENUM BCM56640_A0_FP_CAM_CONTROL_SLICE_11_8r_ENUM
#define FP_CAM_CONTROL_SLICE_15_12r_ENUM BCM56640_A0_FP_CAM_CONTROL_SLICE_15_12r_ENUM
#define FP_CAM_CONTROL_SLICE_3_0r_ENUM BCM56640_A0_FP_CAM_CONTROL_SLICE_3_0r_ENUM
#define FP_CAM_CONTROL_SLICE_7_4r_ENUM BCM56640_A0_FP_CAM_CONTROL_SLICE_7_4r_ENUM
#define FP_CAM_DEBUG_CONTROLr_ENUM BCM56640_A0_FP_CAM_DEBUG_CONTROLr_ENUM
#define FP_CAM_DEBUG_DATAr_ENUM BCM56640_A0_FP_CAM_DEBUG_DATAr_ENUM
#define FP_CAM_DEBUG_SENDr_ENUM BCM56640_A0_FP_CAM_DEBUG_SENDr_ENUM
#define FP_COUNTER_PDAr_ENUM BCM56640_A0_FP_COUNTER_PDAr_ENUM
#define FP_COUNTER_TABLEm_ENUM BCM56640_A0_FP_COUNTER_TABLEm_ENUM
#define FP_COUNTER_TM_POOLSr_ENUM BCM56640_A0_FP_COUNTER_TM_POOLSr_ENUM
#define FP_COUNTER_TM_POOLS_0_3r_ENUM BCM56640_A0_FP_COUNTER_TM_POOLS_0_3r_ENUM
#define FP_COUNTER_TM_POOLS_12_15r_ENUM BCM56640_A0_FP_COUNTER_TM_POOLS_12_15r_ENUM
#define FP_COUNTER_TM_POOLS_4_7r_ENUM BCM56640_A0_FP_COUNTER_TM_POOLS_4_7r_ENUM
#define FP_COUNTER_TM_POOLS_8_11r_ENUM BCM56640_A0_FP_COUNTER_TM_POOLS_8_11r_ENUM
#define FP_DOUBLE_WIDE_SELECTr_ENUM BCM56640_A0_FP_DOUBLE_WIDE_SELECTr_ENUM
#define FP_ECMP_HASH_CONTROLr_ENUM BCM56640_A0_FP_ECMP_HASH_CONTROLr_ENUM
#define FP_FORCE_FORWARDING_FIELDr_ENUM BCM56640_A0_FP_FORCE_FORWARDING_FIELDr_ENUM
#define FP_GLOBAL_MASK_CAM_CONTROL_SLICEr_ENUM BCM56640_A0_FP_GLOBAL_MASK_CAM_CONTROL_SLICEr_ENUM
#define FP_GLOBAL_MASK_CAM_CONTROL_SLICE_11_8r_ENUM BCM56640_A0_FP_GLOBAL_MASK_CAM_CONTROL_SLICE_11_8r_ENUM
#define FP_GLOBAL_MASK_CAM_CONTROL_SLICE_15_12r_ENUM BCM56640_A0_FP_GLOBAL_MASK_CAM_CONTROL_SLICE_15_12r_ENUM
#define FP_GLOBAL_MASK_CAM_CONTROL_SLICE_3_0r_ENUM BCM56640_A0_FP_GLOBAL_MASK_CAM_CONTROL_SLICE_3_0r_ENUM
#define FP_GLOBAL_MASK_CAM_CONTROL_SLICE_7_4r_ENUM BCM56640_A0_FP_GLOBAL_MASK_CAM_CONTROL_SLICE_7_4r_ENUM
#define FP_GLOBAL_MASK_TCAMm_ENUM BCM56640_A0_FP_GLOBAL_MASK_TCAMm_ENUM
#define FP_HG_CLASSID_SELECTm_ENUM BCM56640_A0_FP_HG_CLASSID_SELECTm_ENUM
#define FP_I2E_CLASSID_SELECTm_ENUM BCM56640_A0_FP_I2E_CLASSID_SELECTm_ENUM
#define FP_LOOKUP_ENABLEr_ENUM BCM56640_A0_FP_LOOKUP_ENABLEr_ENUM
#define FP_LOWER_GM_TCAM_BLK_SELr_ENUM BCM56640_A0_FP_LOWER_GM_TCAM_BLK_SELr_ENUM
#define FP_LOWER_TCAM_BLK_SELr_ENUM BCM56640_A0_FP_LOWER_TCAM_BLK_SELr_ENUM
#define FP_METER_CONTROLr_ENUM BCM56640_A0_FP_METER_CONTROLr_ENUM
#define FP_METER_STBYr_ENUM BCM56640_A0_FP_METER_STBYr_ENUM
#define FP_METER_TABLEm_ENUM BCM56640_A0_FP_METER_TABLEm_ENUM
#define FP_METER_TABLE_POOL0_TMr_ENUM BCM56640_A0_FP_METER_TABLE_POOL0_TMr_ENUM
#define FP_METER_TABLE_POOL1_TMr_ENUM BCM56640_A0_FP_METER_TABLE_POOL1_TMr_ENUM
#define FP_METER_TABLE_POOL2_TMr_ENUM BCM56640_A0_FP_METER_TABLE_POOL2_TMr_ENUM
#define FP_METER_TABLE_POOL3_TMr_ENUM BCM56640_A0_FP_METER_TABLE_POOL3_TMr_ENUM
#define FP_METER_TABLE_POOL4_TMr_ENUM BCM56640_A0_FP_METER_TABLE_POOL4_TMr_ENUM
#define FP_METER_TABLE_POOL5_TMr_ENUM BCM56640_A0_FP_METER_TABLE_POOL5_TMr_ENUM
#define FP_METER_TABLE_POOL6_TMr_ENUM BCM56640_A0_FP_METER_TABLE_POOL6_TMr_ENUM
#define FP_METER_TABLE_POOL7_TMr_ENUM BCM56640_A0_FP_METER_TABLE_POOL7_TMr_ENUM
#define FP_METER_TABLE_POOL_TMr_ENUM BCM56640_A0_FP_METER_TABLE_POOL_TMr_ENUM
#define FP_POLICY_PDAr_ENUM BCM56640_A0_FP_POLICY_PDAr_ENUM
#define FP_POLICY_TABLEm_ENUM BCM56640_A0_FP_POLICY_TABLEm_ENUM
#define FP_POLICY_TM_SLICESr_ENUM BCM56640_A0_FP_POLICY_TM_SLICESr_ENUM
#define FP_POLICY_TM_SLICES_0_3r_ENUM BCM56640_A0_FP_POLICY_TM_SLICES_0_3r_ENUM
#define FP_POLICY_TM_SLICES_12_15r_ENUM BCM56640_A0_FP_POLICY_TM_SLICES_12_15r_ENUM
#define FP_POLICY_TM_SLICES_4_7r_ENUM BCM56640_A0_FP_POLICY_TM_SLICES_4_7r_ENUM
#define FP_POLICY_TM_SLICES_8_11r_ENUM BCM56640_A0_FP_POLICY_TM_SLICES_8_11r_ENUM
#define FP_PORT_FIELD_SELm_ENUM BCM56640_A0_FP_PORT_FIELD_SELm_ENUM
#define FP_PORT_METER_MAPm_ENUM BCM56640_A0_FP_PORT_METER_MAPm_ENUM
#define FP_RANGE_CHECKm_ENUM BCM56640_A0_FP_RANGE_CHECKm_ENUM
#define FP_SLICE_ENABLEr_ENUM BCM56640_A0_FP_SLICE_ENABLEr_ENUM
#define FP_SLICE_INDEX_CONTROLr_ENUM BCM56640_A0_FP_SLICE_INDEX_CONTROLr_ENUM
#define FP_SLICE_KEY_CONTROLm_ENUM BCM56640_A0_FP_SLICE_KEY_CONTROLm_ENUM
#define FP_SLICE_MAPm_ENUM BCM56640_A0_FP_SLICE_MAPm_ENUM
#define FP_SLICE_METER_MAP_ENABLEr_ENUM BCM56640_A0_FP_SLICE_METER_MAP_ENABLEr_ENUM
#define FP_STORM_CONTROL_METERSm_ENUM BCM56640_A0_FP_STORM_CONTROL_METERSm_ENUM
#define FP_TCAMm_ENUM BCM56640_A0_FP_TCAMm_ENUM
#define FP_UDF_OFFSETm_ENUM BCM56640_A0_FP_UDF_OFFSETm_ENUM
#define FP_UDF_TCAMm_ENUM BCM56640_A0_FP_UDF_TCAMm_ENUM
#define FP_UPPER_GM_TCAM_BLK_SELr_ENUM BCM56640_A0_FP_UPPER_GM_TCAM_BLK_SELr_ENUM
#define FP_UPPER_TCAM_BLK_SELr_ENUM BCM56640_A0_FP_UPPER_TCAM_BLK_SELr_ENUM
#define FT_ACTION_INHIBITEDr_ENUM BCM56640_A0_FT_ACTION_INHIBITEDr_ENUM
#define FT_AGE_CONTROLr_ENUM BCM56640_A0_FT_AGE_CONTROLr_ENUM
#define FT_AGE_PROFILEm_ENUM BCM56640_A0_FT_AGE_PROFILEm_ENUM
#define FT_CMDWAIT_TIMEOUTr_ENUM BCM56640_A0_FT_CMDWAIT_TIMEOUTr_ENUM
#define FT_CNTR_FIFO_STATUSr_ENUM BCM56640_A0_FT_CNTR_FIFO_STATUSr_ENUM
#define FT_CNTR_RAM_CONTROLr_ENUM BCM56640_A0_FT_CNTR_RAM_CONTROLr_ENUM
#define FT_CNTR_SER_CONTROLr_ENUM BCM56640_A0_FT_CNTR_SER_CONTROLr_ENUM
#define FT_CONFIGr_ENUM BCM56640_A0_FT_CONFIGr_ENUM
#define FT_CTR_POOLr_ENUM BCM56640_A0_FT_CTR_POOLr_ENUM
#define FT_CURRENT_TIMEr_ENUM BCM56640_A0_FT_CURRENT_TIMEr_ENUM
#define FT_DST_LAG_CONFIGm_ENUM BCM56640_A0_FT_DST_LAG_CONFIGm_ENUM
#define FT_DST_PORT_CONFIGm_ENUM BCM56640_A0_FT_DST_PORT_CONFIGm_ENUM
#define FT_EOP_TBLm_ENUM BCM56640_A0_FT_EOP_TBLm_ENUM
#define FT_EVENT_CONFIGr_ENUM BCM56640_A0_FT_EVENT_CONFIGr_ENUM
#define FT_EXPORT_CNTR_ONLYm_ENUM BCM56640_A0_FT_EXPORT_CNTR_ONLYm_ENUM
#define FT_EXPORT_DATA_ONLYm_ENUM BCM56640_A0_FT_EXPORT_DATA_ONLYm_ENUM
#define FT_EXPORT_FIFOm_ENUM BCM56640_A0_FT_EXPORT_FIFOm_ENUM
#define FT_EXPORT_FIFO_COUNTERr_ENUM BCM56640_A0_FT_EXPORT_FIFO_COUNTERr_ENUM
#define FT_EXPORT_FIFO_READ_PTRr_ENUM BCM56640_A0_FT_EXPORT_FIFO_READ_PTRr_ENUM
#define FT_EXPORT_FIFO_WRITE_PTRr_ENUM BCM56640_A0_FT_EXPORT_FIFO_WRITE_PTRr_ENUM
#define FT_FLOWS_CREATEDr_ENUM BCM56640_A0_FT_FLOWS_CREATEDr_ENUM
#define FT_FLOWS_MISSED_TCPr_ENUM BCM56640_A0_FT_FLOWS_MISSED_TCPr_ENUM
#define FT_FLOWS_MISSED_UDPr_ENUM BCM56640_A0_FT_FLOWS_MISSED_UDPr_ENUM
#define FT_HASH_CONTROLr_ENUM BCM56640_A0_FT_HASH_CONTROLr_ENUM
#define FT_HOLDWAIT_TIMEOUTr_ENUM BCM56640_A0_FT_HOLDWAIT_TIMEOUTr_ENUM
#define FT_IN_USEr_ENUM BCM56640_A0_FT_IN_USEr_ENUM
#define FT_L4PORTm_ENUM BCM56640_A0_FT_L4PORTm_ENUM
#define FT_L4_INVALIDr_ENUM BCM56640_A0_FT_L4_INVALIDr_ENUM
#define FT_L4_PORTS_EXCLUDEDr_ENUM BCM56640_A0_FT_L4_PORTS_EXCLUDEDr_ENUM
#define FT_NEW_TIMEOUTr_ENUM BCM56640_A0_FT_NEW_TIMEOUTr_ENUM
#define FT_NO_COMMANDr_ENUM BCM56640_A0_FT_NO_COMMANDr_ENUM
#define FT_PDA_CONTROLr_ENUM BCM56640_A0_FT_PDA_CONTROLr_ENUM
#define FT_POLICYm_ENUM BCM56640_A0_FT_POLICYm_ENUM
#define FT_POLICY_TMr_ENUM BCM56640_A0_FT_POLICY_TMr_ENUM
#define FT_RAM_CONTROLr_ENUM BCM56640_A0_FT_RAM_CONTROLr_ENUM
#define FT_REFRESH_CFGr_ENUM BCM56640_A0_FT_REFRESH_CFGr_ENUM
#define FT_RESULT_DA_LSr_ENUM BCM56640_A0_FT_RESULT_DA_LSr_ENUM
#define FT_RESULT_DA_MSr_ENUM BCM56640_A0_FT_RESULT_DA_MSr_ENUM
#define FT_RESULT_EXT_PORTr_ENUM BCM56640_A0_FT_RESULT_EXT_PORTr_ENUM
#define FT_RESULT_LENGTH_TYPEr_ENUM BCM56640_A0_FT_RESULT_LENGTH_TYPEr_ENUM
#define FT_SER_CONTROLr_ENUM BCM56640_A0_FT_SER_CONTROLr_ENUM
#define FT_SESSIONm_ENUM BCM56640_A0_FT_SESSIONm_ENUM
#define FT_SESSION_IPV6m_ENUM BCM56640_A0_FT_SESSION_IPV6m_ENUM
#define FT_SYN_DATAr_ENUM BCM56640_A0_FT_SYN_DATAr_ENUM
#define FT_UPDATE_ERRr_ENUM BCM56640_A0_FT_UPDATE_ERRr_ENUM
#define GLOBAL_HDRM_COUNTr_ENUM BCM56640_A0_GLOBAL_HDRM_COUNTr_ENUM
#define GLOBAL_HDRM_LIMITr_ENUM BCM56640_A0_GLOBAL_HDRM_LIMITr_ENUM
#define GLOBAL_MPLS_RANGE_1_LOWERr_ENUM BCM56640_A0_GLOBAL_MPLS_RANGE_1_LOWERr_ENUM
#define GLOBAL_MPLS_RANGE_1_UPPERr_ENUM BCM56640_A0_GLOBAL_MPLS_RANGE_1_UPPERr_ENUM
#define GLOBAL_MPLS_RANGE_2_LOWERr_ENUM BCM56640_A0_GLOBAL_MPLS_RANGE_2_LOWERr_ENUM
#define GLOBAL_MPLS_RANGE_2_UPPERr_ENUM BCM56640_A0_GLOBAL_MPLS_RANGE_2_UPPERr_ENUM
#define GLOBAL_MPLS_RANGE_LOWERr_ENUM BCM56640_A0_GLOBAL_MPLS_RANGE_LOWERr_ENUM
#define GLOBAL_MPLS_RANGE_UPPERr_ENUM BCM56640_A0_GLOBAL_MPLS_RANGE_UPPERr_ENUM
#define GMHIGHBANKr_ENUM BCM56640_A0_GMHIGHBANKr_ENUM
#define GMLOWBANKr_ENUM BCM56640_A0_GMLOWBANKr_ENUM
#define GMMEMWARMUPr_ENUM BCM56640_A0_GMMEMWARMUPr_ENUM
#define GTP_PORT_TABLEm_ENUM BCM56640_A0_GTP_PORT_TABLEm_ENUM
#define HASH_CONTROLr_ENUM BCM56640_A0_HASH_CONTROLr_ENUM
#define HASH_TABLE_PARITY_CONTROLr_ENUM BCM56640_A0_HASH_TABLE_PARITY_CONTROLr_ENUM
#define HCFC_ERRr_ENUM BCM56640_A0_HCFC_ERRr_ENUM
#define HES_L0_CONFIGr_ENUM BCM56640_A0_HES_L0_CONFIGr_ENUM
#define HES_PORT_CONFIGr_ENUM BCM56640_A0_HES_PORT_CONFIGr_ENUM
#define HES_Q_COSMASKr_ENUM BCM56640_A0_HES_Q_COSMASKr_ENUM
#define HES_Q_COSWEIGHTSr_ENUM BCM56640_A0_HES_Q_COSWEIGHTSr_ENUM
#define HES_Q_MINSPr_ENUM BCM56640_A0_HES_Q_MINSPr_ENUM
#define HES_Q_WERRCOUNTr_ENUM BCM56640_A0_HES_Q_WERRCOUNTr_ENUM
#define HGT_DLB_CONTROLm_ENUM BCM56640_A0_HGT_DLB_CONTROLm_ENUM
#define HG_EH_CONTROLr_ENUM BCM56640_A0_HG_EH_CONTROLr_ENUM
#define HG_LOOKUP_DESTINATIONr_ENUM BCM56640_A0_HG_LOOKUP_DESTINATIONr_ENUM
#define HG_TRUNK_BITMAPm_ENUM BCM56640_A0_HG_TRUNK_BITMAPm_ENUM
#define HG_TRUNK_FAILOVER_ENABLEm_ENUM BCM56640_A0_HG_TRUNK_FAILOVER_ENABLEm_ENUM
#define HG_TRUNK_FAILOVER_SETm_ENUM BCM56640_A0_HG_TRUNK_FAILOVER_SETm_ENUM
#define HG_TRUNK_GROUPm_ENUM BCM56640_A0_HG_TRUNK_GROUPm_ENUM
#define HG_TRUNK_MEMBERm_ENUM BCM56640_A0_HG_TRUNK_MEMBERm_ENUM
#define HIGIG_TRUNK_CONTROLm_ENUM BCM56640_A0_HIGIG_TRUNK_CONTROLm_ENUM
#define HSP_CONFIGr_ENUM BCM56640_A0_HSP_CONFIGr_ENUM
#define HSP_EMPTY_STATUS_Pr_ENUM BCM56640_A0_HSP_EMPTY_STATUS_Pr_ENUM
#define HSP_EMPTY_STATUS_P0r_ENUM BCM56640_A0_HSP_EMPTY_STATUS_P0r_ENUM
#define HSP_EMPTY_STATUS_P1r_ENUM BCM56640_A0_HSP_EMPTY_STATUS_P1r_ENUM
#define HSP_UCQ_FREEm_ENUM BCM56640_A0_HSP_UCQ_FREEm_ENUM
#define HSP_UCQ_UCQEm_ENUM BCM56640_A0_HSP_UCQ_UCQEm_ENUM
#define IARB_SBUS_TIMERr_ENUM BCM56640_A0_IARB_SBUS_TIMERr_ENUM
#define IARB_SER_CONTROLr_ENUM BCM56640_A0_IARB_SER_CONTROLr_ENUM
#define IARB_TDM_CONTROLr_ENUM BCM56640_A0_IARB_TDM_CONTROLr_ENUM
#define IARB_TDM_TABLEm_ENUM BCM56640_A0_IARB_TDM_TABLEm_ENUM
#define IBCASTr_ENUM BCM56640_A0_IBCASTr_ENUM
#define IBOD_BOD_FIFO_CONTROLr_ENUM BCM56640_A0_IBOD_BOD_FIFO_CONTROLr_ENUM
#define IBOD_CL0_FIFO_ALMOST_FULL_ASSERT_THRESHOLDr_ENUM BCM56640_A0_IBOD_CL0_FIFO_ALMOST_FULL_ASSERT_THRESHOLDr_ENUM
#define IBOD_CL0_FIFO_ALMOST_FULL_DEASSERT_THRESHOLDr_ENUM BCM56640_A0_IBOD_CL0_FIFO_ALMOST_FULL_DEASSERT_THRESHOLDr_ENUM
#define IBOD_CL0_FIFO_ECC_STATUS_INTRr_ENUM BCM56640_A0_IBOD_CL0_FIFO_ECC_STATUS_INTRr_ENUM
#define IBOD_CL1_FIFO_ALMOST_FULL_ASSERT_THRESHOLDr_ENUM BCM56640_A0_IBOD_CL1_FIFO_ALMOST_FULL_ASSERT_THRESHOLDr_ENUM
#define IBOD_CL1_FIFO_ALMOST_FULL_DEASSERT_THRESHOLDr_ENUM BCM56640_A0_IBOD_CL1_FIFO_ALMOST_FULL_DEASSERT_THRESHOLDr_ENUM
#define IBOD_CL1_FIFO_ECC_STATUS_INTRr_ENUM BCM56640_A0_IBOD_CL1_FIFO_ECC_STATUS_INTRr_ENUM
#define IBOD_CLK_SHUTDOWNr_ENUM BCM56640_A0_IBOD_CLK_SHUTDOWNr_ENUM
#define IBOD_CL_FIFO_ALMOST_FULL_ASSERT_THRESHOLDr_ENUM BCM56640_A0_IBOD_CL_FIFO_ALMOST_FULL_ASSERT_THRESHOLDr_ENUM
#define IBOD_CL_FIFO_ALMOST_FULL_DEASSERT_THRESHOLDr_ENUM BCM56640_A0_IBOD_CL_FIFO_ALMOST_FULL_DEASSERT_THRESHOLDr_ENUM
#define IBOD_CL_FIFO_ECC_STATUS_INTRr_ENUM BCM56640_A0_IBOD_CL_FIFO_ECC_STATUS_INTRr_ENUM
#define IBOD_FIFO_EMPTYr_ENUM BCM56640_A0_IBOD_FIFO_EMPTYr_ENUM
#define IBOD_FIFO_FULL_ERR_STATUSr_ENUM BCM56640_A0_IBOD_FIFO_FULL_ERR_STATUSr_ENUM
#define IBOD_INTR_MASKr_ENUM BCM56640_A0_IBOD_INTR_MASKr_ENUM
#define IBOD_INTR_STATUSr_ENUM BCM56640_A0_IBOD_INTR_STATUSr_ENUM
#define IBOD_MEM_STBYr_ENUM BCM56640_A0_IBOD_MEM_STBYr_ENUM
#define IBOD_MOOSE_CLP0_CTRLr_ENUM BCM56640_A0_IBOD_MOOSE_CLP0_CTRLr_ENUM
#define IBOD_MOOSE_CLP0_CTRL_MEMm_ENUM BCM56640_A0_IBOD_MOOSE_CLP0_CTRL_MEMm_ENUM
#define IBOD_MOOSE_CLP0_DATA_MEM_0m_ENUM BCM56640_A0_IBOD_MOOSE_CLP0_DATA_MEM_0m_ENUM
#define IBOD_MOOSE_CLP0_DATA_MEM_1m_ENUM BCM56640_A0_IBOD_MOOSE_CLP0_DATA_MEM_1m_ENUM
#define IBOD_MOOSE_CLP0_MHr_ENUM BCM56640_A0_IBOD_MOOSE_CLP0_MHr_ENUM
#define IBOD_MOOSE_CLP0_MH_0r_ENUM BCM56640_A0_IBOD_MOOSE_CLP0_MH_0r_ENUM
#define IBOD_MOOSE_CLP0_MH_1r_ENUM BCM56640_A0_IBOD_MOOSE_CLP0_MH_1r_ENUM
#define IBOD_MOOSE_CLP0_MH_2r_ENUM BCM56640_A0_IBOD_MOOSE_CLP0_MH_2r_ENUM
#define IBOD_MOOSE_CLP0_MH_3r_ENUM BCM56640_A0_IBOD_MOOSE_CLP0_MH_3r_ENUM
#define IBOD_MOOSE_CLP0_SHr_ENUM BCM56640_A0_IBOD_MOOSE_CLP0_SHr_ENUM
#define IBOD_MOOSE_CLP0_TSr_ENUM BCM56640_A0_IBOD_MOOSE_CLP0_TSr_ENUM
#define IBOD_MOOSE_CLP1_CTRLr_ENUM BCM56640_A0_IBOD_MOOSE_CLP1_CTRLr_ENUM
#define IBOD_MOOSE_CLP1_CTRL_MEMm_ENUM BCM56640_A0_IBOD_MOOSE_CLP1_CTRL_MEMm_ENUM
#define IBOD_MOOSE_CLP1_DATA_MEM_0m_ENUM BCM56640_A0_IBOD_MOOSE_CLP1_DATA_MEM_0m_ENUM
#define IBOD_MOOSE_CLP1_DATA_MEM_1m_ENUM BCM56640_A0_IBOD_MOOSE_CLP1_DATA_MEM_1m_ENUM
#define IBOD_MOOSE_CLP1_MHr_ENUM BCM56640_A0_IBOD_MOOSE_CLP1_MHr_ENUM
#define IBOD_MOOSE_CLP1_MH_0r_ENUM BCM56640_A0_IBOD_MOOSE_CLP1_MH_0r_ENUM
#define IBOD_MOOSE_CLP1_MH_1r_ENUM BCM56640_A0_IBOD_MOOSE_CLP1_MH_1r_ENUM
#define IBOD_MOOSE_CLP1_MH_2r_ENUM BCM56640_A0_IBOD_MOOSE_CLP1_MH_2r_ENUM
#define IBOD_MOOSE_CLP1_MH_3r_ENUM BCM56640_A0_IBOD_MOOSE_CLP1_MH_3r_ENUM
#define IBOD_MOOSE_CLP1_SHr_ENUM BCM56640_A0_IBOD_MOOSE_CLP1_SHr_ENUM
#define IBOD_MOOSE_CLP1_TSr_ENUM BCM56640_A0_IBOD_MOOSE_CLP1_TSr_ENUM
#define IBOD_MOOSE_CLP_CTRLr_ENUM BCM56640_A0_IBOD_MOOSE_CLP_CTRLr_ENUM
#define IBOD_MOOSE_CLP_SHr_ENUM BCM56640_A0_IBOD_MOOSE_CLP_SHr_ENUM
#define IBOD_MOOSE_CLP_TSr_ENUM BCM56640_A0_IBOD_MOOSE_CLP_TSr_ENUM
#define IBOD_MOOSE_XLP0_CTRLr_ENUM BCM56640_A0_IBOD_MOOSE_XLP0_CTRLr_ENUM
#define IBOD_MOOSE_XLP0_CTRL_MEMm_ENUM BCM56640_A0_IBOD_MOOSE_XLP0_CTRL_MEMm_ENUM
#define IBOD_MOOSE_XLP0_DATA_MEMm_ENUM BCM56640_A0_IBOD_MOOSE_XLP0_DATA_MEMm_ENUM
#define IBOD_MOOSE_XLP0_MHr_ENUM BCM56640_A0_IBOD_MOOSE_XLP0_MHr_ENUM
#define IBOD_MOOSE_XLP0_MH_0r_ENUM BCM56640_A0_IBOD_MOOSE_XLP0_MH_0r_ENUM
#define IBOD_MOOSE_XLP0_MH_1r_ENUM BCM56640_A0_IBOD_MOOSE_XLP0_MH_1r_ENUM
#define IBOD_MOOSE_XLP0_MH_2r_ENUM BCM56640_A0_IBOD_MOOSE_XLP0_MH_2r_ENUM
#define IBOD_MOOSE_XLP0_MH_3r_ENUM BCM56640_A0_IBOD_MOOSE_XLP0_MH_3r_ENUM
#define IBOD_MOOSE_XLP0_SHr_ENUM BCM56640_A0_IBOD_MOOSE_XLP0_SHr_ENUM
#define IBOD_MOOSE_XLP0_TSr_ENUM BCM56640_A0_IBOD_MOOSE_XLP0_TSr_ENUM
#define IBOD_MOOSE_XLP1_CTRLr_ENUM BCM56640_A0_IBOD_MOOSE_XLP1_CTRLr_ENUM
#define IBOD_MOOSE_XLP1_CTRL_MEMm_ENUM BCM56640_A0_IBOD_MOOSE_XLP1_CTRL_MEMm_ENUM
#define IBOD_MOOSE_XLP1_DATA_MEMm_ENUM BCM56640_A0_IBOD_MOOSE_XLP1_DATA_MEMm_ENUM
#define IBOD_MOOSE_XLP1_MHr_ENUM BCM56640_A0_IBOD_MOOSE_XLP1_MHr_ENUM
#define IBOD_MOOSE_XLP1_MH_0r_ENUM BCM56640_A0_IBOD_MOOSE_XLP1_MH_0r_ENUM
#define IBOD_MOOSE_XLP1_MH_1r_ENUM BCM56640_A0_IBOD_MOOSE_XLP1_MH_1r_ENUM
#define IBOD_MOOSE_XLP1_MH_2r_ENUM BCM56640_A0_IBOD_MOOSE_XLP1_MH_2r_ENUM
#define IBOD_MOOSE_XLP1_MH_3r_ENUM BCM56640_A0_IBOD_MOOSE_XLP1_MH_3r_ENUM
#define IBOD_MOOSE_XLP1_SHr_ENUM BCM56640_A0_IBOD_MOOSE_XLP1_SHr_ENUM
#define IBOD_MOOSE_XLP1_TSr_ENUM BCM56640_A0_IBOD_MOOSE_XLP1_TSr_ENUM
#define IBOD_MOOSE_XLP_CTRLr_ENUM BCM56640_A0_IBOD_MOOSE_XLP_CTRLr_ENUM
#define IBOD_MOOSE_XLP_SHr_ENUM BCM56640_A0_IBOD_MOOSE_XLP_SHr_ENUM
#define IBOD_MOOSE_XLP_TSr_ENUM BCM56640_A0_IBOD_MOOSE_XLP_TSr_ENUM
#define IBOD_MOOSE_XTP0_CTRLr_ENUM BCM56640_A0_IBOD_MOOSE_XTP0_CTRLr_ENUM
#define IBOD_MOOSE_XTP0_CTRL_MEMm_ENUM BCM56640_A0_IBOD_MOOSE_XTP0_CTRL_MEMm_ENUM
#define IBOD_MOOSE_XTP0_DATA_MEMm_ENUM BCM56640_A0_IBOD_MOOSE_XTP0_DATA_MEMm_ENUM
#define IBOD_MOOSE_XTP0_MHr_ENUM BCM56640_A0_IBOD_MOOSE_XTP0_MHr_ENUM
#define IBOD_MOOSE_XTP0_MH_0r_ENUM BCM56640_A0_IBOD_MOOSE_XTP0_MH_0r_ENUM
#define IBOD_MOOSE_XTP0_MH_1r_ENUM BCM56640_A0_IBOD_MOOSE_XTP0_MH_1r_ENUM
#define IBOD_MOOSE_XTP0_MH_2r_ENUM BCM56640_A0_IBOD_MOOSE_XTP0_MH_2r_ENUM
#define IBOD_MOOSE_XTP0_MH_3r_ENUM BCM56640_A0_IBOD_MOOSE_XTP0_MH_3r_ENUM
#define IBOD_MOOSE_XTP0_SHr_ENUM BCM56640_A0_IBOD_MOOSE_XTP0_SHr_ENUM
#define IBOD_MOOSE_XTP0_TSr_ENUM BCM56640_A0_IBOD_MOOSE_XTP0_TSr_ENUM
#define IBOD_MOOSE_XTP1_CTRLr_ENUM BCM56640_A0_IBOD_MOOSE_XTP1_CTRLr_ENUM
#define IBOD_MOOSE_XTP1_CTRL_MEMm_ENUM BCM56640_A0_IBOD_MOOSE_XTP1_CTRL_MEMm_ENUM
#define IBOD_MOOSE_XTP1_DATA_MEMm_ENUM BCM56640_A0_IBOD_MOOSE_XTP1_DATA_MEMm_ENUM
#define IBOD_MOOSE_XTP1_MHr_ENUM BCM56640_A0_IBOD_MOOSE_XTP1_MHr_ENUM
#define IBOD_MOOSE_XTP1_MH_0r_ENUM BCM56640_A0_IBOD_MOOSE_XTP1_MH_0r_ENUM
#define IBOD_MOOSE_XTP1_MH_1r_ENUM BCM56640_A0_IBOD_MOOSE_XTP1_MH_1r_ENUM
#define IBOD_MOOSE_XTP1_MH_2r_ENUM BCM56640_A0_IBOD_MOOSE_XTP1_MH_2r_ENUM
#define IBOD_MOOSE_XTP1_MH_3r_ENUM BCM56640_A0_IBOD_MOOSE_XTP1_MH_3r_ENUM
#define IBOD_MOOSE_XTP1_SHr_ENUM BCM56640_A0_IBOD_MOOSE_XTP1_SHr_ENUM
#define IBOD_MOOSE_XTP1_TSr_ENUM BCM56640_A0_IBOD_MOOSE_XTP1_TSr_ENUM
#define IBOD_MOOSE_XTP2_CTRLr_ENUM BCM56640_A0_IBOD_MOOSE_XTP2_CTRLr_ENUM
#define IBOD_MOOSE_XTP2_CTRL_MEMm_ENUM BCM56640_A0_IBOD_MOOSE_XTP2_CTRL_MEMm_ENUM
#define IBOD_MOOSE_XTP2_DATA_MEMm_ENUM BCM56640_A0_IBOD_MOOSE_XTP2_DATA_MEMm_ENUM
#define IBOD_MOOSE_XTP2_MHr_ENUM BCM56640_A0_IBOD_MOOSE_XTP2_MHr_ENUM
#define IBOD_MOOSE_XTP2_MH_0r_ENUM BCM56640_A0_IBOD_MOOSE_XTP2_MH_0r_ENUM
#define IBOD_MOOSE_XTP2_MH_1r_ENUM BCM56640_A0_IBOD_MOOSE_XTP2_MH_1r_ENUM
#define IBOD_MOOSE_XTP2_MH_2r_ENUM BCM56640_A0_IBOD_MOOSE_XTP2_MH_2r_ENUM
#define IBOD_MOOSE_XTP2_MH_3r_ENUM BCM56640_A0_IBOD_MOOSE_XTP2_MH_3r_ENUM
#define IBOD_MOOSE_XTP2_SHr_ENUM BCM56640_A0_IBOD_MOOSE_XTP2_SHr_ENUM
#define IBOD_MOOSE_XTP2_TSr_ENUM BCM56640_A0_IBOD_MOOSE_XTP2_TSr_ENUM
#define IBOD_MOOSE_XTP3_CTRLr_ENUM BCM56640_A0_IBOD_MOOSE_XTP3_CTRLr_ENUM
#define IBOD_MOOSE_XTP3_CTRL_MEMm_ENUM BCM56640_A0_IBOD_MOOSE_XTP3_CTRL_MEMm_ENUM
#define IBOD_MOOSE_XTP3_DATA_MEMm_ENUM BCM56640_A0_IBOD_MOOSE_XTP3_DATA_MEMm_ENUM
#define IBOD_MOOSE_XTP3_MHr_ENUM BCM56640_A0_IBOD_MOOSE_XTP3_MHr_ENUM
#define IBOD_MOOSE_XTP3_MH_0r_ENUM BCM56640_A0_IBOD_MOOSE_XTP3_MH_0r_ENUM
#define IBOD_MOOSE_XTP3_MH_1r_ENUM BCM56640_A0_IBOD_MOOSE_XTP3_MH_1r_ENUM
#define IBOD_MOOSE_XTP3_MH_2r_ENUM BCM56640_A0_IBOD_MOOSE_XTP3_MH_2r_ENUM
#define IBOD_MOOSE_XTP3_MH_3r_ENUM BCM56640_A0_IBOD_MOOSE_XTP3_MH_3r_ENUM
#define IBOD_MOOSE_XTP3_SHr_ENUM BCM56640_A0_IBOD_MOOSE_XTP3_SHr_ENUM
#define IBOD_MOOSE_XTP3_TSr_ENUM BCM56640_A0_IBOD_MOOSE_XTP3_TSr_ENUM
#define IBOD_MOOSE_XTP_CTRLr_ENUM BCM56640_A0_IBOD_MOOSE_XTP_CTRLr_ENUM
#define IBOD_MOOSE_XTP_SHr_ENUM BCM56640_A0_IBOD_MOOSE_XTP_SHr_ENUM
#define IBOD_MOOSE_XTP_TSr_ENUM BCM56640_A0_IBOD_MOOSE_XTP_TSr_ENUM
#define IBOD_XL0_FIFO_ECC_STATUS_INTRr_ENUM BCM56640_A0_IBOD_XL0_FIFO_ECC_STATUS_INTRr_ENUM
#define IBOD_XL1_FIFO_ECC_STATUS_INTRr_ENUM BCM56640_A0_IBOD_XL1_FIFO_ECC_STATUS_INTRr_ENUM
#define IBOD_XL_FIFO_ALMOST_FULL_ASSERT_DEASSERT_THRESHOLDr_ENUM BCM56640_A0_IBOD_XL_FIFO_ALMOST_FULL_ASSERT_DEASSERT_THRESHOLDr_ENUM
#define IBOD_XL_FIFO_ECC_STATUS_INTRr_ENUM BCM56640_A0_IBOD_XL_FIFO_ECC_STATUS_INTRr_ENUM
#define IBOD_XT0_FIFO_ALMOST_FULL_ASSERT_THRESHOLDr_ENUM BCM56640_A0_IBOD_XT0_FIFO_ALMOST_FULL_ASSERT_THRESHOLDr_ENUM
#define IBOD_XT0_FIFO_ALMOST_FULL_DEASSERT_THRESHOLDr_ENUM BCM56640_A0_IBOD_XT0_FIFO_ALMOST_FULL_DEASSERT_THRESHOLDr_ENUM
#define IBOD_XT0_FIFO_ECC_STATUS_INTRr_ENUM BCM56640_A0_IBOD_XT0_FIFO_ECC_STATUS_INTRr_ENUM
#define IBOD_XT1_FIFO_ALMOST_FULL_ASSERT_THRESHOLDr_ENUM BCM56640_A0_IBOD_XT1_FIFO_ALMOST_FULL_ASSERT_THRESHOLDr_ENUM
#define IBOD_XT1_FIFO_ALMOST_FULL_DEASSERT_THRESHOLDr_ENUM BCM56640_A0_IBOD_XT1_FIFO_ALMOST_FULL_DEASSERT_THRESHOLDr_ENUM
#define IBOD_XT1_FIFO_ECC_STATUS_INTRr_ENUM BCM56640_A0_IBOD_XT1_FIFO_ECC_STATUS_INTRr_ENUM
#define IBOD_XT2_FIFO_ALMOST_FULL_ASSERT_THRESHOLDr_ENUM BCM56640_A0_IBOD_XT2_FIFO_ALMOST_FULL_ASSERT_THRESHOLDr_ENUM
#define IBOD_XT2_FIFO_ALMOST_FULL_DEASSERT_THRESHOLDr_ENUM BCM56640_A0_IBOD_XT2_FIFO_ALMOST_FULL_DEASSERT_THRESHOLDr_ENUM
#define IBOD_XT2_FIFO_ECC_STATUS_INTRr_ENUM BCM56640_A0_IBOD_XT2_FIFO_ECC_STATUS_INTRr_ENUM
#define IBOD_XT3_FIFO_ALMOST_FULL_ASSERT_THRESHOLDr_ENUM BCM56640_A0_IBOD_XT3_FIFO_ALMOST_FULL_ASSERT_THRESHOLDr_ENUM
#define IBOD_XT3_FIFO_ALMOST_FULL_DEASSERT_THRESHOLDr_ENUM BCM56640_A0_IBOD_XT3_FIFO_ALMOST_FULL_DEASSERT_THRESHOLDr_ENUM
#define IBOD_XT3_FIFO_ECC_STATUS_INTRr_ENUM BCM56640_A0_IBOD_XT3_FIFO_ECC_STATUS_INTRr_ENUM
#define IBOD_XT_FIFO_ALMOST_FULL_ASSERT_THRESHOLDr_ENUM BCM56640_A0_IBOD_XT_FIFO_ALMOST_FULL_ASSERT_THRESHOLDr_ENUM
#define IBOD_XT_FIFO_ALMOST_FULL_DEASSERT_THRESHOLDr_ENUM BCM56640_A0_IBOD_XT_FIFO_ALMOST_FULL_DEASSERT_THRESHOLDr_ENUM
#define IBOD_XT_FIFO_ECC_STATUS_INTRr_ENUM BCM56640_A0_IBOD_XT_FIFO_ECC_STATUS_INTRr_ENUM
#define ICFG_SER_CONTROLr_ENUM BCM56640_A0_ICFG_SER_CONTROLr_ENUM
#define ICONTROL_OPCODE_BITMAPm_ENUM BCM56640_A0_ICONTROL_OPCODE_BITMAPm_ENUM
#define ICTRLr_ENUM BCM56640_A0_ICTRLr_ENUM
#define IE2E_CONTROLr_ENUM BCM56640_A0_IE2E_CONTROLr_ENUM
#define IEEE1588_TIME_CONTROLr_ENUM BCM56640_A0_IEEE1588_TIME_CONTROLr_ENUM
#define IEEE1588_TIME_FRAC_SEC_LOWERr_ENUM BCM56640_A0_IEEE1588_TIME_FRAC_SEC_LOWERr_ENUM
#define IEEE1588_TIME_FRAC_SEC_UPPERr_ENUM BCM56640_A0_IEEE1588_TIME_FRAC_SEC_UPPERr_ENUM
#define IEEE1588_TIME_FREQ_CONTROLr_ENUM BCM56640_A0_IEEE1588_TIME_FREQ_CONTROLr_ENUM
#define IEEE1588_TIME_LEAP_SEC_CONTROLr_ENUM BCM56640_A0_IEEE1588_TIME_LEAP_SEC_CONTROLr_ENUM
#define IEEE1588_TIME_SECr_ENUM BCM56640_A0_IEEE1588_TIME_SECr_ENUM
#define IESMIF_ECC_CONTROLr_ENUM BCM56640_A0_IESMIF_ECC_CONTROLr_ENUM
#define IESMIF_MEMORY_CONTROLr_ENUM BCM56640_A0_IESMIF_MEMORY_CONTROLr_ENUM
#define IESMIF_PARITY_CONTROLr_ENUM BCM56640_A0_IESMIF_PARITY_CONTROLr_ENUM
#define IFP_COS_MAPm_ENUM BCM56640_A0_IFP_COS_MAPm_ENUM
#define IFP_ING_DVP_2_CONTROLr_ENUM BCM56640_A0_IFP_ING_DVP_2_CONTROLr_ENUM
#define IFP_KEY_CLASSID_SELECTr_ENUM BCM56640_A0_IFP_KEY_CLASSID_SELECTr_ENUM
#define IFP_METER_WRITE_LAST_REFRESH_NUMBERr_ENUM BCM56640_A0_IFP_METER_WRITE_LAST_REFRESH_NUMBERr_ENUM
#define IFP_PARITY_CONTROLr_ENUM BCM56640_A0_IFP_PARITY_CONTROLr_ENUM
#define IFP_PWR_WATCH_DOG_CONTROLr_ENUM BCM56640_A0_IFP_PWR_WATCH_DOG_CONTROLr_ENUM
#define IFP_PWR_WATCH_DOG_STATUSr_ENUM BCM56640_A0_IFP_PWR_WATCH_DOG_STATUSr_ENUM
#define IFP_REDIRECTION_PROFILEm_ENUM BCM56640_A0_IFP_REDIRECTION_PROFILEm_ENUM
#define IGMP_MLD_PKT_CONTROLr_ENUM BCM56640_A0_IGMP_MLD_PKT_CONTROLr_ENUM
#define IHG_LOOKUPr_ENUM BCM56640_A0_IHG_LOOKUPr_ENUM
#define IIPMCr_ENUM BCM56640_A0_IIPMCr_ENUM
#define IL2L3_BUS_SER_CONTROLr_ENUM BCM56640_A0_IL2L3_BUS_SER_CONTROLr_ENUM
#define IL2LU_SER_CONTROLr_ENUM BCM56640_A0_IL2LU_SER_CONTROLr_ENUM
#define ILAMAC_DEBUG_COUNTr_ENUM BCM56640_A0_ILAMAC_DEBUG_COUNTr_ENUM
#define ILAMAC_RX_ALIGNMENT_ERRORS_COUNTr_ENUM BCM56640_A0_ILAMAC_RX_ALIGNMENT_ERRORS_COUNTr_ENUM
#define ILAMAC_RX_ALIGNMENT_FAILURES_ERRORS_COUNTr_ENUM BCM56640_A0_ILAMAC_RX_ALIGNMENT_FAILURES_ERRORS_COUNTr_ENUM
#define ILAMAC_RX_BAD_PACKETS_COUNTr_ENUM BCM56640_A0_ILAMAC_RX_BAD_PACKETS_COUNTr_ENUM
#define ILAMAC_RX_BAD_TYPE_ERRORS_COUNTr_ENUM BCM56640_A0_ILAMAC_RX_BAD_TYPE_ERRORS_COUNTr_ENUM
#define ILAMAC_RX_BURSTMAX_ERRORS_COUNTr_ENUM BCM56640_A0_ILAMAC_RX_BURSTMAX_ERRORS_COUNTr_ENUM
#define ILAMAC_RX_BYTES_COUNTr_ENUM BCM56640_A0_ILAMAC_RX_BYTES_COUNTr_ENUM
#define ILAMAC_RX_CHANOUTr_ENUM BCM56640_A0_ILAMAC_RX_CHANOUTr_ENUM
#define ILAMAC_RX_CHANOUT0r_ENUM BCM56640_A0_ILAMAC_RX_CHANOUT0r_ENUM
#define ILAMAC_RX_CHANOUT1r_ENUM BCM56640_A0_ILAMAC_RX_CHANOUT1r_ENUM
#define ILAMAC_RX_CONFIGr_ENUM BCM56640_A0_ILAMAC_RX_CONFIGr_ENUM
#define ILAMAC_RX_CRC_ERRORS_COUNTr_ENUM BCM56640_A0_ILAMAC_RX_CRC_ERRORS_COUNTr_ENUM
#define ILAMAC_RX_DESCRAM_ERRORS_COUNTr_ENUM BCM56640_A0_ILAMAC_RX_DESCRAM_ERRORS_COUNTr_ENUM
#define ILAMAC_RX_FRAMING_ERRORS_COUNTr_ENUM BCM56640_A0_ILAMAC_RX_FRAMING_ERRORS_COUNTr_ENUM
#define ILAMAC_RX_INTF_INTR0_CLEARr_ENUM BCM56640_A0_ILAMAC_RX_INTF_INTR0_CLEARr_ENUM
#define ILAMAC_RX_INTF_INTR0_ENABLEr_ENUM BCM56640_A0_ILAMAC_RX_INTF_INTR0_ENABLEr_ENUM
#define ILAMAC_RX_INTF_INTR0_STSr_ENUM BCM56640_A0_ILAMAC_RX_INTF_INTR0_STSr_ENUM
#define ILAMAC_RX_INTF_INTR1_CLEARr_ENUM BCM56640_A0_ILAMAC_RX_INTF_INTR1_CLEARr_ENUM
#define ILAMAC_RX_INTF_INTR1_ENABLEr_ENUM BCM56640_A0_ILAMAC_RX_INTF_INTR1_ENABLEr_ENUM
#define ILAMAC_RX_INTF_INTR1_STSr_ENUM BCM56640_A0_ILAMAC_RX_INTF_INTR1_STSr_ENUM
#define ILAMAC_RX_INTF_INTR_CLEARr_ENUM BCM56640_A0_ILAMAC_RX_INTF_INTR_CLEARr_ENUM
#define ILAMAC_RX_INTF_INTR_ENABLEr_ENUM BCM56640_A0_ILAMAC_RX_INTF_INTR_ENABLEr_ENUM
#define ILAMAC_RX_INTF_STATE0r_ENUM BCM56640_A0_ILAMAC_RX_INTF_STATE0r_ENUM
#define ILAMAC_RX_INTF_STATE1r_ENUM BCM56640_A0_ILAMAC_RX_INTF_STATE1r_ENUM
#define ILAMAC_RX_LANE_CRC_ERRORS_COUNTr_ENUM BCM56640_A0_ILAMAC_RX_LANE_CRC_ERRORS_COUNTr_ENUM
#define ILAMAC_RX_LANE_INTR0_CLEARr_ENUM BCM56640_A0_ILAMAC_RX_LANE_INTR0_CLEARr_ENUM
#define ILAMAC_RX_LANE_INTR0_ENABLEr_ENUM BCM56640_A0_ILAMAC_RX_LANE_INTR0_ENABLEr_ENUM
#define ILAMAC_RX_LANE_INTR0_STSr_ENUM BCM56640_A0_ILAMAC_RX_LANE_INTR0_STSr_ENUM
#define ILAMAC_RX_LANE_INTR1_CLEARr_ENUM BCM56640_A0_ILAMAC_RX_LANE_INTR1_CLEARr_ENUM
#define ILAMAC_RX_LANE_INTR1_ENABLEr_ENUM BCM56640_A0_ILAMAC_RX_LANE_INTR1_ENABLEr_ENUM
#define ILAMAC_RX_LANE_INTR1_STSr_ENUM BCM56640_A0_ILAMAC_RX_LANE_INTR1_STSr_ENUM
#define ILAMAC_RX_LANE_INTR2_CLEARr_ENUM BCM56640_A0_ILAMAC_RX_LANE_INTR2_CLEARr_ENUM
#define ILAMAC_RX_LANE_INTR2_ENABLEr_ENUM BCM56640_A0_ILAMAC_RX_LANE_INTR2_ENABLEr_ENUM
#define ILAMAC_RX_LANE_INTR2_STSr_ENUM BCM56640_A0_ILAMAC_RX_LANE_INTR2_STSr_ENUM
#define ILAMAC_RX_LANE_INTR3_CLEARr_ENUM BCM56640_A0_ILAMAC_RX_LANE_INTR3_CLEARr_ENUM
#define ILAMAC_RX_LANE_INTR3_ENABLEr_ENUM BCM56640_A0_ILAMAC_RX_LANE_INTR3_ENABLEr_ENUM
#define ILAMAC_RX_LANE_INTR3_STSr_ENUM BCM56640_A0_ILAMAC_RX_LANE_INTR3_STSr_ENUM
#define ILAMAC_RX_LANE_INTR_CLEARr_ENUM BCM56640_A0_ILAMAC_RX_LANE_INTR_CLEARr_ENUM
#define ILAMAC_RX_LANE_INTR_ENABLEr_ENUM BCM56640_A0_ILAMAC_RX_LANE_INTR_ENABLEr_ENUM
#define ILAMAC_RX_LANE_STATEr_ENUM BCM56640_A0_ILAMAC_RX_LANE_STATEr_ENUM
#define ILAMAC_RX_PACKETS_COUNTr_ENUM BCM56640_A0_ILAMAC_RX_PACKETS_COUNTr_ENUM
#define ILAMAC_RX_WORD_SYNC_ERRORS_COUNTr_ENUM BCM56640_A0_ILAMAC_RX_WORD_SYNC_ERRORS_COUNTr_ENUM
#define ILAMAC_TX_BYTES_COUNTr_ENUM BCM56640_A0_ILAMAC_TX_BYTES_COUNTr_ENUM
#define ILAMAC_TX_CONFIG0r_ENUM BCM56640_A0_ILAMAC_TX_CONFIG0r_ENUM
#define ILAMAC_TX_CONFIG1r_ENUM BCM56640_A0_ILAMAC_TX_CONFIG1r_ENUM
#define ILAMAC_TX_CONFIG2r_ENUM BCM56640_A0_ILAMAC_TX_CONFIG2r_ENUM
#define ILAMAC_TX_CONFIG3r_ENUM BCM56640_A0_ILAMAC_TX_CONFIG3r_ENUM
#define ILAMAC_TX_CONFIG4r_ENUM BCM56640_A0_ILAMAC_TX_CONFIG4r_ENUM
#define ILAMAC_TX_CONFIG5r_ENUM BCM56640_A0_ILAMAC_TX_CONFIG5r_ENUM
#define ILAMAC_TX_INTF_STATEr_ENUM BCM56640_A0_ILAMAC_TX_INTF_STATEr_ENUM
#define ILAMAC_TX_INTR_CLEARr_ENUM BCM56640_A0_ILAMAC_TX_INTR_CLEARr_ENUM
#define ILAMAC_TX_INTR_ENABLEr_ENUM BCM56640_A0_ILAMAC_TX_INTR_ENABLEr_ENUM
#define ILAMAC_TX_INTR_STSr_ENUM BCM56640_A0_ILAMAC_TX_INTR_STSr_ENUM
#define ILAMAC_TX_PACKETS_COUNTr_ENUM BCM56640_A0_ILAMAC_TX_PACKETS_COUNTr_ENUM
#define ILPM_SER_CONTROLr_ENUM BCM56640_A0_ILPM_SER_CONTROLr_ENUM
#define ILTOMCr_ENUM BCM56640_A0_ILTOMCr_ENUM
#define IMIRROR_BITMAPm_ENUM BCM56640_A0_IMIRROR_BITMAPm_ENUM
#define IMPLS_SER_CONTROLr_ENUM BCM56640_A0_IMPLS_SER_CONTROLr_ENUM
#define IMRP4r_ENUM BCM56640_A0_IMRP4r_ENUM
#define IMRP6r_ENUM BCM56640_A0_IMRP6r_ENUM
#define IM_MTP_INDEXm_ENUM BCM56640_A0_IM_MTP_INDEXm_ENUM
#define ING_1588_INGRESS_CTRLm_ENUM BCM56640_A0_ING_1588_INGRESS_CTRLm_ENUM
#define ING_1588_PARSING_CONTROLr_ENUM BCM56640_A0_ING_1588_PARSING_CONTROLr_ENUM
#define ING_1588OMPLSr_ENUM BCM56640_A0_ING_1588OMPLSr_ENUM
#define ING_CONFIG_64r_ENUM BCM56640_A0_ING_CONFIG_64r_ENUM
#define ING_COS_MODEr_ENUM BCM56640_A0_ING_COS_MODEr_ENUM
#define ING_DVP_2_TABLEm_ENUM BCM56640_A0_ING_DVP_2_TABLEm_ENUM
#define ING_DVP_TABLEm_ENUM BCM56640_A0_ING_DVP_TABLEm_ENUM
#define ING_EGRMSKBMAPm_ENUM BCM56640_A0_ING_EGRMSKBMAPm_ENUM
#define ING_EN_EFILTER_BITMAPm_ENUM BCM56640_A0_ING_EN_EFILTER_BITMAPm_ENUM
#define ING_EVENT_DEBUGr_ENUM BCM56640_A0_ING_EVENT_DEBUGr_ENUM
#define ING_EVENT_DEBUG_2r_ENUM BCM56640_A0_ING_EVENT_DEBUG_2r_ENUM
#define ING_FCOE_ETHERTYPEr_ENUM BCM56640_A0_ING_FCOE_ETHERTYPEr_ENUM
#define ING_FLEX_CTR_COUNTER_TABLE_0m_ENUM BCM56640_A0_ING_FLEX_CTR_COUNTER_TABLE_0m_ENUM
#define ING_FLEX_CTR_COUNTER_TABLE_1m_ENUM BCM56640_A0_ING_FLEX_CTR_COUNTER_TABLE_1m_ENUM
#define ING_FLEX_CTR_COUNTER_TABLE_10m_ENUM BCM56640_A0_ING_FLEX_CTR_COUNTER_TABLE_10m_ENUM
#define ING_FLEX_CTR_COUNTER_TABLE_11m_ENUM BCM56640_A0_ING_FLEX_CTR_COUNTER_TABLE_11m_ENUM
#define ING_FLEX_CTR_COUNTER_TABLE_12m_ENUM BCM56640_A0_ING_FLEX_CTR_COUNTER_TABLE_12m_ENUM
#define ING_FLEX_CTR_COUNTER_TABLE_13m_ENUM BCM56640_A0_ING_FLEX_CTR_COUNTER_TABLE_13m_ENUM
#define ING_FLEX_CTR_COUNTER_TABLE_14m_ENUM BCM56640_A0_ING_FLEX_CTR_COUNTER_TABLE_14m_ENUM
#define ING_FLEX_CTR_COUNTER_TABLE_15m_ENUM BCM56640_A0_ING_FLEX_CTR_COUNTER_TABLE_15m_ENUM
#define ING_FLEX_CTR_COUNTER_TABLE_2m_ENUM BCM56640_A0_ING_FLEX_CTR_COUNTER_TABLE_2m_ENUM
#define ING_FLEX_CTR_COUNTER_TABLE_3m_ENUM BCM56640_A0_ING_FLEX_CTR_COUNTER_TABLE_3m_ENUM
#define ING_FLEX_CTR_COUNTER_TABLE_4m_ENUM BCM56640_A0_ING_FLEX_CTR_COUNTER_TABLE_4m_ENUM
#define ING_FLEX_CTR_COUNTER_TABLE_5m_ENUM BCM56640_A0_ING_FLEX_CTR_COUNTER_TABLE_5m_ENUM
#define ING_FLEX_CTR_COUNTER_TABLE_6m_ENUM BCM56640_A0_ING_FLEX_CTR_COUNTER_TABLE_6m_ENUM
#define ING_FLEX_CTR_COUNTER_TABLE_7m_ENUM BCM56640_A0_ING_FLEX_CTR_COUNTER_TABLE_7m_ENUM
#define ING_FLEX_CTR_COUNTER_TABLE_8m_ENUM BCM56640_A0_ING_FLEX_CTR_COUNTER_TABLE_8m_ENUM
#define ING_FLEX_CTR_COUNTER_TABLE_9m_ENUM BCM56640_A0_ING_FLEX_CTR_COUNTER_TABLE_9m_ENUM
#define ING_FLEX_CTR_COUNTER_TABLE_CONTROL_0r_ENUM BCM56640_A0_ING_FLEX_CTR_COUNTER_TABLE_CONTROL_0r_ENUM
#define ING_FLEX_CTR_COUNTER_TABLE_CONTROL_1r_ENUM BCM56640_A0_ING_FLEX_CTR_COUNTER_TABLE_CONTROL_1r_ENUM
#define ING_FLEX_CTR_COUNTER_TABLE_CONTROL_10r_ENUM BCM56640_A0_ING_FLEX_CTR_COUNTER_TABLE_CONTROL_10r_ENUM
#define ING_FLEX_CTR_COUNTER_TABLE_CONTROL_11r_ENUM BCM56640_A0_ING_FLEX_CTR_COUNTER_TABLE_CONTROL_11r_ENUM
#define ING_FLEX_CTR_COUNTER_TABLE_CONTROL_12r_ENUM BCM56640_A0_ING_FLEX_CTR_COUNTER_TABLE_CONTROL_12r_ENUM
#define ING_FLEX_CTR_COUNTER_TABLE_CONTROL_13r_ENUM BCM56640_A0_ING_FLEX_CTR_COUNTER_TABLE_CONTROL_13r_ENUM
#define ING_FLEX_CTR_COUNTER_TABLE_CONTROL_14r_ENUM BCM56640_A0_ING_FLEX_CTR_COUNTER_TABLE_CONTROL_14r_ENUM
#define ING_FLEX_CTR_COUNTER_TABLE_CONTROL_15r_ENUM BCM56640_A0_ING_FLEX_CTR_COUNTER_TABLE_CONTROL_15r_ENUM
#define ING_FLEX_CTR_COUNTER_TABLE_CONTROL_2r_ENUM BCM56640_A0_ING_FLEX_CTR_COUNTER_TABLE_CONTROL_2r_ENUM
#define ING_FLEX_CTR_COUNTER_TABLE_CONTROL_3r_ENUM BCM56640_A0_ING_FLEX_CTR_COUNTER_TABLE_CONTROL_3r_ENUM
#define ING_FLEX_CTR_COUNTER_TABLE_CONTROL_4r_ENUM BCM56640_A0_ING_FLEX_CTR_COUNTER_TABLE_CONTROL_4r_ENUM
#define ING_FLEX_CTR_COUNTER_TABLE_CONTROL_5r_ENUM BCM56640_A0_ING_FLEX_CTR_COUNTER_TABLE_CONTROL_5r_ENUM
#define ING_FLEX_CTR_COUNTER_TABLE_CONTROL_6r_ENUM BCM56640_A0_ING_FLEX_CTR_COUNTER_TABLE_CONTROL_6r_ENUM
#define ING_FLEX_CTR_COUNTER_TABLE_CONTROL_7r_ENUM BCM56640_A0_ING_FLEX_CTR_COUNTER_TABLE_CONTROL_7r_ENUM
#define ING_FLEX_CTR_COUNTER_TABLE_CONTROL_8r_ENUM BCM56640_A0_ING_FLEX_CTR_COUNTER_TABLE_CONTROL_8r_ENUM
#define ING_FLEX_CTR_COUNTER_TABLE_CONTROL_9r_ENUM BCM56640_A0_ING_FLEX_CTR_COUNTER_TABLE_CONTROL_9r_ENUM
#define ING_FLEX_CTR_COUNTER_UPDATE_CONTROL_0r_ENUM BCM56640_A0_ING_FLEX_CTR_COUNTER_UPDATE_CONTROL_0r_ENUM
#define ING_FLEX_CTR_COUNTER_UPDATE_CONTROL_1r_ENUM BCM56640_A0_ING_FLEX_CTR_COUNTER_UPDATE_CONTROL_1r_ENUM
#define ING_FLEX_CTR_COUNTER_UPDATE_CONTROL_10r_ENUM BCM56640_A0_ING_FLEX_CTR_COUNTER_UPDATE_CONTROL_10r_ENUM
#define ING_FLEX_CTR_COUNTER_UPDATE_CONTROL_11r_ENUM BCM56640_A0_ING_FLEX_CTR_COUNTER_UPDATE_CONTROL_11r_ENUM
#define ING_FLEX_CTR_COUNTER_UPDATE_CONTROL_12r_ENUM BCM56640_A0_ING_FLEX_CTR_COUNTER_UPDATE_CONTROL_12r_ENUM
#define ING_FLEX_CTR_COUNTER_UPDATE_CONTROL_13r_ENUM BCM56640_A0_ING_FLEX_CTR_COUNTER_UPDATE_CONTROL_13r_ENUM
#define ING_FLEX_CTR_COUNTER_UPDATE_CONTROL_14r_ENUM BCM56640_A0_ING_FLEX_CTR_COUNTER_UPDATE_CONTROL_14r_ENUM
#define ING_FLEX_CTR_COUNTER_UPDATE_CONTROL_15r_ENUM BCM56640_A0_ING_FLEX_CTR_COUNTER_UPDATE_CONTROL_15r_ENUM
#define ING_FLEX_CTR_COUNTER_UPDATE_CONTROL_2r_ENUM BCM56640_A0_ING_FLEX_CTR_COUNTER_UPDATE_CONTROL_2r_ENUM
#define ING_FLEX_CTR_COUNTER_UPDATE_CONTROL_3r_ENUM BCM56640_A0_ING_FLEX_CTR_COUNTER_UPDATE_CONTROL_3r_ENUM
#define ING_FLEX_CTR_COUNTER_UPDATE_CONTROL_4r_ENUM BCM56640_A0_ING_FLEX_CTR_COUNTER_UPDATE_CONTROL_4r_ENUM
#define ING_FLEX_CTR_COUNTER_UPDATE_CONTROL_5r_ENUM BCM56640_A0_ING_FLEX_CTR_COUNTER_UPDATE_CONTROL_5r_ENUM
#define ING_FLEX_CTR_COUNTER_UPDATE_CONTROL_6r_ENUM BCM56640_A0_ING_FLEX_CTR_COUNTER_UPDATE_CONTROL_6r_ENUM
#define ING_FLEX_CTR_COUNTER_UPDATE_CONTROL_7r_ENUM BCM56640_A0_ING_FLEX_CTR_COUNTER_UPDATE_CONTROL_7r_ENUM
#define ING_FLEX_CTR_COUNTER_UPDATE_CONTROL_8r_ENUM BCM56640_A0_ING_FLEX_CTR_COUNTER_UPDATE_CONTROL_8r_ENUM
#define ING_FLEX_CTR_COUNTER_UPDATE_CONTROL_9r_ENUM BCM56640_A0_ING_FLEX_CTR_COUNTER_UPDATE_CONTROL_9r_ENUM
#define ING_FLEX_CTR_OFFSET_TABLE_0m_ENUM BCM56640_A0_ING_FLEX_CTR_OFFSET_TABLE_0m_ENUM
#define ING_FLEX_CTR_OFFSET_TABLE_1m_ENUM BCM56640_A0_ING_FLEX_CTR_OFFSET_TABLE_1m_ENUM
#define ING_FLEX_CTR_OFFSET_TABLE_10m_ENUM BCM56640_A0_ING_FLEX_CTR_OFFSET_TABLE_10m_ENUM
#define ING_FLEX_CTR_OFFSET_TABLE_11m_ENUM BCM56640_A0_ING_FLEX_CTR_OFFSET_TABLE_11m_ENUM
#define ING_FLEX_CTR_OFFSET_TABLE_12m_ENUM BCM56640_A0_ING_FLEX_CTR_OFFSET_TABLE_12m_ENUM
#define ING_FLEX_CTR_OFFSET_TABLE_13m_ENUM BCM56640_A0_ING_FLEX_CTR_OFFSET_TABLE_13m_ENUM
#define ING_FLEX_CTR_OFFSET_TABLE_14m_ENUM BCM56640_A0_ING_FLEX_CTR_OFFSET_TABLE_14m_ENUM
#define ING_FLEX_CTR_OFFSET_TABLE_15m_ENUM BCM56640_A0_ING_FLEX_CTR_OFFSET_TABLE_15m_ENUM
#define ING_FLEX_CTR_OFFSET_TABLE_2m_ENUM BCM56640_A0_ING_FLEX_CTR_OFFSET_TABLE_2m_ENUM
#define ING_FLEX_CTR_OFFSET_TABLE_3m_ENUM BCM56640_A0_ING_FLEX_CTR_OFFSET_TABLE_3m_ENUM
#define ING_FLEX_CTR_OFFSET_TABLE_4m_ENUM BCM56640_A0_ING_FLEX_CTR_OFFSET_TABLE_4m_ENUM
#define ING_FLEX_CTR_OFFSET_TABLE_5m_ENUM BCM56640_A0_ING_FLEX_CTR_OFFSET_TABLE_5m_ENUM
#define ING_FLEX_CTR_OFFSET_TABLE_6m_ENUM BCM56640_A0_ING_FLEX_CTR_OFFSET_TABLE_6m_ENUM
#define ING_FLEX_CTR_OFFSET_TABLE_7m_ENUM BCM56640_A0_ING_FLEX_CTR_OFFSET_TABLE_7m_ENUM
#define ING_FLEX_CTR_OFFSET_TABLE_8m_ENUM BCM56640_A0_ING_FLEX_CTR_OFFSET_TABLE_8m_ENUM
#define ING_FLEX_CTR_OFFSET_TABLE_9m_ENUM BCM56640_A0_ING_FLEX_CTR_OFFSET_TABLE_9m_ENUM
#define ING_FLEX_CTR_OFFSET_TABLE_CONTROL_0r_ENUM BCM56640_A0_ING_FLEX_CTR_OFFSET_TABLE_CONTROL_0r_ENUM
#define ING_FLEX_CTR_OFFSET_TABLE_CONTROL_1r_ENUM BCM56640_A0_ING_FLEX_CTR_OFFSET_TABLE_CONTROL_1r_ENUM
#define ING_FLEX_CTR_OFFSET_TABLE_CONTROL_10r_ENUM BCM56640_A0_ING_FLEX_CTR_OFFSET_TABLE_CONTROL_10r_ENUM
#define ING_FLEX_CTR_OFFSET_TABLE_CONTROL_11r_ENUM BCM56640_A0_ING_FLEX_CTR_OFFSET_TABLE_CONTROL_11r_ENUM
#define ING_FLEX_CTR_OFFSET_TABLE_CONTROL_12r_ENUM BCM56640_A0_ING_FLEX_CTR_OFFSET_TABLE_CONTROL_12r_ENUM
#define ING_FLEX_CTR_OFFSET_TABLE_CONTROL_13r_ENUM BCM56640_A0_ING_FLEX_CTR_OFFSET_TABLE_CONTROL_13r_ENUM
#define ING_FLEX_CTR_OFFSET_TABLE_CONTROL_14r_ENUM BCM56640_A0_ING_FLEX_CTR_OFFSET_TABLE_CONTROL_14r_ENUM
#define ING_FLEX_CTR_OFFSET_TABLE_CONTROL_15r_ENUM BCM56640_A0_ING_FLEX_CTR_OFFSET_TABLE_CONTROL_15r_ENUM
#define ING_FLEX_CTR_OFFSET_TABLE_CONTROL_2r_ENUM BCM56640_A0_ING_FLEX_CTR_OFFSET_TABLE_CONTROL_2r_ENUM
#define ING_FLEX_CTR_OFFSET_TABLE_CONTROL_3r_ENUM BCM56640_A0_ING_FLEX_CTR_OFFSET_TABLE_CONTROL_3r_ENUM
#define ING_FLEX_CTR_OFFSET_TABLE_CONTROL_4r_ENUM BCM56640_A0_ING_FLEX_CTR_OFFSET_TABLE_CONTROL_4r_ENUM
#define ING_FLEX_CTR_OFFSET_TABLE_CONTROL_5r_ENUM BCM56640_A0_ING_FLEX_CTR_OFFSET_TABLE_CONTROL_5r_ENUM
#define ING_FLEX_CTR_OFFSET_TABLE_CONTROL_6r_ENUM BCM56640_A0_ING_FLEX_CTR_OFFSET_TABLE_CONTROL_6r_ENUM
#define ING_FLEX_CTR_OFFSET_TABLE_CONTROL_7r_ENUM BCM56640_A0_ING_FLEX_CTR_OFFSET_TABLE_CONTROL_7r_ENUM
#define ING_FLEX_CTR_OFFSET_TABLE_CONTROL_8r_ENUM BCM56640_A0_ING_FLEX_CTR_OFFSET_TABLE_CONTROL_8r_ENUM
#define ING_FLEX_CTR_OFFSET_TABLE_CONTROL_9r_ENUM BCM56640_A0_ING_FLEX_CTR_OFFSET_TABLE_CONTROL_9r_ENUM
#define ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_0r_ENUM BCM56640_A0_ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_0r_ENUM
#define ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_1r_ENUM BCM56640_A0_ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_1r_ENUM
#define ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_10r_ENUM BCM56640_A0_ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_10r_ENUM
#define ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_11r_ENUM BCM56640_A0_ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_11r_ENUM
#define ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_12r_ENUM BCM56640_A0_ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_12r_ENUM
#define ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_13r_ENUM BCM56640_A0_ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_13r_ENUM
#define ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_14r_ENUM BCM56640_A0_ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_14r_ENUM
#define ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_15r_ENUM BCM56640_A0_ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_15r_ENUM
#define ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_2r_ENUM BCM56640_A0_ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_2r_ENUM
#define ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_3r_ENUM BCM56640_A0_ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_3r_ENUM
#define ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_4r_ENUM BCM56640_A0_ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_4r_ENUM
#define ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_5r_ENUM BCM56640_A0_ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_5r_ENUM
#define ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_6r_ENUM BCM56640_A0_ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_6r_ENUM
#define ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_7r_ENUM BCM56640_A0_ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_7r_ENUM
#define ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_8r_ENUM BCM56640_A0_ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_8r_ENUM
#define ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_9r_ENUM BCM56640_A0_ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_9r_ENUM
#define ING_FLEX_CTR_PKT_PRI_MAPm_ENUM BCM56640_A0_ING_FLEX_CTR_PKT_PRI_MAPm_ENUM
#define ING_FLEX_CTR_PKT_RES_MAPm_ENUM BCM56640_A0_ING_FLEX_CTR_PKT_RES_MAPm_ENUM
#define ING_FLEX_CTR_PORT_MAPm_ENUM BCM56640_A0_ING_FLEX_CTR_PORT_MAPm_ENUM
#define ING_FLEX_CTR_PRI_CNG_MAPm_ENUM BCM56640_A0_ING_FLEX_CTR_PRI_CNG_MAPm_ENUM
#define ING_FLEX_CTR_TOS_MAPm_ENUM BCM56640_A0_ING_FLEX_CTR_TOS_MAPm_ENUM
#define ING_GTP_CONTROLr_ENUM BCM56640_A0_ING_GTP_CONTROLr_ENUM
#define ING_HBFC_CNM_ETHERTYPEr_ENUM BCM56640_A0_ING_HBFC_CNM_ETHERTYPEr_ENUM
#define ING_HBFC_CNTAG_ETHERTYPEr_ENUM BCM56640_A0_ING_HBFC_CNTAG_ETHERTYPEr_ENUM
#define ING_HIGIG_TRUNK_OVERRIDE_PROFILEm_ENUM BCM56640_A0_ING_HIGIG_TRUNK_OVERRIDE_PROFILEm_ENUM
#define ING_HW_RESET_CONTROL_1r_ENUM BCM56640_A0_ING_HW_RESET_CONTROL_1r_ENUM
#define ING_HW_RESET_CONTROL_2r_ENUM BCM56640_A0_ING_HW_RESET_CONTROL_2r_ENUM
#define ING_ICNM_IDr_ENUM BCM56640_A0_ING_ICNM_IDr_ENUM
#define ING_ICNM_MACDA_LSr_ENUM BCM56640_A0_ING_ICNM_MACDA_LSr_ENUM
#define ING_ICNM_MACDA_MSr_ENUM BCM56640_A0_ING_ICNM_MACDA_MSr_ENUM
#define ING_ICNM_MACSA_LSr_ENUM BCM56640_A0_ING_ICNM_MACSA_LSr_ENUM
#define ING_ICNM_MACSA_MSr_ENUM BCM56640_A0_ING_ICNM_MACSA_MSr_ENUM
#define ING_IPFIX_CONFIGr_ENUM BCM56640_A0_ING_IPFIX_CONFIGr_ENUM
#define ING_IPFIX_CURRENT_TIMEr_ENUM BCM56640_A0_ING_IPFIX_CURRENT_TIMEr_ENUM
#define ING_IPFIX_DBG_CONTROLr_ENUM BCM56640_A0_ING_IPFIX_DBG_CONTROLr_ENUM
#define ING_IPFIX_DSCP_XLATE_TABLEm_ENUM BCM56640_A0_ING_IPFIX_DSCP_XLATE_TABLEm_ENUM
#define ING_IPFIX_EOP_BUFFERm_ENUM BCM56640_A0_ING_IPFIX_EOP_BUFFERm_ENUM
#define ING_IPFIX_EXPORT_FIFOm_ENUM BCM56640_A0_ING_IPFIX_EXPORT_FIFOm_ENUM
#define ING_IPFIX_EXPORT_FIFO_COUNTERr_ENUM BCM56640_A0_ING_IPFIX_EXPORT_FIFO_COUNTERr_ENUM
#define ING_IPFIX_EXPORT_FIFO_READ_PTRr_ENUM BCM56640_A0_ING_IPFIX_EXPORT_FIFO_READ_PTRr_ENUM
#define ING_IPFIX_EXPORT_FIFO_WRITE_PTRr_ENUM BCM56640_A0_ING_IPFIX_EXPORT_FIFO_WRITE_PTRr_ENUM
#define ING_IPFIX_FLOW_RATE_CONTROLr_ENUM BCM56640_A0_ING_IPFIX_FLOW_RATE_CONTROLr_ENUM
#define ING_IPFIX_FLOW_RATE_METER_TABLEm_ENUM BCM56640_A0_ING_IPFIX_FLOW_RATE_METER_TABLEm_ENUM
#define ING_IPFIX_HASH_CONTROLr_ENUM BCM56640_A0_ING_IPFIX_HASH_CONTROLr_ENUM
#define ING_IPFIX_IPV4_MASK_SET_Am_ENUM BCM56640_A0_ING_IPFIX_IPV4_MASK_SET_Am_ENUM
#define ING_IPFIX_IPV4_MASK_SET_Bm_ENUM BCM56640_A0_ING_IPFIX_IPV4_MASK_SET_Bm_ENUM
#define ING_IPFIX_IPV6_MASK_SET_Am_ENUM BCM56640_A0_ING_IPFIX_IPV6_MASK_SET_Am_ENUM
#define ING_IPFIX_IPV6_MASK_SET_Bm_ENUM BCM56640_A0_ING_IPFIX_IPV6_MASK_SET_Bm_ENUM
#define ING_IPFIX_MAXIMUM_IDLE_AGE_SETr_ENUM BCM56640_A0_ING_IPFIX_MAXIMUM_IDLE_AGE_SETr_ENUM
#define ING_IPFIX_MAXIMUM_LIVE_TIME_SETr_ENUM BCM56640_A0_ING_IPFIX_MAXIMUM_LIVE_TIME_SETr_ENUM
#define ING_IPFIX_MINIMUM_LIVE_TIME_SETr_ENUM BCM56640_A0_ING_IPFIX_MINIMUM_LIVE_TIME_SETr_ENUM
#define ING_IPFIX_MIRROR_CONTROL_64r_ENUM BCM56640_A0_ING_IPFIX_MIRROR_CONTROL_64r_ENUM
#define ING_IPFIX_MISSED_BUCKET_FULL_COUNTr_ENUM BCM56640_A0_ING_IPFIX_MISSED_BUCKET_FULL_COUNTr_ENUM
#define ING_IPFIX_MISSED_EXPORT_FULL_COUNTr_ENUM BCM56640_A0_ING_IPFIX_MISSED_EXPORT_FULL_COUNTr_ENUM
#define ING_IPFIX_MISSED_PORT_LIMIT_COUNTr_ENUM BCM56640_A0_ING_IPFIX_MISSED_PORT_LIMIT_COUNTr_ENUM
#define ING_IPFIX_PDA_CONTROLr_ENUM BCM56640_A0_ING_IPFIX_PDA_CONTROLr_ENUM
#define ING_IPFIX_PORT_CONFIGr_ENUM BCM56640_A0_ING_IPFIX_PORT_CONFIGr_ENUM
#define ING_IPFIX_PORT_LIMIT_STATUSr_ENUM BCM56640_A0_ING_IPFIX_PORT_LIMIT_STATUSr_ENUM
#define ING_IPFIX_PORT_RECORD_COUNTr_ENUM BCM56640_A0_ING_IPFIX_PORT_RECORD_COUNTr_ENUM
#define ING_IPFIX_PORT_RECORD_LIMIT_SETr_ENUM BCM56640_A0_ING_IPFIX_PORT_RECORD_LIMIT_SETr_ENUM
#define ING_IPFIX_PORT_SAMPLING_COUNTERr_ENUM BCM56640_A0_ING_IPFIX_PORT_SAMPLING_COUNTERr_ENUM
#define ING_IPFIX_PROFILEm_ENUM BCM56640_A0_ING_IPFIX_PROFILEm_ENUM
#define ING_IPFIX_RAM_CONTROLr_ENUM BCM56640_A0_ING_IPFIX_RAM_CONTROLr_ENUM
#define ING_IPFIX_SAMPLING_LIMIT_SETr_ENUM BCM56640_A0_ING_IPFIX_SAMPLING_LIMIT_SETr_ENUM
#define ING_IPFIX_SER_CONTROLr_ENUM BCM56640_A0_ING_IPFIX_SER_CONTROLr_ENUM
#define ING_IPFIX_SESSION_TABLEm_ENUM BCM56640_A0_ING_IPFIX_SESSION_TABLEm_ENUM
#define ING_L2_TUNNEL_PARSE_CONTROLr_ENUM BCM56640_A0_ING_L2_TUNNEL_PARSE_CONTROLr_ENUM
#define ING_L3_NEXT_HOPm_ENUM BCM56640_A0_ING_L3_NEXT_HOPm_ENUM
#define ING_L3_NEXT_HOP_ATTRIBUTE_1m_ENUM BCM56640_A0_ING_L3_NEXT_HOP_ATTRIBUTE_1m_ENUM
#define ING_L3_NEXT_HOP_ATTRIBUTE_1_INDEXm_ENUM BCM56640_A0_ING_L3_NEXT_HOP_ATTRIBUTE_1_INDEXm_ENUM
#define ING_MIRROR_COS_CONTROLr_ENUM BCM56640_A0_ING_MIRROR_COS_CONTROLr_ENUM
#define ING_MISC_CONFIGr_ENUM BCM56640_A0_ING_MISC_CONFIGr_ENUM
#define ING_MISC_CONFIG2r_ENUM BCM56640_A0_ING_MISC_CONFIG2r_ENUM
#define ING_MISC_PORT_CONFIGr_ENUM BCM56640_A0_ING_MISC_PORT_CONFIGr_ENUM
#define ING_MODMAP_CTRLr_ENUM BCM56640_A0_ING_MODMAP_CTRLr_ENUM
#define ING_MOD_MAP_TABLEm_ENUM BCM56640_A0_ING_MOD_MAP_TABLEm_ENUM
#define ING_MPLS_EXP_MAPPINGm_ENUM BCM56640_A0_ING_MPLS_EXP_MAPPINGm_ENUM
#define ING_MPLS_INNER_TPIDr_ENUM BCM56640_A0_ING_MPLS_INNER_TPIDr_ENUM
#define ING_MPLS_TPIDr_ENUM BCM56640_A0_ING_MPLS_TPIDr_ENUM
#define ING_MPLS_TPID_0r_ENUM BCM56640_A0_ING_MPLS_TPID_0r_ENUM
#define ING_MPLS_TPID_1r_ENUM BCM56640_A0_ING_MPLS_TPID_1r_ENUM
#define ING_MPLS_TPID_2r_ENUM BCM56640_A0_ING_MPLS_TPID_2r_ENUM
#define ING_MPLS_TPID_3r_ENUM BCM56640_A0_ING_MPLS_TPID_3r_ENUM
#define ING_NIV_CONFIGr_ENUM BCM56640_A0_ING_NIV_CONFIGr_ENUM
#define ING_NIV_RX_FRAMES_ERROR_DROPr_ENUM BCM56640_A0_ING_NIV_RX_FRAMES_ERROR_DROPr_ENUM
#define ING_NIV_RX_FRAMES_FORWARDING_DROPr_ENUM BCM56640_A0_ING_NIV_RX_FRAMES_FORWARDING_DROPr_ENUM
#define ING_NIV_RX_FRAMES_VLAN_TAGGEDr_ENUM BCM56640_A0_ING_NIV_RX_FRAMES_VLAN_TAGGEDr_ENUM
#define ING_NLF_PORT_MAPm_ENUM BCM56640_A0_ING_NLF_PORT_MAPm_ENUM
#define ING_OUTER_DOT1P_MAPPING_TABLEm_ENUM BCM56640_A0_ING_OUTER_DOT1P_MAPPING_TABLEm_ENUM
#define ING_OUTER_TPIDr_ENUM BCM56640_A0_ING_OUTER_TPIDr_ENUM
#define ING_OUTER_TPID_0r_ENUM BCM56640_A0_ING_OUTER_TPID_0r_ENUM
#define ING_OUTER_TPID_1r_ENUM BCM56640_A0_ING_OUTER_TPID_1r_ENUM
#define ING_OUTER_TPID_2r_ENUM BCM56640_A0_ING_OUTER_TPID_2r_ENUM
#define ING_OUTER_TPID_3r_ENUM BCM56640_A0_ING_OUTER_TPID_3r_ENUM
#define ING_PHYS_TO_LOGIC_MAPm_ENUM BCM56640_A0_ING_PHYS_TO_LOGIC_MAPm_ENUM
#define ING_PORT_THROTTLE_CFGr_ENUM BCM56640_A0_ING_PORT_THROTTLE_CFGr_ENUM
#define ING_PORT_THROTTLE_ENABLEm_ENUM BCM56640_A0_ING_PORT_THROTTLE_ENABLEm_ENUM
#define ING_PRI_CNG_MAPm_ENUM BCM56640_A0_ING_PRI_CNG_MAPm_ENUM
#define ING_PW_TERM_SEQ_NUMm_ENUM BCM56640_A0_ING_PW_TERM_SEQ_NUMm_ENUM
#define ING_QCN_CNM_ETHERTYPEr_ENUM BCM56640_A0_ING_QCN_CNM_ETHERTYPEr_ENUM
#define ING_QCN_CNTAG_ETHERTYPEr_ENUM BCM56640_A0_ING_QCN_CNTAG_ETHERTYPEr_ENUM
#define ING_Q_BEGINr_ENUM BCM56640_A0_ING_Q_BEGINr_ENUM
#define ING_ROUTED_INT_PRI_MAPPINGm_ENUM BCM56640_A0_ING_ROUTED_INT_PRI_MAPPINGm_ENUM
#define ING_SCTP_CONTROLr_ENUM BCM56640_A0_ING_SCTP_CONTROLr_ENUM
#define ING_SERVICE_PRI_MAPm_ENUM BCM56640_A0_ING_SERVICE_PRI_MAPm_ENUM
#define ING_SER_FIFOm_ENUM BCM56640_A0_ING_SER_FIFOm_ENUM
#define ING_SER_FIFO_CTRLr_ENUM BCM56640_A0_ING_SER_FIFO_CTRLr_ENUM
#define ING_SVM_CONTROLr_ENUM BCM56640_A0_ING_SVM_CONTROLr_ENUM
#define ING_SVM_MACROFLOW_INDEX_TABLE_CONTROLr_ENUM BCM56640_A0_ING_SVM_MACROFLOW_INDEX_TABLE_CONTROLr_ENUM
#define ING_SVM_METER_TABLE_CONTROLr_ENUM BCM56640_A0_ING_SVM_METER_TABLE_CONTROLr_ENUM
#define ING_SVM_METER_TABLE_PDAr_ENUM BCM56640_A0_ING_SVM_METER_TABLE_PDAr_ENUM
#define ING_SVM_OFFSET_TABLE_CONTROLr_ENUM BCM56640_A0_ING_SVM_OFFSET_TABLE_CONTROLr_ENUM
#define ING_SVM_PKT_ATTR_SELECTOR_KEYr_ENUM BCM56640_A0_ING_SVM_PKT_ATTR_SELECTOR_KEYr_ENUM
#define ING_SVM_PKT_ATTR_SELECTOR_KEY_0r_ENUM BCM56640_A0_ING_SVM_PKT_ATTR_SELECTOR_KEY_0r_ENUM
#define ING_SVM_PKT_ATTR_SELECTOR_KEY_1r_ENUM BCM56640_A0_ING_SVM_PKT_ATTR_SELECTOR_KEY_1r_ENUM
#define ING_SVM_PKT_ATTR_SELECTOR_KEY_2r_ENUM BCM56640_A0_ING_SVM_PKT_ATTR_SELECTOR_KEY_2r_ENUM
#define ING_SVM_PKT_ATTR_SELECTOR_KEY_3r_ENUM BCM56640_A0_ING_SVM_PKT_ATTR_SELECTOR_KEY_3r_ENUM
#define ING_SVM_PKT_PRI_MAPm_ENUM BCM56640_A0_ING_SVM_PKT_PRI_MAPm_ENUM
#define ING_SVM_PKT_RES_MAPm_ENUM BCM56640_A0_ING_SVM_PKT_RES_MAPm_ENUM
#define ING_SVM_POLICY_TABLE_CONTROLr_ENUM BCM56640_A0_ING_SVM_POLICY_TABLE_CONTROLr_ENUM
#define ING_SVM_PORT_MAPm_ENUM BCM56640_A0_ING_SVM_PORT_MAPm_ENUM
#define ING_SVM_PRI_CNG_MAPm_ENUM BCM56640_A0_ING_SVM_PRI_CNG_MAPm_ENUM
#define ING_SVM_TOS_MAPm_ENUM BCM56640_A0_ING_SVM_TOS_MAPm_ENUM
#define ING_SYS_RSVD_VIDr_ENUM BCM56640_A0_ING_SYS_RSVD_VIDr_ENUM
#define ING_TRILL_ADJACENCYr_ENUM BCM56640_A0_ING_TRILL_ADJACENCYr_ENUM
#define ING_TRILL_PARSE_CONTROLm_ENUM BCM56640_A0_ING_TRILL_PARSE_CONTROLm_ENUM
#define ING_TRILL_PAYLOAD_PARSE_CONTROLm_ENUM BCM56640_A0_ING_TRILL_PAYLOAD_PARSE_CONTROLm_ENUM
#define ING_TRILL_RX_ACCESS_PORT_TRILL_PKTS_DISCARDEDr_ENUM BCM56640_A0_ING_TRILL_RX_ACCESS_PORT_TRILL_PKTS_DISCARDEDr_ENUM
#define ING_TRILL_RX_NETWORK_PORT_NON_TRILL_PKTS_DISCARDEDr_ENUM BCM56640_A0_ING_TRILL_RX_NETWORK_PORT_NON_TRILL_PKTS_DISCARDEDr_ENUM
#define ING_TRILL_RX_PKTSr_ENUM BCM56640_A0_ING_TRILL_RX_PKTSr_ENUM
#define ING_UNTAGGED_PHBm_ENUM BCM56640_A0_ING_UNTAGGED_PHBm_ENUM
#define ING_VLAN_RANGEm_ENUM BCM56640_A0_ING_VLAN_RANGEm_ENUM
#define ING_VLAN_TAG_ACTION_PROFILEm_ENUM BCM56640_A0_ING_VLAN_TAG_ACTION_PROFILEm_ENUM
#define ING_VOQFC_IDr_ENUM BCM56640_A0_ING_VOQFC_IDr_ENUM
#define ING_VOQFC_MACDA_LSr_ENUM BCM56640_A0_ING_VOQFC_MACDA_LSr_ENUM
#define ING_VOQFC_MACDA_MSr_ENUM BCM56640_A0_ING_VOQFC_MACDA_MSr_ENUM
#define ING_WESP_PROTO_CONTROLr_ENUM BCM56640_A0_ING_WESP_PROTO_CONTROLr_ENUM
#define INITIAL_ING_L3_NEXT_HOPm_ENUM BCM56640_A0_INITIAL_ING_L3_NEXT_HOPm_ENUM
#define INITIAL_L3_ECMPm_ENUM BCM56640_A0_INITIAL_L3_ECMPm_ENUM
#define INITIAL_L3_ECMP_GROUPm_ENUM BCM56640_A0_INITIAL_L3_ECMP_GROUPm_ENUM
#define INITIAL_PROT_GROUP_TABLEm_ENUM BCM56640_A0_INITIAL_PROT_GROUP_TABLEm_ENUM
#define INITIAL_PROT_NHI_TABLEm_ENUM BCM56640_A0_INITIAL_PROT_NHI_TABLEm_ENUM
#define INPUT_PORT_RX_ENABLE_64r_ENUM BCM56640_A0_INPUT_PORT_RX_ENABLE_64r_ENUM
#define INTFI_CFGr_ENUM BCM56640_A0_INTFI_CFGr_ENUM
#define INTFI_OOBFC_MSG_RX_FAILED_CNTr_ENUM BCM56640_A0_INTFI_OOBFC_MSG_RX_FAILED_CNTr_ENUM
#define INTFO_FCN_ENr_ENUM BCM56640_A0_INTFO_FCN_ENr_ENUM
#define INTFO_HW_UPDATE_DISr_ENUM BCM56640_A0_INTFO_HW_UPDATE_DISr_ENUM
#define INTFO_OOBFC_MSG_RX_FAILED_CNTr_ENUM BCM56640_A0_INTFO_OOBFC_MSG_RX_FAILED_CNTr_ENUM
#define INTFO_QCN_SRAM_TMr_ENUM BCM56640_A0_INTFO_QCN_SRAM_TMr_ENUM
#define IP0_INTR_ENABLEr_ENUM BCM56640_A0_IP0_INTR_ENABLEr_ENUM
#define IP0_INTR_STATUSr_ENUM BCM56640_A0_IP0_INTR_STATUSr_ENUM
#define IP2_INTR_ENABLE_2r_ENUM BCM56640_A0_IP2_INTR_ENABLE_2r_ENUM
#define IP2_INTR_STATUS_2r_ENUM BCM56640_A0_IP2_INTR_STATUS_2r_ENUM
#define IPARS_SER_CONTROLr_ENUM BCM56640_A0_IPARS_SER_CONTROLr_ENUM
#define IPFIX_AGE_CONTROLr_ENUM BCM56640_A0_IPFIX_AGE_CONTROLr_ENUM
#define IPV4_IN_IPV6_PREFIX_MATCH_TABLEm_ENUM BCM56640_A0_IPV4_IN_IPV6_PREFIX_MATCH_TABLEm_ENUM
#define IPV6_MIN_FRAG_SIZEr_ENUM BCM56640_A0_IPV6_MIN_FRAG_SIZEr_ENUM
#define IP_TO_AXP_CREDIT_TRANSFERr_ENUM BCM56640_A0_IP_TO_AXP_CREDIT_TRANSFERr_ENUM
#define IP_TO_CMICM_CREDIT_TRANSFERr_ENUM BCM56640_A0_IP_TO_CMICM_CREDIT_TRANSFERr_ENUM
#define IRSEL1_RMEP_PDA_CONTROLr_ENUM BCM56640_A0_IRSEL1_RMEP_PDA_CONTROLr_ENUM
#define IRSEL1_SER_CONTROLr_ENUM BCM56640_A0_IRSEL1_SER_CONTROLr_ENUM
#define IRSEL2_IPMC_PDA_CONTROLr_ENUM BCM56640_A0_IRSEL2_IPMC_PDA_CONTROLr_ENUM
#define IRSEL2_NEXT_HOP_PDA_CONTROLr_ENUM BCM56640_A0_IRSEL2_NEXT_HOP_PDA_CONTROLr_ENUM
#define IRSEL2_SER_CONTROLr_ENUM BCM56640_A0_IRSEL2_SER_CONTROLr_ENUM
#define ISM_HW_RESET_CONTROL_0r_ENUM BCM56640_A0_ISM_HW_RESET_CONTROL_0r_ENUM
#define ISM_HW_RESET_CONTROL_1r_ENUM BCM56640_A0_ISM_HW_RESET_CONTROL_1r_ENUM
#define ISM_INTRr_ENUM BCM56640_A0_ISM_INTRr_ENUM
#define ISM_INTR_MASKr_ENUM BCM56640_A0_ISM_INTR_MASKr_ENUM
#define ISM_SER_FIFOm_ENUM BCM56640_A0_ISM_SER_FIFOm_ENUM
#define ISM_SER_FIFO_CTRLr_ENUM BCM56640_A0_ISM_SER_FIFO_CTRLr_ENUM
#define ISW1_SER_CONTROLr_ENUM BCM56640_A0_ISW1_SER_CONTROLr_ENUM
#define ISW2_SER_CONTROL_0r_ENUM BCM56640_A0_ISW2_SER_CONTROL_0r_ENUM
#define ISW2_SER_CONTROL_1r_ENUM BCM56640_A0_ISW2_SER_CONTROL_1r_ENUM
#define IUNHGIr_ENUM BCM56640_A0_IUNHGIr_ENUM
#define IUNKOPCr_ENUM BCM56640_A0_IUNKOPCr_ENUM
#define IVLAN_SER_CONTROLr_ENUM BCM56640_A0_IVLAN_SER_CONTROLr_ENUM
#define IVXLT_SER_CONTROLr_ENUM BCM56640_A0_IVXLT_SER_CONTROLr_ENUM
#define KNOWN_MCAST_BLOCK_MASKm_ENUM BCM56640_A0_KNOWN_MCAST_BLOCK_MASKm_ENUM
#define L0_COSWEIGHTSr_ENUM BCM56640_A0_L0_COSWEIGHTSr_ENUM
#define L0_WERRCOUNTr_ENUM BCM56640_A0_L0_WERRCOUNTr_ENUM
#define L2GRE_CONTROLr_ENUM BCM56640_A0_L2GRE_CONTROLr_ENUM
#define L2GRE_DEFAULT_SVPr_ENUM BCM56640_A0_L2GRE_DEFAULT_SVPr_ENUM
#define L2MCm_ENUM BCM56640_A0_L2MCm_ENUM
#define L2_BULKm_ENUM BCM56640_A0_L2_BULKm_ENUM
#define L2_BULK_CONTROLr_ENUM BCM56640_A0_L2_BULK_CONTROLr_ENUM
#define L2_BULK_KEY_TYPE_PORT_Ar_ENUM BCM56640_A0_L2_BULK_KEY_TYPE_PORT_Ar_ENUM
#define L2_BULK_KEY_TYPE_PORT_Br_ENUM BCM56640_A0_L2_BULK_KEY_TYPE_PORT_Br_ENUM
#define L2_BULK_MATCH_PORT_Ar_ENUM BCM56640_A0_L2_BULK_MATCH_PORT_Ar_ENUM
#define L2_BULK_MATCH_PORT_Br_ENUM BCM56640_A0_L2_BULK_MATCH_PORT_Br_ENUM
#define L2_BULK_MATCH_VLANS_PORT_Am_ENUM BCM56640_A0_L2_BULK_MATCH_VLANS_PORT_Am_ENUM
#define L2_BULK_MATCH_VLANS_PORT_Bm_ENUM BCM56640_A0_L2_BULK_MATCH_VLANS_PORT_Bm_ENUM
#define L2_ENTRY_1m_ENUM BCM56640_A0_L2_ENTRY_1m_ENUM
#define L2_ENTRY_1_HIT_ONLYm_ENUM BCM56640_A0_L2_ENTRY_1_HIT_ONLYm_ENUM
#define L2_ENTRY_2m_ENUM BCM56640_A0_L2_ENTRY_2m_ENUM
#define L2_ENTRY_2_HIT_ONLYm_ENUM BCM56640_A0_L2_ENTRY_2_HIT_ONLYm_ENUM
#define L2_MOD_FIFOm_ENUM BCM56640_A0_L2_MOD_FIFOm_ENUM
#define L2_MOD_FIFO_CLAIM_AVAILr_ENUM BCM56640_A0_L2_MOD_FIFO_CLAIM_AVAILr_ENUM
#define L2_MOD_FIFO_CNTr_ENUM BCM56640_A0_L2_MOD_FIFO_CNTr_ENUM
#define L2_MOD_FIFO_ENABLEr_ENUM BCM56640_A0_L2_MOD_FIFO_ENABLEr_ENUM
#define L2_MOD_FIFO_MEMORY_CONTROL_0r_ENUM BCM56640_A0_L2_MOD_FIFO_MEMORY_CONTROL_0r_ENUM
#define L2_MOD_FIFO_PARITY_CONTROLr_ENUM BCM56640_A0_L2_MOD_FIFO_PARITY_CONTROLr_ENUM
#define L2_MOD_FIFO_RD_PTRr_ENUM BCM56640_A0_L2_MOD_FIFO_RD_PTRr_ENUM
#define L2_MOD_FIFO_WR_PTRr_ENUM BCM56640_A0_L2_MOD_FIFO_WR_PTRr_ENUM
#define L2_USER_ENTRYm_ENUM BCM56640_A0_L2_USER_ENTRYm_ENUM
#define L2_USER_ENTRY_CAM_BIST_CONFIGr_ENUM BCM56640_A0_L2_USER_ENTRY_CAM_BIST_CONFIGr_ENUM
#define L2_USER_ENTRY_CAM_BIST_DBGCTRLr_ENUM BCM56640_A0_L2_USER_ENTRY_CAM_BIST_DBGCTRLr_ENUM
#define L2_USER_ENTRY_CAM_BIST_DBG_DATAr_ENUM BCM56640_A0_L2_USER_ENTRY_CAM_BIST_DBG_DATAr_ENUM
#define L2_USER_ENTRY_CAM_BIST_STATUSr_ENUM BCM56640_A0_L2_USER_ENTRY_CAM_BIST_STATUSr_ENUM
#define L2_USER_ENTRY_CAM_DBGCTRLr_ENUM BCM56640_A0_L2_USER_ENTRY_CAM_DBGCTRLr_ENUM
#define L2_USER_ENTRY_DATA_DBGCTRLr_ENUM BCM56640_A0_L2_USER_ENTRY_DATA_DBGCTRLr_ENUM
#define L2_USER_ENTRY_DATA_ONLYm_ENUM BCM56640_A0_L2_USER_ENTRY_DATA_ONLYm_ENUM
#define L2_USER_ENTRY_ONLYm_ENUM BCM56640_A0_L2_USER_ENTRY_ONLYm_ENUM
#define L3_DEFIPm_ENUM BCM56640_A0_L3_DEFIPm_ENUM
#define L3_DEFIP_CAM_BIST_CONFIGr_ENUM BCM56640_A0_L3_DEFIP_CAM_BIST_CONFIGr_ENUM
#define L3_DEFIP_CAM_BIST_DBGCTRLr_ENUM BCM56640_A0_L3_DEFIP_CAM_BIST_DBGCTRLr_ENUM
#define L3_DEFIP_CAM_BIST_DBG_DATAr_ENUM BCM56640_A0_L3_DEFIP_CAM_BIST_DBG_DATAr_ENUM
#define L3_DEFIP_CAM_BIST_STATUSr_ENUM BCM56640_A0_L3_DEFIP_CAM_BIST_STATUSr_ENUM
#define L3_DEFIP_CAM_DBGCTRL0r_ENUM BCM56640_A0_L3_DEFIP_CAM_DBGCTRL0r_ENUM
#define L3_DEFIP_CAM_DBGCTRL1r_ENUM BCM56640_A0_L3_DEFIP_CAM_DBGCTRL1r_ENUM
#define L3_DEFIP_CAM_DBGCTRL2r_ENUM BCM56640_A0_L3_DEFIP_CAM_DBGCTRL2r_ENUM
#define L3_DEFIP_CAM_DBGCTRL3r_ENUM BCM56640_A0_L3_DEFIP_CAM_DBGCTRL3r_ENUM
#define L3_DEFIP_CAM_DBGCTRL4r_ENUM BCM56640_A0_L3_DEFIP_CAM_DBGCTRL4r_ENUM
#define L3_DEFIP_CAM_DBGCTRL5r_ENUM BCM56640_A0_L3_DEFIP_CAM_DBGCTRL5r_ENUM
#define L3_DEFIP_CAM_ENABLEr_ENUM BCM56640_A0_L3_DEFIP_CAM_ENABLEr_ENUM
#define L3_DEFIP_DATA_DBGCTRL_0r_ENUM BCM56640_A0_L3_DEFIP_DATA_DBGCTRL_0r_ENUM
#define L3_DEFIP_DATA_DBGCTRL_1r_ENUM BCM56640_A0_L3_DEFIP_DATA_DBGCTRL_1r_ENUM
#define L3_DEFIP_DATA_ONLYm_ENUM BCM56640_A0_L3_DEFIP_DATA_ONLYm_ENUM
#define L3_DEFIP_DATA_PDA_CONTROLr_ENUM BCM56640_A0_L3_DEFIP_DATA_PDA_CONTROLr_ENUM
#define L3_DEFIP_DATA_PDA_CONTROL_0r_ENUM BCM56640_A0_L3_DEFIP_DATA_PDA_CONTROL_0r_ENUM
#define L3_DEFIP_DATA_PDA_CONTROL_1r_ENUM BCM56640_A0_L3_DEFIP_DATA_PDA_CONTROL_1r_ENUM
#define L3_DEFIP_HIT_ONLYm_ENUM BCM56640_A0_L3_DEFIP_HIT_ONLYm_ENUM
#define L3_DEFIP_KEY_SELr_ENUM BCM56640_A0_L3_DEFIP_KEY_SELr_ENUM
#define L3_DEFIP_ONLYm_ENUM BCM56640_A0_L3_DEFIP_ONLYm_ENUM
#define L3_DEFIP_PAIR_128m_ENUM BCM56640_A0_L3_DEFIP_PAIR_128m_ENUM
#define L3_DEFIP_PAIR_128_DATA_ONLYm_ENUM BCM56640_A0_L3_DEFIP_PAIR_128_DATA_ONLYm_ENUM
#define L3_DEFIP_PAIR_128_HIT_ONLYm_ENUM BCM56640_A0_L3_DEFIP_PAIR_128_HIT_ONLYm_ENUM
#define L3_DEFIP_PAIR_128_ONLYm_ENUM BCM56640_A0_L3_DEFIP_PAIR_128_ONLYm_ENUM
#define L3_DEFIP_RPF_CONTROLr_ENUM BCM56640_A0_L3_DEFIP_RPF_CONTROLr_ENUM
#define L3_ECMPm_ENUM BCM56640_A0_L3_ECMPm_ENUM
#define L3_ECMP_COUNTm_ENUM BCM56640_A0_L3_ECMP_COUNTm_ENUM
#define L3_ENTRY_1m_ENUM BCM56640_A0_L3_ENTRY_1m_ENUM
#define L3_ENTRY_1_HIT_ONLYm_ENUM BCM56640_A0_L3_ENTRY_1_HIT_ONLYm_ENUM
#define L3_ENTRY_2m_ENUM BCM56640_A0_L3_ENTRY_2m_ENUM
#define L3_ENTRY_2_HIT_ONLYm_ENUM BCM56640_A0_L3_ENTRY_2_HIT_ONLYm_ENUM
#define L3_ENTRY_4m_ENUM BCM56640_A0_L3_ENTRY_4m_ENUM
#define L3_ENTRY_4_HIT_ONLYm_ENUM BCM56640_A0_L3_ENTRY_4_HIT_ONLYm_ENUM
#define L3_IIFm_ENUM BCM56640_A0_L3_IIFm_ENUM
#define L3_IIF_PDA_CONTROLr_ENUM BCM56640_A0_L3_IIF_PDA_CONTROLr_ENUM
#define L3_IPMCm_ENUM BCM56640_A0_L3_IPMCm_ENUM
#define L3_IPMC_1m_ENUM BCM56640_A0_L3_IPMC_1m_ENUM
#define L3_IPMC_REMAPm_ENUM BCM56640_A0_L3_IPMC_REMAPm_ENUM
#define L3_TUNNELm_ENUM BCM56640_A0_L3_TUNNELm_ENUM
#define L3_TUNNEL_CAM_BIST_CONFIGr_ENUM BCM56640_A0_L3_TUNNEL_CAM_BIST_CONFIGr_ENUM
#define L3_TUNNEL_CAM_BIST_DBG_DATAr_ENUM BCM56640_A0_L3_TUNNEL_CAM_BIST_DBG_DATAr_ENUM
#define L3_TUNNEL_CAM_BIST_STATUSr_ENUM BCM56640_A0_L3_TUNNEL_CAM_BIST_STATUSr_ENUM
#define L3_TUNNEL_CAM_DBGCTRLr_ENUM BCM56640_A0_L3_TUNNEL_CAM_DBGCTRLr_ENUM
#define LAG_FAILOVER_CONFIGr_ENUM BCM56640_A0_LAG_FAILOVER_CONFIGr_ENUM
#define LAG_FAILOVER_RATE_LIMITERr_ENUM BCM56640_A0_LAG_FAILOVER_RATE_LIMITERr_ENUM
#define LAG_FAILOVER_STATUSr_ENUM BCM56640_A0_LAG_FAILOVER_STATUSr_ENUM
#define LEARN_CONTROLr_ENUM BCM56640_A0_LEARN_CONTROLr_ENUM
#define LEARN_FIFO_ECC_CONTROLr_ENUM BCM56640_A0_LEARN_FIFO_ECC_CONTROLr_ENUM
#define LINK_STATUSm_ENUM BCM56640_A0_LINK_STATUSm_ENUM
#define LLS_ACTIVATION_EVENT_SEENr_ENUM BCM56640_A0_LLS_ACTIVATION_EVENT_SEENr_ENUM
#define LLS_ASF_CREDIT_HIGH_THRESHOLD_FOR_PORTS_32_37r_ENUM BCM56640_A0_LLS_ASF_CREDIT_HIGH_THRESHOLD_FOR_PORTS_32_37r_ENUM
#define LLS_ASF_CREDIT_HIGH_THRESHOLD_FOR_PORTS_38_43r_ENUM BCM56640_A0_LLS_ASF_CREDIT_HIGH_THRESHOLD_FOR_PORTS_38_43r_ENUM
#define LLS_ASF_CREDIT_HIGH_THRESHOLD_FOR_PORTS_44_49r_ENUM BCM56640_A0_LLS_ASF_CREDIT_HIGH_THRESHOLD_FOR_PORTS_44_49r_ENUM
#define LLS_ASF_CREDIT_HIGH_THRESHOLD_FOR_PORTS_50_55r_ENUM BCM56640_A0_LLS_ASF_CREDIT_HIGH_THRESHOLD_FOR_PORTS_50_55r_ENUM
#define LLS_ASF_CREDIT_THRESHOLD_FOR_PORTSr_ENUM BCM56640_A0_LLS_ASF_CREDIT_THRESHOLD_FOR_PORTSr_ENUM
#define LLS_ASF_CREDIT_THRESHOLD_FOR_PORTS_15_8r_ENUM BCM56640_A0_LLS_ASF_CREDIT_THRESHOLD_FOR_PORTS_15_8r_ENUM
#define LLS_ASF_CREDIT_THRESHOLD_FOR_PORTS_23_16r_ENUM BCM56640_A0_LLS_ASF_CREDIT_THRESHOLD_FOR_PORTS_23_16r_ENUM
#define LLS_ASF_CREDIT_THRESHOLD_FOR_PORTS_31_24r_ENUM BCM56640_A0_LLS_ASF_CREDIT_THRESHOLD_FOR_PORTS_31_24r_ENUM
#define LLS_ASF_CREDIT_THRESHOLD_FOR_PORTS_39_32r_ENUM BCM56640_A0_LLS_ASF_CREDIT_THRESHOLD_FOR_PORTS_39_32r_ENUM
#define LLS_ASF_CREDIT_THRESHOLD_FOR_PORTS_47_40r_ENUM BCM56640_A0_LLS_ASF_CREDIT_THRESHOLD_FOR_PORTS_47_40r_ENUM
#define LLS_ASF_CREDIT_THRESHOLD_FOR_PORTS_55_48r_ENUM BCM56640_A0_LLS_ASF_CREDIT_THRESHOLD_FOR_PORTS_55_48r_ENUM
#define LLS_ASF_CREDIT_THRESHOLD_FOR_PORTS_63_56r_ENUM BCM56640_A0_LLS_ASF_CREDIT_THRESHOLD_FOR_PORTS_63_56r_ENUM
#define LLS_ASF_CREDIT_THRESHOLD_FOR_PORTS_7_0r_ENUM BCM56640_A0_LLS_ASF_CREDIT_THRESHOLD_FOR_PORTS_7_0r_ENUM
#define LLS_AXP_PORT_56_CFG_WEIGHTr_ENUM BCM56640_A0_LLS_AXP_PORT_56_CFG_WEIGHTr_ENUM
#define LLS_AXP_PORT_57_CFG_WEIGHTr_ENUM BCM56640_A0_LLS_AXP_PORT_57_CFG_WEIGHTr_ENUM
#define LLS_AXP_PORT_58_CFG_WEIGHTr_ENUM BCM56640_A0_LLS_AXP_PORT_58_CFG_WEIGHTr_ENUM
#define LLS_AXP_PORT_61_CFG_WEIGHTr_ENUM BCM56640_A0_LLS_AXP_PORT_61_CFG_WEIGHTr_ENUM
#define LLS_AXP_PORT_62_CFG_WEIGHTr_ENUM BCM56640_A0_LLS_AXP_PORT_62_CFG_WEIGHTr_ENUM
#define LLS_CFG_ERR_BYTE_ADJUSTr_ENUM BCM56640_A0_LLS_CFG_ERR_BYTE_ADJUSTr_ENUM
#define LLS_CONFIG0r_ENUM BCM56640_A0_LLS_CONFIG0r_ENUM
#define LLS_CONFIG_SPAREr_ENUM BCM56640_A0_LLS_CONFIG_SPAREr_ENUM
#define LLS_CONFIG_SP_MIN_PRIORITYr_ENUM BCM56640_A0_LLS_CONFIG_SP_MIN_PRIORITYr_ENUM
#define LLS_DEBUG_ENQ_BLOCK_ON_Lr_ENUM BCM56640_A0_LLS_DEBUG_ENQ_BLOCK_ON_Lr_ENUM
#define LLS_DEBUG_ENQ_BLOCK_ON_L0r_ENUM BCM56640_A0_LLS_DEBUG_ENQ_BLOCK_ON_L0r_ENUM
#define LLS_DEBUG_ENQ_BLOCK_ON_L1r_ENUM BCM56640_A0_LLS_DEBUG_ENQ_BLOCK_ON_L1r_ENUM
#define LLS_DEBUG_ENQ_BLOCK_ON_L2r_ENUM BCM56640_A0_LLS_DEBUG_ENQ_BLOCK_ON_L2r_ENUM
#define LLS_DEBUG_ENQ_BLOCK_ON_PORTr_ENUM BCM56640_A0_LLS_DEBUG_ENQ_BLOCK_ON_PORTr_ENUM
#define LLS_DEBUG_INJECT_ACTIVATIONr_ENUM BCM56640_A0_LLS_DEBUG_INJECT_ACTIVATIONr_ENUM
#define LLS_DEBUG_P_WERR_MAX_SC_RESETr_ENUM BCM56640_A0_LLS_DEBUG_P_WERR_MAX_SC_RESETr_ENUM
#define LLS_DEQUEUE_EVENT_SEENr_ENUM BCM56640_A0_LLS_DEQUEUE_EVENT_SEENr_ENUM
#define LLS_ERROR_VIOLATE_1IN4_TDMr_ENUM BCM56640_A0_LLS_ERROR_VIOLATE_1IN4_TDMr_ENUM
#define LLS_FC_CONFIGr_ENUM BCM56640_A0_LLS_FC_CONFIGr_ENUM
#define LLS_FIXED_DEQ_LENr_ENUM BCM56640_A0_LLS_FIXED_DEQ_LENr_ENUM
#define LLS_INITr_ENUM BCM56640_A0_LLS_INITr_ENUM
#define LLS_L0_CHILD_STATE1m_ENUM BCM56640_A0_LLS_L0_CHILD_STATE1m_ENUM
#define LLS_L0_CHILD_STATE1_ECC_STATUSr_ENUM BCM56640_A0_LLS_L0_CHILD_STATE1_ECC_STATUSr_ENUM
#define LLS_L0_CHILD_WEIGHT_CFGm_ENUM BCM56640_A0_LLS_L0_CHILD_WEIGHT_CFGm_ENUM
#define LLS_L0_CHILD_WEIGHT_CFG_ECC_STATUSr_ENUM BCM56640_A0_LLS_L0_CHILD_WEIGHT_CFG_ECC_STATUSr_ENUM
#define LLS_L0_CHILD_WEIGHT_WORKINGm_ENUM BCM56640_A0_LLS_L0_CHILD_WEIGHT_WORKINGm_ENUM
#define LLS_L0_CHILD_WEIGHT_WORKING_ECC_STATUSr_ENUM BCM56640_A0_LLS_L0_CHILD_WEIGHT_WORKING_ECC_STATUSr_ENUM
#define LLS_L0_CONFIGm_ENUM BCM56640_A0_LLS_L0_CONFIGm_ENUM
#define LLS_L0_CONFIG_ECC_STATUSr_ENUM BCM56640_A0_LLS_L0_CONFIG_ECC_STATUSr_ENUM
#define LLS_L0_ECC_DEBUGr_ENUM BCM56640_A0_LLS_L0_ECC_DEBUGr_ENUM
#define LLS_L0_ECC_ERROR1r_ENUM BCM56640_A0_LLS_L0_ECC_ERROR1r_ENUM
#define LLS_L0_EF_NEXTm_ENUM BCM56640_A0_LLS_L0_EF_NEXTm_ENUM
#define LLS_L0_EF_NEXT_ECC_STATUSr_ENUM BCM56640_A0_LLS_L0_EF_NEXT_ECC_STATUSr_ENUM
#define LLS_L0_ERRORm_ENUM BCM56640_A0_LLS_L0_ERRORm_ENUM
#define LLS_L0_ERROR_ECC_STATUSr_ENUM BCM56640_A0_LLS_L0_ERROR_ECC_STATUSr_ENUM
#define LLS_L0_HEADS_TAILSm_ENUM BCM56640_A0_LLS_L0_HEADS_TAILSm_ENUM
#define LLS_L0_HEADS_TAILS_ECC_STATUSr_ENUM BCM56640_A0_LLS_L0_HEADS_TAILS_ECC_STATUSr_ENUM
#define LLS_L0_MIN_NEXTm_ENUM BCM56640_A0_LLS_L0_MIN_NEXTm_ENUM
#define LLS_L0_MIN_NEXT_ECC_STATUSr_ENUM BCM56640_A0_LLS_L0_MIN_NEXT_ECC_STATUSr_ENUM
#define LLS_L0_PARENTm_ENUM BCM56640_A0_LLS_L0_PARENTm_ENUM
#define LLS_L0_PARENT_ECC_STATUSr_ENUM BCM56640_A0_LLS_L0_PARENT_ECC_STATUSr_ENUM
#define LLS_L0_PARENT_STATEm_ENUM BCM56640_A0_LLS_L0_PARENT_STATEm_ENUM
#define LLS_L0_PARENT_STATE_ECC_STATUSr_ENUM BCM56640_A0_LLS_L0_PARENT_STATE_ECC_STATUSr_ENUM
#define LLS_L0_WERR_MAX_SCm_ENUM BCM56640_A0_LLS_L0_WERR_MAX_SCm_ENUM
#define LLS_L0_WERR_MAX_SC_ECC_STATUSr_ENUM BCM56640_A0_LLS_L0_WERR_MAX_SC_ECC_STATUSr_ENUM
#define LLS_L0_WERR_NEXTm_ENUM BCM56640_A0_LLS_L0_WERR_NEXTm_ENUM
#define LLS_L0_WERR_NEXT_ECC_STATUSr_ENUM BCM56640_A0_LLS_L0_WERR_NEXT_ECC_STATUSr_ENUM
#define LLS_L0_XOFFm_ENUM BCM56640_A0_LLS_L0_XOFFm_ENUM
#define LLS_L1_CHILD_STATE1m_ENUM BCM56640_A0_LLS_L1_CHILD_STATE1m_ENUM
#define LLS_L1_CHILD_STATE1_ECC_STATUSr_ENUM BCM56640_A0_LLS_L1_CHILD_STATE1_ECC_STATUSr_ENUM
#define LLS_L1_CHILD_WEIGHT_CFGm_ENUM BCM56640_A0_LLS_L1_CHILD_WEIGHT_CFGm_ENUM
#define LLS_L1_CHILD_WEIGHT_CFG_ECC_STATUSr_ENUM BCM56640_A0_LLS_L1_CHILD_WEIGHT_CFG_ECC_STATUSr_ENUM
#define LLS_L1_CHILD_WEIGHT_WORKINGm_ENUM BCM56640_A0_LLS_L1_CHILD_WEIGHT_WORKINGm_ENUM
#define LLS_L1_CHILD_WEIGHT_WORKING_ECC_STATUSr_ENUM BCM56640_A0_LLS_L1_CHILD_WEIGHT_WORKING_ECC_STATUSr_ENUM
#define LLS_L1_CONFIGm_ENUM BCM56640_A0_LLS_L1_CONFIGm_ENUM
#define LLS_L1_CONFIG_ECC_STATUSr_ENUM BCM56640_A0_LLS_L1_CONFIG_ECC_STATUSr_ENUM
#define LLS_L1_ECC_DEBUG1r_ENUM BCM56640_A0_LLS_L1_ECC_DEBUG1r_ENUM
#define LLS_L1_ECC_ERROR1r_ENUM BCM56640_A0_LLS_L1_ECC_ERROR1r_ENUM
#define LLS_L1_EF_NEXTm_ENUM BCM56640_A0_LLS_L1_EF_NEXTm_ENUM
#define LLS_L1_EF_NEXT_ECC_STATUSr_ENUM BCM56640_A0_LLS_L1_EF_NEXT_ECC_STATUSr_ENUM
#define LLS_L1_ERRORm_ENUM BCM56640_A0_LLS_L1_ERRORm_ENUM
#define LLS_L1_ERROR_ECC_STATUSr_ENUM BCM56640_A0_LLS_L1_ERROR_ECC_STATUSr_ENUM
#define LLS_L1_HEADS_TAILSm_ENUM BCM56640_A0_LLS_L1_HEADS_TAILSm_ENUM
#define LLS_L1_HEADS_TAILS_ECC_STATUSr_ENUM BCM56640_A0_LLS_L1_HEADS_TAILS_ECC_STATUSr_ENUM
#define LLS_L1_MIN_NEXTm_ENUM BCM56640_A0_LLS_L1_MIN_NEXTm_ENUM
#define LLS_L1_MIN_NEXT_ECC_STATUSr_ENUM BCM56640_A0_LLS_L1_MIN_NEXT_ECC_STATUSr_ENUM
#define LLS_L1_PARENTm_ENUM BCM56640_A0_LLS_L1_PARENTm_ENUM
#define LLS_L1_PARENT_ECC_STATUSr_ENUM BCM56640_A0_LLS_L1_PARENT_ECC_STATUSr_ENUM
#define LLS_L1_PARENT_STATEm_ENUM BCM56640_A0_LLS_L1_PARENT_STATEm_ENUM
#define LLS_L1_PARENT_STATE_ECC_STATUSr_ENUM BCM56640_A0_LLS_L1_PARENT_STATE_ECC_STATUSr_ENUM
#define LLS_L1_WERR_MAX_SCm_ENUM BCM56640_A0_LLS_L1_WERR_MAX_SCm_ENUM
#define LLS_L1_WERR_MAX_SC_ECC_STATUSr_ENUM BCM56640_A0_LLS_L1_WERR_MAX_SC_ECC_STATUSr_ENUM
#define LLS_L1_WERR_NEXTm_ENUM BCM56640_A0_LLS_L1_WERR_NEXTm_ENUM
#define LLS_L1_WERR_NEXT_ECC_STATUSr_ENUM BCM56640_A0_LLS_L1_WERR_NEXT_ECC_STATUSr_ENUM
#define LLS_L1_XOFFm_ENUM BCM56640_A0_LLS_L1_XOFFm_ENUM
#define LLS_L2_CHILD_STATE1m_ENUM BCM56640_A0_LLS_L2_CHILD_STATE1m_ENUM
#define LLS_L2_CHILD_STATE1_ECC_STATUSr_ENUM BCM56640_A0_LLS_L2_CHILD_STATE1_ECC_STATUSr_ENUM
#define LLS_L2_CHILD_WEIGHT_CFGm_ENUM BCM56640_A0_LLS_L2_CHILD_WEIGHT_CFGm_ENUM
#define LLS_L2_CHILD_WEIGHT_CFG_ECC_STATUSr_ENUM BCM56640_A0_LLS_L2_CHILD_WEIGHT_CFG_ECC_STATUSr_ENUM
#define LLS_L2_CHILD_WEIGHT_WORKINGm_ENUM BCM56640_A0_LLS_L2_CHILD_WEIGHT_WORKINGm_ENUM
#define LLS_L2_CHILD_WEIGHT_WORKING_ECC_STATUSr_ENUM BCM56640_A0_LLS_L2_CHILD_WEIGHT_WORKING_ECC_STATUSr_ENUM
#define LLS_L2_ECC_DEBUG1r_ENUM BCM56640_A0_LLS_L2_ECC_DEBUG1r_ENUM
#define LLS_L2_ECC_ERROR1r_ENUM BCM56640_A0_LLS_L2_ECC_ERROR1r_ENUM
#define LLS_L2_EMPTY_STATEm_ENUM BCM56640_A0_LLS_L2_EMPTY_STATEm_ENUM
#define LLS_L2_ERRORm_ENUM BCM56640_A0_LLS_L2_ERRORm_ENUM
#define LLS_L2_ERROR_ECC_STATUSr_ENUM BCM56640_A0_LLS_L2_ERROR_ECC_STATUSr_ENUM
#define LLS_L2_MIN_NEXTm_ENUM BCM56640_A0_LLS_L2_MIN_NEXTm_ENUM
#define LLS_L2_MIN_NEXT_ECC_STATUSr_ENUM BCM56640_A0_LLS_L2_MIN_NEXT_ECC_STATUSr_ENUM
#define LLS_L2_PARENTm_ENUM BCM56640_A0_LLS_L2_PARENTm_ENUM
#define LLS_L2_PARENT_ECC_STATUSr_ENUM BCM56640_A0_LLS_L2_PARENT_ECC_STATUSr_ENUM
#define LLS_L2_WERR_NEXTm_ENUM BCM56640_A0_LLS_L2_WERR_NEXTm_ENUM
#define LLS_L2_WERR_NEXT_ECC_STATUSr_ENUM BCM56640_A0_LLS_L2_WERR_NEXT_ECC_STATUSr_ENUM
#define LLS_L2_XOFFm_ENUM BCM56640_A0_LLS_L2_XOFFm_ENUM
#define LLS_MEM_L0_TM_0r_ENUM BCM56640_A0_LLS_MEM_L0_TM_0r_ENUM
#define LLS_MEM_L0_TM_1r_ENUM BCM56640_A0_LLS_MEM_L0_TM_1r_ENUM
#define LLS_MEM_L0_TM_2r_ENUM BCM56640_A0_LLS_MEM_L0_TM_2r_ENUM
#define LLS_MEM_L0_TM_3r_ENUM BCM56640_A0_LLS_MEM_L0_TM_3r_ENUM
#define LLS_MEM_L0_TM_4r_ENUM BCM56640_A0_LLS_MEM_L0_TM_4r_ENUM
#define LLS_MEM_L0_TM_5r_ENUM BCM56640_A0_LLS_MEM_L0_TM_5r_ENUM
#define LLS_MEM_L0_TM_6r_ENUM BCM56640_A0_LLS_MEM_L0_TM_6r_ENUM
#define LLS_MEM_L0_TM_7r_ENUM BCM56640_A0_LLS_MEM_L0_TM_7r_ENUM
#define LLS_MEM_L0_TM_8r_ENUM BCM56640_A0_LLS_MEM_L0_TM_8r_ENUM
#define LLS_MEM_L0_TM_9r_ENUM BCM56640_A0_LLS_MEM_L0_TM_9r_ENUM
#define LLS_MEM_L1_TM_0r_ENUM BCM56640_A0_LLS_MEM_L1_TM_0r_ENUM
#define LLS_MEM_L1_TM_1r_ENUM BCM56640_A0_LLS_MEM_L1_TM_1r_ENUM
#define LLS_MEM_L1_TM_2r_ENUM BCM56640_A0_LLS_MEM_L1_TM_2r_ENUM
#define LLS_MEM_L1_TM_3r_ENUM BCM56640_A0_LLS_MEM_L1_TM_3r_ENUM
#define LLS_MEM_L1_TM_4r_ENUM BCM56640_A0_LLS_MEM_L1_TM_4r_ENUM
#define LLS_MEM_L1_TM_5r_ENUM BCM56640_A0_LLS_MEM_L1_TM_5r_ENUM
#define LLS_MEM_L1_TM_6r_ENUM BCM56640_A0_LLS_MEM_L1_TM_6r_ENUM
#define LLS_MEM_L1_TM_7r_ENUM BCM56640_A0_LLS_MEM_L1_TM_7r_ENUM
#define LLS_MEM_L1_TM_8r_ENUM BCM56640_A0_LLS_MEM_L1_TM_8r_ENUM
#define LLS_MEM_L1_TM_9r_ENUM BCM56640_A0_LLS_MEM_L1_TM_9r_ENUM
#define LLS_MEM_L2_TM_0r_ENUM BCM56640_A0_LLS_MEM_L2_TM_0r_ENUM
#define LLS_MEM_L2_TM_2r_ENUM BCM56640_A0_LLS_MEM_L2_TM_2r_ENUM
#define LLS_MEM_L2_TM_3r_ENUM BCM56640_A0_LLS_MEM_L2_TM_3r_ENUM
#define LLS_MEM_L2_TM_4r_ENUM BCM56640_A0_LLS_MEM_L2_TM_4r_ENUM
#define LLS_MEM_L2_TM_5r_ENUM BCM56640_A0_LLS_MEM_L2_TM_5r_ENUM
#define LLS_MEM_L2_TM_6r_ENUM BCM56640_A0_LLS_MEM_L2_TM_6r_ENUM
#define LLS_MEM_PORT_TM_0r_ENUM BCM56640_A0_LLS_MEM_PORT_TM_0r_ENUM
#define LLS_MEM_PORT_TM_1r_ENUM BCM56640_A0_LLS_MEM_PORT_TM_1r_ENUM
#define LLS_PKT_ACC_CONFIG1r_ENUM BCM56640_A0_LLS_PKT_ACC_CONFIG1r_ENUM
#define LLS_PKT_ACC_CONFIG2r_ENUM BCM56640_A0_LLS_PKT_ACC_CONFIG2r_ENUM
#define LLS_PORT_0_CREDITr_ENUM BCM56640_A0_LLS_PORT_0_CREDITr_ENUM
#define LLS_PORT_10_CREDITr_ENUM BCM56640_A0_LLS_PORT_10_CREDITr_ENUM
#define LLS_PORT_11_CREDITr_ENUM BCM56640_A0_LLS_PORT_11_CREDITr_ENUM
#define LLS_PORT_12_CREDITr_ENUM BCM56640_A0_LLS_PORT_12_CREDITr_ENUM
#define LLS_PORT_13_CREDITr_ENUM BCM56640_A0_LLS_PORT_13_CREDITr_ENUM
#define LLS_PORT_14_CREDITr_ENUM BCM56640_A0_LLS_PORT_14_CREDITr_ENUM
#define LLS_PORT_15_CREDITr_ENUM BCM56640_A0_LLS_PORT_15_CREDITr_ENUM
#define LLS_PORT_16_CREDITr_ENUM BCM56640_A0_LLS_PORT_16_CREDITr_ENUM
#define LLS_PORT_17_CREDITr_ENUM BCM56640_A0_LLS_PORT_17_CREDITr_ENUM
#define LLS_PORT_18_CREDITr_ENUM BCM56640_A0_LLS_PORT_18_CREDITr_ENUM
#define LLS_PORT_19_CREDITr_ENUM BCM56640_A0_LLS_PORT_19_CREDITr_ENUM
#define LLS_PORT_1_CREDITr_ENUM BCM56640_A0_LLS_PORT_1_CREDITr_ENUM
#define LLS_PORT_20_CREDITr_ENUM BCM56640_A0_LLS_PORT_20_CREDITr_ENUM
#define LLS_PORT_21_CREDITr_ENUM BCM56640_A0_LLS_PORT_21_CREDITr_ENUM
#define LLS_PORT_22_CREDITr_ENUM BCM56640_A0_LLS_PORT_22_CREDITr_ENUM
#define LLS_PORT_23_CREDITr_ENUM BCM56640_A0_LLS_PORT_23_CREDITr_ENUM
#define LLS_PORT_24_CREDITr_ENUM BCM56640_A0_LLS_PORT_24_CREDITr_ENUM
#define LLS_PORT_25_CREDITr_ENUM BCM56640_A0_LLS_PORT_25_CREDITr_ENUM
#define LLS_PORT_26_CREDITr_ENUM BCM56640_A0_LLS_PORT_26_CREDITr_ENUM
#define LLS_PORT_27_CREDITr_ENUM BCM56640_A0_LLS_PORT_27_CREDITr_ENUM
#define LLS_PORT_28_CREDITr_ENUM BCM56640_A0_LLS_PORT_28_CREDITr_ENUM
#define LLS_PORT_29_CREDITr_ENUM BCM56640_A0_LLS_PORT_29_CREDITr_ENUM
#define LLS_PORT_2_CREDITr_ENUM BCM56640_A0_LLS_PORT_2_CREDITr_ENUM
#define LLS_PORT_30_CREDITr_ENUM BCM56640_A0_LLS_PORT_30_CREDITr_ENUM
#define LLS_PORT_31_CREDITr_ENUM BCM56640_A0_LLS_PORT_31_CREDITr_ENUM
#define LLS_PORT_32_CREDITr_ENUM BCM56640_A0_LLS_PORT_32_CREDITr_ENUM
#define LLS_PORT_33_CREDITr_ENUM BCM56640_A0_LLS_PORT_33_CREDITr_ENUM
#define LLS_PORT_34_CREDITr_ENUM BCM56640_A0_LLS_PORT_34_CREDITr_ENUM
#define LLS_PORT_35_CREDITr_ENUM BCM56640_A0_LLS_PORT_35_CREDITr_ENUM
#define LLS_PORT_36_CREDITr_ENUM BCM56640_A0_LLS_PORT_36_CREDITr_ENUM
#define LLS_PORT_37_CREDITr_ENUM BCM56640_A0_LLS_PORT_37_CREDITr_ENUM
#define LLS_PORT_38_CREDITr_ENUM BCM56640_A0_LLS_PORT_38_CREDITr_ENUM
#define LLS_PORT_39_CREDITr_ENUM BCM56640_A0_LLS_PORT_39_CREDITr_ENUM
#define LLS_PORT_3_CREDITr_ENUM BCM56640_A0_LLS_PORT_3_CREDITr_ENUM
#define LLS_PORT_40_CREDITr_ENUM BCM56640_A0_LLS_PORT_40_CREDITr_ENUM
#define LLS_PORT_41_CREDITr_ENUM BCM56640_A0_LLS_PORT_41_CREDITr_ENUM
#define LLS_PORT_42_CREDITr_ENUM BCM56640_A0_LLS_PORT_42_CREDITr_ENUM
#define LLS_PORT_43_CREDITr_ENUM BCM56640_A0_LLS_PORT_43_CREDITr_ENUM
#define LLS_PORT_44_CREDITr_ENUM BCM56640_A0_LLS_PORT_44_CREDITr_ENUM
#define LLS_PORT_45_CREDITr_ENUM BCM56640_A0_LLS_PORT_45_CREDITr_ENUM
#define LLS_PORT_46_CREDITr_ENUM BCM56640_A0_LLS_PORT_46_CREDITr_ENUM
#define LLS_PORT_47_CREDITr_ENUM BCM56640_A0_LLS_PORT_47_CREDITr_ENUM
#define LLS_PORT_48_CREDITr_ENUM BCM56640_A0_LLS_PORT_48_CREDITr_ENUM
#define LLS_PORT_49_CREDITr_ENUM BCM56640_A0_LLS_PORT_49_CREDITr_ENUM
#define LLS_PORT_4_CREDITr_ENUM BCM56640_A0_LLS_PORT_4_CREDITr_ENUM
#define LLS_PORT_50_CREDITr_ENUM BCM56640_A0_LLS_PORT_50_CREDITr_ENUM
#define LLS_PORT_51_CREDITr_ENUM BCM56640_A0_LLS_PORT_51_CREDITr_ENUM
#define LLS_PORT_52_CREDITr_ENUM BCM56640_A0_LLS_PORT_52_CREDITr_ENUM
#define LLS_PORT_53_CREDITr_ENUM BCM56640_A0_LLS_PORT_53_CREDITr_ENUM
#define LLS_PORT_54_CREDITr_ENUM BCM56640_A0_LLS_PORT_54_CREDITr_ENUM
#define LLS_PORT_55_CREDITr_ENUM BCM56640_A0_LLS_PORT_55_CREDITr_ENUM
#define LLS_PORT_56_CREDITr_ENUM BCM56640_A0_LLS_PORT_56_CREDITr_ENUM
#define LLS_PORT_57_CREDITr_ENUM BCM56640_A0_LLS_PORT_57_CREDITr_ENUM
#define LLS_PORT_58_CREDITr_ENUM BCM56640_A0_LLS_PORT_58_CREDITr_ENUM
#define LLS_PORT_59_CREDITr_ENUM BCM56640_A0_LLS_PORT_59_CREDITr_ENUM
#define LLS_PORT_5_CREDITr_ENUM BCM56640_A0_LLS_PORT_5_CREDITr_ENUM
#define LLS_PORT_60_CREDITr_ENUM BCM56640_A0_LLS_PORT_60_CREDITr_ENUM
#define LLS_PORT_61_CREDITr_ENUM BCM56640_A0_LLS_PORT_61_CREDITr_ENUM
#define LLS_PORT_62_CREDITr_ENUM BCM56640_A0_LLS_PORT_62_CREDITr_ENUM
#define LLS_PORT_6_CREDITr_ENUM BCM56640_A0_LLS_PORT_6_CREDITr_ENUM
#define LLS_PORT_7_CREDITr_ENUM BCM56640_A0_LLS_PORT_7_CREDITr_ENUM
#define LLS_PORT_8_CREDITr_ENUM BCM56640_A0_LLS_PORT_8_CREDITr_ENUM
#define LLS_PORT_9_CREDITr_ENUM BCM56640_A0_LLS_PORT_9_CREDITr_ENUM
#define LLS_PORT_CONFIGm_ENUM BCM56640_A0_LLS_PORT_CONFIGm_ENUM
#define LLS_PORT_CREDITr_ENUM BCM56640_A0_LLS_PORT_CREDITr_ENUM
#define LLS_PORT_ECC_DEBUGr_ENUM BCM56640_A0_LLS_PORT_ECC_DEBUGr_ENUM
#define LLS_PORT_ECC_ERRORr_ENUM BCM56640_A0_LLS_PORT_ECC_ERRORr_ENUM
#define LLS_PORT_ERRORm_ENUM BCM56640_A0_LLS_PORT_ERRORm_ENUM
#define LLS_PORT_HEADSm_ENUM BCM56640_A0_LLS_PORT_HEADSm_ENUM
#define LLS_PORT_PARENT_STATEm_ENUM BCM56640_A0_LLS_PORT_PARENT_STATEm_ENUM
#define LLS_PORT_TAILSm_ENUM BCM56640_A0_LLS_PORT_TAILSm_ENUM
#define LLS_PORT_TDMm_ENUM BCM56640_A0_LLS_PORT_TDMm_ENUM
#define LLS_PORT_TDM_ECC_STATUSr_ENUM BCM56640_A0_LLS_PORT_TDM_ECC_STATUSr_ENUM
#define LLS_PORT_WERR_MAX_SCm_ENUM BCM56640_A0_LLS_PORT_WERR_MAX_SCm_ENUM
#define LLS_PORT_WERR_MAX_SC_ECC_STATUSr_ENUM BCM56640_A0_LLS_PORT_WERR_MAX_SC_ECC_STATUSr_ENUM
#define LLS_SOFT_RESETr_ENUM BCM56640_A0_LLS_SOFT_RESETr_ENUM
#define LLS_TDM_AXP_SCHEDULINGr_ENUM BCM56640_A0_LLS_TDM_AXP_SCHEDULINGr_ENUM
#define LLS_TDM_CAL_CFGr_ENUM BCM56640_A0_LLS_TDM_CAL_CFGr_ENUM
#define LLS_TDM_CAL_CFG_SWITCHr_ENUM BCM56640_A0_LLS_TDM_CAL_CFG_SWITCHr_ENUM
#define LLS_TDM_OPPORTUNISTIC_SPACINGr_ENUM BCM56640_A0_LLS_TDM_OPPORTUNISTIC_SPACINGr_ENUM
#define LLS_TDM_STATUSr_ENUM BCM56640_A0_LLS_TDM_STATUSr_ENUM
#define LMEPm_ENUM BCM56640_A0_LMEPm_ENUM
#define LMEP_COMMONr_ENUM BCM56640_A0_LMEP_COMMONr_ENUM
#define LMEP_DAm_ENUM BCM56640_A0_LMEP_DAm_ENUM
#define LMEP_DA_PDA_CONTROLr_ENUM BCM56640_A0_LMEP_DA_PDA_CONTROLr_ENUM
#define LMEP_PDA_CONTROLr_ENUM BCM56640_A0_LMEP_PDA_CONTROLr_ENUM
#define LOCAL_SW_DISABLE_CTRLr_ENUM BCM56640_A0_LOCAL_SW_DISABLE_CTRLr_ENUM
#define LOCAL_SW_DISABLE_DEFAULT_PBMm_ENUM BCM56640_A0_LOCAL_SW_DISABLE_DEFAULT_PBMm_ENUM
#define LOCAL_SW_DISABLE_DEFAULT_PBM_MIRRm_ENUM BCM56640_A0_LOCAL_SW_DISABLE_DEFAULT_PBM_MIRRm_ENUM
#define LPM_MEMORY_DBGCTRLr_ENUM BCM56640_A0_LPM_MEMORY_DBGCTRLr_ENUM
#define LPORT_TABm_ENUM BCM56640_A0_LPORT_TABm_ENUM
#define MAC_BLOCKm_ENUM BCM56640_A0_MAC_BLOCKm_ENUM
#define MAC_LIMIT_MEMORY_CONTROL_0r_ENUM BCM56640_A0_MAC_LIMIT_MEMORY_CONTROL_0r_ENUM
#define MAC_LIMIT_MEMORY_CONTROL_1r_ENUM BCM56640_A0_MAC_LIMIT_MEMORY_CONTROL_1r_ENUM
#define MAC_LIMIT_MEMORY_CONTROL_2r_ENUM BCM56640_A0_MAC_LIMIT_MEMORY_CONTROL_2r_ENUM
#define MAC_LIMIT_MEMORY_CONTROL_3r_ENUM BCM56640_A0_MAC_LIMIT_MEMORY_CONTROL_3r_ENUM
#define MAC_LIMIT_PARITY_CONTROLr_ENUM BCM56640_A0_MAC_LIMIT_PARITY_CONTROLr_ENUM
#define MAC_RSV_MASKr_ENUM BCM56640_A0_MAC_RSV_MASKr_ENUM
#define MAID_REDUCTIONm_ENUM BCM56640_A0_MAID_REDUCTIONm_ENUM
#define MA_INDEXm_ENUM BCM56640_A0_MA_INDEXm_ENUM
#define MA_STATEm_ENUM BCM56640_A0_MA_STATEm_ENUM
#define MB_MEMDEBUGr_ENUM BCM56640_A0_MB_MEMDEBUGr_ENUM
#define MCFIFOMEMDEBUGr_ENUM BCM56640_A0_MCFIFOMEMDEBUGr_ENUM
#define MCFIFO_CONFIGr_ENUM BCM56640_A0_MCFIFO_CONFIGr_ENUM
#define MCQ_CONFIGr_ENUM BCM56640_A0_MCQ_CONFIGr_ENUM
#define MCQ_FIFO_BASE_REGr_ENUM BCM56640_A0_MCQ_FIFO_BASE_REGr_ENUM
#define MCQ_FIFO_BASE_REG_32_35r_ENUM BCM56640_A0_MCQ_FIFO_BASE_REG_32_35r_ENUM
#define MCQ_FIFO_BASE_REG_36_39r_ENUM BCM56640_A0_MCQ_FIFO_BASE_REG_36_39r_ENUM
#define MCQ_FIFO_BASE_REG_48_55r_ENUM BCM56640_A0_MCQ_FIFO_BASE_REG_48_55r_ENUM
#define MCQ_FIFO_BASE_REG_56r_ENUM BCM56640_A0_MCQ_FIFO_BASE_REG_56r_ENUM
#define MCQ_FIFO_BASE_REG_CPUr_ENUM BCM56640_A0_MCQ_FIFO_BASE_REG_CPUr_ENUM
#define MCQ_FIFO_BASE_REG_PASSTHRUr_ENUM BCM56640_A0_MCQ_FIFO_BASE_REG_PASSTHRUr_ENUM
#define MCQ_IPMC_FAST_FLUSHr_ENUM BCM56640_A0_MCQ_IPMC_FAST_FLUSHr_ENUM
#define MCQ_MCFIFOERRPORTBMr_ENUM BCM56640_A0_MCQ_MCFIFOERRPORTBMr_ENUM
#define MCQ_MCFIFOERRPTRr_ENUM BCM56640_A0_MCQ_MCFIFOERRPTRr_ENUM
#define MCQ_REPLHEADERRPTRr_ENUM BCM56640_A0_MCQ_REPLHEADERRPTRr_ENUM
#define MC_CONTROL_1r_ENUM BCM56640_A0_MC_CONTROL_1r_ENUM
#define MC_CONTROL_2r_ENUM BCM56640_A0_MC_CONTROL_2r_ENUM
#define MC_CONTROL_3r_ENUM BCM56640_A0_MC_CONTROL_3r_ENUM
#define MC_CONTROL_4r_ENUM BCM56640_A0_MC_CONTROL_4r_ENUM
#define MEMORY_TM_0r_ENUM BCM56640_A0_MEMORY_TM_0r_ENUM
#define MEMORY_TM_1r_ENUM BCM56640_A0_MEMORY_TM_1r_ENUM
#define MEM_FAIL_INT_CTRr_ENUM BCM56640_A0_MEM_FAIL_INT_CTRr_ENUM
#define MEM_FAIL_INT_EN_64r_ENUM BCM56640_A0_MEM_FAIL_INT_EN_64r_ENUM
#define MEM_FAIL_INT_STAT_64r_ENUM BCM56640_A0_MEM_FAIL_INT_STAT_64r_ENUM
#define MIM_DEFAULT_NETWORK_SVPr_ENUM BCM56640_A0_MIM_DEFAULT_NETWORK_SVPr_ENUM
#define MIM_ETHERTYPEr_ENUM BCM56640_A0_MIM_ETHERTYPEr_ENUM
#define MIRROR_CONTROLm_ENUM BCM56640_A0_MIRROR_CONTROLm_ENUM
#define MIRROR_SELECTr_ENUM BCM56640_A0_MIRROR_SELECTr_ENUM
#define MISCCONFIGr_ENUM BCM56640_A0_MISCCONFIGr_ENUM
#define MMRP_CONTROL_1r_ENUM BCM56640_A0_MMRP_CONTROL_1r_ENUM
#define MMRP_CONTROL_2r_ENUM BCM56640_A0_MMRP_CONTROL_2r_ENUM
#define MMU_AGING_CTRm_ENUM BCM56640_A0_MMU_AGING_CTRm_ENUM
#define MMU_AGING_EXPm_ENUM BCM56640_A0_MMU_AGING_EXPm_ENUM
#define MMU_CBPDATA0m_ENUM BCM56640_A0_MMU_CBPDATA0m_ENUM
#define MMU_CBPDATA1m_ENUM BCM56640_A0_MMU_CBPDATA1m_ENUM
#define MMU_CBPDATA10m_ENUM BCM56640_A0_MMU_CBPDATA10m_ENUM
#define MMU_CBPDATA11m_ENUM BCM56640_A0_MMU_CBPDATA11m_ENUM
#define MMU_CBPDATA12m_ENUM BCM56640_A0_MMU_CBPDATA12m_ENUM
#define MMU_CBPDATA13m_ENUM BCM56640_A0_MMU_CBPDATA13m_ENUM
#define MMU_CBPDATA14m_ENUM BCM56640_A0_MMU_CBPDATA14m_ENUM
#define MMU_CBPDATA15m_ENUM BCM56640_A0_MMU_CBPDATA15m_ENUM
#define MMU_CBPDATA16m_ENUM BCM56640_A0_MMU_CBPDATA16m_ENUM
#define MMU_CBPDATA17m_ENUM BCM56640_A0_MMU_CBPDATA17m_ENUM
#define MMU_CBPDATA18m_ENUM BCM56640_A0_MMU_CBPDATA18m_ENUM
#define MMU_CBPDATA19m_ENUM BCM56640_A0_MMU_CBPDATA19m_ENUM
#define MMU_CBPDATA2m_ENUM BCM56640_A0_MMU_CBPDATA2m_ENUM
#define MMU_CBPDATA20m_ENUM BCM56640_A0_MMU_CBPDATA20m_ENUM
#define MMU_CBPDATA21m_ENUM BCM56640_A0_MMU_CBPDATA21m_ENUM
#define MMU_CBPDATA22m_ENUM BCM56640_A0_MMU_CBPDATA22m_ENUM
#define MMU_CBPDATA23m_ENUM BCM56640_A0_MMU_CBPDATA23m_ENUM
#define MMU_CBPDATA24m_ENUM BCM56640_A0_MMU_CBPDATA24m_ENUM
#define MMU_CBPDATA25m_ENUM BCM56640_A0_MMU_CBPDATA25m_ENUM
#define MMU_CBPDATA26m_ENUM BCM56640_A0_MMU_CBPDATA26m_ENUM
#define MMU_CBPDATA27m_ENUM BCM56640_A0_MMU_CBPDATA27m_ENUM
#define MMU_CBPDATA28m_ENUM BCM56640_A0_MMU_CBPDATA28m_ENUM
#define MMU_CBPDATA29m_ENUM BCM56640_A0_MMU_CBPDATA29m_ENUM
#define MMU_CBPDATA3m_ENUM BCM56640_A0_MMU_CBPDATA3m_ENUM
#define MMU_CBPDATA30m_ENUM BCM56640_A0_MMU_CBPDATA30m_ENUM
#define MMU_CBPDATA31m_ENUM BCM56640_A0_MMU_CBPDATA31m_ENUM
#define MMU_CBPDATA32m_ENUM BCM56640_A0_MMU_CBPDATA32m_ENUM
#define MMU_CBPDATA33m_ENUM BCM56640_A0_MMU_CBPDATA33m_ENUM
#define MMU_CBPDATA34m_ENUM BCM56640_A0_MMU_CBPDATA34m_ENUM
#define MMU_CBPDATA35m_ENUM BCM56640_A0_MMU_CBPDATA35m_ENUM
#define MMU_CBPDATA36m_ENUM BCM56640_A0_MMU_CBPDATA36m_ENUM
#define MMU_CBPDATA37m_ENUM BCM56640_A0_MMU_CBPDATA37m_ENUM
#define MMU_CBPDATA38m_ENUM BCM56640_A0_MMU_CBPDATA38m_ENUM
#define MMU_CBPDATA39m_ENUM BCM56640_A0_MMU_CBPDATA39m_ENUM
#define MMU_CBPDATA4m_ENUM BCM56640_A0_MMU_CBPDATA4m_ENUM
#define MMU_CBPDATA40m_ENUM BCM56640_A0_MMU_CBPDATA40m_ENUM
#define MMU_CBPDATA41m_ENUM BCM56640_A0_MMU_CBPDATA41m_ENUM
#define MMU_CBPDATA42m_ENUM BCM56640_A0_MMU_CBPDATA42m_ENUM
#define MMU_CBPDATA43m_ENUM BCM56640_A0_MMU_CBPDATA43m_ENUM
#define MMU_CBPDATA44m_ENUM BCM56640_A0_MMU_CBPDATA44m_ENUM
#define MMU_CBPDATA45m_ENUM BCM56640_A0_MMU_CBPDATA45m_ENUM
#define MMU_CBPDATA46m_ENUM BCM56640_A0_MMU_CBPDATA46m_ENUM
#define MMU_CBPDATA47m_ENUM BCM56640_A0_MMU_CBPDATA47m_ENUM
#define MMU_CBPDATA48m_ENUM BCM56640_A0_MMU_CBPDATA48m_ENUM
#define MMU_CBPDATA49m_ENUM BCM56640_A0_MMU_CBPDATA49m_ENUM
#define MMU_CBPDATA5m_ENUM BCM56640_A0_MMU_CBPDATA5m_ENUM
#define MMU_CBPDATA50m_ENUM BCM56640_A0_MMU_CBPDATA50m_ENUM
#define MMU_CBPDATA51m_ENUM BCM56640_A0_MMU_CBPDATA51m_ENUM
#define MMU_CBPDATA6m_ENUM BCM56640_A0_MMU_CBPDATA6m_ENUM
#define MMU_CBPDATA7m_ENUM BCM56640_A0_MMU_CBPDATA7m_ENUM
#define MMU_CBPDATA8m_ENUM BCM56640_A0_MMU_CBPDATA8m_ENUM
#define MMU_CBPDATA9m_ENUM BCM56640_A0_MMU_CBPDATA9m_ENUM
#define MMU_CCP_MEMm_ENUM BCM56640_A0_MMU_CCP_MEMm_ENUM
#define MMU_CELLLINKm_ENUM BCM56640_A0_MMU_CELLLINKm_ENUM
#define MMU_CFAP_BANK0m_ENUM BCM56640_A0_MMU_CFAP_BANK0m_ENUM
#define MMU_CFAP_BANK1m_ENUM BCM56640_A0_MMU_CFAP_BANK1m_ENUM
#define MMU_CFAP_BANK10m_ENUM BCM56640_A0_MMU_CFAP_BANK10m_ENUM
#define MMU_CFAP_BANK11m_ENUM BCM56640_A0_MMU_CFAP_BANK11m_ENUM
#define MMU_CFAP_BANK12m_ENUM BCM56640_A0_MMU_CFAP_BANK12m_ENUM
#define MMU_CFAP_BANK13m_ENUM BCM56640_A0_MMU_CFAP_BANK13m_ENUM
#define MMU_CFAP_BANK14m_ENUM BCM56640_A0_MMU_CFAP_BANK14m_ENUM
#define MMU_CFAP_BANK15m_ENUM BCM56640_A0_MMU_CFAP_BANK15m_ENUM
#define MMU_CFAP_BANK2m_ENUM BCM56640_A0_MMU_CFAP_BANK2m_ENUM
#define MMU_CFAP_BANK3m_ENUM BCM56640_A0_MMU_CFAP_BANK3m_ENUM
#define MMU_CFAP_BANK4m_ENUM BCM56640_A0_MMU_CFAP_BANK4m_ENUM
#define MMU_CFAP_BANK5m_ENUM BCM56640_A0_MMU_CFAP_BANK5m_ENUM
#define MMU_CFAP_BANK6m_ENUM BCM56640_A0_MMU_CFAP_BANK6m_ENUM
#define MMU_CFAP_BANK7m_ENUM BCM56640_A0_MMU_CFAP_BANK7m_ENUM
#define MMU_CFAP_BANK8m_ENUM BCM56640_A0_MMU_CFAP_BANK8m_ENUM
#define MMU_CFAP_BANK9m_ENUM BCM56640_A0_MMU_CFAP_BANK9m_ENUM
#define MMU_CFG_HSP_CONFIGr_ENUM BCM56640_A0_MMU_CFG_HSP_CONFIGr_ENUM
#define MMU_CHFC_SYSPORT_MAPPINGm_ENUM BCM56640_A0_MMU_CHFC_SYSPORT_MAPPINGm_ENUM
#define MMU_CNM_FORCE_GENr_ENUM BCM56640_A0_MMU_CNM_FORCE_GENr_ENUM
#define MMU_CTR_COLOR_DROP_MEMm_ENUM BCM56640_A0_MMU_CTR_COLOR_DROP_MEMm_ENUM
#define MMU_CTR_MC_DROP_MEMm_ENUM BCM56640_A0_MMU_CTR_MC_DROP_MEMm_ENUM
#define MMU_CTR_PARITY_ERRr_ENUM BCM56640_A0_MMU_CTR_PARITY_ERRr_ENUM
#define MMU_CTR_UC_DROP_MEMm_ENUM BCM56640_A0_MMU_CTR_UC_DROP_MEMm_ENUM
#define MMU_CELLCHK0m_ENUM BCM56640_A0_MMU_CELLCHK0m_ENUM
#define MMU_CELLCHK1m_ENUM BCM56640_A0_MMU_CELLCHK1m_ENUM
#define MMU_DEQ_RDE_DESCP_MEMm_ENUM BCM56640_A0_MMU_DEQ_RDE_DESCP_MEMm_ENUM
#define MMU_INTFI_BASE_INDEX_TBLm_ENUM BCM56640_A0_MMU_INTFI_BASE_INDEX_TBLm_ENUM
#define MMU_INTFI_FC_MAP_TBL0m_ENUM BCM56640_A0_MMU_INTFI_FC_MAP_TBL0m_ENUM
#define MMU_INTFI_FC_MAP_TBL1m_ENUM BCM56640_A0_MMU_INTFI_FC_MAP_TBL1m_ENUM
#define MMU_INTFI_FC_MAP_TBL2m_ENUM BCM56640_A0_MMU_INTFI_FC_MAP_TBL2m_ENUM
#define MMU_INTFI_FC_ST_TBL0m_ENUM BCM56640_A0_MMU_INTFI_FC_ST_TBL0m_ENUM
#define MMU_INTFI_FC_ST_TBL1m_ENUM BCM56640_A0_MMU_INTFI_FC_ST_TBL1m_ENUM
#define MMU_INTFI_FC_ST_TBL2m_ENUM BCM56640_A0_MMU_INTFI_FC_ST_TBL2m_ENUM
#define MMU_INTFI_MERGE_ST_TBLm_ENUM BCM56640_A0_MMU_INTFI_MERGE_ST_TBLm_ENUM
#define MMU_INTFI_OFFSET_MAP_TBLm_ENUM BCM56640_A0_MMU_INTFI_OFFSET_MAP_TBLm_ENUM
#define MMU_INTFI_PFC_ST_TBLm_ENUM BCM56640_A0_MMU_INTFI_PFC_ST_TBLm_ENUM
#define MMU_INTFI_ST_TRANS_TBLm_ENUM BCM56640_A0_MMU_INTFI_ST_TRANS_TBLm_ENUM
#define MMU_INTFO_CONGST_STr_ENUM BCM56640_A0_MMU_INTFO_CONGST_STr_ENUM
#define MMU_INTFO_QCN_CNM_RVD_TBLm_ENUM BCM56640_A0_MMU_INTFO_QCN_CNM_RVD_TBLm_ENUM
#define MMU_INTFO_QCN_CNM_TIMER_TBLm_ENUM BCM56640_A0_MMU_INTFO_QCN_CNM_TIMER_TBLm_ENUM
#define MMU_INTFO_QCN_TBID_TBLm_ENUM BCM56640_A0_MMU_INTFO_QCN_TBID_TBLm_ENUM
#define MMU_INTFO_QCN_TOV_TBLm_ENUM BCM56640_A0_MMU_INTFO_QCN_TOV_TBLm_ENUM
#define MMU_INTFO_TC2PRI_MAPPINGm_ENUM BCM56640_A0_MMU_INTFO_TC2PRI_MAPPINGm_ENUM
#define MMU_LLFC_TX_CONFIG_1r_ENUM BCM56640_A0_MMU_LLFC_TX_CONFIG_1r_ENUM
#define MMU_LLFC_TX_CONFIG_2r_ENUM BCM56640_A0_MMU_LLFC_TX_CONFIG_2r_ENUM
#define MMU_MC_FIFO0m_ENUM BCM56640_A0_MMU_MC_FIFO0m_ENUM
#define MMU_MC_FIFO1m_ENUM BCM56640_A0_MMU_MC_FIFO1m_ENUM
#define MMU_MC_FIFO10m_ENUM BCM56640_A0_MMU_MC_FIFO10m_ENUM
#define MMU_MC_FIFO11m_ENUM BCM56640_A0_MMU_MC_FIFO11m_ENUM
#define MMU_MC_FIFO12m_ENUM BCM56640_A0_MMU_MC_FIFO12m_ENUM
#define MMU_MC_FIFO13m_ENUM BCM56640_A0_MMU_MC_FIFO13m_ENUM
#define MMU_MC_FIFO14m_ENUM BCM56640_A0_MMU_MC_FIFO14m_ENUM
#define MMU_MC_FIFO15m_ENUM BCM56640_A0_MMU_MC_FIFO15m_ENUM
#define MMU_MC_FIFO16m_ENUM BCM56640_A0_MMU_MC_FIFO16m_ENUM
#define MMU_MC_FIFO17m_ENUM BCM56640_A0_MMU_MC_FIFO17m_ENUM
#define MMU_MC_FIFO18m_ENUM BCM56640_A0_MMU_MC_FIFO18m_ENUM
#define MMU_MC_FIFO19m_ENUM BCM56640_A0_MMU_MC_FIFO19m_ENUM
#define MMU_MC_FIFO2m_ENUM BCM56640_A0_MMU_MC_FIFO2m_ENUM
#define MMU_MC_FIFO20m_ENUM BCM56640_A0_MMU_MC_FIFO20m_ENUM
#define MMU_MC_FIFO21m_ENUM BCM56640_A0_MMU_MC_FIFO21m_ENUM
#define MMU_MC_FIFO22m_ENUM BCM56640_A0_MMU_MC_FIFO22m_ENUM
#define MMU_MC_FIFO23m_ENUM BCM56640_A0_MMU_MC_FIFO23m_ENUM
#define MMU_MC_FIFO24m_ENUM BCM56640_A0_MMU_MC_FIFO24m_ENUM
#define MMU_MC_FIFO25m_ENUM BCM56640_A0_MMU_MC_FIFO25m_ENUM
#define MMU_MC_FIFO26m_ENUM BCM56640_A0_MMU_MC_FIFO26m_ENUM
#define MMU_MC_FIFO27m_ENUM BCM56640_A0_MMU_MC_FIFO27m_ENUM
#define MMU_MC_FIFO28m_ENUM BCM56640_A0_MMU_MC_FIFO28m_ENUM
#define MMU_MC_FIFO29m_ENUM BCM56640_A0_MMU_MC_FIFO29m_ENUM
#define MMU_MC_FIFO3m_ENUM BCM56640_A0_MMU_MC_FIFO3m_ENUM
#define MMU_MC_FIFO30m_ENUM BCM56640_A0_MMU_MC_FIFO30m_ENUM
#define MMU_MC_FIFO31m_ENUM BCM56640_A0_MMU_MC_FIFO31m_ENUM
#define MMU_MC_FIFO32m_ENUM BCM56640_A0_MMU_MC_FIFO32m_ENUM
#define MMU_MC_FIFO33m_ENUM BCM56640_A0_MMU_MC_FIFO33m_ENUM
#define MMU_MC_FIFO34m_ENUM BCM56640_A0_MMU_MC_FIFO34m_ENUM
#define MMU_MC_FIFO35m_ENUM BCM56640_A0_MMU_MC_FIFO35m_ENUM
#define MMU_MC_FIFO36m_ENUM BCM56640_A0_MMU_MC_FIFO36m_ENUM
#define MMU_MC_FIFO37m_ENUM BCM56640_A0_MMU_MC_FIFO37m_ENUM
#define MMU_MC_FIFO38m_ENUM BCM56640_A0_MMU_MC_FIFO38m_ENUM
#define MMU_MC_FIFO39m_ENUM BCM56640_A0_MMU_MC_FIFO39m_ENUM
#define MMU_MC_FIFO4m_ENUM BCM56640_A0_MMU_MC_FIFO4m_ENUM
#define MMU_MC_FIFO40m_ENUM BCM56640_A0_MMU_MC_FIFO40m_ENUM
#define MMU_MC_FIFO41m_ENUM BCM56640_A0_MMU_MC_FIFO41m_ENUM
#define MMU_MC_FIFO42m_ENUM BCM56640_A0_MMU_MC_FIFO42m_ENUM
#define MMU_MC_FIFO43m_ENUM BCM56640_A0_MMU_MC_FIFO43m_ENUM
#define MMU_MC_FIFO44m_ENUM BCM56640_A0_MMU_MC_FIFO44m_ENUM
#define MMU_MC_FIFO45m_ENUM BCM56640_A0_MMU_MC_FIFO45m_ENUM
#define MMU_MC_FIFO46m_ENUM BCM56640_A0_MMU_MC_FIFO46m_ENUM
#define MMU_MC_FIFO47m_ENUM BCM56640_A0_MMU_MC_FIFO47m_ENUM
#define MMU_MC_FIFO48m_ENUM BCM56640_A0_MMU_MC_FIFO48m_ENUM
#define MMU_MC_FIFO48_1m_ENUM BCM56640_A0_MMU_MC_FIFO48_1m_ENUM
#define MMU_MC_FIFO49m_ENUM BCM56640_A0_MMU_MC_FIFO49m_ENUM
#define MMU_MC_FIFO49_1m_ENUM BCM56640_A0_MMU_MC_FIFO49_1m_ENUM
#define MMU_MC_FIFO5m_ENUM BCM56640_A0_MMU_MC_FIFO5m_ENUM
#define MMU_MC_FIFO50m_ENUM BCM56640_A0_MMU_MC_FIFO50m_ENUM
#define MMU_MC_FIFO50_1m_ENUM BCM56640_A0_MMU_MC_FIFO50_1m_ENUM
#define MMU_MC_FIFO51m_ENUM BCM56640_A0_MMU_MC_FIFO51m_ENUM
#define MMU_MC_FIFO51_1m_ENUM BCM56640_A0_MMU_MC_FIFO51_1m_ENUM
#define MMU_MC_FIFO52m_ENUM BCM56640_A0_MMU_MC_FIFO52m_ENUM
#define MMU_MC_FIFO52_1m_ENUM BCM56640_A0_MMU_MC_FIFO52_1m_ENUM
#define MMU_MC_FIFO53m_ENUM BCM56640_A0_MMU_MC_FIFO53m_ENUM
#define MMU_MC_FIFO53_1m_ENUM BCM56640_A0_MMU_MC_FIFO53_1m_ENUM
#define MMU_MC_FIFO54m_ENUM BCM56640_A0_MMU_MC_FIFO54m_ENUM
#define MMU_MC_FIFO54_1m_ENUM BCM56640_A0_MMU_MC_FIFO54_1m_ENUM
#define MMU_MC_FIFO55m_ENUM BCM56640_A0_MMU_MC_FIFO55m_ENUM
#define MMU_MC_FIFO55_1m_ENUM BCM56640_A0_MMU_MC_FIFO55_1m_ENUM
#define MMU_MC_FIFO56m_ENUM BCM56640_A0_MMU_MC_FIFO56m_ENUM
#define MMU_MC_FIFO57m_ENUM BCM56640_A0_MMU_MC_FIFO57m_ENUM
#define MMU_MC_FIFO57_1m_ENUM BCM56640_A0_MMU_MC_FIFO57_1m_ENUM
#define MMU_MC_FIFO57_2m_ENUM BCM56640_A0_MMU_MC_FIFO57_2m_ENUM
#define MMU_MC_FIFO57_3m_ENUM BCM56640_A0_MMU_MC_FIFO57_3m_ENUM
#define MMU_MC_FIFO58m_ENUM BCM56640_A0_MMU_MC_FIFO58m_ENUM
#define MMU_MC_FIFO59m_ENUM BCM56640_A0_MMU_MC_FIFO59m_ENUM
#define MMU_MC_FIFO59_1m_ENUM BCM56640_A0_MMU_MC_FIFO59_1m_ENUM
#define MMU_MC_FIFO59_2m_ENUM BCM56640_A0_MMU_MC_FIFO59_2m_ENUM
#define MMU_MC_FIFO6m_ENUM BCM56640_A0_MMU_MC_FIFO6m_ENUM
#define MMU_MC_FIFO60m_ENUM BCM56640_A0_MMU_MC_FIFO60m_ENUM
#define MMU_MC_FIFO61m_ENUM BCM56640_A0_MMU_MC_FIFO61m_ENUM
#define MMU_MC_FIFO7m_ENUM BCM56640_A0_MMU_MC_FIFO7m_ENUM
#define MMU_MC_FIFO8m_ENUM BCM56640_A0_MMU_MC_FIFO8m_ENUM
#define MMU_MC_FIFO9m_ENUM BCM56640_A0_MMU_MC_FIFO9m_ENUM
#define MMU_MTRO_BUCKET_L0_MEMm_ENUM BCM56640_A0_MMU_MTRO_BUCKET_L0_MEMm_ENUM
#define MMU_MTRO_BUCKET_L1_MEMm_ENUM BCM56640_A0_MMU_MTRO_BUCKET_L1_MEMm_ENUM
#define MMU_MTRO_BUCKET_L2_MEMm_ENUM BCM56640_A0_MMU_MTRO_BUCKET_L2_MEMm_ENUM
#define MMU_MTRO_L0_MEMm_ENUM BCM56640_A0_MMU_MTRO_L0_MEMm_ENUM
#define MMU_MTRO_L1_MEMm_ENUM BCM56640_A0_MMU_MTRO_L1_MEMm_ENUM
#define MMU_MTRO_L2_MEMm_ENUM BCM56640_A0_MMU_MTRO_L2_MEMm_ENUM
#define MMU_OVQ_BANK0_MEM0m_ENUM BCM56640_A0_MMU_OVQ_BANK0_MEM0m_ENUM
#define MMU_OVQ_BANK0_MEM1m_ENUM BCM56640_A0_MMU_OVQ_BANK0_MEM1m_ENUM
#define MMU_OVQ_BANK0_MEM2m_ENUM BCM56640_A0_MMU_OVQ_BANK0_MEM2m_ENUM
#define MMU_OVQ_BANK1_MEM0m_ENUM BCM56640_A0_MMU_OVQ_BANK1_MEM0m_ENUM
#define MMU_OVQ_BANK1_MEM1m_ENUM BCM56640_A0_MMU_OVQ_BANK1_MEM1m_ENUM
#define MMU_OVQ_BANK1_MEM2m_ENUM BCM56640_A0_MMU_OVQ_BANK1_MEM2m_ENUM
#define MMU_OVQ_BANK2_MEM0m_ENUM BCM56640_A0_MMU_OVQ_BANK2_MEM0m_ENUM
#define MMU_OVQ_BANK2_MEM1m_ENUM BCM56640_A0_MMU_OVQ_BANK2_MEM1m_ENUM
#define MMU_OVQ_BANK2_MEM2m_ENUM BCM56640_A0_MMU_OVQ_BANK2_MEM2m_ENUM
#define MMU_OVQ_BANK3_MEM0m_ENUM BCM56640_A0_MMU_OVQ_BANK3_MEM0m_ENUM
#define MMU_OVQ_BANK3_MEM1m_ENUM BCM56640_A0_MMU_OVQ_BANK3_MEM1m_ENUM
#define MMU_OVQ_BANK3_MEM2m_ENUM BCM56640_A0_MMU_OVQ_BANK3_MEM2m_ENUM
#define MMU_OVQ_DISTRIBUTOR_MEM0m_ENUM BCM56640_A0_MMU_OVQ_DISTRIBUTOR_MEM0m_ENUM
#define MMU_OVQ_DISTRIBUTOR_MEM1m_ENUM BCM56640_A0_MMU_OVQ_DISTRIBUTOR_MEM1m_ENUM
#define MMU_OVQ_REPL_GROUP_DFTr_ENUM BCM56640_A0_MMU_OVQ_REPL_GROUP_DFTr_ENUM
#define MMU_OVQ_REPL_GROUP_PDAr_ENUM BCM56640_A0_MMU_OVQ_REPL_GROUP_PDAr_ENUM
#define MMU_PKTHDRm_ENUM BCM56640_A0_MMU_PKTHDRm_ENUM
#define MMU_PKTLINKm_ENUM BCM56640_A0_MMU_PKTLINKm_ENUM
#define MMU_PQE_MEMm_ENUM BCM56640_A0_MMU_PQE_MEMm_ENUM
#define MMU_QCN_CNM_COUNTERm_ENUM BCM56640_A0_MMU_QCN_CNM_COUNTERm_ENUM
#define MMU_QCN_CNM_CTRL_64r_ENUM BCM56640_A0_MMU_QCN_CNM_CTRL_64r_ENUM
#define MMU_QCN_CNM_QUEUEm_ENUM BCM56640_A0_MMU_QCN_CNM_QUEUEm_ENUM
#define MMU_QCN_CPQST_QLENm_ENUM BCM56640_A0_MMU_QCN_CPQST_QLENm_ENUM
#define MMU_QCN_CPQST_TSSLSm_ENUM BCM56640_A0_MMU_QCN_CPQST_TSSLSm_ENUM
#define MMU_QCN_CPQ_SEQr_ENUM BCM56640_A0_MMU_QCN_CPQ_SEQr_ENUM
#define MMU_QCN_ENABLEm_ENUM BCM56640_A0_MMU_QCN_ENABLEm_ENUM
#define MMU_QCN_MEM_DEBUGr_ENUM BCM56640_A0_MMU_QCN_MEM_DEBUGr_ENUM
#define MMU_QCN_PARITY_ERRr_ENUM BCM56640_A0_MMU_QCN_PARITY_ERRr_ENUM
#define MMU_QCN_QFBTBm_ENUM BCM56640_A0_MMU_QCN_QFBTBm_ENUM
#define MMU_QCN_QLEN_SHADOWm_ENUM BCM56640_A0_MMU_QCN_QLEN_SHADOWm_ENUM
#define MMU_QCN_QUEUE_STSr_ENUM BCM56640_A0_MMU_QCN_QUEUE_STSr_ENUM
#define MMU_QCN_SITBm_ENUM BCM56640_A0_MMU_QCN_SITBm_ENUM
#define MMU_RDE_CFIFO_MEM0m_ENUM BCM56640_A0_MMU_RDE_CFIFO_MEM0m_ENUM
#define MMU_RDE_CFIFO_MEM1m_ENUM BCM56640_A0_MMU_RDE_CFIFO_MEM1m_ENUM
#define MMU_RDE_DESCP_MEMm_ENUM BCM56640_A0_MMU_RDE_DESCP_MEMm_ENUM
#define MMU_RDE_FREEDESCPLIST_MEMm_ENUM BCM56640_A0_MMU_RDE_FREEDESCPLIST_MEMm_ENUM
#define MMU_RDE_FREEPKTLIST_MEMm_ENUM BCM56640_A0_MMU_RDE_FREEPKTLIST_MEMm_ENUM
#define MMU_RDE_PKTLINK_MEMm_ENUM BCM56640_A0_MMU_RDE_PKTLINK_MEMm_ENUM
#define MMU_RDE_PRCP_MEMm_ENUM BCM56640_A0_MMU_RDE_PRCP_MEMm_ENUM
#define MMU_REPL_GROUPm_ENUM BCM56640_A0_MMU_REPL_GROUPm_ENUM
#define MMU_REPL_HEAD_TBLm_ENUM BCM56640_A0_MMU_REPL_HEAD_TBLm_ENUM
#define MMU_REPL_LIST_TBLm_ENUM BCM56640_A0_MMU_REPL_LIST_TBLm_ENUM
#define MMU_REPL_STATE_ERRPTRr_ENUM BCM56640_A0_MMU_REPL_STATE_ERRPTRr_ENUM
#define MMU_REPL_STATE_MEMDEBUGr_ENUM BCM56640_A0_MMU_REPL_STATE_MEMDEBUGr_ENUM
#define MMU_REPL_STATE_TBLm_ENUM BCM56640_A0_MMU_REPL_STATE_TBLm_ENUM
#define MMU_RXD_NODST_PKTr_ENUM BCM56640_A0_MMU_RXD_NODST_PKTr_ENUM
#define MMU_RXD_PKTr_ENUM BCM56640_A0_MMU_RXD_PKTr_ENUM
#define MMU_SMm_ENUM BCM56640_A0_MMU_SMm_ENUM
#define MMU_THDO_BST_PORTm_ENUM BCM56640_A0_MMU_THDO_BST_PORTm_ENUM
#define MMU_THDO_BST_QGROUPm_ENUM BCM56640_A0_MMU_THDO_BST_QGROUPm_ENUM
#define MMU_THDO_BST_QUEUEm_ENUM BCM56640_A0_MMU_THDO_BST_QUEUEm_ENUM
#define MMU_THDO_CONFIG_PORTm_ENUM BCM56640_A0_MMU_THDO_CONFIG_PORTm_ENUM
#define MMU_THDO_CONFIG_QGROUPm_ENUM BCM56640_A0_MMU_THDO_CONFIG_QGROUPm_ENUM
#define MMU_THDO_CONFIG_QUEUEm_ENUM BCM56640_A0_MMU_THDO_CONFIG_QUEUEm_ENUM
#define MMU_THDO_COUNTER_PORTm_ENUM BCM56640_A0_MMU_THDO_COUNTER_PORTm_ENUM
#define MMU_THDO_COUNTER_QGROUPm_ENUM BCM56640_A0_MMU_THDO_COUNTER_QGROUPm_ENUM
#define MMU_THDO_COUNTER_QUEUEm_ENUM BCM56640_A0_MMU_THDO_COUNTER_QUEUEm_ENUM
#define MMU_THDO_OFFSET_QGROUPm_ENUM BCM56640_A0_MMU_THDO_OFFSET_QGROUPm_ENUM
#define MMU_THDO_OFFSET_QUEUEm_ENUM BCM56640_A0_MMU_THDO_OFFSET_QUEUEm_ENUM
#define MMU_THDO_Q_TO_QGRP_MAPm_ENUM BCM56640_A0_MMU_THDO_Q_TO_QGRP_MAPm_ENUM
#define MMU_THDO_RESUME_QGROUPm_ENUM BCM56640_A0_MMU_THDO_RESUME_QGROUPm_ENUM
#define MMU_THDO_RESUME_QUEUEm_ENUM BCM56640_A0_MMU_THDO_RESUME_QUEUEm_ENUM
#define MMU_TO_LOGIC_MAPr_ENUM BCM56640_A0_MMU_TO_LOGIC_MAPr_ENUM
#define MMU_TO_PHYS_MAPr_ENUM BCM56640_A0_MMU_TO_PHYS_MAPr_ENUM
#define MMU_TO_XPORT_BKPr_ENUM BCM56640_A0_MMU_TO_XPORT_BKPr_ENUM
#define MMU_UC_QDBm_ENUM BCM56640_A0_MMU_UC_QDBm_ENUM
#define MMU_WAMULINKm_ENUM BCM56640_A0_MMU_WAMULINKm_ENUM
#define MMU_WAMU_MEM0m_ENUM BCM56640_A0_MMU_WAMU_MEM0m_ENUM
#define MMU_WAMU_MEM1m_ENUM BCM56640_A0_MMU_WAMU_MEM1m_ENUM
#define MMU_WAMU_MEM2m_ENUM BCM56640_A0_MMU_WAMU_MEM2m_ENUM
#define MMU_WAMU_MEM3m_ENUM BCM56640_A0_MMU_WAMU_MEM3m_ENUM
#define MMU_WRED_AVG_QSIZEm_ENUM BCM56640_A0_MMU_WRED_AVG_QSIZEm_ENUM
#define MMU_WRED_CONFIGm_ENUM BCM56640_A0_MMU_WRED_CONFIGm_ENUM
#define MMU_WRED_DROP_CURVE_PROFILE_0m_ENUM BCM56640_A0_MMU_WRED_DROP_CURVE_PROFILE_0m_ENUM
#define MMU_WRED_DROP_CURVE_PROFILE_1m_ENUM BCM56640_A0_MMU_WRED_DROP_CURVE_PROFILE_1m_ENUM
#define MMU_WRED_DROP_CURVE_PROFILE_2m_ENUM BCM56640_A0_MMU_WRED_DROP_CURVE_PROFILE_2m_ENUM
#define MMU_WRED_DROP_CURVE_PROFILE_3m_ENUM BCM56640_A0_MMU_WRED_DROP_CURVE_PROFILE_3m_ENUM
#define MMU_WRED_DROP_CURVE_PROFILE_4m_ENUM BCM56640_A0_MMU_WRED_DROP_CURVE_PROFILE_4m_ENUM
#define MMU_WRED_DROP_CURVE_PROFILE_5m_ENUM BCM56640_A0_MMU_WRED_DROP_CURVE_PROFILE_5m_ENUM
#define MMU_WRED_PORT_SP_DROP_THDm_ENUM BCM56640_A0_MMU_WRED_PORT_SP_DROP_THDm_ENUM
#define MMU_WRED_PORT_SP_SHARED_COUNTm_ENUM BCM56640_A0_MMU_WRED_PORT_SP_SHARED_COUNTm_ENUM
#define MMU_WRED_QGROUP_DROP_THDm_ENUM BCM56640_A0_MMU_WRED_QGROUP_DROP_THDm_ENUM
#define MMU_WRED_QGROUP_SHARED_COUNTm_ENUM BCM56640_A0_MMU_WRED_QGROUP_SHARED_COUNTm_ENUM
#define MMU_WRED_UC_QUEUE_DROP_THD_DEQm_ENUM BCM56640_A0_MMU_WRED_UC_QUEUE_DROP_THD_DEQm_ENUM
#define MMU_WRED_UC_QUEUE_DROP_THD_ENQm_ENUM BCM56640_A0_MMU_WRED_UC_QUEUE_DROP_THD_ENQm_ENUM
#define MMU_WRED_UC_QUEUE_TOTAL_COUNTm_ENUM BCM56640_A0_MMU_WRED_UC_QUEUE_TOTAL_COUNTm_ENUM
#define MODPORT_MAP_M0m_ENUM BCM56640_A0_MODPORT_MAP_M0m_ENUM
#define MODPORT_MAP_M1m_ENUM BCM56640_A0_MODPORT_MAP_M1m_ENUM
#define MODPORT_MAP_M2m_ENUM BCM56640_A0_MODPORT_MAP_M2m_ENUM
#define MODPORT_MAP_M3m_ENUM BCM56640_A0_MODPORT_MAP_M3m_ENUM
#define MODPORT_MAP_MIRRORm_ENUM BCM56640_A0_MODPORT_MAP_MIRRORm_ENUM
#define MODPORT_MAP_SELr_ENUM BCM56640_A0_MODPORT_MAP_SELr_ENUM
#define MODPORT_MAP_SWm_ENUM BCM56640_A0_MODPORT_MAP_SWm_ENUM
#define MPLS_ENTRYm_ENUM BCM56640_A0_MPLS_ENTRYm_ENUM
#define MPLS_ENTRY_EXTDm_ENUM BCM56640_A0_MPLS_ENTRY_EXTDm_ENUM
#define MPLS_ENTRY_EXTD_HIT_ONLYm_ENUM BCM56640_A0_MPLS_ENTRY_EXTD_HIT_ONLYm_ENUM
#define MPLS_ENTRY_HIT_ONLYm_ENUM BCM56640_A0_MPLS_ENTRY_HIT_ONLYm_ENUM
#define MPLS_EXTENDED_LABEL_LOOKUP_ENABLEr_ENUM BCM56640_A0_MPLS_EXTENDED_LABEL_LOOKUP_ENABLEr_ENUM
#define MPLS_MEMORY_DBGCTRL_0r_ENUM BCM56640_A0_MPLS_MEMORY_DBGCTRL_0r_ENUM
#define MPLS_MEMORY_DBGCTRL_1r_ENUM BCM56640_A0_MPLS_MEMORY_DBGCTRL_1r_ENUM
#define MSPI_CDRAMr_ENUM BCM56640_A0_MSPI_CDRAMr_ENUM
#define MSPI_CDRAM_00r_ENUM BCM56640_A0_MSPI_CDRAM_00r_ENUM
#define MSPI_CDRAM_01r_ENUM BCM56640_A0_MSPI_CDRAM_01r_ENUM
#define MSPI_CDRAM_02r_ENUM BCM56640_A0_MSPI_CDRAM_02r_ENUM
#define MSPI_CDRAM_03r_ENUM BCM56640_A0_MSPI_CDRAM_03r_ENUM
#define MSPI_CDRAM_04r_ENUM BCM56640_A0_MSPI_CDRAM_04r_ENUM
#define MSPI_CDRAM_05r_ENUM BCM56640_A0_MSPI_CDRAM_05r_ENUM
#define MSPI_CDRAM_06r_ENUM BCM56640_A0_MSPI_CDRAM_06r_ENUM
#define MSPI_CDRAM_07r_ENUM BCM56640_A0_MSPI_CDRAM_07r_ENUM
#define MSPI_CDRAM_08r_ENUM BCM56640_A0_MSPI_CDRAM_08r_ENUM
#define MSPI_CDRAM_09r_ENUM BCM56640_A0_MSPI_CDRAM_09r_ENUM
#define MSPI_CDRAM_10r_ENUM BCM56640_A0_MSPI_CDRAM_10r_ENUM
#define MSPI_CDRAM_11r_ENUM BCM56640_A0_MSPI_CDRAM_11r_ENUM
#define MSPI_CDRAM_12r_ENUM BCM56640_A0_MSPI_CDRAM_12r_ENUM
#define MSPI_CDRAM_13r_ENUM BCM56640_A0_MSPI_CDRAM_13r_ENUM
#define MSPI_CDRAM_14r_ENUM BCM56640_A0_MSPI_CDRAM_14r_ENUM
#define MSPI_CDRAM_15r_ENUM BCM56640_A0_MSPI_CDRAM_15r_ENUM
#define MSPI_CPTQPr_ENUM BCM56640_A0_MSPI_CPTQPr_ENUM
#define MSPI_ENDQPr_ENUM BCM56640_A0_MSPI_ENDQPr_ENUM
#define MSPI_NEWQPr_ENUM BCM56640_A0_MSPI_NEWQPr_ENUM
#define MSPI_RXRAMr_ENUM BCM56640_A0_MSPI_RXRAMr_ENUM
#define MSPI_RXRAM_00r_ENUM BCM56640_A0_MSPI_RXRAM_00r_ENUM
#define MSPI_RXRAM_01r_ENUM BCM56640_A0_MSPI_RXRAM_01r_ENUM
#define MSPI_RXRAM_02r_ENUM BCM56640_A0_MSPI_RXRAM_02r_ENUM
#define MSPI_RXRAM_03r_ENUM BCM56640_A0_MSPI_RXRAM_03r_ENUM
#define MSPI_RXRAM_04r_ENUM BCM56640_A0_MSPI_RXRAM_04r_ENUM
#define MSPI_RXRAM_05r_ENUM BCM56640_A0_MSPI_RXRAM_05r_ENUM
#define MSPI_RXRAM_06r_ENUM BCM56640_A0_MSPI_RXRAM_06r_ENUM
#define MSPI_RXRAM_07r_ENUM BCM56640_A0_MSPI_RXRAM_07r_ENUM
#define MSPI_RXRAM_08r_ENUM BCM56640_A0_MSPI_RXRAM_08r_ENUM
#define MSPI_RXRAM_09r_ENUM BCM56640_A0_MSPI_RXRAM_09r_ENUM
#define MSPI_RXRAM_10r_ENUM BCM56640_A0_MSPI_RXRAM_10r_ENUM
#define MSPI_RXRAM_11r_ENUM BCM56640_A0_MSPI_RXRAM_11r_ENUM
#define MSPI_RXRAM_12r_ENUM BCM56640_A0_MSPI_RXRAM_12r_ENUM
#define MSPI_RXRAM_13r_ENUM BCM56640_A0_MSPI_RXRAM_13r_ENUM
#define MSPI_RXRAM_14r_ENUM BCM56640_A0_MSPI_RXRAM_14r_ENUM
#define MSPI_RXRAM_15r_ENUM BCM56640_A0_MSPI_RXRAM_15r_ENUM
#define MSPI_RXRAM_16r_ENUM BCM56640_A0_MSPI_RXRAM_16r_ENUM
#define MSPI_RXRAM_17r_ENUM BCM56640_A0_MSPI_RXRAM_17r_ENUM
#define MSPI_RXRAM_18r_ENUM BCM56640_A0_MSPI_RXRAM_18r_ENUM
#define MSPI_RXRAM_19r_ENUM BCM56640_A0_MSPI_RXRAM_19r_ENUM
#define MSPI_RXRAM_20r_ENUM BCM56640_A0_MSPI_RXRAM_20r_ENUM
#define MSPI_RXRAM_21r_ENUM BCM56640_A0_MSPI_RXRAM_21r_ENUM
#define MSPI_RXRAM_22r_ENUM BCM56640_A0_MSPI_RXRAM_22r_ENUM
#define MSPI_RXRAM_23r_ENUM BCM56640_A0_MSPI_RXRAM_23r_ENUM
#define MSPI_RXRAM_24r_ENUM BCM56640_A0_MSPI_RXRAM_24r_ENUM
#define MSPI_RXRAM_25r_ENUM BCM56640_A0_MSPI_RXRAM_25r_ENUM
#define MSPI_RXRAM_26r_ENUM BCM56640_A0_MSPI_RXRAM_26r_ENUM
#define MSPI_RXRAM_27r_ENUM BCM56640_A0_MSPI_RXRAM_27r_ENUM
#define MSPI_RXRAM_28r_ENUM BCM56640_A0_MSPI_RXRAM_28r_ENUM
#define MSPI_RXRAM_29r_ENUM BCM56640_A0_MSPI_RXRAM_29r_ENUM
#define MSPI_RXRAM_30r_ENUM BCM56640_A0_MSPI_RXRAM_30r_ENUM
#define MSPI_RXRAM_31r_ENUM BCM56640_A0_MSPI_RXRAM_31r_ENUM
#define MSPI_SPCR0_LSBr_ENUM BCM56640_A0_MSPI_SPCR0_LSBr_ENUM
#define MSPI_SPCR0_MSBr_ENUM BCM56640_A0_MSPI_SPCR0_MSBr_ENUM
#define MSPI_SPCR1_LSBr_ENUM BCM56640_A0_MSPI_SPCR1_LSBr_ENUM
#define MSPI_SPCR1_MSBr_ENUM BCM56640_A0_MSPI_SPCR1_MSBr_ENUM
#define MSPI_SPCR2r_ENUM BCM56640_A0_MSPI_SPCR2r_ENUM
#define MSPI_STATUSr_ENUM BCM56640_A0_MSPI_STATUSr_ENUM
#define MSPI_TXRAMr_ENUM BCM56640_A0_MSPI_TXRAMr_ENUM
#define MSPI_TXRAM_00r_ENUM BCM56640_A0_MSPI_TXRAM_00r_ENUM
#define MSPI_TXRAM_01r_ENUM BCM56640_A0_MSPI_TXRAM_01r_ENUM
#define MSPI_TXRAM_02r_ENUM BCM56640_A0_MSPI_TXRAM_02r_ENUM
#define MSPI_TXRAM_03r_ENUM BCM56640_A0_MSPI_TXRAM_03r_ENUM
#define MSPI_TXRAM_04r_ENUM BCM56640_A0_MSPI_TXRAM_04r_ENUM
#define MSPI_TXRAM_05r_ENUM BCM56640_A0_MSPI_TXRAM_05r_ENUM
#define MSPI_TXRAM_06r_ENUM BCM56640_A0_MSPI_TXRAM_06r_ENUM
#define MSPI_TXRAM_07r_ENUM BCM56640_A0_MSPI_TXRAM_07r_ENUM
#define MSPI_TXRAM_08r_ENUM BCM56640_A0_MSPI_TXRAM_08r_ENUM
#define MSPI_TXRAM_09r_ENUM BCM56640_A0_MSPI_TXRAM_09r_ENUM
#define MSPI_TXRAM_10r_ENUM BCM56640_A0_MSPI_TXRAM_10r_ENUM
#define MSPI_TXRAM_11r_ENUM BCM56640_A0_MSPI_TXRAM_11r_ENUM
#define MSPI_TXRAM_12r_ENUM BCM56640_A0_MSPI_TXRAM_12r_ENUM
#define MSPI_TXRAM_13r_ENUM BCM56640_A0_MSPI_TXRAM_13r_ENUM
#define MSPI_TXRAM_14r_ENUM BCM56640_A0_MSPI_TXRAM_14r_ENUM
#define MSPI_TXRAM_15r_ENUM BCM56640_A0_MSPI_TXRAM_15r_ENUM
#define MSPI_TXRAM_16r_ENUM BCM56640_A0_MSPI_TXRAM_16r_ENUM
#define MSPI_TXRAM_17r_ENUM BCM56640_A0_MSPI_TXRAM_17r_ENUM
#define MSPI_TXRAM_18r_ENUM BCM56640_A0_MSPI_TXRAM_18r_ENUM
#define MSPI_TXRAM_19r_ENUM BCM56640_A0_MSPI_TXRAM_19r_ENUM
#define MSPI_TXRAM_20r_ENUM BCM56640_A0_MSPI_TXRAM_20r_ENUM
#define MSPI_TXRAM_21r_ENUM BCM56640_A0_MSPI_TXRAM_21r_ENUM
#define MSPI_TXRAM_22r_ENUM BCM56640_A0_MSPI_TXRAM_22r_ENUM
#define MSPI_TXRAM_23r_ENUM BCM56640_A0_MSPI_TXRAM_23r_ENUM
#define MSPI_TXRAM_24r_ENUM BCM56640_A0_MSPI_TXRAM_24r_ENUM
#define MSPI_TXRAM_25r_ENUM BCM56640_A0_MSPI_TXRAM_25r_ENUM
#define MSPI_TXRAM_26r_ENUM BCM56640_A0_MSPI_TXRAM_26r_ENUM
#define MSPI_TXRAM_27r_ENUM BCM56640_A0_MSPI_TXRAM_27r_ENUM
#define MSPI_TXRAM_28r_ENUM BCM56640_A0_MSPI_TXRAM_28r_ENUM
#define MSPI_TXRAM_29r_ENUM BCM56640_A0_MSPI_TXRAM_29r_ENUM
#define MSPI_TXRAM_30r_ENUM BCM56640_A0_MSPI_TXRAM_30r_ENUM
#define MSPI_TXRAM_31r_ENUM BCM56640_A0_MSPI_TXRAM_31r_ENUM
#define MTP_COSr_ENUM BCM56640_A0_MTP_COSr_ENUM
#define MTRI_IFGr_ENUM BCM56640_A0_MTRI_IFGr_ENUM
#define MTRI_REFRESH_CONFIGr_ENUM BCM56640_A0_MTRI_REFRESH_CONFIGr_ENUM
#define MTROMEMDEBUG_CONFIG_Lr_ENUM BCM56640_A0_MTROMEMDEBUG_CONFIG_Lr_ENUM
#define MTROMEMDEBUG_CONFIG_L0r_ENUM BCM56640_A0_MTROMEMDEBUG_CONFIG_L0r_ENUM
#define MTROMEMDEBUG_CONFIG_L1r_ENUM BCM56640_A0_MTROMEMDEBUG_CONFIG_L1r_ENUM
#define MTROMEMDEBUG_CONFIG_L2r_ENUM BCM56640_A0_MTROMEMDEBUG_CONFIG_L2r_ENUM
#define MTRO_REFRESH_CONFIGr_ENUM BCM56640_A0_MTRO_REFRESH_CONFIGr_ENUM
#define MTRO_REFRESH_STATUSr_ENUM BCM56640_A0_MTRO_REFRESH_STATUSr_ENUM
#define MY_STATION_CAM_BIST_CONFIGr_ENUM BCM56640_A0_MY_STATION_CAM_BIST_CONFIGr_ENUM
#define MY_STATION_CAM_BIST_CONTROLr_ENUM BCM56640_A0_MY_STATION_CAM_BIST_CONTROLr_ENUM
#define MY_STATION_CAM_BIST_DBG_DATAr_ENUM BCM56640_A0_MY_STATION_CAM_BIST_DBG_DATAr_ENUM
#define MY_STATION_CAM_BIST_STATUSr_ENUM BCM56640_A0_MY_STATION_CAM_BIST_STATUSr_ENUM
#define MY_STATION_CAM_DBGCTRLr_ENUM BCM56640_A0_MY_STATION_CAM_DBGCTRLr_ENUM
#define MY_STATION_TCAMm_ENUM BCM56640_A0_MY_STATION_TCAMm_ENUM
#define MY_STATION_TCAM_DATA_ONLYm_ENUM BCM56640_A0_MY_STATION_TCAM_DATA_ONLYm_ENUM
#define MY_STATION_TCAM_ENTRY_ONLYm_ENUM BCM56640_A0_MY_STATION_TCAM_ENTRY_ONLYm_ENUM
#define NIV_ETHERTYPEr_ENUM BCM56640_A0_NIV_ETHERTYPEr_ENUM
#define NONUCAST_TRUNK_BLOCK_MASKm_ENUM BCM56640_A0_NONUCAST_TRUNK_BLOCK_MASKm_ENUM
#define NTP_TIME_CONTROLr_ENUM BCM56640_A0_NTP_TIME_CONTROLr_ENUM
#define NTP_TIME_FRAC_SEC_LOWERr_ENUM BCM56640_A0_NTP_TIME_FRAC_SEC_LOWERr_ENUM
#define NTP_TIME_FRAC_SEC_UPPERr_ENUM BCM56640_A0_NTP_TIME_FRAC_SEC_UPPERr_ENUM
#define NTP_TIME_FREQ_CONTROLr_ENUM BCM56640_A0_NTP_TIME_FREQ_CONTROLr_ENUM
#define NTP_TIME_LEAP_SEC_CONTROLr_ENUM BCM56640_A0_NTP_TIME_LEAP_SEC_CONTROLr_ENUM
#define NTP_TIME_SECr_ENUM BCM56640_A0_NTP_TIME_SECr_ENUM
#define NUM_QCN_CNM_RECEIVEDm_ENUM BCM56640_A0_NUM_QCN_CNM_RECEIVEDm_ENUM
#define OAM_CCM_COUNT_64r_ENUM BCM56640_A0_OAM_CCM_COUNT_64r_ENUM
#define OAM_CURRENT_TIMEr_ENUM BCM56640_A0_OAM_CURRENT_TIMEr_ENUM
#define OAM_DROP_CONTROLr_ENUM BCM56640_A0_OAM_DROP_CONTROLr_ENUM
#define OAM_LM_COUNTERSm_ENUM BCM56640_A0_OAM_LM_COUNTERSm_ENUM
#define OAM_LM_CPU_DATA_CONTROLr_ENUM BCM56640_A0_OAM_LM_CPU_DATA_CONTROLr_ENUM
#define OAM_OPCODE_CONTROL_PROFILEm_ENUM BCM56640_A0_OAM_OPCODE_CONTROL_PROFILEm_ENUM
#define OAM_TIMER_CONTROLr_ENUM BCM56640_A0_OAM_TIMER_CONTROLr_ENUM
#define OAM_TX_CONTROLr_ENUM BCM56640_A0_OAM_TX_CONTROLr_ENUM
#define OOBFC_CHANNEL_BASE_64r_ENUM BCM56640_A0_OOBFC_CHANNEL_BASE_64r_ENUM
#define OOBFC_CHIF_CFGr_ENUM BCM56640_A0_OOBFC_CHIF_CFGr_ENUM
#define OOBFC_ENG_PORT_EN_64r_ENUM BCM56640_A0_OOBFC_ENG_PORT_EN_64r_ENUM
#define OOBFC_ENG_PORT_QSEL_64r_ENUM BCM56640_A0_OOBFC_ENG_PORT_QSEL_64r_ENUM
#define OOBFC_GCSr_ENUM BCM56640_A0_OOBFC_GCSr_ENUM
#define OOBFC_ING_PORT_EN_64r_ENUM BCM56640_A0_OOBFC_ING_PORT_EN_64r_ENUM
#define OOBFC_MSG_CRC_CNTr_ENUM BCM56640_A0_OOBFC_MSG_CRC_CNTr_ENUM
#define OOBFC_MSG_REGr_ENUM BCM56640_A0_OOBFC_MSG_REGr_ENUM
#define OOBFC_MSG_REG0r_ENUM BCM56640_A0_OOBFC_MSG_REG0r_ENUM
#define OOBFC_MSG_REG1r_ENUM BCM56640_A0_OOBFC_MSG_REG1r_ENUM
#define OOBFC_MSG_RX_TOT_CNTr_ENUM BCM56640_A0_OOBFC_MSG_RX_TOT_CNTr_ENUM
#define OOBFC_MSG_TX_CNTr_ENUM BCM56640_A0_OOBFC_MSG_TX_CNTr_ENUM
#define OOBFC_STSr_ENUM BCM56640_A0_OOBFC_STSr_ENUM
#define OOBFC_TX_IDLEr_ENUM BCM56640_A0_OOBFC_TX_IDLEr_ENUM
#define OOBIF_DEBUGr_ENUM BCM56640_A0_OOBIF_DEBUGr_ENUM
#define OP_BUFFER_DROP_STATESr_ENUM BCM56640_A0_OP_BUFFER_DROP_STATESr_ENUM
#define OP_BUFFER_LIMIT_RED_CELLr_ENUM BCM56640_A0_OP_BUFFER_LIMIT_RED_CELLr_ENUM
#define OP_BUFFER_LIMIT_RESUME_RED_CELLr_ENUM BCM56640_A0_OP_BUFFER_LIMIT_RESUME_RED_CELLr_ENUM
#define OP_BUFFER_LIMIT_RESUME_YELLOW_CELLr_ENUM BCM56640_A0_OP_BUFFER_LIMIT_RESUME_YELLOW_CELLr_ENUM
#define OP_BUFFER_LIMIT_YELLOW_CELLr_ENUM BCM56640_A0_OP_BUFFER_LIMIT_YELLOW_CELLr_ENUM
#define OP_BUFFER_MAX_TOTAL_COUNT_CELLr_ENUM BCM56640_A0_OP_BUFFER_MAX_TOTAL_COUNT_CELLr_ENUM
#define OP_BUFFER_SHARED_COUNT_CELLr_ENUM BCM56640_A0_OP_BUFFER_SHARED_COUNT_CELLr_ENUM
#define OP_BUFFER_SHARED_LIMIT_CELLr_ENUM BCM56640_A0_OP_BUFFER_SHARED_LIMIT_CELLr_ENUM
#define OP_BUFFER_SHARED_LIMIT_RESUME_CELLr_ENUM BCM56640_A0_OP_BUFFER_SHARED_LIMIT_RESUME_CELLr_ENUM
#define OP_BUFFER_TOTAL_COUNT_CELLr_ENUM BCM56640_A0_OP_BUFFER_TOTAL_COUNT_CELLr_ENUM
#define OP_CPU_QUEUE_BST_STATr_ENUM BCM56640_A0_OP_CPU_QUEUE_BST_STATr_ENUM
#define OP_CPU_QUEUE_BST_THRESHOLDr_ENUM BCM56640_A0_OP_CPU_QUEUE_BST_THRESHOLDr_ENUM
#define OP_CPU_QUEUE_BST_THRESHOLD_PROFILEr_ENUM BCM56640_A0_OP_CPU_QUEUE_BST_THRESHOLD_PROFILEr_ENUM
#define OP_CPU_QUEUE_BST_TRIGGERr_ENUM BCM56640_A0_OP_CPU_QUEUE_BST_TRIGGERr_ENUM
#define OP_MCUC_SP_BST_STATr_ENUM BCM56640_A0_OP_MCUC_SP_BST_STATr_ENUM
#define OP_MCUC_SP_BST_THRESHOLDr_ENUM BCM56640_A0_OP_MCUC_SP_BST_THRESHOLDr_ENUM
#define OP_MC_SP_BST_STATr_ENUM BCM56640_A0_OP_MC_SP_BST_STATr_ENUM
#define OP_MC_SP_BST_THRESHOLDr_ENUM BCM56640_A0_OP_MC_SP_BST_THRESHOLDr_ENUM
#define OP_PORT_CONFIG1_CELLr_ENUM BCM56640_A0_OP_PORT_CONFIG1_CELLr_ENUM
#define OP_PORT_CONFIG_CELLr_ENUM BCM56640_A0_OP_PORT_CONFIG_CELLr_ENUM
#define OP_PORT_DROP_STATE_CELL_BMP0_64r_ENUM BCM56640_A0_OP_PORT_DROP_STATE_CELL_BMP0_64r_ENUM
#define OP_PORT_LIMIT_COLOR_CELLr_ENUM BCM56640_A0_OP_PORT_LIMIT_COLOR_CELLr_ENUM
#define OP_PORT_LIMIT_RESUME_COLOR_CELLr_ENUM BCM56640_A0_OP_PORT_LIMIT_RESUME_COLOR_CELLr_ENUM
#define OP_PORT_MC_RED_DROP_STATE_CELL_BMP0_64r_ENUM BCM56640_A0_OP_PORT_MC_RED_DROP_STATE_CELL_BMP0_64r_ENUM
#define OP_PORT_MC_YELLOW_DROP_STATE_CELL_BMP0_64r_ENUM BCM56640_A0_OP_PORT_MC_YELLOW_DROP_STATE_CELL_BMP0_64r_ENUM
#define OP_PORT_SHARED_COUNT_CELLr_ENUM BCM56640_A0_OP_PORT_SHARED_COUNT_CELLr_ENUM
#define OP_PORT_TOTAL_COUNT_CELLr_ENUM BCM56640_A0_OP_PORT_TOTAL_COUNT_CELLr_ENUM
#define OP_QUEUE_CONFIG1_CELLr_ENUM BCM56640_A0_OP_QUEUE_CONFIG1_CELLr_ENUM
#define OP_QUEUE_CONFIG_CELLr_ENUM BCM56640_A0_OP_QUEUE_CONFIG_CELLr_ENUM
#define OP_QUEUE_LIMIT_COLOR_CELLr_ENUM BCM56640_A0_OP_QUEUE_LIMIT_COLOR_CELLr_ENUM
#define OP_QUEUE_LIMIT_RESUME_COLOR_CELLr_ENUM BCM56640_A0_OP_QUEUE_LIMIT_RESUME_COLOR_CELLr_ENUM
#define OP_QUEUE_MIN_COUNT_CELLr_ENUM BCM56640_A0_OP_QUEUE_MIN_COUNT_CELLr_ENUM
#define OP_QUEUE_RESET_OFFSET_CELLr_ENUM BCM56640_A0_OP_QUEUE_RESET_OFFSET_CELLr_ENUM
#define OP_QUEUE_RESET_VALUE_CELLr_ENUM BCM56640_A0_OP_QUEUE_RESET_VALUE_CELLr_ENUM
#define OP_QUEUE_SHARED_COUNT_CELLr_ENUM BCM56640_A0_OP_QUEUE_SHARED_COUNT_CELLr_ENUM
#define OP_QUEUE_TOTAL_COUNT_CELLr_ENUM BCM56640_A0_OP_QUEUE_TOTAL_COUNT_CELLr_ENUM
#define OP_RESUME_OFFSET_COLOR_CELL_PROFILEr_ENUM BCM56640_A0_OP_RESUME_OFFSET_COLOR_CELL_PROFILEr_ENUM
#define OP_SP_BST_THRESHOLD_SELr_ENUM BCM56640_A0_OP_SP_BST_THRESHOLD_SELr_ENUM
#define OP_THR_CONFIGr_ENUM BCM56640_A0_OP_THR_CONFIGr_ENUM
#define OP_THR_CONFIG_PLUSr_ENUM BCM56640_A0_OP_THR_CONFIG_PLUSr_ENUM
#define OP_UC_PORT_BST_THRESHOLDr_ENUM BCM56640_A0_OP_UC_PORT_BST_THRESHOLDr_ENUM
#define OP_UC_PORT_DROP_STATEr_ENUM BCM56640_A0_OP_UC_PORT_DROP_STATEr_ENUM
#define OP_UC_PORT_RED_DROP_STATEr_ENUM BCM56640_A0_OP_UC_PORT_RED_DROP_STATEr_ENUM
#define OP_UC_PORT_YELLOW_DROP_STATEr_ENUM BCM56640_A0_OP_UC_PORT_YELLOW_DROP_STATEr_ENUM
#define OP_UC_QGROUP_BST_THRESHOLDr_ENUM BCM56640_A0_OP_UC_QGROUP_BST_THRESHOLDr_ENUM
#define OP_UC_QGROUP_DROP_STATEr_ENUM BCM56640_A0_OP_UC_QGROUP_DROP_STATEr_ENUM
#define OP_UC_QGROUP_RED_DROP_STATEr_ENUM BCM56640_A0_OP_UC_QGROUP_RED_DROP_STATEr_ENUM
#define OP_UC_QGROUP_YELLOW_DROP_STATEr_ENUM BCM56640_A0_OP_UC_QGROUP_YELLOW_DROP_STATEr_ENUM
#define OP_UC_QUEUE_BST_THRESHOLDr_ENUM BCM56640_A0_OP_UC_QUEUE_BST_THRESHOLDr_ENUM
#define OP_UC_QUEUE_DROP_STATEr_ENUM BCM56640_A0_OP_UC_QUEUE_DROP_STATEr_ENUM
#define OP_UC_QUEUE_RED_DROP_STATEr_ENUM BCM56640_A0_OP_UC_QUEUE_RED_DROP_STATEr_ENUM
#define OP_UC_QUEUE_YELLOW_DROP_STATEr_ENUM BCM56640_A0_OP_UC_QUEUE_YELLOW_DROP_STATEr_ENUM
#define OUTPUT_PORT_RX_ENABLE0_64r_ENUM BCM56640_A0_OUTPUT_PORT_RX_ENABLE0_64r_ENUM
#define OVQ_BLOCK_COUNTERr_ENUM BCM56640_A0_OVQ_BLOCK_COUNTERr_ENUM
#define OVQ_BUBBLE_SIZE_REGr_ENUM BCM56640_A0_OVQ_BUBBLE_SIZE_REGr_ENUM
#define OVQ_BUBBLE_THRESHOLDr_ENUM BCM56640_A0_OVQ_BUBBLE_THRESHOLDr_ENUM
#define OVQ_DFTr_ENUM BCM56640_A0_OVQ_DFTr_ENUM
#define OVQ_DISTRIBUTOR_DFTr_ENUM BCM56640_A0_OVQ_DISTRIBUTOR_DFTr_ENUM
#define OVQ_DROP_THRESHOLD0r_ENUM BCM56640_A0_OVQ_DROP_THRESHOLD0r_ENUM
#define OVQ_DROP_THRESHOLD_REGr_ENUM BCM56640_A0_OVQ_DROP_THRESHOLD_REGr_ENUM
#define OVQ_DROP_THRESHOLD_RESET_LIMITr_ENUM BCM56640_A0_OVQ_DROP_THRESHOLD_RESET_LIMITr_ENUM
#define OVQ_ECC_BITMAPr_ENUM BCM56640_A0_OVQ_ECC_BITMAPr_ENUM
#define OVQ_FLOWCONTROL_COUNTERr_ENUM BCM56640_A0_OVQ_FLOWCONTROL_COUNTERr_ENUM
#define OVQ_FLOWCONTROL_THRESHOLDr_ENUM BCM56640_A0_OVQ_FLOWCONTROL_THRESHOLDr_ENUM
#define OVQ_LINKED_LIST_REGr_ENUM BCM56640_A0_OVQ_LINKED_LIST_REGr_ENUM
#define OVQ_LINKED_LIST_SELECTr_ENUM BCM56640_A0_OVQ_LINKED_LIST_SELECTr_ENUM
#define OVQ_LINKED_NEXTPTRr_ENUM BCM56640_A0_OVQ_LINKED_NEXTPTRr_ENUM
#define OVQ_LINKED_REGr_ENUM BCM56640_A0_OVQ_LINKED_REGr_ENUM
#define OVQ_MCQ_CREDITSr_ENUM BCM56640_A0_OVQ_MCQ_CREDITSr_ENUM
#define OVQ_MCQ_STATEr_ENUM BCM56640_A0_OVQ_MCQ_STATEr_ENUM
#define OVQ_SCANNER_MAX_POINTERr_ENUM BCM56640_A0_OVQ_SCANNER_MAX_POINTERr_ENUM
#define OVQ_SCANNER_POINTERr_ENUM BCM56640_A0_OVQ_SCANNER_POINTERr_ENUM
#define PARITY_CHK_ENr_ENUM BCM56640_A0_PARITY_CHK_ENr_ENUM
#define PARITY_ERROR_STATUS_0r_ENUM BCM56640_A0_PARITY_ERROR_STATUS_0r_ENUM
#define PARITY_ERROR_STATUS_1r_ENUM BCM56640_A0_PARITY_ERROR_STATUS_1r_ENUM
#define PARS_RAM_DBGCTRLr_ENUM BCM56640_A0_PARS_RAM_DBGCTRLr_ENUM
#define PARS_RAM_DBGCTRL_2r_ENUM BCM56640_A0_PARS_RAM_DBGCTRL_2r_ENUM
#define PASSTHRU_NLF_MTU_CHECKr_ENUM BCM56640_A0_PASSTHRU_NLF_MTU_CHECKr_ENUM
#define PCIE_RST_CONTROLr_ENUM BCM56640_A0_PCIE_RST_CONTROLr_ENUM
#define PERR_PTR_CTRr_ENUM BCM56640_A0_PERR_PTR_CTRr_ENUM
#define PERR_PTR_EXPr_ENUM BCM56640_A0_PERR_PTR_EXPr_ENUM
#define PERR_STATr_ENUM BCM56640_A0_PERR_STATr_ENUM
#define PE_ETHERTYPEr_ENUM BCM56640_A0_PE_ETHERTYPEr_ENUM
#define PHB2_COS_MAPm_ENUM BCM56640_A0_PHB2_COS_MAPm_ENUM
#define PKTAGINGLIMIT0r_ENUM BCM56640_A0_PKTAGINGLIMIT0r_ENUM
#define PKTAGINGLIMIT1r_ENUM BCM56640_A0_PKTAGINGLIMIT1r_ENUM
#define PKTAGINGTIMERr_ENUM BCM56640_A0_PKTAGINGTIMERr_ENUM
#define PKTHDRMEMDEBUGr_ENUM BCM56640_A0_PKTHDRMEMDEBUGr_ENUM
#define PKTLINKMEMDEBUGr_ENUM BCM56640_A0_PKTLINKMEMDEBUGr_ENUM
#define POOL_DROP_STATEr_ENUM BCM56640_A0_POOL_DROP_STATEr_ENUM
#define PORT_BRIDGE_BMAPm_ENUM BCM56640_A0_PORT_BRIDGE_BMAPm_ENUM
#define PORT_BRIDGE_MIRROR_BMAPm_ENUM BCM56640_A0_PORT_BRIDGE_MIRROR_BMAPm_ENUM
#define PORT_CBL_TABLEm_ENUM BCM56640_A0_PORT_CBL_TABLEm_ENUM
#define PORT_CBL_TABLE_MODBASEm_ENUM BCM56640_A0_PORT_CBL_TABLE_MODBASEm_ENUM
#define PORT_CDC_RXFIFO_CELL_CNTr_ENUM BCM56640_A0_PORT_CDC_RXFIFO_CELL_CNTr_ENUM
#define PORT_CDC_RXFIFO_ECC_STATUSr_ENUM BCM56640_A0_PORT_CDC_RXFIFO_ECC_STATUSr_ENUM
#define PORT_CDC_RXFIFO_OVRFLWr_ENUM BCM56640_A0_PORT_CDC_RXFIFO_OVRFLWr_ENUM
#define PORT_CDC_TXFIFO_CELL_CNTr_ENUM BCM56640_A0_PORT_CDC_TXFIFO_CELL_CNTr_ENUM
#define PORT_CDC_TXFIFO_CELL_REQ_CNTr_ENUM BCM56640_A0_PORT_CDC_TXFIFO_CELL_REQ_CNTr_ENUM
#define PORT_CDC_TXFIFO_ECC_STATUSr_ENUM BCM56640_A0_PORT_CDC_TXFIFO_ECC_STATUSr_ENUM
#define PORT_CDC_TXFIFO_OVRFLWr_ENUM BCM56640_A0_PORT_CDC_TXFIFO_OVRFLWr_ENUM
#define PORT_CMAC_MODEr_ENUM BCM56640_A0_PORT_CMAC_MODEr_ENUM
#define PORT_CNTMAXSIZEr_ENUM BCM56640_A0_PORT_CNTMAXSIZEr_ENUM
#define PORT_CONFIGr_ENUM BCM56640_A0_PORT_CONFIGr_ENUM
#define PORT_COS_MAPm_ENUM BCM56640_A0_PORT_COS_MAPm_ENUM
#define PORT_COUNT_CELLr_ENUM BCM56640_A0_PORT_COUNT_CELLr_ENUM
#define PORT_ECC_CONTROLr_ENUM BCM56640_A0_PORT_ECC_CONTROLr_ENUM
#define PORT_EEE_CLOCK_GATEr_ENUM BCM56640_A0_PORT_EEE_CLOCK_GATEr_ENUM
#define PORT_EEE_CORE0_CLOCK_GATE_COUNTERr_ENUM BCM56640_A0_PORT_EEE_CORE0_CLOCK_GATE_COUNTERr_ENUM
#define PORT_EEE_CORE1_CLOCK_GATE_COUNTERr_ENUM BCM56640_A0_PORT_EEE_CORE1_CLOCK_GATE_COUNTERr_ENUM
#define PORT_EEE_CORE2_CLOCK_GATE_COUNTERr_ENUM BCM56640_A0_PORT_EEE_CORE2_CLOCK_GATE_COUNTERr_ENUM
#define PORT_EEE_CORE_CLOCK_GATE_COUNTERr_ENUM BCM56640_A0_PORT_EEE_CORE_CLOCK_GATE_COUNTERr_ENUM
#define PORT_EEE_COUNTER_MODEr_ENUM BCM56640_A0_PORT_EEE_COUNTER_MODEr_ENUM
#define PORT_EEE_DURATION_TIMER_PULSEr_ENUM BCM56640_A0_PORT_EEE_DURATION_TIMER_PULSEr_ENUM
#define PORT_EHG0_RXFIFO_ECC_STATUSr_ENUM BCM56640_A0_PORT_EHG0_RXFIFO_ECC_STATUSr_ENUM
#define PORT_EHG0_RX_DATA_ECC_STATUSr_ENUM BCM56640_A0_PORT_EHG0_RX_DATA_ECC_STATUSr_ENUM
#define PORT_EHG0_RX_MASK_ECC_STATUSr_ENUM BCM56640_A0_PORT_EHG0_RX_MASK_ECC_STATUSr_ENUM
#define PORT_EHG0_TX_DATA_ECC_STATUSr_ENUM BCM56640_A0_PORT_EHG0_TX_DATA_ECC_STATUSr_ENUM
#define PORT_EHG1_RXFIFO_ECC_STATUSr_ENUM BCM56640_A0_PORT_EHG1_RXFIFO_ECC_STATUSr_ENUM
#define PORT_EHG1_RX_DATA_ECC_STATUSr_ENUM BCM56640_A0_PORT_EHG1_RX_DATA_ECC_STATUSr_ENUM
#define PORT_EHG1_RX_MASK_ECC_STATUSr_ENUM BCM56640_A0_PORT_EHG1_RX_MASK_ECC_STATUSr_ENUM
#define PORT_EHG1_TX_DATA_ECC_STATUSr_ENUM BCM56640_A0_PORT_EHG1_TX_DATA_ECC_STATUSr_ENUM
#define PORT_EHG2_RXFIFO_ECC_STATUSr_ENUM BCM56640_A0_PORT_EHG2_RXFIFO_ECC_STATUSr_ENUM
#define PORT_EHG2_RX_DATA_ECC_STATUSr_ENUM BCM56640_A0_PORT_EHG2_RX_DATA_ECC_STATUSr_ENUM
#define PORT_EHG2_RX_MASK_ECC_STATUSr_ENUM BCM56640_A0_PORT_EHG2_RX_MASK_ECC_STATUSr_ENUM
#define PORT_EHG2_TX_DATA_ECC_STATUSr_ENUM BCM56640_A0_PORT_EHG2_TX_DATA_ECC_STATUSr_ENUM
#define PORT_EHG_ECC_CONTROLr_ENUM BCM56640_A0_PORT_EHG_ECC_CONTROLr_ENUM
#define PORT_EHG_FORCE_DOUBLE_BIT_ERRORr_ENUM BCM56640_A0_PORT_EHG_FORCE_DOUBLE_BIT_ERRORr_ENUM
#define PORT_EHG_FORCE_SINGLE_BIT_ERRORr_ENUM BCM56640_A0_PORT_EHG_FORCE_SINGLE_BIT_ERRORr_ENUM
#define PORT_EHG_RXFIFO_CELL_CNTr_ENUM BCM56640_A0_PORT_EHG_RXFIFO_CELL_CNTr_ENUM
#define PORT_EHG_RXFIFO_ECC_STATUSr_ENUM BCM56640_A0_PORT_EHG_RXFIFO_ECC_STATUSr_ENUM
#define PORT_EHG_RXFIFO_OVRFLWr_ENUM BCM56640_A0_PORT_EHG_RXFIFO_OVRFLWr_ENUM
#define PORT_EHG_RX_CONTROLr_ENUM BCM56640_A0_PORT_EHG_RX_CONTROLr_ENUM
#define PORT_EHG_RX_DATA_ECC_STATUSr_ENUM BCM56640_A0_PORT_EHG_RX_DATA_ECC_STATUSr_ENUM
#define PORT_EHG_RX_MASK_ECC_STATUSr_ENUM BCM56640_A0_PORT_EHG_RX_MASK_ECC_STATUSr_ENUM
#define PORT_EHG_RX_PKT_DROPr_ENUM BCM56640_A0_PORT_EHG_RX_PKT_DROPr_ENUM
#define PORT_EHG_RX_TUNNEL_DATAm_ENUM BCM56640_A0_PORT_EHG_RX_TUNNEL_DATAm_ENUM
#define PORT_EHG_RX_TUNNEL_MASKm_ENUM BCM56640_A0_PORT_EHG_RX_TUNNEL_MASKm_ENUM
#define PORT_EHG_TPIDr_ENUM BCM56640_A0_PORT_EHG_TPIDr_ENUM
#define PORT_EHG_TX_CONTROLr_ENUM BCM56640_A0_PORT_EHG_TX_CONTROLr_ENUM
#define PORT_EHG_TX_DATA_ECC_STATUSr_ENUM BCM56640_A0_PORT_EHG_TX_DATA_ECC_STATUSr_ENUM
#define PORT_EHG_TX_IPV4IDr_ENUM BCM56640_A0_PORT_EHG_TX_IPV4IDr_ENUM
#define PORT_EHG_TX_TUNNEL_DATAm_ENUM BCM56640_A0_PORT_EHG_TX_TUNNEL_DATAm_ENUM
#define PORT_ENABLE_REGr_ENUM BCM56640_A0_PORT_ENABLE_REGr_ENUM
#define PORT_FAULT_LINK_STATUSr_ENUM BCM56640_A0_PORT_FAULT_LINK_STATUSr_ENUM
#define PORT_FC_STATUSr_ENUM BCM56640_A0_PORT_FC_STATUSr_ENUM
#define PORT_FORCE_DOUBLE_BIT_ERRORr_ENUM BCM56640_A0_PORT_FORCE_DOUBLE_BIT_ERRORr_ENUM
#define PORT_FORCE_SINGLE_BIT_ERRORr_ENUM BCM56640_A0_PORT_FORCE_SINGLE_BIT_ERRORr_ENUM
#define PORT_INTR_ENABLEr_ENUM BCM56640_A0_PORT_INTR_ENABLEr_ENUM
#define PORT_INTR_STATUSr_ENUM BCM56640_A0_PORT_INTR_STATUSr_ENUM
#define PORT_LAG_FAILOVER_SETm_ENUM BCM56640_A0_PORT_LAG_FAILOVER_SETm_ENUM
#define PORT_LED_CHAIN_CONFIGr_ENUM BCM56640_A0_PORT_LED_CHAIN_CONFIGr_ENUM
#define PORT_LIMIT_STATESr_ENUM BCM56640_A0_PORT_LIMIT_STATESr_ENUM
#define PORT_LINKSTATUS_DOWNr_ENUM BCM56640_A0_PORT_LINKSTATUS_DOWNr_ENUM
#define PORT_LINKSTATUS_DOWN_CLEARr_ENUM BCM56640_A0_PORT_LINKSTATUS_DOWN_CLEARr_ENUM
#define PORT_MAC_CONTROLr_ENUM BCM56640_A0_PORT_MAC_CONTROLr_ENUM
#define PORT_MAX_PKT_SIZEr_ENUM BCM56640_A0_PORT_MAX_PKT_SIZEr_ENUM
#define PORT_MIB_RESETr_ENUM BCM56640_A0_PORT_MIB_RESETr_ENUM
#define PORT_MIB_RSC0_ECC_STATUSr_ENUM BCM56640_A0_PORT_MIB_RSC0_ECC_STATUSr_ENUM
#define PORT_MIB_RSC1_ECC_STATUSr_ENUM BCM56640_A0_PORT_MIB_RSC1_ECC_STATUSr_ENUM
#define PORT_MIB_RSC_ECC_STATUSr_ENUM BCM56640_A0_PORT_MIB_RSC_ECC_STATUSr_ENUM
#define PORT_MIB_TSC0_ECC_STATUSr_ENUM BCM56640_A0_PORT_MIB_TSC0_ECC_STATUSr_ENUM
#define PORT_MIB_TSC1_ECC_STATUSr_ENUM BCM56640_A0_PORT_MIB_TSC1_ECC_STATUSr_ENUM
#define PORT_MIB_TSC_ECC_STATUSr_ENUM BCM56640_A0_PORT_MIB_TSC_ECC_STATUSr_ENUM
#define PORT_MLD_CTRL_REGr_ENUM BCM56640_A0_PORT_MLD_CTRL_REGr_ENUM
#define PORT_MODE_REGr_ENUM BCM56640_A0_PORT_MODE_REGr_ENUM
#define PORT_OR_TRUNK_MAC_COUNTm_ENUM BCM56640_A0_PORT_OR_TRUNK_MAC_COUNTm_ENUM
#define PORT_OR_TRUNK_MAC_LIMITm_ENUM BCM56640_A0_PORT_OR_TRUNK_MAC_LIMITm_ENUM
#define PORT_OVQ_PAUSE_ENABLE_64r_ENUM BCM56640_A0_PORT_OVQ_PAUSE_ENABLE_64r_ENUM
#define PORT_PAUSE_ENABLE_64r_ENUM BCM56640_A0_PORT_PAUSE_ENABLE_64r_ENUM
#define PORT_PFC_CFGr_ENUM BCM56640_A0_PORT_PFC_CFGr_ENUM
#define PORT_PFC_CFG0r_ENUM BCM56640_A0_PORT_PFC_CFG0r_ENUM
#define PORT_PFC_CFG1r_ENUM BCM56640_A0_PORT_PFC_CFG1r_ENUM
#define PORT_PG_SPIDr_ENUM BCM56640_A0_PORT_PG_SPIDr_ENUM
#define PORT_POWER_SAVEr_ENUM BCM56640_A0_PORT_POWER_SAVEr_ENUM
#define PORT_PRI_GRPr_ENUM BCM56640_A0_PORT_PRI_GRPr_ENUM
#define PORT_PRI_GRP0r_ENUM BCM56640_A0_PORT_PRI_GRP0r_ENUM
#define PORT_PRI_GRP1r_ENUM BCM56640_A0_PORT_PRI_GRP1r_ENUM
#define PORT_PRI_XON_ENABLEr_ENUM BCM56640_A0_PORT_PRI_XON_ENABLEr_ENUM
#define PORT_SGNDET_EARLYCRSr_ENUM BCM56640_A0_PORT_SGNDET_EARLYCRSr_ENUM
#define PORT_SHARED_COUNT_CELLr_ENUM BCM56640_A0_PORT_SHARED_COUNT_CELLr_ENUM
#define PORT_SOFT_RESETr_ENUM BCM56640_A0_PORT_SOFT_RESETr_ENUM
#define PORT_SPARE0_REGr_ENUM BCM56640_A0_PORT_SPARE0_REGr_ENUM
#define PORT_TABm_ENUM BCM56640_A0_PORT_TABm_ENUM
#define PORT_TXFIFO0_ECC_STATUSr_ENUM BCM56640_A0_PORT_TXFIFO0_ECC_STATUSr_ENUM
#define PORT_TXFIFO1_ECC_STATUSr_ENUM BCM56640_A0_PORT_TXFIFO1_ECC_STATUSr_ENUM
#define PORT_TXFIFO2_ECC_STATUSr_ENUM BCM56640_A0_PORT_TXFIFO2_ECC_STATUSr_ENUM
#define PORT_TXFIFO_CELL_CNTr_ENUM BCM56640_A0_PORT_TXFIFO_CELL_CNTr_ENUM
#define PORT_TXFIFO_CELL_REQ_CNTr_ENUM BCM56640_A0_PORT_TXFIFO_CELL_REQ_CNTr_ENUM
#define PORT_TXFIFO_ECC_STATUSr_ENUM BCM56640_A0_PORT_TXFIFO_ECC_STATUSr_ENUM
#define PORT_TXFIFO_OVRFLWr_ENUM BCM56640_A0_PORT_TXFIFO_OVRFLWr_ENUM
#define PORT_TXFIFO_PKT_DROP_CTLr_ENUM BCM56640_A0_PORT_TXFIFO_PKT_DROP_CTLr_ENUM
#define PORT_WC_UCMEM_CTRLr_ENUM BCM56640_A0_PORT_WC_UCMEM_CTRLr_ENUM
#define PORT_WC_UCMEM_DATAm_ENUM BCM56640_A0_PORT_WC_UCMEM_DATAm_ENUM
#define PORT_XGXS0_CTRL_REGr_ENUM BCM56640_A0_PORT_XGXS0_CTRL_REGr_ENUM
#define PORT_XGXS0_LN0_STATUS0_REGr_ENUM BCM56640_A0_PORT_XGXS0_LN0_STATUS0_REGr_ENUM
#define PORT_XGXS0_LN0_STATUS1_REGr_ENUM BCM56640_A0_PORT_XGXS0_LN0_STATUS1_REGr_ENUM
#define PORT_XGXS0_LN1_STATUS0_REGr_ENUM BCM56640_A0_PORT_XGXS0_LN1_STATUS0_REGr_ENUM
#define PORT_XGXS0_LN1_STATUS1_REGr_ENUM BCM56640_A0_PORT_XGXS0_LN1_STATUS1_REGr_ENUM
#define PORT_XGXS0_LN2_STATUS0_REGr_ENUM BCM56640_A0_PORT_XGXS0_LN2_STATUS0_REGr_ENUM
#define PORT_XGXS0_LN2_STATUS1_REGr_ENUM BCM56640_A0_PORT_XGXS0_LN2_STATUS1_REGr_ENUM
#define PORT_XGXS0_LN3_STATUS0_REGr_ENUM BCM56640_A0_PORT_XGXS0_LN3_STATUS0_REGr_ENUM
#define PORT_XGXS0_LN3_STATUS1_REGr_ENUM BCM56640_A0_PORT_XGXS0_LN3_STATUS1_REGr_ENUM
#define PORT_XGXS0_STATUS0_REGr_ENUM BCM56640_A0_PORT_XGXS0_STATUS0_REGr_ENUM
#define PORT_XGXS0_STATUS1_REGr_ENUM BCM56640_A0_PORT_XGXS0_STATUS1_REGr_ENUM
#define PORT_XGXS0_STATUS_GEN_REGr_ENUM BCM56640_A0_PORT_XGXS0_STATUS_GEN_REGr_ENUM
#define PORT_XGXS1_CTRL_REGr_ENUM BCM56640_A0_PORT_XGXS1_CTRL_REGr_ENUM
#define PORT_XGXS1_LN0_STATUS0_REGr_ENUM BCM56640_A0_PORT_XGXS1_LN0_STATUS0_REGr_ENUM
#define PORT_XGXS1_LN0_STATUS1_REGr_ENUM BCM56640_A0_PORT_XGXS1_LN0_STATUS1_REGr_ENUM
#define PORT_XGXS1_LN1_STATUS0_REGr_ENUM BCM56640_A0_PORT_XGXS1_LN1_STATUS0_REGr_ENUM
#define PORT_XGXS1_LN1_STATUS1_REGr_ENUM BCM56640_A0_PORT_XGXS1_LN1_STATUS1_REGr_ENUM
#define PORT_XGXS1_LN2_STATUS0_REGr_ENUM BCM56640_A0_PORT_XGXS1_LN2_STATUS0_REGr_ENUM
#define PORT_XGXS1_LN2_STATUS1_REGr_ENUM BCM56640_A0_PORT_XGXS1_LN2_STATUS1_REGr_ENUM
#define PORT_XGXS1_LN3_STATUS0_REGr_ENUM BCM56640_A0_PORT_XGXS1_LN3_STATUS0_REGr_ENUM
#define PORT_XGXS1_LN3_STATUS1_REGr_ENUM BCM56640_A0_PORT_XGXS1_LN3_STATUS1_REGr_ENUM
#define PORT_XGXS1_STATUS1_REGr_ENUM BCM56640_A0_PORT_XGXS1_STATUS1_REGr_ENUM
#define PORT_XGXS1_STATUS_GEN_REGr_ENUM BCM56640_A0_PORT_XGXS1_STATUS_GEN_REGr_ENUM
#define PORT_XGXS2_CTRL_REGr_ENUM BCM56640_A0_PORT_XGXS2_CTRL_REGr_ENUM
#define PORT_XGXS2_LN0_STATUS0_REGr_ENUM BCM56640_A0_PORT_XGXS2_LN0_STATUS0_REGr_ENUM
#define PORT_XGXS2_LN0_STATUS1_REGr_ENUM BCM56640_A0_PORT_XGXS2_LN0_STATUS1_REGr_ENUM
#define PORT_XGXS2_LN1_STATUS0_REGr_ENUM BCM56640_A0_PORT_XGXS2_LN1_STATUS0_REGr_ENUM
#define PORT_XGXS2_LN1_STATUS1_REGr_ENUM BCM56640_A0_PORT_XGXS2_LN1_STATUS1_REGr_ENUM
#define PORT_XGXS2_LN2_STATUS0_REGr_ENUM BCM56640_A0_PORT_XGXS2_LN2_STATUS0_REGr_ENUM
#define PORT_XGXS2_LN2_STATUS1_REGr_ENUM BCM56640_A0_PORT_XGXS2_LN2_STATUS1_REGr_ENUM
#define PORT_XGXS2_LN3_STATUS0_REGr_ENUM BCM56640_A0_PORT_XGXS2_LN3_STATUS0_REGr_ENUM
#define PORT_XGXS2_LN3_STATUS1_REGr_ENUM BCM56640_A0_PORT_XGXS2_LN3_STATUS1_REGr_ENUM
#define PORT_XGXS2_STATUS0_REGr_ENUM BCM56640_A0_PORT_XGXS2_STATUS0_REGr_ENUM
#define PORT_XGXS2_STATUS1_REGr_ENUM BCM56640_A0_PORT_XGXS2_STATUS1_REGr_ENUM
#define PORT_XGXS2_STATUS_GEN_REGr_ENUM BCM56640_A0_PORT_XGXS2_STATUS_GEN_REGr_ENUM
#define PORT_XGXS_COUNTER_MODEr_ENUM BCM56640_A0_PORT_XGXS_COUNTER_MODEr_ENUM
#define PORT_XGXS_CTRL_REGr_ENUM BCM56640_A0_PORT_XGXS_CTRL_REGr_ENUM
#define PORT_XGXS_STATUS1_REGr_ENUM BCM56640_A0_PORT_XGXS_STATUS1_REGr_ENUM
#define PORT_XGXS_STATUS_GEN_REGr_ENUM BCM56640_A0_PORT_XGXS_STATUS_GEN_REGr_ENUM
#define PQEFIFOEMPTYr_ENUM BCM56640_A0_PQEFIFOEMPTYr_ENUM
#define PQEFIFOEMPTY0r_ENUM BCM56640_A0_PQEFIFOEMPTY0r_ENUM
#define PQEFIFOEMPTY1r_ENUM BCM56640_A0_PQEFIFOEMPTY1r_ENUM
#define PQEFIFOOVERFLOWr_ENUM BCM56640_A0_PQEFIFOOVERFLOWr_ENUM
#define PQEFIFOOVERFLOW0r_ENUM BCM56640_A0_PQEFIFOOVERFLOW0r_ENUM
#define PQEFIFOOVERFLOW1r_ENUM BCM56640_A0_PQEFIFOOVERFLOW1r_ENUM
#define PQEFIFOPTREQUALr_ENUM BCM56640_A0_PQEFIFOPTREQUALr_ENUM
#define PQEFIFOPTREQUAL0r_ENUM BCM56640_A0_PQEFIFOPTREQUAL0r_ENUM
#define PQEFIFOPTREQUAL1r_ENUM BCM56640_A0_PQEFIFOPTREQUAL1r_ENUM
#define PQEMEMCFGr_ENUM BCM56640_A0_PQEMEMCFGr_ENUM
#define PQEMEMDEBUGr_ENUM BCM56640_A0_PQEMEMDEBUGr_ENUM
#define PQEPARITYERRORADRr_ENUM BCM56640_A0_PQEPARITYERRORADRr_ENUM
#define PRIO2COS_PROFILEr_ENUM BCM56640_A0_PRIO2COS_PROFILEr_ENUM
#define PRIO2COS_PROFILE0r_ENUM BCM56640_A0_PRIO2COS_PROFILE0r_ENUM
#define PRIO2COS_PROFILE1r_ENUM BCM56640_A0_PRIO2COS_PROFILE1r_ENUM
#define PRIO2COS_PROFILE2r_ENUM BCM56640_A0_PRIO2COS_PROFILE2r_ENUM
#define PRIO2COS_PROFILE3r_ENUM BCM56640_A0_PRIO2COS_PROFILE3r_ENUM
#define PRIORITY_CONTROLr_ENUM BCM56640_A0_PRIORITY_CONTROLr_ENUM
#define PROTOCOL_PKT_CONTROLr_ENUM BCM56640_A0_PROTOCOL_PKT_CONTROLr_ENUM
#define PTP_LABEL_RANGE_PROFILE_TABLEm_ENUM BCM56640_A0_PTP_LABEL_RANGE_PROFILE_TABLEm_ENUM
#define PWR_WATCH_DOG_CONTROL_MBr_ENUM BCM56640_A0_PWR_WATCH_DOG_CONTROL_MBr_ENUM
#define PWR_WATCH_DOG_STATUS_MBr_ENUM BCM56640_A0_PWR_WATCH_DOG_STATUS_MBr_ENUM
#define QCN_CNM_PRP_CNTr_ENUM BCM56640_A0_QCN_CNM_PRP_CNTr_ENUM
#define QCN_CNM_PRP_CTRLr_ENUM BCM56640_A0_QCN_CNM_PRP_CTRLr_ENUM
#define QCN_CNM_PRP_DLF_COUNTr_ENUM BCM56640_A0_QCN_CNM_PRP_DLF_COUNTr_ENUM
#define QCN_CNM_RVD_TBL_ECC_ERRr_ENUM BCM56640_A0_QCN_CNM_RVD_TBL_ECC_ERRr_ENUM
#define QCN_CNM_RVD_TBL_ECC_ERR1r_ENUM BCM56640_A0_QCN_CNM_RVD_TBL_ECC_ERR1r_ENUM
#define QCN_CNM_RVD_TBL_ECC_ERR2r_ENUM BCM56640_A0_QCN_CNM_RVD_TBL_ECC_ERR2r_ENUM
#define QCN_CNM_TIMER_TBL_ECC_ERRr_ENUM BCM56640_A0_QCN_CNM_TIMER_TBL_ECC_ERRr_ENUM
#define QCN_CNM_TIMER_TBL_ECC_ERR1r_ENUM BCM56640_A0_QCN_CNM_TIMER_TBL_ECC_ERR1r_ENUM
#define QCN_CNM_TIMER_TBL_ECC_ERR2r_ENUM BCM56640_A0_QCN_CNM_TIMER_TBL_ECC_ERR2r_ENUM
#define QCN_PFC_STATEr_ENUM BCM56640_A0_QCN_PFC_STATEr_ENUM
#define QCN_TBID_TBL_ECC_ERRr_ENUM BCM56640_A0_QCN_TBID_TBL_ECC_ERRr_ENUM
#define QCN_TBID_TBL_ECC_ERR1r_ENUM BCM56640_A0_QCN_TBID_TBL_ECC_ERR1r_ENUM
#define QCN_TBID_TBL_ECC_ERR2r_ENUM BCM56640_A0_QCN_TBID_TBL_ECC_ERR2r_ENUM
#define QCN_TOV_TBL_ECC_ERRr_ENUM BCM56640_A0_QCN_TOV_TBL_ECC_ERRr_ENUM
#define QCN_TOV_TBL_ECC_ERR1r_ENUM BCM56640_A0_QCN_TOV_TBL_ECC_ERR1r_ENUM
#define QCN_TOV_TBL_ECC_ERR2r_ENUM BCM56640_A0_QCN_TOV_TBL_ECC_ERR2r_ENUM
#define R1023r_ENUM BCM56640_A0_R1023r_ENUM
#define R127r_ENUM BCM56640_A0_R127r_ENUM
#define R1518r_ENUM BCM56640_A0_R1518r_ENUM
#define R16383r_ENUM BCM56640_A0_R16383r_ENUM
#define R2047r_ENUM BCM56640_A0_R2047r_ENUM
#define R255r_ENUM BCM56640_A0_R255r_ENUM
#define R4095r_ENUM BCM56640_A0_R4095r_ENUM
#define R511r_ENUM BCM56640_A0_R511r_ENUM
#define R64r_ENUM BCM56640_A0_R64r_ENUM
#define R9216r_ENUM BCM56640_A0_R9216r_ENUM
#define RALNr_ENUM BCM56640_A0_RALNr_ENUM
#define RAW_ENTRY_TABLEm_ENUM BCM56640_A0_RAW_ENTRY_TABLEm_ENUM
#define RAW_HITBIT_TABLEm_ENUM BCM56640_A0_RAW_HITBIT_TABLEm_ENUM
#define RBCAr_ENUM BCM56640_A0_RBCAr_ENUM
#define RBYTr_ENUM BCM56640_A0_RBYTr_ENUM
#define RDBGC0r_ENUM BCM56640_A0_RDBGC0r_ENUM
#define RDBGC0_SELECTr_ENUM BCM56640_A0_RDBGC0_SELECTr_ENUM
#define RDBGC1r_ENUM BCM56640_A0_RDBGC1r_ENUM
#define RDBGC1_SELECTr_ENUM BCM56640_A0_RDBGC1_SELECTr_ENUM
#define RDBGC2r_ENUM BCM56640_A0_RDBGC2r_ENUM
#define RDBGC2_SELECTr_ENUM BCM56640_A0_RDBGC2_SELECTr_ENUM
#define RDBGC3r_ENUM BCM56640_A0_RDBGC3r_ENUM
#define RDBGC3_SELECTr_ENUM BCM56640_A0_RDBGC3_SELECTr_ENUM
#define RDBGC4r_ENUM BCM56640_A0_RDBGC4r_ENUM
#define RDBGC4_SELECTr_ENUM BCM56640_A0_RDBGC4_SELECTr_ENUM
#define RDBGC5r_ENUM BCM56640_A0_RDBGC5r_ENUM
#define RDBGC5_SELECTr_ENUM BCM56640_A0_RDBGC5_SELECTr_ENUM
#define RDBGC6r_ENUM BCM56640_A0_RDBGC6r_ENUM
#define RDBGC6_SELECTr_ENUM BCM56640_A0_RDBGC6_SELECTr_ENUM
#define RDBGC7r_ENUM BCM56640_A0_RDBGC7r_ENUM
#define RDBGC7_SELECTr_ENUM BCM56640_A0_RDBGC7_SELECTr_ENUM
#define RDBGC8r_ENUM BCM56640_A0_RDBGC8r_ENUM
#define RDBGC8_SELECTr_ENUM BCM56640_A0_RDBGC8_SELECTr_ENUM
#define RDBGC_SELECT_2r_ENUM BCM56640_A0_RDBGC_SELECT_2r_ENUM
#define RDECELLCNTINGr_ENUM BCM56640_A0_RDECELLCNTINGr_ENUM
#define RDECELLCNTQr_ENUM BCM56640_A0_RDECELLCNTQr_ENUM
#define RDEDESCP_MEMDEBUGr_ENUM BCM56640_A0_RDEDESCP_MEMDEBUGr_ENUM
#define RDEECCPDROPCNTr_ENUM BCM56640_A0_RDEECCPDROPCNTr_ENUM
#define RDEERRORCODEr_ENUM BCM56640_A0_RDEERRORCODEr_ENUM
#define RDEFREELISTr_ENUM BCM56640_A0_RDEFREELISTr_ENUM
#define RDEMEMDEBUG_64r_ENUM BCM56640_A0_RDEMEMDEBUG_64r_ENUM
#define RDEMINCELLLMTINGr_ENUM BCM56640_A0_RDEMINCELLLMTINGr_ENUM
#define RDEMINLMTCELLQr_ENUM BCM56640_A0_RDEMINLMTCELLQr_ENUM
#define RDEMINLMTPKTQr_ENUM BCM56640_A0_RDEMINLMTPKTQr_ENUM
#define RDEOVERLIMITDROPCNTr_ENUM BCM56640_A0_RDEOVERLIMITDROPCNTr_ENUM
#define RDEPARITYERRORPTRr_ENUM BCM56640_A0_RDEPARITYERRORPTRr_ENUM
#define RDEPKTCNTQr_ENUM BCM56640_A0_RDEPKTCNTQr_ENUM
#define RDEPORTMAXCELLEGRr_ENUM BCM56640_A0_RDEPORTMAXCELLEGRr_ENUM
#define RDEQEMPTYr_ENUM BCM56640_A0_RDEQEMPTYr_ENUM
#define RDEQFULLDROPCNTr_ENUM BCM56640_A0_RDEQFULLDROPCNTr_ENUM
#define RDEQPKTCNTr_ENUM BCM56640_A0_RDEQPKTCNTr_ENUM
#define RDEQRSTr_ENUM BCM56640_A0_RDEQRSTr_ENUM
#define RDERDLIMITr_ENUM BCM56640_A0_RDERDLIMITr_ENUM
#define RDERSTOFFSETCELLINGr_ENUM BCM56640_A0_RDERSTOFFSETCELLINGr_ENUM
#define RDERSTOFFSETCELLQr_ENUM BCM56640_A0_RDERSTOFFSETCELLQr_ENUM
#define RDERSTOFFSETPKTQr_ENUM BCM56640_A0_RDERSTOFFSETPKTQr_ENUM
#define RDESHRCELLLMTINGr_ENUM BCM56640_A0_RDESHRCELLLMTINGr_ENUM
#define RDESHRLMTCELLQr_ENUM BCM56640_A0_RDESHRLMTCELLQr_ENUM
#define RDESHRLMTPKTQr_ENUM BCM56640_A0_RDESHRLMTPKTQr_ENUM
#define RDETHDBYPASSr_ENUM BCM56640_A0_RDETHDBYPASSr_ENUM
#define RDETHDIDROPCNTr_ENUM BCM56640_A0_RDETHDIDROPCNTr_ENUM
#define RDETHDODROPr_ENUM BCM56640_A0_RDETHDODROPr_ENUM
#define RDETOTALSHRLMTPKTEGRr_ENUM BCM56640_A0_RDETOTALSHRLMTPKTEGRr_ENUM
#define RDE_POOL_SELECTr_ENUM BCM56640_A0_RDE_POOL_SELECTr_ENUM
#define RDISCr_ENUM BCM56640_A0_RDISCr_ENUM
#define RDVLNr_ENUM BCM56640_A0_RDVLNr_ENUM
#define REFRESH_COUNT_CONTROLr_ENUM BCM56640_A0_REFRESH_COUNT_CONTROLr_ENUM
#define REMOTE_CPU_DA_LSr_ENUM BCM56640_A0_REMOTE_CPU_DA_LSr_ENUM
#define REMOTE_CPU_DA_MSr_ENUM BCM56640_A0_REMOTE_CPU_DA_MSr_ENUM
#define REMOTE_CPU_LENGTH_TYPEr_ENUM BCM56640_A0_REMOTE_CPU_LENGTH_TYPEr_ENUM
#define REPLHEADMEMDEBUGr_ENUM BCM56640_A0_REPLHEADMEMDEBUGr_ENUM
#define REPLIST_MEMDEBUGr_ENUM BCM56640_A0_REPLIST_MEMDEBUGr_ENUM
#define REPL_HEAD_PTR_REPLACEr_ENUM BCM56640_A0_REPL_HEAD_PTR_REPLACEr_ENUM
#define REP_ID_REMAP_CONTROLr_ENUM BCM56640_A0_REP_ID_REMAP_CONTROLr_ENUM
#define RERPKTr_ENUM BCM56640_A0_RERPKTr_ENUM
#define RFCRr_ENUM BCM56640_A0_RFCRr_ENUM
#define RFCSr_ENUM BCM56640_A0_RFCSr_ENUM
#define RFLRr_ENUM BCM56640_A0_RFLRr_ENUM
#define RFRGr_ENUM BCM56640_A0_RFRGr_ENUM
#define RIPC4r_ENUM BCM56640_A0_RIPC4r_ENUM
#define RIPC6r_ENUM BCM56640_A0_RIPC6r_ENUM
#define RIPD4r_ENUM BCM56640_A0_RIPD4r_ENUM
#define RIPD6r_ENUM BCM56640_A0_RIPD6r_ENUM
#define RIPHE4r_ENUM BCM56640_A0_RIPHE4r_ENUM
#define RIPHE6r_ENUM BCM56640_A0_RIPHE6r_ENUM
#define RJBRr_ENUM BCM56640_A0_RJBRr_ENUM
#define RMCAr_ENUM BCM56640_A0_RMCAr_ENUM
#define RMCRCr_ENUM BCM56640_A0_RMCRCr_ENUM
#define RMEPm_ENUM BCM56640_A0_RMEPm_ENUM
#define RMEP_MA_STATE_REFRESH_INDEXr_ENUM BCM56640_A0_RMEP_MA_STATE_REFRESH_INDEXr_ENUM
#define RMGVr_ENUM BCM56640_A0_RMGVr_ENUM
#define RMTUEr_ENUM BCM56640_A0_RMTUEr_ENUM
#define ROVRr_ENUM BCM56640_A0_ROVRr_ENUM
#define RPFCr_ENUM BCM56640_A0_RPFCr_ENUM
#define RPFC0r_ENUM BCM56640_A0_RPFC0r_ENUM
#define RPFC1r_ENUM BCM56640_A0_RPFC1r_ENUM
#define RPFC2r_ENUM BCM56640_A0_RPFC2r_ENUM
#define RPFC3r_ENUM BCM56640_A0_RPFC3r_ENUM
#define RPFC4r_ENUM BCM56640_A0_RPFC4r_ENUM
#define RPFC5r_ENUM BCM56640_A0_RPFC5r_ENUM
#define RPFC6r_ENUM BCM56640_A0_RPFC6r_ENUM
#define RPFC7r_ENUM BCM56640_A0_RPFC7r_ENUM
#define RPFCOFFr_ENUM BCM56640_A0_RPFCOFFr_ENUM
#define RPFCOFF0r_ENUM BCM56640_A0_RPFCOFF0r_ENUM
#define RPFCOFF1r_ENUM BCM56640_A0_RPFCOFF1r_ENUM
#define RPFCOFF2r_ENUM BCM56640_A0_RPFCOFF2r_ENUM
#define RPFCOFF3r_ENUM BCM56640_A0_RPFCOFF3r_ENUM
#define RPFCOFF4r_ENUM BCM56640_A0_RPFCOFF4r_ENUM
#define RPFCOFF5r_ENUM BCM56640_A0_RPFCOFF5r_ENUM
#define RPFCOFF6r_ENUM BCM56640_A0_RPFCOFF6r_ENUM
#define RPFCOFF7r_ENUM BCM56640_A0_RPFCOFF7r_ENUM
#define RPKTr_ENUM BCM56640_A0_RPKTr_ENUM
#define RPOKr_ENUM BCM56640_A0_RPOKr_ENUM
#define RPORTDr_ENUM BCM56640_A0_RPORTDr_ENUM
#define RPRMr_ENUM BCM56640_A0_RPRMr_ENUM
#define RRBYTr_ENUM BCM56640_A0_RRBYTr_ENUM
#define RRPKTr_ENUM BCM56640_A0_RRPKTr_ENUM
#define RSCHCRCr_ENUM BCM56640_A0_RSCHCRCr_ENUM
#define RSEL1_MISC_CONTROLr_ENUM BCM56640_A0_RSEL1_MISC_CONTROLr_ENUM
#define RSEL1_RAM_DBGCTRLr_ENUM BCM56640_A0_RSEL1_RAM_DBGCTRLr_ENUM
#define RSEL1_RAM_DBGCTRL_2r_ENUM BCM56640_A0_RSEL1_RAM_DBGCTRL_2r_ENUM
#define RSEL1_RAM_DBGCTRL_3r_ENUM BCM56640_A0_RSEL1_RAM_DBGCTRL_3r_ENUM
#define RSEL2_HW_CONTROLr_ENUM BCM56640_A0_RSEL2_HW_CONTROLr_ENUM
#define RSEL2_RAM_CONTROL_2r_ENUM BCM56640_A0_RSEL2_RAM_CONTROL_2r_ENUM
#define RSEL2_RAM_CONTROL_3r_ENUM BCM56640_A0_RSEL2_RAM_CONTROL_3r_ENUM
#define RSEL2_RAM_DBGCTRLr_ENUM BCM56640_A0_RSEL2_RAM_DBGCTRLr_ENUM
#define RTAG7_FCOE_HASH_FIELD_BMAPr_ENUM BCM56640_A0_RTAG7_FCOE_HASH_FIELD_BMAPr_ENUM
#define RTAG7_FLOW_BASED_HASHm_ENUM BCM56640_A0_RTAG7_FLOW_BASED_HASHm_ENUM
#define RTAG7_HASH_CONTROLr_ENUM BCM56640_A0_RTAG7_HASH_CONTROLr_ENUM
#define RTAG7_HASH_CONTROL_2r_ENUM BCM56640_A0_RTAG7_HASH_CONTROL_2r_ENUM
#define RTAG7_HASH_CONTROL_3r_ENUM BCM56640_A0_RTAG7_HASH_CONTROL_3r_ENUM
#define RTAG7_HASH_CONTROL_L2GRE_MASK_Ar_ENUM BCM56640_A0_RTAG7_HASH_CONTROL_L2GRE_MASK_Ar_ENUM
#define RTAG7_HASH_CONTROL_L2GRE_MASK_Br_ENUM BCM56640_A0_RTAG7_HASH_CONTROL_L2GRE_MASK_Br_ENUM
#define RTAG7_HASH_FIELD_BMAP_1r_ENUM BCM56640_A0_RTAG7_HASH_FIELD_BMAP_1r_ENUM
#define RTAG7_HASH_FIELD_BMAP_2r_ENUM BCM56640_A0_RTAG7_HASH_FIELD_BMAP_2r_ENUM
#define RTAG7_HASH_FIELD_BMAP_3r_ENUM BCM56640_A0_RTAG7_HASH_FIELD_BMAP_3r_ENUM
#define RTAG7_HASH_FIELD_BMAP_5r_ENUM BCM56640_A0_RTAG7_HASH_FIELD_BMAP_5r_ENUM
#define RTAG7_HASH_SEED_Ar_ENUM BCM56640_A0_RTAG7_HASH_SEED_Ar_ENUM
#define RTAG7_HASH_SEED_Br_ENUM BCM56640_A0_RTAG7_HASH_SEED_Br_ENUM
#define RTAG7_HASH_SELr_ENUM BCM56640_A0_RTAG7_HASH_SELr_ENUM
#define RTAG7_IPV4_TCP_UDP_HASH_FIELD_BMAP_1r_ENUM BCM56640_A0_RTAG7_IPV4_TCP_UDP_HASH_FIELD_BMAP_1r_ENUM
#define RTAG7_IPV4_TCP_UDP_HASH_FIELD_BMAP_2r_ENUM BCM56640_A0_RTAG7_IPV4_TCP_UDP_HASH_FIELD_BMAP_2r_ENUM
#define RTAG7_IPV6_TCP_UDP_HASH_FIELD_BMAP_1r_ENUM BCM56640_A0_RTAG7_IPV6_TCP_UDP_HASH_FIELD_BMAP_1r_ENUM
#define RTAG7_IPV6_TCP_UDP_HASH_FIELD_BMAP_2r_ENUM BCM56640_A0_RTAG7_IPV6_TCP_UDP_HASH_FIELD_BMAP_2r_ENUM
#define RTAG7_L2GRE_PAYLOAD_L2_HASH_FIELD_BMAPr_ENUM BCM56640_A0_RTAG7_L2GRE_PAYLOAD_L2_HASH_FIELD_BMAPr_ENUM
#define RTAG7_L2GRE_PAYLOAD_L3_HASH_FIELD_BMAPr_ENUM BCM56640_A0_RTAG7_L2GRE_PAYLOAD_L3_HASH_FIELD_BMAPr_ENUM
#define RTAG7_MIM_OUTER_HASH_FIELD_BMAPr_ENUM BCM56640_A0_RTAG7_MIM_OUTER_HASH_FIELD_BMAPr_ENUM
#define RTAG7_MIM_PAYLOAD_HASH_FIELD_BMAPr_ENUM BCM56640_A0_RTAG7_MIM_PAYLOAD_HASH_FIELD_BMAPr_ENUM
#define RTAG7_MPLS_L2_PAYLOAD_HASH_FIELD_BMAPr_ENUM BCM56640_A0_RTAG7_MPLS_L2_PAYLOAD_HASH_FIELD_BMAPr_ENUM
#define RTAG7_MPLS_L2_PAYLOAD_L3_HASH_FIELD_BMAPr_ENUM BCM56640_A0_RTAG7_MPLS_L2_PAYLOAD_L3_HASH_FIELD_BMAPr_ENUM
#define RTAG7_MPLS_L3_PAYLOAD_HASH_FIELD_BMAPr_ENUM BCM56640_A0_RTAG7_MPLS_L3_PAYLOAD_HASH_FIELD_BMAPr_ENUM
#define RTAG7_MPLS_OUTER_HASH_FIELD_BMAPr_ENUM BCM56640_A0_RTAG7_MPLS_OUTER_HASH_FIELD_BMAPr_ENUM
#define RTAG7_PORT_BASED_HASHm_ENUM BCM56640_A0_RTAG7_PORT_BASED_HASHm_ENUM
#define RTAG7_TRILL_PAYLOAD_L2_HASH_FIELD_BMAPr_ENUM BCM56640_A0_RTAG7_TRILL_PAYLOAD_L2_HASH_FIELD_BMAPr_ENUM
#define RTAG7_TRILL_PAYLOAD_L3_HASH_FIELD_BMAPr_ENUM BCM56640_A0_RTAG7_TRILL_PAYLOAD_L3_HASH_FIELD_BMAPr_ENUM
#define RTAG7_TRILL_TUNNEL_HASH_FIELD_BMAPr_ENUM BCM56640_A0_RTAG7_TRILL_TUNNEL_HASH_FIELD_BMAPr_ENUM
#define RTRFUr_ENUM BCM56640_A0_RTRFUr_ENUM
#define RUCr_ENUM BCM56640_A0_RUCr_ENUM
#define RUCAr_ENUM BCM56640_A0_RUCAr_ENUM
#define RUNDr_ENUM BCM56640_A0_RUNDr_ENUM
#define RVLNr_ENUM BCM56640_A0_RVLNr_ENUM
#define RXCFr_ENUM BCM56640_A0_RXCFr_ENUM
#define RXPFr_ENUM BCM56640_A0_RXPFr_ENUM
#define RXPPr_ENUM BCM56640_A0_RXPPr_ENUM
#define RXUDAr_ENUM BCM56640_A0_RXUDAr_ENUM
#define RXUOr_ENUM BCM56640_A0_RXUOr_ENUM
#define RXWSAr_ENUM BCM56640_A0_RXWSAr_ENUM
#define RX_DCB_ENUM BCM56640_A0_RX_DCB_ENUM
#define RX_EEE_LPI_DURATION_COUNTERr_ENUM BCM56640_A0_RX_EEE_LPI_DURATION_COUNTERr_ENUM
#define RX_EEE_LPI_EVENT_COUNTERr_ENUM BCM56640_A0_RX_EEE_LPI_EVENT_COUNTERr_ENUM
#define RX_HCFC_COUNTERr_ENUM BCM56640_A0_RX_HCFC_COUNTERr_ENUM
#define RX_HCFC_CRC_COUNTERr_ENUM BCM56640_A0_RX_HCFC_CRC_COUNTERr_ENUM
#define RX_LLFC_CRC_COUNTERr_ENUM BCM56640_A0_RX_LLFC_CRC_COUNTERr_ENUM
#define RX_LLFC_LOG_COUNTERr_ENUM BCM56640_A0_RX_LLFC_LOG_COUNTERr_ENUM
#define RX_LLFC_PHY_COUNTERr_ENUM BCM56640_A0_RX_LLFC_PHY_COUNTERr_ENUM
#define RX_PROT_GROUP_TABLEm_ENUM BCM56640_A0_RX_PROT_GROUP_TABLEm_ENUM
#define SCQM_QGRPr_ENUM BCM56640_A0_SCQM_QGRPr_ENUM
#define SERVICE_COS_MAPm_ENUM BCM56640_A0_SERVICE_COS_MAPm_ENUM
#define SERVICE_PORT_MAPm_ENUM BCM56640_A0_SERVICE_PORT_MAPm_ENUM
#define SERVICE_QUEUE_MAPm_ENUM BCM56640_A0_SERVICE_QUEUE_MAPm_ENUM
#define SFLOW_EGR_RAND_SEEDr_ENUM BCM56640_A0_SFLOW_EGR_RAND_SEEDr_ENUM
#define SFLOW_EGR_THRESHOLDr_ENUM BCM56640_A0_SFLOW_EGR_THRESHOLDr_ENUM
#define SFLOW_ING_RAND_SEEDr_ENUM BCM56640_A0_SFLOW_ING_RAND_SEEDr_ENUM
#define SFLOW_ING_THRESHOLDr_ENUM BCM56640_A0_SFLOW_ING_THRESHOLDr_ENUM
#define SLOT_REQ_INTERFACEr_ENUM BCM56640_A0_SLOT_REQ_INTERFACEr_ENUM
#define SMMEMDEBUGr_ENUM BCM56640_A0_SMMEMDEBUGr_ENUM
#define SM_NLF_MTU_CHECKr_ENUM BCM56640_A0_SM_NLF_MTU_CHECKr_ENUM
#define SOFTWARE_BLOCKMAP_ENUM BCM56640_A0_SOFTWARE_BLOCKMAP_ENUM
#define SOME_RDI_DEFECT_STATUSr_ENUM BCM56640_A0_SOME_RDI_DEFECT_STATUSr_ENUM
#define SOME_RMEP_CCM_DEFECT_STATUSr_ENUM BCM56640_A0_SOME_RMEP_CCM_DEFECT_STATUSr_ENUM
#define SOURCE_MOD_PROXY_TABLEm_ENUM BCM56640_A0_SOURCE_MOD_PROXY_TABLEm_ENUM
#define SOURCE_TRUNK_MAP_MODBASEm_ENUM BCM56640_A0_SOURCE_TRUNK_MAP_MODBASEm_ENUM
#define SOURCE_TRUNK_MAP_TABLEm_ENUM BCM56640_A0_SOURCE_TRUNK_MAP_TABLEm_ENUM
#define SOURCE_VPm_ENUM BCM56640_A0_SOURCE_VPm_ENUM
#define SOURCE_VP_ATTRIBUTES_2m_ENUM BCM56640_A0_SOURCE_VP_ATTRIBUTES_2m_ENUM
#define SOURCE_VP_PDA_CONTROLr_ENUM BCM56640_A0_SOURCE_VP_PDA_CONTROLr_ENUM
#define SOURCE_VP_PDA_CONTROL_0r_ENUM BCM56640_A0_SOURCE_VP_PDA_CONTROL_0r_ENUM
#define SOURCE_VP_PDA_CONTROL_1r_ENUM BCM56640_A0_SOURCE_VP_PDA_CONTROL_1r_ENUM
#define SPARE_NLF_MTU_CHECKr_ENUM BCM56640_A0_SPARE_NLF_MTU_CHECKr_ENUM
#define SRC_MODID_EGRESSm_ENUM BCM56640_A0_SRC_MODID_EGRESSm_ENUM
#define SRC_MODID_EGRESS_SELr_ENUM BCM56640_A0_SRC_MODID_EGRESS_SELr_ENUM
#define SRC_MODID_INGRESS_BLOCKm_ENUM BCM56640_A0_SRC_MODID_INGRESS_BLOCKm_ENUM
#define SRC_MOD_IDr_ENUM BCM56640_A0_SRC_MOD_IDr_ENUM
#define SRC_TRUNK_MAP_PDA_CONTROLr_ENUM BCM56640_A0_SRC_TRUNK_MAP_PDA_CONTROLr_ENUM
#define SRP_CONTROL_1r_ENUM BCM56640_A0_SRP_CONTROL_1r_ENUM
#define SRP_CONTROL_2r_ENUM BCM56640_A0_SRP_CONTROL_2r_ENUM
#define STAGE0_BANK_COLUMN_DISABLEr_ENUM BCM56640_A0_STAGE0_BANK_COLUMN_DISABLEr_ENUM
#define STAGE0_BANK_SIZEr_ENUM BCM56640_A0_STAGE0_BANK_SIZEr_ENUM
#define STAGE0_HASH_OFFSETr_ENUM BCM56640_A0_STAGE0_HASH_OFFSETr_ENUM
#define STAGE0_MEMORY_CONTROL_0r_ENUM BCM56640_A0_STAGE0_MEMORY_CONTROL_0r_ENUM
#define STAGE0_MEMORY_CONTROL_1r_ENUM BCM56640_A0_STAGE0_MEMORY_CONTROL_1r_ENUM
#define STAGE0_MEMORY_CONTROL_10r_ENUM BCM56640_A0_STAGE0_MEMORY_CONTROL_10r_ENUM
#define STAGE0_MEMORY_CONTROL_11r_ENUM BCM56640_A0_STAGE0_MEMORY_CONTROL_11r_ENUM
#define STAGE0_MEMORY_CONTROL_12r_ENUM BCM56640_A0_STAGE0_MEMORY_CONTROL_12r_ENUM
#define STAGE0_MEMORY_CONTROL_13r_ENUM BCM56640_A0_STAGE0_MEMORY_CONTROL_13r_ENUM
#define STAGE0_MEMORY_CONTROL_14r_ENUM BCM56640_A0_STAGE0_MEMORY_CONTROL_14r_ENUM
#define STAGE0_MEMORY_CONTROL_15r_ENUM BCM56640_A0_STAGE0_MEMORY_CONTROL_15r_ENUM
#define STAGE0_MEMORY_CONTROL_16r_ENUM BCM56640_A0_STAGE0_MEMORY_CONTROL_16r_ENUM
#define STAGE0_MEMORY_CONTROL_17r_ENUM BCM56640_A0_STAGE0_MEMORY_CONTROL_17r_ENUM
#define STAGE0_MEMORY_CONTROL_18r_ENUM BCM56640_A0_STAGE0_MEMORY_CONTROL_18r_ENUM
#define STAGE0_MEMORY_CONTROL_19r_ENUM BCM56640_A0_STAGE0_MEMORY_CONTROL_19r_ENUM
#define STAGE0_MEMORY_CONTROL_2r_ENUM BCM56640_A0_STAGE0_MEMORY_CONTROL_2r_ENUM
#define STAGE0_MEMORY_CONTROL_20r_ENUM BCM56640_A0_STAGE0_MEMORY_CONTROL_20r_ENUM
#define STAGE0_MEMORY_CONTROL_21r_ENUM BCM56640_A0_STAGE0_MEMORY_CONTROL_21r_ENUM
#define STAGE0_MEMORY_CONTROL_22r_ENUM BCM56640_A0_STAGE0_MEMORY_CONTROL_22r_ENUM
#define STAGE0_MEMORY_CONTROL_23r_ENUM BCM56640_A0_STAGE0_MEMORY_CONTROL_23r_ENUM
#define STAGE0_MEMORY_CONTROL_24r_ENUM BCM56640_A0_STAGE0_MEMORY_CONTROL_24r_ENUM
#define STAGE0_MEMORY_CONTROL_25r_ENUM BCM56640_A0_STAGE0_MEMORY_CONTROL_25r_ENUM
#define STAGE0_MEMORY_CONTROL_26r_ENUM BCM56640_A0_STAGE0_MEMORY_CONTROL_26r_ENUM
#define STAGE0_MEMORY_CONTROL_27r_ENUM BCM56640_A0_STAGE0_MEMORY_CONTROL_27r_ENUM
#define STAGE0_MEMORY_CONTROL_3r_ENUM BCM56640_A0_STAGE0_MEMORY_CONTROL_3r_ENUM
#define STAGE0_MEMORY_CONTROL_4r_ENUM BCM56640_A0_STAGE0_MEMORY_CONTROL_4r_ENUM
#define STAGE0_MEMORY_CONTROL_5r_ENUM BCM56640_A0_STAGE0_MEMORY_CONTROL_5r_ENUM
#define STAGE0_MEMORY_CONTROL_6r_ENUM BCM56640_A0_STAGE0_MEMORY_CONTROL_6r_ENUM
#define STAGE0_MEMORY_CONTROL_7r_ENUM BCM56640_A0_STAGE0_MEMORY_CONTROL_7r_ENUM
#define STAGE0_MEMORY_CONTROL_8r_ENUM BCM56640_A0_STAGE0_MEMORY_CONTROL_8r_ENUM
#define STAGE0_MEMORY_CONTROL_9r_ENUM BCM56640_A0_STAGE0_MEMORY_CONTROL_9r_ENUM
#define STAGE1_BANK_COLUMN_DISABLEr_ENUM BCM56640_A0_STAGE1_BANK_COLUMN_DISABLEr_ENUM
#define STAGE1_BANK_SIZEr_ENUM BCM56640_A0_STAGE1_BANK_SIZEr_ENUM
#define STAGE1_HASH_OFFSETr_ENUM BCM56640_A0_STAGE1_HASH_OFFSETr_ENUM
#define STAGE1_MEMORY_CONTROL_0r_ENUM BCM56640_A0_STAGE1_MEMORY_CONTROL_0r_ENUM
#define STAGE1_MEMORY_CONTROL_1r_ENUM BCM56640_A0_STAGE1_MEMORY_CONTROL_1r_ENUM
#define STAGE1_MEMORY_CONTROL_10r_ENUM BCM56640_A0_STAGE1_MEMORY_CONTROL_10r_ENUM
#define STAGE1_MEMORY_CONTROL_11r_ENUM BCM56640_A0_STAGE1_MEMORY_CONTROL_11r_ENUM
#define STAGE1_MEMORY_CONTROL_12r_ENUM BCM56640_A0_STAGE1_MEMORY_CONTROL_12r_ENUM
#define STAGE1_MEMORY_CONTROL_13r_ENUM BCM56640_A0_STAGE1_MEMORY_CONTROL_13r_ENUM
#define STAGE1_MEMORY_CONTROL_14r_ENUM BCM56640_A0_STAGE1_MEMORY_CONTROL_14r_ENUM
#define STAGE1_MEMORY_CONTROL_15r_ENUM BCM56640_A0_STAGE1_MEMORY_CONTROL_15r_ENUM
#define STAGE1_MEMORY_CONTROL_16r_ENUM BCM56640_A0_STAGE1_MEMORY_CONTROL_16r_ENUM
#define STAGE1_MEMORY_CONTROL_17r_ENUM BCM56640_A0_STAGE1_MEMORY_CONTROL_17r_ENUM
#define STAGE1_MEMORY_CONTROL_18r_ENUM BCM56640_A0_STAGE1_MEMORY_CONTROL_18r_ENUM
#define STAGE1_MEMORY_CONTROL_19r_ENUM BCM56640_A0_STAGE1_MEMORY_CONTROL_19r_ENUM
#define STAGE1_MEMORY_CONTROL_2r_ENUM BCM56640_A0_STAGE1_MEMORY_CONTROL_2r_ENUM
#define STAGE1_MEMORY_CONTROL_20r_ENUM BCM56640_A0_STAGE1_MEMORY_CONTROL_20r_ENUM
#define STAGE1_MEMORY_CONTROL_21r_ENUM BCM56640_A0_STAGE1_MEMORY_CONTROL_21r_ENUM
#define STAGE1_MEMORY_CONTROL_22r_ENUM BCM56640_A0_STAGE1_MEMORY_CONTROL_22r_ENUM
#define STAGE1_MEMORY_CONTROL_23r_ENUM BCM56640_A0_STAGE1_MEMORY_CONTROL_23r_ENUM
#define STAGE1_MEMORY_CONTROL_24r_ENUM BCM56640_A0_STAGE1_MEMORY_CONTROL_24r_ENUM
#define STAGE1_MEMORY_CONTROL_25r_ENUM BCM56640_A0_STAGE1_MEMORY_CONTROL_25r_ENUM
#define STAGE1_MEMORY_CONTROL_26r_ENUM BCM56640_A0_STAGE1_MEMORY_CONTROL_26r_ENUM
#define STAGE1_MEMORY_CONTROL_27r_ENUM BCM56640_A0_STAGE1_MEMORY_CONTROL_27r_ENUM
#define STAGE1_MEMORY_CONTROL_3r_ENUM BCM56640_A0_STAGE1_MEMORY_CONTROL_3r_ENUM
#define STAGE1_MEMORY_CONTROL_4r_ENUM BCM56640_A0_STAGE1_MEMORY_CONTROL_4r_ENUM
#define STAGE1_MEMORY_CONTROL_5r_ENUM BCM56640_A0_STAGE1_MEMORY_CONTROL_5r_ENUM
#define STAGE1_MEMORY_CONTROL_6r_ENUM BCM56640_A0_STAGE1_MEMORY_CONTROL_6r_ENUM
#define STAGE1_MEMORY_CONTROL_7r_ENUM BCM56640_A0_STAGE1_MEMORY_CONTROL_7r_ENUM
#define STAGE1_MEMORY_CONTROL_8r_ENUM BCM56640_A0_STAGE1_MEMORY_CONTROL_8r_ENUM
#define STAGE1_MEMORY_CONTROL_9r_ENUM BCM56640_A0_STAGE1_MEMORY_CONTROL_9r_ENUM
#define STAGE2_BANK_COLUMN_DISABLEr_ENUM BCM56640_A0_STAGE2_BANK_COLUMN_DISABLEr_ENUM
#define STAGE2_BANK_SIZEr_ENUM BCM56640_A0_STAGE2_BANK_SIZEr_ENUM
#define STAGE2_HASH_OFFSETr_ENUM BCM56640_A0_STAGE2_HASH_OFFSETr_ENUM
#define STAGE2_MEMORY_CONTROL_0r_ENUM BCM56640_A0_STAGE2_MEMORY_CONTROL_0r_ENUM
#define STAGE2_MEMORY_CONTROL_1r_ENUM BCM56640_A0_STAGE2_MEMORY_CONTROL_1r_ENUM
#define STAGE2_MEMORY_CONTROL_10r_ENUM BCM56640_A0_STAGE2_MEMORY_CONTROL_10r_ENUM
#define STAGE2_MEMORY_CONTROL_11r_ENUM BCM56640_A0_STAGE2_MEMORY_CONTROL_11r_ENUM
#define STAGE2_MEMORY_CONTROL_12r_ENUM BCM56640_A0_STAGE2_MEMORY_CONTROL_12r_ENUM
#define STAGE2_MEMORY_CONTROL_13r_ENUM BCM56640_A0_STAGE2_MEMORY_CONTROL_13r_ENUM
#define STAGE2_MEMORY_CONTROL_14r_ENUM BCM56640_A0_STAGE2_MEMORY_CONTROL_14r_ENUM
#define STAGE2_MEMORY_CONTROL_15r_ENUM BCM56640_A0_STAGE2_MEMORY_CONTROL_15r_ENUM
#define STAGE2_MEMORY_CONTROL_16r_ENUM BCM56640_A0_STAGE2_MEMORY_CONTROL_16r_ENUM
#define STAGE2_MEMORY_CONTROL_17r_ENUM BCM56640_A0_STAGE2_MEMORY_CONTROL_17r_ENUM
#define STAGE2_MEMORY_CONTROL_18r_ENUM BCM56640_A0_STAGE2_MEMORY_CONTROL_18r_ENUM
#define STAGE2_MEMORY_CONTROL_19r_ENUM BCM56640_A0_STAGE2_MEMORY_CONTROL_19r_ENUM
#define STAGE2_MEMORY_CONTROL_2r_ENUM BCM56640_A0_STAGE2_MEMORY_CONTROL_2r_ENUM
#define STAGE2_MEMORY_CONTROL_20r_ENUM BCM56640_A0_STAGE2_MEMORY_CONTROL_20r_ENUM
#define STAGE2_MEMORY_CONTROL_21r_ENUM BCM56640_A0_STAGE2_MEMORY_CONTROL_21r_ENUM
#define STAGE2_MEMORY_CONTROL_22r_ENUM BCM56640_A0_STAGE2_MEMORY_CONTROL_22r_ENUM
#define STAGE2_MEMORY_CONTROL_23r_ENUM BCM56640_A0_STAGE2_MEMORY_CONTROL_23r_ENUM
#define STAGE2_MEMORY_CONTROL_24r_ENUM BCM56640_A0_STAGE2_MEMORY_CONTROL_24r_ENUM
#define STAGE2_MEMORY_CONTROL_25r_ENUM BCM56640_A0_STAGE2_MEMORY_CONTROL_25r_ENUM
#define STAGE2_MEMORY_CONTROL_26r_ENUM BCM56640_A0_STAGE2_MEMORY_CONTROL_26r_ENUM
#define STAGE2_MEMORY_CONTROL_27r_ENUM BCM56640_A0_STAGE2_MEMORY_CONTROL_27r_ENUM
#define STAGE2_MEMORY_CONTROL_3r_ENUM BCM56640_A0_STAGE2_MEMORY_CONTROL_3r_ENUM
#define STAGE2_MEMORY_CONTROL_4r_ENUM BCM56640_A0_STAGE2_MEMORY_CONTROL_4r_ENUM
#define STAGE2_MEMORY_CONTROL_5r_ENUM BCM56640_A0_STAGE2_MEMORY_CONTROL_5r_ENUM
#define STAGE2_MEMORY_CONTROL_6r_ENUM BCM56640_A0_STAGE2_MEMORY_CONTROL_6r_ENUM
#define STAGE2_MEMORY_CONTROL_7r_ENUM BCM56640_A0_STAGE2_MEMORY_CONTROL_7r_ENUM
#define STAGE2_MEMORY_CONTROL_8r_ENUM BCM56640_A0_STAGE2_MEMORY_CONTROL_8r_ENUM
#define STAGE2_MEMORY_CONTROL_9r_ENUM BCM56640_A0_STAGE2_MEMORY_CONTROL_9r_ENUM
#define STAGE3_BANK_COLUMN_DISABLEr_ENUM BCM56640_A0_STAGE3_BANK_COLUMN_DISABLEr_ENUM
#define STAGE3_BANK_SIZEr_ENUM BCM56640_A0_STAGE3_BANK_SIZEr_ENUM
#define STAGE3_HASH_OFFSETr_ENUM BCM56640_A0_STAGE3_HASH_OFFSETr_ENUM
#define STAGE3_MEMORY_CONTROL_0r_ENUM BCM56640_A0_STAGE3_MEMORY_CONTROL_0r_ENUM
#define STAGE3_MEMORY_CONTROL_1r_ENUM BCM56640_A0_STAGE3_MEMORY_CONTROL_1r_ENUM
#define STAGE3_MEMORY_CONTROL_10r_ENUM BCM56640_A0_STAGE3_MEMORY_CONTROL_10r_ENUM
#define STAGE3_MEMORY_CONTROL_11r_ENUM BCM56640_A0_STAGE3_MEMORY_CONTROL_11r_ENUM
#define STAGE3_MEMORY_CONTROL_12r_ENUM BCM56640_A0_STAGE3_MEMORY_CONTROL_12r_ENUM
#define STAGE3_MEMORY_CONTROL_13r_ENUM BCM56640_A0_STAGE3_MEMORY_CONTROL_13r_ENUM
#define STAGE3_MEMORY_CONTROL_14r_ENUM BCM56640_A0_STAGE3_MEMORY_CONTROL_14r_ENUM
#define STAGE3_MEMORY_CONTROL_15r_ENUM BCM56640_A0_STAGE3_MEMORY_CONTROL_15r_ENUM
#define STAGE3_MEMORY_CONTROL_16r_ENUM BCM56640_A0_STAGE3_MEMORY_CONTROL_16r_ENUM
#define STAGE3_MEMORY_CONTROL_17r_ENUM BCM56640_A0_STAGE3_MEMORY_CONTROL_17r_ENUM
#define STAGE3_MEMORY_CONTROL_18r_ENUM BCM56640_A0_STAGE3_MEMORY_CONTROL_18r_ENUM
#define STAGE3_MEMORY_CONTROL_19r_ENUM BCM56640_A0_STAGE3_MEMORY_CONTROL_19r_ENUM
#define STAGE3_MEMORY_CONTROL_2r_ENUM BCM56640_A0_STAGE3_MEMORY_CONTROL_2r_ENUM
#define STAGE3_MEMORY_CONTROL_20r_ENUM BCM56640_A0_STAGE3_MEMORY_CONTROL_20r_ENUM
#define STAGE3_MEMORY_CONTROL_21r_ENUM BCM56640_A0_STAGE3_MEMORY_CONTROL_21r_ENUM
#define STAGE3_MEMORY_CONTROL_22r_ENUM BCM56640_A0_STAGE3_MEMORY_CONTROL_22r_ENUM
#define STAGE3_MEMORY_CONTROL_23r_ENUM BCM56640_A0_STAGE3_MEMORY_CONTROL_23r_ENUM
#define STAGE3_MEMORY_CONTROL_24r_ENUM BCM56640_A0_STAGE3_MEMORY_CONTROL_24r_ENUM
#define STAGE3_MEMORY_CONTROL_25r_ENUM BCM56640_A0_STAGE3_MEMORY_CONTROL_25r_ENUM
#define STAGE3_MEMORY_CONTROL_26r_ENUM BCM56640_A0_STAGE3_MEMORY_CONTROL_26r_ENUM
#define STAGE3_MEMORY_CONTROL_27r_ENUM BCM56640_A0_STAGE3_MEMORY_CONTROL_27r_ENUM
#define STAGE3_MEMORY_CONTROL_3r_ENUM BCM56640_A0_STAGE3_MEMORY_CONTROL_3r_ENUM
#define STAGE3_MEMORY_CONTROL_4r_ENUM BCM56640_A0_STAGE3_MEMORY_CONTROL_4r_ENUM
#define STAGE3_MEMORY_CONTROL_5r_ENUM BCM56640_A0_STAGE3_MEMORY_CONTROL_5r_ENUM
#define STAGE3_MEMORY_CONTROL_6r_ENUM BCM56640_A0_STAGE3_MEMORY_CONTROL_6r_ENUM
#define STAGE3_MEMORY_CONTROL_7r_ENUM BCM56640_A0_STAGE3_MEMORY_CONTROL_7r_ENUM
#define STAGE3_MEMORY_CONTROL_8r_ENUM BCM56640_A0_STAGE3_MEMORY_CONTROL_8r_ENUM
#define STAGE3_MEMORY_CONTROL_9r_ENUM BCM56640_A0_STAGE3_MEMORY_CONTROL_9r_ENUM
#define STAGE_BANK_COLUMN_DISABLEr_ENUM BCM56640_A0_STAGE_BANK_COLUMN_DISABLEr_ENUM
#define STAGE_BANK_SIZEr_ENUM BCM56640_A0_STAGE_BANK_SIZEr_ENUM
#define STAGE_HASH_OFFSETr_ENUM BCM56640_A0_STAGE_HASH_OFFSETr_ENUM
#define STAGE_MEMORY_CONTROL_0r_ENUM BCM56640_A0_STAGE_MEMORY_CONTROL_0r_ENUM
#define STAGE_MEMORY_CONTROL_1r_ENUM BCM56640_A0_STAGE_MEMORY_CONTROL_1r_ENUM
#define STAGE_MEMORY_CONTROL_10r_ENUM BCM56640_A0_STAGE_MEMORY_CONTROL_10r_ENUM
#define STAGE_MEMORY_CONTROL_11r_ENUM BCM56640_A0_STAGE_MEMORY_CONTROL_11r_ENUM
#define STAGE_MEMORY_CONTROL_12r_ENUM BCM56640_A0_STAGE_MEMORY_CONTROL_12r_ENUM
#define STAGE_MEMORY_CONTROL_13r_ENUM BCM56640_A0_STAGE_MEMORY_CONTROL_13r_ENUM
#define STAGE_MEMORY_CONTROL_14r_ENUM BCM56640_A0_STAGE_MEMORY_CONTROL_14r_ENUM
#define STAGE_MEMORY_CONTROL_15r_ENUM BCM56640_A0_STAGE_MEMORY_CONTROL_15r_ENUM
#define STAGE_MEMORY_CONTROL_16r_ENUM BCM56640_A0_STAGE_MEMORY_CONTROL_16r_ENUM
#define STAGE_MEMORY_CONTROL_17r_ENUM BCM56640_A0_STAGE_MEMORY_CONTROL_17r_ENUM
#define STAGE_MEMORY_CONTROL_18r_ENUM BCM56640_A0_STAGE_MEMORY_CONTROL_18r_ENUM
#define STAGE_MEMORY_CONTROL_19r_ENUM BCM56640_A0_STAGE_MEMORY_CONTROL_19r_ENUM
#define STAGE_MEMORY_CONTROL_2r_ENUM BCM56640_A0_STAGE_MEMORY_CONTROL_2r_ENUM
#define STAGE_MEMORY_CONTROL_20r_ENUM BCM56640_A0_STAGE_MEMORY_CONTROL_20r_ENUM
#define STAGE_MEMORY_CONTROL_21r_ENUM BCM56640_A0_STAGE_MEMORY_CONTROL_21r_ENUM
#define STAGE_MEMORY_CONTROL_22r_ENUM BCM56640_A0_STAGE_MEMORY_CONTROL_22r_ENUM
#define STAGE_MEMORY_CONTROL_23r_ENUM BCM56640_A0_STAGE_MEMORY_CONTROL_23r_ENUM
#define STAGE_MEMORY_CONTROL_24r_ENUM BCM56640_A0_STAGE_MEMORY_CONTROL_24r_ENUM
#define STAGE_MEMORY_CONTROL_25r_ENUM BCM56640_A0_STAGE_MEMORY_CONTROL_25r_ENUM
#define STAGE_MEMORY_CONTROL_26r_ENUM BCM56640_A0_STAGE_MEMORY_CONTROL_26r_ENUM
#define STAGE_MEMORY_CONTROL_27r_ENUM BCM56640_A0_STAGE_MEMORY_CONTROL_27r_ENUM
#define STAGE_MEMORY_CONTROL_3r_ENUM BCM56640_A0_STAGE_MEMORY_CONTROL_3r_ENUM
#define STAGE_MEMORY_CONTROL_4r_ENUM BCM56640_A0_STAGE_MEMORY_CONTROL_4r_ENUM
#define STAGE_MEMORY_CONTROL_5r_ENUM BCM56640_A0_STAGE_MEMORY_CONTROL_5r_ENUM
#define STAGE_MEMORY_CONTROL_6r_ENUM BCM56640_A0_STAGE_MEMORY_CONTROL_6r_ENUM
#define STAGE_MEMORY_CONTROL_7r_ENUM BCM56640_A0_STAGE_MEMORY_CONTROL_7r_ENUM
#define STAGE_MEMORY_CONTROL_8r_ENUM BCM56640_A0_STAGE_MEMORY_CONTROL_8r_ENUM
#define STAGE_MEMORY_CONTROL_9r_ENUM BCM56640_A0_STAGE_MEMORY_CONTROL_9r_ENUM
#define START_BY_START_ERRORr_ENUM BCM56640_A0_START_BY_START_ERRORr_ENUM
#define STG_TABm_ENUM BCM56640_A0_STG_TABm_ENUM
#define STORM_CONTROL_METER_CONFIGr_ENUM BCM56640_A0_STORM_CONTROL_METER_CONFIGr_ENUM
#define STORM_CONTROL_METER_MAPPINGr_ENUM BCM56640_A0_STORM_CONTROL_METER_MAPPINGr_ENUM
#define SUSPEND_WAMU_PQr_ENUM BCM56640_A0_SUSPEND_WAMU_PQr_ENUM
#define SVM_MACROFLOW_INDEX_TABLEm_ENUM BCM56640_A0_SVM_MACROFLOW_INDEX_TABLEm_ENUM
#define SVM_METER_TABLEm_ENUM BCM56640_A0_SVM_METER_TABLEm_ENUM
#define SVM_OFFSET_TABLEm_ENUM BCM56640_A0_SVM_OFFSET_TABLEm_ENUM
#define SVM_POLICY_TABLEm_ENUM BCM56640_A0_SVM_POLICY_TABLEm_ENUM
#define SW1_RAM_DBGCTRLr_ENUM BCM56640_A0_SW1_RAM_DBGCTRLr_ENUM
#define SW1_RAM_DBGCTRL_2r_ENUM BCM56640_A0_SW1_RAM_DBGCTRL_2r_ENUM
#define SW1_RAM_DBGCTRL_3r_ENUM BCM56640_A0_SW1_RAM_DBGCTRL_3r_ENUM
#define SW2_FP_DST_ACTION_CONTROLr_ENUM BCM56640_A0_SW2_FP_DST_ACTION_CONTROLr_ENUM
#define SW2_HW_CONTROLr_ENUM BCM56640_A0_SW2_HW_CONTROLr_ENUM
#define SW2_OAM_LM_COUNTERS_PDA_CONTROLr_ENUM BCM56640_A0_SW2_OAM_LM_COUNTERS_PDA_CONTROLr_ENUM
#define SW2_OAM_LM_COUNTERS_PDA_CONTROL0r_ENUM BCM56640_A0_SW2_OAM_LM_COUNTERS_PDA_CONTROL0r_ENUM
#define SW2_OAM_LM_COUNTERS_PDA_CONTROL1r_ENUM BCM56640_A0_SW2_OAM_LM_COUNTERS_PDA_CONTROL1r_ENUM
#define SW2_RAM_CONTROL_0r_ENUM BCM56640_A0_SW2_RAM_CONTROL_0r_ENUM
#define SW2_RAM_CONTROL_1r_ENUM BCM56640_A0_SW2_RAM_CONTROL_1r_ENUM
#define SW2_RAM_CONTROL_2r_ENUM BCM56640_A0_SW2_RAM_CONTROL_2r_ENUM
#define SW2_RAM_CONTROL_3r_ENUM BCM56640_A0_SW2_RAM_CONTROL_3r_ENUM
#define SW2_RAM_CONTROL_4r_ENUM BCM56640_A0_SW2_RAM_CONTROL_4r_ENUM
#define SW2_RAM_CONTROL_5r_ENUM BCM56640_A0_SW2_RAM_CONTROL_5r_ENUM
#define SW2_RAM_CONTROL_6r_ENUM BCM56640_A0_SW2_RAM_CONTROL_6r_ENUM
#define SW2_RAM_CONTROL_7r_ENUM BCM56640_A0_SW2_RAM_CONTROL_7r_ENUM
#define SW2_RAM_CONTROL_8r_ENUM BCM56640_A0_SW2_RAM_CONTROL_8r_ENUM
#define SYSTEM_CONFIG_TABLEm_ENUM BCM56640_A0_SYSTEM_CONFIG_TABLEm_ENUM
#define SYSTEM_CONFIG_TABLE_MODBASEm_ENUM BCM56640_A0_SYSTEM_CONFIG_TABLE_MODBASEm_ENUM
#define SYS_CONTROLr_ENUM BCM56640_A0_SYS_CONTROLr_ENUM
#define SYS_MAC_COUNTr_ENUM BCM56640_A0_SYS_MAC_COUNTr_ENUM
#define SYS_MAC_LIMIT_CONTROLr_ENUM BCM56640_A0_SYS_MAC_LIMIT_CONTROLr_ENUM
#define T1023r_ENUM BCM56640_A0_T1023r_ENUM
#define T127r_ENUM BCM56640_A0_T127r_ENUM
#define T1518r_ENUM BCM56640_A0_T1518r_ENUM
#define T16383r_ENUM BCM56640_A0_T16383r_ENUM
#define T2047r_ENUM BCM56640_A0_T2047r_ENUM
#define T255r_ENUM BCM56640_A0_T255r_ENUM
#define T4095r_ENUM BCM56640_A0_T4095r_ENUM
#define T511r_ENUM BCM56640_A0_T511r_ENUM
#define T64r_ENUM BCM56640_A0_T64r_ENUM
#define T9216r_ENUM BCM56640_A0_T9216r_ENUM
#define TABLE0_BANK_CONFIGr_ENUM BCM56640_A0_TABLE0_BANK_CONFIGr_ENUM
#define TABLE0_LOG_TO_PHY_MAPm_ENUM BCM56640_A0_TABLE0_LOG_TO_PHY_MAPm_ENUM
#define TABLE1_BANK_CONFIGr_ENUM BCM56640_A0_TABLE1_BANK_CONFIGr_ENUM
#define TABLE1_LOG_TO_PHY_MAPm_ENUM BCM56640_A0_TABLE1_LOG_TO_PHY_MAPm_ENUM
#define TABLE2_BANK_CONFIGr_ENUM BCM56640_A0_TABLE2_BANK_CONFIGr_ENUM
#define TABLE2_LOG_TO_PHY_MAPm_ENUM BCM56640_A0_TABLE2_LOG_TO_PHY_MAPm_ENUM
#define TABLE3_BANK_CONFIGr_ENUM BCM56640_A0_TABLE3_BANK_CONFIGr_ENUM
#define TABLE3_LOG_TO_PHY_MAPm_ENUM BCM56640_A0_TABLE3_LOG_TO_PHY_MAPm_ENUM
#define TABLE4_BANK_CONFIGr_ENUM BCM56640_A0_TABLE4_BANK_CONFIGr_ENUM
#define TABLE4_LOG_TO_PHY_MAPm_ENUM BCM56640_A0_TABLE4_LOG_TO_PHY_MAPm_ENUM
#define TABLE_BANK_CONFIGr_ENUM BCM56640_A0_TABLE_BANK_CONFIGr_ENUM
#define TBCAr_ENUM BCM56640_A0_TBCAr_ENUM
#define TBYTr_ENUM BCM56640_A0_TBYTr_ENUM
#define TCP_FNm_ENUM BCM56640_A0_TCP_FNm_ENUM
#define TDBGCr_ENUM BCM56640_A0_TDBGCr_ENUM
#define TDBGC0r_ENUM BCM56640_A0_TDBGC0r_ENUM
#define TDBGC0_SELECTr_ENUM BCM56640_A0_TDBGC0_SELECTr_ENUM
#define TDBGC1r_ENUM BCM56640_A0_TDBGC1r_ENUM
#define TDBGC10r_ENUM BCM56640_A0_TDBGC10r_ENUM
#define TDBGC10_SELECTr_ENUM BCM56640_A0_TDBGC10_SELECTr_ENUM
#define TDBGC11r_ENUM BCM56640_A0_TDBGC11r_ENUM
#define TDBGC11_SELECTr_ENUM BCM56640_A0_TDBGC11_SELECTr_ENUM
#define TDBGC1_SELECTr_ENUM BCM56640_A0_TDBGC1_SELECTr_ENUM
#define TDBGC2r_ENUM BCM56640_A0_TDBGC2r_ENUM
#define TDBGC2_SELECTr_ENUM BCM56640_A0_TDBGC2_SELECTr_ENUM
#define TDBGC3r_ENUM BCM56640_A0_TDBGC3r_ENUM
#define TDBGC3_SELECTr_ENUM BCM56640_A0_TDBGC3_SELECTr_ENUM
#define TDBGC4r_ENUM BCM56640_A0_TDBGC4r_ENUM
#define TDBGC4_SELECTr_ENUM BCM56640_A0_TDBGC4_SELECTr_ENUM
#define TDBGC5r_ENUM BCM56640_A0_TDBGC5r_ENUM
#define TDBGC5_SELECTr_ENUM BCM56640_A0_TDBGC5_SELECTr_ENUM
#define TDBGC6r_ENUM BCM56640_A0_TDBGC6r_ENUM
#define TDBGC6_SELECTr_ENUM BCM56640_A0_TDBGC6_SELECTr_ENUM
#define TDBGC7r_ENUM BCM56640_A0_TDBGC7r_ENUM
#define TDBGC7_SELECTr_ENUM BCM56640_A0_TDBGC7_SELECTr_ENUM
#define TDBGC8r_ENUM BCM56640_A0_TDBGC8r_ENUM
#define TDBGC8_SELECTr_ENUM BCM56640_A0_TDBGC8_SELECTr_ENUM
#define TDBGC9r_ENUM BCM56640_A0_TDBGC9r_ENUM
#define TDBGC9_SELECTr_ENUM BCM56640_A0_TDBGC9_SELECTr_ENUM
#define TDBGC_SELECTr_ENUM BCM56640_A0_TDBGC_SELECTr_ENUM
#define TDBGC_SELECT_2r_ENUM BCM56640_A0_TDBGC_SELECT_2r_ENUM
#define TDFRr_ENUM BCM56640_A0_TDFRr_ENUM
#define TDVLNr_ENUM BCM56640_A0_TDVLNr_ENUM
#define TEDFr_ENUM BCM56640_A0_TEDFr_ENUM
#define TERRr_ENUM BCM56640_A0_TERRr_ENUM
#define TFCSr_ENUM BCM56640_A0_TFCSr_ENUM
#define TFRGr_ENUM BCM56640_A0_TFRGr_ENUM
#define THDI_BST_PROFILE_THRESH_PG_HDRMr_ENUM BCM56640_A0_THDI_BST_PROFILE_THRESH_PG_HDRMr_ENUM
#define THDI_BST_PROFILE_THRESH_PG_SHAREDr_ENUM BCM56640_A0_THDI_BST_PROFILE_THRESH_PG_SHAREDr_ENUM
#define THDI_BST_PROFILE_THRESH_PORT_SHAREDr_ENUM BCM56640_A0_THDI_BST_PROFILE_THRESH_PORT_SHAREDr_ENUM
#define THDI_BST_PROFILE_THRESH_SPr_ENUM BCM56640_A0_THDI_BST_PROFILE_THRESH_SPr_ENUM
#define THDI_BST_SHADOW_SPr_ENUM BCM56640_A0_THDI_BST_SHADOW_SPr_ENUM
#define THDI_BST_TRIGGER_STATUSr_ENUM BCM56640_A0_THDI_BST_TRIGGER_STATUSr_ENUM
#define THDI_BYPASSr_ENUM BCM56640_A0_THDI_BYPASSr_ENUM
#define THDI_PORT_PG_BSTm_ENUM BCM56640_A0_THDI_PORT_PG_BSTm_ENUM
#define THDI_PORT_PG_CNTRSm_ENUM BCM56640_A0_THDI_PORT_PG_CNTRSm_ENUM
#define THDI_PORT_PG_CONFIGm_ENUM BCM56640_A0_THDI_PORT_PG_CONFIGm_ENUM
#define THDI_PORT_SP_BSTm_ENUM BCM56640_A0_THDI_PORT_SP_BSTm_ENUM
#define THDI_PORT_SP_CNTRSm_ENUM BCM56640_A0_THDI_PORT_SP_CNTRSm_ENUM
#define THDI_PORT_SP_CONFIGm_ENUM BCM56640_A0_THDI_PORT_SP_CONFIGm_ENUM
#define THDI_TO_OOBFC_SP_STr_ENUM BCM56640_A0_THDI_TO_OOBFC_SP_STr_ENUM
#define THDO_BST_PORT_ECC_ERROR_ADDRESSr_ENUM BCM56640_A0_THDO_BST_PORT_ECC_ERROR_ADDRESSr_ENUM
#define THDO_BST_QGROUP_ECC_ERROR_ADDRESSr_ENUM BCM56640_A0_THDO_BST_QGROUP_ECC_ERROR_ADDRESSr_ENUM
#define THDO_BST_QUEUE_ECC_ERROR_ADDRESSr_ENUM BCM56640_A0_THDO_BST_QUEUE_ECC_ERROR_ADDRESSr_ENUM
#define THDO_BST_STATr_ENUM BCM56640_A0_THDO_BST_STATr_ENUM
#define THDO_BYPASSr_ENUM BCM56640_A0_THDO_BYPASSr_ENUM
#define THDO_CONFIG_PORT_ECC_ERROR_ADDRESSr_ENUM BCM56640_A0_THDO_CONFIG_PORT_ECC_ERROR_ADDRESSr_ENUM
#define THDO_CONFIG_QGROUP_ECC_ERROR_ADDRESSr_ENUM BCM56640_A0_THDO_CONFIG_QGROUP_ECC_ERROR_ADDRESSr_ENUM
#define THDO_CONFIG_QUEUE_ECC_ERROR_ADDRESSr_ENUM BCM56640_A0_THDO_CONFIG_QUEUE_ECC_ERROR_ADDRESSr_ENUM
#define THDO_COUNTER_PORT_ECC_ERROR_ADDRESSr_ENUM BCM56640_A0_THDO_COUNTER_PORT_ECC_ERROR_ADDRESSr_ENUM
#define THDO_COUNTER_QGROUP_ECC_ERROR_ADDRESSr_ENUM BCM56640_A0_THDO_COUNTER_QGROUP_ECC_ERROR_ADDRESSr_ENUM
#define THDO_COUNTER_QUEUE_ECC_ERROR_ADDRESSr_ENUM BCM56640_A0_THDO_COUNTER_QUEUE_ECC_ERROR_ADDRESSr_ENUM
#define THDO_DEBUGr_ENUM BCM56640_A0_THDO_DEBUGr_ENUM
#define THDO_DEBUG_TM_UC0r_ENUM BCM56640_A0_THDO_DEBUG_TM_UC0r_ENUM
#define THDO_INTEROP_CONFIGr_ENUM BCM56640_A0_THDO_INTEROP_CONFIGr_ENUM
#define THDO_MEMORY_TM_0r_ENUM BCM56640_A0_THDO_MEMORY_TM_0r_ENUM
#define THDO_MEMORY_TM_1r_ENUM BCM56640_A0_THDO_MEMORY_TM_1r_ENUM
#define THDO_OFFSET_QGROUP_ECC_ERROR_ADDRESSr_ENUM BCM56640_A0_THDO_OFFSET_QGROUP_ECC_ERROR_ADDRESSr_ENUM
#define THDO_OFFSET_QUEUE_ECC_ERROR_ADDRESSr_ENUM BCM56640_A0_THDO_OFFSET_QUEUE_ECC_ERROR_ADDRESSr_ENUM
#define THDO_PARITY_ERROR_STATUS_64r_ENUM BCM56640_A0_THDO_PARITY_ERROR_STATUS_64r_ENUM
#define THDO_PORT_E2ECC_COS_SPIDr_ENUM BCM56640_A0_THDO_PORT_E2ECC_COS_SPIDr_ENUM
#define THDO_Q_TO_QGRP_MAP_ECC_ERROR_ADDRESSr_ENUM BCM56640_A0_THDO_Q_TO_QGRP_MAP_ECC_ERROR_ADDRESSr_ENUM
#define THDO_RDE_SP_SELECTr_ENUM BCM56640_A0_THDO_RDE_SP_SELECTr_ENUM
#define THDO_RESUME_QGROUP_ECC_ERROR_ADDRESSr_ENUM BCM56640_A0_THDO_RESUME_QGROUP_ECC_ERROR_ADDRESSr_ENUM
#define THDO_RESUME_QUEUE_ECC_ERROR_ADDRESSr_ENUM BCM56640_A0_THDO_RESUME_QUEUE_ECC_ERROR_ADDRESSr_ENUM
#define THDO_TO_OOBFC_SP_STr_ENUM BCM56640_A0_THDO_TO_OOBFC_SP_STr_ENUM
#define THDO_UNICAST_DROP_EMIRROR_CNTr_ENUM BCM56640_A0_THDO_UNICAST_DROP_EMIRROR_CNTr_ENUM
#define TIME_DOMAINr_ENUM BCM56640_A0_TIME_DOMAINr_ENUM
#define TJBRr_ENUM BCM56640_A0_TJBRr_ENUM
#define TLCLr_ENUM BCM56640_A0_TLCLr_ENUM
#define TMCAr_ENUM BCM56640_A0_TMCAr_ENUM
#define TMCLr_ENUM BCM56640_A0_TMCLr_ENUM
#define TMGVr_ENUM BCM56640_A0_TMGVr_ENUM
#define TNCLr_ENUM BCM56640_A0_TNCLr_ENUM
#define TOP_AVS_SEL_REGr_ENUM BCM56640_A0_TOP_AVS_SEL_REGr_ENUM
#define TOP_BS_PLL_CTRL_0r_ENUM BCM56640_A0_TOP_BS_PLL_CTRL_0r_ENUM
#define TOP_BS_PLL_CTRL_1r_ENUM BCM56640_A0_TOP_BS_PLL_CTRL_1r_ENUM
#define TOP_BS_PLL_CTRL_2r_ENUM BCM56640_A0_TOP_BS_PLL_CTRL_2r_ENUM
#define TOP_BS_PLL_CTRL_3r_ENUM BCM56640_A0_TOP_BS_PLL_CTRL_3r_ENUM
#define TOP_BS_PLL_CTRL_4r_ENUM BCM56640_A0_TOP_BS_PLL_CTRL_4r_ENUM
#define TOP_BS_PLL_STATUSr_ENUM BCM56640_A0_TOP_BS_PLL_STATUSr_ENUM
#define TOP_CORE_PLL_CTRL0r_ENUM BCM56640_A0_TOP_CORE_PLL_CTRL0r_ENUM
#define TOP_CORE_PLL_CTRL1r_ENUM BCM56640_A0_TOP_CORE_PLL_CTRL1r_ENUM
#define TOP_CORE_PLL_CTRL2r_ENUM BCM56640_A0_TOP_CORE_PLL_CTRL2r_ENUM
#define TOP_CORE_PLL_CTRL3r_ENUM BCM56640_A0_TOP_CORE_PLL_CTRL3r_ENUM
#define TOP_CORE_PLL_CTRL4r_ENUM BCM56640_A0_TOP_CORE_PLL_CTRL4r_ENUM
#define TOP_CORE_PLL_CTRL5r_ENUM BCM56640_A0_TOP_CORE_PLL_CTRL5r_ENUM
#define TOP_CORE_PLL_CTRL6r_ENUM BCM56640_A0_TOP_CORE_PLL_CTRL6r_ENUM
#define TOP_CORE_PLL_CTRL7r_ENUM BCM56640_A0_TOP_CORE_PLL_CTRL7r_ENUM
#define TOP_CORE_PLL_CTRL8r_ENUM BCM56640_A0_TOP_CORE_PLL_CTRL8r_ENUM
#define TOP_CORE_PLL_CTRL9r_ENUM BCM56640_A0_TOP_CORE_PLL_CTRL9r_ENUM
#define TOP_DEV_REV_IDr_ENUM BCM56640_A0_TOP_DEV_REV_IDr_ENUM
#define TOP_L1_RCVD_CLK_VALID_STATUS_0r_ENUM BCM56640_A0_TOP_L1_RCVD_CLK_VALID_STATUS_0r_ENUM
#define TOP_L1_RCVD_CLK_VALID_STATUS_1r_ENUM BCM56640_A0_TOP_L1_RCVD_CLK_VALID_STATUS_1r_ENUM
#define TOP_L1_RCVD_CLK_VALID_STATUS_2r_ENUM BCM56640_A0_TOP_L1_RCVD_CLK_VALID_STATUS_2r_ENUM
#define TOP_LOS_SEL_REGr_ENUM BCM56640_A0_TOP_LOS_SEL_REGr_ENUM
#define TOP_MCS_PLL_CTRL_0r_ENUM BCM56640_A0_TOP_MCS_PLL_CTRL_0r_ENUM
#define TOP_MCS_PLL_CTRL_1r_ENUM BCM56640_A0_TOP_MCS_PLL_CTRL_1r_ENUM
#define TOP_MCS_PLL_CTRL_2r_ENUM BCM56640_A0_TOP_MCS_PLL_CTRL_2r_ENUM
#define TOP_MCS_PLL_CTRL_3r_ENUM BCM56640_A0_TOP_MCS_PLL_CTRL_3r_ENUM
#define TOP_MCS_PLL_CTRL_4r_ENUM BCM56640_A0_TOP_MCS_PLL_CTRL_4r_ENUM
#define TOP_MCS_PLL_STATUSr_ENUM BCM56640_A0_TOP_MCS_PLL_STATUSr_ENUM
#define TOP_MISC_CONTROLr_ENUM BCM56640_A0_TOP_MISC_CONTROLr_ENUM
#define TOP_MISC_STATUSr_ENUM BCM56640_A0_TOP_MISC_STATUSr_ENUM
#define TOP_SOFT_RESET_REGr_ENUM BCM56640_A0_TOP_SOFT_RESET_REGr_ENUM
#define TOP_SOFT_RESET_REG_2r_ENUM BCM56640_A0_TOP_SOFT_RESET_REG_2r_ENUM
#define TOP_SWITCH_FEATURE_ENABLEr_ENUM BCM56640_A0_TOP_SWITCH_FEATURE_ENABLEr_ENUM
#define TOP_TAP_CONTROLr_ENUM BCM56640_A0_TOP_TAP_CONTROLr_ENUM
#define TOP_TOP_CORE_PLL_STATUS_1r_ENUM BCM56640_A0_TOP_TOP_CORE_PLL_STATUS_1r_ENUM
#define TOP_TOP_CORE_PLL_STATUS_2r_ENUM BCM56640_A0_TOP_TOP_CORE_PLL_STATUS_2r_ENUM
#define TOP_TOP_CORE_PLL_STATUS_3r_ENUM BCM56640_A0_TOP_TOP_CORE_PLL_STATUS_3r_ENUM
#define TOP_TS_PLL_CTRL_0r_ENUM BCM56640_A0_TOP_TS_PLL_CTRL_0r_ENUM
#define TOP_TS_PLL_CTRL_1r_ENUM BCM56640_A0_TOP_TS_PLL_CTRL_1r_ENUM
#define TOP_TS_PLL_CTRL_2r_ENUM BCM56640_A0_TOP_TS_PLL_CTRL_2r_ENUM
#define TOP_TS_PLL_CTRL_3r_ENUM BCM56640_A0_TOP_TS_PLL_CTRL_3r_ENUM
#define TOP_TS_PLL_CTRL_4r_ENUM BCM56640_A0_TOP_TS_PLL_CTRL_4r_ENUM
#define TOP_TS_PLL_STATUSr_ENUM BCM56640_A0_TOP_TS_PLL_STATUSr_ENUM
#define TOP_XGXS_MDIO_CONFIGr_ENUM BCM56640_A0_TOP_XGXS_MDIO_CONFIGr_ENUM
#define TOP_XGXS_MDIO_CONFIG_0r_ENUM BCM56640_A0_TOP_XGXS_MDIO_CONFIG_0r_ENUM
#define TOP_XGXS_MDIO_CONFIG_1r_ENUM BCM56640_A0_TOP_XGXS_MDIO_CONFIG_1r_ENUM
#define TOP_XGXS_MDIO_CONFIG_2r_ENUM BCM56640_A0_TOP_XGXS_MDIO_CONFIG_2r_ENUM
#define TOP_XGXS_MDIO_CONFIG_3r_ENUM BCM56640_A0_TOP_XGXS_MDIO_CONFIG_3r_ENUM
#define TOP_XGXS_MDIO_CONFIG_4r_ENUM BCM56640_A0_TOP_XGXS_MDIO_CONFIG_4r_ENUM
#define TOP_XGXS_MDIO_CONFIG_5r_ENUM BCM56640_A0_TOP_XGXS_MDIO_CONFIG_5r_ENUM
#define TOP_XGXS_MDIO_CONFIG_6r_ENUM BCM56640_A0_TOP_XGXS_MDIO_CONFIG_6r_ENUM
#define TOP_XGXS_MDIO_CONFIG_7r_ENUM BCM56640_A0_TOP_XGXS_MDIO_CONFIG_7r_ENUM
#define TOP_XG_PLL0_CTRL_0r_ENUM BCM56640_A0_TOP_XG_PLL0_CTRL_0r_ENUM
#define TOP_XG_PLL0_CTRL_1r_ENUM BCM56640_A0_TOP_XG_PLL0_CTRL_1r_ENUM
#define TOP_XG_PLL0_CTRL_2r_ENUM BCM56640_A0_TOP_XG_PLL0_CTRL_2r_ENUM
#define TOP_XG_PLL0_CTRL_3r_ENUM BCM56640_A0_TOP_XG_PLL0_CTRL_3r_ENUM
#define TOP_XG_PLL0_CTRL_4r_ENUM BCM56640_A0_TOP_XG_PLL0_CTRL_4r_ENUM
#define TOP_XG_PLL0_STATUSr_ENUM BCM56640_A0_TOP_XG_PLL0_STATUSr_ENUM
#define TOP_XG_PLL1_CTRL_0r_ENUM BCM56640_A0_TOP_XG_PLL1_CTRL_0r_ENUM
#define TOP_XG_PLL1_CTRL_1r_ENUM BCM56640_A0_TOP_XG_PLL1_CTRL_1r_ENUM
#define TOP_XG_PLL1_CTRL_2r_ENUM BCM56640_A0_TOP_XG_PLL1_CTRL_2r_ENUM
#define TOP_XG_PLL1_CTRL_3r_ENUM BCM56640_A0_TOP_XG_PLL1_CTRL_3r_ENUM
#define TOP_XG_PLL1_CTRL_4r_ENUM BCM56640_A0_TOP_XG_PLL1_CTRL_4r_ENUM
#define TOP_XG_PLL1_STATUSr_ENUM BCM56640_A0_TOP_XG_PLL1_STATUSr_ENUM
#define TOP_XG_PLL2_CTRL_0r_ENUM BCM56640_A0_TOP_XG_PLL2_CTRL_0r_ENUM
#define TOP_XG_PLL2_CTRL_1r_ENUM BCM56640_A0_TOP_XG_PLL2_CTRL_1r_ENUM
#define TOP_XG_PLL2_CTRL_2r_ENUM BCM56640_A0_TOP_XG_PLL2_CTRL_2r_ENUM
#define TOP_XG_PLL2_CTRL_3r_ENUM BCM56640_A0_TOP_XG_PLL2_CTRL_3r_ENUM
#define TOP_XG_PLL2_CTRL_4r_ENUM BCM56640_A0_TOP_XG_PLL2_CTRL_4r_ENUM
#define TOP_XG_PLL2_STATUSr_ENUM BCM56640_A0_TOP_XG_PLL2_STATUSr_ENUM
#define TOP_XG_PLL3_CTRL_0r_ENUM BCM56640_A0_TOP_XG_PLL3_CTRL_0r_ENUM
#define TOP_XG_PLL3_CTRL_1r_ENUM BCM56640_A0_TOP_XG_PLL3_CTRL_1r_ENUM
#define TOP_XG_PLL3_CTRL_2r_ENUM BCM56640_A0_TOP_XG_PLL3_CTRL_2r_ENUM
#define TOP_XG_PLL3_CTRL_3r_ENUM BCM56640_A0_TOP_XG_PLL3_CTRL_3r_ENUM
#define TOP_XG_PLL3_CTRL_4r_ENUM BCM56640_A0_TOP_XG_PLL3_CTRL_4r_ENUM
#define TOP_XG_PLL3_STATUSr_ENUM BCM56640_A0_TOP_XG_PLL3_STATUSr_ENUM
#define TOP_XG_PLL_CTRL_0r_ENUM BCM56640_A0_TOP_XG_PLL_CTRL_0r_ENUM
#define TOP_XG_PLL_CTRL_1r_ENUM BCM56640_A0_TOP_XG_PLL_CTRL_1r_ENUM
#define TOP_XG_PLL_CTRL_2r_ENUM BCM56640_A0_TOP_XG_PLL_CTRL_2r_ENUM
#define TOP_XG_PLL_CTRL_3r_ENUM BCM56640_A0_TOP_XG_PLL_CTRL_3r_ENUM
#define TOP_XG_PLL_CTRL_4r_ENUM BCM56640_A0_TOP_XG_PLL_CTRL_4r_ENUM
#define TOP_XG_PLL_STATUSr_ENUM BCM56640_A0_TOP_XG_PLL_STATUSr_ENUM
#define TOQ_CELLLINKERRPTRr_ENUM BCM56640_A0_TOQ_CELLLINKERRPTRr_ENUM
#define TOQ_ERRINTRr_ENUM BCM56640_A0_TOQ_ERRINTRr_ENUM
#define TOQ_PKTLINKERRPTRr_ENUM BCM56640_A0_TOQ_PKTLINKERRPTRr_ENUM
#define TOQ_UCQDBERRPTRr_ENUM BCM56640_A0_TOQ_UCQDBERRPTRr_ENUM
#define TOQ_WAMULINKERRPTRr_ENUM BCM56640_A0_TOQ_WAMULINKERRPTRr_ENUM
#define TOS_FNm_ENUM BCM56640_A0_TOS_FNm_ENUM
#define TOTAL_BUFFER_COUNT_CELLr_ENUM BCM56640_A0_TOTAL_BUFFER_COUNT_CELLr_ENUM
#define TOTAL_BUFFER_COUNT_CELL_SPr_ENUM BCM56640_A0_TOTAL_BUFFER_COUNT_CELL_SPr_ENUM
#define TOTAL_BUFFER_COUNT_CELL_SP_SHAREDr_ENUM BCM56640_A0_TOTAL_BUFFER_COUNT_CELL_SP_SHAREDr_ENUM
#define TOVRr_ENUM BCM56640_A0_TOVRr_ENUM
#define TPCEr_ENUM BCM56640_A0_TPCEr_ENUM
#define TPFCr_ENUM BCM56640_A0_TPFCr_ENUM
#define TPFC0r_ENUM BCM56640_A0_TPFC0r_ENUM
#define TPFC1r_ENUM BCM56640_A0_TPFC1r_ENUM
#define TPFC2r_ENUM BCM56640_A0_TPFC2r_ENUM
#define TPFC3r_ENUM BCM56640_A0_TPFC3r_ENUM
#define TPFC4r_ENUM BCM56640_A0_TPFC4r_ENUM
#define TPFC5r_ENUM BCM56640_A0_TPFC5r_ENUM
#define TPFC6r_ENUM BCM56640_A0_TPFC6r_ENUM
#define TPFC7r_ENUM BCM56640_A0_TPFC7r_ENUM
#define TPKTr_ENUM BCM56640_A0_TPKTr_ENUM
#define TPOKr_ENUM BCM56640_A0_TPOKr_ENUM
#define TRILL_DROP_CONTROLr_ENUM BCM56640_A0_TRILL_DROP_CONTROLr_ENUM
#define TRILL_DROP_STATSm_ENUM BCM56640_A0_TRILL_DROP_STATSm_ENUM
#define TRILL_RBRIDGE_NICKNAME_SELECTr_ENUM BCM56640_A0_TRILL_RBRIDGE_NICKNAME_SELECTr_ENUM
#define TRPKTr_ENUM BCM56640_A0_TRPKTr_ENUM
#define TRUNK_BITMAPm_ENUM BCM56640_A0_TRUNK_BITMAPm_ENUM
#define TRUNK_CBL_TABLEm_ENUM BCM56640_A0_TRUNK_CBL_TABLEm_ENUM
#define TRUNK_GROUPm_ENUM BCM56640_A0_TRUNK_GROUPm_ENUM
#define TRUNK_MEMBERm_ENUM BCM56640_A0_TRUNK_MEMBERm_ENUM
#define TSCLr_ENUM BCM56640_A0_TSCLr_ENUM
#define TS_TO_CORE_SYNC_ENABLEr_ENUM BCM56640_A0_TS_TO_CORE_SYNC_ENABLEr_ENUM
#define TTL_FNm_ENUM BCM56640_A0_TTL_FNm_ENUM
#define TUCAr_ENUM BCM56640_A0_TUCAr_ENUM
#define TUFLr_ENUM BCM56640_A0_TUFLr_ENUM
#define TVLNr_ENUM BCM56640_A0_TVLNr_ENUM
#define TXCFr_ENUM BCM56640_A0_TXCFr_ENUM
#define TXCLr_ENUM BCM56640_A0_TXCLr_ENUM
#define TXPFr_ENUM BCM56640_A0_TXPFr_ENUM
#define TXPPr_ENUM BCM56640_A0_TXPPr_ENUM
#define TX_CNT_CONFIGr_ENUM BCM56640_A0_TX_CNT_CONFIGr_ENUM
#define TX_DCB_ENUM BCM56640_A0_TX_DCB_ENUM
#define TX_EEE_LPI_DURATION_COUNTERr_ENUM BCM56640_A0_TX_EEE_LPI_DURATION_COUNTERr_ENUM
#define TX_EEE_LPI_EVENT_COUNTERr_ENUM BCM56640_A0_TX_EEE_LPI_EVENT_COUNTERr_ENUM
#define TX_HCFC_COUNTERr_ENUM BCM56640_A0_TX_HCFC_COUNTERr_ENUM
#define TX_LLFC_LOG_COUNTERr_ENUM BCM56640_A0_TX_LLFC_LOG_COUNTERr_ENUM
#define TX_PKT_CNTr_ENUM BCM56640_A0_TX_PKT_CNTr_ENUM
#define UCQDBMEMDEBUGr_ENUM BCM56640_A0_UCQDBMEMDEBUGr_ENUM
#define UCQ_CONFIGr_ENUM BCM56640_A0_UCQ_CONFIGr_ENUM
#define UCQ_FREE_MEMDEBUGr_ENUM BCM56640_A0_UCQ_FREE_MEMDEBUGr_ENUM
#define UCQ_FREE_MEMECC_ERRPTRr_ENUM BCM56640_A0_UCQ_FREE_MEMECC_ERRPTRr_ENUM
#define UCQ_UCQE0_MEMDEBUGr_ENUM BCM56640_A0_UCQ_UCQE0_MEMDEBUGr_ENUM
#define UCQ_UCQE1_MEMDEBUGr_ENUM BCM56640_A0_UCQ_UCQE1_MEMDEBUGr_ENUM
#define UCQ_UCQE2_MEMDEBUGr_ENUM BCM56640_A0_UCQ_UCQE2_MEMDEBUGr_ENUM
#define UCQ_UCQE3_MEMDEBUGr_ENUM BCM56640_A0_UCQ_UCQE3_MEMDEBUGr_ENUM
#define UCQ_UCQE_MEMDEBUGr_ENUM BCM56640_A0_UCQ_UCQE_MEMDEBUGr_ENUM
#define UCQ_UCQE_MEMECC_ERRPTRr_ENUM BCM56640_A0_UCQ_UCQE_MEMECC_ERRPTRr_ENUM
#define UDF_CAM_BIST_CONFIGr_ENUM BCM56640_A0_UDF_CAM_BIST_CONFIGr_ENUM
#define UDF_CAM_BIST_DBG_DATAr_ENUM BCM56640_A0_UDF_CAM_BIST_DBG_DATAr_ENUM
#define UDF_CAM_BIST_STATUSr_ENUM BCM56640_A0_UDF_CAM_BIST_STATUSr_ENUM
#define UDF_CAM_DBGCTRLr_ENUM BCM56640_A0_UDF_CAM_DBGCTRLr_ENUM
#define UNKNOWN_HGI_BITMAPm_ENUM BCM56640_A0_UNKNOWN_HGI_BITMAPm_ENUM
#define UNKNOWN_MCAST_BLOCK_MASKm_ENUM BCM56640_A0_UNKNOWN_MCAST_BLOCK_MASKm_ENUM
#define UNKNOWN_UCAST_BLOCK_MASKm_ENUM BCM56640_A0_UNKNOWN_UCAST_BLOCK_MASKm_ENUM
#define USE_SP_SHAREDr_ENUM BCM56640_A0_USE_SP_SHAREDr_ENUM
#define VFIm_ENUM BCM56640_A0_VFIm_ENUM
#define VFI_1m_ENUM BCM56640_A0_VFI_1m_ENUM
#define VFI_PDA_CONTROLr_ENUM BCM56640_A0_VFI_PDA_CONTROLr_ENUM
#define VFP_CAM_BIST_CONFIGr_ENUM BCM56640_A0_VFP_CAM_BIST_CONFIGr_ENUM
#define VFP_CAM_BIST_CONTROLr_ENUM BCM56640_A0_VFP_CAM_BIST_CONTROLr_ENUM
#define VFP_CAM_BIST_DBG_DATAr_ENUM BCM56640_A0_VFP_CAM_BIST_DBG_DATAr_ENUM
#define VFP_CAM_BIST_STATUSr_ENUM BCM56640_A0_VFP_CAM_BIST_STATUSr_ENUM
#define VFP_CAM_CONTROL_SLICE_3_0r_ENUM BCM56640_A0_VFP_CAM_CONTROL_SLICE_3_0r_ENUM
#define VFP_HASH_FIELD_BMAP_TABLE_Am_ENUM BCM56640_A0_VFP_HASH_FIELD_BMAP_TABLE_Am_ENUM
#define VFP_HASH_FIELD_BMAP_TABLE_Bm_ENUM BCM56640_A0_VFP_HASH_FIELD_BMAP_TABLE_Bm_ENUM
#define VFP_KEY_CONTROL_1r_ENUM BCM56640_A0_VFP_KEY_CONTROL_1r_ENUM
#define VFP_KEY_CONTROL_2r_ENUM BCM56640_A0_VFP_KEY_CONTROL_2r_ENUM
#define VFP_POLICY_TABLEm_ENUM BCM56640_A0_VFP_POLICY_TABLEm_ENUM
#define VFP_POLICY_TABLE_PDAr_ENUM BCM56640_A0_VFP_POLICY_TABLE_PDAr_ENUM
#define VFP_POLICY_TABLE_RAM_CONTROLr_ENUM BCM56640_A0_VFP_POLICY_TABLE_RAM_CONTROLr_ENUM
#define VFP_SLICE_CONTROLr_ENUM BCM56640_A0_VFP_SLICE_CONTROLr_ENUM
#define VFP_SLICE_MAPr_ENUM BCM56640_A0_VFP_SLICE_MAPr_ENUM
#define VFP_TCAMm_ENUM BCM56640_A0_VFP_TCAMm_ENUM
#define VFP_TCAM_BLKSELr_ENUM BCM56640_A0_VFP_TCAM_BLKSELr_ENUM
#define VLAN_CTRLr_ENUM BCM56640_A0_VLAN_CTRLr_ENUM
#define VLAN_MEMORY_DBGCTRLr_ENUM BCM56640_A0_VLAN_MEMORY_DBGCTRLr_ENUM
#define VLAN_MPLSm_ENUM BCM56640_A0_VLAN_MPLSm_ENUM
#define VLAN_OR_VFI_MAC_COUNTm_ENUM BCM56640_A0_VLAN_OR_VFI_MAC_COUNTm_ENUM
#define VLAN_OR_VFI_MAC_LIMITm_ENUM BCM56640_A0_VLAN_OR_VFI_MAC_LIMITm_ENUM
#define VLAN_PROFILE_2m_ENUM BCM56640_A0_VLAN_PROFILE_2m_ENUM
#define VLAN_PROFILE_TABm_ENUM BCM56640_A0_VLAN_PROFILE_TABm_ENUM
#define VLAN_PROTOCOLm_ENUM BCM56640_A0_VLAN_PROTOCOLm_ENUM
#define VLAN_PROTOCOL_DATAm_ENUM BCM56640_A0_VLAN_PROTOCOL_DATAm_ENUM
#define VLAN_PROTOCOL_DATA_DBGCTRLr_ENUM BCM56640_A0_VLAN_PROTOCOL_DATA_DBGCTRLr_ENUM
#define VLAN_SUBNETm_ENUM BCM56640_A0_VLAN_SUBNETm_ENUM
#define VLAN_SUBNET_CAM_BIST_CONFIGr_ENUM BCM56640_A0_VLAN_SUBNET_CAM_BIST_CONFIGr_ENUM
#define VLAN_SUBNET_CAM_BIST_DBG_DATAr_ENUM BCM56640_A0_VLAN_SUBNET_CAM_BIST_DBG_DATAr_ENUM
#define VLAN_SUBNET_CAM_BIST_STATUSr_ENUM BCM56640_A0_VLAN_SUBNET_CAM_BIST_STATUSr_ENUM
#define VLAN_SUBNET_CAM_DBGCTRLr_ENUM BCM56640_A0_VLAN_SUBNET_CAM_DBGCTRLr_ENUM
#define VLAN_SUBNET_DATA_DBGCTRLr_ENUM BCM56640_A0_VLAN_SUBNET_DATA_DBGCTRLr_ENUM
#define VLAN_SUBNET_DATA_ONLYm_ENUM BCM56640_A0_VLAN_SUBNET_DATA_ONLYm_ENUM
#define VLAN_SUBNET_ONLYm_ENUM BCM56640_A0_VLAN_SUBNET_ONLYm_ENUM
#define VLAN_TABm_ENUM BCM56640_A0_VLAN_TABm_ENUM
#define VLAN_TAG_ACTION_PROFILE_DBGCTRLr_ENUM BCM56640_A0_VLAN_TAG_ACTION_PROFILE_DBGCTRLr_ENUM
#define VLAN_XLATEm_ENUM BCM56640_A0_VLAN_XLATEm_ENUM
#define VLAN_XLATE_EXTDm_ENUM BCM56640_A0_VLAN_XLATE_EXTDm_ENUM
#define VLAN_XLATE_EXTD_HIT_ONLYm_ENUM BCM56640_A0_VLAN_XLATE_EXTD_HIT_ONLYm_ENUM
#define VLAN_XLATE_HIT_ONLYm_ENUM BCM56640_A0_VLAN_XLATE_HIT_ONLYm_ENUM
#define VOQ_COS_MAPm_ENUM BCM56640_A0_VOQ_COS_MAPm_ENUM
#define VOQ_MOD_MAPm_ENUM BCM56640_A0_VOQ_MOD_MAPm_ENUM
#define VOQ_PORT_MAPm_ENUM BCM56640_A0_VOQ_PORT_MAPm_ENUM
#define VRFm_ENUM BCM56640_A0_VRFm_ENUM
#define VRF_MASKr_ENUM BCM56640_A0_VRF_MASKr_ENUM
#define VRF_PDA_CONTROLr_ENUM BCM56640_A0_VRF_PDA_CONTROLr_ENUM
#define WAMUCELLCNTPGr_ENUM BCM56640_A0_WAMUCELLCNTPGr_ENUM
#define WAMUDROPCNT2BERRr_ENUM BCM56640_A0_WAMUDROPCNT2BERRr_ENUM
#define WAMUDROPCNTAGINGr_ENUM BCM56640_A0_WAMUDROPCNTAGINGr_ENUM
#define WAMUDROPCNTGLBTHDIPKTr_ENUM BCM56640_A0_WAMUDROPCNTGLBTHDIPKTr_ENUM
#define WAMUDROPCNTLENr_ENUM BCM56640_A0_WAMUDROPCNTLENr_ENUM
#define WAMUDROPCNTLENBYTEr_ENUM BCM56640_A0_WAMUDROPCNTLENBYTEr_ENUM
#define WAMUDROPCNTLRUr_ENUM BCM56640_A0_WAMUDROPCNTLRUr_ENUM
#define WAMUDROPCNTNOLRUr_ENUM BCM56640_A0_WAMUDROPCNTNOLRUr_ENUM
#define WAMUDROPCNTNOLRUBYTEr_ENUM BCM56640_A0_WAMUDROPCNTNOLRUBYTEr_ENUM
#define WAMUDROPCNTTHDIBYTEr_ENUM BCM56640_A0_WAMUDROPCNTTHDIBYTEr_ENUM
#define WAMUDROPCNTTHDIPKTr_ENUM BCM56640_A0_WAMUDROPCNTTHDIPKTr_ENUM
#define WAMUDROPCNTTHDOBYTEr_ENUM BCM56640_A0_WAMUDROPCNTTHDOBYTEr_ENUM
#define WAMUDROPCNTTHDOPKTr_ENUM BCM56640_A0_WAMUDROPCNTTHDOPKTr_ENUM
#define WAMUDROPCNTTYPEr_ENUM BCM56640_A0_WAMUDROPCNTTYPEr_ENUM
#define WAMULINKMEMDEBUGr_ENUM BCM56640_A0_WAMULINKMEMDEBUGr_ENUM
#define WAMUMEMDEBUGr_ENUM BCM56640_A0_WAMUMEMDEBUGr_ENUM
#define WAMUMINLMTPGr_ENUM BCM56640_A0_WAMUMINLMTPGr_ENUM
#define WAMUMINLMTPKTQr_ENUM BCM56640_A0_WAMUMINLMTPKTQr_ENUM
#define WAMUNONFRAGMCNTr_ENUM BCM56640_A0_WAMUNONFRAGMCNTr_ENUM
#define WAMUPARITYERRADRr_ENUM BCM56640_A0_WAMUPARITYERRADRr_ENUM
#define WAMUPKTCNTPGr_ENUM BCM56640_A0_WAMUPKTCNTPGr_ENUM
#define WAMUPKTCNTQr_ENUM BCM56640_A0_WAMUPKTCNTQr_ENUM
#define WAMUREASMBCNTr_ENUM BCM56640_A0_WAMUREASMBCNTr_ENUM
#define WAMURSTOFFSETCELLPGr_ENUM BCM56640_A0_WAMURSTOFFSETCELLPGr_ENUM
#define WAMURSTOFFSETPKTPGr_ENUM BCM56640_A0_WAMURSTOFFSETPKTPGr_ENUM
#define WAMURSTOFFSETPKTQr_ENUM BCM56640_A0_WAMURSTOFFSETPKTQr_ENUM
#define WAMUSHRLMTCELLPGr_ENUM BCM56640_A0_WAMUSHRLMTCELLPGr_ENUM
#define WAMUSHRLMTPKTPGr_ENUM BCM56640_A0_WAMUSHRLMTPKTPGr_ENUM
#define WAMUSHRLMTPKTQr_ENUM BCM56640_A0_WAMUSHRLMTPKTQr_ENUM
#define WAMUSTATUSr_ENUM BCM56640_A0_WAMUSTATUSr_ENUM
#define WAMUTBFRAGMCNTr_ENUM BCM56640_A0_WAMUTBFRAGMCNTr_ENUM
#define WAMUTHDBYPASSr_ENUM BCM56640_A0_WAMUTHDBYPASSr_ENUM
#define WAMUTHDDROPSTr_ENUM BCM56640_A0_WAMUTHDDROPSTr_ENUM
#define WAMUTOTALSHRLMTINGr_ENUM BCM56640_A0_WAMUTOTALSHRLMTINGr_ENUM
#define WAMUTOTALSHRLMTPKTEGRr_ENUM BCM56640_A0_WAMUTOTALSHRLMTPKTEGRr_ENUM
#define WAMU_PG_FIRST_FRAGMENT_DROP_OFFSETr_ENUM BCM56640_A0_WAMU_PG_FIRST_FRAGMENT_DROP_OFFSETr_ENUM
#define WAMU_PG_MIN_CELLr_ENUM BCM56640_A0_WAMU_PG_MIN_CELLr_ENUM
#define WAMU_PG_MIN_COUNT_CELLr_ENUM BCM56640_A0_WAMU_PG_MIN_COUNT_CELLr_ENUM
#define WAMU_PG_RESET_FLOOR_CELLr_ENUM BCM56640_A0_WAMU_PG_RESET_FLOOR_CELLr_ENUM
#define WAMU_PG_RESET_OFFSET_CELLr_ENUM BCM56640_A0_WAMU_PG_RESET_OFFSET_CELLr_ENUM
#define WAMU_PG_RESUME_LIMITr_ENUM BCM56640_A0_WAMU_PG_RESUME_LIMITr_ENUM
#define WAMU_PG_SHARED_COUNT_CELLr_ENUM BCM56640_A0_WAMU_PG_SHARED_COUNT_CELLr_ENUM
#define WAMU_PG_SHARED_LIMIT_CELLr_ENUM BCM56640_A0_WAMU_PG_SHARED_LIMIT_CELLr_ENUM
#define WAMU_PG_XOFF_STATEr_ENUM BCM56640_A0_WAMU_PG_XOFF_STATEr_ENUM
#define WAMU_POOL_SELECTr_ENUM BCM56640_A0_WAMU_POOL_SELECTr_ENUM
#define WAMU_PORT_SHARED_COUNT_CELLr_ENUM BCM56640_A0_WAMU_PORT_SHARED_COUNT_CELLr_ENUM
#define WAMU_PRI_GRPr_ENUM BCM56640_A0_WAMU_PRI_GRPr_ENUM
#define WAMU_TOTAL_COUNT_CELLr_ENUM BCM56640_A0_WAMU_TOTAL_COUNT_CELLr_ENUM
#define WCL_CTLr_ENUM BCM56640_A0_WCL_CTLr_ENUM
#define WCL_CUR_STSr_ENUM BCM56640_A0_WCL_CUR_STSr_ENUM
#define WCL_INTR_CLEARr_ENUM BCM56640_A0_WCL_INTR_CLEARr_ENUM
#define WCL_INTR_ENABLEr_ENUM BCM56640_A0_WCL_INTR_ENABLEr_ENUM
#define WCL_INTR_STSr_ENUM BCM56640_A0_WCL_INTR_STSr_ENUM
#define WCL_RX_LOST_LOCK_COUNTr_ENUM BCM56640_A0_WCL_RX_LOST_LOCK_COUNTr_ENUM
#define WLAN_DECAP_NLF_MTU_CHECKr_ENUM BCM56640_A0_WLAN_DECAP_NLF_MTU_CHECKr_ENUM
#define WLAN_ENCAP_NLF_MTU_CHECKr_ENUM BCM56640_A0_WLAN_ENCAP_NLF_MTU_CHECKr_ENUM
#define WREDMEMDEBUG_AVG_QSIZEr_ENUM BCM56640_A0_WREDMEMDEBUG_AVG_QSIZEr_ENUM
#define WREDMEMDEBUG_CONFIGr_ENUM BCM56640_A0_WREDMEMDEBUG_CONFIGr_ENUM
#define WREDMEMDEBUG_PORT_SP_DROP_THDr_ENUM BCM56640_A0_WREDMEMDEBUG_PORT_SP_DROP_THDr_ENUM
#define WREDMEMDEBUG_PORT_SP_SHARED_COUNTr_ENUM BCM56640_A0_WREDMEMDEBUG_PORT_SP_SHARED_COUNTr_ENUM
#define WREDMEMDEBUG_QGROUP_DROP_THDr_ENUM BCM56640_A0_WREDMEMDEBUG_QGROUP_DROP_THDr_ENUM
#define WREDMEMDEBUG_QGROUP_SHARED_COUNTr_ENUM BCM56640_A0_WREDMEMDEBUG_QGROUP_SHARED_COUNTr_ENUM
#define WREDMEMDEBUG_UC_QUEUE_DROP_THD_DEQr_ENUM BCM56640_A0_WREDMEMDEBUG_UC_QUEUE_DROP_THD_DEQr_ENUM
#define WREDMEMDEBUG_UC_QUEUE_DROP_THD_ENQr_ENUM BCM56640_A0_WREDMEMDEBUG_UC_QUEUE_DROP_THD_ENQr_ENUM
#define WREDMEMDEBUG_UC_QUEUE_TOTAL_COUNTr_ENUM BCM56640_A0_WREDMEMDEBUG_UC_QUEUE_TOTAL_COUNTr_ENUM
#define WRED_PARITY_ERROR_BITMAPr_ENUM BCM56640_A0_WRED_PARITY_ERROR_BITMAPr_ENUM
#define WRED_PARITY_ERROR_INFOr_ENUM BCM56640_A0_WRED_PARITY_ERROR_INFOr_ENUM
#define WRED_REFRESH_CONTROLr_ENUM BCM56640_A0_WRED_REFRESH_CONTROLr_ENUM
#define XCON_CCM_DEFECT_STATUSr_ENUM BCM56640_A0_XCON_CCM_DEFECT_STATUSr_ENUM
#define XHOL_D0r_ENUM BCM56640_A0_XHOL_D0r_ENUM
#define XHOL_D1r_ENUM BCM56640_A0_XHOL_D1r_ENUM
#define XHOL_D2r_ENUM BCM56640_A0_XHOL_D2r_ENUM
#define XHOL_D3r_ENUM BCM56640_A0_XHOL_D3r_ENUM
#define XHOL_MHr_ENUM BCM56640_A0_XHOL_MHr_ENUM
#define XHOL_MH0r_ENUM BCM56640_A0_XHOL_MH0r_ENUM
#define XHOL_MH1r_ENUM BCM56640_A0_XHOL_MH1r_ENUM
#define XHOL_MH2r_ENUM BCM56640_A0_XHOL_MH2r_ENUM
#define XHOL_MH3r_ENUM BCM56640_A0_XHOL_MH3r_ENUM
#define XHOL_RX_MH_DATAr_ENUM BCM56640_A0_XHOL_RX_MH_DATAr_ENUM
#define XHOL_RX_MH_DATA0r_ENUM BCM56640_A0_XHOL_RX_MH_DATA0r_ENUM
#define XHOL_RX_MH_DATA1r_ENUM BCM56640_A0_XHOL_RX_MH_DATA1r_ENUM
#define XHOL_RX_MH_DATA2r_ENUM BCM56640_A0_XHOL_RX_MH_DATA2r_ENUM
#define XHOL_RX_MH_DATA3r_ENUM BCM56640_A0_XHOL_RX_MH_DATA3r_ENUM
#define XHOL_RX_MH_MASKr_ENUM BCM56640_A0_XHOL_RX_MH_MASKr_ENUM
#define XHOL_RX_MH_MASK0r_ENUM BCM56640_A0_XHOL_RX_MH_MASK0r_ENUM
#define XHOL_RX_MH_MASK1r_ENUM BCM56640_A0_XHOL_RX_MH_MASK1r_ENUM
#define XHOL_RX_MH_MASK2r_ENUM BCM56640_A0_XHOL_RX_MH_MASK2r_ENUM
#define XHOL_RX_MH_MASK3r_ENUM BCM56640_A0_XHOL_RX_MH_MASK3r_ENUM
#define XHOL_RX_PKT_DATAr_ENUM BCM56640_A0_XHOL_RX_PKT_DATAr_ENUM
#define XHOL_RX_PKT_DATA0r_ENUM BCM56640_A0_XHOL_RX_PKT_DATA0r_ENUM
#define XHOL_RX_PKT_DATA1r_ENUM BCM56640_A0_XHOL_RX_PKT_DATA1r_ENUM
#define XHOL_RX_PKT_DATA2r_ENUM BCM56640_A0_XHOL_RX_PKT_DATA2r_ENUM
#define XHOL_RX_PKT_DATA3r_ENUM BCM56640_A0_XHOL_RX_PKT_DATA3r_ENUM
#define XHOL_RX_PKT_MASKr_ENUM BCM56640_A0_XHOL_RX_PKT_MASKr_ENUM
#define XHOL_RX_PKT_MASK0r_ENUM BCM56640_A0_XHOL_RX_PKT_MASK0r_ENUM
#define XHOL_RX_PKT_MASK1r_ENUM BCM56640_A0_XHOL_RX_PKT_MASK1r_ENUM
#define XHOL_RX_PKT_MASK2r_ENUM BCM56640_A0_XHOL_RX_PKT_MASK2r_ENUM
#define XHOL_RX_PKT_MASK3r_ENUM BCM56640_A0_XHOL_RX_PKT_MASK3r_ENUM
#define XIBP_D0r_ENUM BCM56640_A0_XIBP_D0r_ENUM
#define XIBP_D1r_ENUM BCM56640_A0_XIBP_D1r_ENUM
#define XIBP_D2r_ENUM BCM56640_A0_XIBP_D2r_ENUM
#define XIBP_D3r_ENUM BCM56640_A0_XIBP_D3r_ENUM
#define XIBP_MHr_ENUM BCM56640_A0_XIBP_MHr_ENUM
#define XIBP_MH0r_ENUM BCM56640_A0_XIBP_MH0r_ENUM
#define XIBP_MH1r_ENUM BCM56640_A0_XIBP_MH1r_ENUM
#define XIBP_MH2r_ENUM BCM56640_A0_XIBP_MH2r_ENUM
#define XIBP_MH3r_ENUM BCM56640_A0_XIBP_MH3r_ENUM
#define XMAC_CLEAR_FIFO_STATUSr_ENUM BCM56640_A0_XMAC_CLEAR_FIFO_STATUSr_ENUM
#define XMAC_CLEAR_RX_LSS_STATUSr_ENUM BCM56640_A0_XMAC_CLEAR_RX_LSS_STATUSr_ENUM
#define XMAC_CTRLr_ENUM BCM56640_A0_XMAC_CTRLr_ENUM
#define XMAC_EEE_1_SEC_LINK_STATUS_TIMERr_ENUM BCM56640_A0_XMAC_EEE_1_SEC_LINK_STATUS_TIMERr_ENUM
#define XMAC_EEE_CTRLr_ENUM BCM56640_A0_XMAC_EEE_CTRLr_ENUM
#define XMAC_EEE_TIMERSr_ENUM BCM56640_A0_XMAC_EEE_TIMERSr_ENUM
#define XMAC_FIFO_STATUSr_ENUM BCM56640_A0_XMAC_FIFO_STATUSr_ENUM
#define XMAC_GMII_EEE_CTRLr_ENUM BCM56640_A0_XMAC_GMII_EEE_CTRLr_ENUM
#define XMAC_HCFC_CTRLr_ENUM BCM56640_A0_XMAC_HCFC_CTRLr_ENUM
#define XMAC_LLFC_CTRLr_ENUM BCM56640_A0_XMAC_LLFC_CTRLr_ENUM
#define XMAC_MACSEC_CTRLr_ENUM BCM56640_A0_XMAC_MACSEC_CTRLr_ENUM
#define XMAC_MODEr_ENUM BCM56640_A0_XMAC_MODEr_ENUM
#define XMAC_OSTS_TIMESTAMP_ADJUSTr_ENUM BCM56640_A0_XMAC_OSTS_TIMESTAMP_ADJUSTr_ENUM
#define XMAC_PAUSE_CTRLr_ENUM BCM56640_A0_XMAC_PAUSE_CTRLr_ENUM
#define XMAC_PFC_CTRLr_ENUM BCM56640_A0_XMAC_PFC_CTRLr_ENUM
#define XMAC_PFC_DAr_ENUM BCM56640_A0_XMAC_PFC_DAr_ENUM
#define XMAC_PFC_OPCODEr_ENUM BCM56640_A0_XMAC_PFC_OPCODEr_ENUM
#define XMAC_PFC_TYPEr_ENUM BCM56640_A0_XMAC_PFC_TYPEr_ENUM
#define XMAC_RX_CTRLr_ENUM BCM56640_A0_XMAC_RX_CTRLr_ENUM
#define XMAC_RX_LLFC_MSG_FIELDSr_ENUM BCM56640_A0_XMAC_RX_LLFC_MSG_FIELDSr_ENUM
#define XMAC_RX_LSS_CTRLr_ENUM BCM56640_A0_XMAC_RX_LSS_CTRLr_ENUM
#define XMAC_RX_LSS_STATUSr_ENUM BCM56640_A0_XMAC_RX_LSS_STATUSr_ENUM
#define XMAC_RX_MAC_SAr_ENUM BCM56640_A0_XMAC_RX_MAC_SAr_ENUM
#define XMAC_RX_MAX_SIZEr_ENUM BCM56640_A0_XMAC_RX_MAX_SIZEr_ENUM
#define XMAC_RX_VLAN_TAGr_ENUM BCM56640_A0_XMAC_RX_VLAN_TAGr_ENUM
#define XMAC_SPAREr_ENUM BCM56640_A0_XMAC_SPAREr_ENUM
#define XMAC_SPARE0r_ENUM BCM56640_A0_XMAC_SPARE0r_ENUM
#define XMAC_SPARE1r_ENUM BCM56640_A0_XMAC_SPARE1r_ENUM
#define XMAC_TX_CTRLr_ENUM BCM56640_A0_XMAC_TX_CTRLr_ENUM
#define XMAC_TX_FIFO_CREDITSr_ENUM BCM56640_A0_XMAC_TX_FIFO_CREDITSr_ENUM
#define XMAC_TX_LLFC_MSG_FIELDSr_ENUM BCM56640_A0_XMAC_TX_LLFC_MSG_FIELDSr_ENUM
#define XMAC_TX_MAC_SAr_ENUM BCM56640_A0_XMAC_TX_MAC_SAr_ENUM
#define XMAC_TX_TIMESTAMP_FIFO_DATAr_ENUM BCM56640_A0_XMAC_TX_TIMESTAMP_FIFO_DATAr_ENUM
#define XMAC_TX_TIMESTAMP_FIFO_STATUSr_ENUM BCM56640_A0_XMAC_TX_TIMESTAMP_FIFO_STATUSr_ENUM
#define XMAC_VERSION_IDr_ENUM BCM56640_A0_XMAC_VERSION_IDr_ENUM
#define XMODID_DUAL_ENr_ENUM BCM56640_A0_XMODID_DUAL_ENr_ENUM
#define XPAUSE_Dr_ENUM BCM56640_A0_XPAUSE_Dr_ENUM
#define XPAUSE_D0r_ENUM BCM56640_A0_XPAUSE_D0r_ENUM
#define XPAUSE_D1r_ENUM BCM56640_A0_XPAUSE_D1r_ENUM
#define XPAUSE_D2r_ENUM BCM56640_A0_XPAUSE_D2r_ENUM
#define XPAUSE_D3r_ENUM BCM56640_A0_XPAUSE_D3r_ENUM
#define XPAUSE_MHr_ENUM BCM56640_A0_XPAUSE_MHr_ENUM
#define XPAUSE_MH0r_ENUM BCM56640_A0_XPAUSE_MH0r_ENUM
#define XPAUSE_MH1r_ENUM BCM56640_A0_XPAUSE_MH1r_ENUM
#define XPAUSE_MH2r_ENUM BCM56640_A0_XPAUSE_MH2r_ENUM
#define XPAUSE_MH3r_ENUM BCM56640_A0_XPAUSE_MH3r_ENUM
#define XPAUSE_RX_DA_LSr_ENUM BCM56640_A0_XPAUSE_RX_DA_LSr_ENUM
#define XPAUSE_RX_DA_MSr_ENUM BCM56640_A0_XPAUSE_RX_DA_MSr_ENUM
#define XPAUSE_RX_LENGTH_TYPEr_ENUM BCM56640_A0_XPAUSE_RX_LENGTH_TYPEr_ENUM
#define XPAUSE_RX_OPCODEr_ENUM BCM56640_A0_XPAUSE_RX_OPCODEr_ENUM
#define XPAUSE_TX_PKT_XOFF_VALr_ENUM BCM56640_A0_XPAUSE_TX_PKT_XOFF_VALr_ENUM
#define XPAUSE_WATCHDOG_INIT_VALr_ENUM BCM56640_A0_XPAUSE_WATCHDOG_INIT_VALr_ENUM
#define XPAUSE_WATCHDOG_THRESHr_ENUM BCM56640_A0_XPAUSE_WATCHDOG_THRESHr_ENUM
#define XPORT_TO_MMU_BKPr_ENUM BCM56640_A0_XPORT_TO_MMU_BKPr_ENUM
#define XTHOLr_ENUM BCM56640_A0_XTHOLr_ENUM
#define XTIBPr_ENUM BCM56640_A0_XTIBPr_ENUM
#define XTPSEr_ENUM BCM56640_A0_XTPSEr_ENUM

#endif /* CDK_EXCLUDE_CHIPLESS_TYPES */

#endif /* __BCM56640_A0_ENUM_H__ */
