----------------------------------------------------------------------
State after executing cycle: 0
IF.nop: False
IF.PC: 4
ID.nop: False
ID.PC: 0
ID.Instr: 00000000000000000000000010000011
EX.nop: True
EX.PC: 0
EX.rs1: 0
EX.rs2: 0
EX.aluControlBits: 0
EX.Imm: 0
EX.ALUSrc: 0
EX.ALUOp: 0
EX.Branch: 0
EX.ALUResult: 0
EX.Zero: 0
EX.MemRead: 0
EX.MemWrite: 0
EX.Wrt_reg_addr: 0
EX.MemToReg: 0
EX.RegWrite: 0
EX.Reg_rs1: 0
EX.Reg_rs2: 0
MEM.nop: True
MEM.PC: 0
MEM.ALUResult: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.Wrt_reg_addr: 0
MEM.MemToReg: 0
MEM.RegWrite: 0
MEM.rs2: 0
MEM.Branch: 0
WB.nop: True
WB.ALUResult: 0
WB.ReadData: 0
WB.MemToReg: 0
WB.Wrt_reg_addr: 0
WB.RegWrite: 0
WB.dataToWrite: 0
----------------------------------------------------------------------
State after executing cycle: 1
IF.nop: False
IF.PC: 8
ID.nop: False
ID.PC: 4
ID.Instr: 00000000010000010000000100010011
EX.nop: False
EX.PC: 0
EX.rs1: 0
EX.rs2: 0
EX.aluControlBits: 2
EX.Imm: 0
EX.ALUSrc: 1
EX.ALUOp: 0
EX.Branch: 0
EX.ALUResult: 0
EX.Zero: 0
EX.MemRead: 1
EX.MemWrite: 0
EX.Wrt_reg_addr: 1
EX.MemToReg: 1
EX.RegWrite: 1
EX.Reg_rs1: 0
EX.Reg_rs2: 0
MEM.nop: True
MEM.PC: 0
MEM.ALUResult: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.Wrt_reg_addr: 0
MEM.MemToReg: 0
MEM.RegWrite: 0
MEM.rs2: 0
MEM.Branch: 0
WB.nop: True
WB.ALUResult: 0
WB.ReadData: 0
WB.MemToReg: 0
WB.Wrt_reg_addr: 0
WB.RegWrite: 0
WB.dataToWrite: 0
----------------------------------------------------------------------
State after executing cycle: 2
IF.nop: False
IF.PC: 12
ID.nop: False
ID.PC: 8
ID.Instr: 11111110000100010001111011100011
EX.nop: False
EX.PC: 4
EX.rs1: 0
EX.rs2: 0
EX.aluControlBits: 2
EX.Imm: 4
EX.ALUSrc: 1
EX.ALUOp: 0
EX.Branch: 0
EX.ALUResult: 0
EX.Zero: 0
EX.MemRead: 0
EX.MemWrite: 0
EX.Wrt_reg_addr: 2
EX.MemToReg: 0
EX.RegWrite: 1
EX.Reg_rs1: 2
EX.Reg_rs2: 4
MEM.nop: False
MEM.PC: 0
MEM.ALUResult: 0
MEM.MemRead: 1
MEM.MemWrite: 0
MEM.Wrt_reg_addr: 1
MEM.MemToReg: 1
MEM.RegWrite: 1
MEM.rs2: 0
MEM.Branch: 0
WB.nop: True
WB.ALUResult: 0
WB.ReadData: 0
WB.MemToReg: 0
WB.Wrt_reg_addr: 0
WB.RegWrite: 0
WB.dataToWrite: 0
----------------------------------------------------------------------
State after executing cycle: 3
IF.nop: True
IF.PC: 12
ID.nop: True
ID.PC: 12
ID.Instr: 11111111111111111111111111111111
EX.nop: False
EX.PC: 8
EX.rs1: 0
EX.rs2: 0
EX.aluControlBits: 7
EX.Imm: -4
EX.ALUSrc: 0
EX.ALUOp: 1
EX.Branch: 1
EX.ALUResult: 0
EX.Zero: 0
EX.MemRead: 0
EX.MemWrite: 0
EX.Wrt_reg_addr: 29
EX.MemToReg: 0
EX.RegWrite: 0
EX.Reg_rs1: 2
EX.Reg_rs2: 1
MEM.nop: False
MEM.PC: 4
MEM.ALUResult: 4
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.Wrt_reg_addr: 2
MEM.MemToReg: 0
MEM.RegWrite: 1
MEM.rs2: 0
MEM.Branch: 0
WB.nop: False
WB.ALUResult: 0
WB.ReadData: 8
WB.MemToReg: 1
WB.Wrt_reg_addr: 1
WB.RegWrite: 1
WB.dataToWrite: 0
----------------------------------------------------------------------
State after executing cycle: 4
IF.nop: False
IF.PC: 8
ID.nop: False
ID.PC: 4
ID.Instr: 00000000010000010000000100010011
EX.nop: True
EX.PC: 8
EX.rs1: 0
EX.rs2: 0
EX.aluControlBits: 7
EX.Imm: -4
EX.ALUSrc: 0
EX.ALUOp: 1
EX.Branch: 1
EX.ALUResult: 0
EX.Zero: 0
EX.MemRead: 0
EX.MemWrite: 0
EX.Wrt_reg_addr: 29
EX.MemToReg: 0
EX.RegWrite: 0
EX.Reg_rs1: 2
EX.Reg_rs2: 1
MEM.nop: False
MEM.PC: 8
MEM.ALUResult: 12
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.Wrt_reg_addr: 29
MEM.MemToReg: 0
MEM.RegWrite: 0
MEM.rs2: 8
MEM.Branch: 1
WB.nop: False
WB.ALUResult: 4
WB.ReadData: 8
WB.MemToReg: 0
WB.Wrt_reg_addr: 2
WB.RegWrite: 1
WB.dataToWrite: 0
----------------------------------------------------------------------
State after executing cycle: 5
IF.nop: False
IF.PC: 12
ID.nop: False
ID.PC: 8
ID.Instr: 11111110000100010001111011100011
EX.nop: False
EX.PC: 4
EX.rs1: 4
EX.rs2: 0
EX.aluControlBits: 2
EX.Imm: 4
EX.ALUSrc: 1
EX.ALUOp: 0
EX.Branch: 0
EX.ALUResult: 0
EX.Zero: 0
EX.MemRead: 0
EX.MemWrite: 0
EX.Wrt_reg_addr: 2
EX.MemToReg: 0
EX.RegWrite: 1
EX.Reg_rs1: 2
EX.Reg_rs2: 4
MEM.nop: True
MEM.PC: 8
MEM.ALUResult: 12
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.Wrt_reg_addr: 29
MEM.MemToReg: 0
MEM.RegWrite: 0
MEM.rs2: 8
MEM.Branch: 1
WB.nop: False
WB.ALUResult: 12
WB.ReadData: 8
WB.MemToReg: 0
WB.Wrt_reg_addr: 29
WB.RegWrite: 0
WB.dataToWrite: 0
----------------------------------------------------------------------
State after executing cycle: 6
IF.nop: True
IF.PC: 12
ID.nop: True
ID.PC: 12
ID.Instr: 11111111111111111111111111111111
EX.nop: False
EX.PC: 8
EX.rs1: 4
EX.rs2: 8
EX.aluControlBits: 7
EX.Imm: -4
EX.ALUSrc: 0
EX.ALUOp: 1
EX.Branch: 1
EX.ALUResult: 0
EX.Zero: 0
EX.MemRead: 0
EX.MemWrite: 0
EX.Wrt_reg_addr: 29
EX.MemToReg: 0
EX.RegWrite: 0
EX.Reg_rs1: 2
EX.Reg_rs2: 1
MEM.nop: False
MEM.PC: 4
MEM.ALUResult: 8
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.Wrt_reg_addr: 2
MEM.MemToReg: 0
MEM.RegWrite: 1
MEM.rs2: 0
MEM.Branch: 0
WB.nop: True
WB.ALUResult: 12
WB.ReadData: 8
WB.MemToReg: 0
WB.Wrt_reg_addr: 29
WB.RegWrite: 0
WB.dataToWrite: 0
----------------------------------------------------------------------
State after executing cycle: 7
IF.nop: True
IF.PC: 12
ID.nop: True
ID.PC: 12
ID.Instr: 11111111111111111111111111111111
EX.nop: True
EX.PC: 8
EX.rs1: 4
EX.rs2: 8
EX.aluControlBits: 7
EX.Imm: -4
EX.ALUSrc: 0
EX.ALUOp: 1
EX.Branch: 1
EX.ALUResult: 0
EX.Zero: 0
EX.MemRead: 0
EX.MemWrite: 0
EX.Wrt_reg_addr: 29
EX.MemToReg: 0
EX.RegWrite: 0
EX.Reg_rs1: 2
EX.Reg_rs2: 1
MEM.nop: False
MEM.PC: 8
MEM.ALUResult: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.Wrt_reg_addr: 29
MEM.MemToReg: 0
MEM.RegWrite: 0
MEM.rs2: 8
MEM.Branch: 1
WB.nop: False
WB.ALUResult: 8
WB.ReadData: 8
WB.MemToReg: 0
WB.Wrt_reg_addr: 2
WB.RegWrite: 1
WB.dataToWrite: 0
----------------------------------------------------------------------
State after executing cycle: 8
IF.nop: True
IF.PC: 12
ID.nop: True
ID.PC: 12
ID.Instr: 11111111111111111111111111111111
EX.nop: True
EX.PC: 8
EX.rs1: 4
EX.rs2: 8
EX.aluControlBits: 7
EX.Imm: -4
EX.ALUSrc: 0
EX.ALUOp: 1
EX.Branch: 1
EX.ALUResult: 0
EX.Zero: 0
EX.MemRead: 0
EX.MemWrite: 0
EX.Wrt_reg_addr: 29
EX.MemToReg: 0
EX.RegWrite: 0
EX.Reg_rs1: 2
EX.Reg_rs2: 1
MEM.nop: True
MEM.PC: 8
MEM.ALUResult: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.Wrt_reg_addr: 29
MEM.MemToReg: 0
MEM.RegWrite: 0
MEM.rs2: 8
MEM.Branch: 1
WB.nop: False
WB.ALUResult: 12
WB.ReadData: 8
WB.MemToReg: 0
WB.Wrt_reg_addr: 29
WB.RegWrite: 0
WB.dataToWrite: 0
----------------------------------------------------------------------
State after executing cycle: 9
IF.nop: True
IF.PC: 12
ID.nop: True
ID.PC: 12
ID.Instr: 11111111111111111111111111111111
EX.nop: True
EX.PC: 8
EX.rs1: 4
EX.rs2: 8
EX.aluControlBits: 7
EX.Imm: -4
EX.ALUSrc: 0
EX.ALUOp: 1
EX.Branch: 1
EX.ALUResult: 0
EX.Zero: 0
EX.MemRead: 0
EX.MemWrite: 0
EX.Wrt_reg_addr: 29
EX.MemToReg: 0
EX.RegWrite: 0
EX.Reg_rs1: 2
EX.Reg_rs2: 1
MEM.nop: True
MEM.PC: 8
MEM.ALUResult: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.Wrt_reg_addr: 29
MEM.MemToReg: 0
MEM.RegWrite: 0
MEM.rs2: 8
MEM.Branch: 1
WB.nop: True
WB.ALUResult: 12
WB.ReadData: 8
WB.MemToReg: 0
WB.Wrt_reg_addr: 29
WB.RegWrite: 0
WB.dataToWrite: 0
----------------------------------------------------------------------
State after executing cycle: 10
IF.nop: True
IF.PC: 12
ID.nop: True
ID.PC: 12
ID.Instr: 11111111111111111111111111111111
EX.nop: True
EX.PC: 8
EX.rs1: 4
EX.rs2: 8
EX.aluControlBits: 7
EX.Imm: -4
EX.ALUSrc: 0
EX.ALUOp: 1
EX.Branch: 1
EX.ALUResult: 0
EX.Zero: 0
EX.MemRead: 0
EX.MemWrite: 0
EX.Wrt_reg_addr: 29
EX.MemToReg: 0
EX.RegWrite: 0
EX.Reg_rs1: 2
EX.Reg_rs2: 1
MEM.nop: True
MEM.PC: 8
MEM.ALUResult: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.Wrt_reg_addr: 29
MEM.MemToReg: 0
MEM.RegWrite: 0
MEM.rs2: 8
MEM.Branch: 1
WB.nop: True
WB.ALUResult: 12
WB.ReadData: 8
WB.MemToReg: 0
WB.Wrt_reg_addr: 29
WB.RegWrite: 0
WB.dataToWrite: 0
