Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Mon Oct 24 18:04:35 2022
| Host         : A4338-05 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Lab2_timing_summary_routed.rpt -pb Lab2_timing_summary_routed.pb -rpx Lab2_timing_summary_routed.rpx -warn_on_violation
| Design       : Lab2
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.840        0.000                      0                  230        0.344        0.000                      0                  230        3.750        0.000                       0                    51  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.840        0.000                      0                  230        0.344        0.000                      0                  230        3.750        0.000                       0                    51  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.840ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.344ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.840ns  (required time - arrival time)
  Source:                 proc/PC_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            proc/reg_file/RAM_reg_r1_0_31_12_17/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.657ns  (logic 2.664ns (40.016%)  route 3.993ns (59.984%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT4=2 RAMD32=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns = ( 15.013 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.706     5.309    proc/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y73          FDRE                                         r  proc/PC_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y73          FDRE (Prop_fdre_C_Q)         0.456     5.765 r  proc/PC_reg[0]/Q
                         net (fo=44, routed)          0.778     6.542    proc/reg_file/PC_reg[0]
    SLICE_X5Y72          LUT2 (Prop_lut2_I1_O)        0.119     6.661 r  proc/reg_file/RAM_reg_r1_0_31_0_5_i_8/O
                         net (fo=18, routed)          1.073     7.734    proc/reg_file/RAM_reg_r1_0_31_0_5/ADDRA1
    SLICE_X2Y72          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.354     8.088 r  proc/reg_file/RAM_reg_r1_0_31_0_5/RAMA/O
                         net (fo=3, routed)           0.826     8.914    proc/reg_file/RD10[0]
    SLICE_X3Y70          LUT4 (Prop_lut4_I0_O)        0.328     9.242 r  proc/reg_file/i__carry_i_8/O
                         net (fo=1, routed)           0.000     9.242    proc/alu/S[0]
    SLICE_X3Y70          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.774 r  proc/alu/Result0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.774    proc/alu/Result0_inferred__0/i__carry_n_0
    SLICE_X3Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.888 r  proc/alu/Result0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.888    proc/alu/Result0_inferred__0/i__carry__0_n_0
    SLICE_X3Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.002 r  proc/alu/Result0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.002    proc/alu/Result0_inferred__0/i__carry__1_n_0
    SLICE_X3Y73          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.315 r  proc/alu/Result0_inferred__0/i__carry__2/O[3]
                         net (fo=1, routed)           0.819    11.133    proc/alu_n_12
    SLICE_X4Y74          LUT4 (Prop_lut4_I1_O)        0.334    11.467 r  proc/RAM_reg_r1_0_31_12_17_i_3/O
                         net (fo=2, routed)           0.499    11.966    proc/reg_file/RAM_reg_r1_0_31_12_17/DIB1
    SLICE_X2Y73          RAMD32                                       r  proc/reg_file/RAM_reg_r1_0_31_12_17/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.590    15.013    proc/reg_file/RAM_reg_r1_0_31_12_17/WCLK
    SLICE_X2Y73          RAMD32                                       r  proc/reg_file/RAM_reg_r1_0_31_12_17/RAMB_D1/CLK
                         clock pessimism              0.259    15.272    
                         clock uncertainty           -0.035    15.236    
    SLICE_X2Y73          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.430    14.806    proc/reg_file/RAM_reg_r1_0_31_12_17/RAMB_D1
  -------------------------------------------------------------------
                         required time                         14.806    
                         arrival time                         -11.966    
  -------------------------------------------------------------------
                         slack                                  2.840    

Slack (MET) :             2.979ns  (required time - arrival time)
  Source:                 proc/PC_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            proc/reg_file/RAM_reg_r2_0_31_12_17/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.516ns  (logic 2.664ns (40.881%)  route 3.852ns (59.119%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT4=2 RAMD32=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.706     5.309    proc/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y73          FDRE                                         r  proc/PC_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y73          FDRE (Prop_fdre_C_Q)         0.456     5.765 r  proc/PC_reg[0]/Q
                         net (fo=44, routed)          0.778     6.542    proc/reg_file/PC_reg[0]
    SLICE_X5Y72          LUT2 (Prop_lut2_I1_O)        0.119     6.661 r  proc/reg_file/RAM_reg_r1_0_31_0_5_i_8/O
                         net (fo=18, routed)          1.073     7.734    proc/reg_file/RAM_reg_r1_0_31_0_5/ADDRA1
    SLICE_X2Y72          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.354     8.088 r  proc/reg_file/RAM_reg_r1_0_31_0_5/RAMA/O
                         net (fo=3, routed)           0.826     8.914    proc/reg_file/RD10[0]
    SLICE_X3Y70          LUT4 (Prop_lut4_I0_O)        0.328     9.242 r  proc/reg_file/i__carry_i_8/O
                         net (fo=1, routed)           0.000     9.242    proc/alu/S[0]
    SLICE_X3Y70          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.774 r  proc/alu/Result0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.774    proc/alu/Result0_inferred__0/i__carry_n_0
    SLICE_X3Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.888 r  proc/alu/Result0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.888    proc/alu/Result0_inferred__0/i__carry__0_n_0
    SLICE_X3Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.002 r  proc/alu/Result0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.002    proc/alu/Result0_inferred__0/i__carry__1_n_0
    SLICE_X3Y73          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.315 r  proc/alu/Result0_inferred__0/i__carry__2/O[3]
                         net (fo=1, routed)           0.819    11.133    proc/alu_n_12
    SLICE_X4Y74          LUT4 (Prop_lut4_I1_O)        0.334    11.467 r  proc/RAM_reg_r1_0_31_12_17_i_3/O
                         net (fo=2, routed)           0.358    11.825    proc/reg_file/RAM_reg_r2_0_31_12_17/DIB1
    SLICE_X2Y74          RAMD32                                       r  proc/reg_file/RAM_reg_r2_0_31_12_17/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.588    15.011    proc/reg_file/RAM_reg_r2_0_31_12_17/WCLK
    SLICE_X2Y74          RAMD32                                       r  proc/reg_file/RAM_reg_r2_0_31_12_17/RAMB_D1/CLK
                         clock pessimism              0.259    15.270    
                         clock uncertainty           -0.035    15.234    
    SLICE_X2Y74          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.430    14.804    proc/reg_file/RAM_reg_r2_0_31_12_17/RAMB_D1
  -------------------------------------------------------------------
                         required time                         14.804    
                         arrival time                         -11.825    
  -------------------------------------------------------------------
                         slack                                  2.979    

Slack (MET) :             3.204ns  (required time - arrival time)
  Source:                 proc/PC_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            proc/reg_file/RAM_reg_r1_0_31_12_17/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.549ns  (logic 2.652ns (40.494%)  route 3.897ns (59.506%))
  Logic Levels:           9  (CARRY4=5 LUT2=1 LUT4=2 RAMD32=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns = ( 15.013 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.706     5.309    proc/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y73          FDRE                                         r  proc/PC_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y73          FDRE (Prop_fdre_C_Q)         0.456     5.765 r  proc/PC_reg[0]/Q
                         net (fo=44, routed)          0.778     6.542    proc/reg_file/PC_reg[0]
    SLICE_X5Y72          LUT2 (Prop_lut2_I1_O)        0.119     6.661 r  proc/reg_file/RAM_reg_r1_0_31_0_5_i_8/O
                         net (fo=18, routed)          1.073     7.734    proc/reg_file/RAM_reg_r1_0_31_0_5/ADDRA1
    SLICE_X2Y72          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.354     8.088 r  proc/reg_file/RAM_reg_r1_0_31_0_5/RAMA/O
                         net (fo=3, routed)           0.826     8.914    proc/reg_file/RD10[0]
    SLICE_X3Y70          LUT4 (Prop_lut4_I0_O)        0.328     9.242 r  proc/reg_file/i__carry_i_8/O
                         net (fo=1, routed)           0.000     9.242    proc/alu/S[0]
    SLICE_X3Y70          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.774 r  proc/alu/Result0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.774    proc/alu/Result0_inferred__0/i__carry_n_0
    SLICE_X3Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.888 r  proc/alu/Result0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.888    proc/alu/Result0_inferred__0/i__carry__0_n_0
    SLICE_X3Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.002 r  proc/alu/Result0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.002    proc/alu/Result0_inferred__0/i__carry__1_n_0
    SLICE_X3Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.116 r  proc/alu/Result0_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.116    proc/alu/Result0_inferred__0/i__carry__2_n_0
    SLICE_X3Y74          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.338 r  proc/alu/Result0_inferred__0/i__carry__3/O[0]
                         net (fo=1, routed)           0.594    10.931    proc/alu_n_17
    SLICE_X4Y74          LUT4 (Prop_lut4_I1_O)        0.299    11.230 r  proc/RAM_reg_r1_0_31_12_17_i_6/O
                         net (fo=2, routed)           0.627    11.858    proc/reg_file/RAM_reg_r1_0_31_12_17/DIC0
    SLICE_X2Y73          RAMD32                                       r  proc/reg_file/RAM_reg_r1_0_31_12_17/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.590    15.013    proc/reg_file/RAM_reg_r1_0_31_12_17/WCLK
    SLICE_X2Y73          RAMD32                                       r  proc/reg_file/RAM_reg_r1_0_31_12_17/RAMC/CLK
                         clock pessimism              0.259    15.272    
                         clock uncertainty           -0.035    15.236    
    SLICE_X2Y73          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.175    15.061    proc/reg_file/RAM_reg_r1_0_31_12_17/RAMC
  -------------------------------------------------------------------
                         required time                         15.061    
                         arrival time                         -11.858    
  -------------------------------------------------------------------
                         slack                                  3.204    

Slack (MET) :             3.214ns  (required time - arrival time)
  Source:                 proc/PC_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            proc/reg_file/RAM_reg_r1_0_31_6_11/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.301ns  (logic 2.569ns (40.772%)  route 3.732ns (59.228%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT4=2 RAMD32=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 15.014 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.706     5.309    proc/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y73          FDRE                                         r  proc/PC_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y73          FDRE (Prop_fdre_C_Q)         0.456     5.765 r  proc/PC_reg[0]/Q
                         net (fo=44, routed)          0.778     6.542    proc/reg_file/PC_reg[0]
    SLICE_X5Y72          LUT2 (Prop_lut2_I1_O)        0.119     6.661 r  proc/reg_file/RAM_reg_r1_0_31_0_5_i_8/O
                         net (fo=18, routed)          1.073     7.734    proc/reg_file/RAM_reg_r1_0_31_0_5/ADDRA1
    SLICE_X2Y72          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.354     8.088 r  proc/reg_file/RAM_reg_r1_0_31_0_5/RAMA/O
                         net (fo=3, routed)           0.826     8.914    proc/reg_file/RD10[0]
    SLICE_X3Y70          LUT4 (Prop_lut4_I0_O)        0.328     9.242 r  proc/reg_file/i__carry_i_8/O
                         net (fo=1, routed)           0.000     9.242    proc/alu/S[0]
    SLICE_X3Y70          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.774 r  proc/alu/Result0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.774    proc/alu/Result0_inferred__0/i__carry_n_0
    SLICE_X3Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.888 r  proc/alu/Result0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.888    proc/alu/Result0_inferred__0/i__carry__0_n_0
    SLICE_X3Y72          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.222 r  proc/alu/Result0_inferred__0/i__carry__1/O[1]
                         net (fo=1, routed)           0.579    10.800    proc/alu_n_10
    SLICE_X5Y72          LUT4 (Prop_lut4_I1_O)        0.332    11.132 r  proc/RAM_reg_r1_0_31_6_11_i_3/O
                         net (fo=2, routed)           0.477    11.610    proc/reg_file/RAM_reg_r1_0_31_6_11/DIB1
    SLICE_X6Y71          RAMD32                                       r  proc/reg_file/RAM_reg_r1_0_31_6_11/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.591    15.014    proc/reg_file/RAM_reg_r1_0_31_6_11/WCLK
    SLICE_X6Y71          RAMD32                                       r  proc/reg_file/RAM_reg_r1_0_31_6_11/RAMB_D1/CLK
                         clock pessimism              0.276    15.290    
                         clock uncertainty           -0.035    15.254    
    SLICE_X6Y71          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.431    14.823    proc/reg_file/RAM_reg_r1_0_31_6_11/RAMB_D1
  -------------------------------------------------------------------
                         required time                         14.823    
                         arrival time                         -11.610    
  -------------------------------------------------------------------
                         slack                                  3.214    

Slack (MET) :             3.338ns  (required time - arrival time)
  Source:                 proc/PC_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            proc/reg_file/RAM_reg_r2_0_31_12_17/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.413ns  (logic 2.652ns (41.357%)  route 3.761ns (58.643%))
  Logic Levels:           9  (CARRY4=5 LUT2=1 LUT4=2 RAMD32=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.706     5.309    proc/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y73          FDRE                                         r  proc/PC_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y73          FDRE (Prop_fdre_C_Q)         0.456     5.765 r  proc/PC_reg[0]/Q
                         net (fo=44, routed)          0.778     6.542    proc/reg_file/PC_reg[0]
    SLICE_X5Y72          LUT2 (Prop_lut2_I1_O)        0.119     6.661 r  proc/reg_file/RAM_reg_r1_0_31_0_5_i_8/O
                         net (fo=18, routed)          1.073     7.734    proc/reg_file/RAM_reg_r1_0_31_0_5/ADDRA1
    SLICE_X2Y72          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.354     8.088 r  proc/reg_file/RAM_reg_r1_0_31_0_5/RAMA/O
                         net (fo=3, routed)           0.826     8.914    proc/reg_file/RD10[0]
    SLICE_X3Y70          LUT4 (Prop_lut4_I0_O)        0.328     9.242 r  proc/reg_file/i__carry_i_8/O
                         net (fo=1, routed)           0.000     9.242    proc/alu/S[0]
    SLICE_X3Y70          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.774 r  proc/alu/Result0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.774    proc/alu/Result0_inferred__0/i__carry_n_0
    SLICE_X3Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.888 r  proc/alu/Result0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.888    proc/alu/Result0_inferred__0/i__carry__0_n_0
    SLICE_X3Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.002 r  proc/alu/Result0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.002    proc/alu/Result0_inferred__0/i__carry__1_n_0
    SLICE_X3Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.116 r  proc/alu/Result0_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.116    proc/alu/Result0_inferred__0/i__carry__2_n_0
    SLICE_X3Y74          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.338 r  proc/alu/Result0_inferred__0/i__carry__3/O[0]
                         net (fo=1, routed)           0.594    10.931    proc/alu_n_17
    SLICE_X4Y74          LUT4 (Prop_lut4_I1_O)        0.299    11.230 r  proc/RAM_reg_r1_0_31_12_17_i_6/O
                         net (fo=2, routed)           0.491    11.721    proc/reg_file/RAM_reg_r2_0_31_12_17/DIC0
    SLICE_X2Y74          RAMD32                                       r  proc/reg_file/RAM_reg_r2_0_31_12_17/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.588    15.011    proc/reg_file/RAM_reg_r2_0_31_12_17/WCLK
    SLICE_X2Y74          RAMD32                                       r  proc/reg_file/RAM_reg_r2_0_31_12_17/RAMC/CLK
                         clock pessimism              0.259    15.270    
                         clock uncertainty           -0.035    15.234    
    SLICE_X2Y74          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.175    15.059    proc/reg_file/RAM_reg_r2_0_31_12_17/RAMC
  -------------------------------------------------------------------
                         required time                         15.059    
                         arrival time                         -11.721    
  -------------------------------------------------------------------
                         slack                                  3.338    

Slack (MET) :             3.352ns  (required time - arrival time)
  Source:                 proc/PC_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            proc/reg_file/RAM_reg_r2_0_31_6_11/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.161ns  (logic 2.569ns (41.698%)  route 3.592ns (58.302%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT4=2 RAMD32=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.706     5.309    proc/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y73          FDRE                                         r  proc/PC_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y73          FDRE (Prop_fdre_C_Q)         0.456     5.765 r  proc/PC_reg[0]/Q
                         net (fo=44, routed)          0.778     6.542    proc/reg_file/PC_reg[0]
    SLICE_X5Y72          LUT2 (Prop_lut2_I1_O)        0.119     6.661 r  proc/reg_file/RAM_reg_r1_0_31_0_5_i_8/O
                         net (fo=18, routed)          1.073     7.734    proc/reg_file/RAM_reg_r1_0_31_0_5/ADDRA1
    SLICE_X2Y72          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.354     8.088 r  proc/reg_file/RAM_reg_r1_0_31_0_5/RAMA/O
                         net (fo=3, routed)           0.826     8.914    proc/reg_file/RD10[0]
    SLICE_X3Y70          LUT4 (Prop_lut4_I0_O)        0.328     9.242 r  proc/reg_file/i__carry_i_8/O
                         net (fo=1, routed)           0.000     9.242    proc/alu/S[0]
    SLICE_X3Y70          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.774 r  proc/alu/Result0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.774    proc/alu/Result0_inferred__0/i__carry_n_0
    SLICE_X3Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.888 r  proc/alu/Result0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.888    proc/alu/Result0_inferred__0/i__carry__0_n_0
    SLICE_X3Y72          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.222 r  proc/alu/Result0_inferred__0/i__carry__1/O[1]
                         net (fo=1, routed)           0.579    10.800    proc/alu_n_10
    SLICE_X5Y72          LUT4 (Prop_lut4_I1_O)        0.332    11.132 r  proc/RAM_reg_r1_0_31_6_11_i_3/O
                         net (fo=2, routed)           0.337    11.470    proc/reg_file/RAM_reg_r2_0_31_6_11/DIB1
    SLICE_X6Y72          RAMD32                                       r  proc/reg_file/RAM_reg_r2_0_31_6_11/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.589    15.012    proc/reg_file/RAM_reg_r2_0_31_6_11/WCLK
    SLICE_X6Y72          RAMD32                                       r  proc/reg_file/RAM_reg_r2_0_31_6_11/RAMB_D1/CLK
                         clock pessimism              0.276    15.288    
                         clock uncertainty           -0.035    15.252    
    SLICE_X6Y72          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.431    14.821    proc/reg_file/RAM_reg_r2_0_31_6_11/RAMB_D1
  -------------------------------------------------------------------
                         required time                         14.821    
                         arrival time                         -11.470    
  -------------------------------------------------------------------
                         slack                                  3.352    

Slack (MET) :             3.367ns  (required time - arrival time)
  Source:                 proc/PC_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            proc/reg_file/RAM_reg_r2_0_31_6_11/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.392ns  (logic 2.424ns (37.925%)  route 3.968ns (62.075%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT4=2 RAMD32=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.706     5.309    proc/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y73          FDRE                                         r  proc/PC_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y73          FDRE (Prop_fdre_C_Q)         0.456     5.765 r  proc/PC_reg[0]/Q
                         net (fo=44, routed)          0.778     6.542    proc/reg_file/PC_reg[0]
    SLICE_X5Y72          LUT2 (Prop_lut2_I1_O)        0.119     6.661 r  proc/reg_file/RAM_reg_r1_0_31_0_5_i_8/O
                         net (fo=18, routed)          1.073     7.734    proc/reg_file/RAM_reg_r1_0_31_0_5/ADDRA1
    SLICE_X2Y72          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.354     8.088 r  proc/reg_file/RAM_reg_r1_0_31_0_5/RAMA/O
                         net (fo=3, routed)           0.826     8.914    proc/reg_file/RD10[0]
    SLICE_X3Y70          LUT4 (Prop_lut4_I0_O)        0.328     9.242 r  proc/reg_file/i__carry_i_8/O
                         net (fo=1, routed)           0.000     9.242    proc/alu/S[0]
    SLICE_X3Y70          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.774 r  proc/alu/Result0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.774    proc/alu/Result0_inferred__0/i__carry_n_0
    SLICE_X3Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.888 r  proc/alu/Result0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.888    proc/alu/Result0_inferred__0/i__carry__0_n_0
    SLICE_X3Y72          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.110 r  proc/alu/Result0_inferred__0/i__carry__1/O[0]
                         net (fo=1, routed)           0.805    10.914    proc/alu_n_11
    SLICE_X5Y72          LUT4 (Prop_lut4_I1_O)        0.299    11.213 r  proc/RAM_reg_r1_0_31_6_11_i_4/O
                         net (fo=2, routed)           0.487    11.700    proc/reg_file/RAM_reg_r2_0_31_6_11/DIB0
    SLICE_X6Y72          RAMD32                                       r  proc/reg_file/RAM_reg_r2_0_31_6_11/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.589    15.012    proc/reg_file/RAM_reg_r2_0_31_6_11/WCLK
    SLICE_X6Y72          RAMD32                                       r  proc/reg_file/RAM_reg_r2_0_31_6_11/RAMB/CLK
                         clock pessimism              0.276    15.288    
                         clock uncertainty           -0.035    15.252    
    SLICE_X6Y72          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.185    15.067    proc/reg_file/RAM_reg_r2_0_31_6_11/RAMB
  -------------------------------------------------------------------
                         required time                         15.067    
                         arrival time                         -11.700    
  -------------------------------------------------------------------
                         slack                                  3.367    

Slack (MET) :             3.432ns  (required time - arrival time)
  Source:                 proc/PC_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            proc/reg_file/RAM_reg_r1_0_31_6_11/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.264ns  (logic 2.522ns (40.260%)  route 3.742ns (59.740%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT4=2 RAMD32=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 15.014 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.706     5.309    proc/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y73          FDRE                                         r  proc/PC_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y73          FDRE (Prop_fdre_C_Q)         0.456     5.765 r  proc/PC_reg[0]/Q
                         net (fo=44, routed)          0.778     6.542    proc/reg_file/PC_reg[0]
    SLICE_X5Y72          LUT2 (Prop_lut2_I1_O)        0.119     6.661 r  proc/reg_file/RAM_reg_r1_0_31_0_5_i_8/O
                         net (fo=18, routed)          1.073     7.734    proc/reg_file/RAM_reg_r1_0_31_0_5/ADDRA1
    SLICE_X2Y72          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.354     8.088 r  proc/reg_file/RAM_reg_r1_0_31_0_5/RAMA/O
                         net (fo=3, routed)           0.826     8.914    proc/reg_file/RD10[0]
    SLICE_X3Y70          LUT4 (Prop_lut4_I0_O)        0.328     9.242 r  proc/reg_file/i__carry_i_8/O
                         net (fo=1, routed)           0.000     9.242    proc/alu/S[0]
    SLICE_X3Y70          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.774 r  proc/alu/Result0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.774    proc/alu/Result0_inferred__0/i__carry_n_0
    SLICE_X3Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.888 r  proc/alu/Result0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.888    proc/alu/Result0_inferred__0/i__carry__0_n_0
    SLICE_X3Y72          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.201 r  proc/alu/Result0_inferred__0/i__carry__1/O[3]
                         net (fo=1, routed)           0.462    10.662    proc/alu_n_8
    SLICE_X5Y72          LUT4 (Prop_lut4_I1_O)        0.306    10.968 r  proc/RAM_reg_r1_0_31_6_11_i_5/O
                         net (fo=2, routed)           0.605    11.573    proc/reg_file/RAM_reg_r1_0_31_6_11/DIC1
    SLICE_X6Y71          RAMD32                                       r  proc/reg_file/RAM_reg_r1_0_31_6_11/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.591    15.014    proc/reg_file/RAM_reg_r1_0_31_6_11/WCLK
    SLICE_X6Y71          RAMD32                                       r  proc/reg_file/RAM_reg_r1_0_31_6_11/RAMC_D1/CLK
                         clock pessimism              0.276    15.290    
                         clock uncertainty           -0.035    15.254    
    SLICE_X6Y71          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.249    15.005    proc/reg_file/RAM_reg_r1_0_31_6_11/RAMC_D1
  -------------------------------------------------------------------
                         required time                         15.005    
                         arrival time                         -11.573    
  -------------------------------------------------------------------
                         slack                                  3.432    

Slack (MET) :             3.473ns  (required time - arrival time)
  Source:                 proc/PC_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            proc/reg_file/RAM_reg_r1_0_31_12_17/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.197ns  (logic 2.654ns (42.826%)  route 3.543ns (57.174%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT4=2 RAMD32=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns = ( 15.013 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.706     5.309    proc/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y73          FDRE                                         r  proc/PC_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y73          FDRE (Prop_fdre_C_Q)         0.456     5.765 r  proc/PC_reg[0]/Q
                         net (fo=44, routed)          0.778     6.542    proc/reg_file/PC_reg[0]
    SLICE_X5Y72          LUT2 (Prop_lut2_I1_O)        0.119     6.661 r  proc/reg_file/RAM_reg_r1_0_31_0_5_i_8/O
                         net (fo=18, routed)          1.073     7.734    proc/reg_file/RAM_reg_r1_0_31_0_5/ADDRA1
    SLICE_X2Y72          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.354     8.088 r  proc/reg_file/RAM_reg_r1_0_31_0_5/RAMA/O
                         net (fo=3, routed)           0.826     8.914    proc/reg_file/RD10[0]
    SLICE_X3Y70          LUT4 (Prop_lut4_I0_O)        0.328     9.242 r  proc/reg_file/i__carry_i_8/O
                         net (fo=1, routed)           0.000     9.242    proc/alu/S[0]
    SLICE_X3Y70          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.774 r  proc/alu/Result0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.774    proc/alu/Result0_inferred__0/i__carry_n_0
    SLICE_X3Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.888 r  proc/alu/Result0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.888    proc/alu/Result0_inferred__0/i__carry__0_n_0
    SLICE_X3Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.002 r  proc/alu/Result0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.002    proc/alu/Result0_inferred__0/i__carry__1_n_0
    SLICE_X3Y73          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.336 r  proc/alu/Result0_inferred__0/i__carry__2/O[1]
                         net (fo=1, routed)           0.307    10.643    proc/alu_n_14
    SLICE_X4Y73          LUT4 (Prop_lut4_I1_O)        0.303    10.946 r  proc/RAM_reg_r1_0_31_12_17_i_1/O
                         net (fo=2, routed)           0.560    11.506    proc/reg_file/RAM_reg_r1_0_31_12_17/DIA1
    SLICE_X2Y73          RAMD32                                       r  proc/reg_file/RAM_reg_r1_0_31_12_17/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.590    15.013    proc/reg_file/RAM_reg_r1_0_31_12_17/WCLK
    SLICE_X2Y73          RAMD32                                       r  proc/reg_file/RAM_reg_r1_0_31_12_17/RAMA_D1/CLK
                         clock pessimism              0.259    15.272    
                         clock uncertainty           -0.035    15.236    
    SLICE_X2Y73          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    14.978    proc/reg_file/RAM_reg_r1_0_31_12_17/RAMA_D1
  -------------------------------------------------------------------
                         required time                         14.978    
                         arrival time                         -11.506    
  -------------------------------------------------------------------
                         slack                                  3.473    

Slack (MET) :             3.485ns  (required time - arrival time)
  Source:                 proc/PC_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            proc/reg_file/RAM_reg_r2_0_31_12_17/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.182ns  (logic 2.654ns (42.928%)  route 3.528ns (57.072%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT4=2 RAMD32=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.706     5.309    proc/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y73          FDRE                                         r  proc/PC_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y73          FDRE (Prop_fdre_C_Q)         0.456     5.765 r  proc/PC_reg[0]/Q
                         net (fo=44, routed)          0.778     6.542    proc/reg_file/PC_reg[0]
    SLICE_X5Y72          LUT2 (Prop_lut2_I1_O)        0.119     6.661 r  proc/reg_file/RAM_reg_r1_0_31_0_5_i_8/O
                         net (fo=18, routed)          1.073     7.734    proc/reg_file/RAM_reg_r1_0_31_0_5/ADDRA1
    SLICE_X2Y72          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.354     8.088 r  proc/reg_file/RAM_reg_r1_0_31_0_5/RAMA/O
                         net (fo=3, routed)           0.826     8.914    proc/reg_file/RD10[0]
    SLICE_X3Y70          LUT4 (Prop_lut4_I0_O)        0.328     9.242 r  proc/reg_file/i__carry_i_8/O
                         net (fo=1, routed)           0.000     9.242    proc/alu/S[0]
    SLICE_X3Y70          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.774 r  proc/alu/Result0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.774    proc/alu/Result0_inferred__0/i__carry_n_0
    SLICE_X3Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.888 r  proc/alu/Result0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.888    proc/alu/Result0_inferred__0/i__carry__0_n_0
    SLICE_X3Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.002 r  proc/alu/Result0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.002    proc/alu/Result0_inferred__0/i__carry__1_n_0
    SLICE_X3Y73          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.336 r  proc/alu/Result0_inferred__0/i__carry__2/O[1]
                         net (fo=1, routed)           0.307    10.643    proc/alu_n_14
    SLICE_X4Y73          LUT4 (Prop_lut4_I1_O)        0.303    10.946 r  proc/RAM_reg_r1_0_31_12_17_i_1/O
                         net (fo=2, routed)           0.546    11.491    proc/reg_file/RAM_reg_r2_0_31_12_17/DIA1
    SLICE_X2Y74          RAMD32                                       r  proc/reg_file/RAM_reg_r2_0_31_12_17/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.588    15.011    proc/reg_file/RAM_reg_r2_0_31_12_17/WCLK
    SLICE_X2Y74          RAMD32                                       r  proc/reg_file/RAM_reg_r2_0_31_12_17/RAMA_D1/CLK
                         clock pessimism              0.259    15.270    
                         clock uncertainty           -0.035    15.234    
    SLICE_X2Y74          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    14.976    proc/reg_file/RAM_reg_r2_0_31_12_17/RAMA_D1
  -------------------------------------------------------------------
                         required time                         14.976    
                         arrival time                         -11.491    
  -------------------------------------------------------------------
                         slack                                  3.485    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.344ns  (arrival time - required time)
  Source:                 proc/PC_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            proc/PC_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.186ns (42.773%)  route 0.249ns (57.227%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.591     1.510    proc/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y73          FDRE                                         r  proc/PC_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y73          FDRE (Prop_fdre_C_Q)         0.141     1.651 f  proc/PC_reg[0]/Q
                         net (fo=44, routed)          0.249     1.900    proc/PC_reg[0]
    SLICE_X5Y73          LUT3 (Prop_lut3_I0_O)        0.045     1.945 r  proc/PC[0]_i_1/O
                         net (fo=1, routed)           0.000     1.945    proc/PC[0]_i_1_n_0
    SLICE_X5Y73          FDRE                                         r  proc/PC_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.859     2.024    proc/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y73          FDRE                                         r  proc/PC_reg[0]/C
                         clock pessimism             -0.513     1.510    
    SLICE_X5Y73          FDRE (Hold_fdre_C_D)         0.091     1.601    proc/PC_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.945    
  -------------------------------------------------------------------
                         slack                                  0.344    

Slack (MET) :             0.350ns  (arrival time - required time)
  Source:                 proc/PC_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            proc/reg_file/RAM_reg_r2_0_31_0_5/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.186ns (34.693%)  route 0.350ns (65.307%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.591     1.510    proc/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y73          FDRE                                         r  proc/PC_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y73          FDRE (Prop_fdre_C_Q)         0.141     1.651 r  proc/PC_reg[1]/Q
                         net (fo=112, routed)         0.223     1.874    proc/PC_reg[1]
    SLICE_X4Y71          LUT4 (Prop_lut4_I0_O)        0.045     1.919 r  proc/RAM_reg_r1_0_31_0_5_i_5/O
                         net (fo=2, routed)           0.127     2.046    proc/reg_file/RAM_reg_r2_0_31_0_5/DIB0
    SLICE_X2Y71          RAMD32                                       r  proc/reg_file/RAM_reg_r2_0_31_0_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.865     2.030    proc/reg_file/RAM_reg_r2_0_31_0_5/WCLK
    SLICE_X2Y71          RAMD32                                       r  proc/reg_file/RAM_reg_r2_0_31_0_5/RAMB/CLK
                         clock pessimism             -0.479     1.550    
    SLICE_X2Y71          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146     1.696    proc/reg_file/RAM_reg_r2_0_31_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -1.696    
                         arrival time                           2.046    
  -------------------------------------------------------------------
                         slack                                  0.350    

Slack (MET) :             0.374ns  (arrival time - required time)
  Source:                 proc/PC_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            proc/reg_file/RAM_reg_r2_0_31_0_5/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.558ns  (logic 0.186ns (33.310%)  route 0.372ns (66.690%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.591     1.510    proc/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y73          FDRE                                         r  proc/PC_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y73          FDRE (Prop_fdre_C_Q)         0.141     1.651 r  proc/PC_reg[0]/Q
                         net (fo=44, routed)          0.191     1.842    proc/PC_reg[0]
    SLICE_X4Y73          LUT4 (Prop_lut4_I2_O)        0.045     1.887 r  proc/RAM_reg_r1_0_31_0_5_i_7/O
                         net (fo=2, routed)           0.182     2.069    proc/reg_file/RAM_reg_r2_0_31_0_5/DIC0
    SLICE_X2Y71          RAMD32                                       r  proc/reg_file/RAM_reg_r2_0_31_0_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.865     2.030    proc/reg_file/RAM_reg_r2_0_31_0_5/WCLK
    SLICE_X2Y71          RAMD32                                       r  proc/reg_file/RAM_reg_r2_0_31_0_5/RAMC/CLK
                         clock pessimism             -0.479     1.550    
    SLICE_X2Y71          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.144     1.694    proc/reg_file/RAM_reg_r2_0_31_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -1.694    
                         arrival time                           2.069    
  -------------------------------------------------------------------
                         slack                                  0.374    

Slack (MET) :             0.380ns  (arrival time - required time)
  Source:                 proc/PC_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            proc/reg_file/RAM_reg_r1_0_31_0_5/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.563ns  (logic 0.186ns (33.050%)  route 0.377ns (66.950%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.591     1.510    proc/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y73          FDRE                                         r  proc/PC_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y73          FDRE (Prop_fdre_C_Q)         0.141     1.651 r  proc/PC_reg[0]/Q
                         net (fo=44, routed)          0.191     1.842    proc/PC_reg[0]
    SLICE_X4Y73          LUT4 (Prop_lut4_I2_O)        0.045     1.887 r  proc/RAM_reg_r1_0_31_0_5_i_7/O
                         net (fo=2, routed)           0.186     2.073    proc/reg_file/RAM_reg_r1_0_31_0_5/DIC0
    SLICE_X2Y72          RAMD32                                       r  proc/reg_file/RAM_reg_r1_0_31_0_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.864     2.029    proc/reg_file/RAM_reg_r1_0_31_0_5/WCLK
    SLICE_X2Y72          RAMD32                                       r  proc/reg_file/RAM_reg_r1_0_31_0_5/RAMC/CLK
                         clock pessimism             -0.479     1.549    
    SLICE_X2Y72          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.144     1.693    proc/reg_file/RAM_reg_r1_0_31_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -1.693    
                         arrival time                           2.073    
  -------------------------------------------------------------------
                         slack                                  0.380    

Slack (MET) :             0.406ns  (arrival time - required time)
  Source:                 proc/PC_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            proc/reg_file/RAM_reg_r1_0_31_0_5/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.591ns  (logic 0.186ns (31.476%)  route 0.405ns (68.524%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.591     1.510    proc/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y73          FDRE                                         r  proc/PC_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y73          FDRE (Prop_fdre_C_Q)         0.141     1.651 r  proc/PC_reg[1]/Q
                         net (fo=112, routed)         0.223     1.874    proc/PC_reg[1]
    SLICE_X4Y71          LUT4 (Prop_lut4_I0_O)        0.045     1.919 r  proc/RAM_reg_r1_0_31_0_5_i_5/O
                         net (fo=2, routed)           0.182     2.101    proc/reg_file/RAM_reg_r1_0_31_0_5/DIB0
    SLICE_X2Y72          RAMD32                                       r  proc/reg_file/RAM_reg_r1_0_31_0_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.864     2.029    proc/reg_file/RAM_reg_r1_0_31_0_5/WCLK
    SLICE_X2Y72          RAMD32                                       r  proc/reg_file/RAM_reg_r1_0_31_0_5/RAMB/CLK
                         clock pessimism             -0.479     1.549    
    SLICE_X2Y72          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146     1.695    proc/reg_file/RAM_reg_r1_0_31_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -1.695    
                         arrival time                           2.101    
  -------------------------------------------------------------------
                         slack                                  0.406    

Slack (MET) :             0.447ns  (arrival time - required time)
  Source:                 proc/PC_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            proc/reg_file/RAM_reg_r1_0_31_6_11/RAMA/WADR2
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.717ns  (logic 0.186ns (25.939%)  route 0.531ns (74.061%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.591     1.510    proc/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y73          FDRE                                         r  proc/PC_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y73          FDRE (Prop_fdre_C_Q)         0.141     1.651 f  proc/PC_reg[1]/Q
                         net (fo=112, routed)         0.281     1.933    proc/reg_file/PC_reg[1]
    SLICE_X5Y72          LUT2 (Prop_lut2_I1_O)        0.045     1.978 r  proc/reg_file/RAM_reg_r1_0_31_0_5_i_9/O
                         net (fo=48, routed)          0.250     2.227    proc/reg_file/RAM_reg_r1_0_31_6_11/ADDRD2
    SLICE_X6Y71          RAMD32                                       r  proc/reg_file/RAM_reg_r1_0_31_6_11/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.862     2.027    proc/reg_file/RAM_reg_r1_0_31_6_11/WCLK
    SLICE_X6Y71          RAMD32                                       r  proc/reg_file/RAM_reg_r1_0_31_6_11/RAMA/CLK
                         clock pessimism             -0.500     1.526    
    SLICE_X6Y71          RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.780    proc/reg_file/RAM_reg_r1_0_31_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         -1.780    
                         arrival time                           2.227    
  -------------------------------------------------------------------
                         slack                                  0.447    

Slack (MET) :             0.447ns  (arrival time - required time)
  Source:                 proc/PC_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            proc/reg_file/RAM_reg_r1_0_31_6_11/RAMA_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.717ns  (logic 0.186ns (25.939%)  route 0.531ns (74.061%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.591     1.510    proc/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y73          FDRE                                         r  proc/PC_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y73          FDRE (Prop_fdre_C_Q)         0.141     1.651 f  proc/PC_reg[1]/Q
                         net (fo=112, routed)         0.281     1.933    proc/reg_file/PC_reg[1]
    SLICE_X5Y72          LUT2 (Prop_lut2_I1_O)        0.045     1.978 r  proc/reg_file/RAM_reg_r1_0_31_0_5_i_9/O
                         net (fo=48, routed)          0.250     2.227    proc/reg_file/RAM_reg_r1_0_31_6_11/ADDRD2
    SLICE_X6Y71          RAMD32                                       r  proc/reg_file/RAM_reg_r1_0_31_6_11/RAMA_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.862     2.027    proc/reg_file/RAM_reg_r1_0_31_6_11/WCLK
    SLICE_X6Y71          RAMD32                                       r  proc/reg_file/RAM_reg_r1_0_31_6_11/RAMA_D1/CLK
                         clock pessimism             -0.500     1.526    
    SLICE_X6Y71          RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.780    proc/reg_file/RAM_reg_r1_0_31_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.780    
                         arrival time                           2.227    
  -------------------------------------------------------------------
                         slack                                  0.447    

Slack (MET) :             0.447ns  (arrival time - required time)
  Source:                 proc/PC_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            proc/reg_file/RAM_reg_r1_0_31_6_11/RAMB/WADR2
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.717ns  (logic 0.186ns (25.939%)  route 0.531ns (74.061%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.591     1.510    proc/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y73          FDRE                                         r  proc/PC_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y73          FDRE (Prop_fdre_C_Q)         0.141     1.651 f  proc/PC_reg[1]/Q
                         net (fo=112, routed)         0.281     1.933    proc/reg_file/PC_reg[1]
    SLICE_X5Y72          LUT2 (Prop_lut2_I1_O)        0.045     1.978 r  proc/reg_file/RAM_reg_r1_0_31_0_5_i_9/O
                         net (fo=48, routed)          0.250     2.227    proc/reg_file/RAM_reg_r1_0_31_6_11/ADDRD2
    SLICE_X6Y71          RAMD32                                       r  proc/reg_file/RAM_reg_r1_0_31_6_11/RAMB/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.862     2.027    proc/reg_file/RAM_reg_r1_0_31_6_11/WCLK
    SLICE_X6Y71          RAMD32                                       r  proc/reg_file/RAM_reg_r1_0_31_6_11/RAMB/CLK
                         clock pessimism             -0.500     1.526    
    SLICE_X6Y71          RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.780    proc/reg_file/RAM_reg_r1_0_31_6_11/RAMB
  -------------------------------------------------------------------
                         required time                         -1.780    
                         arrival time                           2.227    
  -------------------------------------------------------------------
                         slack                                  0.447    

Slack (MET) :             0.447ns  (arrival time - required time)
  Source:                 proc/PC_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            proc/reg_file/RAM_reg_r1_0_31_6_11/RAMB_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.717ns  (logic 0.186ns (25.939%)  route 0.531ns (74.061%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.591     1.510    proc/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y73          FDRE                                         r  proc/PC_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y73          FDRE (Prop_fdre_C_Q)         0.141     1.651 f  proc/PC_reg[1]/Q
                         net (fo=112, routed)         0.281     1.933    proc/reg_file/PC_reg[1]
    SLICE_X5Y72          LUT2 (Prop_lut2_I1_O)        0.045     1.978 r  proc/reg_file/RAM_reg_r1_0_31_0_5_i_9/O
                         net (fo=48, routed)          0.250     2.227    proc/reg_file/RAM_reg_r1_0_31_6_11/ADDRD2
    SLICE_X6Y71          RAMD32                                       r  proc/reg_file/RAM_reg_r1_0_31_6_11/RAMB_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.862     2.027    proc/reg_file/RAM_reg_r1_0_31_6_11/WCLK
    SLICE_X6Y71          RAMD32                                       r  proc/reg_file/RAM_reg_r1_0_31_6_11/RAMB_D1/CLK
                         clock pessimism             -0.500     1.526    
    SLICE_X6Y71          RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.780    proc/reg_file/RAM_reg_r1_0_31_6_11/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.780    
                         arrival time                           2.227    
  -------------------------------------------------------------------
                         slack                                  0.447    

Slack (MET) :             0.447ns  (arrival time - required time)
  Source:                 proc/PC_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            proc/reg_file/RAM_reg_r1_0_31_6_11/RAMC/WADR2
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.717ns  (logic 0.186ns (25.939%)  route 0.531ns (74.061%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.591     1.510    proc/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y73          FDRE                                         r  proc/PC_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y73          FDRE (Prop_fdre_C_Q)         0.141     1.651 f  proc/PC_reg[1]/Q
                         net (fo=112, routed)         0.281     1.933    proc/reg_file/PC_reg[1]
    SLICE_X5Y72          LUT2 (Prop_lut2_I1_O)        0.045     1.978 r  proc/reg_file/RAM_reg_r1_0_31_0_5_i_9/O
                         net (fo=48, routed)          0.250     2.227    proc/reg_file/RAM_reg_r1_0_31_6_11/ADDRD2
    SLICE_X6Y71          RAMD32                                       r  proc/reg_file/RAM_reg_r1_0_31_6_11/RAMC/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.862     2.027    proc/reg_file/RAM_reg_r1_0_31_6_11/WCLK
    SLICE_X6Y71          RAMD32                                       r  proc/reg_file/RAM_reg_r1_0_31_6_11/RAMC/CLK
                         clock pessimism             -0.500     1.526    
    SLICE_X6Y71          RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.780    proc/reg_file/RAM_reg_r1_0_31_6_11/RAMC
  -------------------------------------------------------------------
                         required time                         -1.780    
                         arrival time                           2.227    
  -------------------------------------------------------------------
                         slack                                  0.447    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X5Y73     proc/PC_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X5Y73     proc/PC_reg[1]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y72     proc/reg_file/RAM_reg_r1_0_31_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y72     proc/reg_file/RAM_reg_r1_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y72     proc/reg_file/RAM_reg_r1_0_31_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y72     proc/reg_file/RAM_reg_r1_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y72     proc/reg_file/RAM_reg_r1_0_31_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y72     proc/reg_file/RAM_reg_r1_0_31_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y72     proc/reg_file/RAM_reg_r1_0_31_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y72     proc/reg_file/RAM_reg_r1_0_31_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y73     proc/reg_file/RAM_reg_r1_0_31_12_17/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y73     proc/reg_file/RAM_reg_r1_0_31_12_17/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y72     proc/reg_file/RAM_reg_r1_0_31_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y72     proc/reg_file/RAM_reg_r1_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y72     proc/reg_file/RAM_reg_r1_0_31_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y72     proc/reg_file/RAM_reg_r1_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y72     proc/reg_file/RAM_reg_r1_0_31_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y72     proc/reg_file/RAM_reg_r1_0_31_0_5/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y72     proc/reg_file/RAM_reg_r1_0_31_0_5/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y72     proc/reg_file/RAM_reg_r1_0_31_0_5/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y73     proc/reg_file/RAM_reg_r1_0_31_12_17/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y73     proc/reg_file/RAM_reg_r1_0_31_12_17/RAMA_D1/CLK



