% all the acronyms
% General
\newacronym{sota}{SOTA}{state-of-the-art}
\newacronym{fpga}{FPGA}{field programmable gate array}
\newacronym{asic}{ASIC}{application-specific integrated circuit}
\newacronym{fub}{FUB}{functional unit block}
\newacronym{vv}{V\&V}{validation and verification}
\newacronym{gpp}{GPP}{general purpose processor}
\newacronym{tid}{tID}{transaction ID}
\newacronym{cots}{COTS}{commercial-off-the-shelf}

% Domain terminology
\newacronym{hpc}{HPC}{high performance computing}
\newacronym{ml}{ML}{machine learning}
\newacronym{isa}{ISA}{instruction set architecture}
\newacronym{fp}{FP}{floating-point}
\newacronym{dl}{DL}{deep learning}
\newacronym{la}{LA}{linear algebra}
\newacronym{ip}{IP}{intellectual property}
\newacronym[firstplural=systems-on-chip (SoCs)]{soc}{SoC}{system-on-chip}
\newacronym{mpsoc}{MPSoC}{multi-processor system-on-chip}
\newacronym[firstplural=networks-on-chip (NoCs)]{noc}{NoC}{network-on-chip}
\newacronym{hw}{HW}{hardware}
\newacronym{sw}{SW}{software}
\newacronym{swapc}{SWaP-C}{space, weight, power, and cost}
\newacronym{mcp}{MCP}{multi-core processor}
\newacronym{rr}{RR}{round-robin}
\newacronym{tdma}{TDMA}{time division multiple access}
\newacronym{aces}{ACES}{Autonomous driving, Connectivity, Electrification, and Shared mobility} % specifically against capitalization recommendations for acronyms
\newacronym{sdv}{SDV}{software-defined vehicles}

% Methodology
\newacronym{mac}{MAC}{multiply-accumulate}
\newacronym{fem}{FEM}{finite element analysis}
\newacronym{simd}{SIMD}{single-instruction, multiple-data}
\newacronym{rtl}{RTL}{register transfer level}
\newacronym{dlt}{DLT}{data layout transform}

% Carfield specific
\newacronym{rv}{RV}{RISC-V}
\newacronym{rvu}{RVVU}{RISC-V Vector Unit}
\newacronym{cc}{CC}{core complex}
\newacronym{secd}{SECD}{secure domain}
\newacronym{safed}{SAFED}{safe domain}
\newacronym{hostd}{HOSTD}{host domain}
\newacronym{amr}{AMR}{adapative modular redundancy}
\newacronym{hfr}{HFR}{hardware fast recovery}
\newacronym{vecd}{VECD}{vector cluster domain}
\newacronym{rot}{RoT}{root-of-trust}
\newacronym{dc}{D\$}{data cache}
\newacronym{dpllc}{DPLLC}{dynamic partitionable last-level cache}
\newacronym{bw}{BW}{bandwidth}
\newacronym{dcspm}{DCSPM}{dynamically configurable L2 scratchpad memory}
\newacronym{mct}{MCT}{mixed-criticality task}
\newacronym{mc}{MC}{mixed critical}
\newacronym{tct}{TCT}{time-critical task}
\newacronym{tsu}{TSU}{traffic shaper unit}
\newacronym{gbs}{GBS}{granular burst splitter}
\newacronym{wb}{WB}{write buffer}
\newacronym{tru}{TRU}{traffic regulation unit}
\newacronym{nct}{NCT}{non-critical task}
\newacronym{vg}{VG}{virtual guest}
\newacronym{gemm}{GEMM}{general matrix-multiply}
\newacronym{matmul}{MatMul}{matrix multiplication}
\newacronym{indip}{INDIP}{independent mode}
\newacronym{ecc}{ECC}{error correction code}
\newacronym{pcb}{PCB}{printed circuit board}
\newacronym{dlm}{DLM}{dual-lockstep mode}
\newacronym{tlm}{TLM}{triple-lockstep mode}
\newacronym{ffts}{FFTs}{fast Fourier transforms}
\newacronym{vrf}{VRF}{vector register file}
\newacronym{sdotp}{sdotp}{sum-of-dot-product}
\newacronym{ai}{AI}{artificial intelligence}
\newacronym{vau}{VAU}{Vector Arithmetic Unit}
\newacronym{dsp}{DSP}{Digital Signal Processing}
\newacronym{soa}{SoA}{state-of-the-art}
\newacronym{gp}{GP}{general purpose}

% Hardware units
\newacronym{fifo}{FIFO}{first in, first out}
\newacronym{fu}{FU}{functional unit}
\newacronym{alu}{ALU}{arithmetic logic unit}
\newacronym{fpu}{FPU}{floating-point unit}
\newacronym{ssr}{SSR}{stream semantic register}
\newacronym{issr}{ISSR}{indirection stream semantic register}
\newacronym{tcdm}{TCDM}{tightly-coupled data memory}
\newacronym{dma}{DMA}{direct memory access}
\newacronym{sm}{SM}{streaming multiprocessor}
\newacronym{vlsu}{VLSU}{vector load-store unit}
\newacronym{dsa}{DSA}{domain-specific accelerator}
\newacronym{ha}{HA}{hardware accelerator}
\newacronym{fsm}{FSM}{finite state machine}
\newacronym{llc}{LLC}{last-level cache}
\newacronym{d2d}{D2D}{die-to-die}
\newacronym{dram}{DRAM}{dynamic random access memory}
\newacronym{spm}{SPM}{scratchpad memory}
\newacronym{rf}{RF}{register file}
\newacronym{mmu}{MMU}{memory management unit}
\newacronym{pmp}{MMU}{physical memory protection unit}
\newacronym{l2}{L2}{level-two}
\newacronym{clic}{CLIC}{core-local interrupt controller}
\newacronym{vclic}{vCLIC}{virtualized CLIC}
\newacronym{eth}{ETH}{Ethernet}

% Software
\newacronym{os}{OS}{operating system}

% Algorithms
\newacronym{spvv}{SpVV}{sparse vector-vector multiplication}
\newacronym{spmv}{SpMV}{sparse vector-matrix multiplication}
\newacronym{spmm}{SpMM}{sparse matrix-matrix multiplication}
\newacronym{csrmv}{CsrMV}{CSR matrix-vector multiplication}
\newacronym{csrmm}{CsrMM}{CSR matrix-matrix multiplication}

% Formats and representations
\newacronym{csf}{CSF}{compressed sparse fiber}
\newacronym{csr}{CSR}{compressed sparse rows}
\newacronym{csc}{CSC}{compressed sparse columns}
\newacronym{bcsr}{BCSR}{blocked compressed sparse rows}

% Technologies
\newacronym{axi4}{AXI4}{Advanced eXtensible Interface 4}
\newacronym{amba}{AMBA}{Advanced Microcontroller Bus Architecture}
\newacronym{sram}{SRAM}{static random-access memory}

% Real-time
\newacronym{wcet}{WCET}{worst-case execution time}
\newacronym{wcdt}{WCDT}{worst-case detection time}
\newacronym{rtunit}{REALM unit}{real-time regulation and traffic monitoring unit}
\newacronym{mtunit}{M\&R unit}{monitoring and regulation unit}
\newacronym{cps}{CPS}{cyber-physical system}
\newacronym{crtes}{CRTES}{critical real-time embedded system}
\newacronym{heicps}{He-iCPS}{heterogeneous integrated cyber-physical system}
\newacronym{ecu}{ECU}{electronic control unit}
\newacronym{mcs}{MCS}{mixed criticality system}
\newacronym{ima}{IMA}{integrated modular avionics}
\newacronym{adas}{ADAS}{Advanced Driver Assistance System} % specifically against capitalization recommendations for acronyms
\newacronym{axirealm}{AXI-REALM}{AXI real-time regulation and traffic monitoring}
\newacronym{mpam}{MPAM}{memory system resource partitioning and monitoring}
\newacronym{dos}{DoS}{denial of service}
\newacronym{hwrot}{HWRoT}{hardware root of trust}
\newacronym{pcs}{PCS}{power controller subsystem}
\newacronym{sil}{SIL}{safety integrity level}
\newacronym{tmu}{TMU}{transaction monitor unit}

% model cateogories
\newacronym{ps}{PS}{per-system}
\newacronym{pu}{PU}{per-unit}
\newacronym{pur}{PUR}{per unit and region}


% technology and tools
\newcommand{\gf}{{GlobalFoundries}}
\newcommand{\gfs}{{GlobalFoundries'}}
\newcommand{\gftech}{{GF12LP+}}
\newcommand{\dc}{{Synopsys} {Design} {Compiler} {NXT} 2023.12}
\newcommand{\pt}{{Synopsys} {PrimeTime} 2022.03}
\newcommand{\riscv}{\mbox{RISC-V}}