// Seed: 4223669881
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  input wire id_2;
  input wire id_1;
endmodule
module module_1 #(
    parameter id_5 = 32'd28
) (
    output wand id_0,
    input uwire id_1,
    output tri id_2,
    input uwire id_3,
    input tri1 id_4,
    output wand _id_5,
    input supply1 id_6,
    output tri0 id_7,
    output wand id_8,
    input tri1 id_9,
    input tri0 id_10,
    input supply1 id_11
);
  logic [id_5 : 1] id_13, id_14;
  module_0 modCall_1 (
      id_14,
      id_13,
      id_14
  );
endmodule
