/*
 * 86Box    A hypervisor and IBM PC system emulator that specializes in
 *          running old operating systems and software designed for IBM
 *          PC systems and compatibles from 1981 through fairly recent
 *          system designs based on the PCI bus.
 *
 *          This file is part of the 86Box distribution.
 *
 *          The insane NV3 MMIO arbiter.
 *          Writes to ALL sections of the GPU based on the write position
 *          All writes are internally considered to be 32-bit! Be careful...
 * 
 *          Also handles interrupt dispatch
 *
 *          
 *
 * Authors: Connor Hyde, <mario64crashed@gmail.com> I need a better email address ;^)
 *
 *          Copyright 2024-2025 starfrost
 */

// STANDARD NV3 includes
#include <stdlib.h>
#include <stdint.h>
#include <stdbool.h>
#include <stdio.h>
#include <86box/86box.h>
#include <86box/device.h>
#include <86box/mem.h>
#include <86box/pci.h>
#include <86box/rom.h> // DEPENDENT!!!
#include <86box/video.h>
#include <86box/nv/vid_nv.h>
#include <86box/nv/vid_nv3.h>

// Gets a register...
// move this somewhere else when we have more models
nv_register_t* nv_get_register(uint32_t address, nv_register_t* register_list, uint32_t num_regs)
{
    for (int32_t reg_num = 0; reg_num < num_regs; reg_num++)
    {
        if (register_list[reg_num].address == NV_REG_LIST_END)
            break; //unimplemented

        if (register_list[reg_num].address == address)
            return &register_list[reg_num];
    }

    return NULL;
}

// Arbitrates an MMIO read
uint32_t nv3_mmio_arbitrate_read(uint32_t address)
{
    // sanity check
    if (!nv3)
        return 0x00; 

    uint32_t ret = 0x00;

    // Ensure the addresses are dword aligned.
    // I don't know why this is needed because writepriv32 is always to dword align, but it crashes if you don't do this.
    if (!(address >= NV3_USER_DAC_PALETTE_START && address <= NV3_USER_DAC_PALETTE_END))
        address &= 0xFFFFFC;

    // gigantic set of if statements to send the write to the right subsystem
    if (address >= NV3_PMC_START && address <= NV3_PMC_END)
        ret = nv3_pmc_read(address);
    else if (address >= NV3_CIO_START && address <= NV3_CIO_END)
        ret = nv3_cio_read(address);
    else if (address >= NV3_PBUS_PCI_START && address <= NV3_PBUS_PCI_END)
        ret = nv3_pci_read(0x00, address & 0xFF, NULL);
    else if (address >= NV3_PBUS_START && address <= NV3_PBUS_END)
        ret = nv3_pbus_read(address);
    else if (address >= NV3_PFIFO_START && address <= NV3_PFIFO_END)
        ret = nv3_pfifo_read(address);
    else if (address >= NV3_PFB_START && address <= NV3_PFB_END)
        ret = nv3_pfb_read(address);
    else if (address >= NV3_PRM_START && address <= NV3_PRM_END)
        ret = nv3_prm_read(address);
    else if (address >= NV3_PRMIO_START && address <= NV3_PRMIO_END)
        ret = nv3_prmio_read(address);
    else if (address >= NV3_PTIMER_START && address <= NV3_PTIMER_END)
        ret = nv3_ptimer_read(address);
    else if (address >= NV3_PFB_START && address <= NV3_PFB_END)
        ret = nv3_pfb_read(address);
    else if (address >= NV3_PEXTDEV_START && address <= NV3_PEXTDEV_END)
        ret = nv3_pextdev_read(address);
    else if (address >= NV3_PROM_START && address <= NV3_PROM_END)
        ret = nv3_prom_read(address);
    else if (address >= NV3_PALT_START && address <= NV3_PALT_END)
        ret = nv3_palt_read(address);
    else if (address >= NV3_PME_START && address <= NV3_PME_END)
        ret = nv3_pme_read(address);
    else if (address >= NV3_PGRAPH_START && address <= NV3_PGRAPH_REAL_END) // what we're actually doing here determined by nv3_pgraph_* func
        ret = nv3_pgraph_read(address);
    else if (address >= NV3_PRMCIO_START && address <= NV3_PRMCIO_END)
        ret = nv3_prmcio_read(address);    
    else if (address >= NV3_PVIDEO_START && address <= NV3_PVIDEO_END)
        ret = nv3_pvideo_read(address);
    else if ((address >= NV3_PRAMDAC_START && address <= NV3_PRAMDAC_END)
    || (address >= NV3_USER_DAC_PALETTE_START && address <= NV3_USER_DAC_PALETTE_END)) //clut
        ret = nv3_pramdac_read(address);
    else if (address >= NV3_VRAM_START && address <= NV3_VRAM_END)
        ret = nv3_dfb_read32(address & nv3->nvbase.svga.vram_mask, &nv3->nvbase.svga);
    else if (address >= NV3_USER_START && address <= NV3_USER_END)
        ret = nv3_user_read(address);
    else 
    {
        //nvplay stuff
        #ifdef ENABLE_NV_LOG_ULTRA
        warning("MMIO read arbitration failed, INVALID address NOT mapped to any GPU subsystem 0x%08x [returning unmapped pattern]\n", address);
        #else 
        nv_log("MMIO read arbitration failed, INVALID address NOT mapped to any GPU subsystem 0x%08x [returning unmapped pattern]\n", address);
        #endif

        // The real hardware returns a garbage pattern
        return 0x00;
    }

    return ret;
}

void nv3_mmio_arbitrate_write(uint32_t address, uint32_t value)
{
    // sanity check
    if (!nv3)
        return; 

    // Some of these addresses are Weitek VGA stuff and we need to mask it to this first because the weitek addresses are 8-bit aligned.
    address &= 0xFFFFFF;


    // Ensure the addresses are dword aligned.
    // I don't know why this is needed because writepriv32 is always dword aligned in Nvidia's drivers, but it crashes if you don't do this.
    // Exclude the 4bpp/8bpp CLUT for this purpose
    if (!(address >= NV3_USER_DAC_PALETTE_START && address <= NV3_USER_DAC_PALETTE_END))
        address &= 0xFFFFFC;

    // gigantic set of if statements to send the write to the right subsystem
    if (address >= NV3_PMC_START && address <= NV3_PMC_END)
        nv3_pmc_write(address, value);
    else if (address >= NV3_CIO_START && address <= NV3_CIO_END)
        nv3_cio_write(address, value);
    else if (address >= NV3_PBUS_PCI_START && address <= NV3_PBUS_PCI_END)              // PCI mirrored at 0x1800 in MMIO
        nv3_pci_write(0x00, address & 0xFF, value, NULL); // priv does not matter
    else if (address >= NV3_PBUS_START && address <= NV3_PBUS_END)
        nv3_pbus_write(address, value);
    else if (address >= NV3_PFIFO_START && address <= NV3_PFIFO_END)
        nv3_pfifo_write(address, value);
    else if (address >= NV3_PRM_START && address <= NV3_PRM_END)
        nv3_prm_write(address, value);
    else if (address >= NV3_PRMIO_START && address <= NV3_PRMIO_END)
        nv3_prmio_write(address, value);
    else if (address >= NV3_PTIMER_START && address <= NV3_PTIMER_END)
        nv3_ptimer_write(address, value);
    else if (address >= NV3_PFB_START && address <= NV3_PFB_END)
        nv3_pfb_write(address, value);
    else if (address >= NV3_PEXTDEV_START && address <= NV3_PEXTDEV_END)
        nv3_pextdev_write(address, value);
    else if (address >= NV3_PROM_START && address <= NV3_PROM_END)
        nv3_prom_write(address, value);
    else if (address >= NV3_PALT_START && address <= NV3_PALT_END)
        nv3_palt_write(address, value);
    else if (address >= NV3_PME_START && address <= NV3_PME_END)
        nv3_pme_write(address, value);
    else if (address >= NV3_PGRAPH_START && address <= NV3_PGRAPH_REAL_END) // what we're actually doing here is determined by the nv3_pgraph_* functions
        nv3_pgraph_write(address, value);
    else if (address >= NV3_PRMCIO_START && address <= NV3_PRMCIO_END)
        nv3_prmcio_write(address, value);
    else if (address >= NV3_PVIDEO_START && address <= NV3_PVIDEO_END)
        nv3_pvideo_write(address, value);
    else if ((address >= NV3_PRAMDAC_START && address <= NV3_PRAMDAC_END)
        || (address >= NV3_USER_DAC_PALETTE_START && address <= NV3_USER_DAC_PALETTE_END)) //clut
        nv3_pramdac_write(address, value);
    else if (address >= NV3_VRAM_START && address <= NV3_VRAM_END)
        nv3_dfb_write32(address, value, &nv3->nvbase.svga);
    else if (address >= NV3_USER_START && address <= NV3_USER_END)
        nv3_user_write(address, value);
    //RAMIN is its own thing
    else 
    {
        //nvplay stuff
        #ifdef ENABLE_NV_LOG_ULTRA
        warning("MMIO write arbitration failed, INVALID address NOT mapped to any GPU subsystem 0x%08x [returning 0x00]\n", address);
        #else 
        nv_log("MMIO write arbitration failed, INVALID address NOT mapped to any GPU subsystem 0x%08x [returning 0x00]\n", address);
        #endif

        return;
    }
}


//                                                              //
// ******* DUMMY FUNCTIONS FOR UNIMPLEMENTED SUBSYSTEMS ******* //
//                                                              //

// Read and Write functions for GPU subsystems
// Remove the ones that aren't used here eventually, have all of htem for now
uint32_t    nv3_cio_read(uint32_t address) { return 0; };
void        nv3_cio_write(uint32_t address, uint32_t value) {};
uint32_t    nv3_prm_read(uint32_t address) { return 0; };
void        nv3_prm_write(uint32_t address, uint32_t value) {};
uint32_t    nv3_prmio_read(uint32_t address) { return 0; };
void        nv3_prmio_write(uint32_t address, uint32_t value) {};

uint32_t    nv3_palt_read(uint32_t address) { return 0; };
void        nv3_palt_write(uint32_t address, uint32_t value) {};

// TODO: PGRAPH class registers
uint32_t    nv3_prmcio_read(uint32_t address) { return 0; };
void        nv3_prmcio_write(uint32_t address, uint32_t value) {};
