module clk_div_3(input clk,reset, 
		 output clk_out);
 
 reg [1:0] pos_count, neg_count;
 wire [1:0] r_nxt;
 
	always @(posedge clk) begin
		if (reset)
			pos_count <=0;
		else if (pos_count ==2) 
			pos_count <= 0;
		else 
			pos_count<= pos_count +1;
	end
 
	always @(negedge clk) begin
		if (reset)
			neg_count <=0;
		else  if (neg_count == 2) 
			neg_count <= 0;
		else 
			neg_count<= neg_count +1;
	end
 
assign clk_out = ((pos_count == 2) | (neg_count == 2));
endmodule
