{"file:///c%3A/Users/tphan/OneDrive/Desktop/Risc-v%20Processor/Data_Memory.v":{"language":"Verilog","code":15,"comment":2,"blank":7},"file:///c%3A/Users/tphan/OneDrive/Desktop/Risc-v%20Processor/ProgramCounter.v":{"language":"Verilog","code":13,"comment":0,"blank":3},"file:///c%3A/Users/tphan/OneDrive/Desktop/Risc-v%20Processor/Main_Decoder.v":{"language":"Verilog","code":12,"comment":0,"blank":4},"file:///c%3A/Users/tphan/OneDrive/Desktop/Risc-v%20Processor/Control_Unit.v":{"language":"Verilog","code":27,"comment":0,"blank":6},"file:///c%3A/Users/tphan/OneDrive/Desktop/Risc-v%20Processor/Instruction_Memory.v":{"language":"Verilog","code":11,"comment":0,"blank":6},"file:///c%3A/Users/tphan/OneDrive/Desktop/Risc-v%20Processor/Register.v":{"language":"Verilog","code":17,"comment":2,"blank":7},"file:///c%3A/Users/tphan/OneDrive/Desktop/Risc-v%20Processor/ALU_Decoder.v":{"language":"Verilog","code":14,"comment":0,"blank":4},"file:///c%3A/Users/tphan/OneDrive/Desktop/Risc-v%20Processor/PC_Adder.v":{"language":"Verilog","code":5,"comment":0,"blank":3},"file:///c%3A/Users/tphan/OneDrive/Desktop/Risc-v%20Processor/ALU.v":{"language":"Verilog","code":21,"comment":0,"blank":5},"file:///c%3A/Users/tphan/OneDrive/Desktop/Risc-v%20Processor/Single_Cycle_Top.v":{"language":"Verilog","code":75,"comment":0,"blank":11},"file:///c%3A/Users/tphan/OneDrive/Desktop/Risc-v%20Processor/Single_Cycle_Top_Tb.v":{"language":"Verilog","code":24,"comment":0,"blank":7}}