

================================================================
== Vitis HLS Report for 'process_data_Pipeline_VITIS_LOOP_930_6'
================================================================
* Date:           Tue Aug  8 12:28:33 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        processapa
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        6|        6|  60.000 ns|  60.000 ns|    6|    6|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_930_6  |        4|        4|         3|          1|          1|     3|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       64|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       45|    -|
|Register             |        -|     -|       14|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|       14|      109|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3072|   864000|   432000|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9216|  2592000|  1296000|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln930_fu_115_p2        |         +|   0|  0|   9|           2|           1|
    |add_ln932_fu_164_p2        |         +|   0|  0|  13|           6|           1|
    |ap_block_pp0_stage0_11001  |       and|   0|  0|   2|           1|           1|
    |icmp_ln930_fu_109_p2       |      icmp|   0|  0|   9|           2|           2|
    |icmp_ln932_fu_158_p2       |      icmp|   0|  0|  17|          10|           1|
    |select_ln932_1_fu_178_p3   |    select|   0|  0|   6|           1|           6|
    |select_ln932_fu_170_p3     |    select|   0|  0|   6|           1|           6|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0|  64|          24|          20|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |ap_sig_allocacmp_z_2     |   9|          2|    2|          4|
    |gmem5_blk_n_W            |   9|          2|    1|          2|
    |z_fu_66                  |   9|          2|    2|          4|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  45|         10|    7|         14|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+---+----+-----+-----------+
    |               Name               | FF| LUT| Bits| Const Bits|
    +----------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                         |  1|   0|    1|          0|
    |ap_done_reg                       |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |  1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |  1|   0|    1|          0|
    |icmp_ln930_reg_202                |  1|   0|    1|          0|
    |select_ln932_1_reg_216            |  6|   0|    6|          0|
    |z_fu_66                           |  2|   0|    2|          0|
    +----------------------------------+---+----+-----+-----------+
    |Total                             | 14|   0|   14|          0|
    +----------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+----------------------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |              Source Object             |    C Type    |
+----------------------+-----+-----+------------+----------------------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  process_data_Pipeline_VITIS_LOOP_930_6|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  process_data_Pipeline_VITIS_LOOP_930_6|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  process_data_Pipeline_VITIS_LOOP_930_6|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  process_data_Pipeline_VITIS_LOOP_930_6|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  process_data_Pipeline_VITIS_LOOP_930_6|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  process_data_Pipeline_VITIS_LOOP_930_6|  return value|
|m_axi_gmem5_AWVALID   |  out|    1|       m_axi|                                   gmem5|       pointer|
|m_axi_gmem5_AWREADY   |   in|    1|       m_axi|                                   gmem5|       pointer|
|m_axi_gmem5_AWADDR    |  out|   64|       m_axi|                                   gmem5|       pointer|
|m_axi_gmem5_AWID      |  out|    1|       m_axi|                                   gmem5|       pointer|
|m_axi_gmem5_AWLEN     |  out|   32|       m_axi|                                   gmem5|       pointer|
|m_axi_gmem5_AWSIZE    |  out|    3|       m_axi|                                   gmem5|       pointer|
|m_axi_gmem5_AWBURST   |  out|    2|       m_axi|                                   gmem5|       pointer|
|m_axi_gmem5_AWLOCK    |  out|    2|       m_axi|                                   gmem5|       pointer|
|m_axi_gmem5_AWCACHE   |  out|    4|       m_axi|                                   gmem5|       pointer|
|m_axi_gmem5_AWPROT    |  out|    3|       m_axi|                                   gmem5|       pointer|
|m_axi_gmem5_AWQOS     |  out|    4|       m_axi|                                   gmem5|       pointer|
|m_axi_gmem5_AWREGION  |  out|    4|       m_axi|                                   gmem5|       pointer|
|m_axi_gmem5_AWUSER    |  out|    1|       m_axi|                                   gmem5|       pointer|
|m_axi_gmem5_WVALID    |  out|    1|       m_axi|                                   gmem5|       pointer|
|m_axi_gmem5_WREADY    |   in|    1|       m_axi|                                   gmem5|       pointer|
|m_axi_gmem5_WDATA     |  out|   32|       m_axi|                                   gmem5|       pointer|
|m_axi_gmem5_WSTRB     |  out|    4|       m_axi|                                   gmem5|       pointer|
|m_axi_gmem5_WLAST     |  out|    1|       m_axi|                                   gmem5|       pointer|
|m_axi_gmem5_WID       |  out|    1|       m_axi|                                   gmem5|       pointer|
|m_axi_gmem5_WUSER     |  out|    1|       m_axi|                                   gmem5|       pointer|
|m_axi_gmem5_ARVALID   |  out|    1|       m_axi|                                   gmem5|       pointer|
|m_axi_gmem5_ARREADY   |   in|    1|       m_axi|                                   gmem5|       pointer|
|m_axi_gmem5_ARADDR    |  out|   64|       m_axi|                                   gmem5|       pointer|
|m_axi_gmem5_ARID      |  out|    1|       m_axi|                                   gmem5|       pointer|
|m_axi_gmem5_ARLEN     |  out|   32|       m_axi|                                   gmem5|       pointer|
|m_axi_gmem5_ARSIZE    |  out|    3|       m_axi|                                   gmem5|       pointer|
|m_axi_gmem5_ARBURST   |  out|    2|       m_axi|                                   gmem5|       pointer|
|m_axi_gmem5_ARLOCK    |  out|    2|       m_axi|                                   gmem5|       pointer|
|m_axi_gmem5_ARCACHE   |  out|    4|       m_axi|                                   gmem5|       pointer|
|m_axi_gmem5_ARPROT    |  out|    3|       m_axi|                                   gmem5|       pointer|
|m_axi_gmem5_ARQOS     |  out|    4|       m_axi|                                   gmem5|       pointer|
|m_axi_gmem5_ARREGION  |  out|    4|       m_axi|                                   gmem5|       pointer|
|m_axi_gmem5_ARUSER    |  out|    1|       m_axi|                                   gmem5|       pointer|
|m_axi_gmem5_RVALID    |   in|    1|       m_axi|                                   gmem5|       pointer|
|m_axi_gmem5_RREADY    |  out|    1|       m_axi|                                   gmem5|       pointer|
|m_axi_gmem5_RDATA     |   in|   32|       m_axi|                                   gmem5|       pointer|
|m_axi_gmem5_RLAST     |   in|    1|       m_axi|                                   gmem5|       pointer|
|m_axi_gmem5_RID       |   in|    1|       m_axi|                                   gmem5|       pointer|
|m_axi_gmem5_RFIFONUM  |   in|    9|       m_axi|                                   gmem5|       pointer|
|m_axi_gmem5_RUSER     |   in|    1|       m_axi|                                   gmem5|       pointer|
|m_axi_gmem5_RRESP     |   in|    2|       m_axi|                                   gmem5|       pointer|
|m_axi_gmem5_BVALID    |   in|    1|       m_axi|                                   gmem5|       pointer|
|m_axi_gmem5_BREADY    |  out|    1|       m_axi|                                   gmem5|       pointer|
|m_axi_gmem5_BRESP     |   in|    2|       m_axi|                                   gmem5|       pointer|
|m_axi_gmem5_BID       |   in|    1|       m_axi|                                   gmem5|       pointer|
|m_axi_gmem5_BUSER     |   in|    1|       m_axi|                                   gmem5|       pointer|
|sext_ln930            |   in|   62|     ap_none|                              sext_ln930|        scalar|
|cc_prob_address0      |  out|    2|   ap_memory|                                 cc_prob|         array|
|cc_prob_ce0           |  out|    1|   ap_memory|                                 cc_prob|         array|
|cc_prob_q0            |   in|   16|   ap_memory|                                 cc_prob|         array|
+----------------------+-----+-----+------------+----------------------------------------+--------------+

