#define IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO00_gpio1.IO[0]          30330028, 0x0
#define IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO00_ccmsrcgpcmix.ENET_PHY_REF_CLK_ROOT          30330028, 0x1
#define IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO00_anamix.REF_CLK_32K          30330028, 0x5
#define IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO00_ccmsrcgpcmix.EXT_CLK1          30330028, 0x6
#define IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO00_sjc.FAIL          30330028, 0x7
#define IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO00_gpio1.IO[0]          30330290, 0x0
#define IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO00_ccmsrcgpcmix.ENET_PHY_REF_CLK_ROOT          30330290, 0x1
#define IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO00_anamix.REF_CLK_32K          30330290, 0x5
#define IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO00_ccmsrcgpcmix.EXT_CLK1          30330290, 0x6
#define IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO00_sjc.FAIL          30330290, 0x7
#define IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO01_gpio1.IO[1]          3033002c, 0x0
#define IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO01_pwm1.OUT          3033002c, 0x1
#define IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO01_anamix.REF_CLK_24M          3033002c, 0x5
#define IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO01_ccmsrcgpcmix.EXT_CLK2          3033002c, 0x6
#define IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO01_sjc.ACTIVE          3033002c, 0x7
#define IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO01_gpio1.IO[1]          30330294, 0x0
#define IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO01_pwm1.OUT          30330294, 0x1
#define IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO01_anamix.REF_CLK_24M          30330294, 0x5
#define IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO01_ccmsrcgpcmix.EXT_CLK2          30330294, 0x6
#define IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO01_sjc.ACTIVE          30330294, 0x7
#define IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO02_gpio1.IO[2]          30330030, 0x0
#define IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO02_wdog1.WDOG_B          30330030, 0x1
#define IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO02_wdog1.WDOG_ANY          30330030, 0x5
#define IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO02_sjc.DE_B          30330030, 0x7
#define IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO02_gpio1.IO[2]          30330298, 0x0
#define IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO02_wdog1.WDOG_B          30330298, 0x1
#define IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO02_wdog1.WDOG_ANY          30330298, 0x5
#define IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO02_sjc.DE_B          30330298, 0x7
#define IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO03_gpio1.IO[3]          30330034, 0x0
#define IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO03_usdhc1.VSELECT          30330034, 0x1
#define IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO03_sdma1.EXT_EVENT[0]          30330034, 0x5
#define IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO03_anamix.xtal_ok          30330034, 0x6
#define IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO03_sjc.DONE          30330034, 0x7
#define IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO03_gpio1.IO[3]          3033029c, 0x0
#define IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO03_usdhc1.VSELECT          3033029c, 0x1
#define IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO03_sdma1.EXT_EVENT[0]          3033029c, 0x5
#define IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO03_anamix.xtal_ok          3033029c, 0x6
#define IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO03_sjc.DONE          3033029c, 0x7
#define IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO04_gpio1.IO[4]          30330038, 0x0
#define IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO04_usdhc2.VSELECT          30330038, 0x1
#define IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO04_sdma1.EXT_EVENT[1]          30330038, 0x5
#define IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO04_anamix.xtal_ok_lv          30330038, 0x6
#define IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO04_usdhc1.TEST_TRIG          30330038, 0x7
#define IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO04_gpio1.IO[4]          303302a0, 0x0
#define IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO04_usdhc2.VSELECT          303302a0, 0x1
#define IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO04_sdma1.EXT_EVENT[1]          303302a0, 0x5
#define IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO04_anamix.xtal_ok_lv          303302a0, 0x6
#define IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO04_usdhc1.TEST_TRIG          303302a0, 0x7
#define IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO05_gpio1.IO[5]          3033003c, 0x0
#define IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO05_m4.NMI          3033003c, 0x1
#define IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO05_ccmsrcgpcmix.PMIC_READY          3033003c, 0x5
#define IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO05_ccmsrcgpcmix.INT_BOOT          3033003c, 0x6
#define IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO05_usdhc2.TEST_TRIG          3033003c, 0x7
#define IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO05_gpio1.IO[5]          303302a4, 0x0
#define IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO05_m4.NMI          303302a4, 0x1
#define IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO05_ccmsrcgpcmix.PMIC_READY          303302a4, 0x5
#define IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO05_ccmsrcgpcmix.INT_BOOT          303302a4, 0x6
#define IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO05_usdhc2.TEST_TRIG          303302a4, 0x7
#define IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO06_gpio1.IO[6]          30330040, 0x0
#define IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO06_enet1.MDC          30330040, 0x1
#define IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO06_usdhc1.CD_B          30330040, 0x5
#define IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO06_ccmsrcgpcmix.EXT_CLK3          30330040, 0x6
#define IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO06_ecspi1.TEST_TRIG          30330040, 0x7
#define IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO06_gpio1.IO[6]          303302a8, 0x0
#define IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO06_enet1.MDC          303302a8, 0x1
#define IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO06_usdhc1.CD_B          303302a8, 0x5
#define IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO06_ccmsrcgpcmix.EXT_CLK3          303302a8, 0x6
#define IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO06_ecspi1.TEST_TRIG          303302a8, 0x7
#define IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO07_gpio1.IO[7]          30330044, 0x0
#define IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO07_enet1.MDIO          30330044, 0x1
#define IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO07_usdhc1.WP          30330044, 0x5
#define IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO07_ccmsrcgpcmix.EXT_CLK4          30330044, 0x6
#define IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO07_ecspi2.TEST_TRIG          30330044, 0x7
#define IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO07_gpio1.IO[7]          303302ac, 0x0
#define IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO07_enet1.MDIO          303302ac, 0x1
#define IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO07_usdhc1.WP          303302ac, 0x5
#define IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO07_ccmsrcgpcmix.EXT_CLK4          303302ac, 0x6
#define IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO07_ecspi2.TEST_TRIG          303302ac, 0x7
#define IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO08_gpio1.IO[8]          30330048, 0x0
#define IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO08_enet1.1588_EVENT0_IN          30330048, 0x1
#define IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO08_usdhc2.RESET_B          30330048, 0x5
#define IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO08_ccmsrcgpcmix.WAIT          30330048, 0x6
#define IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO08_qspi.TEST_TRIG          30330048, 0x7
#define IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO08_gpio1.IO[8]          303302b0, 0x0
#define IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO08_enet1.1588_EVENT0_IN          303302b0, 0x1
#define IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO08_usdhc2.RESET_B          303302b0, 0x5
#define IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO08_ccmsrcgpcmix.WAIT          303302b0, 0x6
#define IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO08_qspi.TEST_TRIG          303302b0, 0x7
#define IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO09_gpio1.IO[9]          3033004c, 0x0
#define IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO09_enet1.1588_EVENT0_OUT          3033004c, 0x1
#define IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO09_sdma2.EXT_EVENT[0]          3033004c, 0x5
#define IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO09_ccmsrcgpcmix.STOP          3033004c, 0x6
#define IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO09_rawnand.TEST_TRIG          3033004c, 0x7
#define IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO09_gpio1.IO[9]          303302b4, 0x0
#define IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO09_enet1.1588_EVENT0_OUT          303302b4, 0x1
#define IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO09_sdma2.EXT_EVENT[0]          303302b4, 0x5
#define IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO09_ccmsrcgpcmix.STOP          303302b4, 0x6
#define IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO09_rawnand.TEST_TRIG          303302b4, 0x7
#define IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO10_gpio1.IO[10]          30330050, 0x0
#define IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO10_usb1.OTG_ID          30330050, 0x1
#define IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO10_ocotp_ctrl_wrapper.FUSE_LATCHED          30330050, 0x7
#define IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO10_gpio1.IO[10]          303302b8, 0x0
#define IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO10_usb1.OTG_ID          303302b8, 0x1
#define IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO10_ocotp_ctrl_wrapper.FUSE_LATCHED          303302b8, 0x7
#define IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO11_gpio1.IO[11]          30330054, 0x0
#define IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO11_usb2.OTG_ID          30330054, 0x1
#define IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO11_ccmsrcgpcmix.PMIC_READY          30330054, 0x5
#define IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO11_ccmsrcgpcmix.OUT0          30330054, 0x6
#define IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO11_caam_wrapper.RNG_OSC_OBS          30330054, 0x7
#define IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO11_gpio1.IO[11]          303302bc, 0x0
#define IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO11_usb2.OTG_ID          303302bc, 0x1
#define IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO11_ccmsrcgpcmix.PMIC_READY          303302bc, 0x5
#define IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO11_ccmsrcgpcmix.OUT0          303302bc, 0x6
#define IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO11_caam_wrapper.RNG_OSC_OBS          303302bc, 0x7
#define IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO12_gpio1.IO[12]          30330058, 0x0
#define IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO12_usb1.OTG_PWR          30330058, 0x1
#define IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO12_sdma2.EXT_EVENT[1]          30330058, 0x5
#define IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO12_ccmsrcgpcmix.OUT1          30330058, 0x6
#define IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO12_csu.CSU_ALARM_AUT[0]          30330058, 0x7
#define IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO12_gpio1.IO[12]          303302c0, 0x0
#define IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO12_usb1.OTG_PWR          303302c0, 0x1
#define IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO12_sdma2.EXT_EVENT[1]          303302c0, 0x5
#define IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO12_ccmsrcgpcmix.OUT1          303302c0, 0x6
#define IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO12_csu.CSU_ALARM_AUT[0]          303302c0, 0x7
#define IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO13_gpio1.IO[13]          3033005c, 0x0
#define IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO13_usb1.OTG_OC          3033005c, 0x1
#define IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO13_pwm2.OUT          3033005c, 0x5
#define IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO13_ccmsrcgpcmix.OUT2          3033005c, 0x6
#define IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO13_csu.CSU_ALARM_AUT[1]          3033005c, 0x7
#define IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO13_gpio1.IO[13]          303302c4, 0x0
#define IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO13_usb1.OTG_OC          303302c4, 0x1
#define IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO13_pwm2.OUT          303302c4, 0x5
#define IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO13_ccmsrcgpcmix.OUT2          303302c4, 0x6
#define IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO13_csu.CSU_ALARM_AUT[1]          303302c4, 0x7
#define IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO14_gpio1.IO[14]          30330060, 0x0
#define IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO14_usb2.OTG_PWR          30330060, 0x1
#define IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO14_pwm3.OUT          30330060, 0x5
#define IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO14_ccmsrcgpcmix.CLKO1          30330060, 0x6
#define IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO14_csu.CSU_ALARM_AUT[2]          30330060, 0x7
#define IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO14_gpio1.IO[14]          303302c8, 0x0
#define IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO14_usb2.OTG_PWR          303302c8, 0x1
#define IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO14_pwm3.OUT          303302c8, 0x5
#define IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO14_ccmsrcgpcmix.CLKO1          303302c8, 0x6
#define IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO14_csu.CSU_ALARM_AUT[2]          303302c8, 0x7
#define IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO15_gpio1.IO[15]          30330064, 0x0
#define IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO15_usb2.OTG_OC          30330064, 0x1
#define IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO15_pwm4.OUT          30330064, 0x5
#define IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO15_ccmsrcgpcmix.CLKO2          30330064, 0x6
#define IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO15_csu.CSU_INT_DEB          30330064, 0x7
#define IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO15_gpio1.IO[15]          303302cc, 0x0
#define IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO15_usb2.OTG_OC          303302cc, 0x1
#define IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO15_pwm4.OUT          303302cc, 0x5
#define IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO15_ccmsrcgpcmix.CLKO2          303302cc, 0x6
#define IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO15_csu.CSU_INT_DEB          303302cc, 0x7
#define IOMUXC_SW_MUX_CTL_PAD_ENET_MDC_enet1.MDC          30330068, 0x0
#define IOMUXC_SW_MUX_CTL_PAD_ENET_MDC_gpio1.IO[16]          30330068, 0x5
#define IOMUXC_SW_PAD_CTL_PAD_ENET_MDC_enet1.MDC          303302d0, 0x0
#define IOMUXC_SW_PAD_CTL_PAD_ENET_MDC_gpio1.IO[16]          303302d0, 0x5
#define IOMUXC_SW_MUX_CTL_PAD_ENET_MDIO_enet1.MDIO          3033006c, 0x0
#define IOMUXC_SW_MUX_CTL_PAD_ENET_MDIO_gpio1.IO[17]          3033006c, 0x5
#define IOMUXC_SW_PAD_CTL_PAD_ENET_MDIO_enet1.MDIO          303302d4, 0x0
#define IOMUXC_SW_PAD_CTL_PAD_ENET_MDIO_gpio1.IO[17]          303302d4, 0x5
#define IOMUXC_SW_MUX_CTL_PAD_ENET_TD3_enet1.RGMII_TD3          30330070, 0x0
#define IOMUXC_SW_MUX_CTL_PAD_ENET_TD3_gpio1.IO[18]          30330070, 0x5
#define IOMUXC_SW_PAD_CTL_PAD_ENET_TD3_enet1.RGMII_TD3          303302d8, 0x0
#define IOMUXC_SW_PAD_CTL_PAD_ENET_TD3_gpio1.IO[18]          303302d8, 0x5
#define IOMUXC_SW_MUX_CTL_PAD_ENET_TD2_enet1.RGMII_TD2          30330074, 0x0
#define IOMUXC_SW_MUX_CTL_PAD_ENET_TD2_INPUT=enet1.TX_CLK
OUTPUT=ccmsrcgpcmix.ENET_REF_CLK_ROOT          30330074, 0x1
#define IOMUXC_SW_MUX_CTL_PAD_ENET_TD2_gpio1.IO[19]          30330074, 0x5
#define IOMUXC_SW_PAD_CTL_PAD_ENET_TD2_enet1.RGMII_TD2          303302dc, 0x0
#define IOMUXC_SW_PAD_CTL_PAD_ENET_TD2_INPUT=enet1.TX_CLK
OUTPUT=ccmsrcgpcmix.ENET_REF_CLK_ROOT          303302dc, 0x1
#define IOMUXC_SW_PAD_CTL_PAD_ENET_TD2_gpio1.IO[19]          303302dc, 0x5
#define IOMUXC_SW_MUX_CTL_PAD_ENET_TD1_enet1.RGMII_TD1          30330078, 0x0
#define IOMUXC_SW_MUX_CTL_PAD_ENET_TD1_gpio1.IO[20]          30330078, 0x5
#define IOMUXC_SW_PAD_CTL_PAD_ENET_TD1_enet1.RGMII_TD1          303302e0, 0x0
#define IOMUXC_SW_PAD_CTL_PAD_ENET_TD1_gpio1.IO[20]          303302e0, 0x5
#define IOMUXC_SW_MUX_CTL_PAD_ENET_TD0_enet1.RGMII_TD0          3033007c, 0x0
#define IOMUXC_SW_MUX_CTL_PAD_ENET_TD0_gpio1.IO[21]          3033007c, 0x5
#define IOMUXC_SW_PAD_CTL_PAD_ENET_TD0_enet1.RGMII_TD0          303302e4, 0x0
#define IOMUXC_SW_PAD_CTL_PAD_ENET_TD0_gpio1.IO[21]          303302e4, 0x5
#define IOMUXC_SW_MUX_CTL_PAD_ENET_TX_CTL_enet1.RGMII_TX_CTL          30330080, 0x0
#define IOMUXC_SW_MUX_CTL_PAD_ENET_TX_CTL_gpio1.IO[22]          30330080, 0x5
#define IOMUXC_SW_PAD_CTL_PAD_ENET_TX_CTL_enet1.RGMII_TX_CTL          303302e8, 0x0
#define IOMUXC_SW_PAD_CTL_PAD_ENET_TX_CTL_gpio1.IO[22]          303302e8, 0x5
#define IOMUXC_SW_MUX_CTL_PAD_ENET_TXC_enet1.RGMII_TXC          30330084, 0x0
#define IOMUXC_SW_MUX_CTL_PAD_ENET_TXC_enet1.TX_ER          30330084, 0x1
#define IOMUXC_SW_MUX_CTL_PAD_ENET_TXC_gpio1.IO[23]          30330084, 0x5
#define IOMUXC_SW_PAD_CTL_PAD_ENET_TXC_enet1.RGMII_TXC          303302ec, 0x0
#define IOMUXC_SW_PAD_CTL_PAD_ENET_TXC_enet1.TX_ER          303302ec, 0x1
#define IOMUXC_SW_PAD_CTL_PAD_ENET_TXC_gpio1.IO[23]          303302ec, 0x5
#define IOMUXC_SW_MUX_CTL_PAD_ENET_RX_CTL_enet1.RGMII_RX_CTL          30330088, 0x0
#define IOMUXC_SW_MUX_CTL_PAD_ENET_RX_CTL_gpio1.IO[24]          30330088, 0x5
#define IOMUXC_SW_PAD_CTL_PAD_ENET_RX_CTL_enet1.RGMII_RX_CTL          303302f0, 0x0
#define IOMUXC_SW_PAD_CTL_PAD_ENET_RX_CTL_gpio1.IO[24]          303302f0, 0x5
#define IOMUXC_SW_MUX_CTL_PAD_ENET_RXC_enet1.RGMII_RXC          3033008c, 0x0
#define IOMUXC_SW_MUX_CTL_PAD_ENET_RXC_enet1.RX_ER          3033008c, 0x1
#define IOMUXC_SW_MUX_CTL_PAD_ENET_RXC_gpio1.IO[25]          3033008c, 0x5
#define IOMUXC_SW_PAD_CTL_PAD_ENET_RXC_enet1.RGMII_RXC          303302f4, 0x0
#define IOMUXC_SW_PAD_CTL_PAD_ENET_RXC_enet1.RX_ER          303302f4, 0x1
#define IOMUXC_SW_PAD_CTL_PAD_ENET_RXC_gpio1.IO[25]          303302f4, 0x5
#define IOMUXC_SW_MUX_CTL_PAD_ENET_RD0_enet1.RGMII_RD0          30330090, 0x0
#define IOMUXC_SW_MUX_CTL_PAD_ENET_RD0_gpio1.IO[26]          30330090, 0x5
#define IOMUXC_SW_PAD_CTL_PAD_ENET_RD0_enet1.RGMII_RD0          303302f8, 0x0
#define IOMUXC_SW_PAD_CTL_PAD_ENET_RD0_gpio1.IO[26]          303302f8, 0x5
#define IOMUXC_SW_MUX_CTL_PAD_ENET_RD1_enet1.RGMII_RD1          30330094, 0x0
#define IOMUXC_SW_MUX_CTL_PAD_ENET_RD1_gpio1.IO[27]          30330094, 0x5
#define IOMUXC_SW_PAD_CTL_PAD_ENET_RD1_enet1.RGMII_RD1          303302fc, 0x0
#define IOMUXC_SW_PAD_CTL_PAD_ENET_RD1_gpio1.IO[27]          303302fc, 0x5
#define IOMUXC_SW_MUX_CTL_PAD_ENET_RD2_enet1.RGMII_RD2          30330098, 0x0
#define IOMUXC_SW_MUX_CTL_PAD_ENET_RD2_gpio1.IO[28]          30330098, 0x5
#define IOMUXC_SW_PAD_CTL_PAD_ENET_RD2_enet1.RGMII_RD2          30330300, 0x0
#define IOMUXC_SW_PAD_CTL_PAD_ENET_RD2_gpio1.IO[28]          30330300, 0x5
#define IOMUXC_SW_MUX_CTL_PAD_ENET_RD3_enet1.RGMII_RD3          3033009c, 0x0
#define IOMUXC_SW_MUX_CTL_PAD_ENET_RD3_gpio1.IO[29]          3033009c, 0x5
#define IOMUXC_SW_PAD_CTL_PAD_ENET_RD3_enet1.RGMII_RD3          30330304, 0x0
#define IOMUXC_SW_PAD_CTL_PAD_ENET_RD3_gpio1.IO[29]          30330304, 0x5
#define IOMUXC_SW_MUX_CTL_PAD_SD1_CLK_usdhc1.CLK          303300a0, 0x0
#define IOMUXC_SW_MUX_CTL_PAD_SD1_CLK_gpio2.IO[0]          303300a0, 0x5
#define IOMUXC_SW_PAD_CTL_PAD_SD1_CLK_usdhc1.CLK          30330308, 0x0
#define IOMUXC_SW_PAD_CTL_PAD_SD1_CLK_gpio2.IO[0]          30330308, 0x5
#define IOMUXC_SW_MUX_CTL_PAD_SD1_CMD_usdhc1.CMD          303300a4, 0x0
#define IOMUXC_SW_MUX_CTL_PAD_SD1_CMD_gpio2.IO[1]          303300a4, 0x5
#define IOMUXC_SW_PAD_CTL_PAD_SD1_CMD_usdhc1.CMD          3033030c, 0x0
#define IOMUXC_SW_PAD_CTL_PAD_SD1_CMD_gpio2.IO[1]          3033030c, 0x5
#define IOMUXC_SW_MUX_CTL_PAD_SD1_DATA0_usdhc1.DATA0          303300a8, 0x0
#define IOMUXC_SW_MUX_CTL_PAD_SD1_DATA0_gpio2.IO[2]          303300a8, 0x5
#define IOMUXC_SW_PAD_CTL_PAD_SD1_DATA0_usdhc1.DATA0          30330310, 0x0
#define IOMUXC_SW_PAD_CTL_PAD_SD1_DATA0_gpio2.IO[2]          30330310, 0x5
#define IOMUXC_SW_MUX_CTL_PAD_SD1_DATA1_usdhc1.DATA1          303300ac, 0x0
#define IOMUXC_SW_MUX_CTL_PAD_SD1_DATA1_gpio2.IO[3]          303300ac, 0x5
#define IOMUXC_SW_PAD_CTL_PAD_SD1_DATA1_usdhc1.DATA1          30330314, 0x0
#define IOMUXC_SW_PAD_CTL_PAD_SD1_DATA1_gpio2.IO[3]          30330314, 0x5
#define IOMUXC_SW_MUX_CTL_PAD_SD1_DATA2_usdhc1.DATA2          303300b0, 0x0
#define IOMUXC_SW_MUX_CTL_PAD_SD1_DATA2_gpio2.IO[4]          303300b0, 0x5
#define IOMUXC_SW_PAD_CTL_PAD_SD1_DATA2_usdhc1.DATA2          30330318, 0x0
#define IOMUXC_SW_PAD_CTL_PAD_SD1_DATA2_gpio2.IO[4]          30330318, 0x5
#define IOMUXC_SW_MUX_CTL_PAD_SD1_DATA3_usdhc1.DATA3          303300b4, 0x0
#define IOMUXC_SW_MUX_CTL_PAD_SD1_DATA3_gpio2.IO[5]          303300b4, 0x5
#define IOMUXC_SW_PAD_CTL_PAD_SD1_DATA3_usdhc1.DATA3          3033031c, 0x0
#define IOMUXC_SW_PAD_CTL_PAD_SD1_DATA3_gpio2.IO[5]          3033031c, 0x5
#define IOMUXC_SW_MUX_CTL_PAD_SD1_DATA4_usdhc1.DATA4          303300b8, 0x0
#define IOMUXC_SW_MUX_CTL_PAD_SD1_DATA4_gpio2.IO[6]          303300b8, 0x5
#define IOMUXC_SW_PAD_CTL_PAD_SD1_DATA4_usdhc1.DATA4          30330320, 0x0
#define IOMUXC_SW_PAD_CTL_PAD_SD1_DATA4_gpio2.IO[6]          30330320, 0x5
#define IOMUXC_SW_MUX_CTL_PAD_SD1_DATA5_usdhc1.DATA5          303300bc, 0x0
#define IOMUXC_SW_MUX_CTL_PAD_SD1_DATA5_gpio2.IO[7]          303300bc, 0x5
#define IOMUXC_SW_PAD_CTL_PAD_SD1_DATA5_usdhc1.DATA5          30330324, 0x0
#define IOMUXC_SW_PAD_CTL_PAD_SD1_DATA5_gpio2.IO[7]          30330324, 0x5
#define IOMUXC_SW_MUX_CTL_PAD_SD1_DATA6_usdhc1.DATA6          303300c0, 0x0
#define IOMUXC_SW_MUX_CTL_PAD_SD1_DATA6_gpio2.IO[8]          303300c0, 0x5
#define IOMUXC_SW_PAD_CTL_PAD_SD1_DATA6_usdhc1.DATA6          30330328, 0x0
#define IOMUXC_SW_PAD_CTL_PAD_SD1_DATA6_gpio2.IO[8]          30330328, 0x5
#define IOMUXC_SW_MUX_CTL_PAD_SD1_DATA7_usdhc1.DATA7          303300c4, 0x0
#define IOMUXC_SW_MUX_CTL_PAD_SD1_DATA7_gpio2.IO[9]          303300c4, 0x5
#define IOMUXC_SW_PAD_CTL_PAD_SD1_DATA7_usdhc1.DATA7          3033032c, 0x0
#define IOMUXC_SW_PAD_CTL_PAD_SD1_DATA7_gpio2.IO[9]          3033032c, 0x5
#define IOMUXC_SW_MUX_CTL_PAD_SD1_RESET_B_usdhc1.RESET_B          303300c8, 0x0
#define IOMUXC_SW_MUX_CTL_PAD_SD1_RESET_B_gpio2.IO[10]          303300c8, 0x5
#define IOMUXC_SW_PAD_CTL_PAD_SD1_RESET_B_usdhc1.RESET_B          30330330, 0x0
#define IOMUXC_SW_PAD_CTL_PAD_SD1_RESET_B_gpio2.IO[10]          30330330, 0x5
#define IOMUXC_SW_MUX_CTL_PAD_SD1_STROBE_usdhc1.STROBE          303300cc, 0x0
#define IOMUXC_SW_MUX_CTL_PAD_SD1_STROBE_gpio2.IO[11]          303300cc, 0x5
#define IOMUXC_SW_PAD_CTL_PAD_SD1_STROBE_usdhc1.STROBE          30330334, 0x0
#define IOMUXC_SW_PAD_CTL_PAD_SD1_STROBE_gpio2.IO[11]          30330334, 0x5
#define IOMUXC_SW_MUX_CTL_PAD_SD2_CD_B_usdhc2.CD_B          303300d0, 0x0
#define IOMUXC_SW_MUX_CTL_PAD_SD2_CD_B_gpio2.IO[12]          303300d0, 0x5
#define IOMUXC_SW_PAD_CTL_PAD_SD2_CD_B_usdhc2.CD_B          30330338, 0x0
#define IOMUXC_SW_PAD_CTL_PAD_SD2_CD_B_gpio2.IO[12]          30330338, 0x5
#define IOMUXC_SW_MUX_CTL_PAD_SD2_CLK_usdhc2.CLK          303300d4, 0x0
#define IOMUXC_SW_MUX_CTL_PAD_SD2_CLK_gpio2.IO[13]          303300d4, 0x5
#define IOMUXC_SW_MUX_CTL_PAD_SD2_CLK_ccmsrcgpcmix.OBSERVE0          303300d4, 0x6
#define IOMUXC_SW_MUX_CTL_PAD_SD2_CLK_observe_mux.OUT[0]          303300d4, 0x7
#define IOMUXC_SW_PAD_CTL_PAD_SD2_CLK_usdhc2.CLK          3033033c, 0x0
#define IOMUXC_SW_PAD_CTL_PAD_SD2_CLK_gpio2.IO[13]          3033033c, 0x5
#define IOMUXC_SW_PAD_CTL_PAD_SD2_CLK_ccmsrcgpcmix.OBSERVE0          3033033c, 0x6
#define IOMUXC_SW_PAD_CTL_PAD_SD2_CLK_observe_mux.OUT[0]          3033033c, 0x7
#define IOMUXC_SW_MUX_CTL_PAD_SD2_CMD_usdhc2.CMD          303300d8, 0x0
#define IOMUXC_SW_MUX_CTL_PAD_SD2_CMD_gpio2.IO[14]          303300d8, 0x5
#define IOMUXC_SW_MUX_CTL_PAD_SD2_CMD_ccmsrcgpcmix.OBSERVE1          303300d8, 0x6
#define IOMUXC_SW_MUX_CTL_PAD_SD2_CMD_observe_mux.OUT[1]          303300d8, 0x7
#define IOMUXC_SW_PAD_CTL_PAD_SD2_CMD_usdhc2.CMD          30330340, 0x0
#define IOMUXC_SW_PAD_CTL_PAD_SD2_CMD_gpio2.IO[14]          30330340, 0x5
#define IOMUXC_SW_PAD_CTL_PAD_SD2_CMD_ccmsrcgpcmix.OBSERVE1          30330340, 0x6
#define IOMUXC_SW_PAD_CTL_PAD_SD2_CMD_observe_mux.OUT[1]          30330340, 0x7
#define IOMUXC_SW_MUX_CTL_PAD_SD2_DATA0_usdhc2.DATA0          303300dc, 0x0
#define IOMUXC_SW_MUX_CTL_PAD_SD2_DATA0_gpio2.IO[15]          303300dc, 0x5
#define IOMUXC_SW_MUX_CTL_PAD_SD2_DATA0_ccmsrcgpcmix.OBSERVE2          303300dc, 0x6
#define IOMUXC_SW_MUX_CTL_PAD_SD2_DATA0_observe_mux.OUT[2]          303300dc, 0x7
#define IOMUXC_SW_PAD_CTL_PAD_SD2_DATA0_usdhc2.DATA0          30330344, 0x0
#define IOMUXC_SW_PAD_CTL_PAD_SD2_DATA0_gpio2.IO[15]          30330344, 0x5
#define IOMUXC_SW_PAD_CTL_PAD_SD2_DATA0_ccmsrcgpcmix.OBSERVE2          30330344, 0x6
#define IOMUXC_SW_PAD_CTL_PAD_SD2_DATA0_observe_mux.OUT[2]          30330344, 0x7
#define IOMUXC_SW_MUX_CTL_PAD_SD2_DATA1_usdhc2.DATA1          303300e0, 0x0
#define IOMUXC_SW_MUX_CTL_PAD_SD2_DATA1_gpio2.IO[16]          303300e0, 0x5
#define IOMUXC_SW_MUX_CTL_PAD_SD2_DATA1_ccmsrcgpcmix.WAIT          303300e0, 0x6
#define IOMUXC_SW_MUX_CTL_PAD_SD2_DATA1_observe_mux.OUT[3]          303300e0, 0x7
#define IOMUXC_SW_PAD_CTL_PAD_SD2_DATA1_usdhc2.DATA1          30330348, 0x0
#define IOMUXC_SW_PAD_CTL_PAD_SD2_DATA1_gpio2.IO[16]          30330348, 0x5
#define IOMUXC_SW_PAD_CTL_PAD_SD2_DATA1_ccmsrcgpcmix.WAIT          30330348, 0x6
#define IOMUXC_SW_PAD_CTL_PAD_SD2_DATA1_observe_mux.OUT[3]          30330348, 0x7
#define IOMUXC_SW_MUX_CTL_PAD_SD2_DATA2_usdhc2.DATA2          303300e4, 0x0
#define IOMUXC_SW_MUX_CTL_PAD_SD2_DATA2_gpio2.IO[17]          303300e4, 0x5
#define IOMUXC_SW_MUX_CTL_PAD_SD2_DATA2_ccmsrcgpcmix.STOP          303300e4, 0x6
#define IOMUXC_SW_MUX_CTL_PAD_SD2_DATA2_observe_mux.OUT[4]          303300e4, 0x7
#define IOMUXC_SW_PAD_CTL_PAD_SD2_DATA2_usdhc2.DATA2          3033034c, 0x0
#define IOMUXC_SW_PAD_CTL_PAD_SD2_DATA2_gpio2.IO[17]          3033034c, 0x5
#define IOMUXC_SW_PAD_CTL_PAD_SD2_DATA2_ccmsrcgpcmix.STOP          3033034c, 0x6
#define IOMUXC_SW_PAD_CTL_PAD_SD2_DATA2_observe_mux.OUT[4]          3033034c, 0x7
#define IOMUXC_SW_MUX_CTL_PAD_SD2_DATA3_usdhc2.DATA3          303300e8, 0x0
#define IOMUXC_SW_MUX_CTL_PAD_SD2_DATA3_gpio2.IO[18]          303300e8, 0x5
#define IOMUXC_SW_MUX_CTL_PAD_SD2_DATA3_ccmsrcgpcmix.EARLY_RESET          303300e8, 0x6
#define IOMUXC_SW_PAD_CTL_PAD_SD2_DATA3_usdhc2.DATA3          30330350, 0x0
#define IOMUXC_SW_PAD_CTL_PAD_SD2_DATA3_gpio2.IO[18]          30330350, 0x5
#define IOMUXC_SW_PAD_CTL_PAD_SD2_DATA3_ccmsrcgpcmix.EARLY_RESET          30330350, 0x6
#define IOMUXC_SW_MUX_CTL_PAD_SD2_RESET_B_usdhc2.RESET_B          303300ec, 0x0
#define IOMUXC_SW_MUX_CTL_PAD_SD2_RESET_B_gpio2.IO[19]          303300ec, 0x5
#define IOMUXC_SW_MUX_CTL_PAD_SD2_RESET_B_ccmsrcgpcmix.SYSTEM_RESET          303300ec, 0x6
#define IOMUXC_SW_PAD_CTL_PAD_SD2_RESET_B_usdhc2.RESET_B          30330354, 0x0
#define IOMUXC_SW_PAD_CTL_PAD_SD2_RESET_B_gpio2.IO[19]          30330354, 0x5
#define IOMUXC_SW_PAD_CTL_PAD_SD2_RESET_B_ccmsrcgpcmix.SYSTEM_RESET          30330354, 0x6
#define IOMUXC_SW_MUX_CTL_PAD_SD2_WP_usdhc2.WP          303300f0, 0x0
#define IOMUXC_SW_MUX_CTL_PAD_SD2_WP_gpio2.IO[20]          303300f0, 0x5
#define IOMUXC_SW_MUX_CTL_PAD_SD2_WP_sim_m.HMASTLOCK          303300f0, 0x7
#define IOMUXC_SW_PAD_CTL_PAD_SD2_WP_usdhc2.WP          30330358, 0x0
#define IOMUXC_SW_PAD_CTL_PAD_SD2_WP_gpio2.IO[20]          30330358, 0x5
#define IOMUXC_SW_PAD_CTL_PAD_SD2_WP_sim_m.HMASTLOCK          30330358, 0x7
#define IOMUXC_SW_MUX_CTL_PAD_NAND_ALE_rawnand.ALE          303300f4, 0x0
#define IOMUXC_SW_MUX_CTL_PAD_NAND_ALE_qspi.A_SCLK          303300f4, 0x1
#define IOMUXC_SW_MUX_CTL_PAD_NAND_ALE_gpio3.IO[0]          303300f4, 0x5
#define IOMUXC_SW_MUX_CTL_PAD_NAND_ALE_sim_m.HPROT[0]          303300f4, 0x7
#define IOMUXC_SW_PAD_CTL_PAD_NAND_ALE_rawnand.ALE          3033035c, 0x0
#define IOMUXC_SW_PAD_CTL_PAD_NAND_ALE_qspi.A_SCLK          3033035c, 0x1
#define IOMUXC_SW_PAD_CTL_PAD_NAND_ALE_gpio3.IO[0]          3033035c, 0x5
#define IOMUXC_SW_PAD_CTL_PAD_NAND_ALE_sim_m.HPROT[0]          3033035c, 0x7
#define IOMUXC_SW_MUX_CTL_PAD_NAND_CE0_B_rawnand.CE0_B          303300f8, 0x0
#define IOMUXC_SW_MUX_CTL_PAD_NAND_CE0_B_qspi.A_SS0_B          303300f8, 0x1
#define IOMUXC_SW_MUX_CTL_PAD_NAND_CE0_B_gpio3.IO[1]          303300f8, 0x5
#define IOMUXC_SW_MUX_CTL_PAD_NAND_CE0_B_sim_m.HPROT[1]          303300f8, 0x7
#define IOMUXC_SW_PAD_CTL_PAD_NAND_CE0_B_rawnand.CE0_B          30330360, 0x0
#define IOMUXC_SW_PAD_CTL_PAD_NAND_CE0_B_qspi.A_SS0_B          30330360, 0x1
#define IOMUXC_SW_PAD_CTL_PAD_NAND_CE0_B_gpio3.IO[1]          30330360, 0x5
#define IOMUXC_SW_PAD_CTL_PAD_NAND_CE0_B_sim_m.HPROT[1]          30330360, 0x7
#define IOMUXC_SW_MUX_CTL_PAD_NAND_CE1_B_rawnand.CE1_B          303300fc, 0x0
#define IOMUXC_SW_MUX_CTL_PAD_NAND_CE1_B_qspi.A_SS1_B          303300fc, 0x1
#define IOMUXC_SW_MUX_CTL_PAD_NAND_CE1_B_gpio3.IO[2]          303300fc, 0x5
#define IOMUXC_SW_MUX_CTL_PAD_NAND_CE1_B_sim_m.HPROT[2]          303300fc, 0x7
#define IOMUXC_SW_PAD_CTL_PAD_NAND_CE1_B_rawnand.CE1_B          30330364, 0x0
#define IOMUXC_SW_PAD_CTL_PAD_NAND_CE1_B_qspi.A_SS1_B          30330364, 0x1
#define IOMUXC_SW_PAD_CTL_PAD_NAND_CE1_B_gpio3.IO[2]          30330364, 0x5
#define IOMUXC_SW_PAD_CTL_PAD_NAND_CE1_B_sim_m.HPROT[2]          30330364, 0x7
#define IOMUXC_SW_MUX_CTL_PAD_NAND_CE2_B_rawnand.CE2_B          30330100, 0x0
#define IOMUXC_SW_MUX_CTL_PAD_NAND_CE2_B_qspi.B_SS0_B          30330100, 0x1
#define IOMUXC_SW_MUX_CTL_PAD_NAND_CE2_B_gpio3.IO[3]          30330100, 0x5
#define IOMUXC_SW_MUX_CTL_PAD_NAND_CE2_B_sim_m.HPROT[3]          30330100, 0x7
#define IOMUXC_SW_PAD_CTL_PAD_NAND_CE2_B_rawnand.CE2_B          30330368, 0x0
#define IOMUXC_SW_PAD_CTL_PAD_NAND_CE2_B_qspi.B_SS0_B          30330368, 0x1
#define IOMUXC_SW_PAD_CTL_PAD_NAND_CE2_B_gpio3.IO[3]          30330368, 0x5
#define IOMUXC_SW_PAD_CTL_PAD_NAND_CE2_B_sim_m.HPROT[3]          30330368, 0x7
#define IOMUXC_SW_MUX_CTL_PAD_NAND_CE3_B_rawnand.CE3_B          30330104, 0x0
#define IOMUXC_SW_MUX_CTL_PAD_NAND_CE3_B_qspi.B_SS1_B          30330104, 0x1
#define IOMUXC_SW_MUX_CTL_PAD_NAND_CE3_B_gpio3.IO[4]          30330104, 0x5
#define IOMUXC_SW_MUX_CTL_PAD_NAND_CE3_B_sim_m.HADDR[0]          30330104, 0x7
#define IOMUXC_SW_PAD_CTL_PAD_NAND_CE3_B_rawnand.CE3_B          3033036c, 0x0
#define IOMUXC_SW_PAD_CTL_PAD_NAND_CE3_B_qspi.B_SS1_B          3033036c, 0x1
#define IOMUXC_SW_PAD_CTL_PAD_NAND_CE3_B_gpio3.IO[4]          3033036c, 0x5
#define IOMUXC_SW_PAD_CTL_PAD_NAND_CE3_B_sim_m.HADDR[0]          3033036c, 0x7
#define IOMUXC_SW_MUX_CTL_PAD_NAND_CLE_rawnand.CLE          30330108, 0x0
#define IOMUXC_SW_MUX_CTL_PAD_NAND_CLE_qspi.B_SCLK          30330108, 0x1
#define IOMUXC_SW_MUX_CTL_PAD_NAND_CLE_gpio3.IO[5]          30330108, 0x5
#define IOMUXC_SW_MUX_CTL_PAD_NAND_CLE_sim_m.HADDR[1]          30330108, 0x7
#define IOMUXC_SW_PAD_CTL_PAD_NAND_CLE_rawnand.CLE          30330370, 0x0
#define IOMUXC_SW_PAD_CTL_PAD_NAND_CLE_qspi.B_SCLK          30330370, 0x1
#define IOMUXC_SW_PAD_CTL_PAD_NAND_CLE_gpio3.IO[5]          30330370, 0x5
#define IOMUXC_SW_PAD_CTL_PAD_NAND_CLE_sim_m.HADDR[1]          30330370, 0x7
#define IOMUXC_SW_MUX_CTL_PAD_NAND_DATA00_rawnand.DATA00          3033010c, 0x0
#define IOMUXC_SW_MUX_CTL_PAD_NAND_DATA00_qspi.A_DATA[0]          3033010c, 0x1
#define IOMUXC_SW_MUX_CTL_PAD_NAND_DATA00_gpio3.IO[6]          3033010c, 0x5
#define IOMUXC_SW_MUX_CTL_PAD_NAND_DATA00_sim_m.HADDR[2]          3033010c, 0x7
#define IOMUXC_SW_PAD_CTL_PAD_NAND_DATA00_rawnand.DATA00          30330374, 0x0
#define IOMUXC_SW_PAD_CTL_PAD_NAND_DATA00_qspi.A_DATA[0]          30330374, 0x1
#define IOMUXC_SW_PAD_CTL_PAD_NAND_DATA00_gpio3.IO[6]          30330374, 0x5
#define IOMUXC_SW_PAD_CTL_PAD_NAND_DATA00_sim_m.HADDR[2]          30330374, 0x7
#define IOMUXC_SW_MUX_CTL_PAD_NAND_DATA01_rawnand.DATA01          30330110, 0x0
#define IOMUXC_SW_MUX_CTL_PAD_NAND_DATA01_qspi.A_DATA[1]          30330110, 0x1
#define IOMUXC_SW_MUX_CTL_PAD_NAND_DATA01_gpio3.IO[7]          30330110, 0x5
#define IOMUXC_SW_MUX_CTL_PAD_NAND_DATA01_sim_m.HADDR[3]          30330110, 0x7
#define IOMUXC_SW_PAD_CTL_PAD_NAND_DATA01_rawnand.DATA01          30330378, 0x0
#define IOMUXC_SW_PAD_CTL_PAD_NAND_DATA01_qspi.A_DATA[1]          30330378, 0x1
#define IOMUXC_SW_PAD_CTL_PAD_NAND_DATA01_gpio3.IO[7]          30330378, 0x5
#define IOMUXC_SW_PAD_CTL_PAD_NAND_DATA01_sim_m.HADDR[3]          30330378, 0x7
#define IOMUXC_SW_MUX_CTL_PAD_NAND_DATA02_rawnand.DATA02          30330114, 0x0
#define IOMUXC_SW_MUX_CTL_PAD_NAND_DATA02_qspi.A_DATA[2]          30330114, 0x1
#define IOMUXC_SW_MUX_CTL_PAD_NAND_DATA02_gpio3.IO[8]          30330114, 0x5
#define IOMUXC_SW_MUX_CTL_PAD_NAND_DATA02_sim_m.HADDR[4]          30330114, 0x7
#define IOMUXC_SW_PAD_CTL_PAD_NAND_DATA02_rawnand.DATA02          3033037c, 0x0
#define IOMUXC_SW_PAD_CTL_PAD_NAND_DATA02_qspi.A_DATA[2]          3033037c, 0x1
#define IOMUXC_SW_PAD_CTL_PAD_NAND_DATA02_gpio3.IO[8]          3033037c, 0x5
#define IOMUXC_SW_PAD_CTL_PAD_NAND_DATA02_sim_m.HADDR[4]          3033037c, 0x7
#define IOMUXC_SW_MUX_CTL_PAD_NAND_DATA03_rawnand.DATA03          30330118, 0x0
#define IOMUXC_SW_MUX_CTL_PAD_NAND_DATA03_qspi.A_DATA[3]          30330118, 0x1
#define IOMUXC_SW_MUX_CTL_PAD_NAND_DATA03_gpio3.IO[9]          30330118, 0x5
#define IOMUXC_SW_MUX_CTL_PAD_NAND_DATA03_sim_m.HADDR[5]          30330118, 0x7
#define IOMUXC_SW_PAD_CTL_PAD_NAND_DATA03_rawnand.DATA03          30330380, 0x0
#define IOMUXC_SW_PAD_CTL_PAD_NAND_DATA03_qspi.A_DATA[3]          30330380, 0x1
#define IOMUXC_SW_PAD_CTL_PAD_NAND_DATA03_gpio3.IO[9]          30330380, 0x5
#define IOMUXC_SW_PAD_CTL_PAD_NAND_DATA03_sim_m.HADDR[5]          30330380, 0x7
#define IOMUXC_SW_MUX_CTL_PAD_NAND_DATA04_rawnand.DATA04          3033011c, 0x0
#define IOMUXC_SW_MUX_CTL_PAD_NAND_DATA04_qspi.B_DATA[0]          3033011c, 0x1
#define IOMUXC_SW_MUX_CTL_PAD_NAND_DATA04_gpio3.IO[10]          3033011c, 0x5
#define IOMUXC_SW_MUX_CTL_PAD_NAND_DATA04_sim_m.HADDR[6]          3033011c, 0x7
#define IOMUXC_SW_PAD_CTL_PAD_NAND_DATA04_rawnand.DATA04          30330384, 0x0
#define IOMUXC_SW_PAD_CTL_PAD_NAND_DATA04_qspi.B_DATA[0]          30330384, 0x1
#define IOMUXC_SW_PAD_CTL_PAD_NAND_DATA04_gpio3.IO[10]          30330384, 0x5
#define IOMUXC_SW_PAD_CTL_PAD_NAND_DATA04_sim_m.HADDR[6]          30330384, 0x7
#define IOMUXC_SW_MUX_CTL_PAD_NAND_DATA05_rawnand.DATA05          30330120, 0x0
#define IOMUXC_SW_MUX_CTL_PAD_NAND_DATA05_qspi.B_DATA[1]          30330120, 0x1
#define IOMUXC_SW_MUX_CTL_PAD_NAND_DATA05_gpio3.IO[11]          30330120, 0x5
#define IOMUXC_SW_MUX_CTL_PAD_NAND_DATA05_sim_m.HADDR[7]          30330120, 0x7
#define IOMUXC_SW_PAD_CTL_PAD_NAND_DATA05_rawnand.DATA05          30330388, 0x0
#define IOMUXC_SW_PAD_CTL_PAD_NAND_DATA05_qspi.B_DATA[1]          30330388, 0x1
#define IOMUXC_SW_PAD_CTL_PAD_NAND_DATA05_gpio3.IO[11]          30330388, 0x5
#define IOMUXC_SW_PAD_CTL_PAD_NAND_DATA05_sim_m.HADDR[7]          30330388, 0x7
#define IOMUXC_SW_MUX_CTL_PAD_NAND_DATA06_rawnand.DATA06          30330124, 0x0
#define IOMUXC_SW_MUX_CTL_PAD_NAND_DATA06_qspi.B_DATA[2]          30330124, 0x1
#define IOMUXC_SW_MUX_CTL_PAD_NAND_DATA06_gpio3.IO[12]          30330124, 0x5
#define IOMUXC_SW_MUX_CTL_PAD_NAND_DATA06_sim_m.HADDR[8]          30330124, 0x7
#define IOMUXC_SW_PAD_CTL_PAD_NAND_DATA06_rawnand.DATA06          3033038c, 0x0
#define IOMUXC_SW_PAD_CTL_PAD_NAND_DATA06_qspi.B_DATA[2]          3033038c, 0x1
#define IOMUXC_SW_PAD_CTL_PAD_NAND_DATA06_gpio3.IO[12]          3033038c, 0x5
#define IOMUXC_SW_PAD_CTL_PAD_NAND_DATA06_sim_m.HADDR[8]          3033038c, 0x7
#define IOMUXC_SW_MUX_CTL_PAD_NAND_DATA07_rawnand.DATA07          30330128, 0x0
#define IOMUXC_SW_MUX_CTL_PAD_NAND_DATA07_qspi.B_DATA[3]          30330128, 0x1
#define IOMUXC_SW_MUX_CTL_PAD_NAND_DATA07_gpio3.IO[13]          30330128, 0x5
#define IOMUXC_SW_MUX_CTL_PAD_NAND_DATA07_sim_m.HADDR[9]          30330128, 0x7
#define IOMUXC_SW_PAD_CTL_PAD_NAND_DATA07_rawnand.DATA07          30330390, 0x0
#define IOMUXC_SW_PAD_CTL_PAD_NAND_DATA07_qspi.B_DATA[3]          30330390, 0x1
#define IOMUXC_SW_PAD_CTL_PAD_NAND_DATA07_gpio3.IO[13]          30330390, 0x5
#define IOMUXC_SW_PAD_CTL_PAD_NAND_DATA07_sim_m.HADDR[9]          30330390, 0x7
#define IOMUXC_SW_MUX_CTL_PAD_NAND_DQS_rawnand.DQS          3033012c, 0x0
#define IOMUXC_SW_MUX_CTL_PAD_NAND_DQS_qspi.A_DQS          3033012c, 0x1
#define IOMUXC_SW_MUX_CTL_PAD_NAND_DQS_gpio3.IO[14]          3033012c, 0x5
#define IOMUXC_SW_MUX_CTL_PAD_NAND_DQS_sim_m.HADDR[10]          3033012c, 0x7
#define IOMUXC_SW_PAD_CTL_PAD_NAND_DQS_rawnand.DQS          30330394, 0x0
#define IOMUXC_SW_PAD_CTL_PAD_NAND_DQS_qspi.A_DQS          30330394, 0x1
#define IOMUXC_SW_PAD_CTL_PAD_NAND_DQS_gpio3.IO[14]          30330394, 0x5
#define IOMUXC_SW_PAD_CTL_PAD_NAND_DQS_sim_m.HADDR[10]          30330394, 0x7
#define IOMUXC_SW_MUX_CTL_PAD_NAND_RE_B_rawnand.RE_B          30330130, 0x0
#define IOMUXC_SW_MUX_CTL_PAD_NAND_RE_B_qspi.B_DQS          30330130, 0x1
#define IOMUXC_SW_MUX_CTL_PAD_NAND_RE_B_gpio3.IO[15]          30330130, 0x5
#define IOMUXC_SW_MUX_CTL_PAD_NAND_RE_B_sim_m.HADDR[11]          30330130, 0x7
#define IOMUXC_SW_PAD_CTL_PAD_NAND_RE_B_rawnand.RE_B          30330398, 0x0
#define IOMUXC_SW_PAD_CTL_PAD_NAND_RE_B_qspi.B_DQS          30330398, 0x1
#define IOMUXC_SW_PAD_CTL_PAD_NAND_RE_B_gpio3.IO[15]          30330398, 0x5
#define IOMUXC_SW_PAD_CTL_PAD_NAND_RE_B_sim_m.HADDR[11]          30330398, 0x7
#define IOMUXC_SW_MUX_CTL_PAD_NAND_READY_B_rawnand.READY_B          30330134, 0x0
#define IOMUXC_SW_MUX_CTL_PAD_NAND_READY_B_gpio3.IO[16]          30330134, 0x5
#define IOMUXC_SW_MUX_CTL_PAD_NAND_READY_B_sim_m.HADDR[12]          30330134, 0x7
#define IOMUXC_SW_PAD_CTL_PAD_NAND_READY_B_rawnand.READY_B          3033039c, 0x0
#define IOMUXC_SW_PAD_CTL_PAD_NAND_READY_B_gpio3.IO[16]          3033039c, 0x5
#define IOMUXC_SW_PAD_CTL_PAD_NAND_READY_B_sim_m.HADDR[12]          3033039c, 0x7
#define IOMUXC_SW_MUX_CTL_PAD_NAND_WE_B_rawnand.WE_B          30330138, 0x0
#define IOMUXC_SW_MUX_CTL_PAD_NAND_WE_B_gpio3.IO[17]          30330138, 0x5
#define IOMUXC_SW_MUX_CTL_PAD_NAND_WE_B_sim_m.HADDR[13]          30330138, 0x7
#define IOMUXC_SW_PAD_CTL_PAD_NAND_WE_B_rawnand.WE_B          303303a0, 0x0
#define IOMUXC_SW_PAD_CTL_PAD_NAND_WE_B_gpio3.IO[17]          303303a0, 0x5
#define IOMUXC_SW_PAD_CTL_PAD_NAND_WE_B_sim_m.HADDR[13]          303303a0, 0x7
#define IOMUXC_SW_MUX_CTL_PAD_NAND_WP_B_rawnand.WP_B          3033013c, 0x0
#define IOMUXC_SW_MUX_CTL_PAD_NAND_WP_B_gpio3.IO[18]          3033013c, 0x5
#define IOMUXC_SW_MUX_CTL_PAD_NAND_WP_B_sim_m.HADDR[14]          3033013c, 0x7
#define IOMUXC_SW_PAD_CTL_PAD_NAND_WP_B_rawnand.WP_B          303303a4, 0x0
#define IOMUXC_SW_PAD_CTL_PAD_NAND_WP_B_gpio3.IO[18]          303303a4, 0x5
#define IOMUXC_SW_PAD_CTL_PAD_NAND_WP_B_sim_m.HADDR[14]          303303a4, 0x7
#define IOMUXC_SW_MUX_CTL_PAD_SAI5_RXFS_sai5.RX_SYNC          30330140, 0x0
#define IOMUXC_SW_MUX_CTL_PAD_SAI5_RXFS_sai1.TX_DATA[0]          30330140, 0x1
#define IOMUXC_SW_MUX_CTL_PAD_SAI5_RXFS_gpio3.IO[19]          30330140, 0x5
#define IOMUXC_SW_PAD_CTL_PAD_SAI5_RXFS_sai5.RX_SYNC          303303a8, 0x0
#define IOMUXC_SW_PAD_CTL_PAD_SAI5_RXFS_sai1.TX_DATA[0]          303303a8, 0x1
#define IOMUXC_SW_PAD_CTL_PAD_SAI5_RXFS_gpio3.IO[19]          303303a8, 0x5
#define IOMUXC_SW_MUX_CTL_PAD_SAI5_RXC_sai5.RX_BCLK          30330144, 0x0
#define IOMUXC_SW_MUX_CTL_PAD_SAI5_RXC_sai1.TX_DATA[1]          30330144, 0x1
#define IOMUXC_SW_MUX_CTL_PAD_SAI5_RXC_gpio3.IO[20]          30330144, 0x5
#define IOMUXC_SW_PAD_CTL_PAD_SAI5_RXC_sai5.RX_BCLK          303303ac, 0x0
#define IOMUXC_SW_PAD_CTL_PAD_SAI5_RXC_sai1.TX_DATA[1]          303303ac, 0x1
#define IOMUXC_SW_PAD_CTL_PAD_SAI5_RXC_gpio3.IO[20]          303303ac, 0x5
#define IOMUXC_SW_MUX_CTL_PAD_SAI5_RXD0_sai5.RX_DATA[0]          30330148, 0x0
#define IOMUXC_SW_MUX_CTL_PAD_SAI5_RXD0_sai1.TX_DATA[2]          30330148, 0x1
#define IOMUXC_SW_MUX_CTL_PAD_SAI5_RXD0_gpio3.IO[21]          30330148, 0x5
#define IOMUXC_SW_PAD_CTL_PAD_SAI5_RXD0_sai5.RX_DATA[0]          303303b0, 0x0
#define IOMUXC_SW_PAD_CTL_PAD_SAI5_RXD0_sai1.TX_DATA[2]          303303b0, 0x1
#define IOMUXC_SW_PAD_CTL_PAD_SAI5_RXD0_gpio3.IO[21]          303303b0, 0x5
#define IOMUXC_SW_MUX_CTL_PAD_SAI5_RXD1_sai5.RX_DATA[1]          3033014c, 0x0
#define IOMUXC_SW_MUX_CTL_PAD_SAI5_RXD1_sai1.TX_DATA[3]          3033014c, 0x1
#define IOMUXC_SW_MUX_CTL_PAD_SAI5_RXD1_sai1.TX_SYNC          3033014c, 0x2
#define IOMUXC_SW_MUX_CTL_PAD_SAI5_RXD1_sai5.TX_SYNC          3033014c, 0x3
#define IOMUXC_SW_MUX_CTL_PAD_SAI5_RXD1_gpio3.IO[22]          3033014c, 0x5
#define IOMUXC_SW_PAD_CTL_PAD_SAI5_RXD1_sai5.RX_DATA[1]          303303b4, 0x0
#define IOMUXC_SW_PAD_CTL_PAD_SAI5_RXD1_sai1.TX_DATA[3]          303303b4, 0x1
#define IOMUXC_SW_PAD_CTL_PAD_SAI5_RXD1_sai1.TX_SYNC          303303b4, 0x2
#define IOMUXC_SW_PAD_CTL_PAD_SAI5_RXD1_sai5.TX_SYNC          303303b4, 0x3
#define IOMUXC_SW_PAD_CTL_PAD_SAI5_RXD1_gpio3.IO[22]          303303b4, 0x5
#define IOMUXC_SW_MUX_CTL_PAD_SAI5_RXD2_sai5.RX_DATA[2]          30330150, 0x0
#define IOMUXC_SW_MUX_CTL_PAD_SAI5_RXD2_sai1.TX_DATA[4]          30330150, 0x1
#define IOMUXC_SW_MUX_CTL_PAD_SAI5_RXD2_sai1.TX_SYNC          30330150, 0x2
#define IOMUXC_SW_MUX_CTL_PAD_SAI5_RXD2_sai5.TX_BCLK          30330150, 0x3
#define IOMUXC_SW_MUX_CTL_PAD_SAI5_RXD2_gpio3.IO[23]          30330150, 0x5
#define IOMUXC_SW_PAD_CTL_PAD_SAI5_RXD2_sai5.RX_DATA[2]          303303b8, 0x0
#define IOMUXC_SW_PAD_CTL_PAD_SAI5_RXD2_sai1.TX_DATA[4]          303303b8, 0x1
#define IOMUXC_SW_PAD_CTL_PAD_SAI5_RXD2_sai1.TX_SYNC          303303b8, 0x2
#define IOMUXC_SW_PAD_CTL_PAD_SAI5_RXD2_sai5.TX_BCLK          303303b8, 0x3
#define IOMUXC_SW_PAD_CTL_PAD_SAI5_RXD2_gpio3.IO[23]          303303b8, 0x5
#define IOMUXC_SW_MUX_CTL_PAD_SAI5_RXD3_sai5.RX_DATA[3]          30330154, 0x0
#define IOMUXC_SW_MUX_CTL_PAD_SAI5_RXD3_sai1.TX_DATA[5]          30330154, 0x1
#define IOMUXC_SW_MUX_CTL_PAD_SAI5_RXD3_sai1.TX_SYNC          30330154, 0x2
#define IOMUXC_SW_MUX_CTL_PAD_SAI5_RXD3_sai5.TX_DATA[0]          30330154, 0x3
#define IOMUXC_SW_MUX_CTL_PAD_SAI5_RXD3_gpio3.IO[24]          30330154, 0x5
#define IOMUXC_SW_PAD_CTL_PAD_SAI5_RXD3_sai5.RX_DATA[3]          303303bc, 0x0
#define IOMUXC_SW_PAD_CTL_PAD_SAI5_RXD3_sai1.TX_DATA[5]          303303bc, 0x1
#define IOMUXC_SW_PAD_CTL_PAD_SAI5_RXD3_sai1.TX_SYNC          303303bc, 0x2
#define IOMUXC_SW_PAD_CTL_PAD_SAI5_RXD3_sai5.TX_DATA[0]          303303bc, 0x3
#define IOMUXC_SW_PAD_CTL_PAD_SAI5_RXD3_gpio3.IO[24]          303303bc, 0x5
#define IOMUXC_SW_MUX_CTL_PAD_SAI5_MCLK_sai5.MCLK          30330158, 0x0
#define IOMUXC_SW_MUX_CTL_PAD_SAI5_MCLK_sai1.TX_BCLK          30330158, 0x1
#define IOMUXC_SW_MUX_CTL_PAD_SAI5_MCLK_sai4.MCLK          30330158, 0x2
#define IOMUXC_SW_MUX_CTL_PAD_SAI5_MCLK_gpio3.IO[25]          30330158, 0x5
#define IOMUXC_SW_MUX_CTL_PAD_SAI5_MCLK_ccmsrcgpcmix.TESTER_ACK          30330158, 0x6
#define IOMUXC_SW_PAD_CTL_PAD_SAI5_MCLK_sai5.MCLK          303303c0, 0x0
#define IOMUXC_SW_PAD_CTL_PAD_SAI5_MCLK_sai1.TX_BCLK          303303c0, 0x1
#define IOMUXC_SW_PAD_CTL_PAD_SAI5_MCLK_sai4.MCLK          303303c0, 0x2
#define IOMUXC_SW_PAD_CTL_PAD_SAI5_MCLK_gpio3.IO[25]          303303c0, 0x5
#define IOMUXC_SW_PAD_CTL_PAD_SAI5_MCLK_ccmsrcgpcmix.TESTER_ACK          303303c0, 0x6
#define IOMUXC_SW_MUX_CTL_PAD_SAI1_RXFS_sai1.RX_SYNC          3033015c, 0x0
#define IOMUXC_SW_MUX_CTL_PAD_SAI1_RXFS_sai5.RX_SYNC          3033015c, 0x1
#define IOMUXC_SW_MUX_CTL_PAD_SAI1_RXFS_coresight.TRACE_CLK          3033015c, 0x4
#define IOMUXC_SW_MUX_CTL_PAD_SAI1_RXFS_gpio4.IO[0]          3033015c, 0x5
#define IOMUXC_SW_MUX_CTL_PAD_SAI1_RXFS_sim_m.HADDR[15]          3033015c, 0x7
#define IOMUXC_SW_PAD_CTL_PAD_SAI1_RXFS_sai1.RX_SYNC          303303c4, 0x0
#define IOMUXC_SW_PAD_CTL_PAD_SAI1_RXFS_sai5.RX_SYNC          303303c4, 0x1
#define IOMUXC_SW_PAD_CTL_PAD_SAI1_RXFS_coresight.TRACE_CLK          303303c4, 0x4
#define IOMUXC_SW_PAD_CTL_PAD_SAI1_RXFS_gpio4.IO[0]          303303c4, 0x5
#define IOMUXC_SW_PAD_CTL_PAD_SAI1_RXFS_sim_m.HADDR[15]          303303c4, 0x7
#define IOMUXC_SW_MUX_CTL_PAD_SAI1_RXC_sai1.RX_BCLK          30330160, 0x0
#define IOMUXC_SW_MUX_CTL_PAD_SAI1_RXC_sai5.RX_BCLK          30330160, 0x1
#define IOMUXC_SW_MUX_CTL_PAD_SAI1_RXC_coresight.TRACE_CTL          30330160, 0x4
#define IOMUXC_SW_MUX_CTL_PAD_SAI1_RXC_gpio4.IO[1]          30330160, 0x5
#define IOMUXC_SW_MUX_CTL_PAD_SAI1_RXC_sim_m.HADDR[16]          30330160, 0x7
#define IOMUXC_SW_PAD_CTL_PAD_SAI1_RXC_sai1.RX_BCLK          303303c8, 0x0
#define IOMUXC_SW_PAD_CTL_PAD_SAI1_RXC_sai5.RX_BCLK          303303c8, 0x1
#define IOMUXC_SW_PAD_CTL_PAD_SAI1_RXC_coresight.TRACE_CTL          303303c8, 0x4
#define IOMUXC_SW_PAD_CTL_PAD_SAI1_RXC_gpio4.IO[1]          303303c8, 0x5
#define IOMUXC_SW_PAD_CTL_PAD_SAI1_RXC_sim_m.HADDR[16]          303303c8, 0x7
#define IOMUXC_SW_MUX_CTL_PAD_SAI1_RXD0_sai1.RX_DATA[0]          30330164, 0x0
#define IOMUXC_SW_MUX_CTL_PAD_SAI1_RXD0_sai5.RX_DATA[0]          30330164, 0x1
#define IOMUXC_SW_MUX_CTL_PAD_SAI1_RXD0_coresight.TRACE[0]          30330164, 0x4
#define IOMUXC_SW_MUX_CTL_PAD_SAI1_RXD0_gpio4.IO[2]          30330164, 0x5
#define IOMUXC_SW_MUX_CTL_PAD_SAI1_RXD0_ccmsrcgpcmix.BOOT_CFG[0]          30330164, 0x6
#define IOMUXC_SW_MUX_CTL_PAD_SAI1_RXD0_sim_m.HADDR[17]          30330164, 0x7
#define IOMUXC_SW_PAD_CTL_PAD_SAI1_RXD0_sai1.RX_DATA[0]          303303cc, 0x0
#define IOMUXC_SW_PAD_CTL_PAD_SAI1_RXD0_sai5.RX_DATA[0]          303303cc, 0x1
#define IOMUXC_SW_PAD_CTL_PAD_SAI1_RXD0_coresight.TRACE[0]          303303cc, 0x4
#define IOMUXC_SW_PAD_CTL_PAD_SAI1_RXD0_gpio4.IO[2]          303303cc, 0x5
#define IOMUXC_SW_PAD_CTL_PAD_SAI1_RXD0_ccmsrcgpcmix.BOOT_CFG[0]          303303cc, 0x6
#define IOMUXC_SW_PAD_CTL_PAD_SAI1_RXD0_sim_m.HADDR[17]          303303cc, 0x7
#define IOMUXC_SW_MUX_CTL_PAD_SAI1_RXD1_sai1.RX_DATA[1]          30330168, 0x0
#define IOMUXC_SW_MUX_CTL_PAD_SAI1_RXD1_sai5.RX_DATA[1]          30330168, 0x1
#define IOMUXC_SW_MUX_CTL_PAD_SAI1_RXD1_coresight.TRACE[1]          30330168, 0x4
#define IOMUXC_SW_MUX_CTL_PAD_SAI1_RXD1_gpio4.IO[3]          30330168, 0x5
#define IOMUXC_SW_MUX_CTL_PAD_SAI1_RXD1_ccmsrcgpcmix.BOOT_CFG[1]          30330168, 0x6
#define IOMUXC_SW_MUX_CTL_PAD_SAI1_RXD1_sim_m.HADDR[18]          30330168, 0x7
#define IOMUXC_SW_PAD_CTL_PAD_SAI1_RXD1_sai1.RX_DATA[1]          303303d0, 0x0
#define IOMUXC_SW_PAD_CTL_PAD_SAI1_RXD1_sai5.RX_DATA[1]          303303d0, 0x1
#define IOMUXC_SW_PAD_CTL_PAD_SAI1_RXD1_coresight.TRACE[1]          303303d0, 0x4
#define IOMUXC_SW_PAD_CTL_PAD_SAI1_RXD1_gpio4.IO[3]          303303d0, 0x5
#define IOMUXC_SW_PAD_CTL_PAD_SAI1_RXD1_ccmsrcgpcmix.BOOT_CFG[1]          303303d0, 0x6
#define IOMUXC_SW_PAD_CTL_PAD_SAI1_RXD1_sim_m.HADDR[18]          303303d0, 0x7
#define IOMUXC_SW_MUX_CTL_PAD_SAI1_RXD2_sai1.RX_DATA[2]          3033016c, 0x0
#define IOMUXC_SW_MUX_CTL_PAD_SAI1_RXD2_sai5.RX_DATA[2]          3033016c, 0x1
#define IOMUXC_SW_MUX_CTL_PAD_SAI1_RXD2_coresight.TRACE[2]          3033016c, 0x4
#define IOMUXC_SW_MUX_CTL_PAD_SAI1_RXD2_gpio4.IO[4]          3033016c, 0x5
#define IOMUXC_SW_MUX_CTL_PAD_SAI1_RXD2_ccmsrcgpcmix.BOOT_CFG[2]          3033016c, 0x6
#define IOMUXC_SW_MUX_CTL_PAD_SAI1_RXD2_sim_m.HADDR[19]          3033016c, 0x7
#define IOMUXC_SW_PAD_CTL_PAD_SAI1_RXD2_sai1.RX_DATA[2]          303303d4, 0x0
#define IOMUXC_SW_PAD_CTL_PAD_SAI1_RXD2_sai5.RX_DATA[2]          303303d4, 0x1
#define IOMUXC_SW_PAD_CTL_PAD_SAI1_RXD2_coresight.TRACE[2]          303303d4, 0x4
#define IOMUXC_SW_PAD_CTL_PAD_SAI1_RXD2_gpio4.IO[4]          303303d4, 0x5
#define IOMUXC_SW_PAD_CTL_PAD_SAI1_RXD2_ccmsrcgpcmix.BOOT_CFG[2]          303303d4, 0x6
#define IOMUXC_SW_PAD_CTL_PAD_SAI1_RXD2_sim_m.HADDR[19]          303303d4, 0x7
#define IOMUXC_SW_MUX_CTL_PAD_SAI1_RXD3_sai1.RX_DATA[3]          30330170, 0x0
#define IOMUXC_SW_MUX_CTL_PAD_SAI1_RXD3_sai5.RX_DATA[3]          30330170, 0x1
#define IOMUXC_SW_MUX_CTL_PAD_SAI1_RXD3_coresight.TRACE[3]          30330170, 0x4
#define IOMUXC_SW_MUX_CTL_PAD_SAI1_RXD3_gpio4.IO[5]          30330170, 0x5
#define IOMUXC_SW_MUX_CTL_PAD_SAI1_RXD3_ccmsrcgpcmix.BOOT_CFG[3]          30330170, 0x6
#define IOMUXC_SW_MUX_CTL_PAD_SAI1_RXD3_sim_m.HADDR[20]          30330170, 0x7
#define IOMUXC_SW_PAD_CTL_PAD_SAI1_RXD3_sai1.RX_DATA[3]          303303d8, 0x0
#define IOMUXC_SW_PAD_CTL_PAD_SAI1_RXD3_sai5.RX_DATA[3]          303303d8, 0x1
#define IOMUXC_SW_PAD_CTL_PAD_SAI1_RXD3_coresight.TRACE[3]          303303d8, 0x4
#define IOMUXC_SW_PAD_CTL_PAD_SAI1_RXD3_gpio4.IO[5]          303303d8, 0x5
#define IOMUXC_SW_PAD_CTL_PAD_SAI1_RXD3_ccmsrcgpcmix.BOOT_CFG[3]          303303d8, 0x6
#define IOMUXC_SW_PAD_CTL_PAD_SAI1_RXD3_sim_m.HADDR[20]          303303d8, 0x7
#define IOMUXC_SW_MUX_CTL_PAD_SAI1_RXD4_sai1.RX_DATA[4]          30330174, 0x0
#define IOMUXC_SW_MUX_CTL_PAD_SAI1_RXD4_sai6.TX_BCLK          30330174, 0x1
#define IOMUXC_SW_MUX_CTL_PAD_SAI1_RXD4_sai6.RX_BCLK          30330174, 0x2
#define IOMUXC_SW_MUX_CTL_PAD_SAI1_RXD4_coresight.TRACE[4]          30330174, 0x4
#define IOMUXC_SW_MUX_CTL_PAD_SAI1_RXD4_gpio4.IO[6]          30330174, 0x5
#define IOMUXC_SW_MUX_CTL_PAD_SAI1_RXD4_ccmsrcgpcmix.BOOT_CFG[4]          30330174, 0x6
#define IOMUXC_SW_MUX_CTL_PAD_SAI1_RXD4_sim_m.HADDR[21]          30330174, 0x7
#define IOMUXC_SW_PAD_CTL_PAD_SAI1_RXD4_sai1.RX_DATA[4]          303303dc, 0x0
#define IOMUXC_SW_PAD_CTL_PAD_SAI1_RXD4_sai6.TX_BCLK          303303dc, 0x1
#define IOMUXC_SW_PAD_CTL_PAD_SAI1_RXD4_sai6.RX_BCLK          303303dc, 0x2
#define IOMUXC_SW_PAD_CTL_PAD_SAI1_RXD4_coresight.TRACE[4]          303303dc, 0x4
#define IOMUXC_SW_PAD_CTL_PAD_SAI1_RXD4_gpio4.IO[6]          303303dc, 0x5
#define IOMUXC_SW_PAD_CTL_PAD_SAI1_RXD4_ccmsrcgpcmix.BOOT_CFG[4]          303303dc, 0x6
#define IOMUXC_SW_PAD_CTL_PAD_SAI1_RXD4_sim_m.HADDR[21]          303303dc, 0x7
#define IOMUXC_SW_MUX_CTL_PAD_SAI1_RXD5_sai1.RX_DATA[5]          30330178, 0x0
#define IOMUXC_SW_MUX_CTL_PAD_SAI1_RXD5_sai6.TX_DATA[0]          30330178, 0x1
#define IOMUXC_SW_MUX_CTL_PAD_SAI1_RXD5_sai6.RX_DATA[0]          30330178, 0x2
#define IOMUXC_SW_MUX_CTL_PAD_SAI1_RXD5_sai1.RX_SYNC          30330178, 0x3
#define IOMUXC_SW_MUX_CTL_PAD_SAI1_RXD5_coresight.TRACE[5]          30330178, 0x4
#define IOMUXC_SW_MUX_CTL_PAD_SAI1_RXD5_gpio4.IO[7]          30330178, 0x5
#define IOMUXC_SW_MUX_CTL_PAD_SAI1_RXD5_ccmsrcgpcmix.BOOT_CFG[5]          30330178, 0x6
#define IOMUXC_SW_MUX_CTL_PAD_SAI1_RXD5_sim_m.HADDR[22]          30330178, 0x7
#define IOMUXC_SW_PAD_CTL_PAD_SAI1_RXD5_sai1.RX_DATA[5]          303303e0, 0x0
#define IOMUXC_SW_PAD_CTL_PAD_SAI1_RXD5_sai6.TX_DATA[0]          303303e0, 0x1
#define IOMUXC_SW_PAD_CTL_PAD_SAI1_RXD5_sai6.RX_DATA[0]          303303e0, 0x2
#define IOMUXC_SW_PAD_CTL_PAD_SAI1_RXD5_sai1.RX_SYNC          303303e0, 0x3
#define IOMUXC_SW_PAD_CTL_PAD_SAI1_RXD5_coresight.TRACE[5]          303303e0, 0x4
#define IOMUXC_SW_PAD_CTL_PAD_SAI1_RXD5_gpio4.IO[7]          303303e0, 0x5
#define IOMUXC_SW_PAD_CTL_PAD_SAI1_RXD5_ccmsrcgpcmix.BOOT_CFG[5]          303303e0, 0x6
#define IOMUXC_SW_PAD_CTL_PAD_SAI1_RXD5_sim_m.HADDR[22]          303303e0, 0x7
#define IOMUXC_SW_MUX_CTL_PAD_SAI1_RXD6_sai1.RX_DATA[6]          3033017c, 0x0
#define IOMUXC_SW_MUX_CTL_PAD_SAI1_RXD6_sai6.TX_SYNC          3033017c, 0x1
#define IOMUXC_SW_MUX_CTL_PAD_SAI1_RXD6_sai6.RX_SYNC          3033017c, 0x2
#define IOMUXC_SW_MUX_CTL_PAD_SAI1_RXD6_coresight.TRACE[6]          3033017c, 0x4
#define IOMUXC_SW_MUX_CTL_PAD_SAI1_RXD6_gpio4.IO[8]          3033017c, 0x5
#define IOMUXC_SW_MUX_CTL_PAD_SAI1_RXD6_ccmsrcgpcmix.BOOT_CFG[6]          3033017c, 0x6
#define IOMUXC_SW_MUX_CTL_PAD_SAI1_RXD6_sim_m.HADDR[23]          3033017c, 0x7
#define IOMUXC_SW_PAD_CTL_PAD_SAI1_RXD6_sai1.RX_DATA[6]          303303e4, 0x0
#define IOMUXC_SW_PAD_CTL_PAD_SAI1_RXD6_sai6.TX_SYNC          303303e4, 0x1
#define IOMUXC_SW_PAD_CTL_PAD_SAI1_RXD6_sai6.RX_SYNC          303303e4, 0x2
#define IOMUXC_SW_PAD_CTL_PAD_SAI1_RXD6_coresight.TRACE[6]          303303e4, 0x4
#define IOMUXC_SW_PAD_CTL_PAD_SAI1_RXD6_gpio4.IO[8]          303303e4, 0x5
#define IOMUXC_SW_PAD_CTL_PAD_SAI1_RXD6_ccmsrcgpcmix.BOOT_CFG[6]          303303e4, 0x6
#define IOMUXC_SW_PAD_CTL_PAD_SAI1_RXD6_sim_m.HADDR[23]          303303e4, 0x7
#define IOMUXC_SW_MUX_CTL_PAD_SAI1_RXD7_sai1.RX_DATA[7]          30330180, 0x0
#define IOMUXC_SW_MUX_CTL_PAD_SAI1_RXD7_sai6.MCLK          30330180, 0x1
#define IOMUXC_SW_MUX_CTL_PAD_SAI1_RXD7_sai1.TX_SYNC          30330180, 0x2
#define IOMUXC_SW_MUX_CTL_PAD_SAI1_RXD7_sai1.TX_DATA[4]          30330180, 0x3
#define IOMUXC_SW_MUX_CTL_PAD_SAI1_RXD7_coresight.TRACE[7]          30330180, 0x4
#define IOMUXC_SW_MUX_CTL_PAD_SAI1_RXD7_gpio4.IO[9]          30330180, 0x5
#define IOMUXC_SW_MUX_CTL_PAD_SAI1_RXD7_ccmsrcgpcmix.BOOT_CFG[7]          30330180, 0x6
#define IOMUXC_SW_MUX_CTL_PAD_SAI1_RXD7_sim_m.HADDR[24]          30330180, 0x7
#define IOMUXC_SW_PAD_CTL_PAD_SAI1_RXD7_sai1.RX_DATA[7]          303303e8, 0x0
#define IOMUXC_SW_PAD_CTL_PAD_SAI1_RXD7_sai6.MCLK          303303e8, 0x1
#define IOMUXC_SW_PAD_CTL_PAD_SAI1_RXD7_sai1.TX_SYNC          303303e8, 0x2
#define IOMUXC_SW_PAD_CTL_PAD_SAI1_RXD7_sai1.TX_DATA[4]          303303e8, 0x3
#define IOMUXC_SW_PAD_CTL_PAD_SAI1_RXD7_coresight.TRACE[7]          303303e8, 0x4
#define IOMUXC_SW_PAD_CTL_PAD_SAI1_RXD7_gpio4.IO[9]          303303e8, 0x5
#define IOMUXC_SW_PAD_CTL_PAD_SAI1_RXD7_ccmsrcgpcmix.BOOT_CFG[7]          303303e8, 0x6
#define IOMUXC_SW_PAD_CTL_PAD_SAI1_RXD7_sim_m.HADDR[24]          303303e8, 0x7
#define IOMUXC_SW_MUX_CTL_PAD_SAI1_TXFS_sai1.TX_SYNC          30330184, 0x0
#define IOMUXC_SW_MUX_CTL_PAD_SAI1_TXFS_sai5.TX_SYNC          30330184, 0x1
#define IOMUXC_SW_MUX_CTL_PAD_SAI1_TXFS_coresight.EVENTO          30330184, 0x4
#define IOMUXC_SW_MUX_CTL_PAD_SAI1_TXFS_gpio4.IO[10]          30330184, 0x5
#define IOMUXC_SW_MUX_CTL_PAD_SAI1_TXFS_sim_m.HADDR[25]          30330184, 0x7
#define IOMUXC_SW_PAD_CTL_PAD_SAI1_TXFS_sai1.TX_SYNC          303303ec, 0x0
#define IOMUXC_SW_PAD_CTL_PAD_SAI1_TXFS_sai5.TX_SYNC          303303ec, 0x1
#define IOMUXC_SW_PAD_CTL_PAD_SAI1_TXFS_coresight.EVENTO          303303ec, 0x4
#define IOMUXC_SW_PAD_CTL_PAD_SAI1_TXFS_gpio4.IO[10]          303303ec, 0x5
#define IOMUXC_SW_PAD_CTL_PAD_SAI1_TXFS_sim_m.HADDR[25]          303303ec, 0x7
#define IOMUXC_SW_MUX_CTL_PAD_SAI1_TXC_sai1.TX_BCLK          30330188, 0x0
#define IOMUXC_SW_MUX_CTL_PAD_SAI1_TXC_sai5.TX_BCLK          30330188, 0x1
#define IOMUXC_SW_MUX_CTL_PAD_SAI1_TXC_coresight.EVENTI          30330188, 0x4
#define IOMUXC_SW_MUX_CTL_PAD_SAI1_TXC_gpio4.IO[11]          30330188, 0x5
#define IOMUXC_SW_MUX_CTL_PAD_SAI1_TXC_sim_m.HADDR[26]          30330188, 0x7
#define IOMUXC_SW_PAD_CTL_PAD_SAI1_TXC_sai1.TX_BCLK          303303f0, 0x0
#define IOMUXC_SW_PAD_CTL_PAD_SAI1_TXC_sai5.TX_BCLK          303303f0, 0x1
#define IOMUXC_SW_PAD_CTL_PAD_SAI1_TXC_coresight.EVENTI          303303f0, 0x4
#define IOMUXC_SW_PAD_CTL_PAD_SAI1_TXC_gpio4.IO[11]          303303f0, 0x5
#define IOMUXC_SW_PAD_CTL_PAD_SAI1_TXC_sim_m.HADDR[26]          303303f0, 0x7
#define IOMUXC_SW_MUX_CTL_PAD_SAI1_TXD0_sai1.TX_DATA[0]          3033018c, 0x0
#define IOMUXC_SW_MUX_CTL_PAD_SAI1_TXD0_sai5.TX_DATA[0]          3033018c, 0x1
#define IOMUXC_SW_MUX_CTL_PAD_SAI1_TXD0_coresight.TRACE[8]          3033018c, 0x4
#define IOMUXC_SW_MUX_CTL_PAD_SAI1_TXD0_gpio4.IO[12]          3033018c, 0x5
#define IOMUXC_SW_MUX_CTL_PAD_SAI1_TXD0_ccmsrcgpcmix.BOOT_CFG[8]          3033018c, 0x6
#define IOMUXC_SW_MUX_CTL_PAD_SAI1_TXD0_sim_m.HADDR[27]          3033018c, 0x7
#define IOMUXC_SW_PAD_CTL_PAD_SAI1_TXD0_sai1.TX_DATA[0]          303303f4, 0x0
#define IOMUXC_SW_PAD_CTL_PAD_SAI1_TXD0_sai5.TX_DATA[0]          303303f4, 0x1
#define IOMUXC_SW_PAD_CTL_PAD_SAI1_TXD0_coresight.TRACE[8]          303303f4, 0x4
#define IOMUXC_SW_PAD_CTL_PAD_SAI1_TXD0_gpio4.IO[12]          303303f4, 0x5
#define IOMUXC_SW_PAD_CTL_PAD_SAI1_TXD0_ccmsrcgpcmix.BOOT_CFG[8]          303303f4, 0x6
#define IOMUXC_SW_PAD_CTL_PAD_SAI1_TXD0_sim_m.HADDR[27]          303303f4, 0x7
#define IOMUXC_SW_MUX_CTL_PAD_SAI1_TXD1_sai1.TX_DATA[1]          30330190, 0x0
#define IOMUXC_SW_MUX_CTL_PAD_SAI1_TXD1_sai5.TX_DATA[1]          30330190, 0x1
#define IOMUXC_SW_MUX_CTL_PAD_SAI1_TXD1_coresight.TRACE[9]          30330190, 0x4
#define IOMUXC_SW_MUX_CTL_PAD_SAI1_TXD1_gpio4.IO[13]          30330190, 0x5
#define IOMUXC_SW_MUX_CTL_PAD_SAI1_TXD1_ccmsrcgpcmix.BOOT_CFG[9]          30330190, 0x6
#define IOMUXC_SW_MUX_CTL_PAD_SAI1_TXD1_sim_m.HADDR[28]          30330190, 0x7
#define IOMUXC_SW_PAD_CTL_PAD_SAI1_TXD1_sai1.TX_DATA[1]          303303f8, 0x0
#define IOMUXC_SW_PAD_CTL_PAD_SAI1_TXD1_sai5.TX_DATA[1]          303303f8, 0x1
#define IOMUXC_SW_PAD_CTL_PAD_SAI1_TXD1_coresight.TRACE[9]          303303f8, 0x4
#define IOMUXC_SW_PAD_CTL_PAD_SAI1_TXD1_gpio4.IO[13]          303303f8, 0x5
#define IOMUXC_SW_PAD_CTL_PAD_SAI1_TXD1_ccmsrcgpcmix.BOOT_CFG[9]          303303f8, 0x6
#define IOMUXC_SW_PAD_CTL_PAD_SAI1_TXD1_sim_m.HADDR[28]          303303f8, 0x7
#define IOMUXC_SW_MUX_CTL_PAD_SAI1_TXD2_sai1.TX_DATA[2]          30330194, 0x0
#define IOMUXC_SW_MUX_CTL_PAD_SAI1_TXD2_sai5.TX_DATA[2]          30330194, 0x1
#define IOMUXC_SW_MUX_CTL_PAD_SAI1_TXD2_coresight.TRACE[10]          30330194, 0x4
#define IOMUXC_SW_MUX_CTL_PAD_SAI1_TXD2_gpio4.IO[14]          30330194, 0x5
#define IOMUXC_SW_MUX_CTL_PAD_SAI1_TXD2_ccmsrcgpcmix.BOOT_CFG[10]          30330194, 0x6
#define IOMUXC_SW_MUX_CTL_PAD_SAI1_TXD2_sim_m.HADDR[29]          30330194, 0x7
#define IOMUXC_SW_PAD_CTL_PAD_SAI1_TXD2_sai1.TX_DATA[2]          303303fc, 0x0
#define IOMUXC_SW_PAD_CTL_PAD_SAI1_TXD2_sai5.TX_DATA[2]          303303fc, 0x1
#define IOMUXC_SW_PAD_CTL_PAD_SAI1_TXD2_coresight.TRACE[10]          303303fc, 0x4
#define IOMUXC_SW_PAD_CTL_PAD_SAI1_TXD2_gpio4.IO[14]          303303fc, 0x5
#define IOMUXC_SW_PAD_CTL_PAD_SAI1_TXD2_ccmsrcgpcmix.BOOT_CFG[10]          303303fc, 0x6
#define IOMUXC_SW_PAD_CTL_PAD_SAI1_TXD2_sim_m.HADDR[29]          303303fc, 0x7
#define IOMUXC_SW_MUX_CTL_PAD_SAI1_TXD3_sai1.TX_DATA[3]          30330198, 0x0
#define IOMUXC_SW_MUX_CTL_PAD_SAI1_TXD3_sai5.TX_DATA[3]          30330198, 0x1
#define IOMUXC_SW_MUX_CTL_PAD_SAI1_TXD3_coresight.TRACE[11]          30330198, 0x4
#define IOMUXC_SW_MUX_CTL_PAD_SAI1_TXD3_gpio4.IO[15]          30330198, 0x5
#define IOMUXC_SW_MUX_CTL_PAD_SAI1_TXD3_ccmsrcgpcmix.BOOT_CFG[11]          30330198, 0x6
#define IOMUXC_SW_MUX_CTL_PAD_SAI1_TXD3_sim_m.HADDR[30]          30330198, 0x7
#define IOMUXC_SW_PAD_CTL_PAD_SAI1_TXD3_sai1.TX_DATA[3]          30330400, 0x0
#define IOMUXC_SW_PAD_CTL_PAD_SAI1_TXD3_sai5.TX_DATA[3]          30330400, 0x1
#define IOMUXC_SW_PAD_CTL_PAD_SAI1_TXD3_coresight.TRACE[11]          30330400, 0x4
#define IOMUXC_SW_PAD_CTL_PAD_SAI1_TXD3_gpio4.IO[15]          30330400, 0x5
#define IOMUXC_SW_PAD_CTL_PAD_SAI1_TXD3_ccmsrcgpcmix.BOOT_CFG[11]          30330400, 0x6
#define IOMUXC_SW_PAD_CTL_PAD_SAI1_TXD3_sim_m.HADDR[30]          30330400, 0x7
#define IOMUXC_SW_MUX_CTL_PAD_SAI1_TXD4_sai1.TX_DATA[4]          3033019c, 0x0
#define IOMUXC_SW_MUX_CTL_PAD_SAI1_TXD4_sai6.RX_BCLK          3033019c, 0x1
#define IOMUXC_SW_MUX_CTL_PAD_SAI1_TXD4_sai6.TX_BCLK          3033019c, 0x2
#define IOMUXC_SW_MUX_CTL_PAD_SAI1_TXD4_coresight.TRACE[12]          3033019c, 0x4
#define IOMUXC_SW_MUX_CTL_PAD_SAI1_TXD4_gpio4.IO[16]          3033019c, 0x5
#define IOMUXC_SW_MUX_CTL_PAD_SAI1_TXD4_ccmsrcgpcmix.BOOT_CFG[12]          3033019c, 0x6
#define IOMUXC_SW_MUX_CTL_PAD_SAI1_TXD4_sim_m.HADDR[31]          3033019c, 0x7
#define IOMUXC_SW_PAD_CTL_PAD_SAI1_TXD4_sai1.TX_DATA[4]          30330404, 0x0
#define IOMUXC_SW_PAD_CTL_PAD_SAI1_TXD4_sai6.RX_BCLK          30330404, 0x1
#define IOMUXC_SW_PAD_CTL_PAD_SAI1_TXD4_sai6.TX_BCLK          30330404, 0x2
#define IOMUXC_SW_PAD_CTL_PAD_SAI1_TXD4_coresight.TRACE[12]          30330404, 0x4
#define IOMUXC_SW_PAD_CTL_PAD_SAI1_TXD4_gpio4.IO[16]          30330404, 0x5
#define IOMUXC_SW_PAD_CTL_PAD_SAI1_TXD4_ccmsrcgpcmix.BOOT_CFG[12]          30330404, 0x6
#define IOMUXC_SW_PAD_CTL_PAD_SAI1_TXD4_sim_m.HADDR[31]          30330404, 0x7
#define IOMUXC_SW_MUX_CTL_PAD_SAI1_TXD5_sai1.TX_DATA[5]          303301a0, 0x0
#define IOMUXC_SW_MUX_CTL_PAD_SAI1_TXD5_sai6.RX_DATA[0]          303301a0, 0x1
#define IOMUXC_SW_MUX_CTL_PAD_SAI1_TXD5_sai6.TX_DATA[0]          303301a0, 0x2
#define IOMUXC_SW_MUX_CTL_PAD_SAI1_TXD5_coresight.TRACE[13]          303301a0, 0x4
#define IOMUXC_SW_MUX_CTL_PAD_SAI1_TXD5_gpio4.IO[17]          303301a0, 0x5
#define IOMUXC_SW_MUX_CTL_PAD_SAI1_TXD5_ccmsrcgpcmix.BOOT_CFG[13]          303301a0, 0x6
#define IOMUXC_SW_MUX_CTL_PAD_SAI1_TXD5_sim_m.HBURST[0]          303301a0, 0x7
#define IOMUXC_SW_PAD_CTL_PAD_SAI1_TXD5_sai1.TX_DATA[5]          30330408, 0x0
#define IOMUXC_SW_PAD_CTL_PAD_SAI1_TXD5_sai6.RX_DATA[0]          30330408, 0x1
#define IOMUXC_SW_PAD_CTL_PAD_SAI1_TXD5_sai6.TX_DATA[0]          30330408, 0x2
#define IOMUXC_SW_PAD_CTL_PAD_SAI1_TXD5_coresight.TRACE[13]          30330408, 0x4
#define IOMUXC_SW_PAD_CTL_PAD_SAI1_TXD5_gpio4.IO[17]          30330408, 0x5
#define IOMUXC_SW_PAD_CTL_PAD_SAI1_TXD5_ccmsrcgpcmix.BOOT_CFG[13]          30330408, 0x6
#define IOMUXC_SW_PAD_CTL_PAD_SAI1_TXD5_sim_m.HBURST[0]          30330408, 0x7
#define IOMUXC_SW_MUX_CTL_PAD_SAI1_TXD6_sai1.TX_DATA[6]          303301a4, 0x0
#define IOMUXC_SW_MUX_CTL_PAD_SAI1_TXD6_sai6.RX_SYNC          303301a4, 0x1
#define IOMUXC_SW_MUX_CTL_PAD_SAI1_TXD6_sai6.TX_SYNC          303301a4, 0x2
#define IOMUXC_SW_MUX_CTL_PAD_SAI1_TXD6_coresight.TRACE[14]          303301a4, 0x4
#define IOMUXC_SW_MUX_CTL_PAD_SAI1_TXD6_gpio4.IO[18]          303301a4, 0x5
#define IOMUXC_SW_MUX_CTL_PAD_SAI1_TXD6_ccmsrcgpcmix.BOOT_CFG[14]          303301a4, 0x6
#define IOMUXC_SW_MUX_CTL_PAD_SAI1_TXD6_sim_m.HBURST[1]          303301a4, 0x7
#define IOMUXC_SW_PAD_CTL_PAD_SAI1_TXD6_sai1.TX_DATA[6]          3033040c, 0x0
#define IOMUXC_SW_PAD_CTL_PAD_SAI1_TXD6_sai6.RX_SYNC          3033040c, 0x1
#define IOMUXC_SW_PAD_CTL_PAD_SAI1_TXD6_sai6.TX_SYNC          3033040c, 0x2
#define IOMUXC_SW_PAD_CTL_PAD_SAI1_TXD6_coresight.TRACE[14]          3033040c, 0x4
#define IOMUXC_SW_PAD_CTL_PAD_SAI1_TXD6_gpio4.IO[18]          3033040c, 0x5
#define IOMUXC_SW_PAD_CTL_PAD_SAI1_TXD6_ccmsrcgpcmix.BOOT_CFG[14]          3033040c, 0x6
#define IOMUXC_SW_PAD_CTL_PAD_SAI1_TXD6_sim_m.HBURST[1]          3033040c, 0x7
#define IOMUXC_SW_MUX_CTL_PAD_SAI1_TXD7_sai1.TX_DATA[7]          303301a8, 0x0
#define IOMUXC_SW_MUX_CTL_PAD_SAI1_TXD7_sai6.MCLK          303301a8, 0x1
#define IOMUXC_SW_MUX_CTL_PAD_SAI1_TXD7_coresight.TRACE[15]          303301a8, 0x4
#define IOMUXC_SW_MUX_CTL_PAD_SAI1_TXD7_gpio4.IO[19]          303301a8, 0x5
#define IOMUXC_SW_MUX_CTL_PAD_SAI1_TXD7_ccmsrcgpcmix.BOOT_CFG[15]          303301a8, 0x6
#define IOMUXC_SW_MUX_CTL_PAD_SAI1_TXD7_sim_m.HBURST[2]          303301a8, 0x7
#define IOMUXC_SW_PAD_CTL_PAD_SAI1_TXD7_sai1.TX_DATA[7]          30330410, 0x0
#define IOMUXC_SW_PAD_CTL_PAD_SAI1_TXD7_sai6.MCLK          30330410, 0x1
#define IOMUXC_SW_PAD_CTL_PAD_SAI1_TXD7_coresight.TRACE[15]          30330410, 0x4
#define IOMUXC_SW_PAD_CTL_PAD_SAI1_TXD7_gpio4.IO[19]          30330410, 0x5
#define IOMUXC_SW_PAD_CTL_PAD_SAI1_TXD7_ccmsrcgpcmix.BOOT_CFG[15]          30330410, 0x6
#define IOMUXC_SW_PAD_CTL_PAD_SAI1_TXD7_sim_m.HBURST[2]          30330410, 0x7
#define IOMUXC_SW_MUX_CTL_PAD_SAI1_MCLK_sai1.MCLK          303301ac, 0x0
#define IOMUXC_SW_MUX_CTL_PAD_SAI1_MCLK_sai5.MCLK          303301ac, 0x1
#define IOMUXC_SW_MUX_CTL_PAD_SAI1_MCLK_sai1.TX_BCLK          303301ac, 0x2
#define IOMUXC_SW_MUX_CTL_PAD_SAI1_MCLK_gpio4.IO[20]          303301ac, 0x5
#define IOMUXC_SW_MUX_CTL_PAD_SAI1_MCLK_sim_m.HRESP          303301ac, 0x7
#define IOMUXC_SW_PAD_CTL_PAD_SAI1_MCLK_sai1.MCLK          30330414, 0x0
#define IOMUXC_SW_PAD_CTL_PAD_SAI1_MCLK_sai5.MCLK          30330414, 0x1
#define IOMUXC_SW_PAD_CTL_PAD_SAI1_MCLK_sai1.TX_BCLK          30330414, 0x2
#define IOMUXC_SW_PAD_CTL_PAD_SAI1_MCLK_gpio4.IO[20]          30330414, 0x5
#define IOMUXC_SW_PAD_CTL_PAD_SAI1_MCLK_sim_m.HRESP          30330414, 0x7
#define IOMUXC_SW_MUX_CTL_PAD_SAI2_RXFS_sai2.RX_SYNC          303301b0, 0x0
#define IOMUXC_SW_MUX_CTL_PAD_SAI2_RXFS_sai5.TX_SYNC          303301b0, 0x1
#define IOMUXC_SW_MUX_CTL_PAD_SAI2_RXFS_gpio4.IO[21]          303301b0, 0x5
#define IOMUXC_SW_MUX_CTL_PAD_SAI2_RXFS_sim_m.HSIZE[0]          303301b0, 0x7
#define IOMUXC_SW_PAD_CTL_PAD_SAI2_RXFS_sai2.RX_SYNC          30330418, 0x0
#define IOMUXC_SW_PAD_CTL_PAD_SAI2_RXFS_sai5.TX_SYNC          30330418, 0x1
#define IOMUXC_SW_PAD_CTL_PAD_SAI2_RXFS_gpio4.IO[21]          30330418, 0x5
#define IOMUXC_SW_PAD_CTL_PAD_SAI2_RXFS_sim_m.HSIZE[0]          30330418, 0x7
#define IOMUXC_SW_MUX_CTL_PAD_SAI2_RXC_sai2.RX_BCLK          303301b4, 0x0
#define IOMUXC_SW_MUX_CTL_PAD_SAI2_RXC_sai5.TX_BCLK          303301b4, 0x1
#define IOMUXC_SW_MUX_CTL_PAD_SAI2_RXC_gpio4.IO[22]          303301b4, 0x5
#define IOMUXC_SW_MUX_CTL_PAD_SAI2_RXC_sim_m.HSIZE[1]          303301b4, 0x7
#define IOMUXC_SW_PAD_CTL_PAD_SAI2_RXC_sai2.RX_BCLK          3033041c, 0x0
#define IOMUXC_SW_PAD_CTL_PAD_SAI2_RXC_sai5.TX_BCLK          3033041c, 0x1
#define IOMUXC_SW_PAD_CTL_PAD_SAI2_RXC_gpio4.IO[22]          3033041c, 0x5
#define IOMUXC_SW_PAD_CTL_PAD_SAI2_RXC_sim_m.HSIZE[1]          3033041c, 0x7
#define IOMUXC_SW_MUX_CTL_PAD_SAI2_RXD0_sai2.RX_DATA[0]          303301b8, 0x0
#define IOMUXC_SW_MUX_CTL_PAD_SAI2_RXD0_sai5.TX_DATA[0]          303301b8, 0x1
#define IOMUXC_SW_MUX_CTL_PAD_SAI2_RXD0_gpio4.IO[23]          303301b8, 0x5
#define IOMUXC_SW_MUX_CTL_PAD_SAI2_RXD0_sim_m.HSIZE[2]          303301b8, 0x7
#define IOMUXC_SW_PAD_CTL_PAD_SAI2_RXD0_sai2.RX_DATA[0]          30330420, 0x0
#define IOMUXC_SW_PAD_CTL_PAD_SAI2_RXD0_sai5.TX_DATA[0]          30330420, 0x1
#define IOMUXC_SW_PAD_CTL_PAD_SAI2_RXD0_gpio4.IO[23]          30330420, 0x5
#define IOMUXC_SW_PAD_CTL_PAD_SAI2_RXD0_sim_m.HSIZE[2]          30330420, 0x7
#define IOMUXC_SW_MUX_CTL_PAD_SAI2_TXFS_sai2.TX_SYNC          303301bc, 0x0
#define IOMUXC_SW_MUX_CTL_PAD_SAI2_TXFS_sai5.TX_DATA[1]          303301bc, 0x1
#define IOMUXC_SW_MUX_CTL_PAD_SAI2_TXFS_gpio4.IO[24]          303301bc, 0x5
#define IOMUXC_SW_MUX_CTL_PAD_SAI2_TXFS_sim_m.HWRITE          303301bc, 0x7
#define IOMUXC_SW_PAD_CTL_PAD_SAI2_TXFS_sai2.TX_SYNC          30330424, 0x0
#define IOMUXC_SW_PAD_CTL_PAD_SAI2_TXFS_sai5.TX_DATA[1]          30330424, 0x1
#define IOMUXC_SW_PAD_CTL_PAD_SAI2_TXFS_gpio4.IO[24]          30330424, 0x5
#define IOMUXC_SW_PAD_CTL_PAD_SAI2_TXFS_sim_m.HWRITE          30330424, 0x7
#define IOMUXC_SW_MUX_CTL_PAD_SAI2_TXC_sai2.TX_BCLK          303301c0, 0x0
#define IOMUXC_SW_MUX_CTL_PAD_SAI2_TXC_sai5.TX_DATA[2]          303301c0, 0x1
#define IOMUXC_SW_MUX_CTL_PAD_SAI2_TXC_gpio4.IO[25]          303301c0, 0x5
#define IOMUXC_SW_MUX_CTL_PAD_SAI2_TXC_sim_m.HREADYOUT          303301c0, 0x7
#define IOMUXC_SW_PAD_CTL_PAD_SAI2_TXC_sai2.TX_BCLK          30330428, 0x0
#define IOMUXC_SW_PAD_CTL_PAD_SAI2_TXC_sai5.TX_DATA[2]          30330428, 0x1
#define IOMUXC_SW_PAD_CTL_PAD_SAI2_TXC_gpio4.IO[25]          30330428, 0x5
#define IOMUXC_SW_PAD_CTL_PAD_SAI2_TXC_sim_m.HREADYOUT          30330428, 0x7
#define IOMUXC_SW_MUX_CTL_PAD_SAI2_TXD0_sai2.TX_DATA[0]          303301c4, 0x0
#define IOMUXC_SW_MUX_CTL_PAD_SAI2_TXD0_sai5.TX_DATA[3]          303301c4, 0x1
#define IOMUXC_SW_MUX_CTL_PAD_SAI2_TXD0_gpio4.IO[26]          303301c4, 0x5
#define IOMUXC_SW_MUX_CTL_PAD_SAI2_TXD0_tpsmp.CLK          303301c4, 0x7
#define IOMUXC_SW_PAD_CTL_PAD_SAI2_TXD0_sai2.TX_DATA[0]          3033042c, 0x0
#define IOMUXC_SW_PAD_CTL_PAD_SAI2_TXD0_sai5.TX_DATA[3]          3033042c, 0x1
#define IOMUXC_SW_PAD_CTL_PAD_SAI2_TXD0_gpio4.IO[26]          3033042c, 0x5
#define IOMUXC_SW_PAD_CTL_PAD_SAI2_TXD0_tpsmp.CLK          3033042c, 0x7
#define IOMUXC_SW_MUX_CTL_PAD_SAI2_MCLK_sai2.MCLK          303301c8, 0x0
#define IOMUXC_SW_MUX_CTL_PAD_SAI2_MCLK_sai5.MCLK          303301c8, 0x1
#define IOMUXC_SW_MUX_CTL_PAD_SAI2_MCLK_gpio4.IO[27]          303301c8, 0x5
#define IOMUXC_SW_MUX_CTL_PAD_SAI2_MCLK_tpsmp.HDATA_DIR          303301c8, 0x7
#define IOMUXC_SW_PAD_CTL_PAD_SAI2_MCLK_sai2.MCLK          30330430, 0x0
#define IOMUXC_SW_PAD_CTL_PAD_SAI2_MCLK_sai5.MCLK          30330430, 0x1
#define IOMUXC_SW_PAD_CTL_PAD_SAI2_MCLK_gpio4.IO[27]          30330430, 0x5
#define IOMUXC_SW_PAD_CTL_PAD_SAI2_MCLK_tpsmp.HDATA_DIR          30330430, 0x7
#define IOMUXC_SW_MUX_CTL_PAD_SAI3_RXFS_sai3.RX_SYNC          303301cc, 0x0
#define IOMUXC_SW_MUX_CTL_PAD_SAI3_RXFS_gpt1.CAPTURE1          303301cc, 0x1
#define IOMUXC_SW_MUX_CTL_PAD_SAI3_RXFS_sai5.RX_SYNC          303301cc, 0x2
#define IOMUXC_SW_MUX_CTL_PAD_SAI3_RXFS_gpio4.IO[28]          303301cc, 0x5
#define IOMUXC_SW_MUX_CTL_PAD_SAI3_RXFS_tpsmp.HTRANS[0]          303301cc, 0x7
#define IOMUXC_SW_PAD_CTL_PAD_SAI3_RXFS_sai3.RX_SYNC          30330434, 0x0
#define IOMUXC_SW_PAD_CTL_PAD_SAI3_RXFS_gpt1.CAPTURE1          30330434, 0x1
#define IOMUXC_SW_PAD_CTL_PAD_SAI3_RXFS_sai5.RX_SYNC          30330434, 0x2
#define IOMUXC_SW_PAD_CTL_PAD_SAI3_RXFS_gpio4.IO[28]          30330434, 0x5
#define IOMUXC_SW_PAD_CTL_PAD_SAI3_RXFS_tpsmp.HTRANS[0]          30330434, 0x7
#define IOMUXC_SW_MUX_CTL_PAD_SAI3_RXC_sai3.RX_BCLK          303301d0, 0x0
#define IOMUXC_SW_MUX_CTL_PAD_SAI3_RXC_gpt1.CAPTURE2          303301d0, 0x1
#define IOMUXC_SW_MUX_CTL_PAD_SAI3_RXC_sai5.RX_BCLK          303301d0, 0x2
#define IOMUXC_SW_MUX_CTL_PAD_SAI3_RXC_gpio4.IO[29]          303301d0, 0x5
#define IOMUXC_SW_MUX_CTL_PAD_SAI3_RXC_tpsmp.HTRANS[1]          303301d0, 0x7
#define IOMUXC_SW_PAD_CTL_PAD_SAI3_RXC_sai3.RX_BCLK          30330438, 0x0
#define IOMUXC_SW_PAD_CTL_PAD_SAI3_RXC_gpt1.CAPTURE2          30330438, 0x1
#define IOMUXC_SW_PAD_CTL_PAD_SAI3_RXC_sai5.RX_BCLK          30330438, 0x2
#define IOMUXC_SW_PAD_CTL_PAD_SAI3_RXC_gpio4.IO[29]          30330438, 0x5
#define IOMUXC_SW_PAD_CTL_PAD_SAI3_RXC_tpsmp.HTRANS[1]          30330438, 0x7
#define IOMUXC_SW_MUX_CTL_PAD_SAI3_RXD_sai3.RX_DATA[0]          303301d4, 0x0
#define IOMUXC_SW_MUX_CTL_PAD_SAI3_RXD_gpt1.COMPARE1          303301d4, 0x1
#define IOMUXC_SW_MUX_CTL_PAD_SAI3_RXD_sai5.RX_DATA[0]          303301d4, 0x2
#define IOMUXC_SW_MUX_CTL_PAD_SAI3_RXD_gpio4.IO[30]          303301d4, 0x5
#define IOMUXC_SW_MUX_CTL_PAD_SAI3_RXD_tpsmp.HDATA[0]          303301d4, 0x7
#define IOMUXC_SW_PAD_CTL_PAD_SAI3_RXD_sai3.RX_DATA[0]          3033043c, 0x0
#define IOMUXC_SW_PAD_CTL_PAD_SAI3_RXD_gpt1.COMPARE1          3033043c, 0x1
#define IOMUXC_SW_PAD_CTL_PAD_SAI3_RXD_sai5.RX_DATA[0]          3033043c, 0x2
#define IOMUXC_SW_PAD_CTL_PAD_SAI3_RXD_gpio4.IO[30]          3033043c, 0x5
#define IOMUXC_SW_PAD_CTL_PAD_SAI3_RXD_tpsmp.HDATA[0]          3033043c, 0x7
#define IOMUXC_SW_MUX_CTL_PAD_SAI3_TXFS_sai3.TX_SYNC          303301d8, 0x0
#define IOMUXC_SW_MUX_CTL_PAD_SAI3_TXFS_gpt1.CLK          303301d8, 0x1
#define IOMUXC_SW_MUX_CTL_PAD_SAI3_TXFS_sai5.RX_DATA[1]          303301d8, 0x2
#define IOMUXC_SW_MUX_CTL_PAD_SAI3_TXFS_gpio4.IO[31]          303301d8, 0x5
#define IOMUXC_SW_MUX_CTL_PAD_SAI3_TXFS_tpsmp.HDATA[1]          303301d8, 0x7
#define IOMUXC_SW_PAD_CTL_PAD_SAI3_TXFS_sai3.TX_SYNC          30330440, 0x0
#define IOMUXC_SW_PAD_CTL_PAD_SAI3_TXFS_gpt1.CLK          30330440, 0x1
#define IOMUXC_SW_PAD_CTL_PAD_SAI3_TXFS_sai5.RX_DATA[1]          30330440, 0x2
#define IOMUXC_SW_PAD_CTL_PAD_SAI3_TXFS_gpio4.IO[31]          30330440, 0x5
#define IOMUXC_SW_PAD_CTL_PAD_SAI3_TXFS_tpsmp.HDATA[1]          30330440, 0x7
#define IOMUXC_SW_MUX_CTL_PAD_SAI3_TXC_sai3.TX_BCLK          303301dc, 0x0
#define IOMUXC_SW_MUX_CTL_PAD_SAI3_TXC_gpt1.COMPARE2          303301dc, 0x1
#define IOMUXC_SW_MUX_CTL_PAD_SAI3_TXC_sai5.RX_DATA[2]          303301dc, 0x2
#define IOMUXC_SW_MUX_CTL_PAD_SAI3_TXC_gpio5.IO[0]          303301dc, 0x5
#define IOMUXC_SW_MUX_CTL_PAD_SAI3_TXC_tpsmp.HDATA[2]          303301dc, 0x7
#define IOMUXC_SW_PAD_CTL_PAD_SAI3_TXC_sai3.TX_BCLK          30330444, 0x0
#define IOMUXC_SW_PAD_CTL_PAD_SAI3_TXC_gpt1.COMPARE2          30330444, 0x1
#define IOMUXC_SW_PAD_CTL_PAD_SAI3_TXC_sai5.RX_DATA[2]          30330444, 0x2
#define IOMUXC_SW_PAD_CTL_PAD_SAI3_TXC_gpio5.IO[0]          30330444, 0x5
#define IOMUXC_SW_PAD_CTL_PAD_SAI3_TXC_tpsmp.HDATA[2]          30330444, 0x7
#define IOMUXC_SW_MUX_CTL_PAD_SAI3_TXD_sai3.TX_DATA[0]          303301e0, 0x0
#define IOMUXC_SW_MUX_CTL_PAD_SAI3_TXD_gpt1.COMPARE3          303301e0, 0x1
#define IOMUXC_SW_MUX_CTL_PAD_SAI3_TXD_sai5.RX_DATA[3]          303301e0, 0x2
#define IOMUXC_SW_MUX_CTL_PAD_SAI3_TXD_gpio5.IO[1]          303301e0, 0x5
#define IOMUXC_SW_MUX_CTL_PAD_SAI3_TXD_tpsmp.HDATA[3]          303301e0, 0x7
#define IOMUXC_SW_PAD_CTL_PAD_SAI3_TXD_sai3.TX_DATA[0]          30330448, 0x0
#define IOMUXC_SW_PAD_CTL_PAD_SAI3_TXD_gpt1.COMPARE3          30330448, 0x1
#define IOMUXC_SW_PAD_CTL_PAD_SAI3_TXD_sai5.RX_DATA[3]          30330448, 0x2
#define IOMUXC_SW_PAD_CTL_PAD_SAI3_TXD_gpio5.IO[1]          30330448, 0x5
#define IOMUXC_SW_PAD_CTL_PAD_SAI3_TXD_tpsmp.HDATA[3]          30330448, 0x7
#define IOMUXC_SW_MUX_CTL_PAD_SAI3_MCLK_sai3.MCLK          303301e4, 0x0
#define IOMUXC_SW_MUX_CTL_PAD_SAI3_MCLK_pwm4.OUT          303301e4, 0x1
#define IOMUXC_SW_MUX_CTL_PAD_SAI3_MCLK_sai5.MCLK          303301e4, 0x2
#define IOMUXC_SW_MUX_CTL_PAD_SAI3_MCLK_gpio5.IO[2]          303301e4, 0x5
#define IOMUXC_SW_MUX_CTL_PAD_SAI3_MCLK_tpsmp.HDATA[4]          303301e4, 0x7
#define IOMUXC_SW_PAD_CTL_PAD_SAI3_MCLK_sai3.MCLK          3033044c, 0x0
#define IOMUXC_SW_PAD_CTL_PAD_SAI3_MCLK_pwm4.OUT          3033044c, 0x1
#define IOMUXC_SW_PAD_CTL_PAD_SAI3_MCLK_sai5.MCLK          3033044c, 0x2
#define IOMUXC_SW_PAD_CTL_PAD_SAI3_MCLK_gpio5.IO[2]          3033044c, 0x5
#define IOMUXC_SW_PAD_CTL_PAD_SAI3_MCLK_tpsmp.HDATA[4]          3033044c, 0x7
#define IOMUXC_SW_MUX_CTL_PAD_SPDIF_TX_spdif1.OUT          303301e8, 0x0
#define IOMUXC_SW_MUX_CTL_PAD_SPDIF_TX_pwm3.OUT          303301e8, 0x1
#define IOMUXC_SW_MUX_CTL_PAD_SPDIF_TX_gpio5.IO[3]          303301e8, 0x5
#define IOMUXC_SW_MUX_CTL_PAD_SPDIF_TX_tpsmp.HDATA[5]          303301e8, 0x7
#define IOMUXC_SW_PAD_CTL_PAD_SPDIF_TX_spdif1.OUT          30330450, 0x0
#define IOMUXC_SW_PAD_CTL_PAD_SPDIF_TX_pwm3.OUT          30330450, 0x1
#define IOMUXC_SW_PAD_CTL_PAD_SPDIF_TX_gpio5.IO[3]          30330450, 0x5
#define IOMUXC_SW_PAD_CTL_PAD_SPDIF_TX_tpsmp.HDATA[5]          30330450, 0x7
#define IOMUXC_SW_MUX_CTL_PAD_SPDIF_RX_spdif1.IN          303301ec, 0x0
#define IOMUXC_SW_MUX_CTL_PAD_SPDIF_RX_pwm2.OUT          303301ec, 0x1
#define IOMUXC_SW_MUX_CTL_PAD_SPDIF_RX_gpio5.IO[4]          303301ec, 0x5
#define IOMUXC_SW_MUX_CTL_PAD_SPDIF_RX_tpsmp.HDATA[6]          303301ec, 0x7
#define IOMUXC_SW_PAD_CTL_PAD_SPDIF_RX_spdif1.IN          30330454, 0x0
#define IOMUXC_SW_PAD_CTL_PAD_SPDIF_RX_pwm2.OUT          30330454, 0x1
#define IOMUXC_SW_PAD_CTL_PAD_SPDIF_RX_gpio5.IO[4]          30330454, 0x5
#define IOMUXC_SW_PAD_CTL_PAD_SPDIF_RX_tpsmp.HDATA[6]          30330454, 0x7
#define IOMUXC_SW_MUX_CTL_PAD_SPDIF_EXT_CLK_spdif1.EXT_CLK          303301f0, 0x0
#define IOMUXC_SW_MUX_CTL_PAD_SPDIF_EXT_CLK_pwm1.OUT          303301f0, 0x1
#define IOMUXC_SW_MUX_CTL_PAD_SPDIF_EXT_CLK_gpio5.IO[5]          303301f0, 0x5
#define IOMUXC_SW_MUX_CTL_PAD_SPDIF_EXT_CLK_tpsmp.HDATA[7]          303301f0, 0x7
#define IOMUXC_SW_PAD_CTL_PAD_SPDIF_EXT_CLK_spdif1.EXT_CLK          30330458, 0x0
#define IOMUXC_SW_PAD_CTL_PAD_SPDIF_EXT_CLK_pwm1.OUT          30330458, 0x1
#define IOMUXC_SW_PAD_CTL_PAD_SPDIF_EXT_CLK_gpio5.IO[5]          30330458, 0x5
#define IOMUXC_SW_PAD_CTL_PAD_SPDIF_EXT_CLK_tpsmp.HDATA[7]          30330458, 0x7
#define IOMUXC_SW_MUX_CTL_PAD_ECSPI1_SCLK_ecspi1.SCLK          303301f4, 0x0
#define IOMUXC_SW_MUX_CTL_PAD_ECSPI1_SCLK_uart3.RX          303301f4, 0x1
#define IOMUXC_SW_MUX_CTL_PAD_ECSPI1_SCLK_gpio5.IO[6]          303301f4, 0x5
#define IOMUXC_SW_MUX_CTL_PAD_ECSPI1_SCLK_tpsmp.HDATA[8]          303301f4, 0x7
#define IOMUXC_SW_PAD_CTL_PAD_ECSPI1_SCLK_ecspi1.SCLK          3033045c, 0x0
#define IOMUXC_SW_PAD_CTL_PAD_ECSPI1_SCLK_uart3.RX          3033045c, 0x1
#define IOMUXC_SW_PAD_CTL_PAD_ECSPI1_SCLK_gpio5.IO[6]          3033045c, 0x5
#define IOMUXC_SW_PAD_CTL_PAD_ECSPI1_SCLK_tpsmp.HDATA[8]          3033045c, 0x7
#define IOMUXC_SW_MUX_CTL_PAD_ECSPI1_MOSI_ecspi1.MOSI          303301f8, 0x0
#define IOMUXC_SW_MUX_CTL_PAD_ECSPI1_MOSI_uart3.TX          303301f8, 0x1
#define IOMUXC_SW_MUX_CTL_PAD_ECSPI1_MOSI_gpio5.IO[7]          303301f8, 0x5
#define IOMUXC_SW_MUX_CTL_PAD_ECSPI1_MOSI_tpsmp.HDATA[9]          303301f8, 0x7
#define IOMUXC_SW_PAD_CTL_PAD_ECSPI1_MOSI_ecspi1.MOSI          30330460, 0x0
#define IOMUXC_SW_PAD_CTL_PAD_ECSPI1_MOSI_uart3.TX          30330460, 0x1
#define IOMUXC_SW_PAD_CTL_PAD_ECSPI1_MOSI_gpio5.IO[7]          30330460, 0x5
#define IOMUXC_SW_PAD_CTL_PAD_ECSPI1_MOSI_tpsmp.HDATA[9]          30330460, 0x7
#define IOMUXC_SW_MUX_CTL_PAD_ECSPI1_MISO_ecspi1.MISO          303301fc, 0x0
#define IOMUXC_SW_MUX_CTL_PAD_ECSPI1_MISO_uart3.CTS_B          303301fc, 0x1
#define IOMUXC_SW_MUX_CTL_PAD_ECSPI1_MISO_gpio5.IO[8]          303301fc, 0x5
#define IOMUXC_SW_MUX_CTL_PAD_ECSPI1_MISO_tpsmp.HDATA[10]          303301fc, 0x7
#define IOMUXC_SW_PAD_CTL_PAD_ECSPI1_MISO_ecspi1.MISO          30330464, 0x0
#define IOMUXC_SW_PAD_CTL_PAD_ECSPI1_MISO_uart3.CTS_B          30330464, 0x1
#define IOMUXC_SW_PAD_CTL_PAD_ECSPI1_MISO_gpio5.IO[8]          30330464, 0x5
#define IOMUXC_SW_PAD_CTL_PAD_ECSPI1_MISO_tpsmp.HDATA[10]          30330464, 0x7
#define IOMUXC_SW_MUX_CTL_PAD_ECSPI1_SS0_ecspi1.SS0          30330200, 0x0
#define IOMUXC_SW_MUX_CTL_PAD_ECSPI1_SS0_uart3.RTS_B          30330200, 0x1
#define IOMUXC_SW_MUX_CTL_PAD_ECSPI1_SS0_gpio5.IO[9]          30330200, 0x5
#define IOMUXC_SW_MUX_CTL_PAD_ECSPI1_SS0_tpsmp.HDATA[11]          30330200, 0x7
#define IOMUXC_SW_PAD_CTL_PAD_ECSPI1_SS0_ecspi1.SS0          30330468, 0x0
#define IOMUXC_SW_PAD_CTL_PAD_ECSPI1_SS0_uart3.RTS_B          30330468, 0x1
#define IOMUXC_SW_PAD_CTL_PAD_ECSPI1_SS0_gpio5.IO[9]          30330468, 0x5
#define IOMUXC_SW_PAD_CTL_PAD_ECSPI1_SS0_tpsmp.HDATA[11]          30330468, 0x7
#define IOMUXC_SW_MUX_CTL_PAD_ECSPI2_SCLK_ecspi2.SCLK          30330204, 0x0
#define IOMUXC_SW_MUX_CTL_PAD_ECSPI2_SCLK_uart4.RX          30330204, 0x1
#define IOMUXC_SW_MUX_CTL_PAD_ECSPI2_SCLK_gpio5.IO[10]          30330204, 0x5
#define IOMUXC_SW_MUX_CTL_PAD_ECSPI2_SCLK_tpsmp.HDATA[12]          30330204, 0x7
#define IOMUXC_SW_PAD_CTL_PAD_ECSPI2_SCLK_ecspi2.SCLK          3033046c, 0x0
#define IOMUXC_SW_PAD_CTL_PAD_ECSPI2_SCLK_uart4.RX          3033046c, 0x1
#define IOMUXC_SW_PAD_CTL_PAD_ECSPI2_SCLK_gpio5.IO[10]          3033046c, 0x5
#define IOMUXC_SW_PAD_CTL_PAD_ECSPI2_SCLK_tpsmp.HDATA[12]          3033046c, 0x7
#define IOMUXC_SW_MUX_CTL_PAD_ECSPI2_MOSI_ecspi2.MOSI          30330208, 0x0
#define IOMUXC_SW_MUX_CTL_PAD_ECSPI2_MOSI_uart4.TX          30330208, 0x1
#define IOMUXC_SW_MUX_CTL_PAD_ECSPI2_MOSI_gpio5.IO[11]          30330208, 0x5
#define IOMUXC_SW_MUX_CTL_PAD_ECSPI2_MOSI_tpsmp.HDATA[13]          30330208, 0x7
#define IOMUXC_SW_PAD_CTL_PAD_ECSPI2_MOSI_ecspi2.MOSI          30330470, 0x0
#define IOMUXC_SW_PAD_CTL_PAD_ECSPI2_MOSI_uart4.TX          30330470, 0x1
#define IOMUXC_SW_PAD_CTL_PAD_ECSPI2_MOSI_gpio5.IO[11]          30330470, 0x5
#define IOMUXC_SW_PAD_CTL_PAD_ECSPI2_MOSI_tpsmp.HDATA[13]          30330470, 0x7
#define IOMUXC_SW_MUX_CTL_PAD_ECSPI2_MISO_ecspi2.MISO          3033020c, 0x0
#define IOMUXC_SW_MUX_CTL_PAD_ECSPI2_MISO_uart4.CTS_B          3033020c, 0x1
#define IOMUXC_SW_MUX_CTL_PAD_ECSPI2_MISO_gpio5.IO[12]          3033020c, 0x5
#define IOMUXC_SW_MUX_CTL_PAD_ECSPI2_MISO_tpsmp.HDATA[14]          3033020c, 0x7
#define IOMUXC_SW_PAD_CTL_PAD_ECSPI2_MISO_ecspi2.MISO          30330474, 0x0
#define IOMUXC_SW_PAD_CTL_PAD_ECSPI2_MISO_uart4.CTS_B          30330474, 0x1
#define IOMUXC_SW_PAD_CTL_PAD_ECSPI2_MISO_gpio5.IO[12]          30330474, 0x5
#define IOMUXC_SW_PAD_CTL_PAD_ECSPI2_MISO_tpsmp.HDATA[14]          30330474, 0x7
#define IOMUXC_SW_MUX_CTL_PAD_ECSPI2_SS0_ecspi2.SS0          30330210, 0x0
#define IOMUXC_SW_MUX_CTL_PAD_ECSPI2_SS0_uart4.RTS_B          30330210, 0x1
#define IOMUXC_SW_MUX_CTL_PAD_ECSPI2_SS0_gpio5.IO[13]          30330210, 0x5
#define IOMUXC_SW_MUX_CTL_PAD_ECSPI2_SS0_tpsmp.HDATA[15]          30330210, 0x7
#define IOMUXC_SW_PAD_CTL_PAD_ECSPI2_SS0_ecspi2.SS0          30330478, 0x0
#define IOMUXC_SW_PAD_CTL_PAD_ECSPI2_SS0_uart4.RTS_B          30330478, 0x1
#define IOMUXC_SW_PAD_CTL_PAD_ECSPI2_SS0_gpio5.IO[13]          30330478, 0x5
#define IOMUXC_SW_PAD_CTL_PAD_ECSPI2_SS0_tpsmp.HDATA[15]          30330478, 0x7
#define IOMUXC_SW_MUX_CTL_PAD_I2C1_SCL_i2c1.SCL          30330214, 0x0
#define IOMUXC_SW_MUX_CTL_PAD_I2C1_SCL_enet1.MDC          30330214, 0x1
#define IOMUXC_SW_MUX_CTL_PAD_I2C1_SCL_gpio5.IO[14]          30330214, 0x5
#define IOMUXC_SW_MUX_CTL_PAD_I2C1_SCL_tpsmp.HDATA[16]          30330214, 0x7
#define IOMUXC_SW_PAD_CTL_PAD_I2C1_SCL_i2c1.SCL          3033047c, 0x0
#define IOMUXC_SW_PAD_CTL_PAD_I2C1_SCL_enet1.MDC          3033047c, 0x1
#define IOMUXC_SW_PAD_CTL_PAD_I2C1_SCL_gpio5.IO[14]          3033047c, 0x5
#define IOMUXC_SW_PAD_CTL_PAD_I2C1_SCL_tpsmp.HDATA[16]          3033047c, 0x7
#define IOMUXC_SW_MUX_CTL_PAD_I2C1_SDA_i2c1.SDA          30330218, 0x0
#define IOMUXC_SW_MUX_CTL_PAD_I2C1_SDA_enet1.MDIO          30330218, 0x1
#define IOMUXC_SW_MUX_CTL_PAD_I2C1_SDA_gpio5.IO[15]          30330218, 0x5
#define IOMUXC_SW_MUX_CTL_PAD_I2C1_SDA_tpsmp.HDATA[17]          30330218, 0x7
#define IOMUXC_SW_PAD_CTL_PAD_I2C1_SDA_i2c1.SDA          30330480, 0x0
#define IOMUXC_SW_PAD_CTL_PAD_I2C1_SDA_enet1.MDIO          30330480, 0x1
#define IOMUXC_SW_PAD_CTL_PAD_I2C1_SDA_gpio5.IO[15]          30330480, 0x5
#define IOMUXC_SW_PAD_CTL_PAD_I2C1_SDA_tpsmp.HDATA[17]          30330480, 0x7
#define IOMUXC_SW_MUX_CTL_PAD_I2C2_SCL_i2c2.SCL          3033021c, 0x0
#define IOMUXC_SW_MUX_CTL_PAD_I2C2_SCL_enet1.1588_EVENT1_IN          3033021c, 0x1
#define IOMUXC_SW_MUX_CTL_PAD_I2C2_SCL_gpio5.IO[16]          3033021c, 0x5
#define IOMUXC_SW_MUX_CTL_PAD_I2C2_SCL_tpsmp.HDATA[18]          3033021c, 0x7
#define IOMUXC_SW_PAD_CTL_PAD_I2C2_SCL_i2c2.SCL          30330484, 0x0
#define IOMUXC_SW_PAD_CTL_PAD_I2C2_SCL_enet1.1588_EVENT1_IN          30330484, 0x1
#define IOMUXC_SW_PAD_CTL_PAD_I2C2_SCL_gpio5.IO[16]          30330484, 0x5
#define IOMUXC_SW_PAD_CTL_PAD_I2C2_SCL_tpsmp.HDATA[18]          30330484, 0x7
#define IOMUXC_SW_MUX_CTL_PAD_I2C2_SDA_i2c2.SDA          30330220, 0x0
#define IOMUXC_SW_MUX_CTL_PAD_I2C2_SDA_enet1.1588_EVENT1_OUT          30330220, 0x1
#define IOMUXC_SW_MUX_CTL_PAD_I2C2_SDA_gpio5.IO[17]          30330220, 0x5
#define IOMUXC_SW_MUX_CTL_PAD_I2C2_SDA_tpsmp.HDATA[19]          30330220, 0x7
#define IOMUXC_SW_PAD_CTL_PAD_I2C2_SDA_i2c2.SDA          30330488, 0x0
#define IOMUXC_SW_PAD_CTL_PAD_I2C2_SDA_enet1.1588_EVENT1_OUT          30330488, 0x1
#define IOMUXC_SW_PAD_CTL_PAD_I2C2_SDA_gpio5.IO[17]          30330488, 0x5
#define IOMUXC_SW_PAD_CTL_PAD_I2C2_SDA_tpsmp.HDATA[19]          30330488, 0x7
#define IOMUXC_SW_MUX_CTL_PAD_I2C3_SCL_i2c3.SCL          30330224, 0x0
#define IOMUXC_SW_MUX_CTL_PAD_I2C3_SCL_pwm4.OUT          30330224, 0x1
#define IOMUXC_SW_MUX_CTL_PAD_I2C3_SCL_gpt2.CLK          30330224, 0x2
#define IOMUXC_SW_MUX_CTL_PAD_I2C3_SCL_gpio5.IO[18]          30330224, 0x5
#define IOMUXC_SW_MUX_CTL_PAD_I2C3_SCL_tpsmp.HDATA[20]          30330224, 0x7
#define IOMUXC_SW_PAD_CTL_PAD_I2C3_SCL_i2c3.SCL          3033048c, 0x0
#define IOMUXC_SW_PAD_CTL_PAD_I2C3_SCL_pwm4.OUT          3033048c, 0x1
#define IOMUXC_SW_PAD_CTL_PAD_I2C3_SCL_gpt2.CLK          3033048c, 0x2
#define IOMUXC_SW_PAD_CTL_PAD_I2C3_SCL_gpio5.IO[18]          3033048c, 0x5
#define IOMUXC_SW_PAD_CTL_PAD_I2C3_SCL_tpsmp.HDATA[20]          3033048c, 0x7
#define IOMUXC_SW_MUX_CTL_PAD_I2C3_SDA_i2c3.SDA          30330228, 0x0
#define IOMUXC_SW_MUX_CTL_PAD_I2C3_SDA_pwm3.OUT          30330228, 0x1
#define IOMUXC_SW_MUX_CTL_PAD_I2C3_SDA_gpt3.CLK          30330228, 0x2
#define IOMUXC_SW_MUX_CTL_PAD_I2C3_SDA_gpio5.IO[19]          30330228, 0x5
#define IOMUXC_SW_MUX_CTL_PAD_I2C3_SDA_tpsmp.HDATA[21]          30330228, 0x7
#define IOMUXC_SW_PAD_CTL_PAD_I2C3_SDA_i2c3.SDA          30330490, 0x0
#define IOMUXC_SW_PAD_CTL_PAD_I2C3_SDA_pwm3.OUT          30330490, 0x1
#define IOMUXC_SW_PAD_CTL_PAD_I2C3_SDA_gpt3.CLK          30330490, 0x2
#define IOMUXC_SW_PAD_CTL_PAD_I2C3_SDA_gpio5.IO[19]          30330490, 0x5
#define IOMUXC_SW_PAD_CTL_PAD_I2C3_SDA_tpsmp.HDATA[21]          30330490, 0x7
#define IOMUXC_SW_MUX_CTL_PAD_I2C4_SCL_i2c4.SCL          3033022c, 0x0
#define IOMUXC_SW_MUX_CTL_PAD_I2C4_SCL_pwm2.OUT          3033022c, 0x1
#define IOMUXC_SW_MUX_CTL_PAD_I2C4_SCL_pcie1.CLKREQ_B          3033022c, 0x2
#define IOMUXC_SW_MUX_CTL_PAD_I2C4_SCL_gpio5.IO[20]          3033022c, 0x5
#define IOMUXC_SW_MUX_CTL_PAD_I2C4_SCL_tpsmp.HDATA[22]          3033022c, 0x7
#define IOMUXC_SW_PAD_CTL_PAD_I2C4_SCL_i2c4.SCL          30330494, 0x0
#define IOMUXC_SW_PAD_CTL_PAD_I2C4_SCL_pwm2.OUT          30330494, 0x1
#define IOMUXC_SW_PAD_CTL_PAD_I2C4_SCL_pcie1.CLKREQ_B          30330494, 0x2
#define IOMUXC_SW_PAD_CTL_PAD_I2C4_SCL_gpio5.IO[20]          30330494, 0x5
#define IOMUXC_SW_PAD_CTL_PAD_I2C4_SCL_tpsmp.HDATA[22]          30330494, 0x7
#define IOMUXC_SW_MUX_CTL_PAD_I2C4_SDA_i2c4.SDA          30330230, 0x0
#define IOMUXC_SW_MUX_CTL_PAD_I2C4_SDA_pwm1.OUT          30330230, 0x1
#define IOMUXC_SW_MUX_CTL_PAD_I2C4_SDA_pcie2.CLKREQ_B          30330230, 0x2
#define IOMUXC_SW_MUX_CTL_PAD_I2C4_SDA_gpio5.IO[21]          30330230, 0x5
#define IOMUXC_SW_MUX_CTL_PAD_I2C4_SDA_tpsmp.HDATA[23]          30330230, 0x7
#define IOMUXC_SW_PAD_CTL_PAD_I2C4_SDA_i2c4.SDA          30330498, 0x0
#define IOMUXC_SW_PAD_CTL_PAD_I2C4_SDA_pwm1.OUT          30330498, 0x1
#define IOMUXC_SW_PAD_CTL_PAD_I2C4_SDA_pcie2.CLKREQ_B          30330498, 0x2
#define IOMUXC_SW_PAD_CTL_PAD_I2C4_SDA_gpio5.IO[21]          30330498, 0x5
#define IOMUXC_SW_PAD_CTL_PAD_I2C4_SDA_tpsmp.HDATA[23]          30330498, 0x7
#define IOMUXC_SW_MUX_CTL_PAD_UART1_RXD_uart1.RX          30330234, 0x0
#define IOMUXC_SW_MUX_CTL_PAD_UART1_RXD_ecspi3.SCLK          30330234, 0x1
#define IOMUXC_SW_MUX_CTL_PAD_UART1_RXD_gpio5.IO[22]          30330234, 0x5
#define IOMUXC_SW_MUX_CTL_PAD_UART1_RXD_tpsmp.HDATA[24]          30330234, 0x7
#define IOMUXC_SW_PAD_CTL_PAD_UART1_RXD_uart1.RX          3033049c, 0x0
#define IOMUXC_SW_PAD_CTL_PAD_UART1_RXD_ecspi3.SCLK          3033049c, 0x1
#define IOMUXC_SW_PAD_CTL_PAD_UART1_RXD_gpio5.IO[22]          3033049c, 0x5
#define IOMUXC_SW_PAD_CTL_PAD_UART1_RXD_tpsmp.HDATA[24]          3033049c, 0x7
#define IOMUXC_SW_MUX_CTL_PAD_UART1_TXD_uart1.TX          30330238, 0x0
#define IOMUXC_SW_MUX_CTL_PAD_UART1_TXD_ecspi3.MOSI          30330238, 0x1
#define IOMUXC_SW_MUX_CTL_PAD_UART1_TXD_gpio5.IO[23]          30330238, 0x5
#define IOMUXC_SW_MUX_CTL_PAD_UART1_TXD_tpsmp.HDATA[25]          30330238, 0x7
#define IOMUXC_SW_PAD_CTL_PAD_UART1_TXD_uart1.TX          303304a0, 0x0
#define IOMUXC_SW_PAD_CTL_PAD_UART1_TXD_ecspi3.MOSI          303304a0, 0x1
#define IOMUXC_SW_PAD_CTL_PAD_UART1_TXD_gpio5.IO[23]          303304a0, 0x5
#define IOMUXC_SW_PAD_CTL_PAD_UART1_TXD_tpsmp.HDATA[25]          303304a0, 0x7
#define IOMUXC_SW_MUX_CTL_PAD_UART2_RXD_uart2.RX          3033023c, 0x0
#define IOMUXC_SW_MUX_CTL_PAD_UART2_RXD_ecspi3.MISO          3033023c, 0x1
#define IOMUXC_SW_MUX_CTL_PAD_UART2_RXD_gpio5.IO[24]          3033023c, 0x5
#define IOMUXC_SW_MUX_CTL_PAD_UART2_RXD_tpsmp.HDATA[26]          3033023c, 0x7
#define IOMUXC_SW_PAD_CTL_PAD_UART2_RXD_uart2.RX          303304a4, 0x0
#define IOMUXC_SW_PAD_CTL_PAD_UART2_RXD_ecspi3.MISO          303304a4, 0x1
#define IOMUXC_SW_PAD_CTL_PAD_UART2_RXD_gpio5.IO[24]          303304a4, 0x5
#define IOMUXC_SW_PAD_CTL_PAD_UART2_RXD_tpsmp.HDATA[26]          303304a4, 0x7
#define IOMUXC_SW_MUX_CTL_PAD_UART2_TXD_uart2.TX          30330240, 0x0
#define IOMUXC_SW_MUX_CTL_PAD_UART2_TXD_ecspi3.SS0          30330240, 0x1
#define IOMUXC_SW_MUX_CTL_PAD_UART2_TXD_gpio5.IO[25]          30330240, 0x5
#define IOMUXC_SW_MUX_CTL_PAD_UART2_TXD_tpsmp.HDATA[27]          30330240, 0x7
#define IOMUXC_SW_PAD_CTL_PAD_UART2_TXD_uart2.TX          303304a8, 0x0
#define IOMUXC_SW_PAD_CTL_PAD_UART2_TXD_ecspi3.SS0          303304a8, 0x1
#define IOMUXC_SW_PAD_CTL_PAD_UART2_TXD_gpio5.IO[25]          303304a8, 0x5
#define IOMUXC_SW_PAD_CTL_PAD_UART2_TXD_tpsmp.HDATA[27]          303304a8, 0x7
#define IOMUXC_SW_MUX_CTL_PAD_UART3_RXD_uart3.RX          30330244, 0x0
#define IOMUXC_SW_MUX_CTL_PAD_UART3_RXD_uart1.CTS_B          30330244, 0x1
#define IOMUXC_SW_MUX_CTL_PAD_UART3_RXD_gpio5.IO[26]          30330244, 0x5
#define IOMUXC_SW_MUX_CTL_PAD_UART3_RXD_tpsmp.HDATA[28]          30330244, 0x7
#define IOMUXC_SW_PAD_CTL_PAD_UART3_RXD_uart3.RX          303304ac, 0x0
#define IOMUXC_SW_PAD_CTL_PAD_UART3_RXD_uart1.CTS_B          303304ac, 0x1
#define IOMUXC_SW_PAD_CTL_PAD_UART3_RXD_gpio5.IO[26]          303304ac, 0x5
#define IOMUXC_SW_PAD_CTL_PAD_UART3_RXD_tpsmp.HDATA[28]          303304ac, 0x7
#define IOMUXC_SW_MUX_CTL_PAD_UART3_TXD_uart3.TX          30330248, 0x0
#define IOMUXC_SW_MUX_CTL_PAD_UART3_TXD_uart1.RTS_B          30330248, 0x1
#define IOMUXC_SW_MUX_CTL_PAD_UART3_TXD_gpio5.IO[27]          30330248, 0x5
#define IOMUXC_SW_MUX_CTL_PAD_UART3_TXD_tpsmp.HDATA[29]          30330248, 0x7
#define IOMUXC_SW_PAD_CTL_PAD_UART3_TXD_uart3.TX          303304b0, 0x0
#define IOMUXC_SW_PAD_CTL_PAD_UART3_TXD_uart1.RTS_B          303304b0, 0x1
#define IOMUXC_SW_PAD_CTL_PAD_UART3_TXD_gpio5.IO[27]          303304b0, 0x5
#define IOMUXC_SW_PAD_CTL_PAD_UART3_TXD_tpsmp.HDATA[29]          303304b0, 0x7
#define IOMUXC_SW_MUX_CTL_PAD_UART4_RXD_uart4.RX          3033024c, 0x0
#define IOMUXC_SW_MUX_CTL_PAD_UART4_RXD_uart2.CTS_B          3033024c, 0x1
#define IOMUXC_SW_MUX_CTL_PAD_UART4_RXD_pcie1.CLKREQ_B          3033024c, 0x2
#define IOMUXC_SW_MUX_CTL_PAD_UART4_RXD_gpio5.IO[28]          3033024c, 0x5
#define IOMUXC_SW_MUX_CTL_PAD_UART4_RXD_tpsmp.HDATA[30]          3033024c, 0x7
#define IOMUXC_SW_PAD_CTL_PAD_UART4_RXD_uart4.RX          303304b4, 0x0
#define IOMUXC_SW_PAD_CTL_PAD_UART4_RXD_uart2.CTS_B          303304b4, 0x1
#define IOMUXC_SW_PAD_CTL_PAD_UART4_RXD_pcie1.CLKREQ_B          303304b4, 0x2
#define IOMUXC_SW_PAD_CTL_PAD_UART4_RXD_gpio5.IO[28]          303304b4, 0x5
#define IOMUXC_SW_PAD_CTL_PAD_UART4_RXD_tpsmp.HDATA[30]          303304b4, 0x7
#define IOMUXC_SW_MUX_CTL_PAD_UART4_TXD_uart4.TX          30330250, 0x0
#define IOMUXC_SW_MUX_CTL_PAD_UART4_TXD_uart2.RTS_B          30330250, 0x1
#define IOMUXC_SW_MUX_CTL_PAD_UART4_TXD_pcie2.CLKREQ_B          30330250, 0x2
#define IOMUXC_SW_MUX_CTL_PAD_UART4_TXD_gpio5.IO[29]          30330250, 0x5
#define IOMUXC_SW_MUX_CTL_PAD_UART4_TXD_tpsmp.HDATA[31]          30330250, 0x7
#define IOMUXC_SW_PAD_CTL_PAD_UART4_TXD_uart4.TX          303304b8, 0x0
#define IOMUXC_SW_PAD_CTL_PAD_UART4_TXD_uart2.RTS_B          303304b8, 0x1
#define IOMUXC_SW_PAD_CTL_PAD_UART4_TXD_pcie2.CLKREQ_B          303304b8, 0x2
#define IOMUXC_SW_PAD_CTL_PAD_UART4_TXD_gpio5.IO[29]          303304b8, 0x5
#define IOMUXC_SW_PAD_CTL_PAD_UART4_TXD_tpsmp.HDATA[31]          303304b8, 0x7
