{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1602020997409 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition " "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1602020997410 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 07 00:49:55 2020 " "Processing started: Wed Oct 07 00:49:55 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1602020997410 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1602020997410 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab3 -c lab3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab3 -c lab3" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1602020997410 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "" 0 -1 1602020998148 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "lab3.v(551) " "Verilog HDL information at lab3.v(551): always construct contains both blocking and non-blocking assignments" {  } { { "lab3.v" "" { Text "E:/study/Labs/interf/lab3/lab3.v" 551 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1 1602020998242 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "lab3.v(598) " "Verilog HDL information at lab3.v(598): always construct contains both blocking and non-blocking assignments" {  } { { "lab3.v" "" { Text "E:/study/Labs/interf/lab3/lab3.v" 598 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1 1602020998243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3.v 3 3 " "Found 3 design units, including 3 entities, in source file lab3.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab3 " "Found entity 1: lab3" {  } { { "lab3.v" "" { Text "E:/study/Labs/interf/lab3/lab3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1602020998247 ""} { "Info" "ISGN_ENTITY_NAME" "2 SPI_controller " "Found entity 2: SPI_controller" {  } { { "lab3.v" "" { Text "E:/study/Labs/interf/lab3/lab3.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1602020998247 ""} { "Info" "ISGN_ENTITY_NAME" "3 clk_divider " "Found entity 3: clk_divider" {  } { { "lab3.v" "" { Text "E:/study/Labs/interf/lab3/lab3.v" 635 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1602020998247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1602020998247 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "SPI_controller lab3.v(14) " "Verilog HDL Parameter Declaration warning at lab3.v(14): Parameter Declaration in module \"SPI_controller\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "lab3.v" "" { Text "E:/study/Labs/interf/lab3/lab3.v" 14 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "" 0 -1 1602020998248 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "SPI_controller lab3.v(15) " "Verilog HDL Parameter Declaration warning at lab3.v(15): Parameter Declaration in module \"SPI_controller\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "lab3.v" "" { Text "E:/study/Labs/interf/lab3/lab3.v" 15 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "" 0 -1 1602020998248 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "SPI_controller lab3.v(16) " "Verilog HDL Parameter Declaration warning at lab3.v(16): Parameter Declaration in module \"SPI_controller\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "lab3.v" "" { Text "E:/study/Labs/interf/lab3/lab3.v" 16 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "" 0 -1 1602020998248 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "SPI_controller lab3.v(17) " "Verilog HDL Parameter Declaration warning at lab3.v(17): Parameter Declaration in module \"SPI_controller\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "lab3.v" "" { Text "E:/study/Labs/interf/lab3/lab3.v" 17 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "" 0 -1 1602020998248 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "SPI_controller lab3.v(18) " "Verilog HDL Parameter Declaration warning at lab3.v(18): Parameter Declaration in module \"SPI_controller\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "lab3.v" "" { Text "E:/study/Labs/interf/lab3/lab3.v" 18 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "" 0 -1 1602020998248 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "SPI_controller lab3.v(20) " "Verilog HDL Parameter Declaration warning at lab3.v(20): Parameter Declaration in module \"SPI_controller\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "lab3.v" "" { Text "E:/study/Labs/interf/lab3/lab3.v" 20 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "" 0 -1 1602020998248 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab3 " "Elaborating entity \"lab3\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1602020998285 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_divider clk_divider:divider " "Elaborating entity \"clk_divider\" for hierarchy \"clk_divider:divider\"" {  } { { "lab3.v" "divider" { Text "E:/study/Labs/interf/lab3/lab3.v" 5 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1602020998319 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 lab3.v(643) " "Verilog HDL assignment warning at lab3.v(643): truncated value with size 32 to match size of target (8)" {  } { { "lab3.v" "" { Text "E:/study/Labs/interf/lab3/lab3.v" 643 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1602020998320 "|lab3|clk_divider:divider"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SPI_controller SPI_controller:my_SPI " "Elaborating entity \"SPI_controller\" for hierarchy \"SPI_controller:my_SPI\"" {  } { { "lab3.v" "my_SPI" { Text "E:/study/Labs/interf/lab3/lab3.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1602020998327 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_num lab3.v(538) " "Verilog HDL or VHDL warning at lab3.v(538): object \"data_num\" assigned a value but never read" {  } { { "lab3.v" "" { Text "E:/study/Labs/interf/lab3/lab3.v" 538 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1602020998331 "|lab3|SPI_controller:my_SPI"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "start_sclk lab3.v(541) " "Verilog HDL or VHDL warning at lab3.v(541): object \"start_sclk\" assigned a value but never read" {  } { { "lab3.v" "" { Text "E:/study/Labs/interf/lab3/lab3.v" 541 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1602020998331 "|lab3|SPI_controller:my_SPI"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 lab3.v(535) " "Verilog HDL assignment warning at lab3.v(535): truncated value with size 32 to match size of target (10)" {  } { { "lab3.v" "" { Text "E:/study/Labs/interf/lab3/lab3.v" 535 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1602020998402 "|lab3|SPI_controller:my_SPI"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 lab3.v(555) " "Verilog HDL assignment warning at lab3.v(555): truncated value with size 32 to match size of target (8)" {  } { { "lab3.v" "" { Text "E:/study/Labs/interf/lab3/lab3.v" 555 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1602020998403 "|lab3|SPI_controller:my_SPI"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 lab3.v(566) " "Verilog HDL assignment warning at lab3.v(566): truncated value with size 32 to match size of target (3)" {  } { { "lab3.v" "" { Text "E:/study/Labs/interf/lab3/lab3.v" 566 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1602020998403 "|lab3|SPI_controller:my_SPI"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 lab3.v(616) " "Verilog HDL assignment warning at lab3.v(616): truncated value with size 32 to match size of target (16)" {  } { { "lab3.v" "" { Text "E:/study/Labs/interf/lab3/lab3.v" 616 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1602020998406 "|lab3|SPI_controller:my_SPI"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 lab3.v(617) " "Verilog HDL assignment warning at lab3.v(617): truncated value with size 32 to match size of target (10)" {  } { { "lab3.v" "" { Text "E:/study/Labs/interf/lab3/lab3.v" 617 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1602020998406 "|lab3|SPI_controller:my_SPI"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 lab3.v(624) " "Verilog HDL assignment warning at lab3.v(624): truncated value with size 32 to match size of target (5)" {  } { { "lab3.v" "" { Text "E:/study/Labs/interf/lab3/lab3.v" 624 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1602020998406 "|lab3|SPI_controller:my_SPI"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 lab3.v(628) " "Verilog HDL assignment warning at lab3.v(628): truncated value with size 32 to match size of target (5)" {  } { { "lab3.v" "" { Text "E:/study/Labs/interf/lab3/lab3.v" 628 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1602020998406 "|lab3|SPI_controller:my_SPI"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "clr VCC " "Pin \"clr\" is stuck at VCC" {  } { { "lab3.v" "" { Text "E:/study/Labs/interf/lab3/lab3.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1602020999144 "|lab3|clr"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1 1602020999144 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "" 0 -1 1602021004796 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/study/Labs/interf/lab3/output_files/lab3.map.smsg " "Generated suppressed messages file E:/study/Labs/interf/lab3/output_files/lab3.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1 1602021004836 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1602021004939 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1602021004939 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "470 " "Implemented 470 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1602021004984 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1602021004984 ""} { "Info" "ICUT_CUT_TM_LCELLS" "456 " "Implemented 456 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1602021004984 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1602021004984 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 18 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "451 " "Peak virtual memory: 451 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1602021005012 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 07 00:50:05 2020 " "Processing ended: Wed Oct 07 00:50:05 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1602021005012 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1602021005012 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1602021005012 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1602021005012 ""}
