<stg><name>alignedtoline_per_layer_loop3</name>


<trans_list>

<trans id="868" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="869" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="870" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="871" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="872" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="873" from="6" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="leftRight_offset_read" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="892" from="6" to="21">
<condition id="-1">
<or_exp><and_exp><literal name="leftRight_offset_read" val="1"/>
<literal name="icmp_ln885" val="1"/>
</and_exp><and_exp><literal name="leftRight_offset_read" val="1"/>
<literal name="icmp_ln874" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="893" from="6" to="19">
<condition id="-1">
<or_exp><and_exp><literal name="leftRight_offset_read" val="1"/>
<literal name="icmp_ln874" val="0"/>
<literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="875" from="7" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885_1" val="1"/>
</and_exp><and_exp><literal name="icmp_ln874_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="876" from="7" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln874_1" val="0"/>
<literal name="icmp_ln885_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="879" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="880" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="882" from="10" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="883" from="10" to="18">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="885" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="886" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="887" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="888" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="889" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="890" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="891" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="896" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="897" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="899" from="21" to="22">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln886" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="900" from="21" to="30">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln886" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="902" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="903" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="904" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="905" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="906" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="907" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="908" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="909" from="29" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="911" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="912" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="913" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="914" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="915" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="916" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="917" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="918" from="37" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:2 %i_offset_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %i_offset

]]></Node>
<StgValue><ssdm name="i_offset_read"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="64">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:6 %start_index_V_3 = alloca i64 1

]]></Node>
<StgValue><ssdm name="start_index_V_3"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="64">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:7 %start_value_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="start_value_V"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="64">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:8 %left_bound_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="left_bound_V"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="64">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:9 %right_bound_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="right_bound_V"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="64" op_0_bw="3">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:10 %zext_ln98 = zext i3 %i_offset_read

]]></Node>
<StgValue><ssdm name="zext_ln98"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:59 %get_radiiradii_addr = getelementptr i32 %get_radiiradii, i64 0, i64 %zext_ln98

]]></Node>
<StgValue><ssdm name="get_radiiradii_addr"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="3">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:60 %tmp_27 = load i3 %get_radiiradii_addr

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:83 %store_ln162 = store i32 0, i32 %start_index_V_3

]]></Node>
<StgValue><ssdm name="store_ln162"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:84 %store_ln731 = store i32 1073741824, i32 %start_value_V

]]></Node>
<StgValue><ssdm name="store_ln731"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:85 %store_ln162 = store i32 0, i32 %left_bound_V

]]></Node>
<StgValue><ssdm name="store_ln162"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:86 %store_ln731 = store i32 1073741824, i32 %lbVal_constprop

]]></Node>
<StgValue><ssdm name="store_ln731"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:87 %store_ln162 = store i32 0, i32 %right_bound_V

]]></Node>
<StgValue><ssdm name="store_ln162"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:88 %store_ln731 = store i32 1073741824, i32 %rbVal_constprop

]]></Node>
<StgValue><ssdm name="store_ln731"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:4 %z_top_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %z_top

]]></Node>
<StgValue><ssdm name="z_top_read"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:5 %p_read_1 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read

]]></Node>
<StgValue><ssdm name="p_read_1"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="3">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:60 %tmp_27 = load i3 %get_radiiradii_addr

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="5" op_0_bw="32">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:61 %trunc_ln731 = trunc i32 %tmp_27

]]></Node>
<StgValue><ssdm name="trunc_ln731"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="25" op_0_bw="25" op_1_bw="5" op_2_bw="20">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:62 %y_V = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i5.i20, i5 %trunc_ln731, i20 0

]]></Node>
<StgValue><ssdm name="y_V"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="33" op_0_bw="32">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:63 %sext_ln703 = sext i32 %z_top_read

]]></Node>
<StgValue><ssdm name="sext_ln703"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="33" op_0_bw="32">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:64 %sext_ln703_2 = sext i32 %p_read_1

]]></Node>
<StgValue><ssdm name="sext_ln703_2"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:65 %ret_V_6 = sub i33 %sext_ln703, i33 %sext_ln703_2

]]></Node>
<StgValue><ssdm name="ret_V_6"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:66 %ret_V_5 = add i25 %y_V, i25 28311552

]]></Node>
<StgValue><ssdm name="ret_V_5"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="58" op_0_bw="33">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:67 %sext_ln1115 = sext i33 %ret_V_6

]]></Node>
<StgValue><ssdm name="sext_ln1115"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="58" op_0_bw="25">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:68 %zext_ln1118 = zext i25 %ret_V_5

]]></Node>
<StgValue><ssdm name="zext_ln1118"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="58" op_0_bw="58" op_1_bw="58">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:69 %r_V_2 = mul i58 %sext_ln1115, i58 %zext_ln1118

]]></Node>
<StgValue><ssdm name="r_V_2"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="1" op_0_bw="1" op_1_bw="58" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:74 %tmp_28 = bitselect i1 @_ssdm_op_BitSelect.i1.i58.i32, i58 %r_V_2, i32 57

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="65" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="78" op_0_bw="78" op_1_bw="58" op_2_bw="20">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:70 %tmp_24 = bitconcatenate i78 @_ssdm_op_BitConcatenate.i78.i58.i20, i58 %r_V_2, i20 0

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="185" op_0_bw="78">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:71 %sext_ln1148 = sext i78 %tmp_24

]]></Node>
<StgValue><ssdm name="sext_ln1148"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="185" op_0_bw="185" op_1_bw="185">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:72 %mul_ln1148 = mul i185 %sext_ln1148, i185 129807421463370690713262408230503

]]></Node>
<StgValue><ssdm name="mul_ln1148"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="52" op_0_bw="52" op_1_bw="185" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:76 %tmp_30 = partselect i52 @_ssdm_op_PartSelect.i52.i185.i32.i32, i185 %mul_ln1148, i32 131, i32 182

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="69" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="185" op_0_bw="185" op_1_bw="185">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:73 %sub_ln1148 = sub i185 0, i185 %mul_ln1148

]]></Node>
<StgValue><ssdm name="sub_ln1148"/></StgValue>
</operation>

<operation id="70" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="52" op_0_bw="52" op_1_bw="185" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:75 %tmp_29 = partselect i52 @_ssdm_op_PartSelect.i52.i185.i32.i32, i185 %sub_ln1148, i32 131, i32 182

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="71" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="52" op_0_bw="1" op_1_bw="52" op_2_bw="52">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:77 %select_ln1148 = select i1 %tmp_28, i52 %tmp_29, i52 %tmp_30

]]></Node>
<StgValue><ssdm name="select_ln1148"/></StgValue>
</operation>

<operation id="72" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:78 %sub_ln1148_1 = sub i52 0, i52 %select_ln1148

]]></Node>
<StgValue><ssdm name="sub_ln1148_1"/></StgValue>
</operation>

<operation id="73" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="52" op_0_bw="1" op_1_bw="52" op_2_bw="52">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:79 %select_ln1148_1 = select i1 %tmp_28, i52 %sub_ln1148_1, i52 %tmp_30

]]></Node>
<StgValue><ssdm name="select_ln1148_1"/></StgValue>
</operation>

<operation id="74" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="52" op_0_bw="52" op_1_bw="32" op_2_bw="20">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:80 %rhs = bitconcatenate i52 @_ssdm_op_BitConcatenate.i52.i32.i20, i32 %p_read_1, i20 0

]]></Node>
<StgValue><ssdm name="rhs"/></StgValue>
</operation>

<operation id="75" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:81 %ret_V = add i52 %select_ln1148_1, i52 %rhs

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>

<operation id="76" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32" op_1_bw="52" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:82 %projectionToRow_V = partselect i32 @_ssdm_op_PartSelect.i32.i52.i32.i32, i52 %ret_V, i32 20, i32 51

]]></Node>
<StgValue><ssdm name="projectionToRow_V"/></StgValue>
</operation>

<operation id="77" st_id="4" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="128" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="3" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:89 %call_ln382 = call void @_find_boundaries_and_starting_index_and_value7, i32 %num_points, i128 %points, i32 %left_bound_V, i32 %right_bound_V, i32 %projectionToRow_V, i32 %start_index_V_3, i32 %start_value_V, i3 %i_offset_read, i32 %get_trapezoid_edgestrapezoid_edges, i32 %lbVal_constprop, i32 %rbVal_constprop

]]></Node>
<StgValue><ssdm name="call_ln382"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="78" st_id="5" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="128" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="3" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:89 %call_ln382 = call void @_find_boundaries_and_starting_index_and_value7, i32 %num_points, i128 %points, i32 %left_bound_V, i32 %right_bound_V, i32 %projectionToRow_V, i32 %start_index_V_3, i32 %start_value_V, i3 %i_offset_read, i32 %get_trapezoid_edgestrapezoid_edges, i32 %lbVal_constprop, i32 %rbVal_constprop

]]></Node>
<StgValue><ssdm name="call_ln382"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="79" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:0 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %points, void @empty_16, i32 0, i32 0, void @empty_15, i32 4294967295, i32 0, void @empty_15, void @empty_15, void @empty_15, i32 0, i32 0, i32 0, i32 0, void @empty_15, void @empty_15

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="80" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %num_points, void @empty_16, i32 0, i32 0, void @empty_15, i32 4294967295, i32 0, void @empty_15, void @empty_15, void @empty_15, i32 0, i32 0, i32 0, i32 0, void @empty_15, void @empty_15

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="81" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:3 %leftRight_offset_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %leftRight_offset

]]></Node>
<StgValue><ssdm name="leftRight_offset_read"/></StgValue>
</operation>

<operation id="82" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="7" op_0_bw="7" op_1_bw="3" op_2_bw="4">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:11 %tmp = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i3.i4, i3 %i_offset_read, i4 0

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="83" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="64" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:12 %zext_ln432 = zext i7 %tmp

]]></Node>
<StgValue><ssdm name="zext_ln432"/></StgValue>
</operation>

<operation id="84" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="7" op_0_bw="96" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:13 %init_patch_addr = getelementptr i96 %init_patch, i64 0, i64 %zext_ln432

]]></Node>
<StgValue><ssdm name="init_patch_addr"/></StgValue>
</operation>

<operation id="85" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:14 %or_ln432 = or i7 %tmp, i7 1

]]></Node>
<StgValue><ssdm name="or_ln432"/></StgValue>
</operation>

<operation id="86" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="64" op_0_bw="64" op_1_bw="57" op_2_bw="7">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:15 %tmp_9 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i57.i7, i57 0, i7 %or_ln432

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="87" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="7" op_0_bw="96" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:16 %init_patch_addr_1 = getelementptr i96 %init_patch, i64 0, i64 %tmp_9

]]></Node>
<StgValue><ssdm name="init_patch_addr_1"/></StgValue>
</operation>

<operation id="88" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:17 %or_ln432_1 = or i7 %tmp, i7 2

]]></Node>
<StgValue><ssdm name="or_ln432_1"/></StgValue>
</operation>

<operation id="89" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="64" op_1_bw="57" op_2_bw="7">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:18 %tmp_10 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i57.i7, i57 0, i7 %or_ln432_1

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="90" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="7" op_0_bw="96" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:19 %init_patch_addr_2 = getelementptr i96 %init_patch, i64 0, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="init_patch_addr_2"/></StgValue>
</operation>

<operation id="91" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:20 %or_ln432_2 = or i7 %tmp, i7 3

]]></Node>
<StgValue><ssdm name="or_ln432_2"/></StgValue>
</operation>

<operation id="92" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="64" op_0_bw="64" op_1_bw="57" op_2_bw="7">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:21 %tmp_11 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i57.i7, i57 0, i7 %or_ln432_2

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="93" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="7" op_0_bw="96" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:22 %init_patch_addr_3 = getelementptr i96 %init_patch, i64 0, i64 %tmp_11

]]></Node>
<StgValue><ssdm name="init_patch_addr_3"/></StgValue>
</operation>

<operation id="94" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:23 %or_ln432_3 = or i7 %tmp, i7 4

]]></Node>
<StgValue><ssdm name="or_ln432_3"/></StgValue>
</operation>

<operation id="95" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="64" op_0_bw="64" op_1_bw="57" op_2_bw="7">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:24 %tmp_12 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i57.i7, i57 0, i7 %or_ln432_3

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="96" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="7" op_0_bw="96" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:25 %init_patch_addr_4 = getelementptr i96 %init_patch, i64 0, i64 %tmp_12

]]></Node>
<StgValue><ssdm name="init_patch_addr_4"/></StgValue>
</operation>

<operation id="97" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:26 %or_ln424 = or i7 %tmp, i7 5

]]></Node>
<StgValue><ssdm name="or_ln424"/></StgValue>
</operation>

<operation id="98" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="64" op_0_bw="64" op_1_bw="57" op_2_bw="7">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:27 %tmp_13 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i57.i7, i57 0, i7 %or_ln424

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="99" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="7" op_0_bw="96" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:28 %init_patch_addr_5 = getelementptr i96 %init_patch, i64 0, i64 %tmp_13

]]></Node>
<StgValue><ssdm name="init_patch_addr_5"/></StgValue>
</operation>

<operation id="100" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:29 %or_ln424_1 = or i7 %tmp, i7 6

]]></Node>
<StgValue><ssdm name="or_ln424_1"/></StgValue>
</operation>

<operation id="101" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="64" op_0_bw="64" op_1_bw="57" op_2_bw="7">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:30 %tmp_14 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i57.i7, i57 0, i7 %or_ln424_1

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="102" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="7" op_0_bw="96" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:31 %init_patch_addr_6 = getelementptr i96 %init_patch, i64 0, i64 %tmp_14

]]></Node>
<StgValue><ssdm name="init_patch_addr_6"/></StgValue>
</operation>

<operation id="103" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:32 %or_ln424_2 = or i7 %tmp, i7 7

]]></Node>
<StgValue><ssdm name="or_ln424_2"/></StgValue>
</operation>

<operation id="104" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="64" op_0_bw="64" op_1_bw="57" op_2_bw="7">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:33 %tmp_15 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i57.i7, i57 0, i7 %or_ln424_2

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="105" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="7" op_0_bw="96" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:34 %init_patch_addr_7 = getelementptr i96 %init_patch, i64 0, i64 %tmp_15

]]></Node>
<StgValue><ssdm name="init_patch_addr_7"/></StgValue>
</operation>

<operation id="106" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:35 %or_ln424_3 = or i7 %tmp, i7 8

]]></Node>
<StgValue><ssdm name="or_ln424_3"/></StgValue>
</operation>

<operation id="107" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="64" op_0_bw="64" op_1_bw="57" op_2_bw="7">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:36 %tmp_16 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i57.i7, i57 0, i7 %or_ln424_3

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="108" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="7" op_0_bw="96" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:37 %init_patch_addr_8 = getelementptr i96 %init_patch, i64 0, i64 %tmp_16

]]></Node>
<StgValue><ssdm name="init_patch_addr_8"/></StgValue>
</operation>

<operation id="109" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:38 %or_ln424_4 = or i7 %tmp, i7 9

]]></Node>
<StgValue><ssdm name="or_ln424_4"/></StgValue>
</operation>

<operation id="110" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="64" op_0_bw="64" op_1_bw="57" op_2_bw="7">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:39 %tmp_17 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i57.i7, i57 0, i7 %or_ln424_4

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="111" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="7" op_0_bw="96" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:40 %init_patch_addr_9 = getelementptr i96 %init_patch, i64 0, i64 %tmp_17

]]></Node>
<StgValue><ssdm name="init_patch_addr_9"/></StgValue>
</operation>

<operation id="112" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:41 %or_ln424_5 = or i7 %tmp, i7 10

]]></Node>
<StgValue><ssdm name="or_ln424_5"/></StgValue>
</operation>

<operation id="113" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="64" op_1_bw="57" op_2_bw="7">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:42 %tmp_18 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i57.i7, i57 0, i7 %or_ln424_5

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="114" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="7" op_0_bw="96" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:43 %init_patch_addr_10 = getelementptr i96 %init_patch, i64 0, i64 %tmp_18

]]></Node>
<StgValue><ssdm name="init_patch_addr_10"/></StgValue>
</operation>

<operation id="115" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:44 %or_ln424_6 = or i7 %tmp, i7 11

]]></Node>
<StgValue><ssdm name="or_ln424_6"/></StgValue>
</operation>

<operation id="116" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="64" op_1_bw="57" op_2_bw="7">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:45 %tmp_19 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i57.i7, i57 0, i7 %or_ln424_6

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="117" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="7" op_0_bw="96" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:46 %init_patch_addr_11 = getelementptr i96 %init_patch, i64 0, i64 %tmp_19

]]></Node>
<StgValue><ssdm name="init_patch_addr_11"/></StgValue>
</operation>

<operation id="118" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:47 %or_ln424_7 = or i7 %tmp, i7 12

]]></Node>
<StgValue><ssdm name="or_ln424_7"/></StgValue>
</operation>

<operation id="119" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="64" op_0_bw="64" op_1_bw="57" op_2_bw="7">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:48 %tmp_20 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i57.i7, i57 0, i7 %or_ln424_7

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="120" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="7" op_0_bw="96" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:49 %init_patch_addr_12 = getelementptr i96 %init_patch, i64 0, i64 %tmp_20

]]></Node>
<StgValue><ssdm name="init_patch_addr_12"/></StgValue>
</operation>

<operation id="121" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:50 %or_ln424_8 = or i7 %tmp, i7 13

]]></Node>
<StgValue><ssdm name="or_ln424_8"/></StgValue>
</operation>

<operation id="122" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="64" op_0_bw="64" op_1_bw="57" op_2_bw="7">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:51 %tmp_21 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i57.i7, i57 0, i7 %or_ln424_8

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="123" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="7" op_0_bw="96" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:52 %init_patch_addr_13 = getelementptr i96 %init_patch, i64 0, i64 %tmp_21

]]></Node>
<StgValue><ssdm name="init_patch_addr_13"/></StgValue>
</operation>

<operation id="124" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:53 %or_ln424_9 = or i7 %tmp, i7 14

]]></Node>
<StgValue><ssdm name="or_ln424_9"/></StgValue>
</operation>

<operation id="125" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="64" op_0_bw="64" op_1_bw="57" op_2_bw="7">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:54 %tmp_22 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i57.i7, i57 0, i7 %or_ln424_9

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="126" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="7" op_0_bw="96" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:55 %init_patch_addr_14 = getelementptr i96 %init_patch, i64 0, i64 %tmp_22

]]></Node>
<StgValue><ssdm name="init_patch_addr_14"/></StgValue>
</operation>

<operation id="127" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:56 %or_ln424_10 = or i7 %tmp, i7 15

]]></Node>
<StgValue><ssdm name="or_ln424_10"/></StgValue>
</operation>

<operation id="128" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="64" op_0_bw="64" op_1_bw="57" op_2_bw="7">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:57 %tmp_23 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i57.i7, i57 0, i7 %or_ln424_10

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="129" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="7" op_0_bw="96" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:58 %init_patch_addr_15 = getelementptr i96 %init_patch, i64 0, i64 %tmp_23

]]></Node>
<StgValue><ssdm name="init_patch_addr_15"/></StgValue>
</operation>

<operation id="130" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:90 %start_index_V_1_load = load i32 %start_index_V_3

]]></Node>
<StgValue><ssdm name="start_index_V_1_load"/></StgValue>
</operation>

<operation id="131" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:91 %br_ln407 = br i1 %leftRight_offset_read, void, void

]]></Node>
<StgValue><ssdm name="br_ln407"/></StgValue>
</operation>

<operation id="132" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="leftRight_offset_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0 %num_points_addr = getelementptr i32 %num_points, i64 0, i64 %zext_ln98

]]></Node>
<StgValue><ssdm name="num_points_addr"/></StgValue>
</operation>

<operation id="133" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="leftRight_offset_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="3" op_1_bw="0">
<![CDATA[
:1 %num_points_load = load i3 %num_points_addr

]]></Node>
<StgValue><ssdm name="num_points_load"/></StgValue>
</operation>

<operation id="134" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="leftRight_offset_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0 %icmp_ln874 = icmp_eq  i32 %start_index_V_1_load, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln874"/></StgValue>
</operation>

<operation id="135" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="leftRight_offset_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1 %br_ln410 = br i1 %icmp_ln874, void, void %_ZNK13ap_fixed_baseILi32ELi12ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEgtEd.exit.thread

]]></Node>
<StgValue><ssdm name="br_ln410"/></StgValue>
</operation>

<operation id="136" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="leftRight_offset_read" val="1"/>
<literal name="icmp_ln874" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0 %p_Val2_s = load i32 %start_value_V

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="137" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="leftRight_offset_read" val="1"/>
<literal name="icmp_ln874" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1 %icmp_ln885 = icmp_eq  i32 %p_Val2_s, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln885"/></StgValue>
</operation>

<operation id="138" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="leftRight_offset_read" val="1"/>
<literal name="icmp_ln874" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2 %br_ln885 = br i1 %icmp_ln885, void %_ifconv, void %_ZNK13ap_fixed_baseILi32ELi12ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEgtEd.exit.thread

]]></Node>
<StgValue><ssdm name="br_ln885"/></StgValue>
</operation>

<operation id="139" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="leftRight_offset_read" val="1"/>
<literal name="icmp_ln874" val="0"/>
<literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:0 %p_Result_40 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_s, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_40"/></StgValue>
</operation>

<operation id="140" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="leftRight_offset_read" val="1"/>
<literal name="icmp_ln874" val="0"/>
<literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:1 %tmp_V = sub i32 0, i32 %p_Val2_s

]]></Node>
<StgValue><ssdm name="tmp_V"/></StgValue>
</operation>

<operation id="141" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="leftRight_offset_read" val="1"/>
<literal name="icmp_ln874" val="0"/>
<literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:2 %m_30 = select i1 %p_Result_40, i32 %tmp_V, i32 %p_Val2_s

]]></Node>
<StgValue><ssdm name="m_30"/></StgValue>
</operation>

<operation id="142" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="leftRight_offset_read" val="1"/>
<literal name="icmp_ln874" val="0"/>
<literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:3 %p_Result_41 = partselect i32 @_ssdm_op_PartSelect.i32.i32.i32.i32, i32 %m_30, i32 31, i32 0

]]></Node>
<StgValue><ssdm name="p_Result_41"/></StgValue>
</operation>

<operation id="143" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="leftRight_offset_read" val="1"/>
<literal name="icmp_ln874" val="0"/>
<literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
_ifconv:4 %l = cttz i32 @llvm.cttz.i32, i32 %p_Result_41, i1 1

]]></Node>
<StgValue><ssdm name="l"/></StgValue>
</operation>

<operation id="144" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="leftRight_offset_read" val="1"/>
<literal name="icmp_ln874" val="0"/>
<literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:5 %sub_ln894 = sub i32 32, i32 %l

]]></Node>
<StgValue><ssdm name="sub_ln894"/></StgValue>
</operation>

<operation id="145" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="leftRight_offset_read" val="1"/>
<literal name="icmp_ln874" val="0"/>
<literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:6 %lsb_index = add i32 %sub_ln894, i32 4294967243

]]></Node>
<StgValue><ssdm name="lsb_index"/></StgValue>
</operation>

<operation id="146" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="leftRight_offset_read" val="1"/>
<literal name="icmp_ln874" val="0"/>
<literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:7 %tmp_32 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %lsb_index, i32 1, i32 31

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="147" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="leftRight_offset_read" val="1"/>
<literal name="icmp_ln874" val="0"/>
<literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
_ifconv:8 %icmp_ln896 = icmp_sgt  i31 %tmp_32, i31 0

]]></Node>
<StgValue><ssdm name="icmp_ln896"/></StgValue>
</operation>

<operation id="148" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="leftRight_offset_read" val="1"/>
<literal name="icmp_ln874" val="0"/>
<literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="6" op_0_bw="32">
<![CDATA[
_ifconv:9 %trunc_ln897 = trunc i32 %sub_ln894

]]></Node>
<StgValue><ssdm name="trunc_ln897"/></StgValue>
</operation>

<operation id="149" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="leftRight_offset_read" val="1"/>
<literal name="icmp_ln874" val="0"/>
<literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ifconv:10 %sub_ln897 = sub i6 22, i6 %trunc_ln897

]]></Node>
<StgValue><ssdm name="sub_ln897"/></StgValue>
</operation>

<operation id="150" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="leftRight_offset_read" val="1"/>
<literal name="icmp_ln874" val="0"/>
<literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="32" op_0_bw="6">
<![CDATA[
_ifconv:11 %zext_ln897 = zext i6 %sub_ln897

]]></Node>
<StgValue><ssdm name="zext_ln897"/></StgValue>
</operation>

<operation id="151" st_id="6" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="leftRight_offset_read" val="1"/>
<literal name="icmp_ln874" val="0"/>
<literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:12 %lshr_ln897 = lshr i32 4294967295, i32 %zext_ln897

]]></Node>
<StgValue><ssdm name="lshr_ln897"/></StgValue>
</operation>

<operation id="152" st_id="6" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="leftRight_offset_read" val="1"/>
<literal name="icmp_ln874" val="0"/>
<literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:13 %shl_ln899 = shl i32 1, i32 %lsb_index

]]></Node>
<StgValue><ssdm name="shl_ln899"/></StgValue>
</operation>

<operation id="153" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="leftRight_offset_read" val="1"/>
<literal name="icmp_ln874" val="0"/>
<literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:14 %or_ln899_2 = or i32 %lshr_ln897, i32 %shl_ln899

]]></Node>
<StgValue><ssdm name="or_ln899_2"/></StgValue>
</operation>

<operation id="154" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="leftRight_offset_read" val="1"/>
<literal name="icmp_ln874" val="0"/>
<literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:15 %and_ln899 = and i32 %m_30, i32 %or_ln899_2

]]></Node>
<StgValue><ssdm name="and_ln899"/></StgValue>
</operation>

<operation id="155" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="leftRight_offset_read" val="1"/>
<literal name="icmp_ln874" val="0"/>
<literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:16 %icmp_ln899 = icmp_ne  i32 %and_ln899, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln899"/></StgValue>
</operation>

<operation id="156" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="leftRight_offset_read" val="1"/>
<literal name="icmp_ln874" val="0"/>
<literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:17 %tmp_33 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %lsb_index, i32 31

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="157" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="leftRight_offset_read" val="1"/>
<literal name="icmp_ln874" val="0"/>
<literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:18 %xor_ln899 = xor i1 %tmp_33, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln899"/></StgValue>
</operation>

<operation id="158" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="leftRight_offset_read" val="1"/>
<literal name="icmp_ln874" val="0"/>
<literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:19 %p_Result_42 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %m_30, i32 %lsb_index

]]></Node>
<StgValue><ssdm name="p_Result_42"/></StgValue>
</operation>

<operation id="159" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="leftRight_offset_read" val="1"/>
<literal name="icmp_ln874" val="0"/>
<literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:20 %icmp_ln908 = icmp_sgt  i32 %lsb_index, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln908"/></StgValue>
</operation>

<operation id="160" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="leftRight_offset_read" val="1"/>
<literal name="icmp_ln874" val="0"/>
<literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:21 %and_ln899_1 = and i1 %p_Result_42, i1 %xor_ln899

]]></Node>
<StgValue><ssdm name="and_ln899_1"/></StgValue>
</operation>

<operation id="161" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="leftRight_offset_read" val="1"/>
<literal name="icmp_ln874" val="0"/>
<literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:26 %select_ln896 = select i1 %icmp_ln896, i1 %icmp_ln899, i1 %p_Result_42

]]></Node>
<StgValue><ssdm name="select_ln896"/></StgValue>
</operation>

<operation id="162" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="leftRight_offset_read" val="1"/>
<literal name="icmp_ln874" val="0"/>
<literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:30 %select_ln908 = select i1 %icmp_ln908, i1 %select_ln896, i1 %and_ln899_1

]]></Node>
<StgValue><ssdm name="select_ln908"/></StgValue>
</operation>

<operation id="163" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="leftRight_offset_read" val="1"/>
<literal name="icmp_ln874" val="0"/>
<literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="11" op_0_bw="32">
<![CDATA[
_ifconv:38 %trunc_ln893 = trunc i32 %l

]]></Node>
<StgValue><ssdm name="trunc_ln893"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="164" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="3" op_1_bw="0">
<![CDATA[
:1 %num_points_load = load i3 %num_points_addr

]]></Node>
<StgValue><ssdm name="num_points_load"/></StgValue>
</operation>

<operation id="165" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2 %add_ln442 = add i32 %num_points_load, i32 4294967295

]]></Node>
<StgValue><ssdm name="add_ln442"/></StgValue>
</operation>

<operation id="166" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3 %icmp_ln874_1 = icmp_eq  i32 %start_index_V_1_load, i32 %add_ln442

]]></Node>
<StgValue><ssdm name="icmp_ln874_1"/></StgValue>
</operation>

<operation id="167" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4 %br_ln442 = br i1 %icmp_ln874_1, void, void %_ZNK13ap_fixed_baseILi32ELi12ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEltEd.exit.thread

]]></Node>
<StgValue><ssdm name="br_ln442"/></StgValue>
</operation>

<operation id="168" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln874_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0 %p_Val2_13 = load i32 %start_value_V

]]></Node>
<StgValue><ssdm name="p_Val2_13"/></StgValue>
</operation>

<operation id="169" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln874_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1 %icmp_ln885_1 = icmp_eq  i32 %p_Val2_13, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln885_1"/></StgValue>
</operation>

<operation id="170" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln874_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2 %br_ln885 = br i1 %icmp_ln885_1, void %_ifconv67, void %_ZNK13ap_fixed_baseILi32ELi12ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEltEd.exit.thread

]]></Node>
<StgValue><ssdm name="br_ln885"/></StgValue>
</operation>

<operation id="171" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln874_1" val="0"/>
<literal name="icmp_ln885_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv67:0 %p_Result_44 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_13, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_44"/></StgValue>
</operation>

<operation id="172" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln874_1" val="0"/>
<literal name="icmp_ln885_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv67:1 %tmp_V_7 = sub i32 0, i32 %p_Val2_13

]]></Node>
<StgValue><ssdm name="tmp_V_7"/></StgValue>
</operation>

<operation id="173" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln874_1" val="0"/>
<literal name="icmp_ln885_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv67:2 %m_32 = select i1 %p_Result_44, i32 %tmp_V_7, i32 %p_Val2_13

]]></Node>
<StgValue><ssdm name="m_32"/></StgValue>
</operation>

<operation id="174" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln874_1" val="0"/>
<literal name="icmp_ln885_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv67:3 %p_Result_45 = partselect i32 @_ssdm_op_PartSelect.i32.i32.i32.i32, i32 %m_32, i32 31, i32 0

]]></Node>
<StgValue><ssdm name="p_Result_45"/></StgValue>
</operation>

<operation id="175" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln874_1" val="0"/>
<literal name="icmp_ln885_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
_ifconv67:4 %l_3 = cttz i32 @llvm.cttz.i32, i32 %p_Result_45, i1 1

]]></Node>
<StgValue><ssdm name="l_3"/></StgValue>
</operation>

<operation id="176" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln874_1" val="0"/>
<literal name="icmp_ln885_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv67:5 %sub_ln894_1 = sub i32 32, i32 %l_3

]]></Node>
<StgValue><ssdm name="sub_ln894_1"/></StgValue>
</operation>

<operation id="177" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln874_1" val="0"/>
<literal name="icmp_ln885_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv67:6 %lsb_index_3 = add i32 %sub_ln894_1, i32 4294967243

]]></Node>
<StgValue><ssdm name="lsb_index_3"/></StgValue>
</operation>

<operation id="178" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln874_1" val="0"/>
<literal name="icmp_ln885_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv67:7 %tmp_36 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %lsb_index_3, i32 1, i32 31

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="179" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln874_1" val="0"/>
<literal name="icmp_ln885_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
_ifconv67:8 %icmp_ln896_1 = icmp_sgt  i31 %tmp_36, i31 0

]]></Node>
<StgValue><ssdm name="icmp_ln896_1"/></StgValue>
</operation>

<operation id="180" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln874_1" val="0"/>
<literal name="icmp_ln885_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="6" op_0_bw="32">
<![CDATA[
_ifconv67:9 %trunc_ln897_1 = trunc i32 %sub_ln894_1

]]></Node>
<StgValue><ssdm name="trunc_ln897_1"/></StgValue>
</operation>

<operation id="181" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln874_1" val="0"/>
<literal name="icmp_ln885_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ifconv67:10 %sub_ln897_1 = sub i6 22, i6 %trunc_ln897_1

]]></Node>
<StgValue><ssdm name="sub_ln897_1"/></StgValue>
</operation>

<operation id="182" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln874_1" val="0"/>
<literal name="icmp_ln885_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="6">
<![CDATA[
_ifconv67:11 %zext_ln897_1 = zext i6 %sub_ln897_1

]]></Node>
<StgValue><ssdm name="zext_ln897_1"/></StgValue>
</operation>

<operation id="183" st_id="7" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln874_1" val="0"/>
<literal name="icmp_ln885_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv67:12 %lshr_ln897_1 = lshr i32 4294967295, i32 %zext_ln897_1

]]></Node>
<StgValue><ssdm name="lshr_ln897_1"/></StgValue>
</operation>

<operation id="184" st_id="7" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln874_1" val="0"/>
<literal name="icmp_ln885_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv67:13 %shl_ln899_1 = shl i32 1, i32 %lsb_index_3

]]></Node>
<StgValue><ssdm name="shl_ln899_1"/></StgValue>
</operation>

<operation id="185" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln874_1" val="0"/>
<literal name="icmp_ln885_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv67:14 %or_ln899 = or i32 %lshr_ln897_1, i32 %shl_ln899_1

]]></Node>
<StgValue><ssdm name="or_ln899"/></StgValue>
</operation>

<operation id="186" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln874_1" val="0"/>
<literal name="icmp_ln885_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv67:15 %and_ln899_2 = and i32 %m_32, i32 %or_ln899

]]></Node>
<StgValue><ssdm name="and_ln899_2"/></StgValue>
</operation>

<operation id="187" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln874_1" val="0"/>
<literal name="icmp_ln885_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv67:16 %icmp_ln899_1 = icmp_ne  i32 %and_ln899_2, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln899_1"/></StgValue>
</operation>

<operation id="188" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln874_1" val="0"/>
<literal name="icmp_ln885_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv67:17 %tmp_37 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %lsb_index_3, i32 31

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="189" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln874_1" val="0"/>
<literal name="icmp_ln885_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv67:18 %xor_ln899_1 = xor i1 %tmp_37, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln899_1"/></StgValue>
</operation>

<operation id="190" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln874_1" val="0"/>
<literal name="icmp_ln885_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv67:19 %p_Result_46 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %m_32, i32 %lsb_index_3

]]></Node>
<StgValue><ssdm name="p_Result_46"/></StgValue>
</operation>

<operation id="191" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln874_1" val="0"/>
<literal name="icmp_ln885_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv67:20 %icmp_ln908_1 = icmp_sgt  i32 %lsb_index_3, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln908_1"/></StgValue>
</operation>

<operation id="192" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln874_1" val="0"/>
<literal name="icmp_ln885_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv67:21 %and_ln899_3 = and i1 %p_Result_46, i1 %xor_ln899_1

]]></Node>
<StgValue><ssdm name="and_ln899_3"/></StgValue>
</operation>

<operation id="193" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln874_1" val="0"/>
<literal name="icmp_ln885_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv67:26 %select_ln896_1 = select i1 %icmp_ln896_1, i1 %icmp_ln899_1, i1 %p_Result_46

]]></Node>
<StgValue><ssdm name="select_ln896_1"/></StgValue>
</operation>

<operation id="194" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln874_1" val="0"/>
<literal name="icmp_ln885_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv67:30 %select_ln908_2 = select i1 %icmp_ln908_1, i1 %select_ln896_1, i1 %and_ln899_3

]]></Node>
<StgValue><ssdm name="select_ln908_2"/></StgValue>
</operation>

<operation id="195" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln874_1" val="0"/>
<literal name="icmp_ln885_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="11" op_0_bw="32">
<![CDATA[
_ifconv67:38 %trunc_ln893_1 = trunc i32 %l_3

]]></Node>
<StgValue><ssdm name="trunc_ln893_1"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="196" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="64" op_0_bw="32">
<![CDATA[
_ifconv67:22 %zext_ln909_3 = zext i32 %m_32

]]></Node>
<StgValue><ssdm name="zext_ln909_3"/></StgValue>
</operation>

<operation id="197" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln908_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv67:23 %sub_ln909_1 = sub i32 54, i32 %sub_ln894_1

]]></Node>
<StgValue><ssdm name="sub_ln909_1"/></StgValue>
</operation>

<operation id="198" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln908_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="64" op_0_bw="32">
<![CDATA[
_ifconv67:24 %zext_ln909_1 = zext i32 %sub_ln909_1

]]></Node>
<StgValue><ssdm name="zext_ln909_1"/></StgValue>
</operation>

<operation id="199" st_id="8" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln908_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv67:25 %shl_ln909_1 = shl i64 %zext_ln909_3, i64 %zext_ln909_1

]]></Node>
<StgValue><ssdm name="shl_ln909_1"/></StgValue>
</operation>

<operation id="200" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln908_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv67:27 %add_ln908_1 = add i32 %sub_ln894_1, i32 4294967242

]]></Node>
<StgValue><ssdm name="add_ln908_1"/></StgValue>
</operation>

<operation id="201" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln908_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="64" op_0_bw="32">
<![CDATA[
_ifconv67:28 %zext_ln908_1 = zext i32 %add_ln908_1

]]></Node>
<StgValue><ssdm name="zext_ln908_1"/></StgValue>
</operation>

<operation id="202" st_id="8" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln908_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv67:29 %lshr_ln908_1 = lshr i64 %zext_ln909_3, i64 %zext_ln908_1

]]></Node>
<StgValue><ssdm name="lshr_ln908_1"/></StgValue>
</operation>

<operation id="203" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv67:31 %m_27 = select i1 %icmp_ln908_1, i64 %lshr_ln908_1, i64 %shl_ln909_1

]]></Node>
<StgValue><ssdm name="m_27"/></StgValue>
</operation>

<operation id="204" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="64" op_0_bw="1">
<![CDATA[
_ifconv67:32 %zext_ln911_1 = zext i1 %select_ln908_2

]]></Node>
<StgValue><ssdm name="zext_ln911_1"/></StgValue>
</operation>

<operation id="205" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv67:33 %m_28 = add i64 %m_27, i64 %zext_ln911_1

]]></Node>
<StgValue><ssdm name="m_28"/></StgValue>
</operation>

<operation id="206" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="63" op_0_bw="63" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv67:34 %m_33 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %m_28, i32 1, i32 63

]]></Node>
<StgValue><ssdm name="m_33"/></StgValue>
</operation>

<operation id="207" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="64" op_0_bw="63">
<![CDATA[
_ifconv67:35 %zext_ln912_1 = zext i63 %m_33

]]></Node>
<StgValue><ssdm name="zext_ln912_1"/></StgValue>
</operation>

<operation id="208" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
_ifconv67:36 %p_Result_36 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %m_28, i32 54

]]></Node>
<StgValue><ssdm name="p_Result_36"/></StgValue>
</operation>

<operation id="209" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
_ifconv67:37 %select_ln893_1 = select i1 %p_Result_36, i11 1023, i11 1022

]]></Node>
<StgValue><ssdm name="select_ln893_1"/></StgValue>
</operation>

<operation id="210" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv67:39 %sub_ln915_1 = sub i11 12, i11 %trunc_ln893_1

]]></Node>
<StgValue><ssdm name="sub_ln915_1"/></StgValue>
</operation>

<operation id="211" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv67:40 %add_ln915_1 = add i11 %sub_ln915_1, i11 %select_ln893_1

]]></Node>
<StgValue><ssdm name="add_ln915_1"/></StgValue>
</operation>

<operation id="212" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="12" op_0_bw="12" op_1_bw="1" op_2_bw="11">
<![CDATA[
_ifconv67:41 %tmp_1 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i1.i11, i1 %p_Result_44, i11 %add_ln915_1

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="213" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="12" op_3_bw="32" op_4_bw="32">
<![CDATA[
_ifconv67:42 %p_Result_47 = partset i64 @_ssdm_op_PartSet.i64.i64.i12.i32.i32, i64 %zext_ln912_1, i12 %tmp_1, i32 52, i32 63

]]></Node>
<StgValue><ssdm name="p_Result_47"/></StgValue>
</operation>

<operation id="214" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="64" op_0_bw="64">
<![CDATA[
_ifconv67:43 %bitcast_ln734_1 = bitcast i64 %p_Result_47

]]></Node>
<StgValue><ssdm name="bitcast_ln734_1"/></StgValue>
</operation>

<operation id="215" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="52" op_0_bw="52" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv67:44 %trunc_ln1 = partselect i52 @_ssdm_op_PartSelect.i52.i64.i32.i32, i64 %m_28, i32 1, i32 52

]]></Node>
<StgValue><ssdm name="trunc_ln1"/></StgValue>
</operation>

<operation id="216" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv67:45 %icmp_ln1506 = icmp_ne  i11 %add_ln915_1, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln1506"/></StgValue>
</operation>

<operation id="217" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
_ifconv67:46 %icmp_ln1506_1 = icmp_eq  i52 %trunc_ln1, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln1506_1"/></StgValue>
</operation>

<operation id="218" st_id="8" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv67:48 %tmp_3 = fcmp_olt  i64 %bitcast_ln734_1, i64 -1e-05

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="219" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv67:47 %or_ln1506 = or i1 %icmp_ln1506_1, i1 %icmp_ln1506

]]></Node>
<StgValue><ssdm name="or_ln1506"/></StgValue>
</operation>

<operation id="220" st_id="9" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv67:48 %tmp_3 = fcmp_olt  i64 %bitcast_ln734_1, i64 -1e-05

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="221" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv67:49 %and_ln1506 = and i1 %or_ln1506, i1 %tmp_3

]]></Node>
<StgValue><ssdm name="and_ln1506"/></StgValue>
</operation>

<operation id="222" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ifconv67:50 %br_ln447 = br i1 %and_ln1506, void %_ZNK13ap_fixed_baseILi32ELi12ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEltEd.exit.thread, void %_ZN13ap_fixed_baseILi33ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i

]]></Node>
<StgValue><ssdm name="br_ln447"/></StgValue>
</operation>

<operation id="223" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1506" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="16" op_0_bw="16" op_1_bw="3" op_2_bw="13">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i:0 %shl_ln = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i3.i13, i3 %i_offset_read, i13 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="224" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1506" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="12" op_0_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i:1 %trunc_ln449 = trunc i32 %start_index_V_1_load

]]></Node>
<StgValue><ssdm name="trunc_ln449"/></StgValue>
</operation>

<operation id="225" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1506" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="16" op_0_bw="16" op_1_bw="12" op_2_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i:2 %shl_ln449_1 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i12.i4, i12 %trunc_ln449, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln449_1"/></StgValue>
</operation>

<operation id="226" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1506" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i:3 %add_ln449 = add i16 %shl_ln449_1, i16 %shl_ln

]]></Node>
<StgValue><ssdm name="add_ln449"/></StgValue>
</operation>

<operation id="227" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1506" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="3" op_0_bw="3" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i:4 %lshr_ln = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %add_ln449, i32 13, i32 15

]]></Node>
<StgValue><ssdm name="lshr_ln"/></StgValue>
</operation>

<operation id="228" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1506" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="9" op_0_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i:5 %trunc_ln449_1 = trunc i32 %start_index_V_1_load

]]></Node>
<StgValue><ssdm name="trunc_ln449_1"/></StgValue>
</operation>

<operation id="229" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1506" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="12" op_0_bw="12" op_1_bw="3" op_2_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i:6 %tmp_25 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i3.i9, i3 %lshr_ln, i9 %trunc_ln449_1

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="230" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1506" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="64" op_0_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i:7 %zext_ln449 = zext i12 %tmp_25

]]></Node>
<StgValue><ssdm name="zext_ln449"/></StgValue>
</operation>

<operation id="231" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1506" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i:8 %points_addr = getelementptr i128 %points, i64 0, i64 %zext_ln449

]]></Node>
<StgValue><ssdm name="points_addr"/></StgValue>
</operation>

<operation id="232" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1506" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="128" op_0_bw="12" op_1_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i:9 %points_load = load i12 %points_addr

]]></Node>
<StgValue><ssdm name="points_load"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="233" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln874_1" val="0"/>
<literal name="icmp_ln885_1" val="0"/>
<literal name="and_ln1506" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="128" op_0_bw="12" op_1_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i:9 %points_load = load i12 %points_addr

]]></Node>
<StgValue><ssdm name="points_load"/></StgValue>
</operation>

<operation id="234" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln874_1" val="0"/>
<literal name="icmp_ln885_1" val="0"/>
<literal name="and_ln1506" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="128">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i:10 %z_bits = trunc i128 %points_load

]]></Node>
<StgValue><ssdm name="z_bits"/></StgValue>
</operation>

<operation id="235" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln874_1" val="0"/>
<literal name="icmp_ln885_1" val="0"/>
<literal name="and_ln1506" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i:11 %start_index_V_2 = add i32 %start_index_V_1_load, i32 1

]]></Node>
<StgValue><ssdm name="start_index_V_2"/></StgValue>
</operation>

<operation id="236" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln874_1" val="0"/>
<literal name="icmp_ln885_1" val="0"/>
<literal name="and_ln1506" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i:12 %store_ln691 = store i32 %start_index_V_2, i32 %start_index_V_3

]]></Node>
<StgValue><ssdm name="store_ln691"/></StgValue>
</operation>

<operation id="237" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln874_1" val="0"/>
<literal name="icmp_ln885_1" val="0"/>
<literal name="and_ln1506" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i:13 %start_value_V_1 = sub i32 %z_bits, i32 %projectionToRow_V

]]></Node>
<StgValue><ssdm name="start_value_V_1"/></StgValue>
</operation>

<operation id="238" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln874_1" val="0"/>
<literal name="icmp_ln885_1" val="0"/>
<literal name="and_ln1506" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i:14 %store_ln451 = store i32 %start_value_V_1, i32 %start_value_V

]]></Node>
<StgValue><ssdm name="store_ln451"/></StgValue>
</operation>

<operation id="239" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln874_1" val="0"/>
<literal name="icmp_ln885_1" val="0"/>
<literal name="and_ln1506" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="0" op_0_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i:15 %br_ln456 = br void %_ZNK13ap_fixed_baseILi32ELi12ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEltEd.exit.thread

]]></Node>
<StgValue><ssdm name="br_ln456"/></StgValue>
</operation>

<operation id="240" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi12ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEltEd.exit.thread:0 %lhs_4 = phi i32 %start_index_V_2, void %_ZN13ap_fixed_baseILi33ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i, i32 %start_index_V_1_load, void, i32 %start_index_V_1_load, void, i32 %start_index_V_1_load, void %_ifconv67

]]></Node>
<StgValue><ssdm name="lhs_4"/></StgValue>
</operation>

<operation id="241" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="33" op_0_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi12ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEltEd.exit.thread:1 %sext_ln215_2 = sext i32 %lhs_4

]]></Node>
<StgValue><ssdm name="sext_ln215_2"/></StgValue>
</operation>

<operation id="242" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="12" op_0_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi12ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEltEd.exit.thread:2 %ret_52 = trunc i32 %lhs_4

]]></Node>
<StgValue><ssdm name="ret_52"/></StgValue>
</operation>

<operation id="243" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi12ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEltEd.exit.thread:3 %ret_37 = add i33 %sext_ln215_2, i33 8589934577

]]></Node>
<StgValue><ssdm name="ret_37"/></StgValue>
</operation>

<operation id="244" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi12ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEltEd.exit.thread:4 %left_bound_V_load = load i32 %left_bound_V

]]></Node>
<StgValue><ssdm name="left_bound_V_load"/></StgValue>
</operation>

<operation id="245" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="33" op_0_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi12ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEltEd.exit.thread:5 %sext_ln878 = sext i32 %left_bound_V_load

]]></Node>
<StgValue><ssdm name="sext_ln878"/></StgValue>
</operation>

<operation id="246" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="1" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi12ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEltEd.exit.thread:6 %icmp_ln878 = icmp_slt  i33 %ret_37, i33 %sext_ln878

]]></Node>
<StgValue><ssdm name="icmp_ln878"/></StgValue>
</operation>

<operation id="247" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi12ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEltEd.exit.thread:7 %br_ln463 = br i1 %icmp_ln878, void, void %_ZNK13ap_fixed_baseILi32ELi12ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEltEd.exit.thread._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln463"/></StgValue>
</operation>

<operation id="248" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="9" op_0_bw="32">
<![CDATA[
:0 %trunc_ln1461 = trunc i32 %lhs_4

]]></Node>
<StgValue><ssdm name="trunc_ln1461"/></StgValue>
</operation>

<operation id="249" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:1 %add_ln1461 = add i12 %ret_52, i12 4081

]]></Node>
<StgValue><ssdm name="add_ln1461"/></StgValue>
</operation>

<operation id="250" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="16" op_0_bw="16" op_1_bw="3" op_2_bw="13">
<![CDATA[
:2 %shl_ln3 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i3.i13, i3 %i_offset_read, i13 0

]]></Node>
<StgValue><ssdm name="shl_ln3"/></StgValue>
</operation>

<operation id="251" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="16" op_0_bw="16" op_1_bw="12" op_2_bw="4">
<![CDATA[
:3 %shl_ln471_1 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i12.i4, i12 %add_ln1461, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln471_1"/></StgValue>
</operation>

<operation id="252" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:4 %add_ln471 = add i16 %shl_ln471_1, i16 %shl_ln3

]]></Node>
<StgValue><ssdm name="add_ln471"/></StgValue>
</operation>

<operation id="253" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="3" op_0_bw="3" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
:5 %lshr_ln3 = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %add_ln471, i32 13, i32 15

]]></Node>
<StgValue><ssdm name="lshr_ln3"/></StgValue>
</operation>

<operation id="254" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:6 %add_ln471_16 = add i9 %trunc_ln1461, i9 497

]]></Node>
<StgValue><ssdm name="add_ln471_16"/></StgValue>
</operation>

<operation id="255" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="12" op_0_bw="12" op_1_bw="3" op_2_bw="9">
<![CDATA[
:7 %tmp_66 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i3.i9, i3 %lshr_ln3, i9 %add_ln471_16

]]></Node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>

<operation id="256" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="64" op_0_bw="12">
<![CDATA[
:8 %zext_ln471 = zext i12 %tmp_66

]]></Node>
<StgValue><ssdm name="zext_ln471"/></StgValue>
</operation>

<operation id="257" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9 %points_addr_33 = getelementptr i128 %points, i64 0, i64 %zext_ln471

]]></Node>
<StgValue><ssdm name="points_addr_33"/></StgValue>
</operation>

<operation id="258" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="128" op_0_bw="12" op_1_bw="0">
<![CDATA[
:10 %points_load_33 = load i12 %points_addr_33

]]></Node>
<StgValue><ssdm name="points_load_33"/></StgValue>
</operation>

<operation id="259" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:13 %ret_38 = add i12 %ret_52, i12 4082

]]></Node>
<StgValue><ssdm name="ret_38"/></StgValue>
</operation>

<operation id="260" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="16" op_0_bw="16" op_1_bw="12" op_2_bw="4">
<![CDATA[
:14 %shl_ln471_2 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i12.i4, i12 %ret_38, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln471_2"/></StgValue>
</operation>

<operation id="261" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:15 %add_ln471_1 = add i16 %shl_ln471_2, i16 %shl_ln3

]]></Node>
<StgValue><ssdm name="add_ln471_1"/></StgValue>
</operation>

<operation id="262" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="3" op_0_bw="3" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
:16 %lshr_ln471_1 = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %add_ln471_1, i32 13, i32 15

]]></Node>
<StgValue><ssdm name="lshr_ln471_1"/></StgValue>
</operation>

<operation id="263" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:17 %add_ln471_17 = add i9 %trunc_ln1461, i9 498

]]></Node>
<StgValue><ssdm name="add_ln471_17"/></StgValue>
</operation>

<operation id="264" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="12" op_0_bw="12" op_1_bw="3" op_2_bw="9">
<![CDATA[
:18 %tmp_67 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i3.i9, i3 %lshr_ln471_1, i9 %add_ln471_17

]]></Node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>

<operation id="265" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="64" op_0_bw="12">
<![CDATA[
:19 %zext_ln471_1 = zext i12 %tmp_67

]]></Node>
<StgValue><ssdm name="zext_ln471_1"/></StgValue>
</operation>

<operation id="266" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
:20 %points_addr_34 = getelementptr i128 %points, i64 0, i64 %zext_ln471_1

]]></Node>
<StgValue><ssdm name="points_addr_34"/></StgValue>
</operation>

<operation id="267" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="128" op_0_bw="12" op_1_bw="0">
<![CDATA[
:21 %points_load_34 = load i12 %points_addr_34

]]></Node>
<StgValue><ssdm name="points_load_34"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="268" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="128" op_0_bw="12" op_1_bw="0">
<![CDATA[
:10 %points_load_33 = load i12 %points_addr_33

]]></Node>
<StgValue><ssdm name="points_load_33"/></StgValue>
</operation>

<operation id="269" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="96" op_0_bw="128">
<![CDATA[
:11 %trunc_ln471 = trunc i128 %points_load_33

]]></Node>
<StgValue><ssdm name="trunc_ln471"/></StgValue>
</operation>

<operation id="270" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="0" op_0_bw="96" op_1_bw="7">
<![CDATA[
:12 %store_ln471 = store i96 %trunc_ln471, i7 %init_patch_addr

]]></Node>
<StgValue><ssdm name="store_ln471"/></StgValue>
</operation>

<operation id="271" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="128" op_0_bw="12" op_1_bw="0">
<![CDATA[
:21 %points_load_34 = load i12 %points_addr_34

]]></Node>
<StgValue><ssdm name="points_load_34"/></StgValue>
</operation>

<operation id="272" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="96" op_0_bw="128">
<![CDATA[
:22 %trunc_ln471_1 = trunc i128 %points_load_34

]]></Node>
<StgValue><ssdm name="trunc_ln471_1"/></StgValue>
</operation>

<operation id="273" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="0" op_0_bw="96" op_1_bw="7">
<![CDATA[
:23 %store_ln471 = store i96 %trunc_ln471_1, i7 %init_patch_addr_1

]]></Node>
<StgValue><ssdm name="store_ln471"/></StgValue>
</operation>

<operation id="274" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:24 %ret_39 = add i12 %ret_52, i12 4083

]]></Node>
<StgValue><ssdm name="ret_39"/></StgValue>
</operation>

<operation id="275" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="16" op_0_bw="16" op_1_bw="12" op_2_bw="4">
<![CDATA[
:25 %shl_ln471_3 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i12.i4, i12 %ret_39, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln471_3"/></StgValue>
</operation>

<operation id="276" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:26 %add_ln471_2 = add i16 %shl_ln471_3, i16 %shl_ln3

]]></Node>
<StgValue><ssdm name="add_ln471_2"/></StgValue>
</operation>

<operation id="277" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="3" op_0_bw="3" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
:27 %lshr_ln471_2 = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %add_ln471_2, i32 13, i32 15

]]></Node>
<StgValue><ssdm name="lshr_ln471_2"/></StgValue>
</operation>

<operation id="278" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:28 %add_ln471_18 = add i9 %trunc_ln1461, i9 499

]]></Node>
<StgValue><ssdm name="add_ln471_18"/></StgValue>
</operation>

<operation id="279" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="12" op_0_bw="12" op_1_bw="3" op_2_bw="9">
<![CDATA[
:29 %tmp_68 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i3.i9, i3 %lshr_ln471_2, i9 %add_ln471_18

]]></Node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>

<operation id="280" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="64" op_0_bw="12">
<![CDATA[
:30 %zext_ln471_2 = zext i12 %tmp_68

]]></Node>
<StgValue><ssdm name="zext_ln471_2"/></StgValue>
</operation>

<operation id="281" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
:31 %points_addr_35 = getelementptr i128 %points, i64 0, i64 %zext_ln471_2

]]></Node>
<StgValue><ssdm name="points_addr_35"/></StgValue>
</operation>

<operation id="282" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="128" op_0_bw="12" op_1_bw="0">
<![CDATA[
:32 %points_load_35 = load i12 %points_addr_35

]]></Node>
<StgValue><ssdm name="points_load_35"/></StgValue>
</operation>

<operation id="283" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:35 %ret_40 = add i12 %ret_52, i12 4084

]]></Node>
<StgValue><ssdm name="ret_40"/></StgValue>
</operation>

<operation id="284" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="16" op_0_bw="16" op_1_bw="12" op_2_bw="4">
<![CDATA[
:36 %shl_ln471_4 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i12.i4, i12 %ret_40, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln471_4"/></StgValue>
</operation>

<operation id="285" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:37 %add_ln471_3 = add i16 %shl_ln471_4, i16 %shl_ln3

]]></Node>
<StgValue><ssdm name="add_ln471_3"/></StgValue>
</operation>

<operation id="286" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="3" op_0_bw="3" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
:38 %lshr_ln471_3 = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %add_ln471_3, i32 13, i32 15

]]></Node>
<StgValue><ssdm name="lshr_ln471_3"/></StgValue>
</operation>

<operation id="287" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:39 %add_ln471_19 = add i9 %trunc_ln1461, i9 500

]]></Node>
<StgValue><ssdm name="add_ln471_19"/></StgValue>
</operation>

<operation id="288" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="12" op_0_bw="12" op_1_bw="3" op_2_bw="9">
<![CDATA[
:40 %tmp_69 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i3.i9, i3 %lshr_ln471_3, i9 %add_ln471_19

]]></Node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>

<operation id="289" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="64" op_0_bw="12">
<![CDATA[
:41 %zext_ln471_3 = zext i12 %tmp_69

]]></Node>
<StgValue><ssdm name="zext_ln471_3"/></StgValue>
</operation>

<operation id="290" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
:42 %points_addr_36 = getelementptr i128 %points, i64 0, i64 %zext_ln471_3

]]></Node>
<StgValue><ssdm name="points_addr_36"/></StgValue>
</operation>

<operation id="291" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="128" op_0_bw="12" op_1_bw="0">
<![CDATA[
:43 %points_load_36 = load i12 %points_addr_36

]]></Node>
<StgValue><ssdm name="points_load_36"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="292" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="128" op_0_bw="12" op_1_bw="0">
<![CDATA[
:32 %points_load_35 = load i12 %points_addr_35

]]></Node>
<StgValue><ssdm name="points_load_35"/></StgValue>
</operation>

<operation id="293" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="96" op_0_bw="128">
<![CDATA[
:33 %trunc_ln471_2 = trunc i128 %points_load_35

]]></Node>
<StgValue><ssdm name="trunc_ln471_2"/></StgValue>
</operation>

<operation id="294" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="0" op_0_bw="96" op_1_bw="7">
<![CDATA[
:34 %store_ln471 = store i96 %trunc_ln471_2, i7 %init_patch_addr_2

]]></Node>
<StgValue><ssdm name="store_ln471"/></StgValue>
</operation>

<operation id="295" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="128" op_0_bw="12" op_1_bw="0">
<![CDATA[
:43 %points_load_36 = load i12 %points_addr_36

]]></Node>
<StgValue><ssdm name="points_load_36"/></StgValue>
</operation>

<operation id="296" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="96" op_0_bw="128">
<![CDATA[
:44 %trunc_ln471_3 = trunc i128 %points_load_36

]]></Node>
<StgValue><ssdm name="trunc_ln471_3"/></StgValue>
</operation>

<operation id="297" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="0" op_0_bw="96" op_1_bw="7">
<![CDATA[
:45 %store_ln471 = store i96 %trunc_ln471_3, i7 %init_patch_addr_3

]]></Node>
<StgValue><ssdm name="store_ln471"/></StgValue>
</operation>

<operation id="298" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:46 %ret_41 = add i12 %ret_52, i12 4085

]]></Node>
<StgValue><ssdm name="ret_41"/></StgValue>
</operation>

<operation id="299" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="16" op_0_bw="16" op_1_bw="12" op_2_bw="4">
<![CDATA[
:47 %shl_ln471_5 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i12.i4, i12 %ret_41, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln471_5"/></StgValue>
</operation>

<operation id="300" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:48 %add_ln471_4 = add i16 %shl_ln471_5, i16 %shl_ln3

]]></Node>
<StgValue><ssdm name="add_ln471_4"/></StgValue>
</operation>

<operation id="301" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="3" op_0_bw="3" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
:49 %lshr_ln471_4 = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %add_ln471_4, i32 13, i32 15

]]></Node>
<StgValue><ssdm name="lshr_ln471_4"/></StgValue>
</operation>

<operation id="302" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:50 %add_ln471_20 = add i9 %trunc_ln1461, i9 501

]]></Node>
<StgValue><ssdm name="add_ln471_20"/></StgValue>
</operation>

<operation id="303" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="12" op_0_bw="12" op_1_bw="3" op_2_bw="9">
<![CDATA[
:51 %tmp_70 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i3.i9, i3 %lshr_ln471_4, i9 %add_ln471_20

]]></Node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>

<operation id="304" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="64" op_0_bw="12">
<![CDATA[
:52 %zext_ln471_4 = zext i12 %tmp_70

]]></Node>
<StgValue><ssdm name="zext_ln471_4"/></StgValue>
</operation>

<operation id="305" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
:53 %points_addr_37 = getelementptr i128 %points, i64 0, i64 %zext_ln471_4

]]></Node>
<StgValue><ssdm name="points_addr_37"/></StgValue>
</operation>

<operation id="306" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="128" op_0_bw="12" op_1_bw="0">
<![CDATA[
:54 %points_load_37 = load i12 %points_addr_37

]]></Node>
<StgValue><ssdm name="points_load_37"/></StgValue>
</operation>

<operation id="307" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:57 %ret_42 = add i12 %ret_52, i12 4086

]]></Node>
<StgValue><ssdm name="ret_42"/></StgValue>
</operation>

<operation id="308" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="16" op_0_bw="16" op_1_bw="12" op_2_bw="4">
<![CDATA[
:58 %shl_ln471_6 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i12.i4, i12 %ret_42, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln471_6"/></StgValue>
</operation>

<operation id="309" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:59 %add_ln471_5 = add i16 %shl_ln471_6, i16 %shl_ln3

]]></Node>
<StgValue><ssdm name="add_ln471_5"/></StgValue>
</operation>

<operation id="310" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="3" op_0_bw="3" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
:60 %lshr_ln471_5 = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %add_ln471_5, i32 13, i32 15

]]></Node>
<StgValue><ssdm name="lshr_ln471_5"/></StgValue>
</operation>

<operation id="311" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:61 %add_ln471_21 = add i9 %trunc_ln1461, i9 502

]]></Node>
<StgValue><ssdm name="add_ln471_21"/></StgValue>
</operation>

<operation id="312" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="12" op_0_bw="12" op_1_bw="3" op_2_bw="9">
<![CDATA[
:62 %tmp_71 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i3.i9, i3 %lshr_ln471_5, i9 %add_ln471_21

]]></Node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>

<operation id="313" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="64" op_0_bw="12">
<![CDATA[
:63 %zext_ln471_5 = zext i12 %tmp_71

]]></Node>
<StgValue><ssdm name="zext_ln471_5"/></StgValue>
</operation>

<operation id="314" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
:64 %points_addr_38 = getelementptr i128 %points, i64 0, i64 %zext_ln471_5

]]></Node>
<StgValue><ssdm name="points_addr_38"/></StgValue>
</operation>

<operation id="315" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="128" op_0_bw="12" op_1_bw="0">
<![CDATA[
:65 %points_load_38 = load i12 %points_addr_38

]]></Node>
<StgValue><ssdm name="points_load_38"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="316" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="128" op_0_bw="12" op_1_bw="0">
<![CDATA[
:54 %points_load_37 = load i12 %points_addr_37

]]></Node>
<StgValue><ssdm name="points_load_37"/></StgValue>
</operation>

<operation id="317" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="96" op_0_bw="128">
<![CDATA[
:55 %trunc_ln471_4 = trunc i128 %points_load_37

]]></Node>
<StgValue><ssdm name="trunc_ln471_4"/></StgValue>
</operation>

<operation id="318" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="0" op_0_bw="96" op_1_bw="7">
<![CDATA[
:56 %store_ln471 = store i96 %trunc_ln471_4, i7 %init_patch_addr_4

]]></Node>
<StgValue><ssdm name="store_ln471"/></StgValue>
</operation>

<operation id="319" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="128" op_0_bw="12" op_1_bw="0">
<![CDATA[
:65 %points_load_38 = load i12 %points_addr_38

]]></Node>
<StgValue><ssdm name="points_load_38"/></StgValue>
</operation>

<operation id="320" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="96" op_0_bw="128">
<![CDATA[
:66 %trunc_ln471_5 = trunc i128 %points_load_38

]]></Node>
<StgValue><ssdm name="trunc_ln471_5"/></StgValue>
</operation>

<operation id="321" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="0" op_0_bw="96" op_1_bw="7">
<![CDATA[
:67 %store_ln471 = store i96 %trunc_ln471_5, i7 %init_patch_addr_5

]]></Node>
<StgValue><ssdm name="store_ln471"/></StgValue>
</operation>

<operation id="322" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:68 %ret_43 = add i12 %ret_52, i12 4087

]]></Node>
<StgValue><ssdm name="ret_43"/></StgValue>
</operation>

<operation id="323" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="16" op_0_bw="16" op_1_bw="12" op_2_bw="4">
<![CDATA[
:69 %shl_ln471_7 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i12.i4, i12 %ret_43, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln471_7"/></StgValue>
</operation>

<operation id="324" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:70 %add_ln471_6 = add i16 %shl_ln471_7, i16 %shl_ln3

]]></Node>
<StgValue><ssdm name="add_ln471_6"/></StgValue>
</operation>

<operation id="325" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="3" op_0_bw="3" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
:71 %lshr_ln471_6 = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %add_ln471_6, i32 13, i32 15

]]></Node>
<StgValue><ssdm name="lshr_ln471_6"/></StgValue>
</operation>

<operation id="326" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:72 %add_ln471_22 = add i9 %trunc_ln1461, i9 503

]]></Node>
<StgValue><ssdm name="add_ln471_22"/></StgValue>
</operation>

<operation id="327" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="12" op_0_bw="12" op_1_bw="3" op_2_bw="9">
<![CDATA[
:73 %tmp_72 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i3.i9, i3 %lshr_ln471_6, i9 %add_ln471_22

]]></Node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>

<operation id="328" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="64" op_0_bw="12">
<![CDATA[
:74 %zext_ln471_6 = zext i12 %tmp_72

]]></Node>
<StgValue><ssdm name="zext_ln471_6"/></StgValue>
</operation>

<operation id="329" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
:75 %points_addr_39 = getelementptr i128 %points, i64 0, i64 %zext_ln471_6

]]></Node>
<StgValue><ssdm name="points_addr_39"/></StgValue>
</operation>

<operation id="330" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="128" op_0_bw="12" op_1_bw="0">
<![CDATA[
:76 %points_load_39 = load i12 %points_addr_39

]]></Node>
<StgValue><ssdm name="points_load_39"/></StgValue>
</operation>

<operation id="331" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:79 %ret_44 = add i12 %ret_52, i12 4088

]]></Node>
<StgValue><ssdm name="ret_44"/></StgValue>
</operation>

<operation id="332" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="16" op_0_bw="16" op_1_bw="12" op_2_bw="4">
<![CDATA[
:80 %shl_ln471_8 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i12.i4, i12 %ret_44, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln471_8"/></StgValue>
</operation>

<operation id="333" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:81 %add_ln471_7 = add i16 %shl_ln471_8, i16 %shl_ln3

]]></Node>
<StgValue><ssdm name="add_ln471_7"/></StgValue>
</operation>

<operation id="334" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="3" op_0_bw="3" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
:82 %lshr_ln471_7 = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %add_ln471_7, i32 13, i32 15

]]></Node>
<StgValue><ssdm name="lshr_ln471_7"/></StgValue>
</operation>

<operation id="335" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:83 %add_ln471_23 = add i9 %trunc_ln1461, i9 504

]]></Node>
<StgValue><ssdm name="add_ln471_23"/></StgValue>
</operation>

<operation id="336" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="12" op_0_bw="12" op_1_bw="3" op_2_bw="9">
<![CDATA[
:84 %tmp_73 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i3.i9, i3 %lshr_ln471_7, i9 %add_ln471_23

]]></Node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>

<operation id="337" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="64" op_0_bw="12">
<![CDATA[
:85 %zext_ln471_7 = zext i12 %tmp_73

]]></Node>
<StgValue><ssdm name="zext_ln471_7"/></StgValue>
</operation>

<operation id="338" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
:86 %points_addr_40 = getelementptr i128 %points, i64 0, i64 %zext_ln471_7

]]></Node>
<StgValue><ssdm name="points_addr_40"/></StgValue>
</operation>

<operation id="339" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="128" op_0_bw="12" op_1_bw="0">
<![CDATA[
:87 %points_load_40 = load i12 %points_addr_40

]]></Node>
<StgValue><ssdm name="points_load_40"/></StgValue>
</operation>

<operation id="340" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:90 %ret_45 = add i12 %ret_52, i12 4089

]]></Node>
<StgValue><ssdm name="ret_45"/></StgValue>
</operation>

<operation id="341" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="16" op_0_bw="16" op_1_bw="12" op_2_bw="4">
<![CDATA[
:91 %shl_ln471_9 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i12.i4, i12 %ret_45, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln471_9"/></StgValue>
</operation>

<operation id="342" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:92 %add_ln471_8 = add i16 %shl_ln471_9, i16 %shl_ln3

]]></Node>
<StgValue><ssdm name="add_ln471_8"/></StgValue>
</operation>

<operation id="343" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="3" op_0_bw="3" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
:93 %lshr_ln471_8 = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %add_ln471_8, i32 13, i32 15

]]></Node>
<StgValue><ssdm name="lshr_ln471_8"/></StgValue>
</operation>

<operation id="344" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:101 %ret_46 = add i12 %ret_52, i12 4090

]]></Node>
<StgValue><ssdm name="ret_46"/></StgValue>
</operation>

<operation id="345" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="16" op_0_bw="16" op_1_bw="12" op_2_bw="4">
<![CDATA[
:102 %shl_ln471_s = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i12.i4, i12 %ret_46, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln471_s"/></StgValue>
</operation>

<operation id="346" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:103 %add_ln471_9 = add i16 %shl_ln471_s, i16 %shl_ln3

]]></Node>
<StgValue><ssdm name="add_ln471_9"/></StgValue>
</operation>

<operation id="347" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="3" op_0_bw="3" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
:104 %lshr_ln471_9 = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %add_ln471_9, i32 13, i32 15

]]></Node>
<StgValue><ssdm name="lshr_ln471_9"/></StgValue>
</operation>

<operation id="348" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:112 %ret_47 = add i12 %ret_52, i12 4091

]]></Node>
<StgValue><ssdm name="ret_47"/></StgValue>
</operation>

<operation id="349" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="16" op_0_bw="16" op_1_bw="12" op_2_bw="4">
<![CDATA[
:113 %shl_ln471_10 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i12.i4, i12 %ret_47, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln471_10"/></StgValue>
</operation>

<operation id="350" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:114 %add_ln471_10 = add i16 %shl_ln471_10, i16 %shl_ln3

]]></Node>
<StgValue><ssdm name="add_ln471_10"/></StgValue>
</operation>

<operation id="351" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="3" op_0_bw="3" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
:115 %lshr_ln471_s = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %add_ln471_10, i32 13, i32 15

]]></Node>
<StgValue><ssdm name="lshr_ln471_s"/></StgValue>
</operation>

<operation id="352" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:123 %ret_48 = add i12 %ret_52, i12 4092

]]></Node>
<StgValue><ssdm name="ret_48"/></StgValue>
</operation>

<operation id="353" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="16" op_0_bw="16" op_1_bw="12" op_2_bw="4">
<![CDATA[
:124 %shl_ln471_11 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i12.i4, i12 %ret_48, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln471_11"/></StgValue>
</operation>

<operation id="354" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:125 %add_ln471_11 = add i16 %shl_ln471_11, i16 %shl_ln3

]]></Node>
<StgValue><ssdm name="add_ln471_11"/></StgValue>
</operation>

<operation id="355" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="3" op_0_bw="3" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
:126 %lshr_ln471_10 = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %add_ln471_11, i32 13, i32 15

]]></Node>
<StgValue><ssdm name="lshr_ln471_10"/></StgValue>
</operation>

<operation id="356" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:134 %ret_49 = add i12 %ret_52, i12 4093

]]></Node>
<StgValue><ssdm name="ret_49"/></StgValue>
</operation>

<operation id="357" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="16" op_0_bw="16" op_1_bw="12" op_2_bw="4">
<![CDATA[
:135 %shl_ln471_12 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i12.i4, i12 %ret_49, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln471_12"/></StgValue>
</operation>

<operation id="358" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:136 %add_ln471_12 = add i16 %shl_ln471_12, i16 %shl_ln3

]]></Node>
<StgValue><ssdm name="add_ln471_12"/></StgValue>
</operation>

<operation id="359" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="3" op_0_bw="3" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
:137 %lshr_ln471_11 = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %add_ln471_12, i32 13, i32 15

]]></Node>
<StgValue><ssdm name="lshr_ln471_11"/></StgValue>
</operation>

<operation id="360" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:145 %ret_50 = add i12 %ret_52, i12 4094

]]></Node>
<StgValue><ssdm name="ret_50"/></StgValue>
</operation>

<operation id="361" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="16" op_0_bw="16" op_1_bw="12" op_2_bw="4">
<![CDATA[
:146 %shl_ln471_13 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i12.i4, i12 %ret_50, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln471_13"/></StgValue>
</operation>

<operation id="362" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:147 %add_ln471_13 = add i16 %shl_ln471_13, i16 %shl_ln3

]]></Node>
<StgValue><ssdm name="add_ln471_13"/></StgValue>
</operation>

<operation id="363" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="3" op_0_bw="3" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
:148 %lshr_ln471_12 = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %add_ln471_13, i32 13, i32 15

]]></Node>
<StgValue><ssdm name="lshr_ln471_12"/></StgValue>
</operation>

<operation id="364" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:156 %ret_51 = add i12 %ret_52, i12 4095

]]></Node>
<StgValue><ssdm name="ret_51"/></StgValue>
</operation>

<operation id="365" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="16" op_0_bw="16" op_1_bw="12" op_2_bw="4">
<![CDATA[
:157 %shl_ln471_14 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i12.i4, i12 %ret_51, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln471_14"/></StgValue>
</operation>

<operation id="366" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:158 %add_ln471_14 = add i16 %shl_ln471_14, i16 %shl_ln3

]]></Node>
<StgValue><ssdm name="add_ln471_14"/></StgValue>
</operation>

<operation id="367" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="3" op_0_bw="3" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
:159 %lshr_ln471_13 = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %add_ln471_14, i32 13, i32 15

]]></Node>
<StgValue><ssdm name="lshr_ln471_13"/></StgValue>
</operation>

<operation id="368" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="16" op_0_bw="16" op_1_bw="12" op_2_bw="4">
<![CDATA[
:167 %shl_ln471_15 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i12.i4, i12 %ret_52, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln471_15"/></StgValue>
</operation>

<operation id="369" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:168 %add_ln471_15 = add i16 %shl_ln471_15, i16 %shl_ln3

]]></Node>
<StgValue><ssdm name="add_ln471_15"/></StgValue>
</operation>

<operation id="370" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="3" op_0_bw="3" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
:169 %lshr_ln471_14 = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %add_ln471_15, i32 13, i32 15

]]></Node>
<StgValue><ssdm name="lshr_ln471_14"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="371" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="128" op_0_bw="12" op_1_bw="0">
<![CDATA[
:76 %points_load_39 = load i12 %points_addr_39

]]></Node>
<StgValue><ssdm name="points_load_39"/></StgValue>
</operation>

<operation id="372" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="96" op_0_bw="128">
<![CDATA[
:77 %trunc_ln471_6 = trunc i128 %points_load_39

]]></Node>
<StgValue><ssdm name="trunc_ln471_6"/></StgValue>
</operation>

<operation id="373" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="0" op_0_bw="96" op_1_bw="7">
<![CDATA[
:78 %store_ln471 = store i96 %trunc_ln471_6, i7 %init_patch_addr_6

]]></Node>
<StgValue><ssdm name="store_ln471"/></StgValue>
</operation>

<operation id="374" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="128" op_0_bw="12" op_1_bw="0">
<![CDATA[
:87 %points_load_40 = load i12 %points_addr_40

]]></Node>
<StgValue><ssdm name="points_load_40"/></StgValue>
</operation>

<operation id="375" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="96" op_0_bw="128">
<![CDATA[
:88 %trunc_ln471_7 = trunc i128 %points_load_40

]]></Node>
<StgValue><ssdm name="trunc_ln471_7"/></StgValue>
</operation>

<operation id="376" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="0" op_0_bw="96" op_1_bw="7">
<![CDATA[
:89 %store_ln471 = store i96 %trunc_ln471_7, i7 %init_patch_addr_7

]]></Node>
<StgValue><ssdm name="store_ln471"/></StgValue>
</operation>

<operation id="377" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:94 %add_ln471_24 = add i9 %trunc_ln1461, i9 505

]]></Node>
<StgValue><ssdm name="add_ln471_24"/></StgValue>
</operation>

<operation id="378" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="12" op_0_bw="12" op_1_bw="3" op_2_bw="9">
<![CDATA[
:95 %tmp_74 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i3.i9, i3 %lshr_ln471_8, i9 %add_ln471_24

]]></Node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>

<operation id="379" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="64" op_0_bw="12">
<![CDATA[
:96 %zext_ln471_8 = zext i12 %tmp_74

]]></Node>
<StgValue><ssdm name="zext_ln471_8"/></StgValue>
</operation>

<operation id="380" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
:97 %points_addr_41 = getelementptr i128 %points, i64 0, i64 %zext_ln471_8

]]></Node>
<StgValue><ssdm name="points_addr_41"/></StgValue>
</operation>

<operation id="381" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="128" op_0_bw="12" op_1_bw="0">
<![CDATA[
:98 %points_load_41 = load i12 %points_addr_41

]]></Node>
<StgValue><ssdm name="points_load_41"/></StgValue>
</operation>

<operation id="382" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:105 %add_ln471_25 = add i9 %trunc_ln1461, i9 506

]]></Node>
<StgValue><ssdm name="add_ln471_25"/></StgValue>
</operation>

<operation id="383" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="12" op_0_bw="12" op_1_bw="3" op_2_bw="9">
<![CDATA[
:106 %tmp_75 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i3.i9, i3 %lshr_ln471_9, i9 %add_ln471_25

]]></Node>
<StgValue><ssdm name="tmp_75"/></StgValue>
</operation>

<operation id="384" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="64" op_0_bw="12">
<![CDATA[
:107 %zext_ln471_9 = zext i12 %tmp_75

]]></Node>
<StgValue><ssdm name="zext_ln471_9"/></StgValue>
</operation>

<operation id="385" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
:108 %points_addr_42 = getelementptr i128 %points, i64 0, i64 %zext_ln471_9

]]></Node>
<StgValue><ssdm name="points_addr_42"/></StgValue>
</operation>

<operation id="386" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="128" op_0_bw="12" op_1_bw="0">
<![CDATA[
:109 %points_load_42 = load i12 %points_addr_42

]]></Node>
<StgValue><ssdm name="points_load_42"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="387" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="128" op_0_bw="12" op_1_bw="0">
<![CDATA[
:98 %points_load_41 = load i12 %points_addr_41

]]></Node>
<StgValue><ssdm name="points_load_41"/></StgValue>
</operation>

<operation id="388" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="96" op_0_bw="128">
<![CDATA[
:99 %trunc_ln471_8 = trunc i128 %points_load_41

]]></Node>
<StgValue><ssdm name="trunc_ln471_8"/></StgValue>
</operation>

<operation id="389" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="0" op_0_bw="96" op_1_bw="7">
<![CDATA[
:100 %store_ln471 = store i96 %trunc_ln471_8, i7 %init_patch_addr_8

]]></Node>
<StgValue><ssdm name="store_ln471"/></StgValue>
</operation>

<operation id="390" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="128" op_0_bw="12" op_1_bw="0">
<![CDATA[
:109 %points_load_42 = load i12 %points_addr_42

]]></Node>
<StgValue><ssdm name="points_load_42"/></StgValue>
</operation>

<operation id="391" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="96" op_0_bw="128">
<![CDATA[
:110 %trunc_ln471_9 = trunc i128 %points_load_42

]]></Node>
<StgValue><ssdm name="trunc_ln471_9"/></StgValue>
</operation>

<operation id="392" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="0" op_0_bw="96" op_1_bw="7">
<![CDATA[
:111 %store_ln471 = store i96 %trunc_ln471_9, i7 %init_patch_addr_9

]]></Node>
<StgValue><ssdm name="store_ln471"/></StgValue>
</operation>

<operation id="393" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:116 %add_ln471_26 = add i9 %trunc_ln1461, i9 507

]]></Node>
<StgValue><ssdm name="add_ln471_26"/></StgValue>
</operation>

<operation id="394" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="12" op_0_bw="12" op_1_bw="3" op_2_bw="9">
<![CDATA[
:117 %tmp_76 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i3.i9, i3 %lshr_ln471_s, i9 %add_ln471_26

]]></Node>
<StgValue><ssdm name="tmp_76"/></StgValue>
</operation>

<operation id="395" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="64" op_0_bw="12">
<![CDATA[
:118 %zext_ln471_10 = zext i12 %tmp_76

]]></Node>
<StgValue><ssdm name="zext_ln471_10"/></StgValue>
</operation>

<operation id="396" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
:119 %points_addr_43 = getelementptr i128 %points, i64 0, i64 %zext_ln471_10

]]></Node>
<StgValue><ssdm name="points_addr_43"/></StgValue>
</operation>

<operation id="397" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="128" op_0_bw="12" op_1_bw="0">
<![CDATA[
:120 %points_load_43 = load i12 %points_addr_43

]]></Node>
<StgValue><ssdm name="points_load_43"/></StgValue>
</operation>

<operation id="398" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:127 %add_ln471_27 = add i9 %trunc_ln1461, i9 508

]]></Node>
<StgValue><ssdm name="add_ln471_27"/></StgValue>
</operation>

<operation id="399" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="12" op_0_bw="12" op_1_bw="3" op_2_bw="9">
<![CDATA[
:128 %tmp_77 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i3.i9, i3 %lshr_ln471_10, i9 %add_ln471_27

]]></Node>
<StgValue><ssdm name="tmp_77"/></StgValue>
</operation>

<operation id="400" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="64" op_0_bw="12">
<![CDATA[
:129 %zext_ln471_11 = zext i12 %tmp_77

]]></Node>
<StgValue><ssdm name="zext_ln471_11"/></StgValue>
</operation>

<operation id="401" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
:130 %points_addr_44 = getelementptr i128 %points, i64 0, i64 %zext_ln471_11

]]></Node>
<StgValue><ssdm name="points_addr_44"/></StgValue>
</operation>

<operation id="402" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="128" op_0_bw="12" op_1_bw="0">
<![CDATA[
:131 %points_load_44 = load i12 %points_addr_44

]]></Node>
<StgValue><ssdm name="points_load_44"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="403" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="128" op_0_bw="12" op_1_bw="0">
<![CDATA[
:120 %points_load_43 = load i12 %points_addr_43

]]></Node>
<StgValue><ssdm name="points_load_43"/></StgValue>
</operation>

<operation id="404" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="96" op_0_bw="128">
<![CDATA[
:121 %trunc_ln471_10 = trunc i128 %points_load_43

]]></Node>
<StgValue><ssdm name="trunc_ln471_10"/></StgValue>
</operation>

<operation id="405" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="0" op_0_bw="96" op_1_bw="7">
<![CDATA[
:122 %store_ln471 = store i96 %trunc_ln471_10, i7 %init_patch_addr_10

]]></Node>
<StgValue><ssdm name="store_ln471"/></StgValue>
</operation>

<operation id="406" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="128" op_0_bw="12" op_1_bw="0">
<![CDATA[
:131 %points_load_44 = load i12 %points_addr_44

]]></Node>
<StgValue><ssdm name="points_load_44"/></StgValue>
</operation>

<operation id="407" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="96" op_0_bw="128">
<![CDATA[
:132 %trunc_ln471_11 = trunc i128 %points_load_44

]]></Node>
<StgValue><ssdm name="trunc_ln471_11"/></StgValue>
</operation>

<operation id="408" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="0" op_0_bw="96" op_1_bw="7">
<![CDATA[
:133 %store_ln471 = store i96 %trunc_ln471_11, i7 %init_patch_addr_11

]]></Node>
<StgValue><ssdm name="store_ln471"/></StgValue>
</operation>

<operation id="409" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:138 %add_ln471_28 = add i9 %trunc_ln1461, i9 509

]]></Node>
<StgValue><ssdm name="add_ln471_28"/></StgValue>
</operation>

<operation id="410" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="12" op_0_bw="12" op_1_bw="3" op_2_bw="9">
<![CDATA[
:139 %tmp_78 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i3.i9, i3 %lshr_ln471_11, i9 %add_ln471_28

]]></Node>
<StgValue><ssdm name="tmp_78"/></StgValue>
</operation>

<operation id="411" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="64" op_0_bw="12">
<![CDATA[
:140 %zext_ln471_12 = zext i12 %tmp_78

]]></Node>
<StgValue><ssdm name="zext_ln471_12"/></StgValue>
</operation>

<operation id="412" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
:141 %points_addr_45 = getelementptr i128 %points, i64 0, i64 %zext_ln471_12

]]></Node>
<StgValue><ssdm name="points_addr_45"/></StgValue>
</operation>

<operation id="413" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="128" op_0_bw="12" op_1_bw="0">
<![CDATA[
:142 %points_load_45 = load i12 %points_addr_45

]]></Node>
<StgValue><ssdm name="points_load_45"/></StgValue>
</operation>

<operation id="414" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:149 %add_ln471_29 = add i9 %trunc_ln1461, i9 510

]]></Node>
<StgValue><ssdm name="add_ln471_29"/></StgValue>
</operation>

<operation id="415" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="12" op_0_bw="12" op_1_bw="3" op_2_bw="9">
<![CDATA[
:150 %tmp_79 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i3.i9, i3 %lshr_ln471_12, i9 %add_ln471_29

]]></Node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>

<operation id="416" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="64" op_0_bw="12">
<![CDATA[
:151 %zext_ln471_13 = zext i12 %tmp_79

]]></Node>
<StgValue><ssdm name="zext_ln471_13"/></StgValue>
</operation>

<operation id="417" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
:152 %points_addr_46 = getelementptr i128 %points, i64 0, i64 %zext_ln471_13

]]></Node>
<StgValue><ssdm name="points_addr_46"/></StgValue>
</operation>

<operation id="418" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="128" op_0_bw="12" op_1_bw="0">
<![CDATA[
:153 %points_load_46 = load i12 %points_addr_46

]]></Node>
<StgValue><ssdm name="points_load_46"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="419" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="128" op_0_bw="12" op_1_bw="0">
<![CDATA[
:142 %points_load_45 = load i12 %points_addr_45

]]></Node>
<StgValue><ssdm name="points_load_45"/></StgValue>
</operation>

<operation id="420" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="96" op_0_bw="128">
<![CDATA[
:143 %trunc_ln471_12 = trunc i128 %points_load_45

]]></Node>
<StgValue><ssdm name="trunc_ln471_12"/></StgValue>
</operation>

<operation id="421" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="0" op_0_bw="96" op_1_bw="7">
<![CDATA[
:144 %store_ln471 = store i96 %trunc_ln471_12, i7 %init_patch_addr_12

]]></Node>
<StgValue><ssdm name="store_ln471"/></StgValue>
</operation>

<operation id="422" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="128" op_0_bw="12" op_1_bw="0">
<![CDATA[
:153 %points_load_46 = load i12 %points_addr_46

]]></Node>
<StgValue><ssdm name="points_load_46"/></StgValue>
</operation>

<operation id="423" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="96" op_0_bw="128">
<![CDATA[
:154 %trunc_ln471_13 = trunc i128 %points_load_46

]]></Node>
<StgValue><ssdm name="trunc_ln471_13"/></StgValue>
</operation>

<operation id="424" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="0" op_0_bw="96" op_1_bw="7">
<![CDATA[
:155 %store_ln471 = store i96 %trunc_ln471_13, i7 %init_patch_addr_13

]]></Node>
<StgValue><ssdm name="store_ln471"/></StgValue>
</operation>

<operation id="425" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:160 %add_ln471_30 = add i9 %trunc_ln1461, i9 511

]]></Node>
<StgValue><ssdm name="add_ln471_30"/></StgValue>
</operation>

<operation id="426" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="12" op_0_bw="12" op_1_bw="3" op_2_bw="9">
<![CDATA[
:161 %tmp_80 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i3.i9, i3 %lshr_ln471_13, i9 %add_ln471_30

]]></Node>
<StgValue><ssdm name="tmp_80"/></StgValue>
</operation>

<operation id="427" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="64" op_0_bw="12">
<![CDATA[
:162 %zext_ln471_14 = zext i12 %tmp_80

]]></Node>
<StgValue><ssdm name="zext_ln471_14"/></StgValue>
</operation>

<operation id="428" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
:163 %points_addr_47 = getelementptr i128 %points, i64 0, i64 %zext_ln471_14

]]></Node>
<StgValue><ssdm name="points_addr_47"/></StgValue>
</operation>

<operation id="429" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="128" op_0_bw="12" op_1_bw="0">
<![CDATA[
:164 %points_load_47 = load i12 %points_addr_47

]]></Node>
<StgValue><ssdm name="points_load_47"/></StgValue>
</operation>

<operation id="430" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="12" op_0_bw="12" op_1_bw="3" op_2_bw="9">
<![CDATA[
:170 %tmp_81 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i3.i9, i3 %lshr_ln471_14, i9 %trunc_ln1461

]]></Node>
<StgValue><ssdm name="tmp_81"/></StgValue>
</operation>

<operation id="431" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="64" op_0_bw="12">
<![CDATA[
:171 %zext_ln471_15 = zext i12 %tmp_81

]]></Node>
<StgValue><ssdm name="zext_ln471_15"/></StgValue>
</operation>

<operation id="432" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
:172 %points_addr_48 = getelementptr i128 %points, i64 0, i64 %zext_ln471_15

]]></Node>
<StgValue><ssdm name="points_addr_48"/></StgValue>
</operation>

<operation id="433" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="128" op_0_bw="12" op_1_bw="0">
<![CDATA[
:173 %points_load_48 = load i12 %points_addr_48

]]></Node>
<StgValue><ssdm name="points_load_48"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="434" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="leftRight_offset_read" val="0"/>
<literal name="icmp_ln878" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="128" op_0_bw="12" op_1_bw="0">
<![CDATA[
:164 %points_load_47 = load i12 %points_addr_47

]]></Node>
<StgValue><ssdm name="points_load_47"/></StgValue>
</operation>

<operation id="435" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="leftRight_offset_read" val="0"/>
<literal name="icmp_ln878" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="96" op_0_bw="128">
<![CDATA[
:165 %trunc_ln471_14 = trunc i128 %points_load_47

]]></Node>
<StgValue><ssdm name="trunc_ln471_14"/></StgValue>
</operation>

<operation id="436" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="leftRight_offset_read" val="0"/>
<literal name="icmp_ln878" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="0" op_0_bw="96" op_1_bw="7">
<![CDATA[
:166 %store_ln471 = store i96 %trunc_ln471_14, i7 %init_patch_addr_14

]]></Node>
<StgValue><ssdm name="store_ln471"/></StgValue>
</operation>

<operation id="437" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="leftRight_offset_read" val="0"/>
<literal name="icmp_ln878" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="128" op_0_bw="12" op_1_bw="0">
<![CDATA[
:173 %points_load_48 = load i12 %points_addr_48

]]></Node>
<StgValue><ssdm name="points_load_48"/></StgValue>
</operation>

<operation id="438" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="leftRight_offset_read" val="0"/>
<literal name="icmp_ln878" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="96" op_0_bw="128">
<![CDATA[
:174 %trunc_ln471_15 = trunc i128 %points_load_48

]]></Node>
<StgValue><ssdm name="trunc_ln471_15"/></StgValue>
</operation>

<operation id="439" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="leftRight_offset_read" val="0"/>
<literal name="icmp_ln878" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="0" op_0_bw="96" op_1_bw="7">
<![CDATA[
:175 %store_ln471 = store i96 %trunc_ln471_15, i7 %init_patch_addr_15

]]></Node>
<StgValue><ssdm name="store_ln471"/></StgValue>
</operation>

<operation id="440" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="leftRight_offset_read" val="0"/>
<literal name="icmp_ln878" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="0" op_0_bw="0">
<![CDATA[
:176 %br_ln0 = br void %_ZNK13ap_fixed_baseILi32ELi12ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEltEd.exit.thread._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="441" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="804" bw="0">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi12ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEltEd.exit.thread._crit_edge:0 %ret_ln476 = ret

]]></Node>
<StgValue><ssdm name="ret_ln476"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="442" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="64" op_0_bw="32">
<![CDATA[
_ifconv:22 %zext_ln909_2 = zext i32 %m_30

]]></Node>
<StgValue><ssdm name="zext_ln909_2"/></StgValue>
</operation>

<operation id="443" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln908" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:23 %sub_ln909 = sub i32 54, i32 %sub_ln894

]]></Node>
<StgValue><ssdm name="sub_ln909"/></StgValue>
</operation>

<operation id="444" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln908" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="64" op_0_bw="32">
<![CDATA[
_ifconv:24 %zext_ln909 = zext i32 %sub_ln909

]]></Node>
<StgValue><ssdm name="zext_ln909"/></StgValue>
</operation>

<operation id="445" st_id="19" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln908" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:25 %shl_ln909 = shl i64 %zext_ln909_2, i64 %zext_ln909

]]></Node>
<StgValue><ssdm name="shl_ln909"/></StgValue>
</operation>

<operation id="446" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln908" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:27 %add_ln908 = add i32 %sub_ln894, i32 4294967242

]]></Node>
<StgValue><ssdm name="add_ln908"/></StgValue>
</operation>

<operation id="447" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln908" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="64" op_0_bw="32">
<![CDATA[
_ifconv:28 %zext_ln908 = zext i32 %add_ln908

]]></Node>
<StgValue><ssdm name="zext_ln908"/></StgValue>
</operation>

<operation id="448" st_id="19" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln908" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:29 %lshr_ln908 = lshr i64 %zext_ln909_2, i64 %zext_ln908

]]></Node>
<StgValue><ssdm name="lshr_ln908"/></StgValue>
</operation>

<operation id="449" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:31 %m = select i1 %icmp_ln908, i64 %lshr_ln908, i64 %shl_ln909

]]></Node>
<StgValue><ssdm name="m"/></StgValue>
</operation>

<operation id="450" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="64" op_0_bw="1">
<![CDATA[
_ifconv:32 %zext_ln911 = zext i1 %select_ln908

]]></Node>
<StgValue><ssdm name="zext_ln911"/></StgValue>
</operation>

<operation id="451" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:33 %m_23 = add i64 %m, i64 %zext_ln911

]]></Node>
<StgValue><ssdm name="m_23"/></StgValue>
</operation>

<operation id="452" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="63" op_0_bw="63" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:34 %m_31 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %m_23, i32 1, i32 63

]]></Node>
<StgValue><ssdm name="m_31"/></StgValue>
</operation>

<operation id="453" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="64" op_0_bw="63">
<![CDATA[
_ifconv:35 %zext_ln912 = zext i63 %m_31

]]></Node>
<StgValue><ssdm name="zext_ln912"/></StgValue>
</operation>

<operation id="454" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
_ifconv:36 %p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %m_23, i32 54

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="455" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
_ifconv:37 %select_ln893 = select i1 %p_Result_s, i11 1023, i11 1022

]]></Node>
<StgValue><ssdm name="select_ln893"/></StgValue>
</operation>

<operation id="456" st_id="19" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv:39 %sub_ln915 = sub i11 12, i11 %trunc_ln893

]]></Node>
<StgValue><ssdm name="sub_ln915"/></StgValue>
</operation>

<operation id="457" st_id="19" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv:40 %add_ln915 = add i11 %sub_ln915, i11 %select_ln893

]]></Node>
<StgValue><ssdm name="add_ln915"/></StgValue>
</operation>

<operation id="458" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="12" op_0_bw="12" op_1_bw="1" op_2_bw="11">
<![CDATA[
_ifconv:41 %tmp_s = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i1.i11, i1 %p_Result_40, i11 %add_ln915

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="459" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="12" op_3_bw="32" op_4_bw="32">
<![CDATA[
_ifconv:42 %p_Result_43 = partset i64 @_ssdm_op_PartSet.i64.i64.i12.i32.i32, i64 %zext_ln912, i12 %tmp_s, i32 52, i32 63

]]></Node>
<StgValue><ssdm name="p_Result_43"/></StgValue>
</operation>

<operation id="460" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="64" op_0_bw="64">
<![CDATA[
_ifconv:43 %bitcast_ln734 = bitcast i64 %p_Result_43

]]></Node>
<StgValue><ssdm name="bitcast_ln734"/></StgValue>
</operation>

<operation id="461" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="52" op_0_bw="52" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:44 %trunc_ln = partselect i52 @_ssdm_op_PartSelect.i52.i64.i32.i32, i64 %m_23, i32 1, i32 52

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="462" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv:45 %icmp_ln1505 = icmp_ne  i11 %add_ln915, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln1505"/></StgValue>
</operation>

<operation id="463" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
_ifconv:46 %icmp_ln1505_1 = icmp_eq  i52 %trunc_ln, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln1505_1"/></StgValue>
</operation>

<operation id="464" st_id="19" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:48 %tmp_2 = fcmp_ogt  i64 %bitcast_ln734, i64 1e-05

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="465" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:47 %or_ln1505 = or i1 %icmp_ln1505_1, i1 %icmp_ln1505

]]></Node>
<StgValue><ssdm name="or_ln1505"/></StgValue>
</operation>

<operation id="466" st_id="20" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:48 %tmp_2 = fcmp_ogt  i64 %bitcast_ln734, i64 1e-05

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="467" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:49 %and_ln1505 = and i1 %or_ln1505, i1 %tmp_2

]]></Node>
<StgValue><ssdm name="and_ln1505"/></StgValue>
</operation>

<operation id="468" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ifconv:50 %br_ln411 = br i1 %and_ln1505, void %_ZNK13ap_fixed_baseILi32ELi12ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEgtEd.exit.thread, void

]]></Node>
<StgValue><ssdm name="br_ln411"/></StgValue>
</operation>

<operation id="469" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1505" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0 %start_index_V = add i32 %start_index_V_1_load, i32 4294967295

]]></Node>
<StgValue><ssdm name="start_index_V"/></StgValue>
</operation>

<operation id="470" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1505" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
:1 %store_ln692 = store i32 %start_index_V, i32 %start_index_V_3

]]></Node>
<StgValue><ssdm name="store_ln692"/></StgValue>
</operation>

<operation id="471" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1505" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="0" op_0_bw="0">
<![CDATA[
:2 %br_ln413 = br void %_ZNK13ap_fixed_baseILi32ELi12ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEgtEd.exit.thread

]]></Node>
<StgValue><ssdm name="br_ln413"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="472" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi12ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEgtEd.exit.thread:0 %lhs = phi i32 %start_index_V, void, i32 %start_index_V_1_load, void, i32 %start_index_V_1_load, void, i32 %start_index_V_1_load, void %_ifconv

]]></Node>
<StgValue><ssdm name="lhs"/></StgValue>
</operation>

<operation id="473" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="33" op_0_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi12ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEgtEd.exit.thread:1 %sext_ln215 = sext i32 %lhs

]]></Node>
<StgValue><ssdm name="sext_ln215"/></StgValue>
</operation>

<operation id="474" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="12" op_0_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi12ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEgtEd.exit.thread:2 %trunc_ln1346 = trunc i32 %lhs

]]></Node>
<StgValue><ssdm name="trunc_ln1346"/></StgValue>
</operation>

<operation id="475" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi12ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEgtEd.exit.thread:3 %ret = add i33 %sext_ln215, i33 16

]]></Node>
<StgValue><ssdm name="ret"/></StgValue>
</operation>

<operation id="476" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi12ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEgtEd.exit.thread:4 %lhs_3 = load i32 %right_bound_V

]]></Node>
<StgValue><ssdm name="lhs_3"/></StgValue>
</operation>

<operation id="477" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="33" op_0_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi12ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEgtEd.exit.thread:5 %sext_ln215_1 = sext i32 %lhs_3

]]></Node>
<StgValue><ssdm name="sext_ln215_1"/></StgValue>
</operation>

<operation id="478" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="12" op_0_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi12ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEgtEd.exit.thread:6 %ret_20 = trunc i32 %lhs_3

]]></Node>
<StgValue><ssdm name="ret_20"/></StgValue>
</operation>

<operation id="479" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi12ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEgtEd.exit.thread:7 %ret_2 = add i33 %sext_ln215_1, i33 1

]]></Node>
<StgValue><ssdm name="ret_2"/></StgValue>
</operation>

<operation id="480" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="1" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi12ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEgtEd.exit.thread:8 %icmp_ln886 = icmp_sgt  i33 %ret, i33 %ret_2

]]></Node>
<StgValue><ssdm name="icmp_ln886"/></StgValue>
</operation>

<operation id="481" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi12ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEgtEd.exit.thread:9 %br_ln418 = br i1 %icmp_ln886, void, void

]]></Node>
<StgValue><ssdm name="br_ln418"/></StgValue>
</operation>

<operation id="482" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln886" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="16" op_0_bw="16" op_1_bw="3" op_2_bw="13">
<![CDATA[
:0 %shl_ln2 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i3.i13, i3 %i_offset_read, i13 0

]]></Node>
<StgValue><ssdm name="shl_ln2"/></StgValue>
</operation>

<operation id="483" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln886" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="16" op_0_bw="16" op_1_bw="12" op_2_bw="4">
<![CDATA[
:1 %shl_ln432_1 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i12.i4, i12 %trunc_ln1346, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln432_1"/></StgValue>
</operation>

<operation id="484" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln886" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2 %add_ln432 = add i16 %shl_ln432_1, i16 %shl_ln2

]]></Node>
<StgValue><ssdm name="add_ln432"/></StgValue>
</operation>

<operation id="485" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln886" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="3" op_0_bw="3" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
:3 %lshr_ln2 = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %add_ln432, i32 13, i32 15

]]></Node>
<StgValue><ssdm name="lshr_ln2"/></StgValue>
</operation>

<operation id="486" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln886" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="9" op_0_bw="32">
<![CDATA[
:4 %trunc_ln432 = trunc i32 %lhs

]]></Node>
<StgValue><ssdm name="trunc_ln432"/></StgValue>
</operation>

<operation id="487" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln886" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="12" op_0_bw="12" op_1_bw="3" op_2_bw="9">
<![CDATA[
:5 %tmp_50 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i3.i9, i3 %lshr_ln2, i9 %trunc_ln432

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="488" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln886" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="64" op_0_bw="12">
<![CDATA[
:6 %zext_ln432_1 = zext i12 %tmp_50

]]></Node>
<StgValue><ssdm name="zext_ln432_1"/></StgValue>
</operation>

<operation id="489" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln886" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7 %points_addr_17 = getelementptr i128 %points, i64 0, i64 %zext_ln432_1

]]></Node>
<StgValue><ssdm name="points_addr_17"/></StgValue>
</operation>

<operation id="490" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln886" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="128" op_0_bw="12" op_1_bw="0">
<![CDATA[
:8 %points_load_17 = load i12 %points_addr_17

]]></Node>
<StgValue><ssdm name="points_load_17"/></StgValue>
</operation>

<operation id="491" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln886" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:11 %ret_22 = add i12 %trunc_ln1346, i12 1

]]></Node>
<StgValue><ssdm name="ret_22"/></StgValue>
</operation>

<operation id="492" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln886" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="16" op_0_bw="16" op_1_bw="12" op_2_bw="4">
<![CDATA[
:12 %shl_ln432_2 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i12.i4, i12 %ret_22, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln432_2"/></StgValue>
</operation>

<operation id="493" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln886" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:13 %add_ln432_1 = add i16 %shl_ln432_2, i16 %shl_ln2

]]></Node>
<StgValue><ssdm name="add_ln432_1"/></StgValue>
</operation>

<operation id="494" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln886" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="3" op_0_bw="3" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
:14 %lshr_ln432_1 = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %add_ln432_1, i32 13, i32 15

]]></Node>
<StgValue><ssdm name="lshr_ln432_1"/></StgValue>
</operation>

<operation id="495" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln886" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:15 %add_ln432_16 = add i9 %trunc_ln432, i9 1

]]></Node>
<StgValue><ssdm name="add_ln432_16"/></StgValue>
</operation>

<operation id="496" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln886" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="12" op_0_bw="12" op_1_bw="3" op_2_bw="9">
<![CDATA[
:16 %tmp_51 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i3.i9, i3 %lshr_ln432_1, i9 %add_ln432_16

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="497" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln886" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="64" op_0_bw="12">
<![CDATA[
:17 %zext_ln432_2 = zext i12 %tmp_51

]]></Node>
<StgValue><ssdm name="zext_ln432_2"/></StgValue>
</operation>

<operation id="498" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln886" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
:18 %points_addr_18 = getelementptr i128 %points, i64 0, i64 %zext_ln432_2

]]></Node>
<StgValue><ssdm name="points_addr_18"/></StgValue>
</operation>

<operation id="499" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln886" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="128" op_0_bw="12" op_1_bw="0">
<![CDATA[
:19 %points_load_18 = load i12 %points_addr_18

]]></Node>
<StgValue><ssdm name="points_load_18"/></StgValue>
</operation>

<operation id="500" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln886" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="626" bw="9" op_0_bw="32">
<![CDATA[
:0 %empty = trunc i32 %lhs_3

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="501" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln886" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="627" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:1 %lhs_6 = add i12 %ret_20, i12 4081

]]></Node>
<StgValue><ssdm name="lhs_6"/></StgValue>
</operation>

<operation id="502" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln886" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="628" bw="16" op_0_bw="16" op_1_bw="3" op_2_bw="13">
<![CDATA[
:2 %shl_ln1 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i3.i13, i3 %i_offset_read, i13 0

]]></Node>
<StgValue><ssdm name="shl_ln1"/></StgValue>
</operation>

<operation id="503" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln886" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="16" op_0_bw="16" op_1_bw="12" op_2_bw="4">
<![CDATA[
:3 %shl_ln424_1 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i12.i4, i12 %lhs_6, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln424_1"/></StgValue>
</operation>

<operation id="504" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln886" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="630" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:4 %add_ln424 = add i16 %shl_ln424_1, i16 %shl_ln1

]]></Node>
<StgValue><ssdm name="add_ln424"/></StgValue>
</operation>

<operation id="505" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln886" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="631" bw="3" op_0_bw="3" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
:5 %lshr_ln1 = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %add_ln424, i32 13, i32 15

]]></Node>
<StgValue><ssdm name="lshr_ln1"/></StgValue>
</operation>

<operation id="506" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln886" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="632" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:6 %add_ln424_16 = add i9 %empty, i9 497

]]></Node>
<StgValue><ssdm name="add_ln424_16"/></StgValue>
</operation>

<operation id="507" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln886" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="633" bw="12" op_0_bw="12" op_1_bw="3" op_2_bw="9">
<![CDATA[
:7 %tmp_26 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i3.i9, i3 %lshr_ln1, i9 %add_ln424_16

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="508" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln886" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="634" bw="64" op_0_bw="12">
<![CDATA[
:8 %zext_ln424 = zext i12 %tmp_26

]]></Node>
<StgValue><ssdm name="zext_ln424"/></StgValue>
</operation>

<operation id="509" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln886" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="635" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9 %points_addr_1 = getelementptr i128 %points, i64 0, i64 %zext_ln424

]]></Node>
<StgValue><ssdm name="points_addr_1"/></StgValue>
</operation>

<operation id="510" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln886" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="636" bw="128" op_0_bw="12" op_1_bw="0">
<![CDATA[
:10 %points_load_1 = load i12 %points_addr_1

]]></Node>
<StgValue><ssdm name="points_load_1"/></StgValue>
</operation>

<operation id="511" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln886" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="639" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:13 %ret_6 = add i12 %ret_20, i12 4082

]]></Node>
<StgValue><ssdm name="ret_6"/></StgValue>
</operation>

<operation id="512" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln886" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="640" bw="16" op_0_bw="16" op_1_bw="12" op_2_bw="4">
<![CDATA[
:14 %shl_ln424_2 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i12.i4, i12 %ret_6, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln424_2"/></StgValue>
</operation>

<operation id="513" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln886" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="641" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:15 %add_ln424_1 = add i16 %shl_ln424_2, i16 %shl_ln1

]]></Node>
<StgValue><ssdm name="add_ln424_1"/></StgValue>
</operation>

<operation id="514" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln886" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="642" bw="3" op_0_bw="3" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
:16 %lshr_ln424_1 = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %add_ln424_1, i32 13, i32 15

]]></Node>
<StgValue><ssdm name="lshr_ln424_1"/></StgValue>
</operation>

<operation id="515" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln886" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="643" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:17 %add_ln424_17 = add i9 %empty, i9 498

]]></Node>
<StgValue><ssdm name="add_ln424_17"/></StgValue>
</operation>

<operation id="516" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln886" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="644" bw="12" op_0_bw="12" op_1_bw="3" op_2_bw="9">
<![CDATA[
:18 %tmp_31 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i3.i9, i3 %lshr_ln424_1, i9 %add_ln424_17

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="517" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln886" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="645" bw="64" op_0_bw="12">
<![CDATA[
:19 %zext_ln424_1 = zext i12 %tmp_31

]]></Node>
<StgValue><ssdm name="zext_ln424_1"/></StgValue>
</operation>

<operation id="518" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln886" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="646" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
:20 %points_addr_2 = getelementptr i128 %points, i64 0, i64 %zext_ln424_1

]]></Node>
<StgValue><ssdm name="points_addr_2"/></StgValue>
</operation>

<operation id="519" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln886" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="647" bw="128" op_0_bw="12" op_1_bw="0">
<![CDATA[
:21 %points_load_2 = load i12 %points_addr_2

]]></Node>
<StgValue><ssdm name="points_load_2"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="520" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="128" op_0_bw="12" op_1_bw="0">
<![CDATA[
:8 %points_load_17 = load i12 %points_addr_17

]]></Node>
<StgValue><ssdm name="points_load_17"/></StgValue>
</operation>

<operation id="521" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="96" op_0_bw="128">
<![CDATA[
:9 %trunc_ln432_1 = trunc i128 %points_load_17

]]></Node>
<StgValue><ssdm name="trunc_ln432_1"/></StgValue>
</operation>

<operation id="522" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="0" op_0_bw="96" op_1_bw="7">
<![CDATA[
:10 %store_ln432 = store i96 %trunc_ln432_1, i7 %init_patch_addr

]]></Node>
<StgValue><ssdm name="store_ln432"/></StgValue>
</operation>

<operation id="523" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="128" op_0_bw="12" op_1_bw="0">
<![CDATA[
:19 %points_load_18 = load i12 %points_addr_18

]]></Node>
<StgValue><ssdm name="points_load_18"/></StgValue>
</operation>

<operation id="524" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="96" op_0_bw="128">
<![CDATA[
:20 %trunc_ln432_2 = trunc i128 %points_load_18

]]></Node>
<StgValue><ssdm name="trunc_ln432_2"/></StgValue>
</operation>

<operation id="525" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="0" op_0_bw="96" op_1_bw="7">
<![CDATA[
:21 %store_ln432 = store i96 %trunc_ln432_2, i7 %init_patch_addr_1

]]></Node>
<StgValue><ssdm name="store_ln432"/></StgValue>
</operation>

<operation id="526" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:22 %ret_23 = add i12 %trunc_ln1346, i12 2

]]></Node>
<StgValue><ssdm name="ret_23"/></StgValue>
</operation>

<operation id="527" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="16" op_0_bw="16" op_1_bw="12" op_2_bw="4">
<![CDATA[
:23 %shl_ln432_3 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i12.i4, i12 %ret_23, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln432_3"/></StgValue>
</operation>

<operation id="528" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:24 %add_ln432_2 = add i16 %shl_ln432_3, i16 %shl_ln2

]]></Node>
<StgValue><ssdm name="add_ln432_2"/></StgValue>
</operation>

<operation id="529" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="3" op_0_bw="3" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
:25 %lshr_ln432_2 = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %add_ln432_2, i32 13, i32 15

]]></Node>
<StgValue><ssdm name="lshr_ln432_2"/></StgValue>
</operation>

<operation id="530" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:26 %add_ln432_17 = add i9 %trunc_ln432, i9 2

]]></Node>
<StgValue><ssdm name="add_ln432_17"/></StgValue>
</operation>

<operation id="531" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="12" op_0_bw="12" op_1_bw="3" op_2_bw="9">
<![CDATA[
:27 %tmp_52 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i3.i9, i3 %lshr_ln432_2, i9 %add_ln432_17

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="532" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="64" op_0_bw="12">
<![CDATA[
:28 %zext_ln432_3 = zext i12 %tmp_52

]]></Node>
<StgValue><ssdm name="zext_ln432_3"/></StgValue>
</operation>

<operation id="533" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
:29 %points_addr_19 = getelementptr i128 %points, i64 0, i64 %zext_ln432_3

]]></Node>
<StgValue><ssdm name="points_addr_19"/></StgValue>
</operation>

<operation id="534" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="128" op_0_bw="12" op_1_bw="0">
<![CDATA[
:30 %points_load_19 = load i12 %points_addr_19

]]></Node>
<StgValue><ssdm name="points_load_19"/></StgValue>
</operation>

<operation id="535" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:33 %ret_24 = add i12 %trunc_ln1346, i12 3

]]></Node>
<StgValue><ssdm name="ret_24"/></StgValue>
</operation>

<operation id="536" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="16" op_0_bw="16" op_1_bw="12" op_2_bw="4">
<![CDATA[
:34 %shl_ln432_4 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i12.i4, i12 %ret_24, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln432_4"/></StgValue>
</operation>

<operation id="537" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:35 %add_ln432_3 = add i16 %shl_ln432_4, i16 %shl_ln2

]]></Node>
<StgValue><ssdm name="add_ln432_3"/></StgValue>
</operation>

<operation id="538" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="3" op_0_bw="3" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
:36 %lshr_ln432_3 = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %add_ln432_3, i32 13, i32 15

]]></Node>
<StgValue><ssdm name="lshr_ln432_3"/></StgValue>
</operation>

<operation id="539" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:37 %add_ln432_18 = add i9 %trunc_ln432, i9 3

]]></Node>
<StgValue><ssdm name="add_ln432_18"/></StgValue>
</operation>

<operation id="540" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="12" op_0_bw="12" op_1_bw="3" op_2_bw="9">
<![CDATA[
:38 %tmp_53 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i3.i9, i3 %lshr_ln432_3, i9 %add_ln432_18

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="541" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="64" op_0_bw="12">
<![CDATA[
:39 %zext_ln432_4 = zext i12 %tmp_53

]]></Node>
<StgValue><ssdm name="zext_ln432_4"/></StgValue>
</operation>

<operation id="542" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
:40 %points_addr_20 = getelementptr i128 %points, i64 0, i64 %zext_ln432_4

]]></Node>
<StgValue><ssdm name="points_addr_20"/></StgValue>
</operation>

<operation id="543" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="128" op_0_bw="12" op_1_bw="0">
<![CDATA[
:41 %points_load_20 = load i12 %points_addr_20

]]></Node>
<StgValue><ssdm name="points_load_20"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="544" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="128" op_0_bw="12" op_1_bw="0">
<![CDATA[
:30 %points_load_19 = load i12 %points_addr_19

]]></Node>
<StgValue><ssdm name="points_load_19"/></StgValue>
</operation>

<operation id="545" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="96" op_0_bw="128">
<![CDATA[
:31 %trunc_ln432_3 = trunc i128 %points_load_19

]]></Node>
<StgValue><ssdm name="trunc_ln432_3"/></StgValue>
</operation>

<operation id="546" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="0" op_0_bw="96" op_1_bw="7">
<![CDATA[
:32 %store_ln432 = store i96 %trunc_ln432_3, i7 %init_patch_addr_2

]]></Node>
<StgValue><ssdm name="store_ln432"/></StgValue>
</operation>

<operation id="547" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="128" op_0_bw="12" op_1_bw="0">
<![CDATA[
:41 %points_load_20 = load i12 %points_addr_20

]]></Node>
<StgValue><ssdm name="points_load_20"/></StgValue>
</operation>

<operation id="548" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="96" op_0_bw="128">
<![CDATA[
:42 %trunc_ln432_4 = trunc i128 %points_load_20

]]></Node>
<StgValue><ssdm name="trunc_ln432_4"/></StgValue>
</operation>

<operation id="549" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="0" op_0_bw="96" op_1_bw="7">
<![CDATA[
:43 %store_ln432 = store i96 %trunc_ln432_4, i7 %init_patch_addr_3

]]></Node>
<StgValue><ssdm name="store_ln432"/></StgValue>
</operation>

<operation id="550" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:44 %ret_25 = add i12 %trunc_ln1346, i12 4

]]></Node>
<StgValue><ssdm name="ret_25"/></StgValue>
</operation>

<operation id="551" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="16" op_0_bw="16" op_1_bw="12" op_2_bw="4">
<![CDATA[
:45 %shl_ln432_5 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i12.i4, i12 %ret_25, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln432_5"/></StgValue>
</operation>

<operation id="552" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:46 %add_ln432_4 = add i16 %shl_ln432_5, i16 %shl_ln2

]]></Node>
<StgValue><ssdm name="add_ln432_4"/></StgValue>
</operation>

<operation id="553" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="3" op_0_bw="3" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
:47 %lshr_ln432_4 = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %add_ln432_4, i32 13, i32 15

]]></Node>
<StgValue><ssdm name="lshr_ln432_4"/></StgValue>
</operation>

<operation id="554" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:48 %add_ln432_19 = add i9 %trunc_ln432, i9 4

]]></Node>
<StgValue><ssdm name="add_ln432_19"/></StgValue>
</operation>

<operation id="555" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="12" op_0_bw="12" op_1_bw="3" op_2_bw="9">
<![CDATA[
:49 %tmp_54 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i3.i9, i3 %lshr_ln432_4, i9 %add_ln432_19

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="556" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="64" op_0_bw="12">
<![CDATA[
:50 %zext_ln432_5 = zext i12 %tmp_54

]]></Node>
<StgValue><ssdm name="zext_ln432_5"/></StgValue>
</operation>

<operation id="557" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
:51 %points_addr_21 = getelementptr i128 %points, i64 0, i64 %zext_ln432_5

]]></Node>
<StgValue><ssdm name="points_addr_21"/></StgValue>
</operation>

<operation id="558" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="128" op_0_bw="12" op_1_bw="0">
<![CDATA[
:52 %points_load_21 = load i12 %points_addr_21

]]></Node>
<StgValue><ssdm name="points_load_21"/></StgValue>
</operation>

<operation id="559" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:55 %ret_26 = add i12 %trunc_ln1346, i12 5

]]></Node>
<StgValue><ssdm name="ret_26"/></StgValue>
</operation>

<operation id="560" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="16" op_0_bw="16" op_1_bw="12" op_2_bw="4">
<![CDATA[
:56 %shl_ln432_6 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i12.i4, i12 %ret_26, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln432_6"/></StgValue>
</operation>

<operation id="561" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:57 %add_ln432_5 = add i16 %shl_ln432_6, i16 %shl_ln2

]]></Node>
<StgValue><ssdm name="add_ln432_5"/></StgValue>
</operation>

<operation id="562" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="3" op_0_bw="3" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
:58 %lshr_ln432_5 = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %add_ln432_5, i32 13, i32 15

]]></Node>
<StgValue><ssdm name="lshr_ln432_5"/></StgValue>
</operation>

<operation id="563" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:59 %add_ln432_20 = add i9 %trunc_ln432, i9 5

]]></Node>
<StgValue><ssdm name="add_ln432_20"/></StgValue>
</operation>

<operation id="564" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="12" op_0_bw="12" op_1_bw="3" op_2_bw="9">
<![CDATA[
:60 %tmp_55 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i3.i9, i3 %lshr_ln432_5, i9 %add_ln432_20

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="565" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="64" op_0_bw="12">
<![CDATA[
:61 %zext_ln432_6 = zext i12 %tmp_55

]]></Node>
<StgValue><ssdm name="zext_ln432_6"/></StgValue>
</operation>

<operation id="566" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
:62 %points_addr_22 = getelementptr i128 %points, i64 0, i64 %zext_ln432_6

]]></Node>
<StgValue><ssdm name="points_addr_22"/></StgValue>
</operation>

<operation id="567" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="128" op_0_bw="12" op_1_bw="0">
<![CDATA[
:63 %points_load_22 = load i12 %points_addr_22

]]></Node>
<StgValue><ssdm name="points_load_22"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="568" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="128" op_0_bw="12" op_1_bw="0">
<![CDATA[
:52 %points_load_21 = load i12 %points_addr_21

]]></Node>
<StgValue><ssdm name="points_load_21"/></StgValue>
</operation>

<operation id="569" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="96" op_0_bw="128">
<![CDATA[
:53 %trunc_ln432_5 = trunc i128 %points_load_21

]]></Node>
<StgValue><ssdm name="trunc_ln432_5"/></StgValue>
</operation>

<operation id="570" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="0" op_0_bw="96" op_1_bw="7">
<![CDATA[
:54 %store_ln432 = store i96 %trunc_ln432_5, i7 %init_patch_addr_4

]]></Node>
<StgValue><ssdm name="store_ln432"/></StgValue>
</operation>

<operation id="571" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="128" op_0_bw="12" op_1_bw="0">
<![CDATA[
:63 %points_load_22 = load i12 %points_addr_22

]]></Node>
<StgValue><ssdm name="points_load_22"/></StgValue>
</operation>

<operation id="572" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="96" op_0_bw="128">
<![CDATA[
:64 %trunc_ln432_6 = trunc i128 %points_load_22

]]></Node>
<StgValue><ssdm name="trunc_ln432_6"/></StgValue>
</operation>

<operation id="573" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="0" op_0_bw="96" op_1_bw="7">
<![CDATA[
:65 %store_ln432 = store i96 %trunc_ln432_6, i7 %init_patch_addr_5

]]></Node>
<StgValue><ssdm name="store_ln432"/></StgValue>
</operation>

<operation id="574" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:66 %ret_27 = add i12 %trunc_ln1346, i12 6

]]></Node>
<StgValue><ssdm name="ret_27"/></StgValue>
</operation>

<operation id="575" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="16" op_0_bw="16" op_1_bw="12" op_2_bw="4">
<![CDATA[
:67 %shl_ln432_7 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i12.i4, i12 %ret_27, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln432_7"/></StgValue>
</operation>

<operation id="576" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:68 %add_ln432_6 = add i16 %shl_ln432_7, i16 %shl_ln2

]]></Node>
<StgValue><ssdm name="add_ln432_6"/></StgValue>
</operation>

<operation id="577" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="3" op_0_bw="3" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
:69 %lshr_ln432_6 = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %add_ln432_6, i32 13, i32 15

]]></Node>
<StgValue><ssdm name="lshr_ln432_6"/></StgValue>
</operation>

<operation id="578" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:70 %add_ln432_21 = add i9 %trunc_ln432, i9 6

]]></Node>
<StgValue><ssdm name="add_ln432_21"/></StgValue>
</operation>

<operation id="579" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="12" op_0_bw="12" op_1_bw="3" op_2_bw="9">
<![CDATA[
:71 %tmp_56 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i3.i9, i3 %lshr_ln432_6, i9 %add_ln432_21

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="580" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="64" op_0_bw="12">
<![CDATA[
:72 %zext_ln432_7 = zext i12 %tmp_56

]]></Node>
<StgValue><ssdm name="zext_ln432_7"/></StgValue>
</operation>

<operation id="581" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
:73 %points_addr_23 = getelementptr i128 %points, i64 0, i64 %zext_ln432_7

]]></Node>
<StgValue><ssdm name="points_addr_23"/></StgValue>
</operation>

<operation id="582" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="128" op_0_bw="12" op_1_bw="0">
<![CDATA[
:74 %points_load_23 = load i12 %points_addr_23

]]></Node>
<StgValue><ssdm name="points_load_23"/></StgValue>
</operation>

<operation id="583" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:77 %ret_28 = add i12 %trunc_ln1346, i12 7

]]></Node>
<StgValue><ssdm name="ret_28"/></StgValue>
</operation>

<operation id="584" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="16" op_0_bw="16" op_1_bw="12" op_2_bw="4">
<![CDATA[
:78 %shl_ln432_8 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i12.i4, i12 %ret_28, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln432_8"/></StgValue>
</operation>

<operation id="585" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:79 %add_ln432_7 = add i16 %shl_ln432_8, i16 %shl_ln2

]]></Node>
<StgValue><ssdm name="add_ln432_7"/></StgValue>
</operation>

<operation id="586" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="3" op_0_bw="3" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
:80 %lshr_ln432_7 = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %add_ln432_7, i32 13, i32 15

]]></Node>
<StgValue><ssdm name="lshr_ln432_7"/></StgValue>
</operation>

<operation id="587" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:81 %add_ln432_22 = add i9 %trunc_ln432, i9 7

]]></Node>
<StgValue><ssdm name="add_ln432_22"/></StgValue>
</operation>

<operation id="588" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="12" op_0_bw="12" op_1_bw="3" op_2_bw="9">
<![CDATA[
:82 %tmp_57 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i3.i9, i3 %lshr_ln432_7, i9 %add_ln432_22

]]></Node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="589" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="64" op_0_bw="12">
<![CDATA[
:83 %zext_ln432_8 = zext i12 %tmp_57

]]></Node>
<StgValue><ssdm name="zext_ln432_8"/></StgValue>
</operation>

<operation id="590" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
:84 %points_addr_24 = getelementptr i128 %points, i64 0, i64 %zext_ln432_8

]]></Node>
<StgValue><ssdm name="points_addr_24"/></StgValue>
</operation>

<operation id="591" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="128" op_0_bw="12" op_1_bw="0">
<![CDATA[
:85 %points_load_24 = load i12 %points_addr_24

]]></Node>
<StgValue><ssdm name="points_load_24"/></StgValue>
</operation>

<operation id="592" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:88 %ret_29 = add i12 %trunc_ln1346, i12 8

]]></Node>
<StgValue><ssdm name="ret_29"/></StgValue>
</operation>

<operation id="593" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="16" op_0_bw="16" op_1_bw="12" op_2_bw="4">
<![CDATA[
:89 %shl_ln432_9 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i12.i4, i12 %ret_29, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln432_9"/></StgValue>
</operation>

<operation id="594" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:90 %add_ln432_8 = add i16 %shl_ln432_9, i16 %shl_ln2

]]></Node>
<StgValue><ssdm name="add_ln432_8"/></StgValue>
</operation>

<operation id="595" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="3" op_0_bw="3" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
:91 %lshr_ln432_8 = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %add_ln432_8, i32 13, i32 15

]]></Node>
<StgValue><ssdm name="lshr_ln432_8"/></StgValue>
</operation>

<operation id="596" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:99 %ret_30 = add i12 %trunc_ln1346, i12 9

]]></Node>
<StgValue><ssdm name="ret_30"/></StgValue>
</operation>

<operation id="597" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="16" op_0_bw="16" op_1_bw="12" op_2_bw="4">
<![CDATA[
:100 %shl_ln432_s = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i12.i4, i12 %ret_30, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln432_s"/></StgValue>
</operation>

<operation id="598" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:101 %add_ln432_9 = add i16 %shl_ln432_s, i16 %shl_ln2

]]></Node>
<StgValue><ssdm name="add_ln432_9"/></StgValue>
</operation>

<operation id="599" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="3" op_0_bw="3" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
:102 %lshr_ln432_9 = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %add_ln432_9, i32 13, i32 15

]]></Node>
<StgValue><ssdm name="lshr_ln432_9"/></StgValue>
</operation>

<operation id="600" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="558" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:110 %ret_31 = add i12 %trunc_ln1346, i12 10

]]></Node>
<StgValue><ssdm name="ret_31"/></StgValue>
</operation>

<operation id="601" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="16" op_0_bw="16" op_1_bw="12" op_2_bw="4">
<![CDATA[
:111 %shl_ln432_10 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i12.i4, i12 %ret_31, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln432_10"/></StgValue>
</operation>

<operation id="602" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:112 %add_ln432_10 = add i16 %shl_ln432_10, i16 %shl_ln2

]]></Node>
<StgValue><ssdm name="add_ln432_10"/></StgValue>
</operation>

<operation id="603" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="3" op_0_bw="3" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
:113 %lshr_ln432_s = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %add_ln432_10, i32 13, i32 15

]]></Node>
<StgValue><ssdm name="lshr_ln432_s"/></StgValue>
</operation>

<operation id="604" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:121 %ret_32 = add i12 %trunc_ln1346, i12 11

]]></Node>
<StgValue><ssdm name="ret_32"/></StgValue>
</operation>

<operation id="605" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="16" op_0_bw="16" op_1_bw="12" op_2_bw="4">
<![CDATA[
:122 %shl_ln432_11 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i12.i4, i12 %ret_32, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln432_11"/></StgValue>
</operation>

<operation id="606" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:123 %add_ln432_11 = add i16 %shl_ln432_11, i16 %shl_ln2

]]></Node>
<StgValue><ssdm name="add_ln432_11"/></StgValue>
</operation>

<operation id="607" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="572" bw="3" op_0_bw="3" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
:124 %lshr_ln432_10 = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %add_ln432_11, i32 13, i32 15

]]></Node>
<StgValue><ssdm name="lshr_ln432_10"/></StgValue>
</operation>

<operation id="608" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="580" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:132 %ret_33 = add i12 %trunc_ln1346, i12 12

]]></Node>
<StgValue><ssdm name="ret_33"/></StgValue>
</operation>

<operation id="609" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="16" op_0_bw="16" op_1_bw="12" op_2_bw="4">
<![CDATA[
:133 %shl_ln432_12 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i12.i4, i12 %ret_33, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln432_12"/></StgValue>
</operation>

<operation id="610" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="582" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:134 %add_ln432_12 = add i16 %shl_ln432_12, i16 %shl_ln2

]]></Node>
<StgValue><ssdm name="add_ln432_12"/></StgValue>
</operation>

<operation id="611" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="3" op_0_bw="3" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
:135 %lshr_ln432_11 = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %add_ln432_12, i32 13, i32 15

]]></Node>
<StgValue><ssdm name="lshr_ln432_11"/></StgValue>
</operation>

<operation id="612" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="591" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:143 %ret_34 = add i12 %trunc_ln1346, i12 13

]]></Node>
<StgValue><ssdm name="ret_34"/></StgValue>
</operation>

<operation id="613" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="592" bw="16" op_0_bw="16" op_1_bw="12" op_2_bw="4">
<![CDATA[
:144 %shl_ln432_13 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i12.i4, i12 %ret_34, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln432_13"/></StgValue>
</operation>

<operation id="614" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="593" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:145 %add_ln432_13 = add i16 %shl_ln432_13, i16 %shl_ln2

]]></Node>
<StgValue><ssdm name="add_ln432_13"/></StgValue>
</operation>

<operation id="615" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="594" bw="3" op_0_bw="3" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
:146 %lshr_ln432_12 = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %add_ln432_13, i32 13, i32 15

]]></Node>
<StgValue><ssdm name="lshr_ln432_12"/></StgValue>
</operation>

<operation id="616" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="602" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:154 %ret_35 = add i12 %trunc_ln1346, i12 14

]]></Node>
<StgValue><ssdm name="ret_35"/></StgValue>
</operation>

<operation id="617" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="603" bw="16" op_0_bw="16" op_1_bw="12" op_2_bw="4">
<![CDATA[
:155 %shl_ln432_14 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i12.i4, i12 %ret_35, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln432_14"/></StgValue>
</operation>

<operation id="618" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="604" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:156 %add_ln432_14 = add i16 %shl_ln432_14, i16 %shl_ln2

]]></Node>
<StgValue><ssdm name="add_ln432_14"/></StgValue>
</operation>

<operation id="619" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="605" bw="3" op_0_bw="3" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
:157 %lshr_ln432_13 = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %add_ln432_14, i32 13, i32 15

]]></Node>
<StgValue><ssdm name="lshr_ln432_13"/></StgValue>
</operation>

<operation id="620" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="613" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:165 %ret_36 = add i12 %trunc_ln1346, i12 15

]]></Node>
<StgValue><ssdm name="ret_36"/></StgValue>
</operation>

<operation id="621" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="16" op_0_bw="16" op_1_bw="12" op_2_bw="4">
<![CDATA[
:166 %shl_ln432_15 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i12.i4, i12 %ret_36, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln432_15"/></StgValue>
</operation>

<operation id="622" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="615" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:167 %add_ln432_15 = add i16 %shl_ln432_15, i16 %shl_ln2

]]></Node>
<StgValue><ssdm name="add_ln432_15"/></StgValue>
</operation>

<operation id="623" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="616" bw="3" op_0_bw="3" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
:168 %lshr_ln432_14 = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %add_ln432_15, i32 13, i32 15

]]></Node>
<StgValue><ssdm name="lshr_ln432_14"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="624" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="128" op_0_bw="12" op_1_bw="0">
<![CDATA[
:74 %points_load_23 = load i12 %points_addr_23

]]></Node>
<StgValue><ssdm name="points_load_23"/></StgValue>
</operation>

<operation id="625" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="96" op_0_bw="128">
<![CDATA[
:75 %trunc_ln432_7 = trunc i128 %points_load_23

]]></Node>
<StgValue><ssdm name="trunc_ln432_7"/></StgValue>
</operation>

<operation id="626" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="0" op_0_bw="96" op_1_bw="7">
<![CDATA[
:76 %store_ln432 = store i96 %trunc_ln432_7, i7 %init_patch_addr_6

]]></Node>
<StgValue><ssdm name="store_ln432"/></StgValue>
</operation>

<operation id="627" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="128" op_0_bw="12" op_1_bw="0">
<![CDATA[
:85 %points_load_24 = load i12 %points_addr_24

]]></Node>
<StgValue><ssdm name="points_load_24"/></StgValue>
</operation>

<operation id="628" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="96" op_0_bw="128">
<![CDATA[
:86 %trunc_ln432_8 = trunc i128 %points_load_24

]]></Node>
<StgValue><ssdm name="trunc_ln432_8"/></StgValue>
</operation>

<operation id="629" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="0" op_0_bw="96" op_1_bw="7">
<![CDATA[
:87 %store_ln432 = store i96 %trunc_ln432_8, i7 %init_patch_addr_7

]]></Node>
<StgValue><ssdm name="store_ln432"/></StgValue>
</operation>

<operation id="630" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:92 %add_ln432_23 = add i9 %trunc_ln432, i9 8

]]></Node>
<StgValue><ssdm name="add_ln432_23"/></StgValue>
</operation>

<operation id="631" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="12" op_0_bw="12" op_1_bw="3" op_2_bw="9">
<![CDATA[
:93 %tmp_58 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i3.i9, i3 %lshr_ln432_8, i9 %add_ln432_23

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="632" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="64" op_0_bw="12">
<![CDATA[
:94 %zext_ln432_9 = zext i12 %tmp_58

]]></Node>
<StgValue><ssdm name="zext_ln432_9"/></StgValue>
</operation>

<operation id="633" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
:95 %points_addr_25 = getelementptr i128 %points, i64 0, i64 %zext_ln432_9

]]></Node>
<StgValue><ssdm name="points_addr_25"/></StgValue>
</operation>

<operation id="634" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="128" op_0_bw="12" op_1_bw="0">
<![CDATA[
:96 %points_load_25 = load i12 %points_addr_25

]]></Node>
<StgValue><ssdm name="points_load_25"/></StgValue>
</operation>

<operation id="635" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:103 %add_ln432_24 = add i9 %trunc_ln432, i9 9

]]></Node>
<StgValue><ssdm name="add_ln432_24"/></StgValue>
</operation>

<operation id="636" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="12" op_0_bw="12" op_1_bw="3" op_2_bw="9">
<![CDATA[
:104 %tmp_59 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i3.i9, i3 %lshr_ln432_9, i9 %add_ln432_24

]]></Node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="637" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="553" bw="64" op_0_bw="12">
<![CDATA[
:105 %zext_ln432_10 = zext i12 %tmp_59

]]></Node>
<StgValue><ssdm name="zext_ln432_10"/></StgValue>
</operation>

<operation id="638" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
:106 %points_addr_26 = getelementptr i128 %points, i64 0, i64 %zext_ln432_10

]]></Node>
<StgValue><ssdm name="points_addr_26"/></StgValue>
</operation>

<operation id="639" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="128" op_0_bw="12" op_1_bw="0">
<![CDATA[
:107 %points_load_26 = load i12 %points_addr_26

]]></Node>
<StgValue><ssdm name="points_load_26"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="640" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="128" op_0_bw="12" op_1_bw="0">
<![CDATA[
:96 %points_load_25 = load i12 %points_addr_25

]]></Node>
<StgValue><ssdm name="points_load_25"/></StgValue>
</operation>

<operation id="641" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="96" op_0_bw="128">
<![CDATA[
:97 %trunc_ln432_9 = trunc i128 %points_load_25

]]></Node>
<StgValue><ssdm name="trunc_ln432_9"/></StgValue>
</operation>

<operation id="642" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="0" op_0_bw="96" op_1_bw="7">
<![CDATA[
:98 %store_ln432 = store i96 %trunc_ln432_9, i7 %init_patch_addr_8

]]></Node>
<StgValue><ssdm name="store_ln432"/></StgValue>
</operation>

<operation id="643" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="128" op_0_bw="12" op_1_bw="0">
<![CDATA[
:107 %points_load_26 = load i12 %points_addr_26

]]></Node>
<StgValue><ssdm name="points_load_26"/></StgValue>
</operation>

<operation id="644" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="96" op_0_bw="128">
<![CDATA[
:108 %trunc_ln432_10 = trunc i128 %points_load_26

]]></Node>
<StgValue><ssdm name="trunc_ln432_10"/></StgValue>
</operation>

<operation id="645" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="557" bw="0" op_0_bw="96" op_1_bw="7">
<![CDATA[
:109 %store_ln432 = store i96 %trunc_ln432_10, i7 %init_patch_addr_9

]]></Node>
<StgValue><ssdm name="store_ln432"/></StgValue>
</operation>

<operation id="646" st_id="26" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:114 %add_ln432_25 = add i9 %trunc_ln432, i9 10

]]></Node>
<StgValue><ssdm name="add_ln432_25"/></StgValue>
</operation>

<operation id="647" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="563" bw="12" op_0_bw="12" op_1_bw="3" op_2_bw="9">
<![CDATA[
:115 %tmp_60 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i3.i9, i3 %lshr_ln432_s, i9 %add_ln432_25

]]></Node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="648" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="564" bw="64" op_0_bw="12">
<![CDATA[
:116 %zext_ln432_11 = zext i12 %tmp_60

]]></Node>
<StgValue><ssdm name="zext_ln432_11"/></StgValue>
</operation>

<operation id="649" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="565" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
:117 %points_addr_27 = getelementptr i128 %points, i64 0, i64 %zext_ln432_11

]]></Node>
<StgValue><ssdm name="points_addr_27"/></StgValue>
</operation>

<operation id="650" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="566" bw="128" op_0_bw="12" op_1_bw="0">
<![CDATA[
:118 %points_load_27 = load i12 %points_addr_27

]]></Node>
<StgValue><ssdm name="points_load_27"/></StgValue>
</operation>

<operation id="651" st_id="26" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:125 %add_ln432_26 = add i9 %trunc_ln432, i9 11

]]></Node>
<StgValue><ssdm name="add_ln432_26"/></StgValue>
</operation>

<operation id="652" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="574" bw="12" op_0_bw="12" op_1_bw="3" op_2_bw="9">
<![CDATA[
:126 %tmp_61 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i3.i9, i3 %lshr_ln432_10, i9 %add_ln432_26

]]></Node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="653" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="575" bw="64" op_0_bw="12">
<![CDATA[
:127 %zext_ln432_12 = zext i12 %tmp_61

]]></Node>
<StgValue><ssdm name="zext_ln432_12"/></StgValue>
</operation>

<operation id="654" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
:128 %points_addr_28 = getelementptr i128 %points, i64 0, i64 %zext_ln432_12

]]></Node>
<StgValue><ssdm name="points_addr_28"/></StgValue>
</operation>

<operation id="655" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="577" bw="128" op_0_bw="12" op_1_bw="0">
<![CDATA[
:129 %points_load_28 = load i12 %points_addr_28

]]></Node>
<StgValue><ssdm name="points_load_28"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="656" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="566" bw="128" op_0_bw="12" op_1_bw="0">
<![CDATA[
:118 %points_load_27 = load i12 %points_addr_27

]]></Node>
<StgValue><ssdm name="points_load_27"/></StgValue>
</operation>

<operation id="657" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="567" bw="96" op_0_bw="128">
<![CDATA[
:119 %trunc_ln432_11 = trunc i128 %points_load_27

]]></Node>
<StgValue><ssdm name="trunc_ln432_11"/></StgValue>
</operation>

<operation id="658" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="0" op_0_bw="96" op_1_bw="7">
<![CDATA[
:120 %store_ln432 = store i96 %trunc_ln432_11, i7 %init_patch_addr_10

]]></Node>
<StgValue><ssdm name="store_ln432"/></StgValue>
</operation>

<operation id="659" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="577" bw="128" op_0_bw="12" op_1_bw="0">
<![CDATA[
:129 %points_load_28 = load i12 %points_addr_28

]]></Node>
<StgValue><ssdm name="points_load_28"/></StgValue>
</operation>

<operation id="660" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="96" op_0_bw="128">
<![CDATA[
:130 %trunc_ln432_12 = trunc i128 %points_load_28

]]></Node>
<StgValue><ssdm name="trunc_ln432_12"/></StgValue>
</operation>

<operation id="661" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="579" bw="0" op_0_bw="96" op_1_bw="7">
<![CDATA[
:131 %store_ln432 = store i96 %trunc_ln432_12, i7 %init_patch_addr_11

]]></Node>
<StgValue><ssdm name="store_ln432"/></StgValue>
</operation>

<operation id="662" st_id="27" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="584" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:136 %add_ln432_27 = add i9 %trunc_ln432, i9 12

]]></Node>
<StgValue><ssdm name="add_ln432_27"/></StgValue>
</operation>

<operation id="663" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="585" bw="12" op_0_bw="12" op_1_bw="3" op_2_bw="9">
<![CDATA[
:137 %tmp_62 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i3.i9, i3 %lshr_ln432_11, i9 %add_ln432_27

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="664" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="586" bw="64" op_0_bw="12">
<![CDATA[
:138 %zext_ln432_13 = zext i12 %tmp_62

]]></Node>
<StgValue><ssdm name="zext_ln432_13"/></StgValue>
</operation>

<operation id="665" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="587" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
:139 %points_addr_29 = getelementptr i128 %points, i64 0, i64 %zext_ln432_13

]]></Node>
<StgValue><ssdm name="points_addr_29"/></StgValue>
</operation>

<operation id="666" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="588" bw="128" op_0_bw="12" op_1_bw="0">
<![CDATA[
:140 %points_load_29 = load i12 %points_addr_29

]]></Node>
<StgValue><ssdm name="points_load_29"/></StgValue>
</operation>

<operation id="667" st_id="27" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="595" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:147 %add_ln432_28 = add i9 %trunc_ln432, i9 13

]]></Node>
<StgValue><ssdm name="add_ln432_28"/></StgValue>
</operation>

<operation id="668" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="12" op_0_bw="12" op_1_bw="3" op_2_bw="9">
<![CDATA[
:148 %tmp_63 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i3.i9, i3 %lshr_ln432_12, i9 %add_ln432_28

]]></Node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="669" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="597" bw="64" op_0_bw="12">
<![CDATA[
:149 %zext_ln432_14 = zext i12 %tmp_63

]]></Node>
<StgValue><ssdm name="zext_ln432_14"/></StgValue>
</operation>

<operation id="670" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
:150 %points_addr_30 = getelementptr i128 %points, i64 0, i64 %zext_ln432_14

]]></Node>
<StgValue><ssdm name="points_addr_30"/></StgValue>
</operation>

<operation id="671" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="599" bw="128" op_0_bw="12" op_1_bw="0">
<![CDATA[
:151 %points_load_30 = load i12 %points_addr_30

]]></Node>
<StgValue><ssdm name="points_load_30"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="672" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="588" bw="128" op_0_bw="12" op_1_bw="0">
<![CDATA[
:140 %points_load_29 = load i12 %points_addr_29

]]></Node>
<StgValue><ssdm name="points_load_29"/></StgValue>
</operation>

<operation id="673" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="589" bw="96" op_0_bw="128">
<![CDATA[
:141 %trunc_ln432_13 = trunc i128 %points_load_29

]]></Node>
<StgValue><ssdm name="trunc_ln432_13"/></StgValue>
</operation>

<operation id="674" st_id="28" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="590" bw="0" op_0_bw="96" op_1_bw="7">
<![CDATA[
:142 %store_ln432 = store i96 %trunc_ln432_13, i7 %init_patch_addr_12

]]></Node>
<StgValue><ssdm name="store_ln432"/></StgValue>
</operation>

<operation id="675" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="599" bw="128" op_0_bw="12" op_1_bw="0">
<![CDATA[
:151 %points_load_30 = load i12 %points_addr_30

]]></Node>
<StgValue><ssdm name="points_load_30"/></StgValue>
</operation>

<operation id="676" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="96" op_0_bw="128">
<![CDATA[
:152 %trunc_ln432_14 = trunc i128 %points_load_30

]]></Node>
<StgValue><ssdm name="trunc_ln432_14"/></StgValue>
</operation>

<operation id="677" st_id="28" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="601" bw="0" op_0_bw="96" op_1_bw="7">
<![CDATA[
:153 %store_ln432 = store i96 %trunc_ln432_14, i7 %init_patch_addr_13

]]></Node>
<StgValue><ssdm name="store_ln432"/></StgValue>
</operation>

<operation id="678" st_id="28" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="606" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:158 %add_ln432_29 = add i9 %trunc_ln432, i9 14

]]></Node>
<StgValue><ssdm name="add_ln432_29"/></StgValue>
</operation>

<operation id="679" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="607" bw="12" op_0_bw="12" op_1_bw="3" op_2_bw="9">
<![CDATA[
:159 %tmp_64 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i3.i9, i3 %lshr_ln432_13, i9 %add_ln432_29

]]></Node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="680" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="608" bw="64" op_0_bw="12">
<![CDATA[
:160 %zext_ln432_15 = zext i12 %tmp_64

]]></Node>
<StgValue><ssdm name="zext_ln432_15"/></StgValue>
</operation>

<operation id="681" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="609" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
:161 %points_addr_31 = getelementptr i128 %points, i64 0, i64 %zext_ln432_15

]]></Node>
<StgValue><ssdm name="points_addr_31"/></StgValue>
</operation>

<operation id="682" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="610" bw="128" op_0_bw="12" op_1_bw="0">
<![CDATA[
:162 %points_load_31 = load i12 %points_addr_31

]]></Node>
<StgValue><ssdm name="points_load_31"/></StgValue>
</operation>

<operation id="683" st_id="28" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="617" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:169 %add_ln432_30 = add i9 %trunc_ln432, i9 15

]]></Node>
<StgValue><ssdm name="add_ln432_30"/></StgValue>
</operation>

<operation id="684" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="618" bw="12" op_0_bw="12" op_1_bw="3" op_2_bw="9">
<![CDATA[
:170 %tmp_65 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i3.i9, i3 %lshr_ln432_14, i9 %add_ln432_30

]]></Node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>

<operation id="685" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="64" op_0_bw="12">
<![CDATA[
:171 %zext_ln432_16 = zext i12 %tmp_65

]]></Node>
<StgValue><ssdm name="zext_ln432_16"/></StgValue>
</operation>

<operation id="686" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="620" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
:172 %points_addr_32 = getelementptr i128 %points, i64 0, i64 %zext_ln432_16

]]></Node>
<StgValue><ssdm name="points_addr_32"/></StgValue>
</operation>

<operation id="687" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="621" bw="128" op_0_bw="12" op_1_bw="0">
<![CDATA[
:173 %points_load_32 = load i12 %points_addr_32

]]></Node>
<StgValue><ssdm name="points_load_32"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="688" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="610" bw="128" op_0_bw="12" op_1_bw="0">
<![CDATA[
:162 %points_load_31 = load i12 %points_addr_31

]]></Node>
<StgValue><ssdm name="points_load_31"/></StgValue>
</operation>

<operation id="689" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="611" bw="96" op_0_bw="128">
<![CDATA[
:163 %trunc_ln432_15 = trunc i128 %points_load_31

]]></Node>
<StgValue><ssdm name="trunc_ln432_15"/></StgValue>
</operation>

<operation id="690" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="612" bw="0" op_0_bw="96" op_1_bw="7">
<![CDATA[
:164 %store_ln432 = store i96 %trunc_ln432_15, i7 %init_patch_addr_14

]]></Node>
<StgValue><ssdm name="store_ln432"/></StgValue>
</operation>

<operation id="691" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="621" bw="128" op_0_bw="12" op_1_bw="0">
<![CDATA[
:173 %points_load_32 = load i12 %points_addr_32

]]></Node>
<StgValue><ssdm name="points_load_32"/></StgValue>
</operation>

<operation id="692" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="622" bw="96" op_0_bw="128">
<![CDATA[
:174 %trunc_ln432_16 = trunc i128 %points_load_32

]]></Node>
<StgValue><ssdm name="trunc_ln432_16"/></StgValue>
</operation>

<operation id="693" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="623" bw="0" op_0_bw="96" op_1_bw="7">
<![CDATA[
:175 %store_ln432 = store i96 %trunc_ln432_16, i7 %init_patch_addr_15

]]></Node>
<StgValue><ssdm name="store_ln432"/></StgValue>
</operation>

<operation id="694" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="624" bw="0" op_0_bw="0">
<![CDATA[
:176 %br_ln0 = br void %_ZNK13ap_fixed_baseILi32ELi12ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEltEd.exit.thread._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="695" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="636" bw="128" op_0_bw="12" op_1_bw="0">
<![CDATA[
:10 %points_load_1 = load i12 %points_addr_1

]]></Node>
<StgValue><ssdm name="points_load_1"/></StgValue>
</operation>

<operation id="696" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="637" bw="96" op_0_bw="128">
<![CDATA[
:11 %trunc_ln424 = trunc i128 %points_load_1

]]></Node>
<StgValue><ssdm name="trunc_ln424"/></StgValue>
</operation>

<operation id="697" st_id="30" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="0" op_0_bw="96" op_1_bw="7">
<![CDATA[
:12 %store_ln424 = store i96 %trunc_ln424, i7 %init_patch_addr

]]></Node>
<StgValue><ssdm name="store_ln424"/></StgValue>
</operation>

<operation id="698" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="647" bw="128" op_0_bw="12" op_1_bw="0">
<![CDATA[
:21 %points_load_2 = load i12 %points_addr_2

]]></Node>
<StgValue><ssdm name="points_load_2"/></StgValue>
</operation>

<operation id="699" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="648" bw="96" op_0_bw="128">
<![CDATA[
:22 %trunc_ln424_1 = trunc i128 %points_load_2

]]></Node>
<StgValue><ssdm name="trunc_ln424_1"/></StgValue>
</operation>

<operation id="700" st_id="30" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="649" bw="0" op_0_bw="96" op_1_bw="7">
<![CDATA[
:23 %store_ln424 = store i96 %trunc_ln424_1, i7 %init_patch_addr_1

]]></Node>
<StgValue><ssdm name="store_ln424"/></StgValue>
</operation>

<operation id="701" st_id="30" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="650" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:24 %ret_7 = add i12 %ret_20, i12 4083

]]></Node>
<StgValue><ssdm name="ret_7"/></StgValue>
</operation>

<operation id="702" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="651" bw="16" op_0_bw="16" op_1_bw="12" op_2_bw="4">
<![CDATA[
:25 %shl_ln424_3 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i12.i4, i12 %ret_7, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln424_3"/></StgValue>
</operation>

<operation id="703" st_id="30" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="652" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:26 %add_ln424_2 = add i16 %shl_ln424_3, i16 %shl_ln1

]]></Node>
<StgValue><ssdm name="add_ln424_2"/></StgValue>
</operation>

<operation id="704" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="653" bw="3" op_0_bw="3" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
:27 %lshr_ln424_2 = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %add_ln424_2, i32 13, i32 15

]]></Node>
<StgValue><ssdm name="lshr_ln424_2"/></StgValue>
</operation>

<operation id="705" st_id="30" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="654" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:28 %add_ln424_18 = add i9 %empty, i9 499

]]></Node>
<StgValue><ssdm name="add_ln424_18"/></StgValue>
</operation>

<operation id="706" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="655" bw="12" op_0_bw="12" op_1_bw="3" op_2_bw="9">
<![CDATA[
:29 %tmp_34 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i3.i9, i3 %lshr_ln424_2, i9 %add_ln424_18

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="707" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="656" bw="64" op_0_bw="12">
<![CDATA[
:30 %zext_ln424_2 = zext i12 %tmp_34

]]></Node>
<StgValue><ssdm name="zext_ln424_2"/></StgValue>
</operation>

<operation id="708" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="657" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
:31 %points_addr_3 = getelementptr i128 %points, i64 0, i64 %zext_ln424_2

]]></Node>
<StgValue><ssdm name="points_addr_3"/></StgValue>
</operation>

<operation id="709" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="658" bw="128" op_0_bw="12" op_1_bw="0">
<![CDATA[
:32 %points_load_3 = load i12 %points_addr_3

]]></Node>
<StgValue><ssdm name="points_load_3"/></StgValue>
</operation>

<operation id="710" st_id="30" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="661" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:35 %ret_8 = add i12 %ret_20, i12 4084

]]></Node>
<StgValue><ssdm name="ret_8"/></StgValue>
</operation>

<operation id="711" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="662" bw="16" op_0_bw="16" op_1_bw="12" op_2_bw="4">
<![CDATA[
:36 %shl_ln424_4 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i12.i4, i12 %ret_8, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln424_4"/></StgValue>
</operation>

<operation id="712" st_id="30" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="663" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:37 %add_ln424_3 = add i16 %shl_ln424_4, i16 %shl_ln1

]]></Node>
<StgValue><ssdm name="add_ln424_3"/></StgValue>
</operation>

<operation id="713" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="664" bw="3" op_0_bw="3" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
:38 %lshr_ln424_3 = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %add_ln424_3, i32 13, i32 15

]]></Node>
<StgValue><ssdm name="lshr_ln424_3"/></StgValue>
</operation>

<operation id="714" st_id="30" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="665" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:39 %add_ln424_19 = add i9 %empty, i9 500

]]></Node>
<StgValue><ssdm name="add_ln424_19"/></StgValue>
</operation>

<operation id="715" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="666" bw="12" op_0_bw="12" op_1_bw="3" op_2_bw="9">
<![CDATA[
:40 %tmp_35 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i3.i9, i3 %lshr_ln424_3, i9 %add_ln424_19

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="716" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="667" bw="64" op_0_bw="12">
<![CDATA[
:41 %zext_ln424_3 = zext i12 %tmp_35

]]></Node>
<StgValue><ssdm name="zext_ln424_3"/></StgValue>
</operation>

<operation id="717" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="668" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
:42 %points_addr_4 = getelementptr i128 %points, i64 0, i64 %zext_ln424_3

]]></Node>
<StgValue><ssdm name="points_addr_4"/></StgValue>
</operation>

<operation id="718" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="669" bw="128" op_0_bw="12" op_1_bw="0">
<![CDATA[
:43 %points_load_4 = load i12 %points_addr_4

]]></Node>
<StgValue><ssdm name="points_load_4"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="719" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="658" bw="128" op_0_bw="12" op_1_bw="0">
<![CDATA[
:32 %points_load_3 = load i12 %points_addr_3

]]></Node>
<StgValue><ssdm name="points_load_3"/></StgValue>
</operation>

<operation id="720" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="659" bw="96" op_0_bw="128">
<![CDATA[
:33 %trunc_ln424_2 = trunc i128 %points_load_3

]]></Node>
<StgValue><ssdm name="trunc_ln424_2"/></StgValue>
</operation>

<operation id="721" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="660" bw="0" op_0_bw="96" op_1_bw="7">
<![CDATA[
:34 %store_ln424 = store i96 %trunc_ln424_2, i7 %init_patch_addr_2

]]></Node>
<StgValue><ssdm name="store_ln424"/></StgValue>
</operation>

<operation id="722" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="669" bw="128" op_0_bw="12" op_1_bw="0">
<![CDATA[
:43 %points_load_4 = load i12 %points_addr_4

]]></Node>
<StgValue><ssdm name="points_load_4"/></StgValue>
</operation>

<operation id="723" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="670" bw="96" op_0_bw="128">
<![CDATA[
:44 %trunc_ln424_3 = trunc i128 %points_load_4

]]></Node>
<StgValue><ssdm name="trunc_ln424_3"/></StgValue>
</operation>

<operation id="724" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="671" bw="0" op_0_bw="96" op_1_bw="7">
<![CDATA[
:45 %store_ln424 = store i96 %trunc_ln424_3, i7 %init_patch_addr_3

]]></Node>
<StgValue><ssdm name="store_ln424"/></StgValue>
</operation>

<operation id="725" st_id="31" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="672" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:46 %ret_9 = add i12 %ret_20, i12 4085

]]></Node>
<StgValue><ssdm name="ret_9"/></StgValue>
</operation>

<operation id="726" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="673" bw="16" op_0_bw="16" op_1_bw="12" op_2_bw="4">
<![CDATA[
:47 %shl_ln424_5 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i12.i4, i12 %ret_9, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln424_5"/></StgValue>
</operation>

<operation id="727" st_id="31" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="674" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:48 %add_ln424_4 = add i16 %shl_ln424_5, i16 %shl_ln1

]]></Node>
<StgValue><ssdm name="add_ln424_4"/></StgValue>
</operation>

<operation id="728" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="675" bw="3" op_0_bw="3" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
:49 %lshr_ln424_4 = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %add_ln424_4, i32 13, i32 15

]]></Node>
<StgValue><ssdm name="lshr_ln424_4"/></StgValue>
</operation>

<operation id="729" st_id="31" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:50 %add_ln424_20 = add i9 %empty, i9 501

]]></Node>
<StgValue><ssdm name="add_ln424_20"/></StgValue>
</operation>

<operation id="730" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="677" bw="12" op_0_bw="12" op_1_bw="3" op_2_bw="9">
<![CDATA[
:51 %tmp_38 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i3.i9, i3 %lshr_ln424_4, i9 %add_ln424_20

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="731" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="678" bw="64" op_0_bw="12">
<![CDATA[
:52 %zext_ln424_4 = zext i12 %tmp_38

]]></Node>
<StgValue><ssdm name="zext_ln424_4"/></StgValue>
</operation>

<operation id="732" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="679" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
:53 %points_addr_5 = getelementptr i128 %points, i64 0, i64 %zext_ln424_4

]]></Node>
<StgValue><ssdm name="points_addr_5"/></StgValue>
</operation>

<operation id="733" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="680" bw="128" op_0_bw="12" op_1_bw="0">
<![CDATA[
:54 %points_load_5 = load i12 %points_addr_5

]]></Node>
<StgValue><ssdm name="points_load_5"/></StgValue>
</operation>

<operation id="734" st_id="31" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="683" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:57 %ret_10 = add i12 %ret_20, i12 4086

]]></Node>
<StgValue><ssdm name="ret_10"/></StgValue>
</operation>

<operation id="735" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="684" bw="16" op_0_bw="16" op_1_bw="12" op_2_bw="4">
<![CDATA[
:58 %shl_ln424_6 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i12.i4, i12 %ret_10, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln424_6"/></StgValue>
</operation>

<operation id="736" st_id="31" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="685" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:59 %add_ln424_5 = add i16 %shl_ln424_6, i16 %shl_ln1

]]></Node>
<StgValue><ssdm name="add_ln424_5"/></StgValue>
</operation>

<operation id="737" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="686" bw="3" op_0_bw="3" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
:60 %lshr_ln424_5 = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %add_ln424_5, i32 13, i32 15

]]></Node>
<StgValue><ssdm name="lshr_ln424_5"/></StgValue>
</operation>

<operation id="738" st_id="31" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="687" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:61 %add_ln424_21 = add i9 %empty, i9 502

]]></Node>
<StgValue><ssdm name="add_ln424_21"/></StgValue>
</operation>

<operation id="739" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="688" bw="12" op_0_bw="12" op_1_bw="3" op_2_bw="9">
<![CDATA[
:62 %tmp_39 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i3.i9, i3 %lshr_ln424_5, i9 %add_ln424_21

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="740" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="689" bw="64" op_0_bw="12">
<![CDATA[
:63 %zext_ln424_5 = zext i12 %tmp_39

]]></Node>
<StgValue><ssdm name="zext_ln424_5"/></StgValue>
</operation>

<operation id="741" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="690" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
:64 %points_addr_6 = getelementptr i128 %points, i64 0, i64 %zext_ln424_5

]]></Node>
<StgValue><ssdm name="points_addr_6"/></StgValue>
</operation>

<operation id="742" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="691" bw="128" op_0_bw="12" op_1_bw="0">
<![CDATA[
:65 %points_load_6 = load i12 %points_addr_6

]]></Node>
<StgValue><ssdm name="points_load_6"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="743" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="680" bw="128" op_0_bw="12" op_1_bw="0">
<![CDATA[
:54 %points_load_5 = load i12 %points_addr_5

]]></Node>
<StgValue><ssdm name="points_load_5"/></StgValue>
</operation>

<operation id="744" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="681" bw="96" op_0_bw="128">
<![CDATA[
:55 %trunc_ln424_4 = trunc i128 %points_load_5

]]></Node>
<StgValue><ssdm name="trunc_ln424_4"/></StgValue>
</operation>

<operation id="745" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="682" bw="0" op_0_bw="96" op_1_bw="7">
<![CDATA[
:56 %store_ln424 = store i96 %trunc_ln424_4, i7 %init_patch_addr_4

]]></Node>
<StgValue><ssdm name="store_ln424"/></StgValue>
</operation>

<operation id="746" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="691" bw="128" op_0_bw="12" op_1_bw="0">
<![CDATA[
:65 %points_load_6 = load i12 %points_addr_6

]]></Node>
<StgValue><ssdm name="points_load_6"/></StgValue>
</operation>

<operation id="747" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="692" bw="96" op_0_bw="128">
<![CDATA[
:66 %trunc_ln424_5 = trunc i128 %points_load_6

]]></Node>
<StgValue><ssdm name="trunc_ln424_5"/></StgValue>
</operation>

<operation id="748" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="693" bw="0" op_0_bw="96" op_1_bw="7">
<![CDATA[
:67 %store_ln424 = store i96 %trunc_ln424_5, i7 %init_patch_addr_5

]]></Node>
<StgValue><ssdm name="store_ln424"/></StgValue>
</operation>

<operation id="749" st_id="32" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="694" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:68 %ret_11 = add i12 %ret_20, i12 4087

]]></Node>
<StgValue><ssdm name="ret_11"/></StgValue>
</operation>

<operation id="750" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="695" bw="16" op_0_bw="16" op_1_bw="12" op_2_bw="4">
<![CDATA[
:69 %shl_ln424_7 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i12.i4, i12 %ret_11, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln424_7"/></StgValue>
</operation>

<operation id="751" st_id="32" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="696" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:70 %add_ln424_6 = add i16 %shl_ln424_7, i16 %shl_ln1

]]></Node>
<StgValue><ssdm name="add_ln424_6"/></StgValue>
</operation>

<operation id="752" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="697" bw="3" op_0_bw="3" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
:71 %lshr_ln424_6 = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %add_ln424_6, i32 13, i32 15

]]></Node>
<StgValue><ssdm name="lshr_ln424_6"/></StgValue>
</operation>

<operation id="753" st_id="32" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="698" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:72 %add_ln424_22 = add i9 %empty, i9 503

]]></Node>
<StgValue><ssdm name="add_ln424_22"/></StgValue>
</operation>

<operation id="754" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="699" bw="12" op_0_bw="12" op_1_bw="3" op_2_bw="9">
<![CDATA[
:73 %tmp_40 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i3.i9, i3 %lshr_ln424_6, i9 %add_ln424_22

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="755" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="700" bw="64" op_0_bw="12">
<![CDATA[
:74 %zext_ln424_6 = zext i12 %tmp_40

]]></Node>
<StgValue><ssdm name="zext_ln424_6"/></StgValue>
</operation>

<operation id="756" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="701" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
:75 %points_addr_7 = getelementptr i128 %points, i64 0, i64 %zext_ln424_6

]]></Node>
<StgValue><ssdm name="points_addr_7"/></StgValue>
</operation>

<operation id="757" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="702" bw="128" op_0_bw="12" op_1_bw="0">
<![CDATA[
:76 %points_load_7 = load i12 %points_addr_7

]]></Node>
<StgValue><ssdm name="points_load_7"/></StgValue>
</operation>

<operation id="758" st_id="32" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="705" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:79 %ret_12 = add i12 %ret_20, i12 4088

]]></Node>
<StgValue><ssdm name="ret_12"/></StgValue>
</operation>

<operation id="759" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="706" bw="16" op_0_bw="16" op_1_bw="12" op_2_bw="4">
<![CDATA[
:80 %shl_ln424_8 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i12.i4, i12 %ret_12, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln424_8"/></StgValue>
</operation>

<operation id="760" st_id="32" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="707" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:81 %add_ln424_7 = add i16 %shl_ln424_8, i16 %shl_ln1

]]></Node>
<StgValue><ssdm name="add_ln424_7"/></StgValue>
</operation>

<operation id="761" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="708" bw="3" op_0_bw="3" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
:82 %lshr_ln424_7 = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %add_ln424_7, i32 13, i32 15

]]></Node>
<StgValue><ssdm name="lshr_ln424_7"/></StgValue>
</operation>

<operation id="762" st_id="32" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="709" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:83 %add_ln424_23 = add i9 %empty, i9 504

]]></Node>
<StgValue><ssdm name="add_ln424_23"/></StgValue>
</operation>

<operation id="763" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="710" bw="12" op_0_bw="12" op_1_bw="3" op_2_bw="9">
<![CDATA[
:84 %tmp_41 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i3.i9, i3 %lshr_ln424_7, i9 %add_ln424_23

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="764" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="711" bw="64" op_0_bw="12">
<![CDATA[
:85 %zext_ln424_7 = zext i12 %tmp_41

]]></Node>
<StgValue><ssdm name="zext_ln424_7"/></StgValue>
</operation>

<operation id="765" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="712" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
:86 %points_addr_8 = getelementptr i128 %points, i64 0, i64 %zext_ln424_7

]]></Node>
<StgValue><ssdm name="points_addr_8"/></StgValue>
</operation>

<operation id="766" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="713" bw="128" op_0_bw="12" op_1_bw="0">
<![CDATA[
:87 %points_load_8 = load i12 %points_addr_8

]]></Node>
<StgValue><ssdm name="points_load_8"/></StgValue>
</operation>

<operation id="767" st_id="32" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="716" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:90 %ret_13 = add i12 %ret_20, i12 4089

]]></Node>
<StgValue><ssdm name="ret_13"/></StgValue>
</operation>

<operation id="768" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="717" bw="16" op_0_bw="16" op_1_bw="12" op_2_bw="4">
<![CDATA[
:91 %shl_ln424_9 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i12.i4, i12 %ret_13, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln424_9"/></StgValue>
</operation>

<operation id="769" st_id="32" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="718" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:92 %add_ln424_8 = add i16 %shl_ln424_9, i16 %shl_ln1

]]></Node>
<StgValue><ssdm name="add_ln424_8"/></StgValue>
</operation>

<operation id="770" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="719" bw="3" op_0_bw="3" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
:93 %lshr_ln424_8 = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %add_ln424_8, i32 13, i32 15

]]></Node>
<StgValue><ssdm name="lshr_ln424_8"/></StgValue>
</operation>

<operation id="771" st_id="32" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="727" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:101 %ret_14 = add i12 %ret_20, i12 4090

]]></Node>
<StgValue><ssdm name="ret_14"/></StgValue>
</operation>

<operation id="772" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="728" bw="16" op_0_bw="16" op_1_bw="12" op_2_bw="4">
<![CDATA[
:102 %shl_ln424_s = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i12.i4, i12 %ret_14, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln424_s"/></StgValue>
</operation>

<operation id="773" st_id="32" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="729" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:103 %add_ln424_9 = add i16 %shl_ln424_s, i16 %shl_ln1

]]></Node>
<StgValue><ssdm name="add_ln424_9"/></StgValue>
</operation>

<operation id="774" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="730" bw="3" op_0_bw="3" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
:104 %lshr_ln424_9 = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %add_ln424_9, i32 13, i32 15

]]></Node>
<StgValue><ssdm name="lshr_ln424_9"/></StgValue>
</operation>

<operation id="775" st_id="32" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="738" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:112 %ret_15 = add i12 %ret_20, i12 4091

]]></Node>
<StgValue><ssdm name="ret_15"/></StgValue>
</operation>

<operation id="776" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="739" bw="16" op_0_bw="16" op_1_bw="12" op_2_bw="4">
<![CDATA[
:113 %shl_ln424_10 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i12.i4, i12 %ret_15, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln424_10"/></StgValue>
</operation>

<operation id="777" st_id="32" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="740" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:114 %add_ln424_10 = add i16 %shl_ln424_10, i16 %shl_ln1

]]></Node>
<StgValue><ssdm name="add_ln424_10"/></StgValue>
</operation>

<operation id="778" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="741" bw="3" op_0_bw="3" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
:115 %lshr_ln424_s = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %add_ln424_10, i32 13, i32 15

]]></Node>
<StgValue><ssdm name="lshr_ln424_s"/></StgValue>
</operation>

<operation id="779" st_id="32" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="749" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:123 %ret_16 = add i12 %ret_20, i12 4092

]]></Node>
<StgValue><ssdm name="ret_16"/></StgValue>
</operation>

<operation id="780" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="750" bw="16" op_0_bw="16" op_1_bw="12" op_2_bw="4">
<![CDATA[
:124 %shl_ln424_11 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i12.i4, i12 %ret_16, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln424_11"/></StgValue>
</operation>

<operation id="781" st_id="32" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="751" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:125 %add_ln424_11 = add i16 %shl_ln424_11, i16 %shl_ln1

]]></Node>
<StgValue><ssdm name="add_ln424_11"/></StgValue>
</operation>

<operation id="782" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="752" bw="3" op_0_bw="3" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
:126 %lshr_ln424_10 = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %add_ln424_11, i32 13, i32 15

]]></Node>
<StgValue><ssdm name="lshr_ln424_10"/></StgValue>
</operation>

<operation id="783" st_id="32" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="760" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:134 %ret_17 = add i12 %ret_20, i12 4093

]]></Node>
<StgValue><ssdm name="ret_17"/></StgValue>
</operation>

<operation id="784" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="761" bw="16" op_0_bw="16" op_1_bw="12" op_2_bw="4">
<![CDATA[
:135 %shl_ln424_12 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i12.i4, i12 %ret_17, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln424_12"/></StgValue>
</operation>

<operation id="785" st_id="32" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="762" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:136 %add_ln424_12 = add i16 %shl_ln424_12, i16 %shl_ln1

]]></Node>
<StgValue><ssdm name="add_ln424_12"/></StgValue>
</operation>

<operation id="786" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="763" bw="3" op_0_bw="3" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
:137 %lshr_ln424_11 = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %add_ln424_12, i32 13, i32 15

]]></Node>
<StgValue><ssdm name="lshr_ln424_11"/></StgValue>
</operation>

<operation id="787" st_id="32" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="771" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:145 %ret_18 = add i12 %ret_20, i12 4094

]]></Node>
<StgValue><ssdm name="ret_18"/></StgValue>
</operation>

<operation id="788" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="772" bw="16" op_0_bw="16" op_1_bw="12" op_2_bw="4">
<![CDATA[
:146 %shl_ln424_13 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i12.i4, i12 %ret_18, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln424_13"/></StgValue>
</operation>

<operation id="789" st_id="32" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="773" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:147 %add_ln424_13 = add i16 %shl_ln424_13, i16 %shl_ln1

]]></Node>
<StgValue><ssdm name="add_ln424_13"/></StgValue>
</operation>

<operation id="790" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="774" bw="3" op_0_bw="3" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
:148 %lshr_ln424_12 = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %add_ln424_13, i32 13, i32 15

]]></Node>
<StgValue><ssdm name="lshr_ln424_12"/></StgValue>
</operation>

<operation id="791" st_id="32" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="782" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:156 %ret_19 = add i12 %ret_20, i12 4095

]]></Node>
<StgValue><ssdm name="ret_19"/></StgValue>
</operation>

<operation id="792" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="783" bw="16" op_0_bw="16" op_1_bw="12" op_2_bw="4">
<![CDATA[
:157 %shl_ln424_14 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i12.i4, i12 %ret_19, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln424_14"/></StgValue>
</operation>

<operation id="793" st_id="32" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="784" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:158 %add_ln424_14 = add i16 %shl_ln424_14, i16 %shl_ln1

]]></Node>
<StgValue><ssdm name="add_ln424_14"/></StgValue>
</operation>

<operation id="794" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="785" bw="3" op_0_bw="3" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
:159 %lshr_ln424_13 = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %add_ln424_14, i32 13, i32 15

]]></Node>
<StgValue><ssdm name="lshr_ln424_13"/></StgValue>
</operation>

<operation id="795" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="793" bw="16" op_0_bw="16" op_1_bw="12" op_2_bw="4">
<![CDATA[
:167 %shl_ln424_15 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i12.i4, i12 %ret_20, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln424_15"/></StgValue>
</operation>

<operation id="796" st_id="32" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="794" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:168 %add_ln424_15 = add i16 %shl_ln424_15, i16 %shl_ln1

]]></Node>
<StgValue><ssdm name="add_ln424_15"/></StgValue>
</operation>

<operation id="797" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="795" bw="3" op_0_bw="3" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
:169 %lshr_ln424_14 = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %add_ln424_15, i32 13, i32 15

]]></Node>
<StgValue><ssdm name="lshr_ln424_14"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="798" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="702" bw="128" op_0_bw="12" op_1_bw="0">
<![CDATA[
:76 %points_load_7 = load i12 %points_addr_7

]]></Node>
<StgValue><ssdm name="points_load_7"/></StgValue>
</operation>

<operation id="799" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="703" bw="96" op_0_bw="128">
<![CDATA[
:77 %trunc_ln424_6 = trunc i128 %points_load_7

]]></Node>
<StgValue><ssdm name="trunc_ln424_6"/></StgValue>
</operation>

<operation id="800" st_id="33" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="704" bw="0" op_0_bw="96" op_1_bw="7">
<![CDATA[
:78 %store_ln424 = store i96 %trunc_ln424_6, i7 %init_patch_addr_6

]]></Node>
<StgValue><ssdm name="store_ln424"/></StgValue>
</operation>

<operation id="801" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="713" bw="128" op_0_bw="12" op_1_bw="0">
<![CDATA[
:87 %points_load_8 = load i12 %points_addr_8

]]></Node>
<StgValue><ssdm name="points_load_8"/></StgValue>
</operation>

<operation id="802" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="714" bw="96" op_0_bw="128">
<![CDATA[
:88 %trunc_ln424_7 = trunc i128 %points_load_8

]]></Node>
<StgValue><ssdm name="trunc_ln424_7"/></StgValue>
</operation>

<operation id="803" st_id="33" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="715" bw="0" op_0_bw="96" op_1_bw="7">
<![CDATA[
:89 %store_ln424 = store i96 %trunc_ln424_7, i7 %init_patch_addr_7

]]></Node>
<StgValue><ssdm name="store_ln424"/></StgValue>
</operation>

<operation id="804" st_id="33" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="720" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:94 %add_ln424_24 = add i9 %empty, i9 505

]]></Node>
<StgValue><ssdm name="add_ln424_24"/></StgValue>
</operation>

<operation id="805" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="721" bw="12" op_0_bw="12" op_1_bw="3" op_2_bw="9">
<![CDATA[
:95 %tmp_42 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i3.i9, i3 %lshr_ln424_8, i9 %add_ln424_24

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="806" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="722" bw="64" op_0_bw="12">
<![CDATA[
:96 %zext_ln424_8 = zext i12 %tmp_42

]]></Node>
<StgValue><ssdm name="zext_ln424_8"/></StgValue>
</operation>

<operation id="807" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="723" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
:97 %points_addr_9 = getelementptr i128 %points, i64 0, i64 %zext_ln424_8

]]></Node>
<StgValue><ssdm name="points_addr_9"/></StgValue>
</operation>

<operation id="808" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="724" bw="128" op_0_bw="12" op_1_bw="0">
<![CDATA[
:98 %points_load_9 = load i12 %points_addr_9

]]></Node>
<StgValue><ssdm name="points_load_9"/></StgValue>
</operation>

<operation id="809" st_id="33" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="731" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:105 %add_ln424_25 = add i9 %empty, i9 506

]]></Node>
<StgValue><ssdm name="add_ln424_25"/></StgValue>
</operation>

<operation id="810" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="732" bw="12" op_0_bw="12" op_1_bw="3" op_2_bw="9">
<![CDATA[
:106 %tmp_43 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i3.i9, i3 %lshr_ln424_9, i9 %add_ln424_25

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="811" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="733" bw="64" op_0_bw="12">
<![CDATA[
:107 %zext_ln424_9 = zext i12 %tmp_43

]]></Node>
<StgValue><ssdm name="zext_ln424_9"/></StgValue>
</operation>

<operation id="812" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="734" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
:108 %points_addr_10 = getelementptr i128 %points, i64 0, i64 %zext_ln424_9

]]></Node>
<StgValue><ssdm name="points_addr_10"/></StgValue>
</operation>

<operation id="813" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="735" bw="128" op_0_bw="12" op_1_bw="0">
<![CDATA[
:109 %points_load_10 = load i12 %points_addr_10

]]></Node>
<StgValue><ssdm name="points_load_10"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="814" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="724" bw="128" op_0_bw="12" op_1_bw="0">
<![CDATA[
:98 %points_load_9 = load i12 %points_addr_9

]]></Node>
<StgValue><ssdm name="points_load_9"/></StgValue>
</operation>

<operation id="815" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="725" bw="96" op_0_bw="128">
<![CDATA[
:99 %trunc_ln424_8 = trunc i128 %points_load_9

]]></Node>
<StgValue><ssdm name="trunc_ln424_8"/></StgValue>
</operation>

<operation id="816" st_id="34" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="726" bw="0" op_0_bw="96" op_1_bw="7">
<![CDATA[
:100 %store_ln424 = store i96 %trunc_ln424_8, i7 %init_patch_addr_8

]]></Node>
<StgValue><ssdm name="store_ln424"/></StgValue>
</operation>

<operation id="817" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="735" bw="128" op_0_bw="12" op_1_bw="0">
<![CDATA[
:109 %points_load_10 = load i12 %points_addr_10

]]></Node>
<StgValue><ssdm name="points_load_10"/></StgValue>
</operation>

<operation id="818" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="736" bw="96" op_0_bw="128">
<![CDATA[
:110 %trunc_ln424_9 = trunc i128 %points_load_10

]]></Node>
<StgValue><ssdm name="trunc_ln424_9"/></StgValue>
</operation>

<operation id="819" st_id="34" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="737" bw="0" op_0_bw="96" op_1_bw="7">
<![CDATA[
:111 %store_ln424 = store i96 %trunc_ln424_9, i7 %init_patch_addr_9

]]></Node>
<StgValue><ssdm name="store_ln424"/></StgValue>
</operation>

<operation id="820" st_id="34" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="742" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:116 %add_ln424_26 = add i9 %empty, i9 507

]]></Node>
<StgValue><ssdm name="add_ln424_26"/></StgValue>
</operation>

<operation id="821" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="743" bw="12" op_0_bw="12" op_1_bw="3" op_2_bw="9">
<![CDATA[
:117 %tmp_44 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i3.i9, i3 %lshr_ln424_s, i9 %add_ln424_26

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="822" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="744" bw="64" op_0_bw="12">
<![CDATA[
:118 %zext_ln424_10 = zext i12 %tmp_44

]]></Node>
<StgValue><ssdm name="zext_ln424_10"/></StgValue>
</operation>

<operation id="823" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="745" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
:119 %points_addr_11 = getelementptr i128 %points, i64 0, i64 %zext_ln424_10

]]></Node>
<StgValue><ssdm name="points_addr_11"/></StgValue>
</operation>

<operation id="824" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="746" bw="128" op_0_bw="12" op_1_bw="0">
<![CDATA[
:120 %points_load_11 = load i12 %points_addr_11

]]></Node>
<StgValue><ssdm name="points_load_11"/></StgValue>
</operation>

<operation id="825" st_id="34" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="753" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:127 %add_ln424_27 = add i9 %empty, i9 508

]]></Node>
<StgValue><ssdm name="add_ln424_27"/></StgValue>
</operation>

<operation id="826" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="754" bw="12" op_0_bw="12" op_1_bw="3" op_2_bw="9">
<![CDATA[
:128 %tmp_45 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i3.i9, i3 %lshr_ln424_10, i9 %add_ln424_27

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="827" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="755" bw="64" op_0_bw="12">
<![CDATA[
:129 %zext_ln424_11 = zext i12 %tmp_45

]]></Node>
<StgValue><ssdm name="zext_ln424_11"/></StgValue>
</operation>

<operation id="828" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="756" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
:130 %points_addr_12 = getelementptr i128 %points, i64 0, i64 %zext_ln424_11

]]></Node>
<StgValue><ssdm name="points_addr_12"/></StgValue>
</operation>

<operation id="829" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="757" bw="128" op_0_bw="12" op_1_bw="0">
<![CDATA[
:131 %points_load_12 = load i12 %points_addr_12

]]></Node>
<StgValue><ssdm name="points_load_12"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="830" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="746" bw="128" op_0_bw="12" op_1_bw="0">
<![CDATA[
:120 %points_load_11 = load i12 %points_addr_11

]]></Node>
<StgValue><ssdm name="points_load_11"/></StgValue>
</operation>

<operation id="831" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="747" bw="96" op_0_bw="128">
<![CDATA[
:121 %trunc_ln424_10 = trunc i128 %points_load_11

]]></Node>
<StgValue><ssdm name="trunc_ln424_10"/></StgValue>
</operation>

<operation id="832" st_id="35" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="748" bw="0" op_0_bw="96" op_1_bw="7">
<![CDATA[
:122 %store_ln424 = store i96 %trunc_ln424_10, i7 %init_patch_addr_10

]]></Node>
<StgValue><ssdm name="store_ln424"/></StgValue>
</operation>

<operation id="833" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="757" bw="128" op_0_bw="12" op_1_bw="0">
<![CDATA[
:131 %points_load_12 = load i12 %points_addr_12

]]></Node>
<StgValue><ssdm name="points_load_12"/></StgValue>
</operation>

<operation id="834" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="758" bw="96" op_0_bw="128">
<![CDATA[
:132 %trunc_ln424_11 = trunc i128 %points_load_12

]]></Node>
<StgValue><ssdm name="trunc_ln424_11"/></StgValue>
</operation>

<operation id="835" st_id="35" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="759" bw="0" op_0_bw="96" op_1_bw="7">
<![CDATA[
:133 %store_ln424 = store i96 %trunc_ln424_11, i7 %init_patch_addr_11

]]></Node>
<StgValue><ssdm name="store_ln424"/></StgValue>
</operation>

<operation id="836" st_id="35" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="764" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:138 %add_ln424_28 = add i9 %empty, i9 509

]]></Node>
<StgValue><ssdm name="add_ln424_28"/></StgValue>
</operation>

<operation id="837" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="765" bw="12" op_0_bw="12" op_1_bw="3" op_2_bw="9">
<![CDATA[
:139 %tmp_46 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i3.i9, i3 %lshr_ln424_11, i9 %add_ln424_28

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="838" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="766" bw="64" op_0_bw="12">
<![CDATA[
:140 %zext_ln424_12 = zext i12 %tmp_46

]]></Node>
<StgValue><ssdm name="zext_ln424_12"/></StgValue>
</operation>

<operation id="839" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="767" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
:141 %points_addr_13 = getelementptr i128 %points, i64 0, i64 %zext_ln424_12

]]></Node>
<StgValue><ssdm name="points_addr_13"/></StgValue>
</operation>

<operation id="840" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="768" bw="128" op_0_bw="12" op_1_bw="0">
<![CDATA[
:142 %points_load_13 = load i12 %points_addr_13

]]></Node>
<StgValue><ssdm name="points_load_13"/></StgValue>
</operation>

<operation id="841" st_id="35" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="775" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:149 %add_ln424_29 = add i9 %empty, i9 510

]]></Node>
<StgValue><ssdm name="add_ln424_29"/></StgValue>
</operation>

<operation id="842" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="776" bw="12" op_0_bw="12" op_1_bw="3" op_2_bw="9">
<![CDATA[
:150 %tmp_47 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i3.i9, i3 %lshr_ln424_12, i9 %add_ln424_29

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="843" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="777" bw="64" op_0_bw="12">
<![CDATA[
:151 %zext_ln424_13 = zext i12 %tmp_47

]]></Node>
<StgValue><ssdm name="zext_ln424_13"/></StgValue>
</operation>

<operation id="844" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="778" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
:152 %points_addr_14 = getelementptr i128 %points, i64 0, i64 %zext_ln424_13

]]></Node>
<StgValue><ssdm name="points_addr_14"/></StgValue>
</operation>

<operation id="845" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="779" bw="128" op_0_bw="12" op_1_bw="0">
<![CDATA[
:153 %points_load_14 = load i12 %points_addr_14

]]></Node>
<StgValue><ssdm name="points_load_14"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="846" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="768" bw="128" op_0_bw="12" op_1_bw="0">
<![CDATA[
:142 %points_load_13 = load i12 %points_addr_13

]]></Node>
<StgValue><ssdm name="points_load_13"/></StgValue>
</operation>

<operation id="847" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="769" bw="96" op_0_bw="128">
<![CDATA[
:143 %trunc_ln424_12 = trunc i128 %points_load_13

]]></Node>
<StgValue><ssdm name="trunc_ln424_12"/></StgValue>
</operation>

<operation id="848" st_id="36" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="770" bw="0" op_0_bw="96" op_1_bw="7">
<![CDATA[
:144 %store_ln424 = store i96 %trunc_ln424_12, i7 %init_patch_addr_12

]]></Node>
<StgValue><ssdm name="store_ln424"/></StgValue>
</operation>

<operation id="849" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="779" bw="128" op_0_bw="12" op_1_bw="0">
<![CDATA[
:153 %points_load_14 = load i12 %points_addr_14

]]></Node>
<StgValue><ssdm name="points_load_14"/></StgValue>
</operation>

<operation id="850" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="780" bw="96" op_0_bw="128">
<![CDATA[
:154 %trunc_ln424_13 = trunc i128 %points_load_14

]]></Node>
<StgValue><ssdm name="trunc_ln424_13"/></StgValue>
</operation>

<operation id="851" st_id="36" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="781" bw="0" op_0_bw="96" op_1_bw="7">
<![CDATA[
:155 %store_ln424 = store i96 %trunc_ln424_13, i7 %init_patch_addr_13

]]></Node>
<StgValue><ssdm name="store_ln424"/></StgValue>
</operation>

<operation id="852" st_id="36" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="786" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:160 %add_ln424_30 = add i9 %empty, i9 511

]]></Node>
<StgValue><ssdm name="add_ln424_30"/></StgValue>
</operation>

<operation id="853" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="787" bw="12" op_0_bw="12" op_1_bw="3" op_2_bw="9">
<![CDATA[
:161 %tmp_48 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i3.i9, i3 %lshr_ln424_13, i9 %add_ln424_30

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="854" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="788" bw="64" op_0_bw="12">
<![CDATA[
:162 %zext_ln424_14 = zext i12 %tmp_48

]]></Node>
<StgValue><ssdm name="zext_ln424_14"/></StgValue>
</operation>

<operation id="855" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="789" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
:163 %points_addr_15 = getelementptr i128 %points, i64 0, i64 %zext_ln424_14

]]></Node>
<StgValue><ssdm name="points_addr_15"/></StgValue>
</operation>

<operation id="856" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="790" bw="128" op_0_bw="12" op_1_bw="0">
<![CDATA[
:164 %points_load_15 = load i12 %points_addr_15

]]></Node>
<StgValue><ssdm name="points_load_15"/></StgValue>
</operation>

<operation id="857" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="796" bw="12" op_0_bw="12" op_1_bw="3" op_2_bw="9">
<![CDATA[
:170 %tmp_49 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i3.i9, i3 %lshr_ln424_14, i9 %empty

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="858" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="797" bw="64" op_0_bw="12">
<![CDATA[
:171 %zext_ln424_15 = zext i12 %tmp_49

]]></Node>
<StgValue><ssdm name="zext_ln424_15"/></StgValue>
</operation>

<operation id="859" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="798" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
:172 %points_addr_16 = getelementptr i128 %points, i64 0, i64 %zext_ln424_15

]]></Node>
<StgValue><ssdm name="points_addr_16"/></StgValue>
</operation>

<operation id="860" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="799" bw="128" op_0_bw="12" op_1_bw="0">
<![CDATA[
:173 %points_load_16 = load i12 %points_addr_16

]]></Node>
<StgValue><ssdm name="points_load_16"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="861" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="790" bw="128" op_0_bw="12" op_1_bw="0">
<![CDATA[
:164 %points_load_15 = load i12 %points_addr_15

]]></Node>
<StgValue><ssdm name="points_load_15"/></StgValue>
</operation>

<operation id="862" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="791" bw="96" op_0_bw="128">
<![CDATA[
:165 %trunc_ln424_14 = trunc i128 %points_load_15

]]></Node>
<StgValue><ssdm name="trunc_ln424_14"/></StgValue>
</operation>

<operation id="863" st_id="37" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="792" bw="0" op_0_bw="96" op_1_bw="7">
<![CDATA[
:166 %store_ln424 = store i96 %trunc_ln424_14, i7 %init_patch_addr_14

]]></Node>
<StgValue><ssdm name="store_ln424"/></StgValue>
</operation>

<operation id="864" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="799" bw="128" op_0_bw="12" op_1_bw="0">
<![CDATA[
:173 %points_load_16 = load i12 %points_addr_16

]]></Node>
<StgValue><ssdm name="points_load_16"/></StgValue>
</operation>

<operation id="865" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="800" bw="96" op_0_bw="128">
<![CDATA[
:174 %trunc_ln424_15 = trunc i128 %points_load_16

]]></Node>
<StgValue><ssdm name="trunc_ln424_15"/></StgValue>
</operation>

<operation id="866" st_id="37" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="801" bw="0" op_0_bw="96" op_1_bw="7">
<![CDATA[
:175 %store_ln424 = store i96 %trunc_ln424_15, i7 %init_patch_addr_15

]]></Node>
<StgValue><ssdm name="store_ln424"/></StgValue>
</operation>

<operation id="867" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="802" bw="0" op_0_bw="0">
<![CDATA[
:176 %br_ln426 = br void %_ZNK13ap_fixed_baseILi32ELi12ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEltEd.exit.thread._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln426"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
