-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
-- Version: 2021.1
-- Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity reversi_accel_xferode_1024_1024_1_0_1_0_1025_3_3_s is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    mat_ero2_4239_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    mat_ero2_4239_empty_n : IN STD_LOGIC;
    mat_ero2_4239_read : OUT STD_LOGIC;
    mat_lap2_4241_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    mat_lap2_4241_full_n : IN STD_LOGIC;
    mat_lap2_4241_write : OUT STD_LOGIC;
    img_height : IN STD_LOGIC_VECTOR (15 downto 0);
    img_width : IN STD_LOGIC_VECTOR (15 downto 0) );
end;


architecture behav of reversi_accel_xferode_1024_1024_1_0_1_0_1025_3_3_s is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (6 downto 0) := "0000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (6 downto 0) := "0000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (6 downto 0) := "0000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (6 downto 0) := "0001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (6 downto 0) := "0010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (6 downto 0) := "0100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (6 downto 0) := "1000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv13_1 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000001";
    constant ap_const_lv17_1 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000001";
    constant ap_const_lv14_1 : STD_LOGIC_VECTOR (13 downto 0) := "00000000000001";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_boolean_0 : BOOLEAN := false;

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (6 downto 0) := "0000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal empty_fu_152_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal empty_reg_318 : STD_LOGIC_VECTOR (13 downto 0);
    signal op2_assign_fu_168_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal op2_assign_reg_323 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal add_ln1795_fu_174_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln1795_reg_328 : STD_LOGIC_VECTOR (13 downto 0);
    signal icmp_ln1057_fu_189_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1057_reg_333 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp_i_i127_i_fu_240_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp_i_i127_i_reg_368 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal icmp_ln1057_57_fu_232_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln124_fu_246_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln124_reg_373 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln138_fu_251_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln138_reg_378 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln138_6_fu_256_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln138_6_reg_383 : STD_LOGIC_VECTOR (1 downto 0);
    signal buf_V_0_ce0 : STD_LOGIC;
    signal buf_V_0_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal buf_V_0_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal buf_V_0_ce1 : STD_LOGIC;
    signal buf_V_0_we1 : STD_LOGIC;
    signal buf_V_0_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal buf_V_1_ce0 : STD_LOGIC;
    signal buf_V_1_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal buf_V_1_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal buf_V_1_ce1 : STD_LOGIC;
    signal buf_V_1_we1 : STD_LOGIC;
    signal buf_V_1_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal buf_V_2_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_VITIS_LOOP_263_1_fu_114_ap_start : STD_LOGIC;
    signal grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_VITIS_LOOP_263_1_fu_114_ap_done : STD_LOGIC;
    signal grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_VITIS_LOOP_263_1_fu_114_ap_idle : STD_LOGIC;
    signal grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_VITIS_LOOP_263_1_fu_114_ap_ready : STD_LOGIC;
    signal grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_VITIS_LOOP_263_1_fu_114_row_ind_V_2_0_out : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_VITIS_LOOP_263_1_fu_114_row_ind_V_2_0_out_ap_vld : STD_LOGIC;
    signal grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_VITIS_LOOP_263_1_fu_114_row_ind_V_1_0_out : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_VITIS_LOOP_263_1_fu_114_row_ind_V_1_0_out_ap_vld : STD_LOGIC;
    signal grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_VITIS_LOOP_263_1_fu_114_row_ind_V_0_0_out : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_VITIS_LOOP_263_1_fu_114_row_ind_V_0_0_out_ap_vld : STD_LOGIC;
    signal grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_VITIS_LOOP_278_2_fu_121_ap_start : STD_LOGIC;
    signal grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_VITIS_LOOP_278_2_fu_121_ap_done : STD_LOGIC;
    signal grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_VITIS_LOOP_278_2_fu_121_ap_idle : STD_LOGIC;
    signal grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_VITIS_LOOP_278_2_fu_121_ap_ready : STD_LOGIC;
    signal grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_VITIS_LOOP_278_2_fu_121_mat_ero2_4239_read : STD_LOGIC;
    signal grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_VITIS_LOOP_278_2_fu_121_buf_V_1_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_VITIS_LOOP_278_2_fu_121_buf_V_1_ce1 : STD_LOGIC;
    signal grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_VITIS_LOOP_278_2_fu_121_buf_V_1_we1 : STD_LOGIC;
    signal grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_VITIS_LOOP_278_2_fu_121_buf_V_1_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_VITIS_LOOP_295_3_fu_129_ap_start : STD_LOGIC;
    signal grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_VITIS_LOOP_295_3_fu_129_ap_done : STD_LOGIC;
    signal grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_VITIS_LOOP_295_3_fu_129_ap_idle : STD_LOGIC;
    signal grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_VITIS_LOOP_295_3_fu_129_ap_ready : STD_LOGIC;
    signal grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_VITIS_LOOP_295_3_fu_129_buf_V_0_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_VITIS_LOOP_295_3_fu_129_buf_V_0_ce1 : STD_LOGIC;
    signal grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_VITIS_LOOP_295_3_fu_129_buf_V_0_we1 : STD_LOGIC;
    signal grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_VITIS_LOOP_295_3_fu_129_buf_V_0_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_Col_Loop_fu_135_ap_start : STD_LOGIC;
    signal grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_Col_Loop_fu_135_ap_done : STD_LOGIC;
    signal grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_Col_Loop_fu_135_ap_idle : STD_LOGIC;
    signal grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_Col_Loop_fu_135_ap_ready : STD_LOGIC;
    signal grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_Col_Loop_fu_135_mat_ero2_4239_read : STD_LOGIC;
    signal grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_Col_Loop_fu_135_mat_lap2_4241_din : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_Col_Loop_fu_135_mat_lap2_4241_write : STD_LOGIC;
    signal grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_Col_Loop_fu_135_buf_V_0_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_Col_Loop_fu_135_buf_V_0_ce0 : STD_LOGIC;
    signal grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_Col_Loop_fu_135_buf_V_0_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_Col_Loop_fu_135_buf_V_0_ce1 : STD_LOGIC;
    signal grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_Col_Loop_fu_135_buf_V_0_we1 : STD_LOGIC;
    signal grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_Col_Loop_fu_135_buf_V_0_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_Col_Loop_fu_135_buf_V_1_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_Col_Loop_fu_135_buf_V_1_ce0 : STD_LOGIC;
    signal grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_Col_Loop_fu_135_buf_V_1_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_Col_Loop_fu_135_buf_V_1_ce1 : STD_LOGIC;
    signal grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_Col_Loop_fu_135_buf_V_1_we1 : STD_LOGIC;
    signal grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_Col_Loop_fu_135_buf_V_1_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_Col_Loop_fu_135_buf_V_2_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_Col_Loop_fu_135_buf_V_2_ce0 : STD_LOGIC;
    signal grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_Col_Loop_fu_135_buf_V_2_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_Col_Loop_fu_135_buf_V_2_ce1 : STD_LOGIC;
    signal grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_Col_Loop_fu_135_buf_V_2_we1 : STD_LOGIC;
    signal grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_Col_Loop_fu_135_buf_V_2_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_VITIS_LOOP_263_1_fu_114_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_VITIS_LOOP_278_2_fu_121_ap_start_reg : STD_LOGIC := '0';
    signal grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_VITIS_LOOP_295_3_fu_129_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_Col_Loop_fu_135_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal row_V_fu_86 : STD_LOGIC_VECTOR (12 downto 0);
    signal row_V_5_fu_261_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal row_ind_V_0_fu_90 : STD_LOGIC_VECTOR (12 downto 0);
    signal row_ind_V_1_1_fu_94 : STD_LOGIC_VECTOR (12 downto 0);
    signal row_ind_V_2_fu_98 : STD_LOGIC_VECTOR (12 downto 0);
    signal img_height_cast_fu_165_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_fu_179_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln1057_5_fu_228_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal zext_ln1057_fu_224_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_block_state3_on_subcall_done : BOOLEAN;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component reversi_accel_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_VITIS_LOOP_263_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        row_ind_V_2_0_out : OUT STD_LOGIC_VECTOR (12 downto 0);
        row_ind_V_2_0_out_ap_vld : OUT STD_LOGIC;
        row_ind_V_1_0_out : OUT STD_LOGIC_VECTOR (12 downto 0);
        row_ind_V_1_0_out_ap_vld : OUT STD_LOGIC;
        row_ind_V_0_0_out : OUT STD_LOGIC_VECTOR (12 downto 0);
        row_ind_V_0_0_out_ap_vld : OUT STD_LOGIC );
    end component;


    component reversi_accel_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_VITIS_LOOP_278_2 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        mat_ero2_4239_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        mat_ero2_4239_empty_n : IN STD_LOGIC;
        mat_ero2_4239_read : OUT STD_LOGIC;
        img_width : IN STD_LOGIC_VECTOR (15 downto 0);
        buf_V_1_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        buf_V_1_ce1 : OUT STD_LOGIC;
        buf_V_1_we1 : OUT STD_LOGIC;
        buf_V_1_d1 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component reversi_accel_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_VITIS_LOOP_295_3 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        img_width : IN STD_LOGIC_VECTOR (15 downto 0);
        buf_V_0_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        buf_V_0_ce1 : OUT STD_LOGIC;
        buf_V_0_we1 : OUT STD_LOGIC;
        buf_V_0_d1 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component reversi_accel_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_Col_Loop IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        mat_ero2_4239_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        mat_ero2_4239_empty_n : IN STD_LOGIC;
        mat_ero2_4239_read : OUT STD_LOGIC;
        mat_lap2_4241_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        mat_lap2_4241_full_n : IN STD_LOGIC;
        mat_lap2_4241_write : OUT STD_LOGIC;
        add_ln1795 : IN STD_LOGIC_VECTOR (13 downto 0);
        img_width : IN STD_LOGIC_VECTOR (15 downto 0);
        buf_V_0_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        buf_V_0_ce0 : OUT STD_LOGIC;
        buf_V_0_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        buf_V_0_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        buf_V_0_ce1 : OUT STD_LOGIC;
        buf_V_0_we1 : OUT STD_LOGIC;
        buf_V_0_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        buf_V_1_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        buf_V_1_ce0 : OUT STD_LOGIC;
        buf_V_1_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        buf_V_1_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        buf_V_1_ce1 : OUT STD_LOGIC;
        buf_V_1_we1 : OUT STD_LOGIC;
        buf_V_1_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        buf_V_2_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        buf_V_2_ce0 : OUT STD_LOGIC;
        buf_V_2_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        buf_V_2_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        buf_V_2_ce1 : OUT STD_LOGIC;
        buf_V_2_we1 : OUT STD_LOGIC;
        buf_V_2_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        trunc_ln2 : IN STD_LOGIC_VECTOR (1 downto 0);
        trunc_ln138_6 : IN STD_LOGIC_VECTOR (1 downto 0);
        trunc_ln : IN STD_LOGIC_VECTOR (1 downto 0);
        cmp_i_i127_i : IN STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component reversi_accel_xfdilate_1024_1024_1_0_1_0_1027_7_7_s_buf_V_0 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        address1 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (7 downto 0) );
    end component;



begin
    buf_V_0_U : component reversi_accel_xfdilate_1024_1024_1_0_1_0_1027_7_7_s_buf_V_0
    generic map (
        DataWidth => 8,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_Col_Loop_fu_135_buf_V_0_address0,
        ce0 => buf_V_0_ce0,
        q0 => buf_V_0_q0,
        address1 => buf_V_0_address1,
        ce1 => buf_V_0_ce1,
        we1 => buf_V_0_we1,
        d1 => buf_V_0_d1);

    buf_V_1_U : component reversi_accel_xfdilate_1024_1024_1_0_1_0_1027_7_7_s_buf_V_0
    generic map (
        DataWidth => 8,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_Col_Loop_fu_135_buf_V_1_address0,
        ce0 => buf_V_1_ce0,
        q0 => buf_V_1_q0,
        address1 => buf_V_1_address1,
        ce1 => buf_V_1_ce1,
        we1 => buf_V_1_we1,
        d1 => buf_V_1_d1);

    buf_V_2_U : component reversi_accel_xfdilate_1024_1024_1_0_1_0_1027_7_7_s_buf_V_0
    generic map (
        DataWidth => 8,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_Col_Loop_fu_135_buf_V_2_address0,
        ce0 => grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_Col_Loop_fu_135_buf_V_2_ce0,
        q0 => buf_V_2_q0,
        address1 => grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_Col_Loop_fu_135_buf_V_2_address1,
        ce1 => grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_Col_Loop_fu_135_buf_V_2_ce1,
        we1 => grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_Col_Loop_fu_135_buf_V_2_we1,
        d1 => grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_Col_Loop_fu_135_buf_V_2_d1);

    grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_VITIS_LOOP_263_1_fu_114 : component reversi_accel_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_VITIS_LOOP_263_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_VITIS_LOOP_263_1_fu_114_ap_start,
        ap_done => grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_VITIS_LOOP_263_1_fu_114_ap_done,
        ap_idle => grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_VITIS_LOOP_263_1_fu_114_ap_idle,
        ap_ready => grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_VITIS_LOOP_263_1_fu_114_ap_ready,
        row_ind_V_2_0_out => grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_VITIS_LOOP_263_1_fu_114_row_ind_V_2_0_out,
        row_ind_V_2_0_out_ap_vld => grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_VITIS_LOOP_263_1_fu_114_row_ind_V_2_0_out_ap_vld,
        row_ind_V_1_0_out => grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_VITIS_LOOP_263_1_fu_114_row_ind_V_1_0_out,
        row_ind_V_1_0_out_ap_vld => grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_VITIS_LOOP_263_1_fu_114_row_ind_V_1_0_out_ap_vld,
        row_ind_V_0_0_out => grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_VITIS_LOOP_263_1_fu_114_row_ind_V_0_0_out,
        row_ind_V_0_0_out_ap_vld => grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_VITIS_LOOP_263_1_fu_114_row_ind_V_0_0_out_ap_vld);

    grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_VITIS_LOOP_278_2_fu_121 : component reversi_accel_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_VITIS_LOOP_278_2
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_VITIS_LOOP_278_2_fu_121_ap_start,
        ap_done => grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_VITIS_LOOP_278_2_fu_121_ap_done,
        ap_idle => grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_VITIS_LOOP_278_2_fu_121_ap_idle,
        ap_ready => grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_VITIS_LOOP_278_2_fu_121_ap_ready,
        mat_ero2_4239_dout => mat_ero2_4239_dout,
        mat_ero2_4239_empty_n => mat_ero2_4239_empty_n,
        mat_ero2_4239_read => grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_VITIS_LOOP_278_2_fu_121_mat_ero2_4239_read,
        img_width => img_width,
        buf_V_1_address1 => grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_VITIS_LOOP_278_2_fu_121_buf_V_1_address1,
        buf_V_1_ce1 => grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_VITIS_LOOP_278_2_fu_121_buf_V_1_ce1,
        buf_V_1_we1 => grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_VITIS_LOOP_278_2_fu_121_buf_V_1_we1,
        buf_V_1_d1 => grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_VITIS_LOOP_278_2_fu_121_buf_V_1_d1);

    grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_VITIS_LOOP_295_3_fu_129 : component reversi_accel_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_VITIS_LOOP_295_3
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_VITIS_LOOP_295_3_fu_129_ap_start,
        ap_done => grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_VITIS_LOOP_295_3_fu_129_ap_done,
        ap_idle => grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_VITIS_LOOP_295_3_fu_129_ap_idle,
        ap_ready => grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_VITIS_LOOP_295_3_fu_129_ap_ready,
        img_width => img_width,
        buf_V_0_address1 => grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_VITIS_LOOP_295_3_fu_129_buf_V_0_address1,
        buf_V_0_ce1 => grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_VITIS_LOOP_295_3_fu_129_buf_V_0_ce1,
        buf_V_0_we1 => grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_VITIS_LOOP_295_3_fu_129_buf_V_0_we1,
        buf_V_0_d1 => grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_VITIS_LOOP_295_3_fu_129_buf_V_0_d1);

    grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_Col_Loop_fu_135 : component reversi_accel_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_Col_Loop
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_Col_Loop_fu_135_ap_start,
        ap_done => grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_Col_Loop_fu_135_ap_done,
        ap_idle => grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_Col_Loop_fu_135_ap_idle,
        ap_ready => grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_Col_Loop_fu_135_ap_ready,
        mat_ero2_4239_dout => mat_ero2_4239_dout,
        mat_ero2_4239_empty_n => mat_ero2_4239_empty_n,
        mat_ero2_4239_read => grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_Col_Loop_fu_135_mat_ero2_4239_read,
        mat_lap2_4241_din => grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_Col_Loop_fu_135_mat_lap2_4241_din,
        mat_lap2_4241_full_n => mat_lap2_4241_full_n,
        mat_lap2_4241_write => grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_Col_Loop_fu_135_mat_lap2_4241_write,
        add_ln1795 => add_ln1795_reg_328,
        img_width => img_width,
        buf_V_0_address0 => grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_Col_Loop_fu_135_buf_V_0_address0,
        buf_V_0_ce0 => grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_Col_Loop_fu_135_buf_V_0_ce0,
        buf_V_0_q0 => buf_V_0_q0,
        buf_V_0_address1 => grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_Col_Loop_fu_135_buf_V_0_address1,
        buf_V_0_ce1 => grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_Col_Loop_fu_135_buf_V_0_ce1,
        buf_V_0_we1 => grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_Col_Loop_fu_135_buf_V_0_we1,
        buf_V_0_d1 => grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_Col_Loop_fu_135_buf_V_0_d1,
        buf_V_1_address0 => grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_Col_Loop_fu_135_buf_V_1_address0,
        buf_V_1_ce0 => grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_Col_Loop_fu_135_buf_V_1_ce0,
        buf_V_1_q0 => buf_V_1_q0,
        buf_V_1_address1 => grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_Col_Loop_fu_135_buf_V_1_address1,
        buf_V_1_ce1 => grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_Col_Loop_fu_135_buf_V_1_ce1,
        buf_V_1_we1 => grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_Col_Loop_fu_135_buf_V_1_we1,
        buf_V_1_d1 => grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_Col_Loop_fu_135_buf_V_1_d1,
        buf_V_2_address0 => grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_Col_Loop_fu_135_buf_V_2_address0,
        buf_V_2_ce0 => grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_Col_Loop_fu_135_buf_V_2_ce0,
        buf_V_2_q0 => buf_V_2_q0,
        buf_V_2_address1 => grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_Col_Loop_fu_135_buf_V_2_address1,
        buf_V_2_ce1 => grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_Col_Loop_fu_135_buf_V_2_ce1,
        buf_V_2_we1 => grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_Col_Loop_fu_135_buf_V_2_we1,
        buf_V_2_d1 => grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_Col_Loop_fu_135_buf_V_2_d1,
        trunc_ln2 => trunc_ln138_reg_378,
        trunc_ln138_6 => trunc_ln138_6_reg_383,
        trunc_ln => trunc_ln124_reg_373,
        cmp_i_i127_i => cmp_i_i127_i_reg_368);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_Col_Loop_fu_135_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_Col_Loop_fu_135_ap_start_reg <= ap_const_logic_0;
            else
                if (((icmp_ln1057_57_fu_232_p2 = ap_const_lv1_1) and (icmp_ln1057_reg_333 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                    grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_Col_Loop_fu_135_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_Col_Loop_fu_135_ap_ready = ap_const_logic_1)) then 
                    grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_Col_Loop_fu_135_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_VITIS_LOOP_263_1_fu_114_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_VITIS_LOOP_263_1_fu_114_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
                    grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_VITIS_LOOP_263_1_fu_114_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_VITIS_LOOP_263_1_fu_114_ap_ready = ap_const_logic_1)) then 
                    grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_VITIS_LOOP_263_1_fu_114_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_VITIS_LOOP_278_2_fu_121_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_VITIS_LOOP_278_2_fu_121_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
                    grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_VITIS_LOOP_278_2_fu_121_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_VITIS_LOOP_278_2_fu_121_ap_ready = ap_const_logic_1)) then 
                    grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_VITIS_LOOP_278_2_fu_121_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_VITIS_LOOP_295_3_fu_129_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_VITIS_LOOP_295_3_fu_129_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
                    grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_VITIS_LOOP_295_3_fu_129_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_VITIS_LOOP_295_3_fu_129_ap_ready = ap_const_logic_1)) then 
                    grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_VITIS_LOOP_295_3_fu_129_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    row_V_fu_86_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln1057_fu_189_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5) and (grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_VITIS_LOOP_295_3_fu_129_ap_done = ap_const_logic_1))) then 
                row_V_fu_86 <= ap_const_lv13_1;
            elsif (((icmp_ln1057_57_fu_232_p2 = ap_const_lv1_1) and (icmp_ln1057_reg_333 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                row_V_fu_86 <= row_V_5_fu_261_p2;
            end if; 
        end if;
    end process;

    row_ind_V_0_fu_90_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln1057_fu_189_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5) and (grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_VITIS_LOOP_295_3_fu_129_ap_done = ap_const_logic_1))) then 
                row_ind_V_0_fu_90 <= grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_VITIS_LOOP_263_1_fu_114_row_ind_V_0_0_out;
            elsif (((icmp_ln1057_57_fu_232_p2 = ap_const_lv1_1) and (icmp_ln1057_reg_333 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                row_ind_V_0_fu_90 <= row_ind_V_1_1_fu_94;
            end if; 
        end if;
    end process;

    row_ind_V_1_1_fu_94_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln1057_fu_189_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5) and (grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_VITIS_LOOP_295_3_fu_129_ap_done = ap_const_logic_1))) then 
                row_ind_V_1_1_fu_94 <= grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_VITIS_LOOP_263_1_fu_114_row_ind_V_1_0_out;
            elsif (((icmp_ln1057_57_fu_232_p2 = ap_const_lv1_1) and (icmp_ln1057_reg_333 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                row_ind_V_1_1_fu_94 <= row_ind_V_2_fu_98;
            end if; 
        end if;
    end process;

    row_ind_V_2_fu_98_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln1057_fu_189_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5) and (grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_VITIS_LOOP_295_3_fu_129_ap_done = ap_const_logic_1))) then 
                row_ind_V_2_fu_98 <= grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_VITIS_LOOP_263_1_fu_114_row_ind_V_2_0_out;
            elsif (((icmp_ln1057_57_fu_232_p2 = ap_const_lv1_1) and (icmp_ln1057_reg_333 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                row_ind_V_2_fu_98 <= row_ind_V_0_fu_90;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state5)) then
                add_ln1795_reg_328 <= add_ln1795_fu_174_p2;
                icmp_ln1057_reg_333 <= icmp_ln1057_fu_189_p2;
                op2_assign_reg_323 <= op2_assign_fu_168_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln1057_57_fu_232_p2 = ap_const_lv1_1) and (icmp_ln1057_reg_333 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6))) then
                cmp_i_i127_i_reg_368 <= cmp_i_i127_i_fu_240_p2;
                trunc_ln124_reg_373 <= trunc_ln124_fu_246_p1;
                trunc_ln138_6_reg_383 <= trunc_ln138_6_fu_256_p1;
                trunc_ln138_reg_378 <= trunc_ln138_fu_251_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
                empty_reg_318 <= empty_fu_152_p1;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state5, icmp_ln1057_reg_333, ap_CS_fsm_state6, icmp_ln1057_57_fu_232_p2, grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_VITIS_LOOP_295_3_fu_129_ap_done, grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_Col_Loop_fu_135_ap_done, ap_CS_fsm_state3, ap_CS_fsm_state7, ap_block_state3_on_subcall_done)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                ap_NS_fsm <= ap_ST_fsm_state3;
            when ap_ST_fsm_state3 => 
                if (((ap_const_boolean_0 = ap_block_state3_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                    ap_NS_fsm <= ap_ST_fsm_state4;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when ap_ST_fsm_state5 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state5) and (grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_VITIS_LOOP_295_3_fu_129_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state6;
                else
                    ap_NS_fsm <= ap_ST_fsm_state5;
                end if;
            when ap_ST_fsm_state6 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state6) and ((icmp_ln1057_57_fu_232_p2 = ap_const_lv1_0) or (icmp_ln1057_reg_333 = ap_const_lv1_1)))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state7;
                end if;
            when ap_ST_fsm_state7 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state7) and (grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_Col_Loop_fu_135_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state6;
                else
                    ap_NS_fsm <= ap_ST_fsm_state7;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXX";
        end case;
    end process;
    add_ln1795_fu_174_p2 <= std_logic_vector(unsigned(empty_reg_318) + unsigned(ap_const_lv14_1));
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);

    ap_ST_fsm_state1_blk_assign_proc : process(ap_start)
    begin
        if ((ap_start = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state2_blk <= ap_const_logic_0;

    ap_ST_fsm_state3_blk_assign_proc : process(ap_block_state3_on_subcall_done)
    begin
        if ((ap_const_boolean_1 = ap_block_state3_on_subcall_done)) then 
            ap_ST_fsm_state3_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state3_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state4_blk <= ap_const_logic_0;

    ap_ST_fsm_state5_blk_assign_proc : process(grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_VITIS_LOOP_295_3_fu_129_ap_done)
    begin
        if ((grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_VITIS_LOOP_295_3_fu_129_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state5_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state5_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state6_blk <= ap_const_logic_0;

    ap_ST_fsm_state7_blk_assign_proc : process(grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_Col_Loop_fu_135_ap_done)
    begin
        if ((grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_Col_Loop_fu_135_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state7_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state7_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_block_state3_on_subcall_done_assign_proc : process(grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_VITIS_LOOP_263_1_fu_114_ap_done, grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_VITIS_LOOP_278_2_fu_121_ap_done)
    begin
                ap_block_state3_on_subcall_done <= ((grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_VITIS_LOOP_278_2_fu_121_ap_done = ap_const_logic_0) or (grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_VITIS_LOOP_263_1_fu_114_ap_done = ap_const_logic_0));
    end process;


    ap_done_assign_proc : process(ap_start, ap_CS_fsm_state1, icmp_ln1057_reg_333, ap_CS_fsm_state6, icmp_ln1057_57_fu_232_p2)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state6) and ((icmp_ln1057_57_fu_232_p2 = ap_const_lv1_0) or (icmp_ln1057_reg_333 = ap_const_lv1_1))) or ((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(icmp_ln1057_reg_333, ap_CS_fsm_state6, icmp_ln1057_57_fu_232_p2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state6) and ((icmp_ln1057_57_fu_232_p2 = ap_const_lv1_0) or (icmp_ln1057_reg_333 = ap_const_lv1_1)))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    buf_V_0_address1_assign_proc : process(ap_CS_fsm_state5, grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_VITIS_LOOP_295_3_fu_129_buf_V_0_address1, grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_Col_Loop_fu_135_buf_V_0_address1, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            buf_V_0_address1 <= grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_Col_Loop_fu_135_buf_V_0_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            buf_V_0_address1 <= grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_VITIS_LOOP_295_3_fu_129_buf_V_0_address1;
        else 
            buf_V_0_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    buf_V_0_ce0_assign_proc : process(grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_Col_Loop_fu_135_buf_V_0_ce0, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            buf_V_0_ce0 <= grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_Col_Loop_fu_135_buf_V_0_ce0;
        else 
            buf_V_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    buf_V_0_ce1_assign_proc : process(ap_CS_fsm_state5, grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_VITIS_LOOP_295_3_fu_129_buf_V_0_ce1, grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_Col_Loop_fu_135_buf_V_0_ce1, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            buf_V_0_ce1 <= grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_Col_Loop_fu_135_buf_V_0_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            buf_V_0_ce1 <= grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_VITIS_LOOP_295_3_fu_129_buf_V_0_ce1;
        else 
            buf_V_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    buf_V_0_d1_assign_proc : process(ap_CS_fsm_state5, grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_VITIS_LOOP_295_3_fu_129_buf_V_0_d1, grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_Col_Loop_fu_135_buf_V_0_d1, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            buf_V_0_d1 <= grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_Col_Loop_fu_135_buf_V_0_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            buf_V_0_d1 <= grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_VITIS_LOOP_295_3_fu_129_buf_V_0_d1;
        else 
            buf_V_0_d1 <= "XXXXXXXX";
        end if; 
    end process;


    buf_V_0_we1_assign_proc : process(ap_CS_fsm_state5, grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_VITIS_LOOP_295_3_fu_129_buf_V_0_we1, grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_Col_Loop_fu_135_buf_V_0_we1, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            buf_V_0_we1 <= grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_Col_Loop_fu_135_buf_V_0_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            buf_V_0_we1 <= grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_VITIS_LOOP_295_3_fu_129_buf_V_0_we1;
        else 
            buf_V_0_we1 <= ap_const_logic_0;
        end if; 
    end process;


    buf_V_1_address1_assign_proc : process(grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_VITIS_LOOP_278_2_fu_121_buf_V_1_address1, grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_Col_Loop_fu_135_buf_V_1_address1, ap_CS_fsm_state3, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            buf_V_1_address1 <= grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_Col_Loop_fu_135_buf_V_1_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            buf_V_1_address1 <= grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_VITIS_LOOP_278_2_fu_121_buf_V_1_address1;
        else 
            buf_V_1_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    buf_V_1_ce0_assign_proc : process(grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_Col_Loop_fu_135_buf_V_1_ce0, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            buf_V_1_ce0 <= grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_Col_Loop_fu_135_buf_V_1_ce0;
        else 
            buf_V_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    buf_V_1_ce1_assign_proc : process(grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_VITIS_LOOP_278_2_fu_121_buf_V_1_ce1, grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_Col_Loop_fu_135_buf_V_1_ce1, ap_CS_fsm_state3, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            buf_V_1_ce1 <= grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_Col_Loop_fu_135_buf_V_1_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            buf_V_1_ce1 <= grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_VITIS_LOOP_278_2_fu_121_buf_V_1_ce1;
        else 
            buf_V_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    buf_V_1_d1_assign_proc : process(grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_VITIS_LOOP_278_2_fu_121_buf_V_1_d1, grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_Col_Loop_fu_135_buf_V_1_d1, ap_CS_fsm_state3, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            buf_V_1_d1 <= grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_Col_Loop_fu_135_buf_V_1_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            buf_V_1_d1 <= grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_VITIS_LOOP_278_2_fu_121_buf_V_1_d1;
        else 
            buf_V_1_d1 <= "XXXXXXXX";
        end if; 
    end process;


    buf_V_1_we1_assign_proc : process(grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_VITIS_LOOP_278_2_fu_121_buf_V_1_we1, grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_Col_Loop_fu_135_buf_V_1_we1, ap_CS_fsm_state3, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            buf_V_1_we1 <= grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_Col_Loop_fu_135_buf_V_1_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            buf_V_1_we1 <= grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_VITIS_LOOP_278_2_fu_121_buf_V_1_we1;
        else 
            buf_V_1_we1 <= ap_const_logic_0;
        end if; 
    end process;

    cmp_i_i127_i_fu_240_p2 <= "1" when (unsigned(zext_ln1057_fu_224_p1) < unsigned(img_height)) else "0";
    empty_fu_152_p1 <= img_width(14 - 1 downto 0);
    grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_Col_Loop_fu_135_ap_start <= grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_Col_Loop_fu_135_ap_start_reg;
    grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_VITIS_LOOP_263_1_fu_114_ap_start <= grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_VITIS_LOOP_263_1_fu_114_ap_start_reg;
    grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_VITIS_LOOP_278_2_fu_121_ap_start <= grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_VITIS_LOOP_278_2_fu_121_ap_start_reg;
    grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_VITIS_LOOP_295_3_fu_129_ap_start <= grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_VITIS_LOOP_295_3_fu_129_ap_start_reg;
    icmp_ln1057_57_fu_232_p2 <= "1" when (unsigned(zext_ln1057_5_fu_228_p1) < unsigned(op2_assign_reg_323)) else "0";
    icmp_ln1057_fu_189_p2 <= "1" when (tmp_fu_179_p4 = ap_const_lv16_0) else "0";
    img_height_cast_fu_165_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(img_height),17));

    mat_ero2_4239_read_assign_proc : process(grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_VITIS_LOOP_278_2_fu_121_mat_ero2_4239_read, grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_Col_Loop_fu_135_mat_ero2_4239_read, ap_CS_fsm_state3, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            mat_ero2_4239_read <= grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_Col_Loop_fu_135_mat_ero2_4239_read;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            mat_ero2_4239_read <= grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_VITIS_LOOP_278_2_fu_121_mat_ero2_4239_read;
        else 
            mat_ero2_4239_read <= ap_const_logic_0;
        end if; 
    end process;

    mat_lap2_4241_din <= grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_Col_Loop_fu_135_mat_lap2_4241_din;

    mat_lap2_4241_write_assign_proc : process(grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_Col_Loop_fu_135_mat_lap2_4241_write, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            mat_lap2_4241_write <= grp_xferode_1024_1024_1_0_1_0_1025_3_3_Pipeline_Col_Loop_fu_135_mat_lap2_4241_write;
        else 
            mat_lap2_4241_write <= ap_const_logic_0;
        end if; 
    end process;

    op2_assign_fu_168_p2 <= std_logic_vector(unsigned(img_height_cast_fu_165_p1) + unsigned(ap_const_lv17_1));
    row_V_5_fu_261_p2 <= std_logic_vector(unsigned(row_V_fu_86) + unsigned(ap_const_lv13_1));
    tmp_fu_179_p4 <= op2_assign_fu_168_p2(16 downto 1);
    trunc_ln124_fu_246_p1 <= row_ind_V_2_fu_98(2 - 1 downto 0);
    trunc_ln138_6_fu_256_p1 <= row_ind_V_1_1_fu_94(2 - 1 downto 0);
    trunc_ln138_fu_251_p1 <= row_ind_V_0_fu_90(2 - 1 downto 0);
    zext_ln1057_5_fu_228_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(row_V_fu_86),17));
    zext_ln1057_fu_224_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(row_V_fu_86),16));
end behav;
