

================================================================
== Vitis HLS Report for 'dct_Pipeline_Col_DCT_Loop'
================================================================
* Date:           Wed Jul 23 16:03:59 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        dct_hls_solution
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.157 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       47|       47|  0.470 us|  0.470 us|   36|   36|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        +------------------+--------+---------+---------+----------+----------+-----+-----+---------+
        |                  |        |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |     Instance     | Module |   min   |   max   |    min   |    max   | min | max |   Type  |
        +------------------+--------+---------+---------+----------+----------+-----+-----+---------+
        |grp_dct_1d_fu_34  |dct_1d  |       16|       16|  0.160 us|  0.160 us|    4|    4|      yes|
        +------------------+--------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Col_DCT_Loop  |       45|       45|        18|          4|          1|     8|       yes|
        +----------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 18


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 18
* Pipeline : 1
  Pipeline-0 : II = 4, D = 18, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.91>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%i_1 = alloca i32 1" [dct.cpp:35->dct.cpp:103]   --->   Operation 21 'alloca' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (1.58ns)   --->   "%store_ln35 = store i4 0, i4 %i_1" [dct.cpp:35->dct.cpp:103]   --->   Operation 22 'store' 'store_ln35' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc33.i"   --->   Operation 23 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%i = load i4 %i_1" [dct.cpp:51->dct.cpp:103]   --->   Operation 24 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (1.73ns)   --->   "%icmp_ln51 = icmp_eq  i4 %i, i4 8" [dct.cpp:51->dct.cpp:103]   --->   Operation 25 'icmp' 'icmp_ln51' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (1.73ns)   --->   "%add_ln51 = add i4 %i, i4 1" [dct.cpp:51->dct.cpp:103]   --->   Operation 26 'add' 'add_ln51' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln51 = br i1 %icmp_ln51, void %for.inc33.i.split, void %for.inc50.i.preheader.exitStub" [dct.cpp:51->dct.cpp:103]   --->   Operation 27 'br' 'br_ln51' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%trunc_ln51 = trunc i4 %i" [dct.cpp:51->dct.cpp:103]   --->   Operation 28 'trunc' 'trunc_ln51' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (1.58ns)   --->   "%store_ln35 = store i4 %add_ln51, i4 %i_1" [dct.cpp:35->dct.cpp:103]   --->   Operation 29 'store' 'store_ln35' <Predicate = (!icmp_ln51)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 30 [17/17] (3.25ns)   --->   "%call_ln53 = call void @dct_1d, i16 %col_inbuf, i3 %trunc_ln51, i16 %col_outbuf" [dct.cpp:53->dct.cpp:103]   --->   Operation 30 'call' 'call_ln53' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreType = "Generic">   --->   Generic Core

State 3 <SV = 2> <Delay = 7.15>
ST_3 : Operation 31 [16/17] (7.15ns)   --->   "%call_ln53 = call void @dct_1d, i16 %col_inbuf, i3 %trunc_ln51, i16 %col_outbuf" [dct.cpp:53->dct.cpp:103]   --->   Operation 31 'call' 'call_ln53' <Predicate = (!icmp_ln51)> <Delay = 7.15> <CoreType = "Generic">   --->   Generic Core

State 4 <SV = 3> <Delay = 7.15>
ST_4 : Operation 32 [15/17] (7.15ns)   --->   "%call_ln53 = call void @dct_1d, i16 %col_inbuf, i3 %trunc_ln51, i16 %col_outbuf" [dct.cpp:53->dct.cpp:103]   --->   Operation 32 'call' 'call_ln53' <Predicate = (!icmp_ln51)> <Delay = 7.15> <CoreType = "Generic">   --->   Generic Core

State 5 <SV = 4> <Delay = 7.15>
ST_5 : Operation 33 [14/17] (7.15ns)   --->   "%call_ln53 = call void @dct_1d, i16 %col_inbuf, i3 %trunc_ln51, i16 %col_outbuf" [dct.cpp:53->dct.cpp:103]   --->   Operation 33 'call' 'call_ln53' <Predicate = (!icmp_ln51)> <Delay = 7.15> <CoreType = "Generic">   --->   Generic Core

State 6 <SV = 5> <Delay = 7.15>
ST_6 : Operation 34 [13/17] (7.15ns)   --->   "%call_ln53 = call void @dct_1d, i16 %col_inbuf, i3 %trunc_ln51, i16 %col_outbuf" [dct.cpp:53->dct.cpp:103]   --->   Operation 34 'call' 'call_ln53' <Predicate = true> <Delay = 7.15> <CoreType = "Generic">   --->   Generic Core

State 7 <SV = 6> <Delay = 7.15>
ST_7 : Operation 35 [12/17] (7.15ns)   --->   "%call_ln53 = call void @dct_1d, i16 %col_inbuf, i3 %trunc_ln51, i16 %col_outbuf" [dct.cpp:53->dct.cpp:103]   --->   Operation 35 'call' 'call_ln53' <Predicate = true> <Delay = 7.15> <CoreType = "Generic">   --->   Generic Core

State 8 <SV = 7> <Delay = 7.15>
ST_8 : Operation 36 [11/17] (7.15ns)   --->   "%call_ln53 = call void @dct_1d, i16 %col_inbuf, i3 %trunc_ln51, i16 %col_outbuf" [dct.cpp:53->dct.cpp:103]   --->   Operation 36 'call' 'call_ln53' <Predicate = true> <Delay = 7.15> <CoreType = "Generic">   --->   Generic Core

State 9 <SV = 8> <Delay = 7.15>
ST_9 : Operation 37 [10/17] (7.15ns)   --->   "%call_ln53 = call void @dct_1d, i16 %col_inbuf, i3 %trunc_ln51, i16 %col_outbuf" [dct.cpp:53->dct.cpp:103]   --->   Operation 37 'call' 'call_ln53' <Predicate = (!icmp_ln51)> <Delay = 7.15> <CoreType = "Generic">   --->   Generic Core

State 10 <SV = 9> <Delay = 7.15>
ST_10 : Operation 38 [9/17] (7.15ns)   --->   "%call_ln53 = call void @dct_1d, i16 %col_inbuf, i3 %trunc_ln51, i16 %col_outbuf" [dct.cpp:53->dct.cpp:103]   --->   Operation 38 'call' 'call_ln53' <Predicate = true> <Delay = 7.15> <CoreType = "Generic">   --->   Generic Core

State 11 <SV = 10> <Delay = 7.15>
ST_11 : Operation 39 [8/17] (7.15ns)   --->   "%call_ln53 = call void @dct_1d, i16 %col_inbuf, i3 %trunc_ln51, i16 %col_outbuf" [dct.cpp:53->dct.cpp:103]   --->   Operation 39 'call' 'call_ln53' <Predicate = true> <Delay = 7.15> <CoreType = "Generic">   --->   Generic Core

State 12 <SV = 11> <Delay = 7.15>
ST_12 : Operation 40 [7/17] (7.15ns)   --->   "%call_ln53 = call void @dct_1d, i16 %col_inbuf, i3 %trunc_ln51, i16 %col_outbuf" [dct.cpp:53->dct.cpp:103]   --->   Operation 40 'call' 'call_ln53' <Predicate = true> <Delay = 7.15> <CoreType = "Generic">   --->   Generic Core

State 13 <SV = 12> <Delay = 7.15>
ST_13 : Operation 41 [6/17] (7.15ns)   --->   "%call_ln53 = call void @dct_1d, i16 %col_inbuf, i3 %trunc_ln51, i16 %col_outbuf" [dct.cpp:53->dct.cpp:103]   --->   Operation 41 'call' 'call_ln53' <Predicate = (!icmp_ln51)> <Delay = 7.15> <CoreType = "Generic">   --->   Generic Core

State 14 <SV = 13> <Delay = 7.15>
ST_14 : Operation 42 [5/17] (7.15ns)   --->   "%call_ln53 = call void @dct_1d, i16 %col_inbuf, i3 %trunc_ln51, i16 %col_outbuf" [dct.cpp:53->dct.cpp:103]   --->   Operation 42 'call' 'call_ln53' <Predicate = true> <Delay = 7.15> <CoreType = "Generic">   --->   Generic Core
ST_14 : Operation 51 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 51 'ret' 'ret_ln0' <Predicate = (icmp_ln51)> <Delay = 1.58>

State 15 <SV = 14> <Delay = 7.15>
ST_15 : Operation 43 [4/17] (7.15ns)   --->   "%call_ln53 = call void @dct_1d, i16 %col_inbuf, i3 %trunc_ln51, i16 %col_outbuf" [dct.cpp:53->dct.cpp:103]   --->   Operation 43 'call' 'call_ln53' <Predicate = true> <Delay = 7.15> <CoreType = "Generic">   --->   Generic Core

State 16 <SV = 15> <Delay = 7.15>
ST_16 : Operation 44 [3/17] (7.15ns)   --->   "%call_ln53 = call void @dct_1d, i16 %col_inbuf, i3 %trunc_ln51, i16 %col_outbuf" [dct.cpp:53->dct.cpp:103]   --->   Operation 44 'call' 'call_ln53' <Predicate = true> <Delay = 7.15> <CoreType = "Generic">   --->   Generic Core

State 17 <SV = 16> <Delay = 7.15>
ST_17 : Operation 45 [2/17] (7.15ns)   --->   "%call_ln53 = call void @dct_1d, i16 %col_inbuf, i3 %trunc_ln51, i16 %col_outbuf" [dct.cpp:53->dct.cpp:103]   --->   Operation 45 'call' 'call_ln53' <Predicate = (!icmp_ln51)> <Delay = 7.15> <CoreType = "Generic">   --->   Generic Core

State 18 <SV = 17> <Delay = 0.00>
ST_18 : Operation 46 [1/1] (0.00ns)   --->   "%specpipeline_ln52 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty" [dct.cpp:52->dct.cpp:103]   --->   Operation 46 'specpipeline' 'specpipeline_ln52' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 47 [1/1] (0.00ns)   --->   "%speclooptripcount_ln35 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8" [dct.cpp:35->dct.cpp:103]   --->   Operation 47 'speclooptripcount' 'speclooptripcount_ln35' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 48 [1/1] (0.00ns)   --->   "%specloopname_ln51 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [dct.cpp:51->dct.cpp:103]   --->   Operation 48 'specloopname' 'specloopname_ln51' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 49 [1/17] (0.00ns)   --->   "%call_ln53 = call void @dct_1d, i16 %col_inbuf, i3 %trunc_ln51, i16 %col_outbuf" [dct.cpp:53->dct.cpp:103]   --->   Operation 49 'call' 'call_ln53' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_18 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln51 = br void %for.inc33.i" [dct.cpp:51->dct.cpp:103]   --->   Operation 50 'br' 'br_ln51' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ col_inbuf]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ col_outbuf]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i_1                    (alloca           ) [ 0100000000000000000]
store_ln35             (store            ) [ 0000000000000000000]
br_ln0                 (br               ) [ 0000000000000000000]
i                      (load             ) [ 0000000000000000000]
icmp_ln51              (icmp             ) [ 0111111111111111110]
add_ln51               (add              ) [ 0000000000000000000]
br_ln51                (br               ) [ 0000000000000000000]
trunc_ln51             (trunc            ) [ 0010000000000000000]
store_ln35             (store            ) [ 0000000000000000000]
specpipeline_ln52      (specpipeline     ) [ 0000000000000000000]
speclooptripcount_ln35 (speclooptripcount) [ 0000000000000000000]
specloopname_ln51      (specloopname     ) [ 0000000000000000000]
call_ln53              (call             ) [ 0000000000000000000]
br_ln51                (br               ) [ 0000000000000000000]
ret_ln0                (ret              ) [ 0000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="col_inbuf">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="col_inbuf"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="col_outbuf">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="col_outbuf"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_1d"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="30" class="1004" name="i_1_fu_30">
<pin_list>
<pin id="31" dir="0" index="0" bw="1" slack="0"/>
<pin id="32" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_1/1 "/>
</bind>
</comp>

<comp id="34" class="1004" name="grp_dct_1d_fu_34">
<pin_list>
<pin id="35" dir="0" index="0" bw="0" slack="0"/>
<pin id="36" dir="0" index="1" bw="16" slack="0"/>
<pin id="37" dir="0" index="2" bw="3" slack="1"/>
<pin id="38" dir="0" index="3" bw="16" slack="0"/>
<pin id="39" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln53/2 "/>
</bind>
</comp>

<comp id="43" class="1004" name="store_ln35_store_fu_43">
<pin_list>
<pin id="44" dir="0" index="0" bw="1" slack="0"/>
<pin id="45" dir="0" index="1" bw="4" slack="0"/>
<pin id="46" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln35/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="i_load_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="4" slack="0"/>
<pin id="50" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="51" class="1004" name="icmp_ln51_fu_51">
<pin_list>
<pin id="52" dir="0" index="0" bw="4" slack="0"/>
<pin id="53" dir="0" index="1" bw="4" slack="0"/>
<pin id="54" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln51/1 "/>
</bind>
</comp>

<comp id="57" class="1004" name="add_ln51_fu_57">
<pin_list>
<pin id="58" dir="0" index="0" bw="4" slack="0"/>
<pin id="59" dir="0" index="1" bw="1" slack="0"/>
<pin id="60" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln51/1 "/>
</bind>
</comp>

<comp id="63" class="1004" name="trunc_ln51_fu_63">
<pin_list>
<pin id="64" dir="0" index="0" bw="4" slack="0"/>
<pin id="65" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln51/1 "/>
</bind>
</comp>

<comp id="67" class="1004" name="store_ln35_store_fu_67">
<pin_list>
<pin id="68" dir="0" index="0" bw="4" slack="0"/>
<pin id="69" dir="0" index="1" bw="4" slack="0"/>
<pin id="70" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln35/1 "/>
</bind>
</comp>

<comp id="72" class="1005" name="i_1_reg_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="4" slack="0"/>
<pin id="74" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="79" class="1005" name="icmp_ln51_reg_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="1" slack="1"/>
<pin id="81" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln51 "/>
</bind>
</comp>

<comp id="83" class="1005" name="trunc_ln51_reg_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="3" slack="1"/>
<pin id="85" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln51 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="33"><net_src comp="4" pin="0"/><net_sink comp="30" pin=0"/></net>

<net id="40"><net_src comp="12" pin="0"/><net_sink comp="34" pin=0"/></net>

<net id="41"><net_src comp="0" pin="0"/><net_sink comp="34" pin=1"/></net>

<net id="42"><net_src comp="2" pin="0"/><net_sink comp="34" pin=3"/></net>

<net id="47"><net_src comp="6" pin="0"/><net_sink comp="43" pin=0"/></net>

<net id="55"><net_src comp="48" pin="1"/><net_sink comp="51" pin=0"/></net>

<net id="56"><net_src comp="8" pin="0"/><net_sink comp="51" pin=1"/></net>

<net id="61"><net_src comp="48" pin="1"/><net_sink comp="57" pin=0"/></net>

<net id="62"><net_src comp="10" pin="0"/><net_sink comp="57" pin=1"/></net>

<net id="66"><net_src comp="48" pin="1"/><net_sink comp="63" pin=0"/></net>

<net id="71"><net_src comp="57" pin="2"/><net_sink comp="67" pin=0"/></net>

<net id="75"><net_src comp="30" pin="1"/><net_sink comp="72" pin=0"/></net>

<net id="76"><net_src comp="72" pin="1"/><net_sink comp="43" pin=1"/></net>

<net id="77"><net_src comp="72" pin="1"/><net_sink comp="48" pin=0"/></net>

<net id="78"><net_src comp="72" pin="1"/><net_sink comp="67" pin=1"/></net>

<net id="82"><net_src comp="51" pin="2"/><net_sink comp="79" pin=0"/></net>

<net id="86"><net_src comp="63" pin="1"/><net_sink comp="83" pin=0"/></net>

<net id="87"><net_src comp="83" pin="1"/><net_sink comp="34" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: col_outbuf | {7 8 11 12 13 14 18 }
 - Input state : 
	Port: dct_Pipeline_Col_DCT_Loop : col_inbuf | {2 3 4 5 6 }
  - Chain level:
	State 1
		store_ln35 : 1
		i : 1
		icmp_ln51 : 2
		add_ln51 : 2
		br_ln51 : 3
		trunc_ln51 : 2
		store_ln35 : 3
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------|---------|---------|---------|---------|
| Operation|  Functional Unit |   DSP   |  Delay  |    FF   |   LUT   |
|----------|------------------|---------|---------|---------|---------|
|   call   | grp_dct_1d_fu_34 |    28   | 42.8018 |   1991  |   1155  |
|----------|------------------|---------|---------|---------|---------|
|   icmp   |  icmp_ln51_fu_51 |    0    |    0    |    0    |    13   |
|----------|------------------|---------|---------|---------|---------|
|    add   |  add_ln51_fu_57  |    0    |    0    |    0    |    13   |
|----------|------------------|---------|---------|---------|---------|
|   trunc  | trunc_ln51_fu_63 |    0    |    0    |    0    |    0    |
|----------|------------------|---------|---------|---------|---------|
|   Total  |                  |    28   | 42.8018 |   1991  |   1181  |
|----------|------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------+--------+
|                 |   FF   |
+-----------------+--------+
|    i_1_reg_72   |    4   |
| icmp_ln51_reg_79|    1   |
|trunc_ln51_reg_83|    3   |
+-----------------+--------+
|      Total      |    8   |
+-----------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   28   |   42   |  1991  |  1181  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |    8   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   28   |   42   |  1999  |  1181  |
+-----------+--------+--------+--------+--------+
