{
  "title": "RV32I Processor Design",
  "description": "Design and implement a RV32I Processor in SystemVerilog or Verilog.",
  "difficulty": "beginner",
  "estimated_time_hours": 336,
  "evaluation_metrics": {
    "functionality": 0.5,
    "area": 0.25,
    "delay": 0.25,
    "power": 0.0
  },
  "scoring_details": {
    "functionality_description": "The design must correctly execute all validator-side functional tests, covering diverse instruction sequences. Minimum functionality score should be 60% otherwise overall score would be set to zero.",
    "area_baseline_gates": "area target is 300000.0 mirco square meter",
    "delay_target_ns": "instructions target is 100000000.0 per second",
    "power_budget_mw": "To be introduced in future challenges"
  },
  "submission_requirements": {
    "file_format": "systemverilog/verilog",
    "top_module_name": "",
    "filelist_name": "rtl.f",
    "max_file_size_kb": 50000,
    "coding_style": "synthesizable_verilog_2005"
  },
  "challenge_files": [
    "Processor_Validation_Guide.pdf",
    "Task Document_ Design and Verification of a Pipelined RV32I Processor.pdf"
  ],
  "bonus_objectives": [],
  "created_by": "ChipForge-SN84",
  "created_date": "2025-09-19",
  "version": "1.0"
}
