{'ByteSelect': {'DefVars': [None,
                            None,
                            None,
                            None,
                            None,
                            None,
                            None,
                            None,
                            None,
                            None,
                            None,
                            None],
                'Lines': ['226:C',
                          '228:C',
                          '226:C',
                          '228:C',
                          '226:C',
                          '228:C',
                          '226:C',
                          '228:C',
                          '226:C',
                          '228:C',
                          '226:C',
                          '226:C'],
                'Sensitivities': [['ByteSelect'],
                                  ['ByteSelect'],
                                  ['ByteSelect'],
                                  ['ByteSelect'],
                                  ['ByteSelect'],
                                  ['ByteSelect'],
                                  ['ByteSelect'],
                                  ['ByteSelect'],
                                  ['ByteSelect'],
                                  ['ByteSelect'],
                                  ['ByteSelect'],
                                  ['ByteSelect']]},
 'CtrlData': {'DefVars': ['ShiftReg', 'ShiftReg'],
              'Lines': ['232:D', '231:D'],
              'Sensitivities': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4134393050>,
                                <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f413439cc50>]},
 'Fiad': {'DefVars': ['ShiftReg', 'ShiftReg'],
          'Lines': ['229:D', '230:D'],
          'Sensitivities': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f413439c3d0>,
                            <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f413439c8d0>]},
 'LatchByte': {'DefVars': [None, None, None],
               'Lines': ['239:C', '239:C', '247:C'],
               'Sensitivities': [['LatchByte'], ['LatchByte'], ['LatchByte']]},
 'MdcEn_n': {'DefVars': [None, None, None, None, None, None, None],
             'Lines': ['224:C',
                       '224:C',
                       '224:C',
                       '224:C',
                       '224:C',
                       '224:C',
                       '224:C'],
             'Sensitivities': [['MdcEn_n'],
                               ['MdcEn_n'],
                               ['MdcEn_n'],
                               ['MdcEn_n'],
                               ['MdcEn_n'],
                               ['MdcEn_n'],
                               ['MdcEn_n']]},
 'Mdi': {'DefVars': ['ShiftReg', 'Prsd', 'ShiftReg', 'Prsd'],
         'Lines': ['238:D', '241:D', '238:D', '248:D'],
         'Sensitivities': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4134393790>,
                           <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4134393d50>,
                           <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4134393790>,
                           <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4134395690>]},
 'Reset': {'DefVars': [None, None, None, None, None, None, None, None],
           'Lines': ['216:C',
                     '216:C',
                     '216:C',
                     '216:C',
                     '216:C',
                     '216:C',
                     '216:C',
                     '216:C'],
           'Sensitivities': [['Reset'],
                             ['Reset'],
                             ['Reset'],
                             ['Reset'],
                             ['Reset'],
                             ['Reset'],
                             ['Reset'],
                             ['Reset']]},
 'Rgad': {'DefVars': ['ShiftReg', None],
          'Lines': ['230:D', '242:C'],
          'Sensitivities': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f413439c8d0>,
                            ['Rgad']]},
 'ShiftReg': {'DefVars': ['ShiftReg',
                          'Prsd',
                          'LinkFail',
                          'ShiftReg',
                          'Prsd',
                          'ShiftedBit'],
              'Lines': ['238:D', '241:D', '243:D', '238:D', '248:D', '256:D'],
              'Sensitivities': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4134393790>,
                                <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4134393d50>,
                                <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4134395190>,
                                <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4134393790>,
                                <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4134395690>,
                                <pyverilog.vparser.ast.Assign object at 0x7f4134393e90>]},
 'WriteOp': {'DefVars': ['ShiftReg', 'ShiftReg'],
             'Lines': ['229:D', '229:D'],
             'Sensitivities': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f413439c3d0>,
                               <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f413439c3d0>]}}
