

================================================================
== Vivado HLS Report for 'cache_update'
================================================================
* Date:           Thu Dec  5 02:39:35 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        out.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 6.508 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    18657|    18657| 0.187 ms | 0.187 ms |  18657|  18657|   none  |
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- l_S_i_0_i4     |    18656|    18656|      1166|          -|          -|    16|    no    |
        | + l_S_j_0_j3    |     1164|     1164|       194|          -|          -|     6|    no    |
        |  ++ l_S_k_0_k1  |      192|      192|         2|          -|          -|    96|    no    |
        |  ++ l_S_k_1_k2  |      192|      192|         2|          -|          -|    96|    no    |
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    322|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    104|    -|
|Register         |        -|      -|     133|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|     133|    426|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |add_ln321_1_fu_331_p2  |     +    |      0|  0|  15|           8|           8|
    |add_ln321_2_fu_417_p2  |     +    |      0|  0|  19|          14|          14|
    |add_ln321_fu_203_p2    |     +    |      0|  0|  15|           8|           8|
    |add_ln322_1_fu_427_p2  |     +    |      0|  0|  21|          15|          15|
    |add_ln322_fu_366_p2    |     +    |      0|  0|  14|          10|          10|
    |add_ln326_fu_452_p2    |     +    |      0|  0|  12|          12|          12|
    |add_ln327_1_fu_299_p2  |     +    |      0|  0|  15|          15|           9|
    |add_ln327_2_fu_462_p2  |     +    |      0|  0|  21|          15|          15|
    |add_ln327_fu_293_p2    |     +    |      0|  0|  15|          15|          15|
    |i4_fu_181_p2           |     +    |      0|  0|  15|           5|           1|
    |j3_fu_311_p2           |     +    |      0|  0|  12|           3|           1|
    |k1_fu_403_p2           |     +    |      0|  0|  15|           7|           1|
    |k2_fu_438_p2           |     +    |      0|  0|  15|           7|           1|
    |sub_ln321_fu_360_p2    |     -    |      0|  0|  19|          14|          14|
    |sub_ln322_1_fu_391_p2  |     -    |      0|  0|  21|          15|          15|
    |sub_ln322_fu_259_p2    |     -    |      0|  0|  15|           9|           9|
    |sub_ln326_fu_229_p2    |     -    |      0|  0|  12|          12|          12|
    |icmp_ln315_fu_175_p2   |   icmp   |      0|  0|  11|           5|           6|
    |icmp_ln316_fu_305_p2   |   icmp   |      0|  0|   9|           3|           3|
    |icmp_ln320_fu_397_p2   |   icmp   |      0|  0|  11|           7|           7|
    |icmp_ln325_fu_432_p2   |   icmp   |      0|  0|  11|           7|           7|
    |v198_fu_317_p2         |   icmp   |      0|  0|   9|           3|           3|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |      0|  0| 322|         209|         186|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------+----+-----------+-----+-----------+
    |        Name        | LUT| Input Size| Bits| Total Bits|
    +--------------------+----+-----------+-----+-----------+
    |ap_NS_fsm           |  38|          7|    1|          7|
    |i4_0_reg_131        |   9|          2|    5|         10|
    |k1_0_reg_153        |   9|          2|    7|         14|
    |k2_0_reg_164        |   9|          2|    7|         14|
    |v194_address0       |  15|          3|   14|         42|
    |v194_d0             |  15|          3|   32|         96|
    |val_assign_reg_142  |   9|          2|    3|          6|
    +--------------------+----+-----------+-----+-----------+
    |Total               | 104|         21|   69|        189|
    +--------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------+----+----+-----+-----------+
    |         Name        | FF | LUT| Bits| Const Bits|
    +---------------------+----+----+-----+-----------+
    |add_ln321_reg_483    |   8|   0|    8|          0|
    |add_ln322_1_reg_538  |  15|   0|   15|          0|
    |add_ln327_1_reg_498  |   9|   0|   15|          6|
    |add_ln327_2_reg_556  |  15|   0|   15|          0|
    |ap_CS_fsm            |   6|   0|    6|          0|
    |i4_0_reg_131         |   5|   0|    5|          0|
    |i4_reg_478           |   5|   0|    5|          0|
    |j3_reg_506           |   3|   0|    3|          0|
    |k1_0_reg_153         |   7|   0|    7|          0|
    |k1_reg_528           |   7|   0|    7|          0|
    |k2_0_reg_164         |   7|   0|    7|          0|
    |k2_reg_546           |   7|   0|    7|          0|
    |sext_ln322_reg_493   |   9|   0|   10|          1|
    |sub_ln321_reg_515    |   9|   0|   14|          5|
    |sub_ln322_1_reg_520  |  10|   0|   15|          5|
    |sub_ln326_reg_488    |   7|   0|   12|          5|
    |v198_reg_511         |   1|   0|    1|          0|
    |val_assign_reg_142   |   3|   0|    3|          0|
    +---------------------+----+----+-----+-----------+
    |Total                | 133|   0|  155|         22|
    +---------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------+-----+-----+------------+--------------+--------------+
|ap_clk           |  in |    1| ap_ctrl_hs | cache_update | return value |
|ap_rst           |  in |    1| ap_ctrl_hs | cache_update | return value |
|ap_start         |  in |    1| ap_ctrl_hs | cache_update | return value |
|ap_done          | out |    1| ap_ctrl_hs | cache_update | return value |
|ap_idle          | out |    1| ap_ctrl_hs | cache_update | return value |
|ap_ready         | out |    1| ap_ctrl_hs | cache_update | return value |
|v192_address0    | out |   13|  ap_memory |     v192     |     array    |
|v192_ce0         | out |    1|  ap_memory |     v192     |     array    |
|v192_q0          |  in |   32|  ap_memory |     v192     |     array    |
|v193_0_address0  | out |   11|  ap_memory |    v193_0    |     array    |
|v193_0_ce0       | out |    1|  ap_memory |    v193_0    |     array    |
|v193_0_q0        |  in |   32|  ap_memory |    v193_0    |     array    |
|v194_address0    | out |   14|  ap_memory |     v194     |     array    |
|v194_ce0         | out |    1|  ap_memory |     v194     |     array    |
|v194_we0         | out |    1|  ap_memory |     v194     |     array    |
|v194_d0          | out |   32|  ap_memory |     v194     |     array    |
+-----------------+-----+-----+------------+--------------+--------------+

