/Users/prateek/Desktop/verilog-eval/temp_top.sv:28: sorry: constant selects in always_* processes are not currently supported (all bits will be included).
VCD info: dumpfile wave.vcd opened for output.
/Users/prateek/Desktop/verilog-eval/dataset_spec-to-rtl/Prob128_fsm_ps2_test.sv:18: $finish called at 2001 (1ps)
Hint: Output 'done' has 149 mismatches. First mismatch occurred at time 210.
Hint: Total mismatched samples is 149 out of 400 samples

Simulation finished at 2001 ps
Mismatches: 149 in 400 samples
