[XC95144XL TQ100-XST VHDL]
Design Entry Utilities=true

[cpld_debug]
Generate Programming File=true
Design Entry Utilities=true
User Constraints=true
Synthesize=false
Fit=true
Implement Design=false
