#-----------------------------------------------------------
# Vivado v2015.2.1 (64-bit)
# SW Build 1302555 on Wed Aug  5 13:06:02 MDT 2015
# IP Build 1291990 on Mon Jul 27 03:18:52 MDT 2015
# Start of session at: Thu Sep 08 19:29:31 2016
# Process ID: 11444
# Log file: C:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.runs/synth_1/uub_proto2_wrapper.vds
# Journal file: C:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source uub_proto2_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2015.2/data/ip'.
add_files: Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 436.051 ; gain = 224.207
Command: synth_design -top uub_proto2_wrapper -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-1223] The version limit for your license is '2015.12' and will expire in -252 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
CRITICAL WARNING: [filemgmt 20-1741] File 'wp1_adc_control.vhd' is used by one or more modules, but with different contents, and may lead to unpredictable results:
* uub_proto2_WP1_ADC_Control_0_0 (c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/ipshared/elettronica.le.infn.it/wp1_adc_control_v1_2/f95765c5/wp1_adc_control.vhd)
* uub_proto2_WP7_LED_Control_0_0 (c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/ipshared/elettronica.le.infn.it/wp7_led_control_v1_0/806aab11/src/wp1_adc_control.vhd)
Please reset and regenerate these modules to resolve the differences, or synthesize them independently.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 516.688 ; gain = 336.508
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'uub_proto2_wrapper' [C:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/imports/hdl/uub_proto2_wrapper.v:12]
INFO: [Synth 8-638] synthesizing module 'uub_proto2' [C:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/hdl/uub_proto2.v:20086]
INFO: [Synth 8-638] synthesizing module 'GND' [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:3854]
INFO: [Synth 8-256] done synthesizing module 'GND' (1#1) [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:3854]
INFO: [Synth 8-638] synthesizing module 'WP1_ADC_CONTROL_imp_Q0LM9H' [C:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/hdl/uub_proto2.v:12]
INFO: [Synth 8-638] synthesizing module 'uub_proto2_WP1_ADC_Control_0_0' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_WP1_ADC_Control_0_0/synth/uub_proto2_WP1_ADC_Control_0_0.vhd:84]
INFO: [Synth 8-3491] module 'WP1_ADC_Control' declared at 'c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/ipshared/elettronica.le.infn.it/wp1_adc_control_v1_2/f95765c5/wp1_adc_control.vhd:11' bound to instance 'U0' of component 'WP1_ADC_Control' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_WP1_ADC_Control_0_0/synth/uub_proto2_WP1_ADC_Control_0_0.vhd:120]
INFO: [Synth 8-638] synthesizing module 'WP1_ADC_Control' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/ipshared/elettronica.le.infn.it/wp1_adc_control_v1_2/f95765c5/wp1_adc_control.vhd:51]
INFO: [Synth 8-256] done synthesizing module 'WP1_ADC_Control' (2#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/ipshared/elettronica.le.infn.it/wp1_adc_control_v1_2/f95765c5/wp1_adc_control.vhd:51]
INFO: [Synth 8-256] done synthesizing module 'uub_proto2_WP1_ADC_Control_0_0' (3#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_WP1_ADC_Control_0_0/synth/uub_proto2_WP1_ADC_Control_0_0.vhd:84]
WARNING: [Synth 8-350] instance 'WP1_ADC_Control_0' of module 'uub_proto2_WP1_ADC_Control_0_0' requires 23 connections, but only 22 given [C:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/hdl/uub_proto2.v:869]
INFO: [Synth 8-638] synthesizing module 'uub_proto2_axi_bram_ctrl_0_1' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_axi_bram_ctrl_0_1/synth/uub_proto2_axi_bram_ctrl_0_1.vhd:104]
INFO: [Synth 8-3491] module 'axi_bram_ctrl' declared at 'c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/3dec2f5b/hdl/vhdl/axi_bram_ctrl.vhd:123' bound to instance 'U0' of component 'axi_bram_ctrl' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_axi_bram_ctrl_0_1/synth/uub_proto2_axi_bram_ctrl_0_1.vhd:247]
INFO: [Synth 8-638] synthesizing module 'axi_bram_ctrl' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/3dec2f5b/hdl/vhdl/axi_bram_ctrl.vhd:292]
INFO: [Synth 8-638] synthesizing module 'axi_bram_ctrl_top' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/3dec2f5b/hdl/vhdl/axi_bram_ctrl_top.vhd:397]
INFO: [Synth 8-638] synthesizing module 'full_axi' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/3dec2f5b/hdl/vhdl/full_axi.vhd:381]
INFO: [Synth 8-3919] null assignment ignored [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/3dec2f5b/hdl/vhdl/full_axi.vhd:449]
INFO: [Synth 8-3919] null assignment ignored [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/3dec2f5b/hdl/vhdl/full_axi.vhd:626]
INFO: [Synth 8-638] synthesizing module 'sng_port_arb' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/3dec2f5b/hdl/vhdl/sng_port_arb.vhd:189]
INFO: [Synth 8-256] done synthesizing module 'sng_port_arb' (4#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/3dec2f5b/hdl/vhdl/sng_port_arb.vhd:189]
INFO: [Synth 8-638] synthesizing module 'wr_chnl' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/3dec2f5b/hdl/vhdl/wr_chnl.vhd:403]
INFO: [Synth 8-506] null port 'FaultInjectECC' ignored [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/3dec2f5b/hdl/vhdl/wr_chnl.vhd:370]
INFO: [Synth 8-638] synthesizing module 'wrap_brst' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/3dec2f5b/hdl/vhdl/wrap_brst.vhd:208]
INFO: [Synth 8-256] done synthesizing module 'wrap_brst' (5#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/3dec2f5b/hdl/vhdl/wrap_brst.vhd:208]
INFO: [Synth 8-638] synthesizing module 'SRL_FIFO' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/3dec2f5b/hdl/vhdl/srl_fifo.vhd:133]
INFO: [Synth 8-3491] module 'FDR' declared at 'C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:3003' bound to instance 'Data_Exists_DFF' of component 'FDR' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/3dec2f5b/hdl/vhdl/srl_fifo.vhd:230]
INFO: [Synth 8-638] synthesizing module 'FDR' [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:3003]
INFO: [Synth 8-256] done synthesizing module 'FDR' (6#1) [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:3003]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at 'C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:16678' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/3dec2f5b/hdl/vhdl/srl_fifo.vhd:247]
INFO: [Synth 8-638] synthesizing module 'MUXCY_L' [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:16678]
INFO: [Synth 8-256] done synthesizing module 'MUXCY_L' (7#1) [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:16678]
INFO: [Synth 8-3491] module 'XORCY' declared at 'C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:35694' bound to instance 'XORCY_I' of component 'XORCY' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/3dec2f5b/hdl/vhdl/srl_fifo.vhd:254]
INFO: [Synth 8-638] synthesizing module 'XORCY' [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:35694]
INFO: [Synth 8-256] done synthesizing module 'XORCY' (8#1) [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:35694]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:3016' bound to instance 'FDRE_I' of component 'FDRE' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/3dec2f5b/hdl/vhdl/srl_fifo.vhd:260]
INFO: [Synth 8-638] synthesizing module 'FDRE' [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:3016]
INFO: [Synth 8-256] done synthesizing module 'FDRE' (9#1) [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:3016]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at 'C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:16678' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/3dec2f5b/hdl/vhdl/srl_fifo.vhd:247]
INFO: [Synth 8-3491] module 'XORCY' declared at 'C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:35694' bound to instance 'XORCY_I' of component 'XORCY' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/3dec2f5b/hdl/vhdl/srl_fifo.vhd:254]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:3016' bound to instance 'FDRE_I' of component 'FDRE' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/3dec2f5b/hdl/vhdl/srl_fifo.vhd:260]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at 'C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:16678' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/3dec2f5b/hdl/vhdl/srl_fifo.vhd:247]
INFO: [Synth 8-3491] module 'XORCY' declared at 'C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:35694' bound to instance 'XORCY_I' of component 'XORCY' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/3dec2f5b/hdl/vhdl/srl_fifo.vhd:254]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:3016' bound to instance 'FDRE_I' of component 'FDRE' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/3dec2f5b/hdl/vhdl/srl_fifo.vhd:260]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at 'C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:16678' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/3dec2f5b/hdl/vhdl/srl_fifo.vhd:247]
INFO: [Synth 8-3491] module 'XORCY' declared at 'C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:35694' bound to instance 'XORCY_I' of component 'XORCY' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/3dec2f5b/hdl/vhdl/srl_fifo.vhd:254]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:3016' bound to instance 'FDRE_I' of component 'FDRE' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/3dec2f5b/hdl/vhdl/srl_fifo.vhd:260]
INFO: [Synth 8-3491] module 'SRL16E' declared at 'C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:34538' bound to instance 'SRL16E_I' of component 'SRL16E' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/3dec2f5b/hdl/vhdl/srl_fifo.vhd:271]
INFO: [Synth 8-638] synthesizing module 'SRL16E' [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:34538]
INFO: [Synth 8-256] done synthesizing module 'SRL16E' (10#1) [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:34538]
INFO: [Synth 8-256] done synthesizing module 'SRL_FIFO' (11#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/3dec2f5b/hdl/vhdl/srl_fifo.vhd:133]
INFO: [Synth 8-256] done synthesizing module 'wr_chnl' (12#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/3dec2f5b/hdl/vhdl/wr_chnl.vhd:403]
INFO: [Synth 8-638] synthesizing module 'rd_chnl' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/3dec2f5b/hdl/vhdl/rd_chnl.vhd:323]
INFO: [Synth 8-4512] found unpartitioned construct node [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/3dec2f5b/hdl/vhdl/rd_chnl.vhd:2795]
INFO: [Synth 8-256] done synthesizing module 'rd_chnl' (13#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/3dec2f5b/hdl/vhdl/rd_chnl.vhd:323]
INFO: [Synth 8-256] done synthesizing module 'full_axi' (14#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/3dec2f5b/hdl/vhdl/full_axi.vhd:381]
INFO: [Synth 8-256] done synthesizing module 'axi_bram_ctrl_top' (15#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/3dec2f5b/hdl/vhdl/axi_bram_ctrl_top.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'axi_bram_ctrl' (16#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/3dec2f5b/hdl/vhdl/axi_bram_ctrl.vhd:292]
INFO: [Synth 8-256] done synthesizing module 'uub_proto2_axi_bram_ctrl_0_1' (17#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_axi_bram_ctrl_0_1/synth/uub_proto2_axi_bram_ctrl_0_1.vhd:104]
INFO: [Synth 8-638] synthesizing module 'uub_proto2_axi_bram_ctrl_0_2' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_axi_bram_ctrl_0_2/synth/uub_proto2_axi_bram_ctrl_0_2.vhd:104]
INFO: [Synth 8-3491] module 'axi_bram_ctrl' declared at 'c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/3dec2f5b/hdl/vhdl/axi_bram_ctrl.vhd:123' bound to instance 'U0' of component 'axi_bram_ctrl' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_axi_bram_ctrl_0_2/synth/uub_proto2_axi_bram_ctrl_0_2.vhd:247]
INFO: [Synth 8-256] done synthesizing module 'uub_proto2_axi_bram_ctrl_0_2' (18#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_axi_bram_ctrl_0_2/synth/uub_proto2_axi_bram_ctrl_0_2.vhd:104]
INFO: [Synth 8-638] synthesizing module 'uub_proto2_axi_bram_ctrl_0_3' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_axi_bram_ctrl_0_3/synth/uub_proto2_axi_bram_ctrl_0_3.vhd:104]
INFO: [Synth 8-3491] module 'axi_bram_ctrl' declared at 'c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/3dec2f5b/hdl/vhdl/axi_bram_ctrl.vhd:123' bound to instance 'U0' of component 'axi_bram_ctrl' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_axi_bram_ctrl_0_3/synth/uub_proto2_axi_bram_ctrl_0_3.vhd:247]
INFO: [Synth 8-256] done synthesizing module 'uub_proto2_axi_bram_ctrl_0_3' (19#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_axi_bram_ctrl_0_3/synth/uub_proto2_axi_bram_ctrl_0_3.vhd:104]
INFO: [Synth 8-638] synthesizing module 'uub_proto2_axi_bram_ctrl_0_4' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_axi_bram_ctrl_0_4/synth/uub_proto2_axi_bram_ctrl_0_4.vhd:104]
INFO: [Synth 8-3491] module 'axi_bram_ctrl' declared at 'c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/3dec2f5b/hdl/vhdl/axi_bram_ctrl.vhd:123' bound to instance 'U0' of component 'axi_bram_ctrl' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_axi_bram_ctrl_0_4/synth/uub_proto2_axi_bram_ctrl_0_4.vhd:247]
INFO: [Synth 8-256] done synthesizing module 'uub_proto2_axi_bram_ctrl_0_4' (20#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_axi_bram_ctrl_0_4/synth/uub_proto2_axi_bram_ctrl_0_4.vhd:104]
INFO: [Synth 8-638] synthesizing module 'uub_proto2_axi_bram_ctrl_0_5' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_axi_bram_ctrl_0_5/synth/uub_proto2_axi_bram_ctrl_0_5.vhd:104]
INFO: [Synth 8-3491] module 'axi_bram_ctrl' declared at 'c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/3dec2f5b/hdl/vhdl/axi_bram_ctrl.vhd:123' bound to instance 'U0' of component 'axi_bram_ctrl' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_axi_bram_ctrl_0_5/synth/uub_proto2_axi_bram_ctrl_0_5.vhd:247]
INFO: [Synth 8-256] done synthesizing module 'uub_proto2_axi_bram_ctrl_0_5' (21#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_axi_bram_ctrl_0_5/synth/uub_proto2_axi_bram_ctrl_0_5.vhd:104]
INFO: [Synth 8-638] synthesizing module 'uub_proto2_axi_gpio_0_0' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_axi_gpio_0_0/synth/uub_proto2_axi_gpio_0_0.vhd:85]
INFO: [Synth 8-3491] module 'axi_gpio' declared at 'c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_gpio_v2_0/e416c384/hdl/src/vhdl/axi_gpio.vhd:189' bound to instance 'U0' of component 'axi_gpio' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_axi_gpio_0_0/synth/uub_proto2_axi_gpio_0_0.vhd:165]
INFO: [Synth 8-638] synthesizing module 'axi_gpio' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_gpio_v2_0/e416c384/hdl/src/vhdl/axi_gpio.vhd:282]
INFO: [Synth 8-5534] Detected attribute (* max_fanout = "10000" *) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_gpio_v2_0/e416c384/hdl/src/vhdl/axi_gpio.vhd:219]
INFO: [Synth 8-5534] Detected attribute (* max_fanout = "10000" *) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_gpio_v2_0/e416c384/hdl/src/vhdl/axi_gpio.vhd:220]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/876b8fe4/hdl/src/vhdl/axi_lite_ipif.vhd:249]
INFO: [Synth 8-638] synthesizing module 'slave_attachment' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/876b8fe4/hdl/src/vhdl/slave_attachment.vhd:239]
INFO: [Synth 8-638] synthesizing module 'address_decoder' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/876b8fe4/hdl/src/vhdl/address_decoder.vhd:190]
INFO: [Synth 8-638] synthesizing module 'pselect_f' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/876b8fe4/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f' (22#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/876b8fe4/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized0' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/876b8fe4/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized0' (22#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/876b8fe4/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized1' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/876b8fe4/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized1' (22#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/876b8fe4/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized2' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/876b8fe4/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized2' (22#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/876b8fe4/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'address_decoder' (23#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/876b8fe4/hdl/src/vhdl/address_decoder.vhd:190]
INFO: [Synth 8-226] default block is never used [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/876b8fe4/hdl/src/vhdl/slave_attachment.vhd:448]
INFO: [Synth 8-4512] found unpartitioned construct node [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/876b8fe4/hdl/src/vhdl/slave_attachment.vhd:417]
INFO: [Synth 8-256] done synthesizing module 'slave_attachment' (24#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/876b8fe4/hdl/src/vhdl/slave_attachment.vhd:239]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif' (25#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/876b8fe4/hdl/src/vhdl/axi_lite_ipif.vhd:249]
INFO: [Synth 8-638] synthesizing module 'GPIO_Core' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_gpio_v2_0/e416c384/hdl/src/vhdl/gpio_core.vhd:173]
INFO: [Synth 8-226] default block is never used [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_gpio_v2_0/e416c384/hdl/src/vhdl/gpio_core.vhd:579]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:736]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:736]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:736]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:736]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:736]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:736]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:736]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:736]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:736]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:736]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:736]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:736]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:736]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:736]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:736]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:736]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:736]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:736]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:736]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:736]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:736]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:736]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:736]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:736]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:736]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:736]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:736]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:736]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:736]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:736]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:736]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:736]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:772]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:772]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:772]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:772]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:772]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:772]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:772]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:772]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:772]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:772]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:772]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:772]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:772]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:772]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:772]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:772]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:772]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:772]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:772]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:772]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:772]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:772]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:772]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:772]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:772]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:772]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:772]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:772]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:772]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:772]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:772]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:772]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:788]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:788]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:788]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:788]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:788]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:788]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:788]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:788]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:788]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:788]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:788]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:788]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:788]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:788]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:788]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:788]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:788]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:788]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:788]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:788]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:788]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:788]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:788]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:788]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:788]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:788]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:788]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:788]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:788]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:788]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:788]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:788]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:804]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:804]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:804]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:804]
INFO: [Common 17-14] Message 'Synth 8-113' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (26#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'GPIO_Core' (27#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_gpio_v2_0/e416c384/hdl/src/vhdl/gpio_core.vhd:173]
INFO: [Synth 8-256] done synthesizing module 'axi_gpio' (28#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_gpio_v2_0/e416c384/hdl/src/vhdl/axi_gpio.vhd:282]
INFO: [Synth 8-256] done synthesizing module 'uub_proto2_axi_gpio_0_0' (29#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_axi_gpio_0_0/synth/uub_proto2_axi_gpio_0_0.vhd:85]
INFO: [Synth 8-638] synthesizing module 'uub_proto2_axi_gpio_1_0' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_axi_gpio_1_0/synth/uub_proto2_axi_gpio_1_0.vhd:85]
INFO: [Synth 8-3491] module 'axi_gpio' declared at 'c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_gpio_v2_0/e416c384/hdl/src/vhdl/axi_gpio.vhd:189' bound to instance 'U0' of component 'axi_gpio' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_axi_gpio_1_0/synth/uub_proto2_axi_gpio_1_0.vhd:165]
INFO: [Synth 8-638] synthesizing module 'axi_gpio__parameterized1' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_gpio_v2_0/e416c384/hdl/src/vhdl/axi_gpio.vhd:282]
INFO: [Synth 8-638] synthesizing module 'GPIO_Core__parameterized0' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_gpio_v2_0/e416c384/hdl/src/vhdl/gpio_core.vhd:173]
INFO: [Synth 8-226] default block is never used [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_gpio_v2_0/e416c384/hdl/src/vhdl/gpio_core.vhd:579]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized0' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized0' (29#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'GPIO_Core__parameterized0' (29#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_gpio_v2_0/e416c384/hdl/src/vhdl/gpio_core.vhd:173]
INFO: [Synth 8-256] done synthesizing module 'axi_gpio__parameterized1' (29#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_gpio_v2_0/e416c384/hdl/src/vhdl/axi_gpio.vhd:282]
INFO: [Synth 8-256] done synthesizing module 'uub_proto2_axi_gpio_1_0' (30#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_axi_gpio_1_0/synth/uub_proto2_axi_gpio_1_0.vhd:85]
INFO: [Synth 8-638] synthesizing module 'uub_proto2_blk_mem_gen_0_1' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_blk_mem_gen_0_1/synth/uub_proto2_blk_mem_gen_0_1.vhd:78]
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_2' declared at 'c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2.vhd:123' bound to instance 'U0' of component 'blk_mem_gen_v8_2' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_blk_mem_gen_0_1/synth/uub_proto2_blk_mem_gen_0_1.vhd:243]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_2' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2.vhd:264]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_2_synth' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:193449]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_top' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:192416]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
INFO: [Synth 8-638] synthesizing module 'blk_mem_input_block' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:186860]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_input_block' (31#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:186860]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:192945]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:192949]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:192953]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:192957]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:192971]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_generic_cstr' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:184145]
INFO: [Synth 8-638] synthesizing module 'bindec' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:5118]
INFO: [Synth 8-256] done synthesizing module 'bindec' (32#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:5118]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-3919] null assignment ignored [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183487]
INFO: [Synth 8-3919] null assignment ignored [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183488]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:11856]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper' (33#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width' (34#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized0' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-3919] null assignment ignored [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183487]
INFO: [Synth 8-3919] null assignment ignored [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183488]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized0' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:11856]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized0' (34#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized0' (34#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized1' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-3919] null assignment ignored [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183487]
INFO: [Synth 8-3919] null assignment ignored [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183488]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized1' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:11856]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized1' (34#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized1' (34#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized2' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-3919] null assignment ignored [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183487]
INFO: [Synth 8-3919] null assignment ignored [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183488]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized2' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:11856]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized2' (34#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized2' (34#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_mux' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:5381]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_mux' (35#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:5381]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_mux__parameterized0' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:5381]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_mux__parameterized0' (35#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:5381]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_generic_cstr' (36#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:184145]
INFO: [Synth 8-638] synthesizing module 'blk_mem_output_block' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:187465]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_output_block' (37#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:187465]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_top' (38#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:192416]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_2_synth' (39#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:193449]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_2' (40#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2.vhd:264]
INFO: [Synth 8-256] done synthesizing module 'uub_proto2_blk_mem_gen_0_1' (41#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_blk_mem_gen_0_1/synth/uub_proto2_blk_mem_gen_0_1.vhd:78]
WARNING: [Synth 8-350] instance 'blk_mem_gen_0' of module 'uub_proto2_blk_mem_gen_0_1' requires 14 connections, but only 13 given [C:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/hdl/uub_proto2.v:1147]
INFO: [Synth 8-638] synthesizing module 'uub_proto2_blk_mem_gen_0_2' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_blk_mem_gen_0_2/synth/uub_proto2_blk_mem_gen_0_2.vhd:78]
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_2' declared at 'c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2.vhd:123' bound to instance 'U0' of component 'blk_mem_gen_v8_2' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_blk_mem_gen_0_2/synth/uub_proto2_blk_mem_gen_0_2.vhd:243]
INFO: [Synth 8-256] done synthesizing module 'uub_proto2_blk_mem_gen_0_2' (42#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_blk_mem_gen_0_2/synth/uub_proto2_blk_mem_gen_0_2.vhd:78]
WARNING: [Synth 8-350] instance 'blk_mem_gen_1' of module 'uub_proto2_blk_mem_gen_0_2' requires 14 connections, but only 13 given [C:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/hdl/uub_proto2.v:1161]
INFO: [Synth 8-638] synthesizing module 'uub_proto2_blk_mem_gen_0_3' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_blk_mem_gen_0_3/synth/uub_proto2_blk_mem_gen_0_3.vhd:78]
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_2' declared at 'c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2.vhd:123' bound to instance 'U0' of component 'blk_mem_gen_v8_2' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_blk_mem_gen_0_3/synth/uub_proto2_blk_mem_gen_0_3.vhd:243]
INFO: [Synth 8-256] done synthesizing module 'uub_proto2_blk_mem_gen_0_3' (43#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_blk_mem_gen_0_3/synth/uub_proto2_blk_mem_gen_0_3.vhd:78]
WARNING: [Synth 8-350] instance 'blk_mem_gen_2' of module 'uub_proto2_blk_mem_gen_0_3' requires 14 connections, but only 13 given [C:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/hdl/uub_proto2.v:1175]
INFO: [Synth 8-638] synthesizing module 'uub_proto2_blk_mem_gen_0_4' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_blk_mem_gen_0_4/synth/uub_proto2_blk_mem_gen_0_4.vhd:78]
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_2' declared at 'c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2.vhd:123' bound to instance 'U0' of component 'blk_mem_gen_v8_2' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_blk_mem_gen_0_4/synth/uub_proto2_blk_mem_gen_0_4.vhd:243]
INFO: [Synth 8-256] done synthesizing module 'uub_proto2_blk_mem_gen_0_4' (44#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_blk_mem_gen_0_4/synth/uub_proto2_blk_mem_gen_0_4.vhd:78]
WARNING: [Synth 8-350] instance 'blk_mem_gen_3' of module 'uub_proto2_blk_mem_gen_0_4' requires 14 connections, but only 13 given [C:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/hdl/uub_proto2.v:1189]
INFO: [Synth 8-638] synthesizing module 'uub_proto2_blk_mem_gen_0_5' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_blk_mem_gen_0_5/synth/uub_proto2_blk_mem_gen_0_5.vhd:78]
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_2' declared at 'c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2.vhd:123' bound to instance 'U0' of component 'blk_mem_gen_v8_2' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_blk_mem_gen_0_5/synth/uub_proto2_blk_mem_gen_0_5.vhd:243]
INFO: [Synth 8-256] done synthesizing module 'uub_proto2_blk_mem_gen_0_5' (45#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_blk_mem_gen_0_5/synth/uub_proto2_blk_mem_gen_0_5.vhd:78]
WARNING: [Synth 8-350] instance 'blk_mem_gen_4' of module 'uub_proto2_blk_mem_gen_0_5' requires 14 connections, but only 13 given [C:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/hdl/uub_proto2.v:1203]
INFO: [Synth 8-256] done synthesizing module 'WP1_ADC_CONTROL_imp_Q0LM9H' (46#1) [C:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/hdl/uub_proto2.v:12]
INFO: [Synth 8-638] synthesizing module 'uub_proto2_WP7_LED_Control_0_0' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_WP7_LED_Control_0_0/synth/uub_proto2_WP7_LED_Control_0_0.vhd:68]
INFO: [Synth 8-3491] module 'WP1_LED_Control' declared at 'c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/ipshared/elettronica.le.infn.it/wp7_led_control_v1_0/806aab11/src/wp1_adc_control.vhd:12' bound to instance 'U0' of component 'WP1_LED_Control' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_WP7_LED_Control_0_0/synth/uub_proto2_WP7_LED_Control_0_0.vhd:88]
INFO: [Synth 8-638] synthesizing module 'WP1_LED_Control' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/ipshared/elettronica.le.infn.it/wp7_led_control_v1_0/806aab11/src/wp1_adc_control.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'WP1_LED_Control' (47#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/ipshared/elettronica.le.infn.it/wp7_led_control_v1_0/806aab11/src/wp1_adc_control.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'uub_proto2_WP7_LED_Control_0_0' (48#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_WP7_LED_Control_0_0/synth/uub_proto2_WP7_LED_Control_0_0.vhd:68]
INFO: [Synth 8-638] synthesizing module 'adc_inputs_imp_1T6SA5V' [C:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/hdl/uub_proto2.v:1219]
INFO: [Synth 8-638] synthesizing module 'uub_proto2_ddr_synchronizer_24bit_0_0' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_ddr_synchronizer_24bit_0_0/synth/uub_proto2_ddr_synchronizer_24bit_0_0.v:56]
INFO: [Synth 8-638] synthesizing module 'ddr_synchronizer_24bit' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/auger.org/ddr_synchronizer_24bit_v1_0/154b9234/ddr_synchronizer_24bit.v:13]
INFO: [Synth 8-638] synthesizing module 'ddr_synchronizer_1bit' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/auger.org/ddr_synchronizer_24bit_v1_0/154b9234/ddr_synchronizer_1bit.v:14]
INFO: [Synth 8-5534] Detected attribute (* SHREG_EXTRACT = "NO" *) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/auger.org/ddr_synchronizer_24bit_v1_0/154b9234/ddr_synchronizer_1bit.v:22]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/auger.org/ddr_synchronizer_24bit_v1_0/154b9234/ddr_synchronizer_1bit.v:22]
INFO: [Synth 8-256] done synthesizing module 'ddr_synchronizer_1bit' (49#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/auger.org/ddr_synchronizer_24bit_v1_0/154b9234/ddr_synchronizer_1bit.v:14]
INFO: [Synth 8-256] done synthesizing module 'ddr_synchronizer_24bit' (50#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/auger.org/ddr_synchronizer_24bit_v1_0/154b9234/ddr_synchronizer_24bit.v:13]
INFO: [Synth 8-256] done synthesizing module 'uub_proto2_ddr_synchronizer_24bit_0_0' (51#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_ddr_synchronizer_24bit_0_0/synth/uub_proto2_ddr_synchronizer_24bit_0_0.v:56]
INFO: [Synth 8-638] synthesizing module 'uub_proto2_ddr_synchronizer_24bit_1_0' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_ddr_synchronizer_24bit_1_0/synth/uub_proto2_ddr_synchronizer_24bit_1_0.v:56]
INFO: [Synth 8-256] done synthesizing module 'uub_proto2_ddr_synchronizer_24bit_1_0' (52#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_ddr_synchronizer_24bit_1_0/synth/uub_proto2_ddr_synchronizer_24bit_1_0.v:56]
INFO: [Synth 8-638] synthesizing module 'uub_proto2_ddr_synchronizer_24bit_2_0' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_ddr_synchronizer_24bit_2_0/synth/uub_proto2_ddr_synchronizer_24bit_2_0.v:56]
INFO: [Synth 8-256] done synthesizing module 'uub_proto2_ddr_synchronizer_24bit_2_0' (53#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_ddr_synchronizer_24bit_2_0/synth/uub_proto2_ddr_synchronizer_24bit_2_0.v:56]
INFO: [Synth 8-638] synthesizing module 'uub_proto2_ddr_synchronizer_24bit_3_0' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_ddr_synchronizer_24bit_3_0/synth/uub_proto2_ddr_synchronizer_24bit_3_0.v:56]
INFO: [Synth 8-256] done synthesizing module 'uub_proto2_ddr_synchronizer_24bit_3_0' (54#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_ddr_synchronizer_24bit_3_0/synth/uub_proto2_ddr_synchronizer_24bit_3_0.v:56]
INFO: [Synth 8-638] synthesizing module 'uub_proto2_ddr_synchronizer_24bit_4_0' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_ddr_synchronizer_24bit_4_0/synth/uub_proto2_ddr_synchronizer_24bit_4_0.v:56]
INFO: [Synth 8-256] done synthesizing module 'uub_proto2_ddr_synchronizer_24bit_4_0' (55#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_ddr_synchronizer_24bit_4_0/synth/uub_proto2_ddr_synchronizer_24bit_4_0.v:56]
INFO: [Synth 8-638] synthesizing module 'uub_proto2_util_ds_buf_1_0' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_util_ds_buf_1_0/synth/uub_proto2_util_ds_buf_1_0.vhd:67]
INFO: [Synth 8-3491] module 'util_ds_buf' declared at 'c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/util_ds_buf_v2_1/53fd56ac/hdl/vhdl/util_ds_buf.vhd:71' bound to instance 'U0' of component 'util_ds_buf' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_util_ds_buf_1_0/synth/uub_proto2_util_ds_buf_1_0.vhd:108]
INFO: [Synth 8-638] synthesizing module 'util_ds_buf' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/util_ds_buf_v2_1/53fd56ac/hdl/vhdl/util_ds_buf.vhd:115]
WARNING: [Synth 8-3848] Net BUFG_O in module/entity util_ds_buf does not have driver. [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/util_ds_buf_v2_1/53fd56ac/hdl/vhdl/util_ds_buf.vhd:97]
WARNING: [Synth 8-3848] Net BUFGCE_O in module/entity util_ds_buf does not have driver. [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/util_ds_buf_v2_1/53fd56ac/hdl/vhdl/util_ds_buf.vhd:102]
WARNING: [Synth 8-3848] Net BUFH_O in module/entity util_ds_buf does not have driver. [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/util_ds_buf_v2_1/53fd56ac/hdl/vhdl/util_ds_buf.vhd:106]
WARNING: [Synth 8-3848] Net BUFHCE_O in module/entity util_ds_buf does not have driver. [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/util_ds_buf_v2_1/53fd56ac/hdl/vhdl/util_ds_buf.vhd:111]
INFO: [Synth 8-256] done synthesizing module 'util_ds_buf' (56#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/util_ds_buf_v2_1/53fd56ac/hdl/vhdl/util_ds_buf.vhd:115]
INFO: [Synth 8-256] done synthesizing module 'uub_proto2_util_ds_buf_1_0' (57#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_util_ds_buf_1_0/synth/uub_proto2_util_ds_buf_1_0.vhd:67]
INFO: [Synth 8-638] synthesizing module 'uub_proto2_util_ds_buf_10_0' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_util_ds_buf_10_0/synth/uub_proto2_util_ds_buf_10_0.vhd:67]
INFO: [Synth 8-3491] module 'util_ds_buf' declared at 'c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/util_ds_buf_v2_1/53fd56ac/hdl/vhdl/util_ds_buf.vhd:71' bound to instance 'U0' of component 'util_ds_buf' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_util_ds_buf_10_0/synth/uub_proto2_util_ds_buf_10_0.vhd:108]
INFO: [Synth 8-256] done synthesizing module 'uub_proto2_util_ds_buf_10_0' (58#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_util_ds_buf_10_0/synth/uub_proto2_util_ds_buf_10_0.vhd:67]
INFO: [Synth 8-638] synthesizing module 'uub_proto2_util_ds_buf_11_0' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_util_ds_buf_11_0/synth/uub_proto2_util_ds_buf_11_0.vhd:67]
INFO: [Synth 8-3491] module 'util_ds_buf' declared at 'c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/util_ds_buf_v2_1/53fd56ac/hdl/vhdl/util_ds_buf.vhd:71' bound to instance 'U0' of component 'util_ds_buf' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_util_ds_buf_11_0/synth/uub_proto2_util_ds_buf_11_0.vhd:108]
INFO: [Synth 8-638] synthesizing module 'util_ds_buf__parameterized2' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/util_ds_buf_v2_1/53fd56ac/hdl/vhdl/util_ds_buf.vhd:115]
WARNING: [Synth 8-3848] Net BUFG_O in module/entity util_ds_buf__parameterized2 does not have driver. [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/util_ds_buf_v2_1/53fd56ac/hdl/vhdl/util_ds_buf.vhd:97]
WARNING: [Synth 8-3848] Net BUFGCE_O in module/entity util_ds_buf__parameterized2 does not have driver. [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/util_ds_buf_v2_1/53fd56ac/hdl/vhdl/util_ds_buf.vhd:102]
WARNING: [Synth 8-3848] Net BUFH_O in module/entity util_ds_buf__parameterized2 does not have driver. [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/util_ds_buf_v2_1/53fd56ac/hdl/vhdl/util_ds_buf.vhd:106]
WARNING: [Synth 8-3848] Net BUFHCE_O in module/entity util_ds_buf__parameterized2 does not have driver. [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/util_ds_buf_v2_1/53fd56ac/hdl/vhdl/util_ds_buf.vhd:111]
INFO: [Synth 8-256] done synthesizing module 'util_ds_buf__parameterized2' (58#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/util_ds_buf_v2_1/53fd56ac/hdl/vhdl/util_ds_buf.vhd:115]
INFO: [Synth 8-256] done synthesizing module 'uub_proto2_util_ds_buf_11_0' (59#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_util_ds_buf_11_0/synth/uub_proto2_util_ds_buf_11_0.vhd:67]
INFO: [Synth 8-638] synthesizing module 'uub_proto2_util_ds_buf_2_0' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_util_ds_buf_2_0/synth/uub_proto2_util_ds_buf_2_0.vhd:67]
INFO: [Synth 8-3491] module 'util_ds_buf' declared at 'c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/util_ds_buf_v2_1/53fd56ac/hdl/vhdl/util_ds_buf.vhd:71' bound to instance 'U0' of component 'util_ds_buf' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_util_ds_buf_2_0/synth/uub_proto2_util_ds_buf_2_0.vhd:108]
INFO: [Synth 8-638] synthesizing module 'util_ds_buf__parameterized4' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/util_ds_buf_v2_1/53fd56ac/hdl/vhdl/util_ds_buf.vhd:115]
WARNING: [Synth 8-3848] Net BUFG_O in module/entity util_ds_buf__parameterized4 does not have driver. [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/util_ds_buf_v2_1/53fd56ac/hdl/vhdl/util_ds_buf.vhd:97]
WARNING: [Synth 8-3848] Net BUFGCE_O in module/entity util_ds_buf__parameterized4 does not have driver. [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/util_ds_buf_v2_1/53fd56ac/hdl/vhdl/util_ds_buf.vhd:102]
WARNING: [Synth 8-3848] Net BUFH_O in module/entity util_ds_buf__parameterized4 does not have driver. [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/util_ds_buf_v2_1/53fd56ac/hdl/vhdl/util_ds_buf.vhd:106]
WARNING: [Synth 8-3848] Net BUFHCE_O in module/entity util_ds_buf__parameterized4 does not have driver. [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/util_ds_buf_v2_1/53fd56ac/hdl/vhdl/util_ds_buf.vhd:111]
INFO: [Synth 8-256] done synthesizing module 'util_ds_buf__parameterized4' (59#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/util_ds_buf_v2_1/53fd56ac/hdl/vhdl/util_ds_buf.vhd:115]
INFO: [Synth 8-256] done synthesizing module 'uub_proto2_util_ds_buf_2_0' (60#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_util_ds_buf_2_0/synth/uub_proto2_util_ds_buf_2_0.vhd:67]
INFO: [Synth 8-638] synthesizing module 'uub_proto2_util_ds_buf_3_0' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_util_ds_buf_3_0/synth/uub_proto2_util_ds_buf_3_0.vhd:67]
INFO: [Synth 8-3491] module 'util_ds_buf' declared at 'c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/util_ds_buf_v2_1/53fd56ac/hdl/vhdl/util_ds_buf.vhd:71' bound to instance 'U0' of component 'util_ds_buf' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_util_ds_buf_3_0/synth/uub_proto2_util_ds_buf_3_0.vhd:108]
INFO: [Synth 8-256] done synthesizing module 'uub_proto2_util_ds_buf_3_0' (61#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_util_ds_buf_3_0/synth/uub_proto2_util_ds_buf_3_0.vhd:67]
INFO: [Synth 8-638] synthesizing module 'uub_proto2_util_ds_buf_4_0' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_util_ds_buf_4_0/synth/uub_proto2_util_ds_buf_4_0.vhd:67]
INFO: [Synth 8-3491] module 'util_ds_buf' declared at 'c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/util_ds_buf_v2_1/53fd56ac/hdl/vhdl/util_ds_buf.vhd:71' bound to instance 'U0' of component 'util_ds_buf' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_util_ds_buf_4_0/synth/uub_proto2_util_ds_buf_4_0.vhd:108]
INFO: [Synth 8-638] synthesizing module 'util_ds_buf__parameterized7' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/util_ds_buf_v2_1/53fd56ac/hdl/vhdl/util_ds_buf.vhd:115]
WARNING: [Synth 8-3848] Net BUFG_O in module/entity util_ds_buf__parameterized7 does not have driver. [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/util_ds_buf_v2_1/53fd56ac/hdl/vhdl/util_ds_buf.vhd:97]
WARNING: [Synth 8-3848] Net BUFGCE_O in module/entity util_ds_buf__parameterized7 does not have driver. [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/util_ds_buf_v2_1/53fd56ac/hdl/vhdl/util_ds_buf.vhd:102]
WARNING: [Synth 8-3848] Net BUFH_O in module/entity util_ds_buf__parameterized7 does not have driver. [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/util_ds_buf_v2_1/53fd56ac/hdl/vhdl/util_ds_buf.vhd:106]
WARNING: [Synth 8-3848] Net BUFHCE_O in module/entity util_ds_buf__parameterized7 does not have driver. [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/util_ds_buf_v2_1/53fd56ac/hdl/vhdl/util_ds_buf.vhd:111]
INFO: [Synth 8-256] done synthesizing module 'util_ds_buf__parameterized7' (61#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/util_ds_buf_v2_1/53fd56ac/hdl/vhdl/util_ds_buf.vhd:115]
INFO: [Synth 8-256] done synthesizing module 'uub_proto2_util_ds_buf_4_0' (62#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_util_ds_buf_4_0/synth/uub_proto2_util_ds_buf_4_0.vhd:67]
INFO: [Synth 8-638] synthesizing module 'uub_proto2_util_ds_buf_5_0' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_util_ds_buf_5_0/synth/uub_proto2_util_ds_buf_5_0.vhd:67]
INFO: [Synth 8-3491] module 'util_ds_buf' declared at 'c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/util_ds_buf_v2_1/53fd56ac/hdl/vhdl/util_ds_buf.vhd:71' bound to instance 'U0' of component 'util_ds_buf' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_util_ds_buf_5_0/synth/uub_proto2_util_ds_buf_5_0.vhd:108]
INFO: [Synth 8-638] synthesizing module 'util_ds_buf__parameterized9' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/util_ds_buf_v2_1/53fd56ac/hdl/vhdl/util_ds_buf.vhd:115]
WARNING: [Synth 8-3848] Net BUFG_O in module/entity util_ds_buf__parameterized9 does not have driver. [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/util_ds_buf_v2_1/53fd56ac/hdl/vhdl/util_ds_buf.vhd:97]
WARNING: [Synth 8-3848] Net BUFGCE_O in module/entity util_ds_buf__parameterized9 does not have driver. [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/util_ds_buf_v2_1/53fd56ac/hdl/vhdl/util_ds_buf.vhd:102]
WARNING: [Synth 8-3848] Net BUFH_O in module/entity util_ds_buf__parameterized9 does not have driver. [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/util_ds_buf_v2_1/53fd56ac/hdl/vhdl/util_ds_buf.vhd:106]
WARNING: [Synth 8-3848] Net BUFHCE_O in module/entity util_ds_buf__parameterized9 does not have driver. [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/util_ds_buf_v2_1/53fd56ac/hdl/vhdl/util_ds_buf.vhd:111]
INFO: [Synth 8-256] done synthesizing module 'util_ds_buf__parameterized9' (62#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/util_ds_buf_v2_1/53fd56ac/hdl/vhdl/util_ds_buf.vhd:115]
INFO: [Synth 8-256] done synthesizing module 'uub_proto2_util_ds_buf_5_0' (63#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_util_ds_buf_5_0/synth/uub_proto2_util_ds_buf_5_0.vhd:67]
INFO: [Synth 8-638] synthesizing module 'uub_proto2_util_ds_buf_6_0' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_util_ds_buf_6_0/synth/uub_proto2_util_ds_buf_6_0.vhd:67]
INFO: [Synth 8-3491] module 'util_ds_buf' declared at 'c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/util_ds_buf_v2_1/53fd56ac/hdl/vhdl/util_ds_buf.vhd:71' bound to instance 'U0' of component 'util_ds_buf' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_util_ds_buf_6_0/synth/uub_proto2_util_ds_buf_6_0.vhd:108]
INFO: [Synth 8-256] done synthesizing module 'uub_proto2_util_ds_buf_6_0' (64#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_util_ds_buf_6_0/synth/uub_proto2_util_ds_buf_6_0.vhd:67]
INFO: [Synth 8-638] synthesizing module 'uub_proto2_util_ds_buf_7_0' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_util_ds_buf_7_0/synth/uub_proto2_util_ds_buf_7_0.vhd:67]
INFO: [Synth 8-3491] module 'util_ds_buf' declared at 'c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/util_ds_buf_v2_1/53fd56ac/hdl/vhdl/util_ds_buf.vhd:71' bound to instance 'U0' of component 'util_ds_buf' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_util_ds_buf_7_0/synth/uub_proto2_util_ds_buf_7_0.vhd:108]
INFO: [Synth 8-638] synthesizing module 'util_ds_buf__parameterized12' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/util_ds_buf_v2_1/53fd56ac/hdl/vhdl/util_ds_buf.vhd:115]
WARNING: [Synth 8-3848] Net BUFG_O in module/entity util_ds_buf__parameterized12 does not have driver. [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/util_ds_buf_v2_1/53fd56ac/hdl/vhdl/util_ds_buf.vhd:97]
WARNING: [Synth 8-3848] Net BUFGCE_O in module/entity util_ds_buf__parameterized12 does not have driver. [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/util_ds_buf_v2_1/53fd56ac/hdl/vhdl/util_ds_buf.vhd:102]
WARNING: [Synth 8-3848] Net BUFH_O in module/entity util_ds_buf__parameterized12 does not have driver. [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/util_ds_buf_v2_1/53fd56ac/hdl/vhdl/util_ds_buf.vhd:106]
WARNING: [Synth 8-3848] Net BUFHCE_O in module/entity util_ds_buf__parameterized12 does not have driver. [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/util_ds_buf_v2_1/53fd56ac/hdl/vhdl/util_ds_buf.vhd:111]
INFO: [Synth 8-256] done synthesizing module 'util_ds_buf__parameterized12' (64#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/util_ds_buf_v2_1/53fd56ac/hdl/vhdl/util_ds_buf.vhd:115]
INFO: [Synth 8-256] done synthesizing module 'uub_proto2_util_ds_buf_7_0' (65#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_util_ds_buf_7_0/synth/uub_proto2_util_ds_buf_7_0.vhd:67]
INFO: [Synth 8-638] synthesizing module 'uub_proto2_util_ds_buf_8_0' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_util_ds_buf_8_0/synth/uub_proto2_util_ds_buf_8_0.vhd:67]
INFO: [Synth 8-3491] module 'util_ds_buf' declared at 'c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/util_ds_buf_v2_1/53fd56ac/hdl/vhdl/util_ds_buf.vhd:71' bound to instance 'U0' of component 'util_ds_buf' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_util_ds_buf_8_0/synth/uub_proto2_util_ds_buf_8_0.vhd:108]
INFO: [Synth 8-256] done synthesizing module 'uub_proto2_util_ds_buf_8_0' (66#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_util_ds_buf_8_0/synth/uub_proto2_util_ds_buf_8_0.vhd:67]
INFO: [Synth 8-256] done synthesizing module 'adc_inputs_imp_1T6SA5V' (67#1) [C:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/hdl/uub_proto2.v:1219]
INFO: [Synth 8-638] synthesizing module 'uub_proto2_axi_uartlite_0_0' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_axi_uartlite_0_0/synth/uub_proto2_axi_uartlite_0_0.vhd:86]
INFO: [Synth 8-3491] module 'axi_uartlite' declared at 'c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_uartlite_v2_0/a3d1bdff/hdl/src/vhdl/axi_uartlite.vhd:150' bound to instance 'U0' of component 'axi_uartlite' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_axi_uartlite_0_0/synth/uub_proto2_axi_uartlite_0_0.vhd:156]
INFO: [Synth 8-638] synthesizing module 'axi_uartlite' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_uartlite_v2_0/a3d1bdff/hdl/src/vhdl/axi_uartlite.vhd:220]
INFO: [Synth 8-5534] Detected attribute (* max_fanout = "10000" *) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_uartlite_v2_0/a3d1bdff/hdl/src/vhdl/axi_uartlite.vhd:169]
INFO: [Synth 8-5534] Detected attribute (* max_fanout = "10000" *) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_uartlite_v2_0/a3d1bdff/hdl/src/vhdl/axi_uartlite.vhd:170]
INFO: [Synth 8-638] synthesizing module 'uartlite_core' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_uartlite_v2_0/a3d1bdff/hdl/src/vhdl/uartlite_core.vhd:162]
INFO: [Synth 8-638] synthesizing module 'baudrate' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_uartlite_v2_0/a3d1bdff/hdl/src/vhdl/baudrate.vhd:124]
INFO: [Synth 8-256] done synthesizing module 'baudrate' (68#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_uartlite_v2_0/a3d1bdff/hdl/src/vhdl/baudrate.vhd:124]
INFO: [Synth 8-3919] null assignment ignored [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_uartlite_v2_0/a3d1bdff/hdl/src/vhdl/uartlite_core.vhd:428]
INFO: [Synth 8-638] synthesizing module 'uartlite_rx' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_uartlite_v2_0/a3d1bdff/hdl/src/vhdl/uartlite_rx.vhd:161]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized1' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized1' (68#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-638] synthesizing module 'dynshreg_i_f' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_uartlite_v2_0/a3d1bdff/hdl/src/vhdl/dynshreg_i_f.vhd:168]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_i_f' (69#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_uartlite_v2_0/a3d1bdff/hdl/src/vhdl/dynshreg_i_f.vhd:168]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-638] synthesizing module 'cntr_incr_decr_addn_f' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:143]
INFO: [Synth 8-256] done synthesizing module 'cntr_incr_decr_addn_f' (70#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:143]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f' (71#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f' (72#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f' (73#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'uartlite_rx' (74#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_uartlite_v2_0/a3d1bdff/hdl/src/vhdl/uartlite_rx.vhd:161]
INFO: [Synth 8-638] synthesizing module 'uartlite_tx' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_uartlite_v2_0/a3d1bdff/hdl/src/vhdl/uartlite_tx.vhd:151]
INFO: [Synth 8-638] synthesizing module 'dynshreg_i_f__parameterized0' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_uartlite_v2_0/a3d1bdff/hdl/src/vhdl/dynshreg_i_f.vhd:168]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_i_f__parameterized0' (74#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_uartlite_v2_0/a3d1bdff/hdl/src/vhdl/dynshreg_i_f.vhd:168]
INFO: [Synth 8-256] done synthesizing module 'uartlite_tx' (75#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_uartlite_v2_0/a3d1bdff/hdl/src/vhdl/uartlite_tx.vhd:151]
INFO: [Synth 8-256] done synthesizing module 'uartlite_core' (76#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_uartlite_v2_0/a3d1bdff/hdl/src/vhdl/uartlite_core.vhd:162]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif__parameterized0' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/876b8fe4/hdl/src/vhdl/axi_lite_ipif.vhd:249]
INFO: [Synth 8-638] synthesizing module 'slave_attachment__parameterized0' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/876b8fe4/hdl/src/vhdl/slave_attachment.vhd:239]
INFO: [Synth 8-638] synthesizing module 'address_decoder__parameterized0' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/876b8fe4/hdl/src/vhdl/address_decoder.vhd:190]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized3' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/876b8fe4/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized3' (76#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/876b8fe4/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized4' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/876b8fe4/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized4' (76#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/876b8fe4/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized5' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/876b8fe4/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized5' (76#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/876b8fe4/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'address_decoder__parameterized0' (76#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/876b8fe4/hdl/src/vhdl/address_decoder.vhd:190]
INFO: [Synth 8-226] default block is never used [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/876b8fe4/hdl/src/vhdl/slave_attachment.vhd:448]
INFO: [Synth 8-256] done synthesizing module 'slave_attachment__parameterized0' (76#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/876b8fe4/hdl/src/vhdl/slave_attachment.vhd:239]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif__parameterized0' (76#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/876b8fe4/hdl/src/vhdl/axi_lite_ipif.vhd:249]
INFO: [Synth 8-256] done synthesizing module 'axi_uartlite' (77#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_uartlite_v2_0/a3d1bdff/hdl/src/vhdl/axi_uartlite.vhd:220]
INFO: [Synth 8-256] done synthesizing module 'uub_proto2_axi_uartlite_0_0' (78#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_axi_uartlite_0_0/synth/uub_proto2_axi_uartlite_0_0.vhd:86]
WARNING: [Synth 8-350] instance 'axi_uartlite_0' of module 'uub_proto2_axi_uartlite_0_0' requires 22 connections, but only 21 given [C:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/hdl/uub_proto2.v:21317]
INFO: [Synth 8-638] synthesizing module 'uub_proto2_clock_1pps_0_0' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_clock_1pps_0_0/synth/uub_proto2_clock_1pps_0_0.v:56]
INFO: [Synth 8-638] synthesizing module 'clock_1pps' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/auger.org/clock_1pps_v1_0/e99e8351/src/clock_1pps.v:6]
INFO: [Synth 8-256] done synthesizing module 'clock_1pps' (79#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/auger.org/clock_1pps_v1_0/e99e8351/src/clock_1pps.v:6]
INFO: [Synth 8-256] done synthesizing module 'uub_proto2_clock_1pps_0_0' (80#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_clock_1pps_0_0/synth/uub_proto2_clock_1pps_0_0.v:56]
INFO: [Synth 8-638] synthesizing module 'filter_block_imp_IACJNA' [C:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/hdl/uub_proto2.v:1403]
INFO: [Synth 8-638] synthesizing module 'uub_proto2_fir_compiler_0_1' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_fir_compiler_0_1/synth/uub_proto2_fir_compiler_0_1.vhd:70]
INFO: [Synth 8-3491] module 'fir_compiler_v7_2' declared at 'c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2.vhd:109' bound to instance 'U0' of component 'fir_compiler_v7_2' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_fir_compiler_0_1/synth/uub_proto2_fir_compiler_0_1.vhd:192]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2.vhd:234]
INFO: [Synth 8-3491] module 'fir_compiler_v7_2_viv' declared at 'c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:59600' bound to instance 'i_synth' of component 'fir_compiler_v7_2_viv' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2.vhd:240]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_viv' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:59737]
INFO: [Synth 8-3491] module 'single_rate' declared at 'c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:14891' bound to instance 'i_single_rate' of component 'single_rate' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:59747]
INFO: [Synth 8-638] synthesizing module 'single_rate' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:15019]
INFO: [Synth 8-3919] null assignment ignored [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:15287]
INFO: [Synth 8-3919] null assignment ignored [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:15287]
INFO: [Synth 8-3919] null assignment ignored [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:15289]
INFO: [Synth 8-3919] null assignment ignored [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:15320]
INFO: [Synth 8-3919] null assignment ignored [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:15320]
INFO: [Synth 8-3919] null assignment ignored [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:15320]
INFO: [Synth 8-638] synthesizing module 'glb_ifx_slave' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_utils_v2_0/17fb2e9a/hdl/axi_utils_v2_0_vh_rfs.vhd:2895]
INFO: [Synth 8-3491] module 'glb_srl_fifo' declared at 'c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_utils_v2_0/17fb2e9a/hdl/axi_utils_v2_0_vh_rfs.vhd:2412' bound to instance 'fifo0' of component 'glb_srl_fifo' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_utils_v2_0/17fb2e9a/hdl/axi_utils_v2_0_vh_rfs.vhd:2928]
INFO: [Synth 8-638] synthesizing module 'glb_srl_fifo' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_utils_v2_0/17fb2e9a/hdl/axi_utils_v2_0_vh_rfs.vhd:2464]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_utils_v2_0/17fb2e9a/hdl/axi_utils_v2_0_vh_rfs.vhd:2512]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_utils_v2_0/17fb2e9a/hdl/axi_utils_v2_0_vh_rfs.vhd:2512]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_utils_v2_0/17fb2e9a/hdl/axi_utils_v2_0_vh_rfs.vhd:2512]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_utils_v2_0/17fb2e9a/hdl/axi_utils_v2_0_vh_rfs.vhd:2512]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_utils_v2_0/17fb2e9a/hdl/axi_utils_v2_0_vh_rfs.vhd:2512]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_utils_v2_0/17fb2e9a/hdl/axi_utils_v2_0_vh_rfs.vhd:2512]
INFO: [Synth 8-256] done synthesizing module 'glb_srl_fifo' (81#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_utils_v2_0/17fb2e9a/hdl/axi_utils_v2_0_vh_rfs.vhd:2464]
INFO: [Synth 8-256] done synthesizing module 'glb_ifx_slave' (82#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_utils_v2_0/17fb2e9a/hdl/axi_utils_v2_0_vh_rfs.vhd:2895]
INFO: [Synth 8-3919] null assignment ignored [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:15620]
INFO: [Synth 8-3919] null assignment ignored [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:15633]
INFO: [Synth 8-3919] null assignment ignored [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:15635]
INFO: [Synth 8-3919] null assignment ignored [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:15675]
INFO: [Synth 8-3919] null assignment ignored [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:15692]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_delay' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_delay' (83#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-3919] null assignment ignored [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:15967]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_delay__parameterized0' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_delay__parameterized0' (83#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_delay__parameterized1' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_delay__parameterized1' (83#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_delay__parameterized2' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_delay__parameterized2' (83#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-638] synthesizing module 'cntrl_delay' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:10459]
INFO: [Synth 8-506] null port 'ADDR_IN' ignored [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:10446]
INFO: [Synth 8-506] null port 'ADDR_OUT' ignored [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:10448]
INFO: [Synth 8-3919] null assignment ignored [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:10467]
INFO: [Synth 8-256] done synthesizing module 'cntrl_delay' (84#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:10459]
INFO: [Synth 8-3919] null assignment ignored [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:16188]
INFO: [Synth 8-3919] null assignment ignored [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:16239]
INFO: [Synth 8-3919] null assignment ignored [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:16240]
INFO: [Synth 8-3919] null assignment ignored [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:16188]
INFO: [Synth 8-3919] null assignment ignored [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:16228]
INFO: [Synth 8-3919] null assignment ignored [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:16229]
INFO: [Synth 8-3919] null assignment ignored [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:16188]
INFO: [Synth 8-3919] null assignment ignored [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:16228]
INFO: [Synth 8-3919] null assignment ignored [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:16229]
INFO: [Synth 8-3919] null assignment ignored [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:16188]
INFO: [Synth 8-3919] null assignment ignored [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:16228]
INFO: [Synth 8-3919] null assignment ignored [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:16229]
INFO: [Synth 8-3919] null assignment ignored [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:16188]
INFO: [Synth 8-3919] null assignment ignored [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:16228]
INFO: [Synth 8-3919] null assignment ignored [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:16229]
INFO: [Synth 8-3919] null assignment ignored [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:16188]
INFO: [Synth 8-3919] null assignment ignored [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:16228]
INFO: [Synth 8-3919] null assignment ignored [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:16229]
INFO: [Synth 8-3919] null assignment ignored [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:16188]
INFO: [Synth 8-3919] null assignment ignored [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:16228]
INFO: [Synth 8-3919] null assignment ignored [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:16229]
INFO: [Synth 8-3919] null assignment ignored [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:16188]
INFO: [Synth 8-3919] null assignment ignored [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:16228]
INFO: [Synth 8-3919] null assignment ignored [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:16229]
INFO: [Synth 8-3919] null assignment ignored [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:16188]
INFO: [Synth 8-3919] null assignment ignored [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:16228]
INFO: [Synth 8-3919] null assignment ignored [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:16229]
INFO: [Synth 8-3919] null assignment ignored [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:16188]
INFO: [Synth 8-3919] null assignment ignored [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:16228]
INFO: [Synth 8-3919] null assignment ignored [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:16229]
INFO: [Synth 8-3919] null assignment ignored [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:16188]
INFO: [Synth 8-3919] null assignment ignored [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:16228]
INFO: [Synth 8-3919] null assignment ignored [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:16229]
INFO: [Synth 8-3919] null assignment ignored [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:5851]
INFO: [Synth 8-3919] null assignment ignored [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:5873]
INFO: [Synth 8-638] synthesizing module 'filt_mem' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:12554]
INFO: [Synth 8-506] null port 'ADDRA' ignored [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:12536]
INFO: [Synth 8-506] null port 'ADDRB' ignored [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:12541]
INFO: [Synth 8-3919] null assignment ignored [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:12568]
INFO: [Synth 8-3919] null assignment ignored [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:12573]
INFO: [Synth 8-3919] null assignment ignored [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:12583]
INFO: [Synth 8-3919] null assignment ignored [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:12596]
INFO: [Synth 8-638] synthesizing module 'sp_mem' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:7826]
INFO: [Synth 8-506] null port 'ADDR' ignored [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:7812]
INFO: [Synth 8-256] done synthesizing module 'sp_mem' (85#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:7826]
INFO: [Synth 8-638] synthesizing module 'sp_mem__parameterized0' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:7826]
INFO: [Synth 8-506] null port 'ADDR' ignored [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:7812]
INFO: [Synth 8-256] done synthesizing module 'sp_mem__parameterized0' (85#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:7826]
INFO: [Synth 8-256] done synthesizing module 'filt_mem' (86#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:12554]
INFO: [Synth 8-638] synthesizing module 'filt_mem__parameterized0' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:12554]
INFO: [Synth 8-506] null port 'ADDRA' ignored [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:12536]
INFO: [Synth 8-506] null port 'ADDRB' ignored [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:12541]
INFO: [Synth 8-3919] null assignment ignored [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:12568]
INFO: [Synth 8-3919] null assignment ignored [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:12573]
INFO: [Synth 8-3919] null assignment ignored [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:12583]
INFO: [Synth 8-3919] null assignment ignored [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:12596]
INFO: [Synth 8-638] synthesizing module 'sp_mem__parameterized1' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:7826]
INFO: [Synth 8-506] null port 'ADDR' ignored [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:7812]
INFO: [Synth 8-256] done synthesizing module 'sp_mem__parameterized1' (86#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:7826]
INFO: [Synth 8-638] synthesizing module 'sp_mem__parameterized2' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:7826]
INFO: [Synth 8-506] null port 'ADDR' ignored [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:7812]
INFO: [Synth 8-256] done synthesizing module 'sp_mem__parameterized2' (86#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:7826]
INFO: [Synth 8-256] done synthesizing module 'filt_mem__parameterized0' (86#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:12554]
INFO: [Synth 8-638] synthesizing module 'filt_mem__parameterized1' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:12554]
INFO: [Synth 8-506] null port 'ADDRA' ignored [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:12536]
INFO: [Synth 8-506] null port 'ADDRB' ignored [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:12541]
INFO: [Synth 8-3919] null assignment ignored [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:12568]
INFO: [Synth 8-3919] null assignment ignored [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:12573]
INFO: [Synth 8-3919] null assignment ignored [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:12583]
INFO: [Synth 8-3919] null assignment ignored [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:12596]
INFO: [Synth 8-638] synthesizing module 'sp_mem__parameterized3' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:7826]
INFO: [Synth 8-506] null port 'ADDR' ignored [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:7812]
INFO: [Synth 8-256] done synthesizing module 'sp_mem__parameterized3' (86#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:7826]
INFO: [Synth 8-638] synthesizing module 'sp_mem__parameterized4' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:7826]
INFO: [Synth 8-506] null port 'ADDR' ignored [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:7812]
INFO: [Synth 8-256] done synthesizing module 'sp_mem__parameterized4' (86#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:7826]
INFO: [Synth 8-256] done synthesizing module 'filt_mem__parameterized1' (86#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:12554]
INFO: [Synth 8-638] synthesizing module 'filt_mem__parameterized2' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:12554]
INFO: [Synth 8-506] null port 'ADDRA' ignored [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:12536]
INFO: [Synth 8-506] null port 'ADDRB' ignored [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:12541]
INFO: [Synth 8-3919] null assignment ignored [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:12568]
INFO: [Synth 8-3919] null assignment ignored [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:12573]
INFO: [Synth 8-3919] null assignment ignored [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:12583]
INFO: [Synth 8-3919] null assignment ignored [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:12596]
INFO: [Synth 8-638] synthesizing module 'sp_mem__parameterized5' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:7826]
INFO: [Synth 8-506] null port 'ADDR' ignored [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:7812]
INFO: [Synth 8-256] done synthesizing module 'sp_mem__parameterized5' (86#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:7826]
INFO: [Synth 8-638] synthesizing module 'sp_mem__parameterized6' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:7826]
INFO: [Synth 8-506] null port 'ADDR' ignored [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:7812]
INFO: [Synth 8-256] done synthesizing module 'sp_mem__parameterized6' (86#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:7826]
INFO: [Synth 8-256] done synthesizing module 'filt_mem__parameterized2' (86#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:12554]
INFO: [Synth 8-638] synthesizing module 'filt_mem__parameterized3' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:12554]
INFO: [Synth 8-506] null port 'ADDRA' ignored [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:12536]
INFO: [Synth 8-506] null port 'ADDRB' ignored [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:12541]
INFO: [Synth 8-3919] null assignment ignored [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:12568]
INFO: [Synth 8-3919] null assignment ignored [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:12573]
INFO: [Synth 8-3919] null assignment ignored [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:12583]
INFO: [Synth 8-3919] null assignment ignored [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:12596]
INFO: [Synth 8-638] synthesizing module 'sp_mem__parameterized7' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:7826]
INFO: [Synth 8-506] null port 'ADDR' ignored [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:7812]
INFO: [Synth 8-256] done synthesizing module 'sp_mem__parameterized7' (86#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:7826]
INFO: [Synth 8-638] synthesizing module 'sp_mem__parameterized8' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:7826]
INFO: [Synth 8-506] null port 'ADDR' ignored [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:7812]
INFO: [Synth 8-256] done synthesizing module 'sp_mem__parameterized8' (86#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:7826]
INFO: [Synth 8-256] done synthesizing module 'filt_mem__parameterized3' (86#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:12554]
INFO: [Synth 8-638] synthesizing module 'filt_mem__parameterized4' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:12554]
INFO: [Synth 8-506] null port 'ADDRA' ignored [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:12536]
INFO: [Synth 8-506] null port 'ADDRB' ignored [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:12541]
INFO: [Synth 8-3919] null assignment ignored [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:12568]
INFO: [Synth 8-3919] null assignment ignored [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:12573]
INFO: [Synth 8-3919] null assignment ignored [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:12576]
INFO: [Synth 8-3919] null assignment ignored [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:12576]
INFO: [Synth 8-3919] null assignment ignored [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:12583]
INFO: [Synth 8-3919] null assignment ignored [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:12596]
INFO: [Synth 8-3919] null assignment ignored [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:12598]
INFO: [Synth 8-3919] null assignment ignored [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:12601]
INFO: [Synth 8-638] synthesizing module 'sp_mem__parameterized9' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:7826]
INFO: [Synth 8-506] null port 'ADDR' ignored [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:7812]
INFO: [Synth 8-256] done synthesizing module 'sp_mem__parameterized9' (86#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:7826]
INFO: [Synth 8-256] done synthesizing module 'filt_mem__parameterized4' (86#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:12554]
INFO: [Synth 8-638] synthesizing module 'buff' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:9458]
INFO: [Synth 8-506] null port 'READ_ADDR' ignored [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:9449]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_delay__parameterized3' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_delay__parameterized3' (86#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-256] done synthesizing module 'buff' (87#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:9458]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_delay__parameterized4' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_delay__parameterized4' (87#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_delay__parameterized5' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_delay__parameterized5' (87#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_delay__parameterized6' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_delay__parameterized6' (87#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_delay__parameterized7' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_delay__parameterized7' (87#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_delay__parameterized8' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_delay__parameterized8' (87#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_delay__parameterized9' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_delay__parameterized9' (87#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_delay__parameterized10' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_delay__parameterized10' (87#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_delay__parameterized11' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_delay__parameterized11' (87#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_delay__parameterized12' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_delay__parameterized12' (87#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_delay__parameterized13' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_delay__parameterized13' (87#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_delay__parameterized14' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_delay__parameterized14' (87#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-638] synthesizing module 'buff__parameterized0' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:9458]
INFO: [Synth 8-506] null port 'READ_ADDR' ignored [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:9449]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_delay__parameterized15' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_delay__parameterized15' (87#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-256] done synthesizing module 'buff__parameterized0' (87#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:9458]
INFO: [Synth 8-638] synthesizing module 'buff__parameterized1' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:9458]
INFO: [Synth 8-506] null port 'READ_ADDR' ignored [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:9449]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_delay__parameterized16' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_delay__parameterized16' (87#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-256] done synthesizing module 'buff__parameterized1' (87#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:9458]
INFO: [Synth 8-638] synthesizing module 'buff__parameterized2' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:9458]
INFO: [Synth 8-506] null port 'READ_ADDR' ignored [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:9449]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_delay__parameterized17' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_delay__parameterized17' (87#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-256] done synthesizing module 'buff__parameterized2' (87#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:9458]
INFO: [Synth 8-638] synthesizing module 'buff__parameterized3' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:9458]
INFO: [Synth 8-506] null port 'READ_ADDR' ignored [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:9449]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_delay__parameterized18' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_delay__parameterized18' (87#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-256] done synthesizing module 'buff__parameterized3' (87#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:9458]
INFO: [Synth 8-638] synthesizing module 'buff__parameterized4' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:9458]
INFO: [Synth 8-506] null port 'READ_ADDR' ignored [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:9449]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_delay__parameterized19' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_delay__parameterized19' (87#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-256] done synthesizing module 'buff__parameterized4' (87#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:9458]
INFO: [Synth 8-638] synthesizing module 'buff__parameterized5' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:9458]
INFO: [Synth 8-506] null port 'READ_ADDR' ignored [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:9449]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_delay__parameterized20' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_delay__parameterized20' (87#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-256] done synthesizing module 'buff__parameterized5' (87#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:9458]
INFO: [Synth 8-638] synthesizing module 'buff__parameterized6' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:9458]
INFO: [Synth 8-506] null port 'READ_ADDR' ignored [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:9449]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_delay__parameterized21' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_delay__parameterized21' (87#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-256] done synthesizing module 'buff__parameterized6' (87#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:9458]
INFO: [Synth 8-638] synthesizing module 'buff__parameterized7' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:9458]
INFO: [Synth 8-506] null port 'READ_ADDR' ignored [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:9449]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_delay__parameterized22' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_delay__parameterized22' (87#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-256] done synthesizing module 'buff__parameterized7' (87#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:9458]
INFO: [Synth 8-638] synthesizing module 'buff__parameterized8' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:9458]
INFO: [Synth 8-506] null port 'READ_ADDR' ignored [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:9449]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_delay__parameterized23' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_delay__parameterized23' (87#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-256] done synthesizing module 'buff__parameterized8' (87#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:9458]
INFO: [Synth 8-638] synthesizing module 'buff__parameterized9' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:9458]
INFO: [Synth 8-506] null port 'READ_ADDR' ignored [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:9449]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_delay__parameterized24' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_delay__parameterized24' (87#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-256] done synthesizing module 'buff__parameterized9' (87#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:9458]
INFO: [Synth 8-3919] null assignment ignored [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:16896]
INFO: [Synth 8-638] synthesizing module 'addsub_mult_add' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:11701]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_delay__parameterized25' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_delay__parameterized25' (87#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_delay__parameterized26' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_delay__parameterized26' (87#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_delay__parameterized27' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_delay__parameterized27' (87#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_delay__parameterized28' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_delay__parameterized28' (87#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-638] synthesizing module 'calc' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:10922]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_delay__parameterized29' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_delay__parameterized29' (87#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_delay__parameterized30' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_delay__parameterized30' (87#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_delay__parameterized31' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_delay__parameterized31' (87#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-256] done synthesizing module 'calc' (88#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:10922]
INFO: [Synth 8-256] done synthesizing module 'addsub_mult_add' (89#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:11701]
INFO: [Synth 8-3919] null assignment ignored [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:16896]
INFO: [Synth 8-638] synthesizing module 'addsub_mult_add__parameterized0' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:11701]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_delay__parameterized32' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_delay__parameterized32' (89#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_delay__parameterized33' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_delay__parameterized33' (89#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_delay__parameterized34' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_delay__parameterized34' (89#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_delay__parameterized35' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_delay__parameterized35' (89#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-638] synthesizing module 'calc__parameterized0' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:10922]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_delay__parameterized36' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_delay__parameterized36' (89#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_delay__parameterized37' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_delay__parameterized37' (89#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_delay__parameterized38' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_delay__parameterized38' (89#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-256] done synthesizing module 'calc__parameterized0' (89#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:10922]
INFO: [Synth 8-256] done synthesizing module 'addsub_mult_add__parameterized0' (89#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:11701]
INFO: [Synth 8-3919] null assignment ignored [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:16896]
INFO: [Synth 8-638] synthesizing module 'addsub_mult_add__parameterized1' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:11701]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_delay__parameterized39' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_delay__parameterized39' (89#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_delay__parameterized40' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_delay__parameterized40' (89#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_delay__parameterized41' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_delay__parameterized41' (89#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_delay__parameterized42' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_delay__parameterized42' (89#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-638] synthesizing module 'calc__parameterized1' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:10922]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_delay__parameterized43' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_delay__parameterized43' (89#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_delay__parameterized44' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_delay__parameterized44' (89#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_delay__parameterized45' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_delay__parameterized45' (89#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-256] done synthesizing module 'calc__parameterized1' (89#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:10922]
INFO: [Synth 8-256] done synthesizing module 'addsub_mult_add__parameterized1' (89#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:11701]
INFO: [Synth 8-3919] null assignment ignored [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:16896]
INFO: [Synth 8-638] synthesizing module 'addsub_mult_add__parameterized2' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:11701]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_delay__parameterized46' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_delay__parameterized46' (89#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_delay__parameterized47' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_delay__parameterized47' (89#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_delay__parameterized48' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_delay__parameterized48' (89#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_delay__parameterized49' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_delay__parameterized49' (89#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-638] synthesizing module 'calc__parameterized2' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:10922]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_delay__parameterized50' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_delay__parameterized50' (89#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_delay__parameterized51' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_delay__parameterized51' (89#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_delay__parameterized52' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_delay__parameterized52' (89#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-256] done synthesizing module 'calc__parameterized2' (89#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:10922]
INFO: [Synth 8-256] done synthesizing module 'addsub_mult_add__parameterized2' (89#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:11701]
INFO: [Synth 8-3919] null assignment ignored [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:16896]
INFO: [Synth 8-638] synthesizing module 'addsub_mult_add__parameterized3' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:11701]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_delay__parameterized53' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_delay__parameterized53' (89#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_delay__parameterized54' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_delay__parameterized54' (89#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_delay__parameterized55' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_delay__parameterized55' (89#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_delay__parameterized56' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_delay__parameterized56' (89#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-638] synthesizing module 'calc__parameterized3' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:10922]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_delay__parameterized57' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_delay__parameterized57' (89#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_delay__parameterized58' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_delay__parameterized58' (89#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_delay__parameterized59' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_delay__parameterized59' (89#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-256] done synthesizing module 'calc__parameterized3' (89#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:10922]
INFO: [Synth 8-256] done synthesizing module 'addsub_mult_add__parameterized3' (89#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:11701]
INFO: [Synth 8-3919] null assignment ignored [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:16896]
INFO: [Synth 8-638] synthesizing module 'addsub_mult_add__parameterized4' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:11701]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_delay__parameterized60' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_delay__parameterized60' (89#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_delay__parameterized61' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_delay__parameterized61' (89#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_delay__parameterized62' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_delay__parameterized62' (89#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_delay__parameterized63' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_delay__parameterized63' (89#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-638] synthesizing module 'calc__parameterized4' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:10922]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_delay__parameterized64' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_delay__parameterized64' (89#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_delay__parameterized65' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_delay__parameterized65' (89#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_delay__parameterized66' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_delay__parameterized66' (89#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-256] done synthesizing module 'calc__parameterized4' (89#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:10922]
INFO: [Synth 8-256] done synthesizing module 'addsub_mult_add__parameterized4' (89#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:11701]
INFO: [Synth 8-3919] null assignment ignored [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:16896]
INFO: [Synth 8-638] synthesizing module 'addsub_mult_add__parameterized5' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:11701]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_delay__parameterized67' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_delay__parameterized67' (89#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_delay__parameterized68' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_delay__parameterized68' (89#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_delay__parameterized69' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_delay__parameterized69' (89#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_delay__parameterized70' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_delay__parameterized70' (89#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-638] synthesizing module 'calc__parameterized5' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:10922]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_delay__parameterized71' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_delay__parameterized71' (89#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_delay__parameterized72' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_delay__parameterized72' (89#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_delay__parameterized73' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_delay__parameterized73' (89#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-256] done synthesizing module 'calc__parameterized5' (89#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:10922]
INFO: [Synth 8-256] done synthesizing module 'addsub_mult_add__parameterized5' (89#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:11701]
INFO: [Synth 8-3919] null assignment ignored [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:16896]
INFO: [Synth 8-638] synthesizing module 'addsub_mult_add__parameterized6' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:11701]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_delay__parameterized74' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_delay__parameterized74' (89#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_delay__parameterized75' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_delay__parameterized75' (89#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_delay__parameterized76' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_delay__parameterized76' (89#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_delay__parameterized77' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_delay__parameterized77' (89#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-638] synthesizing module 'calc__parameterized6' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:10922]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_delay__parameterized78' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_delay__parameterized78' (89#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_delay__parameterized79' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_delay__parameterized79' (89#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_delay__parameterized80' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_delay__parameterized80' (89#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-256] done synthesizing module 'calc__parameterized6' (89#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:10922]
INFO: [Synth 8-256] done synthesizing module 'addsub_mult_add__parameterized6' (89#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:11701]
INFO: [Synth 8-3919] null assignment ignored [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:16896]
INFO: [Synth 8-638] synthesizing module 'addsub_mult_add__parameterized7' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:11701]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_delay__parameterized81' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_delay__parameterized81' (89#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_delay__parameterized82' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_delay__parameterized82' (89#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_delay__parameterized83' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_delay__parameterized83' (89#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_delay__parameterized84' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_delay__parameterized84' (89#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-638] synthesizing module 'calc__parameterized7' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:10922]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_delay__parameterized85' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_delay__parameterized85' (89#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_delay__parameterized86' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_delay__parameterized86' (89#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_delay__parameterized87' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_delay__parameterized87' (89#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-256] done synthesizing module 'calc__parameterized7' (89#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:10922]
INFO: [Synth 8-256] done synthesizing module 'addsub_mult_add__parameterized7' (89#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:11701]
INFO: [Synth 8-3919] null assignment ignored [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:16896]
INFO: [Synth 8-638] synthesizing module 'addsub_mult_add__parameterized8' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:11701]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_delay__parameterized88' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_delay__parameterized88' (89#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_delay__parameterized89' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_delay__parameterized89' (89#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_delay__parameterized90' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_delay__parameterized90' (89#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_delay__parameterized91' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_delay__parameterized91' (89#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-638] synthesizing module 'calc__parameterized8' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:10922]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_delay__parameterized92' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_delay__parameterized92' (89#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_delay__parameterized93' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_delay__parameterized93' (89#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_delay__parameterized94' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_delay__parameterized94' (89#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-256] done synthesizing module 'calc__parameterized8' (89#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:10922]
INFO: [Synth 8-256] done synthesizing module 'addsub_mult_add__parameterized8' (89#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:11701]
INFO: [Synth 8-3919] null assignment ignored [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:16896]
INFO: [Synth 8-638] synthesizing module 'addsub_mult_add__parameterized9' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:11701]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_delay__parameterized95' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_delay__parameterized95' (89#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_delay__parameterized96' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_delay__parameterized96' (89#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_delay__parameterized97' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_delay__parameterized97' (89#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_delay__parameterized98' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_delay__parameterized98' (89#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_delay__parameterized99' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_delay__parameterized99' (89#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-638] synthesizing module 'calc__parameterized9' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:10922]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_delay__parameterized100' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_delay__parameterized100' (89#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_delay__parameterized101' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_delay__parameterized101' (89#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_delay__parameterized102' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_delay__parameterized102' (89#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-256] done synthesizing module 'calc__parameterized9' (89#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:10922]
INFO: [Synth 8-256] done synthesizing module 'addsub_mult_add__parameterized9' (89#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:11701]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_delay__parameterized103' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_delay__parameterized103' (89#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-3919] null assignment ignored [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:19602]
INFO: [Synth 8-3919] null assignment ignored [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:19609]
INFO: [Common 17-14] Message 'Synth 8-3919' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3936] Found unconnected internal register 'g_parallel.g_paths[0].p_path_out_reg[0][fab]' and it is trimmed from '48' to '25' bits. [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:16992]
INFO: [Synth 8-256] done synthesizing module 'single_rate' (90#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:15019]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_viv' (91#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:59737]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2' (92#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2.vhd:234]
INFO: [Synth 8-256] done synthesizing module 'uub_proto2_fir_compiler_0_1' (93#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_fir_compiler_0_1/synth/uub_proto2_fir_compiler_0_1.vhd:70]
WARNING: [Synth 8-350] instance 'fir_compiler_0' of module 'uub_proto2_fir_compiler_0_1' requires 6 connections, but only 4 given [C:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/hdl/uub_proto2.v:1447]
INFO: [Synth 8-638] synthesizing module 'uub_proto2_fir_compiler_0_2' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_fir_compiler_0_2/synth/uub_proto2_fir_compiler_0_2.vhd:70]
INFO: [Synth 8-3491] module 'fir_compiler_v7_2' declared at 'c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2.vhd:109' bound to instance 'U0' of component 'fir_compiler_v7_2' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_fir_compiler_0_2/synth/uub_proto2_fir_compiler_0_2.vhd:192]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2__parameterized1' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2.vhd:234]
INFO: [Synth 8-3491] module 'fir_compiler_v7_2_viv' declared at 'c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:59600' bound to instance 'i_synth' of component 'fir_compiler_v7_2_viv' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2.vhd:240]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_viv__parameterized1' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:59737]
INFO: [Synth 8-3491] module 'single_rate' declared at 'c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:14891' bound to instance 'i_single_rate' of component 'single_rate' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:59747]
INFO: [Synth 8-638] synthesizing module 'single_rate__parameterized1' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:15019]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_delay__parameterized104' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_delay__parameterized104' (93#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_delay__parameterized105' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_delay__parameterized105' (93#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_delay__parameterized106' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_delay__parameterized106' (93#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-638] synthesizing module 'filt_mem__parameterized5' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:12554]
INFO: [Synth 8-506] null port 'ADDRA' ignored [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:12536]
INFO: [Synth 8-506] null port 'ADDRB' ignored [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:12541]
INFO: [Synth 8-638] synthesizing module 'sp_mem__parameterized10' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:7826]
INFO: [Synth 8-506] null port 'ADDR' ignored [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:7812]
INFO: [Synth 8-256] done synthesizing module 'sp_mem__parameterized10' (93#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:7826]
INFO: [Synth 8-638] synthesizing module 'sp_mem__parameterized11' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:7826]
INFO: [Synth 8-506] null port 'ADDR' ignored [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:7812]
INFO: [Synth 8-256] done synthesizing module 'sp_mem__parameterized11' (93#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:7826]
INFO: [Synth 8-256] done synthesizing module 'filt_mem__parameterized5' (93#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:12554]
INFO: [Synth 8-638] synthesizing module 'filt_mem__parameterized6' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:12554]
INFO: [Synth 8-506] null port 'ADDRA' ignored [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:12536]
INFO: [Synth 8-506] null port 'ADDRB' ignored [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:12541]
INFO: [Synth 8-638] synthesizing module 'sp_mem__parameterized12' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:7826]
INFO: [Synth 8-506] null port 'ADDR' ignored [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:7812]
INFO: [Synth 8-256] done synthesizing module 'sp_mem__parameterized12' (93#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:7826]
INFO: [Synth 8-638] synthesizing module 'sp_mem__parameterized13' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:7826]
INFO: [Synth 8-506] null port 'ADDR' ignored [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:7812]
INFO: [Synth 8-256] done synthesizing module 'sp_mem__parameterized13' (93#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:7826]
INFO: [Synth 8-256] done synthesizing module 'filt_mem__parameterized6' (93#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:12554]
INFO: [Synth 8-638] synthesizing module 'filt_mem__parameterized7' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:12554]
INFO: [Synth 8-506] null port 'ADDRA' ignored [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:12536]
INFO: [Synth 8-506] null port 'ADDRB' ignored [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:12541]
INFO: [Synth 8-638] synthesizing module 'sp_mem__parameterized14' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:7826]
INFO: [Synth 8-506] null port 'ADDR' ignored [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:7812]
INFO: [Synth 8-256] done synthesizing module 'sp_mem__parameterized14' (93#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:7826]
INFO: [Synth 8-638] synthesizing module 'sp_mem__parameterized15' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:7826]
INFO: [Synth 8-506] null port 'ADDR' ignored [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:7812]
INFO: [Synth 8-256] done synthesizing module 'sp_mem__parameterized15' (93#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:7826]
INFO: [Synth 8-256] done synthesizing module 'filt_mem__parameterized7' (93#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:12554]
INFO: [Synth 8-638] synthesizing module 'filt_mem__parameterized8' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:12554]
INFO: [Synth 8-506] null port 'ADDRA' ignored [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:12536]
INFO: [Synth 8-506] null port 'ADDRB' ignored [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:12541]
INFO: [Synth 8-638] synthesizing module 'sp_mem__parameterized16' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:7826]
INFO: [Synth 8-506] null port 'ADDR' ignored [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:7812]
INFO: [Synth 8-256] done synthesizing module 'sp_mem__parameterized16' (93#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:7826]
INFO: [Synth 8-638] synthesizing module 'sp_mem__parameterized17' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:7826]
INFO: [Synth 8-506] null port 'ADDR' ignored [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:7812]
INFO: [Synth 8-256] done synthesizing module 'sp_mem__parameterized17' (93#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:7826]
INFO: [Synth 8-256] done synthesizing module 'filt_mem__parameterized8' (93#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:12554]
INFO: [Synth 8-638] synthesizing module 'filt_mem__parameterized9' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:12554]
INFO: [Synth 8-506] null port 'ADDRA' ignored [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:12536]
INFO: [Synth 8-506] null port 'ADDRB' ignored [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:12541]
INFO: [Synth 8-638] synthesizing module 'sp_mem__parameterized18' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:7826]
INFO: [Synth 8-506] null port 'ADDR' ignored [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:7812]
INFO: [Synth 8-256] done synthesizing module 'sp_mem__parameterized18' (93#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:7826]
INFO: [Synth 8-256] done synthesizing module 'filt_mem__parameterized9' (93#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:12554]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_delay__parameterized107' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_delay__parameterized107' (93#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_delay__parameterized108' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_delay__parameterized108' (93#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_delay__parameterized109' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_delay__parameterized109' (93#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_delay__parameterized110' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_delay__parameterized110' (93#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_delay__parameterized111' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_delay__parameterized111' (93#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_delay__parameterized112' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_delay__parameterized112' (93#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_delay__parameterized113' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_delay__parameterized113' (93#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_delay__parameterized114' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_delay__parameterized114' (93#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_delay__parameterized115' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_delay__parameterized115' (93#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_delay__parameterized116' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_delay__parameterized116' (93#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_delay__parameterized117' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_delay__parameterized117' (93#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-638] synthesizing module 'buff__parameterized10' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:9458]
INFO: [Synth 8-506] null port 'READ_ADDR' ignored [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:9449]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_delay__parameterized118' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_delay__parameterized118' (93#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-256] done synthesizing module 'buff__parameterized10' (93#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:9458]
INFO: [Synth 8-638] synthesizing module 'buff__parameterized11' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:9458]
INFO: [Synth 8-506] null port 'READ_ADDR' ignored [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:9449]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_delay__parameterized119' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_delay__parameterized119' (93#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-256] done synthesizing module 'buff__parameterized11' (93#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:9458]
INFO: [Synth 8-638] synthesizing module 'buff__parameterized12' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:9458]
INFO: [Synth 8-506] null port 'READ_ADDR' ignored [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:9449]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_delay__parameterized120' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_delay__parameterized120' (93#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-256] done synthesizing module 'buff__parameterized12' (93#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:9458]
INFO: [Synth 8-638] synthesizing module 'buff__parameterized13' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:9458]
INFO: [Synth 8-506] null port 'READ_ADDR' ignored [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:9449]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_delay__parameterized121' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_delay__parameterized121' (93#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-256] done synthesizing module 'buff__parameterized13' (93#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:9458]
INFO: [Synth 8-638] synthesizing module 'buff__parameterized14' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:9458]
INFO: [Synth 8-506] null port 'READ_ADDR' ignored [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:9449]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_delay__parameterized122' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_delay__parameterized122' (93#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-256] done synthesizing module 'buff__parameterized14' (93#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:9458]
INFO: [Synth 8-638] synthesizing module 'buff__parameterized15' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:9458]
INFO: [Synth 8-506] null port 'READ_ADDR' ignored [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:9449]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_delay__parameterized123' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_delay__parameterized123' (93#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-256] done synthesizing module 'buff__parameterized15' (93#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:9458]
INFO: [Synth 8-638] synthesizing module 'buff__parameterized16' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:9458]
INFO: [Synth 8-506] null port 'READ_ADDR' ignored [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:9449]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_delay__parameterized124' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_delay__parameterized124' (93#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-256] done synthesizing module 'buff__parameterized16' (93#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:9458]
INFO: [Synth 8-638] synthesizing module 'buff__parameterized17' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:9458]
INFO: [Synth 8-506] null port 'READ_ADDR' ignored [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:9449]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_delay__parameterized125' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_delay__parameterized125' (93#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-256] done synthesizing module 'buff__parameterized17' (93#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:9458]
INFO: [Synth 8-638] synthesizing module 'buff__parameterized18' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:9458]
INFO: [Synth 8-506] null port 'READ_ADDR' ignored [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:9449]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_delay__parameterized126' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_delay__parameterized126' (93#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-256] done synthesizing module 'buff__parameterized18' (93#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:9458]
INFO: [Synth 8-638] synthesizing module 'buff__parameterized19' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:9458]
INFO: [Synth 8-506] null port 'READ_ADDR' ignored [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:9449]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_delay__parameterized127' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_delay__parameterized127' (93#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-256] done synthesizing module 'buff__parameterized19' (93#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:9458]
INFO: [Synth 8-638] synthesizing module 'addsub_mult_add__parameterized10' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:11701]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_delay__parameterized128' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_delay__parameterized128' (93#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_delay__parameterized129' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_delay__parameterized129' (93#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_delay__parameterized130' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_delay__parameterized130' (93#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_delay__parameterized131' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_delay__parameterized131' (93#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-638] synthesizing module 'calc__parameterized10' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:10922]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_delay__parameterized132' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_delay__parameterized132' (93#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_delay__parameterized133' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_delay__parameterized133' (93#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_delay__parameterized134' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_delay__parameterized134' (93#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-256] done synthesizing module 'calc__parameterized10' (93#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:10922]
INFO: [Synth 8-256] done synthesizing module 'addsub_mult_add__parameterized10' (93#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:11701]
INFO: [Synth 8-638] synthesizing module 'addsub_mult_add__parameterized11' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:11701]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_delay__parameterized135' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_delay__parameterized135' (93#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_delay__parameterized136' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_delay__parameterized136' (93#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_delay__parameterized137' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_delay__parameterized137' (93#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_delay__parameterized138' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_delay__parameterized138' (93#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-638] synthesizing module 'calc__parameterized11' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:10922]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_delay__parameterized139' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_delay__parameterized139' (93#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_delay__parameterized140' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_delay__parameterized140' (93#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_delay__parameterized141' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_delay__parameterized141' (93#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-256] done synthesizing module 'calc__parameterized11' (93#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:10922]
INFO: [Synth 8-256] done synthesizing module 'addsub_mult_add__parameterized11' (93#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:11701]
INFO: [Synth 8-638] synthesizing module 'addsub_mult_add__parameterized12' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:11701]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_delay__parameterized142' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_delay__parameterized142' (93#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_delay__parameterized143' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_delay__parameterized143' (93#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_delay__parameterized144' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_delay__parameterized144' (93#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_delay__parameterized145' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_delay__parameterized145' (93#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-638] synthesizing module 'calc__parameterized12' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:10922]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_delay__parameterized146' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_delay__parameterized146' (93#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_delay__parameterized147' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_delay__parameterized147' (93#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_delay__parameterized148' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_delay__parameterized148' (93#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-256] done synthesizing module 'calc__parameterized12' (93#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:10922]
INFO: [Synth 8-256] done synthesizing module 'addsub_mult_add__parameterized12' (93#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:11701]
INFO: [Synth 8-638] synthesizing module 'addsub_mult_add__parameterized13' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:11701]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_delay__parameterized149' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_delay__parameterized149' (93#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_delay__parameterized150' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_delay__parameterized150' (93#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_delay__parameterized151' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_delay__parameterized151' (93#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_delay__parameterized152' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_delay__parameterized152' (93#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-638] synthesizing module 'calc__parameterized13' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:10922]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_delay__parameterized153' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_delay__parameterized153' (93#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_delay__parameterized154' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_delay__parameterized154' (93#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_delay__parameterized155' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_delay__parameterized155' (93#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-256] done synthesizing module 'calc__parameterized13' (93#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:10922]
INFO: [Synth 8-256] done synthesizing module 'addsub_mult_add__parameterized13' (93#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:11701]
INFO: [Synth 8-638] synthesizing module 'addsub_mult_add__parameterized14' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:11701]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_delay__parameterized156' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_delay__parameterized156' (93#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_delay__parameterized157' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_delay__parameterized157' (93#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_delay__parameterized158' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_delay__parameterized158' (93#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_delay__parameterized159' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_delay__parameterized159' (93#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-638] synthesizing module 'calc__parameterized14' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:10922]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_delay__parameterized160' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_delay__parameterized160' (93#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_delay__parameterized161' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_delay__parameterized161' (93#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_delay__parameterized162' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_delay__parameterized162' (93#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-256] done synthesizing module 'calc__parameterized14' (93#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:10922]
INFO: [Synth 8-256] done synthesizing module 'addsub_mult_add__parameterized14' (93#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:11701]
INFO: [Synth 8-638] synthesizing module 'addsub_mult_add__parameterized15' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:11701]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_delay__parameterized163' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_delay__parameterized163' (93#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_delay__parameterized164' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_delay__parameterized164' (93#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_delay__parameterized165' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_delay__parameterized165' (93#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_delay__parameterized166' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_delay__parameterized166' (93#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-638] synthesizing module 'calc__parameterized15' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:10922]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_delay__parameterized167' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_delay__parameterized167' (93#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_delay__parameterized168' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_delay__parameterized168' (93#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_delay__parameterized169' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_delay__parameterized169' (93#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-256] done synthesizing module 'calc__parameterized15' (93#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:10922]
INFO: [Synth 8-256] done synthesizing module 'addsub_mult_add__parameterized15' (93#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:11701]
INFO: [Synth 8-638] synthesizing module 'addsub_mult_add__parameterized16' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:11701]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_delay__parameterized170' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_delay__parameterized170' (93#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_delay__parameterized171' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_delay__parameterized171' (93#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_delay__parameterized172' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_delay__parameterized172' (93#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_delay__parameterized173' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_delay__parameterized173' (93#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-638] synthesizing module 'calc__parameterized16' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:10922]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_delay__parameterized174' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_delay__parameterized174' (93#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_delay__parameterized175' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_delay__parameterized175' (93#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_delay__parameterized176' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_delay__parameterized176' (93#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-256] done synthesizing module 'calc__parameterized16' (93#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:10922]
INFO: [Synth 8-256] done synthesizing module 'addsub_mult_add__parameterized16' (93#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:11701]
INFO: [Synth 8-638] synthesizing module 'addsub_mult_add__parameterized17' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:11701]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_delay__parameterized177' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_delay__parameterized177' (93#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_delay__parameterized178' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_delay__parameterized178' (93#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_delay__parameterized179' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_delay__parameterized179' (93#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_delay__parameterized180' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_delay__parameterized180' (93#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-638] synthesizing module 'calc__parameterized17' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:10922]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_delay__parameterized181' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_delay__parameterized181' (93#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_delay__parameterized182' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_delay__parameterized182' (93#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_delay__parameterized183' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_delay__parameterized183' (93#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-256] done synthesizing module 'calc__parameterized17' (93#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:10922]
INFO: [Synth 8-256] done synthesizing module 'addsub_mult_add__parameterized17' (93#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:11701]
INFO: [Synth 8-638] synthesizing module 'addsub_mult_add__parameterized18' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:11701]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_delay__parameterized184' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_delay__parameterized184' (93#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_delay__parameterized185' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_delay__parameterized185' (93#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_delay__parameterized186' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_delay__parameterized186' (93#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_delay__parameterized187' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_delay__parameterized187' (93#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-638] synthesizing module 'calc__parameterized18' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:10922]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_delay__parameterized188' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_delay__parameterized188' (93#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_delay__parameterized189' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_delay__parameterized189' (93#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_delay__parameterized190' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_delay__parameterized190' (93#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-256] done synthesizing module 'calc__parameterized18' (93#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:10922]
INFO: [Synth 8-256] done synthesizing module 'addsub_mult_add__parameterized18' (93#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:11701]
INFO: [Synth 8-638] synthesizing module 'addsub_mult_add__parameterized19' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:11701]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_delay__parameterized191' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_delay__parameterized191' (93#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_delay__parameterized192' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_delay__parameterized192' (93#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_delay__parameterized193' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_delay__parameterized193' (93#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_delay__parameterized194' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_delay__parameterized194' (93#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_delay__parameterized195' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_delay__parameterized195' (93#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-638] synthesizing module 'calc__parameterized19' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:10922]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_delay__parameterized196' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_delay__parameterized196' (93#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_delay__parameterized197' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_delay__parameterized197' (93#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_delay__parameterized198' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_delay__parameterized198' (93#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-256] done synthesizing module 'calc__parameterized19' (93#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:10922]
INFO: [Synth 8-256] done synthesizing module 'addsub_mult_add__parameterized19' (93#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:11701]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_delay__parameterized199' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_delay__parameterized199' (93#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-3936] Found unconnected internal register 'g_parallel.g_paths[0].p_path_out_reg[0][fab]' and it is trimmed from '48' to '25' bits. [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:16992]
INFO: [Synth 8-256] done synthesizing module 'single_rate__parameterized1' (93#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:15019]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_viv__parameterized1' (93#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:59737]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2__parameterized1' (93#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2.vhd:234]
INFO: [Synth 8-256] done synthesizing module 'uub_proto2_fir_compiler_0_2' (94#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_fir_compiler_0_2/synth/uub_proto2_fir_compiler_0_2.vhd:70]
WARNING: [Synth 8-350] instance 'fir_compiler_1' of module 'uub_proto2_fir_compiler_0_2' requires 6 connections, but only 4 given [C:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/hdl/uub_proto2.v:1452]
INFO: [Synth 8-638] synthesizing module 'uub_proto2_fir_compiler_0_3' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_fir_compiler_0_3/synth/uub_proto2_fir_compiler_0_3.vhd:70]
INFO: [Synth 8-3491] module 'fir_compiler_v7_2' declared at 'c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2.vhd:109' bound to instance 'U0' of component 'fir_compiler_v7_2' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_fir_compiler_0_3/synth/uub_proto2_fir_compiler_0_3.vhd:192]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2__parameterized3' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2.vhd:234]
INFO: [Synth 8-3491] module 'fir_compiler_v7_2_viv' declared at 'c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:59600' bound to instance 'i_synth' of component 'fir_compiler_v7_2_viv' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2.vhd:240]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_viv__parameterized3' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:59737]
INFO: [Synth 8-3491] module 'single_rate' declared at 'c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:14891' bound to instance 'i_single_rate' of component 'single_rate' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:59747]
INFO: [Synth 8-638] synthesizing module 'single_rate__parameterized3' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:15019]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_delay__parameterized200' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_delay__parameterized200' (94#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_delay__parameterized201' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_delay__parameterized201' (94#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_delay__parameterized202' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_delay__parameterized202' (94#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-638] synthesizing module 'filt_mem__parameterized10' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:12554]
INFO: [Synth 8-506] null port 'ADDRA' ignored [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:12536]
INFO: [Synth 8-506] null port 'ADDRB' ignored [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:12541]
INFO: [Synth 8-638] synthesizing module 'sp_mem__parameterized19' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:7826]
INFO: [Synth 8-506] null port 'ADDR' ignored [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:7812]
INFO: [Synth 8-256] done synthesizing module 'sp_mem__parameterized19' (94#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:7826]
INFO: [Synth 8-638] synthesizing module 'sp_mem__parameterized20' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:7826]
INFO: [Synth 8-506] null port 'ADDR' ignored [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:7812]
INFO: [Synth 8-256] done synthesizing module 'sp_mem__parameterized20' (94#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:7826]
INFO: [Synth 8-256] done synthesizing module 'filt_mem__parameterized10' (94#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:12554]
INFO: [Synth 8-638] synthesizing module 'filt_mem__parameterized11' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:12554]
INFO: [Synth 8-506] null port 'ADDRA' ignored [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:12536]
INFO: [Synth 8-506] null port 'ADDRB' ignored [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:12541]
INFO: [Synth 8-638] synthesizing module 'sp_mem__parameterized21' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:7826]
INFO: [Synth 8-506] null port 'ADDR' ignored [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:7812]
INFO: [Synth 8-256] done synthesizing module 'sp_mem__parameterized21' (94#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:7826]
INFO: [Synth 8-638] synthesizing module 'sp_mem__parameterized22' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:7826]
INFO: [Synth 8-506] null port 'ADDR' ignored [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:7812]
INFO: [Synth 8-256] done synthesizing module 'sp_mem__parameterized22' (94#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:7826]
INFO: [Synth 8-256] done synthesizing module 'filt_mem__parameterized11' (94#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:12554]
INFO: [Synth 8-638] synthesizing module 'filt_mem__parameterized12' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:12554]
INFO: [Synth 8-506] null port 'ADDRA' ignored [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:12536]
INFO: [Synth 8-506] null port 'ADDRB' ignored [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:12541]
INFO: [Synth 8-638] synthesizing module 'sp_mem__parameterized23' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:7826]
INFO: [Synth 8-506] null port 'ADDR' ignored [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:7812]
INFO: [Synth 8-256] done synthesizing module 'sp_mem__parameterized23' (94#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:7826]
INFO: [Synth 8-638] synthesizing module 'sp_mem__parameterized24' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:7826]
INFO: [Synth 8-506] null port 'ADDR' ignored [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:7812]
INFO: [Synth 8-256] done synthesizing module 'sp_mem__parameterized24' (94#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:7826]
INFO: [Synth 8-256] done synthesizing module 'filt_mem__parameterized12' (94#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:12554]
INFO: [Synth 8-638] synthesizing module 'filt_mem__parameterized13' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:12554]
INFO: [Synth 8-506] null port 'ADDRA' ignored [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:12536]
INFO: [Synth 8-506] null port 'ADDRB' ignored [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:12541]
INFO: [Synth 8-638] synthesizing module 'sp_mem__parameterized25' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:7826]
INFO: [Synth 8-506] null port 'ADDR' ignored [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:7812]
INFO: [Synth 8-256] done synthesizing module 'sp_mem__parameterized25' (94#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:7826]
INFO: [Synth 8-638] synthesizing module 'sp_mem__parameterized26' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:7826]
INFO: [Synth 8-506] null port 'ADDR' ignored [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:7812]
INFO: [Synth 8-256] done synthesizing module 'sp_mem__parameterized26' (94#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:7826]
INFO: [Synth 8-256] done synthesizing module 'filt_mem__parameterized13' (94#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:12554]
INFO: [Synth 8-638] synthesizing module 'filt_mem__parameterized14' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:12554]
INFO: [Synth 8-506] null port 'ADDRA' ignored [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:12536]
INFO: [Synth 8-506] null port 'ADDRB' ignored [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:12541]
INFO: [Synth 8-638] synthesizing module 'sp_mem__parameterized27' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:7826]
INFO: [Synth 8-506] null port 'ADDR' ignored [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:7812]
INFO: [Synth 8-256] done synthesizing module 'sp_mem__parameterized27' (94#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:7826]
INFO: [Synth 8-256] done synthesizing module 'filt_mem__parameterized14' (94#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:12554]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_delay__parameterized203' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_delay__parameterized203' (94#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_delay__parameterized204' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_delay__parameterized204' (94#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_delay__parameterized205' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_delay__parameterized205' (94#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_delay__parameterized206' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_delay__parameterized206' (94#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_delay__parameterized207' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_delay__parameterized207' (94#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_delay__parameterized208' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_delay__parameterized208' (94#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_delay__parameterized209' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_delay__parameterized209' (94#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_delay__parameterized210' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_delay__parameterized210' (94#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_delay__parameterized211' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_delay__parameterized211' (94#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_delay__parameterized212' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_delay__parameterized212' (94#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_delay__parameterized213' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_delay__parameterized213' (94#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-638] synthesizing module 'buff__parameterized20' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:9458]
INFO: [Synth 8-506] null port 'READ_ADDR' ignored [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:9449]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_delay__parameterized214' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_delay__parameterized214' (94#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-256] done synthesizing module 'buff__parameterized20' (94#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:9458]
INFO: [Synth 8-638] synthesizing module 'buff__parameterized21' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:9458]
INFO: [Synth 8-506] null port 'READ_ADDR' ignored [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:9449]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_delay__parameterized215' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_delay__parameterized215' (94#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-256] done synthesizing module 'buff__parameterized21' (94#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:9458]
INFO: [Synth 8-638] synthesizing module 'buff__parameterized22' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:9458]
INFO: [Synth 8-506] null port 'READ_ADDR' ignored [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:9449]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_delay__parameterized216' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_delay__parameterized216' (94#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-256] done synthesizing module 'buff__parameterized22' (94#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:9458]
INFO: [Synth 8-638] synthesizing module 'buff__parameterized23' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:9458]
INFO: [Synth 8-506] null port 'READ_ADDR' ignored [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:9449]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_delay__parameterized217' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_delay__parameterized217' (94#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-256] done synthesizing module 'buff__parameterized23' (94#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:9458]
INFO: [Synth 8-638] synthesizing module 'buff__parameterized24' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:9458]
INFO: [Synth 8-506] null port 'READ_ADDR' ignored [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:9449]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_delay__parameterized218' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_delay__parameterized218' (94#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-256] done synthesizing module 'buff__parameterized24' (94#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:9458]
INFO: [Synth 8-638] synthesizing module 'buff__parameterized25' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:9458]
INFO: [Synth 8-506] null port 'READ_ADDR' ignored [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:9449]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_delay__parameterized219' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_delay__parameterized219' (94#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-256] done synthesizing module 'buff__parameterized25' (94#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:9458]
INFO: [Synth 8-638] synthesizing module 'buff__parameterized26' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:9458]
INFO: [Synth 8-506] null port 'READ_ADDR' ignored [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:9449]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_delay__parameterized220' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_delay__parameterized220' (94#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-256] done synthesizing module 'buff__parameterized26' (94#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:9458]
INFO: [Synth 8-638] synthesizing module 'buff__parameterized27' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:9458]
INFO: [Synth 8-506] null port 'READ_ADDR' ignored [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:9449]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_delay__parameterized221' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_delay__parameterized221' (94#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-256] done synthesizing module 'buff__parameterized27' (94#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:9458]
INFO: [Synth 8-638] synthesizing module 'buff__parameterized28' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:9458]
INFO: [Synth 8-506] null port 'READ_ADDR' ignored [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:9449]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_delay__parameterized222' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_delay__parameterized222' (94#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-256] done synthesizing module 'buff__parameterized28' (94#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:9458]
INFO: [Synth 8-638] synthesizing module 'buff__parameterized29' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:9458]
INFO: [Synth 8-506] null port 'READ_ADDR' ignored [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:9449]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_delay__parameterized223' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_delay__parameterized223' (94#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-256] done synthesizing module 'buff__parameterized29' (94#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:9458]
INFO: [Synth 8-638] synthesizing module 'addsub_mult_add__parameterized20' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:11701]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_delay__parameterized224' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_delay__parameterized224' (94#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_delay__parameterized225' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_delay__parameterized225' (94#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_delay__parameterized226' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_delay__parameterized226' (94#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_delay__parameterized227' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_delay__parameterized227' (94#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-638] synthesizing module 'calc__parameterized20' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:10922]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_delay__parameterized228' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_delay__parameterized228' (94#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_delay__parameterized229' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_delay__parameterized229' (94#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_delay__parameterized230' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_delay__parameterized230' (94#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-256] done synthesizing module 'calc__parameterized20' (94#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:10922]
INFO: [Synth 8-256] done synthesizing module 'addsub_mult_add__parameterized20' (94#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:11701]
INFO: [Synth 8-638] synthesizing module 'addsub_mult_add__parameterized21' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:11701]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_delay__parameterized231' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_delay__parameterized231' (94#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_delay__parameterized232' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_delay__parameterized232' (94#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_delay__parameterized233' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_delay__parameterized233' (94#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_delay__parameterized234' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_delay__parameterized234' (94#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-638] synthesizing module 'calc__parameterized21' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:10922]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_delay__parameterized235' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_delay__parameterized235' (94#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_delay__parameterized236' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_delay__parameterized236' (94#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_delay__parameterized237' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_delay__parameterized237' (94#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-256] done synthesizing module 'calc__parameterized21' (94#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:10922]
INFO: [Synth 8-256] done synthesizing module 'addsub_mult_add__parameterized21' (94#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:11701]
INFO: [Synth 8-638] synthesizing module 'addsub_mult_add__parameterized22' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:11701]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_delay__parameterized238' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_delay__parameterized238' (94#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_delay__parameterized239' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_delay__parameterized239' (94#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_delay__parameterized240' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_delay__parameterized240' (94#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_delay__parameterized241' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_delay__parameterized241' (94#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-638] synthesizing module 'calc__parameterized22' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:10922]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_delay__parameterized242' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_delay__parameterized242' (94#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_delay__parameterized243' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_delay__parameterized243' (94#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_delay__parameterized244' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_delay__parameterized244' (94#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-256] done synthesizing module 'calc__parameterized22' (94#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:10922]
INFO: [Synth 8-256] done synthesizing module 'addsub_mult_add__parameterized22' (94#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:11701]
INFO: [Synth 8-638] synthesizing module 'addsub_mult_add__parameterized23' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:11701]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_delay__parameterized245' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_delay__parameterized245' (94#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_delay__parameterized246' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_delay__parameterized246' (94#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_delay__parameterized247' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_delay__parameterized247' (94#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_delay__parameterized248' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_delay__parameterized248' (94#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-638] synthesizing module 'calc__parameterized23' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:10922]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_delay__parameterized249' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_delay__parameterized249' (94#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_delay__parameterized250' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_delay__parameterized250' (94#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_delay__parameterized251' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_delay__parameterized251' (94#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-256] done synthesizing module 'calc__parameterized23' (94#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:10922]
INFO: [Synth 8-256] done synthesizing module 'addsub_mult_add__parameterized23' (94#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:11701]
INFO: [Synth 8-638] synthesizing module 'addsub_mult_add__parameterized24' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:11701]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_delay__parameterized252' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_delay__parameterized252' (94#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_delay__parameterized253' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_delay__parameterized253' (94#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_delay__parameterized254' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_delay__parameterized254' (94#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_delay__parameterized255' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_delay__parameterized255' (94#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-638] synthesizing module 'calc__parameterized24' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:10922]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_delay__parameterized256' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_delay__parameterized256' (94#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_delay__parameterized257' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_delay__parameterized257' (94#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_delay__parameterized258' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_delay__parameterized258' (94#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-256] done synthesizing module 'calc__parameterized24' (94#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:10922]
INFO: [Synth 8-256] done synthesizing module 'addsub_mult_add__parameterized24' (94#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:11701]
INFO: [Synth 8-638] synthesizing module 'addsub_mult_add__parameterized25' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:11701]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_delay__parameterized259' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_delay__parameterized259' (94#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_delay__parameterized260' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_delay__parameterized260' (94#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_delay__parameterized261' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_delay__parameterized261' (94#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_delay__parameterized262' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_delay__parameterized262' (94#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-638] synthesizing module 'calc__parameterized25' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:10922]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_delay__parameterized263' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_delay__parameterized263' (94#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_delay__parameterized264' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_delay__parameterized264' (94#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_delay__parameterized265' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_delay__parameterized265' (94#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-256] done synthesizing module 'calc__parameterized25' (94#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:10922]
INFO: [Synth 8-256] done synthesizing module 'addsub_mult_add__parameterized25' (94#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:11701]
INFO: [Synth 8-638] synthesizing module 'addsub_mult_add__parameterized26' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:11701]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_delay__parameterized266' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_delay__parameterized266' (94#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_delay__parameterized267' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_delay__parameterized267' (94#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_delay__parameterized268' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_delay__parameterized268' (94#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_delay__parameterized269' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_delay__parameterized269' (94#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-638] synthesizing module 'calc__parameterized26' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:10922]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_delay__parameterized270' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_delay__parameterized270' (94#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_delay__parameterized271' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_delay__parameterized271' (94#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_delay__parameterized272' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_delay__parameterized272' (94#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-256] done synthesizing module 'calc__parameterized26' (94#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:10922]
INFO: [Synth 8-256] done synthesizing module 'addsub_mult_add__parameterized26' (94#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:11701]
INFO: [Synth 8-638] synthesizing module 'addsub_mult_add__parameterized27' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:11701]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_delay__parameterized273' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_delay__parameterized273' (94#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_delay__parameterized274' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_delay__parameterized274' (94#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_delay__parameterized275' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_delay__parameterized275' (94#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_delay__parameterized276' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_delay__parameterized276' (94#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-638] synthesizing module 'calc__parameterized27' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:10922]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_delay__parameterized277' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_delay__parameterized277' (94#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_delay__parameterized278' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_delay__parameterized278' (94#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_delay__parameterized279' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_delay__parameterized279' (94#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-256] done synthesizing module 'calc__parameterized27' (94#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:10922]
INFO: [Synth 8-256] done synthesizing module 'addsub_mult_add__parameterized27' (94#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:11701]
INFO: [Synth 8-638] synthesizing module 'addsub_mult_add__parameterized28' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:11701]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_delay__parameterized280' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_delay__parameterized280' (94#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_delay__parameterized281' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_delay__parameterized281' (94#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_delay__parameterized282' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_delay__parameterized282' (94#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_delay__parameterized283' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_delay__parameterized283' (94#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-638] synthesizing module 'calc__parameterized28' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:10922]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_delay__parameterized284' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_delay__parameterized284' (94#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_delay__parameterized285' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_delay__parameterized285' (94#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_delay__parameterized286' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_delay__parameterized286' (94#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-256] done synthesizing module 'calc__parameterized28' (94#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:10922]
INFO: [Synth 8-256] done synthesizing module 'addsub_mult_add__parameterized28' (94#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:11701]
INFO: [Synth 8-638] synthesizing module 'addsub_mult_add__parameterized29' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:11701]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_delay__parameterized287' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_delay__parameterized287' (94#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_delay__parameterized288' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_delay__parameterized288' (94#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_delay__parameterized289' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_delay__parameterized289' (94#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_delay__parameterized290' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_delay__parameterized290' (94#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_delay__parameterized291' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_delay__parameterized291' (94#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-638] synthesizing module 'calc__parameterized29' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:10922]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_delay__parameterized292' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_delay__parameterized292' (94#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_delay__parameterized293' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_delay__parameterized293' (94#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_delay__parameterized294' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_delay__parameterized294' (94#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-256] done synthesizing module 'calc__parameterized29' (94#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:10922]
INFO: [Synth 8-256] done synthesizing module 'addsub_mult_add__parameterized29' (94#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:11701]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_delay__parameterized295' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_delay__parameterized295' (94#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:8897]
INFO: [Synth 8-3936] Found unconnected internal register 'g_parallel.g_paths[0].p_path_out_reg[0][fab]' and it is trimmed from '48' to '25' bits. [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:16992]
INFO: [Synth 8-256] done synthesizing module 'single_rate__parameterized3' (94#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:15019]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_viv__parameterized3' (94#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:59737]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2__parameterized3' (94#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2.vhd:234]
INFO: [Synth 8-256] done synthesizing module 'uub_proto2_fir_compiler_0_3' (95#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_fir_compiler_0_3/synth/uub_proto2_fir_compiler_0_3.vhd:70]
WARNING: [Synth 8-350] instance 'fir_compiler_2' of module 'uub_proto2_fir_compiler_0_3' requires 6 connections, but only 4 given [C:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/hdl/uub_proto2.v:1457]
INFO: [Synth 8-638] synthesizing module 'uub_proto2_xlconcat_0_2' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_xlconcat_0_2/synth/uub_proto2_xlconcat_0_2.v:57]
INFO: [Synth 8-638] synthesizing module 'xlconcat' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/xlconcat_v2_1/21a398c4/xlconcat.v:14]
INFO: [Synth 8-256] done synthesizing module 'xlconcat' (96#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/xlconcat_v2_1/21a398c4/xlconcat.v:14]
INFO: [Synth 8-256] done synthesizing module 'uub_proto2_xlconcat_0_2' (97#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_xlconcat_0_2/synth/uub_proto2_xlconcat_0_2.v:57]
INFO: [Synth 8-638] synthesizing module 'uub_proto2_xlconcat_0_3' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_xlconcat_0_3/synth/uub_proto2_xlconcat_0_3.v:57]
INFO: [Synth 8-256] done synthesizing module 'uub_proto2_xlconcat_0_3' (98#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_xlconcat_0_3/synth/uub_proto2_xlconcat_0_3.v:57]
INFO: [Synth 8-638] synthesizing module 'uub_proto2_xlconcat_0_4' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_xlconcat_0_4/synth/uub_proto2_xlconcat_0_4.v:57]
INFO: [Synth 8-256] done synthesizing module 'uub_proto2_xlconcat_0_4' (99#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_xlconcat_0_4/synth/uub_proto2_xlconcat_0_4.v:57]
INFO: [Synth 8-638] synthesizing module 'uub_proto2_xlconstant_0_4' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_xlconstant_0_4/sim/uub_proto2_xlconstant_0_4.v:56]
INFO: [Synth 8-638] synthesizing module 'xlconstant' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/xlconstant_v1_1/36911fd5/xlconstant.v:23]
INFO: [Synth 8-256] done synthesizing module 'xlconstant' (100#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/xlconstant_v1_1/36911fd5/xlconstant.v:23]
INFO: [Synth 8-256] done synthesizing module 'uub_proto2_xlconstant_0_4' (101#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_xlconstant_0_4/sim/uub_proto2_xlconstant_0_4.v:56]
INFO: [Synth 8-638] synthesizing module 'uub_proto2_xlconstant_1_1' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_xlconstant_1_1/sim/uub_proto2_xlconstant_1_1.v:56]
INFO: [Synth 8-638] synthesizing module 'xlconstant__parameterized0' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/xlconstant_v1_1/36911fd5/xlconstant.v:23]
INFO: [Synth 8-256] done synthesizing module 'xlconstant__parameterized0' (101#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/xlconstant_v1_1/36911fd5/xlconstant.v:23]
INFO: [Synth 8-256] done synthesizing module 'uub_proto2_xlconstant_1_1' (102#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_xlconstant_1_1/sim/uub_proto2_xlconstant_1_1.v:56]
INFO: [Synth 8-638] synthesizing module 'uub_proto2_xlconstant_1_2' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_xlconstant_1_2/sim/uub_proto2_xlconstant_1_2.v:56]
INFO: [Synth 8-256] done synthesizing module 'uub_proto2_xlconstant_1_2' (103#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_xlconstant_1_2/sim/uub_proto2_xlconstant_1_2.v:56]
INFO: [Synth 8-638] synthesizing module 'uub_proto2_xlconstant_1_3' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_xlconstant_1_3/sim/uub_proto2_xlconstant_1_3.v:56]
INFO: [Synth 8-256] done synthesizing module 'uub_proto2_xlconstant_1_3' (104#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_xlconstant_1_3/sim/uub_proto2_xlconstant_1_3.v:56]
INFO: [Synth 8-638] synthesizing module 'uub_proto2_xlslice_1_2' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_xlslice_1_2/synth/uub_proto2_xlslice_1_2.v:57]
INFO: [Synth 8-638] synthesizing module 'xlslice' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/xlslice_v1_0/d3b2a0ce/xlslice.v:12]
INFO: [Synth 8-256] done synthesizing module 'xlslice' (105#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/xlslice_v1_0/d3b2a0ce/xlslice.v:12]
INFO: [Synth 8-256] done synthesizing module 'uub_proto2_xlslice_1_2' (106#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_xlslice_1_2/synth/uub_proto2_xlslice_1_2.v:57]
INFO: [Synth 8-638] synthesizing module 'uub_proto2_xlslice_2_0' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_xlslice_2_0/synth/uub_proto2_xlslice_2_0.v:57]
INFO: [Synth 8-638] synthesizing module 'xlslice__parameterized0' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/xlslice_v1_0/d3b2a0ce/xlslice.v:12]
INFO: [Synth 8-256] done synthesizing module 'xlslice__parameterized0' (106#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/xlslice_v1_0/d3b2a0ce/xlslice.v:12]
INFO: [Synth 8-256] done synthesizing module 'uub_proto2_xlslice_2_0' (107#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_xlslice_2_0/synth/uub_proto2_xlslice_2_0.v:57]
INFO: [Synth 8-638] synthesizing module 'uub_proto2_xlslice_2_1' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_xlslice_2_1/synth/uub_proto2_xlslice_2_1.v:57]
INFO: [Synth 8-256] done synthesizing module 'uub_proto2_xlslice_2_1' (108#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_xlslice_2_1/synth/uub_proto2_xlslice_2_1.v:57]
INFO: [Synth 8-638] synthesizing module 'uub_proto2_xlslice_3_0' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_xlslice_3_0/synth/uub_proto2_xlslice_3_0.v:57]
INFO: [Synth 8-638] synthesizing module 'xlslice__parameterized1' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/xlslice_v1_0/d3b2a0ce/xlslice.v:12]
INFO: [Synth 8-256] done synthesizing module 'xlslice__parameterized1' (108#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/xlslice_v1_0/d3b2a0ce/xlslice.v:12]
INFO: [Synth 8-256] done synthesizing module 'uub_proto2_xlslice_3_0' (109#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_xlslice_3_0/synth/uub_proto2_xlslice_3_0.v:57]
INFO: [Synth 8-638] synthesizing module 'uub_proto2_xlslice_2_2' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_xlslice_2_2/synth/uub_proto2_xlslice_2_2.v:57]
INFO: [Synth 8-256] done synthesizing module 'uub_proto2_xlslice_2_2' (110#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_xlslice_2_2/synth/uub_proto2_xlslice_2_2.v:57]
INFO: [Synth 8-638] synthesizing module 'uub_proto2_xlslice_3_1' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_xlslice_3_1/synth/uub_proto2_xlslice_3_1.v:57]
INFO: [Synth 8-638] synthesizing module 'xlslice__parameterized2' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/xlslice_v1_0/d3b2a0ce/xlslice.v:12]
INFO: [Synth 8-256] done synthesizing module 'xlslice__parameterized2' (110#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/xlslice_v1_0/d3b2a0ce/xlslice.v:12]
INFO: [Synth 8-256] done synthesizing module 'uub_proto2_xlslice_3_1' (111#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_xlslice_3_1/synth/uub_proto2_xlslice_3_1.v:57]
INFO: [Synth 8-256] done synthesizing module 'filter_block_imp_IACJNA' (112#1) [C:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/hdl/uub_proto2.v:1403]
INFO: [Synth 8-638] synthesizing module 'uub_proto2_interface_uub_dfn3_0_1' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_interface_uub_dfn3_0_1/synth/uub_proto2_interface_uub_dfn3_0_1.v:56]
INFO: [Synth 8-638] synthesizing module 'interface_uub_dfn3_v1_0' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/auger.org/interface_uub_dfn3_v1_0/99e18ee6/hdl/interface_uub_dfn3_v1_0.v:4]
INFO: [Synth 8-638] synthesizing module 'interface_uub_dfn3_v1_0_S00_AXI' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/auger.org/interface_uub_dfn3_v1_0/99e18ee6/hdl/interface_uub_dfn3_v1_0_S00_AXI.v:4]
INFO: [Synth 8-638] synthesizing module 'mux1' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/auger.org/interface_uub_dfn3_v1_0/99e18ee6/hdl/interface_uub_dfn3_v1_0_S00_AXI.v:431]
INFO: [Synth 8-256] done synthesizing module 'mux1' (113#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/auger.org/interface_uub_dfn3_v1_0/99e18ee6/hdl/interface_uub_dfn3_v1_0_S00_AXI.v:431]
INFO: [Synth 8-226] default block is never used [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/auger.org/interface_uub_dfn3_v1_0/99e18ee6/hdl/interface_uub_dfn3_v1_0_S00_AXI.v:373]
INFO: [Synth 8-256] done synthesizing module 'interface_uub_dfn3_v1_0_S00_AXI' (114#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/auger.org/interface_uub_dfn3_v1_0/99e18ee6/hdl/interface_uub_dfn3_v1_0_S00_AXI.v:4]
WARNING: [Synth 8-3848] Net USB_FAULT in module/entity interface_uub_dfn3_v1_0 does not have driver. [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/auger.org/interface_uub_dfn3_v1_0/99e18ee6/hdl/interface_uub_dfn3_v1_0.v:89]
INFO: [Synth 8-256] done synthesizing module 'interface_uub_dfn3_v1_0' (115#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/auger.org/interface_uub_dfn3_v1_0/99e18ee6/hdl/interface_uub_dfn3_v1_0.v:4]
INFO: [Synth 8-256] done synthesizing module 'uub_proto2_interface_uub_dfn3_0_1' (116#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_interface_uub_dfn3_0_1/synth/uub_proto2_interface_uub_dfn3_0_1.v:56]
INFO: [Synth 8-638] synthesizing module 'trigger_memory_block_imp_1CJU8FS' [C:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/hdl/uub_proto2.v:17316]
INFO: [Synth 8-638] synthesizing module 'muon_memory_block_imp_1DWD4IW' [C:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/hdl/uub_proto2.v:12966]
INFO: [Synth 8-638] synthesizing module 'uub_proto2_axi_bram_ctrl_0_0' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_axi_bram_ctrl_0_0/synth/uub_proto2_axi_bram_ctrl_0_0.vhd:108]
INFO: [Synth 8-3491] module 'axi_bram_ctrl' declared at 'c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/3dec2f5b/hdl/vhdl/axi_bram_ctrl.vhd:123' bound to instance 'U0' of component 'axi_bram_ctrl' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_axi_bram_ctrl_0_0/synth/uub_proto2_axi_bram_ctrl_0_0.vhd:255]
INFO: [Synth 8-638] synthesizing module 'axi_bram_ctrl__parameterized5' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/3dec2f5b/hdl/vhdl/axi_bram_ctrl.vhd:292]
INFO: [Synth 8-638] synthesizing module 'axi_bram_ctrl_top__parameterized0' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/3dec2f5b/hdl/vhdl/axi_bram_ctrl_top.vhd:397]
INFO: [Synth 8-638] synthesizing module 'full_axi__parameterized0' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/3dec2f5b/hdl/vhdl/full_axi.vhd:381]
INFO: [Synth 8-638] synthesizing module 'sng_port_arb__parameterized0' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/3dec2f5b/hdl/vhdl/sng_port_arb.vhd:189]
INFO: [Synth 8-256] done synthesizing module 'sng_port_arb__parameterized0' (116#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/3dec2f5b/hdl/vhdl/sng_port_arb.vhd:189]
INFO: [Synth 8-638] synthesizing module 'wr_chnl__parameterized0' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/3dec2f5b/hdl/vhdl/wr_chnl.vhd:403]
INFO: [Synth 8-506] null port 'FaultInjectECC' ignored [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/3dec2f5b/hdl/vhdl/wr_chnl.vhd:370]
INFO: [Synth 8-638] synthesizing module 'wrap_brst__parameterized0' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/3dec2f5b/hdl/vhdl/wrap_brst.vhd:208]
INFO: [Synth 8-256] done synthesizing module 'wrap_brst__parameterized0' (116#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/3dec2f5b/hdl/vhdl/wrap_brst.vhd:208]
INFO: [Synth 8-256] done synthesizing module 'wr_chnl__parameterized0' (116#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/3dec2f5b/hdl/vhdl/wr_chnl.vhd:403]
INFO: [Synth 8-638] synthesizing module 'rd_chnl__parameterized0' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/3dec2f5b/hdl/vhdl/rd_chnl.vhd:323]
INFO: [Synth 8-638] synthesizing module 'wrap_brst__parameterized1' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/3dec2f5b/hdl/vhdl/wrap_brst.vhd:208]
INFO: [Synth 8-256] done synthesizing module 'wrap_brst__parameterized1' (116#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/3dec2f5b/hdl/vhdl/wrap_brst.vhd:208]
INFO: [Synth 8-4512] found unpartitioned construct node [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/3dec2f5b/hdl/vhdl/rd_chnl.vhd:2795]
INFO: [Synth 8-256] done synthesizing module 'rd_chnl__parameterized0' (116#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/3dec2f5b/hdl/vhdl/rd_chnl.vhd:323]
INFO: [Synth 8-256] done synthesizing module 'full_axi__parameterized0' (116#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/3dec2f5b/hdl/vhdl/full_axi.vhd:381]
INFO: [Synth 8-256] done synthesizing module 'axi_bram_ctrl_top__parameterized0' (116#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/3dec2f5b/hdl/vhdl/axi_bram_ctrl_top.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'axi_bram_ctrl__parameterized5' (116#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/3dec2f5b/hdl/vhdl/axi_bram_ctrl.vhd:292]
INFO: [Synth 8-256] done synthesizing module 'uub_proto2_axi_bram_ctrl_0_0' (117#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_axi_bram_ctrl_0_0/synth/uub_proto2_axi_bram_ctrl_0_0.vhd:108]
INFO: [Synth 8-638] synthesizing module 'uub_proto2_axi_bram_ctrl_1_0' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_axi_bram_ctrl_1_0/synth/uub_proto2_axi_bram_ctrl_1_0.vhd:108]
INFO: [Synth 8-3491] module 'axi_bram_ctrl' declared at 'c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/3dec2f5b/hdl/vhdl/axi_bram_ctrl.vhd:123' bound to instance 'U0' of component 'axi_bram_ctrl' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_axi_bram_ctrl_1_0/synth/uub_proto2_axi_bram_ctrl_1_0.vhd:255]
INFO: [Synth 8-638] synthesizing module 'axi_bram_ctrl__parameterized7' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/3dec2f5b/hdl/vhdl/axi_bram_ctrl.vhd:292]
INFO: [Synth 8-638] synthesizing module 'axi_bram_ctrl_top__parameterized1' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/3dec2f5b/hdl/vhdl/axi_bram_ctrl_top.vhd:397]
INFO: [Synth 8-638] synthesizing module 'full_axi__parameterized1' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/3dec2f5b/hdl/vhdl/full_axi.vhd:381]
INFO: [Synth 8-638] synthesizing module 'sng_port_arb__parameterized1' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/3dec2f5b/hdl/vhdl/sng_port_arb.vhd:189]
INFO: [Synth 8-256] done synthesizing module 'sng_port_arb__parameterized1' (117#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/3dec2f5b/hdl/vhdl/sng_port_arb.vhd:189]
INFO: [Synth 8-638] synthesizing module 'wr_chnl__parameterized1' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/3dec2f5b/hdl/vhdl/wr_chnl.vhd:403]
INFO: [Synth 8-506] null port 'FaultInjectECC' ignored [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/3dec2f5b/hdl/vhdl/wr_chnl.vhd:370]
INFO: [Synth 8-638] synthesizing module 'wrap_brst__parameterized2' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/3dec2f5b/hdl/vhdl/wrap_brst.vhd:208]
INFO: [Synth 8-256] done synthesizing module 'wrap_brst__parameterized2' (117#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/3dec2f5b/hdl/vhdl/wrap_brst.vhd:208]
INFO: [Synth 8-256] done synthesizing module 'wr_chnl__parameterized1' (117#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/3dec2f5b/hdl/vhdl/wr_chnl.vhd:403]
INFO: [Synth 8-638] synthesizing module 'rd_chnl__parameterized1' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/3dec2f5b/hdl/vhdl/rd_chnl.vhd:323]
INFO: [Synth 8-638] synthesizing module 'wrap_brst__parameterized3' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/3dec2f5b/hdl/vhdl/wrap_brst.vhd:208]
INFO: [Synth 8-256] done synthesizing module 'wrap_brst__parameterized3' (117#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/3dec2f5b/hdl/vhdl/wrap_brst.vhd:208]
INFO: [Synth 8-4512] found unpartitioned construct node [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/3dec2f5b/hdl/vhdl/rd_chnl.vhd:2795]
INFO: [Synth 8-256] done synthesizing module 'rd_chnl__parameterized1' (117#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/3dec2f5b/hdl/vhdl/rd_chnl.vhd:323]
INFO: [Synth 8-256] done synthesizing module 'full_axi__parameterized1' (117#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/3dec2f5b/hdl/vhdl/full_axi.vhd:381]
INFO: [Synth 8-256] done synthesizing module 'axi_bram_ctrl_top__parameterized1' (117#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/3dec2f5b/hdl/vhdl/axi_bram_ctrl_top.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'axi_bram_ctrl__parameterized7' (117#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/3dec2f5b/hdl/vhdl/axi_bram_ctrl.vhd:292]
INFO: [Synth 8-256] done synthesizing module 'uub_proto2_axi_bram_ctrl_1_0' (118#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_axi_bram_ctrl_1_0/synth/uub_proto2_axi_bram_ctrl_1_0.vhd:108]
INFO: [Synth 8-638] synthesizing module 'uub_proto2_axi_crossbar_0_2' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_axi_crossbar_0_2/synth/uub_proto2_axi_crossbar_0_2.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_axi_crossbar' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_axi_crossbar.v:54]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_crossbar' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_crossbar.v:90]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_si_transactor' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_addr_decoder' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_comparator_static' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_carry_and' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_carry_and.v:62]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_carry_and' (119#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_carry_and.v:62]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_comparator_static' (120#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_addr_decoder' (121#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_mux_enc' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_mux_enc' (122#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axic_srl_fifo' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'SRLC32E' [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:34688]
INFO: [Synth 8-256] done synthesizing module 'SRLC32E' (123#1) [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:34688]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl' (124#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axic_srl_fifo' (125#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_si_transactor' (126#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_si_transactor__parameterized0' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized0' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized0' (126#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_si_transactor__parameterized0' (126#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_splitter' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_splitter.v:72]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_splitter' (127#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_splitter.v:72]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_wdata_router' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_wdata_router.v:67]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axic_reg_srl_fifo' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:61]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:157]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axic_reg_srl_fifo' (128#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_wdata_router' (129#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_wdata_router.v:67]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_si_transactor__parameterized1' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axic_srl_fifo__parameterized0' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized0' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized0' (129#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized1' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized1' (129#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized2' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized2' (129#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized3' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized3' (129#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized4' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized4' (129#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized5' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized5' (129#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized6' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized6' (129#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized7' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized7' (129#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axic_srl_fifo__parameterized0' (129#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_si_transactor__parameterized1' (129#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_si_transactor__parameterized2' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized1' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized1' (129#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axic_srl_fifo__parameterized1' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized8' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized8' (129#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized9' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized9' (129#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized10' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized10' (129#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized11' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized11' (129#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized12' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized12' (129#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized13' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized13' (129#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized14' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized14' (129#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized15' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized15' (129#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axic_srl_fifo__parameterized1' (129#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_si_transactor__parameterized2' (129#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_wdata_router__parameterized0' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_wdata_router.v:67]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axic_reg_srl_fifo__parameterized0' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized16' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized16' (129#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:157]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axic_reg_srl_fifo__parameterized0' (129#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_wdata_router__parameterized0' (129#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_wdata_router.v:67]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_addr_decoder__parameterized0' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_addr_decoder__parameterized0' (129#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_addr_decoder__parameterized1' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_addr_decoder__parameterized1' (129#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_wdata_mux' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_wdata_mux.v:68]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axic_reg_srl_fifo__parameterized1' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized17' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized17' (129#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:157]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axic_reg_srl_fifo__parameterized1' (129#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized2' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized2' (129#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_wdata_mux' (130#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_wdata_mux.v:68]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axic_srl_fifo__parameterized2' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized18' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized18' (130#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized19' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized19' (130#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized20' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized20' (130#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized21' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized21' (130#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized22' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized22' (130#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized23' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized23' (130#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized24' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized24' (130#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized25' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized25' (130#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axic_srl_fifo__parameterized2' (130#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axi_register_slice' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_axi2vector' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_axi2vector' (131#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice' (132#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized0' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized0' (132#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized1' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized1' (132#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized2' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized2' (132#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_vector2axi' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_vector2axi' (133#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axi_register_slice' (134#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_addr_decoder__parameterized2' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_addr_decoder__parameterized2' (134#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_addr_decoder__parameterized3' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_addr_decoder__parameterized3' (134#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_wdata_mux__parameterized0' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_wdata_mux.v:68]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axic_reg_srl_fifo__parameterized2' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:61]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:157]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axic_reg_srl_fifo__parameterized2' (134#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized3' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized3' (134#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_wdata_mux__parameterized0' (134#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_wdata_mux.v:68]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axic_srl_fifo__parameterized3' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axic_srl_fifo__parameterized3' (134#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_addr_arbiter' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_addr_arbiter.v:65]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized4' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized4' (134#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized5' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized5' (134#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-3936] Found unconnected internal register 'gen_arbiter.next_rr_hot_reg' and it is trimmed from '16' to '2' bits. [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_addr_arbiter.v:276]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_addr_arbiter' (135#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_addr_arbiter.v:65]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_decerr_slave' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_decerr_slave.v:64]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_decerr_slave.v:195]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_decerr_slave' (136#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_decerr_slave.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_crossbar' (137#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_crossbar.v:90]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_axi_crossbar' (138#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_axi_crossbar.v:54]
INFO: [Synth 8-256] done synthesizing module 'uub_proto2_axi_crossbar_0_2' (139#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_axi_crossbar_0_2/synth/uub_proto2_axi_crossbar_0_2.v:57]
WARNING: [Synth 8-350] instance 'axi_crossbar_0' of module 'uub_proto2_axi_crossbar_0_2' requires 78 connections, but only 72 given [C:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/hdl/uub_proto2.v:13711]
INFO: [Synth 8-638] synthesizing module 'uub_proto2_axi_crossbar_1_1' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_axi_crossbar_1_1/synth/uub_proto2_axi_crossbar_1_1.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_axi_crossbar__parameterized0' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_axi_crossbar.v:54]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_crossbar__parameterized0' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_crossbar.v:90]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_si_transactor__parameterized3' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_addr_decoder__parameterized4' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized0' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized0' (139#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_addr_decoder__parameterized4' (139#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_si_transactor__parameterized3' (139#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_si_transactor__parameterized4' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_addr_decoder__parameterized5' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized1' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized1' (139#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_addr_decoder__parameterized5' (139#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized6' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized6' (139#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_si_transactor__parameterized4' (139#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_si_transactor__parameterized5' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_addr_decoder__parameterized6' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized2' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized2' (139#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_addr_decoder__parameterized6' (139#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axic_srl_fifo__parameterized4' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized26' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized26' (139#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized27' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized27' (139#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized28' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized28' (139#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized29' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized29' (139#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized30' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized30' (139#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized31' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized31' (139#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized32' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized32' (139#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized33' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized33' (139#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axic_srl_fifo__parameterized4' (139#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_si_transactor__parameterized5' (139#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_si_transactor__parameterized6' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_addr_decoder__parameterized7' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized3' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized3' (139#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_addr_decoder__parameterized7' (139#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized7' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized7' (139#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axic_srl_fifo__parameterized5' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized34' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized34' (139#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized35' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized35' (139#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized36' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized36' (139#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized37' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized37' (139#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized38' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized38' (139#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized39' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized39' (139#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized40' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized40' (139#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized41' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized41' (139#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axic_srl_fifo__parameterized5' (139#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_si_transactor__parameterized6' (139#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_wdata_router__parameterized1' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_wdata_router.v:67]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axic_reg_srl_fifo__parameterized3' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized42' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized42' (139#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:157]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axic_reg_srl_fifo__parameterized3' (139#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_wdata_router__parameterized1' (139#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_wdata_router.v:67]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_addr_decoder__parameterized8' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_addr_decoder__parameterized8' (139#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_addr_decoder__parameterized9' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_addr_decoder__parameterized9' (139#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axic_srl_fifo__parameterized6' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized43' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized43' (139#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized44' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized44' (139#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized45' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized45' (139#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized46' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized46' (139#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized47' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized47' (139#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized48' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized48' (139#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized49' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized49' (139#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized50' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized50' (139#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axic_srl_fifo__parameterized6' (139#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_addr_decoder__parameterized10' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_addr_decoder__parameterized10' (139#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_addr_decoder__parameterized11' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_addr_decoder__parameterized11' (139#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_wdata_mux__parameterized1' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_wdata_mux.v:68]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axic_reg_srl_fifo__parameterized4' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:61]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:157]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axic_reg_srl_fifo__parameterized4' (139#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized8' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized8' (139#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_wdata_mux__parameterized1' (139#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_wdata_mux.v:68]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axic_srl_fifo__parameterized7' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axic_srl_fifo__parameterized7' (139#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_crossbar__parameterized0' (139#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_crossbar.v:90]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_axi_crossbar__parameterized0' (139#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_axi_crossbar.v:54]
INFO: [Synth 8-256] done synthesizing module 'uub_proto2_axi_crossbar_1_1' (140#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_axi_crossbar_1_1/synth/uub_proto2_axi_crossbar_1_1.v:57]
WARNING: [Synth 8-350] instance 'axi_crossbar_1' of module 'uub_proto2_axi_crossbar_1_1' requires 78 connections, but only 72 given [C:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/hdl/uub_proto2.v:13784]
INFO: [Synth 8-638] synthesizing module 'uub_proto2_blk_mem_gen_0_0' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_blk_mem_gen_0_0/synth/uub_proto2_blk_mem_gen_0_0.vhd:78]
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_2' declared at 'c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2.vhd:123' bound to instance 'U0' of component 'blk_mem_gen_v8_2' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_blk_mem_gen_0_0/synth/uub_proto2_blk_mem_gen_0_0.vhd:243]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_2__parameterized5' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2.vhd:264]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_2_synth__parameterized0' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:193449]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_top__parameterized0' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:192416]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
INFO: [Common 17-14] Message 'Synth 8-312' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-638] synthesizing module 'blk_mem_input_block__parameterized0' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:186860]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_input_block__parameterized0' (140#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:186860]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_generic_cstr__parameterized0' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:184145]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized3' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized3' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized3' (140#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized3' (140#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized4' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized4' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized4' (140#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized4' (140#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized5' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized5' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized5' (140#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized5' (140#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized6' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized6' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized6' (140#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized6' (140#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized7' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized7' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized7' (140#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized7' (140#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized8' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized8' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized8' (140#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized8' (140#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized9' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized9' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized9' (140#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized9' (140#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized10' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized10' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized10' (140#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized10' (140#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized11' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized11' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized11' (140#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized11' (140#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized12' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized12' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized12' (140#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized12' (140#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized13' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized13' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized13' (140#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized13' (140#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized14' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized14' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized14' (140#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized14' (140#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized15' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized15' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized15' (140#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized15' (140#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized16' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized16' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized16' (140#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized16' (140#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized17' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized17' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized17' (140#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized17' (140#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized18' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized18' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized18' (140#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized18' (140#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized19' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized19' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized19' (140#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized19' (140#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized20' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized20' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized20' (140#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized20' (140#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized21' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized21' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized21' (140#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized21' (140#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized22' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized22' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized22' (140#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized22' (140#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized23' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized23' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized23' (140#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized23' (140#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized24' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized24' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized24' (140#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized24' (140#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized25' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized25' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized25' (140#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized25' (140#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized26' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized26' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized26' (140#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized26' (140#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized27' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized27' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized27' (140#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized27' (140#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized28' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized28' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized28' (140#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized28' (140#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized29' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized29' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized29' (140#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized29' (140#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized30' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized30' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized30' (140#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized30' (140#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized31' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized31' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized31' (140#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized31' (140#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized32' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized32' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized32' (140#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized32' (140#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized33' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized33' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized33' (140#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized33' (140#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized34' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized34' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized34' (140#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized34' (140#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_mux__parameterized1' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:5381]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_mux__parameterized1' (140#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:5381]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_mux__parameterized2' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:5381]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_mux__parameterized2' (140#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:5381]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_generic_cstr__parameterized0' (140#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:184145]
INFO: [Synth 8-638] synthesizing module 'blk_mem_output_block__parameterized0' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:187465]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_output_block__parameterized0' (140#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:187465]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_top__parameterized0' (140#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:192416]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_2_synth__parameterized0' (140#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:193449]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_2__parameterized5' (140#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2.vhd:264]
INFO: [Synth 8-256] done synthesizing module 'uub_proto2_blk_mem_gen_0_0' (141#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_blk_mem_gen_0_0/synth/uub_proto2_blk_mem_gen_0_0.vhd:78]
WARNING: [Synth 8-350] instance 'blk_mem_gen_0' of module 'uub_proto2_blk_mem_gen_0_0' requires 14 connections, but only 13 given [C:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/hdl/uub_proto2.v:13857]
INFO: [Synth 8-638] synthesizing module 'uub_proto2_blk_mem_gen_6_0' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_blk_mem_gen_6_0/synth/uub_proto2_blk_mem_gen_6_0.vhd:78]
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_2' declared at 'c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2.vhd:123' bound to instance 'U0' of component 'blk_mem_gen_v8_2' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_blk_mem_gen_6_0/synth/uub_proto2_blk_mem_gen_6_0.vhd:243]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_2__parameterized7' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2.vhd:264]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_2_synth__parameterized1' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:193449]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_top__parameterized1' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:192416]
INFO: [Synth 8-638] synthesizing module 'blk_mem_input_block__parameterized1' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:186860]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_input_block__parameterized1' (141#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:186860]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_generic_cstr__parameterized1' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:184145]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized35' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized35' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized35' (141#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized35' (141#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized36' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized36' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized36' (141#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized36' (141#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized37' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized37' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized37' (141#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized37' (141#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized38' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized38' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized38' (141#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized38' (141#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized39' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized39' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized39' (141#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized39' (141#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized40' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized40' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized40' (141#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized40' (141#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized41' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized41' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized41' (141#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized41' (141#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized42' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized42' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized42' (141#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized42' (141#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized43' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized43' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized43' (141#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized43' (141#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized44' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized44' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized44' (141#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized44' (141#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized45' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized45' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized45' (141#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized45' (141#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized46' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized46' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized46' (141#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized46' (141#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized47' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized47' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized47' (141#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized47' (141#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized48' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized48' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized48' (141#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized48' (141#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized49' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized49' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized49' (141#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized49' (141#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized50' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized50' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized50' (141#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized50' (141#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized51' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized51' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized51' (141#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized51' (141#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized52' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized52' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized52' (141#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized52' (141#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized53' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized53' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized53' (141#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized53' (141#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized54' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized54' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized54' (141#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized54' (141#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized55' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized55' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized55' (141#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized55' (141#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized56' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized56' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized56' (141#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized56' (141#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized57' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized57' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized57' (141#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized57' (141#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized58' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized58' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized58' (141#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized58' (141#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized59' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized59' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized59' (141#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized59' (141#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized60' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized60' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized60' (141#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized60' (141#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized61' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized61' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized61' (141#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized61' (141#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized62' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized62' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized62' (141#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized62' (141#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized63' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized63' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized63' (141#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized63' (141#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized64' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized64' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized64' (141#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized64' (141#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized65' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized65' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized65' (141#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized65' (141#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized66' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized66' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized66' (141#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized66' (141#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_mux__parameterized3' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:5381]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_mux__parameterized3' (141#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:5381]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_mux__parameterized4' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:5381]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_mux__parameterized4' (141#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:5381]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_generic_cstr__parameterized1' (141#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:184145]
INFO: [Synth 8-638] synthesizing module 'blk_mem_output_block__parameterized1' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:187465]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_output_block__parameterized1' (141#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:187465]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_top__parameterized1' (141#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:192416]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_2_synth__parameterized1' (141#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:193449]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_2__parameterized7' (141#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2.vhd:264]
INFO: [Synth 8-256] done synthesizing module 'uub_proto2_blk_mem_gen_6_0' (142#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_blk_mem_gen_6_0/synth/uub_proto2_blk_mem_gen_6_0.vhd:78]
WARNING: [Synth 8-350] instance 'blk_mem_gen_6' of module 'uub_proto2_blk_mem_gen_6_0' requires 14 connections, but only 13 given [C:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/hdl/uub_proto2.v:13871]
INFO: [Synth 8-638] synthesizing module 'uub_proto2_xlconstant_0_2' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_xlconstant_0_2/sim/uub_proto2_xlconstant_0_2.v:56]
INFO: [Synth 8-638] synthesizing module 'xlconstant__parameterized1' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/xlconstant_v1_1/36911fd5/xlconstant.v:23]
INFO: [Synth 8-256] done synthesizing module 'xlconstant__parameterized1' (142#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/xlconstant_v1_1/36911fd5/xlconstant.v:23]
INFO: [Synth 8-256] done synthesizing module 'uub_proto2_xlconstant_0_2' (143#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_xlconstant_0_2/sim/uub_proto2_xlconstant_0_2.v:56]
INFO: [Synth 8-256] done synthesizing module 'muon_memory_block_imp_1DWD4IW' (144#1) [C:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/hdl/uub_proto2.v:12966]
INFO: [Synth 8-638] synthesizing module 'uub_proto2_sde_trigger_0_0' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_sde_trigger_0_0/synth/uub_proto2_sde_trigger_0_0.v:56]
INFO: [Synth 8-638] synthesizing module 'sde_trigger' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/auger.mtu.edu/sde_trigger_v1_2/74e38104/hdl/sde_trigger.v:17]
INFO: [Synth 8-638] synthesizing module 'sde_trigger_S00_AXI' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/auger.mtu.edu/sde_trigger_v1_2/74e38104/hdl/sde_trigger_S00_AXI.v:7]
INFO: [Synth 8-638] synthesizing module 'single_bin_40mhz' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/auger.mtu.edu/sde_trigger_v1_2/74e38104/hdl/single_bin_40mhz.v:10]
INFO: [Synth 8-256] done synthesizing module 'single_bin_40mhz' (145#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/auger.mtu.edu/sde_trigger_v1_2/74e38104/hdl/single_bin_40mhz.v:10]
INFO: [Synth 8-638] synthesizing module 'muon_trigger' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/auger.mtu.edu/sde_trigger_v1_2/74e38104/hdl/muon_trigger.v:9]
INFO: [Synth 8-256] done synthesizing module 'muon_trigger' (146#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/auger.mtu.edu/sde_trigger_v1_2/74e38104/hdl/muon_trigger.v:9]
INFO: [Synth 8-638] synthesizing module 'muon_buffers' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/auger.mtu.edu/sde_trigger_v1_2/74e38104/hdl/muon_buffers.v:9]
INFO: [Synth 8-638] synthesizing module 'synchronizer_32bit' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/auger.mtu.edu/sde_trigger_v1_2/74e38104/hdl/synchronizer_32bit.v:9]
INFO: [Synth 8-638] synthesizing module 'synchronizer_1bit' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/auger.mtu.edu/sde_trigger_v1_2/74e38104/hdl/synchronizer_1bit.v:11]
INFO: [Synth 8-5534] Detected attribute (* SHREG_EXTRACT = "NO" *) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/auger.mtu.edu/sde_trigger_v1_2/74e38104/hdl/synchronizer_1bit.v:19]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/auger.mtu.edu/sde_trigger_v1_2/74e38104/hdl/synchronizer_1bit.v:19]
INFO: [Synth 8-256] done synthesizing module 'synchronizer_1bit' (147#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/auger.mtu.edu/sde_trigger_v1_2/74e38104/hdl/synchronizer_1bit.v:11]
INFO: [Synth 8-256] done synthesizing module 'synchronizer_32bit' (148#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/auger.mtu.edu/sde_trigger_v1_2/74e38104/hdl/synchronizer_32bit.v:9]
WARNING: [Synth 8-3848] Net RNUM in module/entity muon_buffers does not have driver. [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/auger.mtu.edu/sde_trigger_v1_2/74e38104/hdl/muon_buffers.v:240]
INFO: [Synth 8-256] done synthesizing module 'muon_buffers' (149#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/auger.mtu.edu/sde_trigger_v1_2/74e38104/hdl/muon_buffers.v:9]
WARNING: [Synth 8-350] instance 'muon_buffers1' of module 'muon_buffers' requires 26 connections, but only 25 given [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/auger.mtu.edu/sde_trigger_v1_2/74e38104/hdl/sde_trigger_code.vh:150]
INFO: [Synth 8-638] synthesizing module 'led_control' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/auger.mtu.edu/sde_trigger_v1_2/74e38104/hdl/led_control.v:13]
INFO: [Synth 8-256] done synthesizing module 'led_control' (150#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/auger.mtu.edu/sde_trigger_v1_2/74e38104/hdl/led_control.v:13]
WARNING: [Synth 8-4767] Trying to implement RAM 'LCL_SHWR_BUF_TRIG_IDN_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
RAM "LCL_SHWR_BUF_TRIG_IDN_reg" dissolved into registers
WARNING: [Synth 8-3848] Net MUON_TRIGGER in module/entity sde_trigger_S00_AXI does not have driver. [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/auger.mtu.edu/sde_trigger_v1_2/74e38104/hdl/sde_trigger_S00_AXI.v:54]
WARNING: [Synth 8-3848] Net SHWR_BUF_START0 in module/entity sde_trigger_S00_AXI does not have driver. [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/auger.mtu.edu/sde_trigger_v1_2/74e38104/hdl/sde_trigger_S00_AXI.v:235]
WARNING: [Synth 8-3848] Net SHWR_BUF_START1 in module/entity sde_trigger_S00_AXI does not have driver. [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/auger.mtu.edu/sde_trigger_v1_2/74e38104/hdl/sde_trigger_S00_AXI.v:236]
WARNING: [Synth 8-3848] Net SHWR_BUF_START2 in module/entity sde_trigger_S00_AXI does not have driver. [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/auger.mtu.edu/sde_trigger_v1_2/74e38104/hdl/sde_trigger_S00_AXI.v:237]
WARNING: [Synth 8-3848] Net SHWR_BUF_START3 in module/entity sde_trigger_S00_AXI does not have driver. [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/auger.mtu.edu/sde_trigger_v1_2/74e38104/hdl/sde_trigger_S00_AXI.v:238]
INFO: [Synth 8-256] done synthesizing module 'sde_trigger_S00_AXI' (151#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/auger.mtu.edu/sde_trigger_v1_2/74e38104/hdl/sde_trigger_S00_AXI.v:7]
INFO: [Synth 8-638] synthesizing module 'sde_trigger_S_AXI_INTR' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/auger.mtu.edu/sde_trigger_v1_2/74e38104/hdl/sde_trigger_S_AXI_INTR.v:9]
INFO: [Synth 8-256] done synthesizing module 'sde_trigger_S_AXI_INTR' (152#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/auger.mtu.edu/sde_trigger_v1_2/74e38104/hdl/sde_trigger_S_AXI_INTR.v:9]
INFO: [Synth 8-256] done synthesizing module 'sde_trigger' (153#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/auger.mtu.edu/sde_trigger_v1_2/74e38104/hdl/sde_trigger.v:17]
INFO: [Synth 8-256] done synthesizing module 'uub_proto2_sde_trigger_0_0' (154#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_sde_trigger_0_0/synth/uub_proto2_sde_trigger_0_0.v:56]
INFO: [Synth 8-638] synthesizing module 'shower_memory_block_imp_67HOO3' [C:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/hdl/uub_proto2.v:15062]
INFO: [Synth 8-638] synthesizing module 'uub_proto2_axi_bram_ctrl_2_0' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_axi_bram_ctrl_2_0/synth/uub_proto2_axi_bram_ctrl_2_0.vhd:108]
INFO: [Synth 8-3491] module 'axi_bram_ctrl' declared at 'c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/3dec2f5b/hdl/vhdl/axi_bram_ctrl.vhd:123' bound to instance 'U0' of component 'axi_bram_ctrl' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_axi_bram_ctrl_2_0/synth/uub_proto2_axi_bram_ctrl_2_0.vhd:255]
INFO: [Synth 8-638] synthesizing module 'axi_bram_ctrl__parameterized9' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/3dec2f5b/hdl/vhdl/axi_bram_ctrl.vhd:292]
INFO: [Synth 8-638] synthesizing module 'axi_bram_ctrl_top__parameterized2' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/3dec2f5b/hdl/vhdl/axi_bram_ctrl_top.vhd:397]
INFO: [Synth 8-638] synthesizing module 'full_axi__parameterized2' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/3dec2f5b/hdl/vhdl/full_axi.vhd:381]
INFO: [Synth 8-638] synthesizing module 'sng_port_arb__parameterized2' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/3dec2f5b/hdl/vhdl/sng_port_arb.vhd:189]
INFO: [Synth 8-256] done synthesizing module 'sng_port_arb__parameterized2' (154#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/3dec2f5b/hdl/vhdl/sng_port_arb.vhd:189]
INFO: [Synth 8-638] synthesizing module 'wr_chnl__parameterized2' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/3dec2f5b/hdl/vhdl/wr_chnl.vhd:403]
INFO: [Synth 8-506] null port 'FaultInjectECC' ignored [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/3dec2f5b/hdl/vhdl/wr_chnl.vhd:370]
INFO: [Synth 8-638] synthesizing module 'wrap_brst__parameterized4' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/3dec2f5b/hdl/vhdl/wrap_brst.vhd:208]
INFO: [Synth 8-256] done synthesizing module 'wrap_brst__parameterized4' (154#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/3dec2f5b/hdl/vhdl/wrap_brst.vhd:208]
INFO: [Synth 8-256] done synthesizing module 'wr_chnl__parameterized2' (154#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/3dec2f5b/hdl/vhdl/wr_chnl.vhd:403]
INFO: [Synth 8-638] synthesizing module 'rd_chnl__parameterized2' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/3dec2f5b/hdl/vhdl/rd_chnl.vhd:323]
INFO: [Synth 8-638] synthesizing module 'wrap_brst__parameterized5' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/3dec2f5b/hdl/vhdl/wrap_brst.vhd:208]
INFO: [Synth 8-256] done synthesizing module 'wrap_brst__parameterized5' (154#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/3dec2f5b/hdl/vhdl/wrap_brst.vhd:208]
INFO: [Synth 8-4512] found unpartitioned construct node [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/3dec2f5b/hdl/vhdl/rd_chnl.vhd:2795]
INFO: [Synth 8-256] done synthesizing module 'rd_chnl__parameterized2' (154#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/3dec2f5b/hdl/vhdl/rd_chnl.vhd:323]
INFO: [Synth 8-256] done synthesizing module 'full_axi__parameterized2' (154#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/3dec2f5b/hdl/vhdl/full_axi.vhd:381]
INFO: [Synth 8-256] done synthesizing module 'axi_bram_ctrl_top__parameterized2' (154#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/3dec2f5b/hdl/vhdl/axi_bram_ctrl_top.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'axi_bram_ctrl__parameterized9' (154#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/3dec2f5b/hdl/vhdl/axi_bram_ctrl.vhd:292]
INFO: [Synth 8-256] done synthesizing module 'uub_proto2_axi_bram_ctrl_2_0' (155#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_axi_bram_ctrl_2_0/synth/uub_proto2_axi_bram_ctrl_2_0.vhd:108]
INFO: [Synth 8-638] synthesizing module 'uub_proto2_axi_bram_ctrl_3_0' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_axi_bram_ctrl_3_0/synth/uub_proto2_axi_bram_ctrl_3_0.vhd:108]
INFO: [Synth 8-3491] module 'axi_bram_ctrl' declared at 'c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/3dec2f5b/hdl/vhdl/axi_bram_ctrl.vhd:123' bound to instance 'U0' of component 'axi_bram_ctrl' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_axi_bram_ctrl_3_0/synth/uub_proto2_axi_bram_ctrl_3_0.vhd:255]
INFO: [Synth 8-638] synthesizing module 'axi_bram_ctrl__parameterized11' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/3dec2f5b/hdl/vhdl/axi_bram_ctrl.vhd:292]
INFO: [Synth 8-638] synthesizing module 'axi_bram_ctrl_top__parameterized3' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/3dec2f5b/hdl/vhdl/axi_bram_ctrl_top.vhd:397]
INFO: [Synth 8-638] synthesizing module 'full_axi__parameterized3' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/3dec2f5b/hdl/vhdl/full_axi.vhd:381]
INFO: [Synth 8-638] synthesizing module 'sng_port_arb__parameterized3' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/3dec2f5b/hdl/vhdl/sng_port_arb.vhd:189]
INFO: [Synth 8-256] done synthesizing module 'sng_port_arb__parameterized3' (155#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/3dec2f5b/hdl/vhdl/sng_port_arb.vhd:189]
INFO: [Synth 8-638] synthesizing module 'wr_chnl__parameterized3' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/3dec2f5b/hdl/vhdl/wr_chnl.vhd:403]
INFO: [Synth 8-506] null port 'FaultInjectECC' ignored [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/3dec2f5b/hdl/vhdl/wr_chnl.vhd:370]
INFO: [Synth 8-638] synthesizing module 'wrap_brst__parameterized6' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/3dec2f5b/hdl/vhdl/wrap_brst.vhd:208]
INFO: [Synth 8-256] done synthesizing module 'wrap_brst__parameterized6' (155#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/3dec2f5b/hdl/vhdl/wrap_brst.vhd:208]
INFO: [Synth 8-256] done synthesizing module 'wr_chnl__parameterized3' (155#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/3dec2f5b/hdl/vhdl/wr_chnl.vhd:403]
INFO: [Synth 8-638] synthesizing module 'rd_chnl__parameterized3' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/3dec2f5b/hdl/vhdl/rd_chnl.vhd:323]
INFO: [Synth 8-638] synthesizing module 'wrap_brst__parameterized7' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/3dec2f5b/hdl/vhdl/wrap_brst.vhd:208]
INFO: [Synth 8-256] done synthesizing module 'wrap_brst__parameterized7' (155#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/3dec2f5b/hdl/vhdl/wrap_brst.vhd:208]
INFO: [Synth 8-4512] found unpartitioned construct node [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/3dec2f5b/hdl/vhdl/rd_chnl.vhd:2795]
INFO: [Synth 8-256] done synthesizing module 'rd_chnl__parameterized3' (155#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/3dec2f5b/hdl/vhdl/rd_chnl.vhd:323]
INFO: [Synth 8-256] done synthesizing module 'full_axi__parameterized3' (155#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/3dec2f5b/hdl/vhdl/full_axi.vhd:381]
INFO: [Synth 8-256] done synthesizing module 'axi_bram_ctrl_top__parameterized3' (155#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/3dec2f5b/hdl/vhdl/axi_bram_ctrl_top.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'axi_bram_ctrl__parameterized11' (155#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/3dec2f5b/hdl/vhdl/axi_bram_ctrl.vhd:292]
INFO: [Synth 8-256] done synthesizing module 'uub_proto2_axi_bram_ctrl_3_0' (156#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_axi_bram_ctrl_3_0/synth/uub_proto2_axi_bram_ctrl_3_0.vhd:108]
INFO: [Synth 8-638] synthesizing module 'uub_proto2_axi_bram_ctrl_4_0' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_axi_bram_ctrl_4_0/synth/uub_proto2_axi_bram_ctrl_4_0.vhd:108]
INFO: [Synth 8-3491] module 'axi_bram_ctrl' declared at 'c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/3dec2f5b/hdl/vhdl/axi_bram_ctrl.vhd:123' bound to instance 'U0' of component 'axi_bram_ctrl' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_axi_bram_ctrl_4_0/synth/uub_proto2_axi_bram_ctrl_4_0.vhd:255]
INFO: [Synth 8-638] synthesizing module 'axi_bram_ctrl__parameterized13' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/3dec2f5b/hdl/vhdl/axi_bram_ctrl.vhd:292]
INFO: [Synth 8-638] synthesizing module 'axi_bram_ctrl_top__parameterized4' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/3dec2f5b/hdl/vhdl/axi_bram_ctrl_top.vhd:397]
INFO: [Synth 8-638] synthesizing module 'full_axi__parameterized4' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/3dec2f5b/hdl/vhdl/full_axi.vhd:381]
INFO: [Synth 8-638] synthesizing module 'sng_port_arb__parameterized4' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/3dec2f5b/hdl/vhdl/sng_port_arb.vhd:189]
INFO: [Synth 8-256] done synthesizing module 'sng_port_arb__parameterized4' (156#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/3dec2f5b/hdl/vhdl/sng_port_arb.vhd:189]
INFO: [Synth 8-638] synthesizing module 'wr_chnl__parameterized4' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/3dec2f5b/hdl/vhdl/wr_chnl.vhd:403]
INFO: [Synth 8-506] null port 'FaultInjectECC' ignored [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/3dec2f5b/hdl/vhdl/wr_chnl.vhd:370]
INFO: [Common 17-14] Message 'Synth 8-506' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-638] synthesizing module 'wrap_brst__parameterized8' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/3dec2f5b/hdl/vhdl/wrap_brst.vhd:208]
INFO: [Synth 8-256] done synthesizing module 'wrap_brst__parameterized8' (156#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/3dec2f5b/hdl/vhdl/wrap_brst.vhd:208]
INFO: [Synth 8-256] done synthesizing module 'wr_chnl__parameterized4' (156#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/3dec2f5b/hdl/vhdl/wr_chnl.vhd:403]
INFO: [Synth 8-638] synthesizing module 'rd_chnl__parameterized4' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/3dec2f5b/hdl/vhdl/rd_chnl.vhd:323]
INFO: [Synth 8-638] synthesizing module 'wrap_brst__parameterized9' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/3dec2f5b/hdl/vhdl/wrap_brst.vhd:208]
INFO: [Synth 8-256] done synthesizing module 'wrap_brst__parameterized9' (156#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/3dec2f5b/hdl/vhdl/wrap_brst.vhd:208]
INFO: [Synth 8-4512] found unpartitioned construct node [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/3dec2f5b/hdl/vhdl/rd_chnl.vhd:2795]
INFO: [Synth 8-256] done synthesizing module 'rd_chnl__parameterized4' (156#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/3dec2f5b/hdl/vhdl/rd_chnl.vhd:323]
INFO: [Synth 8-256] done synthesizing module 'full_axi__parameterized4' (156#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/3dec2f5b/hdl/vhdl/full_axi.vhd:381]
INFO: [Synth 8-256] done synthesizing module 'axi_bram_ctrl_top__parameterized4' (156#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/3dec2f5b/hdl/vhdl/axi_bram_ctrl_top.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'axi_bram_ctrl__parameterized13' (156#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/3dec2f5b/hdl/vhdl/axi_bram_ctrl.vhd:292]
INFO: [Synth 8-256] done synthesizing module 'uub_proto2_axi_bram_ctrl_4_0' (157#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_axi_bram_ctrl_4_0/synth/uub_proto2_axi_bram_ctrl_4_0.vhd:108]
INFO: [Synth 8-638] synthesizing module 'uub_proto2_axi_bram_ctrl_5_0' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_axi_bram_ctrl_5_0/synth/uub_proto2_axi_bram_ctrl_5_0.vhd:108]
INFO: [Synth 8-3491] module 'axi_bram_ctrl' declared at 'c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/3dec2f5b/hdl/vhdl/axi_bram_ctrl.vhd:123' bound to instance 'U0' of component 'axi_bram_ctrl' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_axi_bram_ctrl_5_0/synth/uub_proto2_axi_bram_ctrl_5_0.vhd:255]
INFO: [Synth 8-638] synthesizing module 'axi_bram_ctrl__parameterized15' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/3dec2f5b/hdl/vhdl/axi_bram_ctrl.vhd:292]
INFO: [Synth 8-638] synthesizing module 'axi_bram_ctrl_top__parameterized5' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/3dec2f5b/hdl/vhdl/axi_bram_ctrl_top.vhd:397]
INFO: [Synth 8-638] synthesizing module 'full_axi__parameterized5' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/3dec2f5b/hdl/vhdl/full_axi.vhd:381]
INFO: [Synth 8-638] synthesizing module 'sng_port_arb__parameterized5' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/3dec2f5b/hdl/vhdl/sng_port_arb.vhd:189]
INFO: [Synth 8-256] done synthesizing module 'sng_port_arb__parameterized5' (157#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/3dec2f5b/hdl/vhdl/sng_port_arb.vhd:189]
INFO: [Synth 8-638] synthesizing module 'wr_chnl__parameterized5' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/3dec2f5b/hdl/vhdl/wr_chnl.vhd:403]
INFO: [Synth 8-638] synthesizing module 'wrap_brst__parameterized10' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/3dec2f5b/hdl/vhdl/wrap_brst.vhd:208]
INFO: [Synth 8-256] done synthesizing module 'wrap_brst__parameterized10' (157#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/3dec2f5b/hdl/vhdl/wrap_brst.vhd:208]
INFO: [Synth 8-256] done synthesizing module 'wr_chnl__parameterized5' (157#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/3dec2f5b/hdl/vhdl/wr_chnl.vhd:403]
INFO: [Synth 8-638] synthesizing module 'rd_chnl__parameterized5' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/3dec2f5b/hdl/vhdl/rd_chnl.vhd:323]
INFO: [Synth 8-638] synthesizing module 'wrap_brst__parameterized11' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/3dec2f5b/hdl/vhdl/wrap_brst.vhd:208]
INFO: [Synth 8-256] done synthesizing module 'wrap_brst__parameterized11' (157#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/3dec2f5b/hdl/vhdl/wrap_brst.vhd:208]
INFO: [Synth 8-4512] found unpartitioned construct node [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/3dec2f5b/hdl/vhdl/rd_chnl.vhd:2795]
INFO: [Synth 8-256] done synthesizing module 'rd_chnl__parameterized5' (157#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/3dec2f5b/hdl/vhdl/rd_chnl.vhd:323]
INFO: [Synth 8-256] done synthesizing module 'full_axi__parameterized5' (157#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/3dec2f5b/hdl/vhdl/full_axi.vhd:381]
INFO: [Synth 8-256] done synthesizing module 'axi_bram_ctrl_top__parameterized5' (157#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/3dec2f5b/hdl/vhdl/axi_bram_ctrl_top.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'axi_bram_ctrl__parameterized15' (157#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/3dec2f5b/hdl/vhdl/axi_bram_ctrl.vhd:292]
INFO: [Synth 8-256] done synthesizing module 'uub_proto2_axi_bram_ctrl_5_0' (158#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_axi_bram_ctrl_5_0/synth/uub_proto2_axi_bram_ctrl_5_0.vhd:108]
INFO: [Synth 8-638] synthesizing module 'uub_proto2_axi_bram_ctrl_6_0' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_axi_bram_ctrl_6_0/synth/uub_proto2_axi_bram_ctrl_6_0.vhd:108]
INFO: [Synth 8-3491] module 'axi_bram_ctrl' declared at 'c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/3dec2f5b/hdl/vhdl/axi_bram_ctrl.vhd:123' bound to instance 'U0' of component 'axi_bram_ctrl' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_axi_bram_ctrl_6_0/synth/uub_proto2_axi_bram_ctrl_6_0.vhd:255]
INFO: [Synth 8-638] synthesizing module 'axi_bram_ctrl__parameterized17' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/3dec2f5b/hdl/vhdl/axi_bram_ctrl.vhd:292]
INFO: [Synth 8-638] synthesizing module 'axi_bram_ctrl_top__parameterized6' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/3dec2f5b/hdl/vhdl/axi_bram_ctrl_top.vhd:397]
INFO: [Synth 8-638] synthesizing module 'full_axi__parameterized6' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/3dec2f5b/hdl/vhdl/full_axi.vhd:381]
INFO: [Synth 8-638] synthesizing module 'sng_port_arb__parameterized6' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/3dec2f5b/hdl/vhdl/sng_port_arb.vhd:189]
INFO: [Synth 8-256] done synthesizing module 'sng_port_arb__parameterized6' (158#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/3dec2f5b/hdl/vhdl/sng_port_arb.vhd:189]
INFO: [Synth 8-638] synthesizing module 'wr_chnl__parameterized6' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/3dec2f5b/hdl/vhdl/wr_chnl.vhd:403]
INFO: [Synth 8-638] synthesizing module 'wrap_brst__parameterized12' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/3dec2f5b/hdl/vhdl/wrap_brst.vhd:208]
INFO: [Synth 8-256] done synthesizing module 'wrap_brst__parameterized12' (158#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/3dec2f5b/hdl/vhdl/wrap_brst.vhd:208]
INFO: [Synth 8-256] done synthesizing module 'wr_chnl__parameterized6' (158#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/3dec2f5b/hdl/vhdl/wr_chnl.vhd:403]
INFO: [Synth 8-638] synthesizing module 'rd_chnl__parameterized6' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/3dec2f5b/hdl/vhdl/rd_chnl.vhd:323]
INFO: [Synth 8-638] synthesizing module 'wrap_brst__parameterized13' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/3dec2f5b/hdl/vhdl/wrap_brst.vhd:208]
INFO: [Synth 8-256] done synthesizing module 'wrap_brst__parameterized13' (158#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/3dec2f5b/hdl/vhdl/wrap_brst.vhd:208]
INFO: [Synth 8-4512] found unpartitioned construct node [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/3dec2f5b/hdl/vhdl/rd_chnl.vhd:2795]
INFO: [Synth 8-256] done synthesizing module 'rd_chnl__parameterized6' (158#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/3dec2f5b/hdl/vhdl/rd_chnl.vhd:323]
INFO: [Synth 8-256] done synthesizing module 'full_axi__parameterized6' (158#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/3dec2f5b/hdl/vhdl/full_axi.vhd:381]
INFO: [Synth 8-256] done synthesizing module 'axi_bram_ctrl_top__parameterized6' (158#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/3dec2f5b/hdl/vhdl/axi_bram_ctrl_top.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'axi_bram_ctrl__parameterized17' (158#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/3dec2f5b/hdl/vhdl/axi_bram_ctrl.vhd:292]
INFO: [Synth 8-256] done synthesizing module 'uub_proto2_axi_bram_ctrl_6_0' (159#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_axi_bram_ctrl_6_0/synth/uub_proto2_axi_bram_ctrl_6_0.vhd:108]
INFO: [Synth 8-638] synthesizing module 'uub_proto2_axi_crossbar_0_1' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_axi_crossbar_0_1/synth/uub_proto2_axi_crossbar_0_1.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_axi_crossbar__parameterized1' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_axi_crossbar.v:54]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_crossbar__parameterized1' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_crossbar.v:90]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_si_transactor__parameterized7' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_addr_decoder__parameterized12' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized4' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized4' (159#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_addr_decoder__parameterized12' (159#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_si_transactor__parameterized7' (159#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_si_transactor__parameterized8' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_addr_decoder__parameterized13' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized5' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized5' (159#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_addr_decoder__parameterized13' (159#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized9' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized9' (159#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_si_transactor__parameterized8' (159#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_si_transactor__parameterized9' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_addr_decoder__parameterized14' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized6' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized6' (159#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_addr_decoder__parameterized14' (159#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axic_srl_fifo__parameterized8' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized51' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized51' (159#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized52' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized52' (159#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized53' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized53' (159#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized54' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized54' (159#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized55' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized55' (159#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized56' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized56' (159#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized57' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized57' (159#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized58' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized58' (159#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axic_srl_fifo__parameterized8' (159#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_si_transactor__parameterized9' (159#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_si_transactor__parameterized10' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_addr_decoder__parameterized15' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized7' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized7' (159#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_addr_decoder__parameterized15' (159#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized10' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized10' (159#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axic_srl_fifo__parameterized9' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized59' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized59' (159#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized60' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized60' (159#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized61' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized61' (159#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized62' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized62' (159#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized63' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized63' (159#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized64' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized64' (159#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized65' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized65' (159#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized66' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized66' (159#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axic_srl_fifo__parameterized9' (159#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_si_transactor__parameterized10' (159#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_wdata_router__parameterized2' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_wdata_router.v:67]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axic_reg_srl_fifo__parameterized5' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized67' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized67' (159#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:157]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axic_reg_srl_fifo__parameterized5' (159#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_wdata_router__parameterized2' (159#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_wdata_router.v:67]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_addr_decoder__parameterized16' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_addr_decoder__parameterized16' (159#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_addr_decoder__parameterized17' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_addr_decoder__parameterized17' (159#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axic_srl_fifo__parameterized10' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized68' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized68' (159#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized69' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized69' (159#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized70' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized70' (159#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized71' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized71' (159#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized72' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized72' (159#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized73' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized73' (159#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized74' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized74' (159#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized75' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized75' (159#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axic_srl_fifo__parameterized10' (159#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_addr_decoder__parameterized18' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_addr_decoder__parameterized18' (159#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_addr_decoder__parameterized19' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_addr_decoder__parameterized19' (159#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_wdata_mux__parameterized2' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_wdata_mux.v:68]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axic_reg_srl_fifo__parameterized6' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:61]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:157]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axic_reg_srl_fifo__parameterized6' (159#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized11' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized11' (159#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_wdata_mux__parameterized2' (159#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_wdata_mux.v:68]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axic_srl_fifo__parameterized11' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axic_srl_fifo__parameterized11' (159#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_crossbar__parameterized1' (159#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_crossbar.v:90]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_axi_crossbar__parameterized1' (159#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_axi_crossbar.v:54]
INFO: [Synth 8-256] done synthesizing module 'uub_proto2_axi_crossbar_0_1' (160#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_axi_crossbar_0_1/synth/uub_proto2_axi_crossbar_0_1.v:57]
WARNING: [Synth 8-350] instance 'axi_crossbar_0' of module 'uub_proto2_axi_crossbar_0_1' requires 78 connections, but only 72 given [C:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/hdl/uub_proto2.v:16875]
INFO: [Synth 8-638] synthesizing module 'uub_proto2_axi_crossbar_0_0' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_axi_crossbar_0_0/synth/uub_proto2_axi_crossbar_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_axi_crossbar__parameterized2' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_axi_crossbar.v:54]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_crossbar__parameterized2' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_crossbar.v:90]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_si_transactor__parameterized11' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_addr_decoder__parameterized20' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized8' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized8' (160#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_addr_decoder__parameterized20' (160#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_si_transactor__parameterized11' (160#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_si_transactor__parameterized12' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_addr_decoder__parameterized21' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized9' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized9' (160#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_addr_decoder__parameterized21' (160#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized12' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized12' (160#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_si_transactor__parameterized12' (160#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_si_transactor__parameterized13' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_addr_decoder__parameterized22' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized10' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized10' (160#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_addr_decoder__parameterized22' (160#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axic_srl_fifo__parameterized12' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized76' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized76' (160#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized77' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized77' (160#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized78' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized78' (160#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized79' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized79' (160#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized80' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized80' (160#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized81' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized81' (160#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized82' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized82' (160#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized83' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized83' (160#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axic_srl_fifo__parameterized12' (160#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_si_transactor__parameterized13' (160#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_si_transactor__parameterized14' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_addr_decoder__parameterized23' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized11' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized11' (160#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_addr_decoder__parameterized23' (160#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized13' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized13' (160#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axic_srl_fifo__parameterized13' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized84' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized84' (160#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized85' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized85' (160#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized86' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized86' (160#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized87' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized87' (160#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized88' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized88' (160#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized89' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized89' (160#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized90' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized90' (160#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized91' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized91' (160#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axic_srl_fifo__parameterized13' (160#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_si_transactor__parameterized14' (160#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_wdata_router__parameterized3' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_wdata_router.v:67]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axic_reg_srl_fifo__parameterized7' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized92' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized92' (160#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:157]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axic_reg_srl_fifo__parameterized7' (160#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_wdata_router__parameterized3' (160#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_wdata_router.v:67]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_addr_decoder__parameterized24' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_addr_decoder__parameterized24' (160#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_addr_decoder__parameterized25' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_addr_decoder__parameterized25' (160#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axic_srl_fifo__parameterized14' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized93' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized93' (160#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized94' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized94' (160#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized95' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized95' (160#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized96' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized96' (160#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized97' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized97' (160#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized98' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized98' (160#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized99' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized99' (160#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized100' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized100' (160#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axic_srl_fifo__parameterized14' (160#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_addr_decoder__parameterized26' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_addr_decoder__parameterized26' (160#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_addr_decoder__parameterized27' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_addr_decoder__parameterized27' (160#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_wdata_mux__parameterized3' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_wdata_mux.v:68]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axic_reg_srl_fifo__parameterized8' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:61]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:157]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axic_reg_srl_fifo__parameterized8' (160#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized14' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized14' (160#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_wdata_mux__parameterized3' (160#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_wdata_mux.v:68]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axic_srl_fifo__parameterized15' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axic_srl_fifo__parameterized15' (160#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_crossbar__parameterized2' (160#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_crossbar.v:90]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_axi_crossbar__parameterized2' (160#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_axi_crossbar.v:54]
INFO: [Synth 8-256] done synthesizing module 'uub_proto2_axi_crossbar_0_0' (161#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_axi_crossbar_0_0/synth/uub_proto2_axi_crossbar_0_0.v:57]
WARNING: [Synth 8-350] instance 'axi_crossbar_1' of module 'uub_proto2_axi_crossbar_0_0' requires 78 connections, but only 72 given [C:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/hdl/uub_proto2.v:16948]
INFO: [Synth 8-638] synthesizing module 'uub_proto2_axi_crossbar_1_0' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_axi_crossbar_1_0/synth/uub_proto2_axi_crossbar_1_0.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_axi_crossbar__parameterized3' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_axi_crossbar.v:54]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_crossbar__parameterized3' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_crossbar.v:90]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_si_transactor__parameterized15' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_addr_decoder__parameterized28' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized12' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized12' (161#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_addr_decoder__parameterized28' (161#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_si_transactor__parameterized15' (161#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_si_transactor__parameterized16' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_addr_decoder__parameterized29' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized13' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized13' (161#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_addr_decoder__parameterized29' (161#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized15' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized15' (161#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_si_transactor__parameterized16' (161#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_si_transactor__parameterized17' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_addr_decoder__parameterized30' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized14' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized14' (161#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_addr_decoder__parameterized30' (161#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axic_srl_fifo__parameterized16' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized101' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized101' (161#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized102' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized102' (161#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized103' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized103' (161#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized104' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized104' (161#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized105' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized105' (161#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized106' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized106' (161#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized107' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized107' (161#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized108' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized108' (161#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axic_srl_fifo__parameterized16' (161#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_si_transactor__parameterized17' (161#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_si_transactor__parameterized18' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_addr_decoder__parameterized31' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized15' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized15' (161#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_addr_decoder__parameterized31' (161#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized16' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized16' (161#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axic_srl_fifo__parameterized17' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized109' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized109' (161#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized110' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized110' (161#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized111' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized111' (161#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized112' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized112' (161#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized113' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized113' (161#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized114' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized114' (161#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized115' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized115' (161#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized116' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized116' (161#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axic_srl_fifo__parameterized17' (161#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_si_transactor__parameterized18' (161#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_wdata_router__parameterized4' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_wdata_router.v:67]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axic_reg_srl_fifo__parameterized9' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized117' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized117' (161#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:157]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axic_reg_srl_fifo__parameterized9' (161#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_wdata_router__parameterized4' (161#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_wdata_router.v:67]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_addr_decoder__parameterized32' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_addr_decoder__parameterized32' (161#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_addr_decoder__parameterized33' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_addr_decoder__parameterized33' (161#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axic_srl_fifo__parameterized18' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized118' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized118' (161#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized119' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized119' (161#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized120' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized120' (161#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized121' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized121' (161#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized122' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized122' (161#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized123' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized123' (161#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized124' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized124' (161#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized125' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized125' (161#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axic_srl_fifo__parameterized18' (161#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_addr_decoder__parameterized34' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_addr_decoder__parameterized34' (161#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_addr_decoder__parameterized35' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_addr_decoder__parameterized35' (161#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_wdata_mux__parameterized4' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_wdata_mux.v:68]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axic_reg_srl_fifo__parameterized10' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:61]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:157]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axic_reg_srl_fifo__parameterized10' (161#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized17' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized17' (161#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_wdata_mux__parameterized4' (161#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_wdata_mux.v:68]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axic_srl_fifo__parameterized19' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axic_srl_fifo__parameterized19' (161#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_crossbar__parameterized3' (161#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_crossbar.v:90]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_axi_crossbar__parameterized3' (161#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_axi_crossbar.v:54]
INFO: [Synth 8-256] done synthesizing module 'uub_proto2_axi_crossbar_1_0' (162#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_axi_crossbar_1_0/synth/uub_proto2_axi_crossbar_1_0.v:57]
WARNING: [Synth 8-350] instance 'axi_crossbar_2' of module 'uub_proto2_axi_crossbar_1_0' requires 78 connections, but only 72 given [C:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/hdl/uub_proto2.v:17021]
INFO: [Synth 8-638] synthesizing module 'uub_proto2_axi_crossbar_2_0' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_axi_crossbar_2_0/synth/uub_proto2_axi_crossbar_2_0.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_axi_crossbar__parameterized4' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_axi_crossbar.v:54]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_crossbar__parameterized4' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_crossbar.v:90]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_si_transactor__parameterized19' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_addr_decoder__parameterized36' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized16' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized16' (162#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_addr_decoder__parameterized36' (162#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_si_transactor__parameterized19' (162#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_si_transactor__parameterized20' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_addr_decoder__parameterized37' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized17' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized17' (162#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_addr_decoder__parameterized37' (162#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized18' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized18' (162#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_si_transactor__parameterized20' (162#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_si_transactor__parameterized21' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_addr_decoder__parameterized38' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized18' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized18' (162#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_addr_decoder__parameterized38' (162#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axic_srl_fifo__parameterized20' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized126' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized126' (162#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized127' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized127' (162#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized128' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized128' (162#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized129' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized129' (162#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized130' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized130' (162#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized131' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized131' (162#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized132' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized132' (162#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized133' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized133' (162#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axic_srl_fifo__parameterized20' (162#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_si_transactor__parameterized21' (162#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_si_transactor__parameterized22' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_addr_decoder__parameterized39' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized19' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized19' (162#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_addr_decoder__parameterized39' (162#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized19' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized19' (162#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axic_srl_fifo__parameterized21' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized134' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized134' (162#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized135' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized135' (162#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized136' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized136' (162#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized137' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized137' (162#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized138' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized138' (162#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized139' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized139' (162#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized140' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized140' (162#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized141' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized141' (162#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axic_srl_fifo__parameterized21' (162#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_si_transactor__parameterized22' (162#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_wdata_router__parameterized5' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_wdata_router.v:67]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axic_reg_srl_fifo__parameterized11' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized142' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized142' (162#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:157]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axic_reg_srl_fifo__parameterized11' (162#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_wdata_router__parameterized5' (162#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_wdata_router.v:67]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_addr_decoder__parameterized40' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_addr_decoder__parameterized40' (162#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_addr_decoder__parameterized41' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_addr_decoder__parameterized41' (162#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axic_srl_fifo__parameterized22' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized143' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized143' (162#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized144' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized144' (162#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized145' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized145' (162#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized146' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized146' (162#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized147' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized147' (162#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized148' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized148' (162#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized149' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized149' (162#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized150' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized150' (162#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axic_srl_fifo__parameterized22' (162#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_addr_decoder__parameterized42' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_addr_decoder__parameterized42' (162#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_addr_decoder__parameterized43' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_addr_decoder__parameterized43' (162#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_wdata_mux__parameterized5' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_wdata_mux.v:68]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axic_reg_srl_fifo__parameterized12' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:61]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:157]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axic_reg_srl_fifo__parameterized12' (162#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized20' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized20' (162#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_wdata_mux__parameterized5' (162#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_wdata_mux.v:68]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axic_srl_fifo__parameterized23' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axic_srl_fifo__parameterized23' (162#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_crossbar__parameterized4' (162#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_crossbar.v:90]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_axi_crossbar__parameterized4' (162#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_axi_crossbar.v:54]
INFO: [Synth 8-256] done synthesizing module 'uub_proto2_axi_crossbar_2_0' (163#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_axi_crossbar_2_0/synth/uub_proto2_axi_crossbar_2_0.v:57]
WARNING: [Synth 8-350] instance 'axi_crossbar_3' of module 'uub_proto2_axi_crossbar_2_0' requires 78 connections, but only 72 given [C:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/hdl/uub_proto2.v:17094]
INFO: [Synth 8-638] synthesizing module 'uub_proto2_axi_crossbar_3_0' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_axi_crossbar_3_0/synth/uub_proto2_axi_crossbar_3_0.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_axi_crossbar__parameterized5' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_axi_crossbar.v:54]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_crossbar__parameterized5' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_crossbar.v:90]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_si_transactor__parameterized23' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_addr_decoder__parameterized44' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized20' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized20' (163#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_addr_decoder__parameterized44' (163#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_si_transactor__parameterized23' (163#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_si_transactor__parameterized24' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_addr_decoder__parameterized45' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized21' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized21' (163#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_addr_decoder__parameterized45' (163#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized21' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized21' (163#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_si_transactor__parameterized24' (163#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_si_transactor__parameterized25' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_addr_decoder__parameterized46' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized22' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized22' (163#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_addr_decoder__parameterized46' (163#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axic_srl_fifo__parameterized24' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized151' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized151' (163#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized152' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized152' (163#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized153' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized153' (163#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized154' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized154' (163#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized155' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized155' (163#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized156' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized156' (163#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized157' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized157' (163#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized158' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized158' (163#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axic_srl_fifo__parameterized24' (163#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_si_transactor__parameterized25' (163#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_si_transactor__parameterized26' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_addr_decoder__parameterized47' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized23' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized23' (163#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_addr_decoder__parameterized47' (163#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized22' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized22' (163#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axic_srl_fifo__parameterized25' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized159' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized159' (163#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized160' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized160' (163#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized161' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized161' (163#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized162' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized162' (163#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized163' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized163' (163#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized164' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized164' (163#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized165' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized165' (163#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized166' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized166' (163#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axic_srl_fifo__parameterized25' (163#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_si_transactor__parameterized26' (163#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_wdata_router__parameterized6' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_wdata_router.v:67]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axic_reg_srl_fifo__parameterized13' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized167' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized167' (163#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:157]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axic_reg_srl_fifo__parameterized13' (163#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_wdata_router__parameterized6' (163#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_wdata_router.v:67]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_addr_decoder__parameterized48' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_addr_decoder__parameterized48' (163#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_addr_decoder__parameterized49' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_addr_decoder__parameterized49' (163#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axic_srl_fifo__parameterized26' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized168' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized168' (163#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized169' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized169' (163#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized170' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized170' (163#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized171' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized171' (163#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized172' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized172' (163#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized173' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized173' (163#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized174' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized174' (163#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized175' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized175' (163#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axic_srl_fifo__parameterized26' (163#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_addr_decoder__parameterized50' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_addr_decoder__parameterized50' (163#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_addr_decoder__parameterized51' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_addr_decoder__parameterized51' (163#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_wdata_mux__parameterized6' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_wdata_mux.v:68]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axic_reg_srl_fifo__parameterized14' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:61]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:157]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axic_reg_srl_fifo__parameterized14' (163#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized23' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized23' (163#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_wdata_mux__parameterized6' (163#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_wdata_mux.v:68]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axic_srl_fifo__parameterized27' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axic_srl_fifo__parameterized27' (163#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_crossbar__parameterized5' (163#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_crossbar.v:90]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_axi_crossbar__parameterized5' (163#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_axi_crossbar.v:54]
INFO: [Synth 8-256] done synthesizing module 'uub_proto2_axi_crossbar_3_0' (164#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_axi_crossbar_3_0/synth/uub_proto2_axi_crossbar_3_0.v:57]
WARNING: [Synth 8-350] instance 'axi_crossbar_4' of module 'uub_proto2_axi_crossbar_3_0' requires 78 connections, but only 72 given [C:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/hdl/uub_proto2.v:17167]
INFO: [Synth 8-638] synthesizing module 'uub_proto2_blk_mem_gen_1_0' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_blk_mem_gen_1_0/synth/uub_proto2_blk_mem_gen_1_0.vhd:78]
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_2' declared at 'c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2.vhd:123' bound to instance 'U0' of component 'blk_mem_gen_v8_2' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_blk_mem_gen_1_0/synth/uub_proto2_blk_mem_gen_1_0.vhd:243]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_2__parameterized9' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2.vhd:264]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_2_synth__parameterized2' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:193449]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_top__parameterized2' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:192416]
INFO: [Synth 8-638] synthesizing module 'blk_mem_input_block__parameterized2' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:186860]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_input_block__parameterized2' (164#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:186860]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_generic_cstr__parameterized2' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:184145]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized67' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized67' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized67' (164#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized67' (164#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized68' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized68' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized68' (164#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized68' (164#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized69' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized69' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized69' (164#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized69' (164#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized70' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized70' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized70' (164#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized70' (164#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized71' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized71' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized71' (164#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized71' (164#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized72' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized72' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized72' (164#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized72' (164#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized73' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized73' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized73' (164#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized73' (164#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized74' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized74' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized74' (164#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized74' (164#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_mux__parameterized5' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:5381]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_mux__parameterized5' (164#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:5381]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_mux__parameterized6' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:5381]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_mux__parameterized6' (164#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:5381]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_generic_cstr__parameterized2' (164#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:184145]
INFO: [Synth 8-638] synthesizing module 'blk_mem_output_block__parameterized2' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:187465]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_output_block__parameterized2' (164#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:187465]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_top__parameterized2' (164#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:192416]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_2_synth__parameterized2' (164#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:193449]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_2__parameterized9' (164#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2.vhd:264]
INFO: [Synth 8-256] done synthesizing module 'uub_proto2_blk_mem_gen_1_0' (165#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_blk_mem_gen_1_0/synth/uub_proto2_blk_mem_gen_1_0.vhd:78]
WARNING: [Synth 8-350] instance 'blk_mem_gen_1' of module 'uub_proto2_blk_mem_gen_1_0' requires 14 connections, but only 13 given [C:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/hdl/uub_proto2.v:17240]
INFO: [Synth 8-638] synthesizing module 'uub_proto2_blk_mem_gen_2_0' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_blk_mem_gen_2_0/synth/uub_proto2_blk_mem_gen_2_0.vhd:78]
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_2' declared at 'c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2.vhd:123' bound to instance 'U0' of component 'blk_mem_gen_v8_2' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_blk_mem_gen_2_0/synth/uub_proto2_blk_mem_gen_2_0.vhd:243]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_2__parameterized11' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2.vhd:264]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_2_synth__parameterized3' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:193449]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_top__parameterized3' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:192416]
INFO: [Synth 8-638] synthesizing module 'blk_mem_input_block__parameterized3' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:186860]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_input_block__parameterized3' (165#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:186860]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_generic_cstr__parameterized3' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:184145]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized75' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized75' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized75' (165#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized75' (165#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized76' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized76' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized76' (165#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized76' (165#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized77' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized77' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized77' (165#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized77' (165#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized78' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized78' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized78' (165#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized78' (165#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized79' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized79' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized79' (165#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized79' (165#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized80' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized80' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized80' (165#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized80' (165#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized81' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized81' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized81' (165#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized81' (165#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized82' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized82' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized82' (165#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized82' (165#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_mux__parameterized7' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:5381]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_mux__parameterized7' (165#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:5381]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_mux__parameterized8' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:5381]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_mux__parameterized8' (165#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:5381]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_generic_cstr__parameterized3' (165#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:184145]
INFO: [Synth 8-638] synthesizing module 'blk_mem_output_block__parameterized3' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:187465]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_output_block__parameterized3' (165#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:187465]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_top__parameterized3' (165#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:192416]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_2_synth__parameterized3' (165#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:193449]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_2__parameterized11' (165#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2.vhd:264]
INFO: [Synth 8-256] done synthesizing module 'uub_proto2_blk_mem_gen_2_0' (166#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_blk_mem_gen_2_0/synth/uub_proto2_blk_mem_gen_2_0.vhd:78]
WARNING: [Synth 8-350] instance 'blk_mem_gen_2' of module 'uub_proto2_blk_mem_gen_2_0' requires 14 connections, but only 13 given [C:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/hdl/uub_proto2.v:17254]
INFO: [Synth 8-638] synthesizing module 'uub_proto2_blk_mem_gen_3_0' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_blk_mem_gen_3_0/synth/uub_proto2_blk_mem_gen_3_0.vhd:78]
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_2' declared at 'c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2.vhd:123' bound to instance 'U0' of component 'blk_mem_gen_v8_2' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_blk_mem_gen_3_0/synth/uub_proto2_blk_mem_gen_3_0.vhd:243]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_2__parameterized13' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2.vhd:264]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_2_synth__parameterized4' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:193449]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_top__parameterized4' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:192416]
INFO: [Synth 8-638] synthesizing module 'blk_mem_input_block__parameterized4' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:186860]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_input_block__parameterized4' (166#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:186860]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_generic_cstr__parameterized4' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:184145]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized83' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized83' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized83' (166#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized83' (166#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized84' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized84' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized84' (166#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized84' (166#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized85' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized85' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized85' (166#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized85' (166#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized86' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized86' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized86' (166#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized86' (166#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized87' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized87' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized87' (166#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized87' (166#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized88' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized88' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized88' (166#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized88' (166#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized89' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized89' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized89' (166#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized89' (166#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized90' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized90' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized90' (166#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized90' (166#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_mux__parameterized9' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:5381]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_mux__parameterized9' (166#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:5381]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_mux__parameterized10' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:5381]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_mux__parameterized10' (166#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:5381]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_generic_cstr__parameterized4' (166#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:184145]
INFO: [Synth 8-638] synthesizing module 'blk_mem_output_block__parameterized4' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:187465]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_output_block__parameterized4' (166#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:187465]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_top__parameterized4' (166#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:192416]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_2_synth__parameterized4' (166#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:193449]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_2__parameterized13' (166#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2.vhd:264]
INFO: [Synth 8-256] done synthesizing module 'uub_proto2_blk_mem_gen_3_0' (167#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_blk_mem_gen_3_0/synth/uub_proto2_blk_mem_gen_3_0.vhd:78]
WARNING: [Synth 8-350] instance 'blk_mem_gen_3' of module 'uub_proto2_blk_mem_gen_3_0' requires 14 connections, but only 13 given [C:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/hdl/uub_proto2.v:17268]
INFO: [Synth 8-638] synthesizing module 'uub_proto2_blk_mem_gen_4_0' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_blk_mem_gen_4_0/synth/uub_proto2_blk_mem_gen_4_0.vhd:78]
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_2' declared at 'c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2.vhd:123' bound to instance 'U0' of component 'blk_mem_gen_v8_2' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_blk_mem_gen_4_0/synth/uub_proto2_blk_mem_gen_4_0.vhd:243]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_2__parameterized15' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2.vhd:264]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_2_synth__parameterized5' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:193449]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_top__parameterized5' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:192416]
INFO: [Synth 8-638] synthesizing module 'blk_mem_input_block__parameterized5' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:186860]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_input_block__parameterized5' (167#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:186860]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_generic_cstr__parameterized5' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:184145]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized91' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized91' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized91' (167#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized91' (167#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized92' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized92' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized92' (167#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized92' (167#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized93' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized93' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized93' (167#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized93' (167#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized94' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized94' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized94' (167#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized94' (167#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized95' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized95' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized95' (167#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized95' (167#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized96' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized96' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized96' (167#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized96' (167#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized97' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized97' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized97' (167#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized97' (167#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized98' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized98' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized98' (167#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized98' (167#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_mux__parameterized11' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:5381]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_mux__parameterized11' (167#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:5381]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_mux__parameterized12' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:5381]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_mux__parameterized12' (167#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:5381]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_generic_cstr__parameterized5' (167#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:184145]
INFO: [Synth 8-638] synthesizing module 'blk_mem_output_block__parameterized5' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:187465]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_output_block__parameterized5' (167#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:187465]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_top__parameterized5' (167#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:192416]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_2_synth__parameterized5' (167#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:193449]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_2__parameterized15' (167#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2.vhd:264]
INFO: [Synth 8-256] done synthesizing module 'uub_proto2_blk_mem_gen_4_0' (168#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_blk_mem_gen_4_0/synth/uub_proto2_blk_mem_gen_4_0.vhd:78]
WARNING: [Synth 8-350] instance 'blk_mem_gen_4' of module 'uub_proto2_blk_mem_gen_4_0' requires 14 connections, but only 13 given [C:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/hdl/uub_proto2.v:17282]
INFO: [Synth 8-638] synthesizing module 'uub_proto2_blk_mem_gen_3_1' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_blk_mem_gen_3_1/synth/uub_proto2_blk_mem_gen_3_1.vhd:78]
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_2' declared at 'c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2.vhd:123' bound to instance 'U0' of component 'blk_mem_gen_v8_2' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_blk_mem_gen_3_1/synth/uub_proto2_blk_mem_gen_3_1.vhd:243]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_2__parameterized17' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2.vhd:264]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_2_synth__parameterized6' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:193449]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_top__parameterized6' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:192416]
INFO: [Synth 8-638] synthesizing module 'blk_mem_input_block__parameterized6' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:186860]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_input_block__parameterized6' (168#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:186860]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_generic_cstr__parameterized6' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:184145]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized99' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized99' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized99' (168#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized99' (168#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized100' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized100' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized100' (168#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized100' (168#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized101' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized101' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized101' (168#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized101' (168#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized102' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized102' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized102' (168#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized102' (168#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized103' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized103' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized103' (168#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized103' (168#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized104' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized104' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized104' (168#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized104' (168#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized105' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized105' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized105' (168#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized105' (168#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized106' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized106' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized106' (168#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized106' (168#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_mux__parameterized13' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:5381]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_mux__parameterized13' (168#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:5381]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_mux__parameterized14' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:5381]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_mux__parameterized14' (168#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:5381]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_generic_cstr__parameterized6' (168#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:184145]
INFO: [Synth 8-638] synthesizing module 'blk_mem_output_block__parameterized6' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:187465]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_output_block__parameterized6' (168#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:187465]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_top__parameterized6' (168#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:192416]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_2_synth__parameterized6' (168#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:193449]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_2__parameterized17' (168#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2.vhd:264]
INFO: [Synth 8-256] done synthesizing module 'uub_proto2_blk_mem_gen_3_1' (169#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_blk_mem_gen_3_1/synth/uub_proto2_blk_mem_gen_3_1.vhd:78]
WARNING: [Synth 8-350] instance 'blk_mem_gen_5' of module 'uub_proto2_blk_mem_gen_3_1' requires 14 connections, but only 13 given [C:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/hdl/uub_proto2.v:17296]
INFO: [Synth 8-638] synthesizing module 'uub_proto2_xlconstant_0_0' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_xlconstant_0_0/sim/uub_proto2_xlconstant_0_0.v:56]
INFO: [Synth 8-638] synthesizing module 'xlconstant__parameterized2' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/xlconstant_v1_1/36911fd5/xlconstant.v:23]
INFO: [Synth 8-256] done synthesizing module 'xlconstant__parameterized2' (169#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/xlconstant_v1_1/36911fd5/xlconstant.v:23]
INFO: [Synth 8-256] done synthesizing module 'uub_proto2_xlconstant_0_0' (170#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_xlconstant_0_0/sim/uub_proto2_xlconstant_0_0.v:56]
INFO: [Synth 8-638] synthesizing module 'uub_proto2_xlconstant_1_0' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_xlconstant_1_0/sim/uub_proto2_xlconstant_1_0.v:56]
INFO: [Synth 8-638] synthesizing module 'xlconstant__parameterized3' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/xlconstant_v1_1/36911fd5/xlconstant.v:23]
INFO: [Synth 8-256] done synthesizing module 'xlconstant__parameterized3' (170#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/xlconstant_v1_1/36911fd5/xlconstant.v:23]
INFO: [Synth 8-256] done synthesizing module 'uub_proto2_xlconstant_1_0' (171#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_xlconstant_1_0/sim/uub_proto2_xlconstant_1_0.v:56]
INFO: [Synth 8-256] done synthesizing module 'shower_memory_block_imp_67HOO3' (172#1) [C:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/hdl/uub_proto2.v:15062]
INFO: [Synth 8-638] synthesizing module 'uub_proto2_time_tagging_0_0' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_time_tagging_0_0/synth/uub_proto2_time_tagging_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'time_tagging_v1_0' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/time_tagging_v1_0/b5efc5da/hdl/time_tagging_v1_0.v:6]
INFO: [Synth 8-638] synthesizing module 'time_tagging_v1_0_S00_AXI' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/time_tagging_v1_0/b5efc5da/hdl/time_tagging_v1_0_S00_AXI.v:4]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/time_tagging_v1_0/b5efc5da/hdl/time_tagging_v1_0_S00_AXI.v:127]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/time_tagging_v1_0/b5efc5da/hdl/time_tagging_v1_0_S00_AXI.v:138]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/time_tagging_v1_0/b5efc5da/hdl/time_tagging_v1_0_S00_AXI.v:159]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/time_tagging_v1_0/b5efc5da/hdl/time_tagging_v1_0_S00_AXI.v:160]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/time_tagging_v1_0/b5efc5da/hdl/time_tagging_v1_0_S00_AXI.v:161]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/time_tagging_v1_0/b5efc5da/hdl/time_tagging_v1_0_S00_AXI.v:162]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/time_tagging_v1_0/b5efc5da/hdl/time_tagging_v1_0_S00_AXI.v:163]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/time_tagging_v1_0/b5efc5da/hdl/time_tagging_v1_0_S00_AXI.v:164]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/time_tagging_v1_0/b5efc5da/hdl/time_tagging_v1_0_S00_AXI.v:165]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/time_tagging_v1_0/b5efc5da/hdl/time_tagging_v1_0_S00_AXI.v:166]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/time_tagging_v1_0/b5efc5da/hdl/time_tagging_v1_0_S00_AXI.v:167]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/time_tagging_v1_0/b5efc5da/hdl/time_tagging_v1_0_S00_AXI.v:168]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/time_tagging_v1_0/b5efc5da/hdl/time_tagging_v1_0_S00_AXI.v:169]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/time_tagging_v1_0/b5efc5da/hdl/time_tagging_v1_0_S00_AXI.v:170]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/time_tagging_v1_0/b5efc5da/hdl/time_tagging_v1_0_S00_AXI.v:171]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/time_tagging_v1_0/b5efc5da/hdl/time_tagging_v1_0_S00_AXI.v:172]
INFO: [Synth 8-226] default block is never used [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/time_tagging_v1_0/b5efc5da/hdl/time_tagging_v1_0_S00_AXI.v:470]
INFO: [Synth 8-226] default block is never used [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/time_tagging_v1_0/b5efc5da/hdl/time_tagging_v1_0_S00_AXI.v:591]
INFO: [Synth 8-226] default block is never used [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/time_tagging_v1_0/b5efc5da/hdl/time_tagging_v1_0_S00_AXI.v:672]
INFO: [Synth 8-256] done synthesizing module 'time_tagging_v1_0_S00_AXI' (173#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/time_tagging_v1_0/b5efc5da/hdl/time_tagging_v1_0_S00_AXI.v:4]
INFO: [Synth 8-638] synthesizing module 'time_tagging_hw_v1_0' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/time_tagging_v1_0/b5efc5da/hdl/time_tagging_hw_v1_0.v:21]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/time_tagging_v1_0/b5efc5da/hdl/time_tagging_hw_v1_0.v:129]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/time_tagging_v1_0/b5efc5da/hdl/time_tagging_hw_v1_0.v:130]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/time_tagging_v1_0/b5efc5da/hdl/time_tagging_hw_v1_0.v:131]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/time_tagging_v1_0/b5efc5da/hdl/time_tagging_hw_v1_0.v:132]
INFO: [Synth 8-638] synthesizing module 'Counter_27' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/time_tagging_v1_0/b5efc5da/hdl/counter_27.v:21]
INFO: [Synth 8-256] done synthesizing module 'Counter_27' (174#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/time_tagging_v1_0/b5efc5da/hdl/counter_27.v:21]
INFO: [Synth 8-638] synthesizing module 'Counter_28wce' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/time_tagging_v1_0/b5efc5da/hdl/counter_28wce.v:21]
INFO: [Synth 8-256] done synthesizing module 'Counter_28wce' (175#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/time_tagging_v1_0/b5efc5da/hdl/counter_28wce.v:21]
INFO: [Synth 8-638] synthesizing module 'Counter_27wld' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/time_tagging_v1_0/b5efc5da/hdl/counter_27wld.v:21]
INFO: [Synth 8-256] done synthesizing module 'Counter_27wld' (176#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/time_tagging_v1_0/b5efc5da/hdl/counter_27wld.v:21]
INFO: [Synth 8-638] synthesizing module 'reg1' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/time_tagging_v1_0/b5efc5da/hdl/reg1.v:21]
INFO: [Synth 8-256] done synthesizing module 'reg1' (177#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/time_tagging_v1_0/b5efc5da/hdl/reg1.v:21]
INFO: [Synth 8-638] synthesizing module 'reg2' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/time_tagging_v1_0/b5efc5da/hdl/reg2.v:21]
INFO: [Synth 8-256] done synthesizing module 'reg2' (178#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/time_tagging_v1_0/b5efc5da/hdl/reg2.v:21]
INFO: [Synth 8-638] synthesizing module 'dff' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/time_tagging_v1_0/b5efc5da/hdl/dff.v:21]
INFO: [Synth 8-256] done synthesizing module 'dff' (179#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/time_tagging_v1_0/b5efc5da/hdl/dff.v:21]
INFO: [Synth 8-638] synthesizing module 'reg3' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/time_tagging_v1_0/b5efc5da/hdl/reg3.v:21]
INFO: [Synth 8-256] done synthesizing module 'reg3' (180#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/time_tagging_v1_0/b5efc5da/hdl/reg3.v:21]
INFO: [Synth 8-638] synthesizing module 'inv' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/time_tagging_v1_0/b5efc5da/hdl/inv.v:21]
INFO: [Synth 8-256] done synthesizing module 'inv' (181#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/time_tagging_v1_0/b5efc5da/hdl/inv.v:21]
INFO: [Synth 8-638] synthesizing module 'norg' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/time_tagging_v1_0/b5efc5da/hdl/norg.v:21]
INFO: [Synth 8-256] done synthesizing module 'norg' (182#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/time_tagging_v1_0/b5efc5da/hdl/norg.v:21]
INFO: [Synth 8-638] synthesizing module 'andg' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/time_tagging_v1_0/b5efc5da/hdl/andg.v:21]
INFO: [Synth 8-256] done synthesizing module 'andg' (183#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/time_tagging_v1_0/b5efc5da/hdl/andg.v:21]
INFO: [Synth 8-638] synthesizing module 'org' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/time_tagging_v1_0/b5efc5da/hdl/org.v:21]
INFO: [Synth 8-256] done synthesizing module 'org' (184#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/time_tagging_v1_0/b5efc5da/hdl/org.v:21]
INFO: [Synth 8-638] synthesizing module 'mux_4' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/time_tagging_v1_0/b5efc5da/hdl/mux_4.v:22]
INFO: [Synth 8-226] default block is never used [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/time_tagging_v1_0/b5efc5da/hdl/mux_4.v:28]
INFO: [Synth 8-256] done synthesizing module 'mux_4' (185#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/time_tagging_v1_0/b5efc5da/hdl/mux_4.v:22]
INFO: [Synth 8-638] synthesizing module 'decode_4' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/time_tagging_v1_0/b5efc5da/hdl/decode_4.v:22]
INFO: [Synth 8-226] default block is never used [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/time_tagging_v1_0/b5efc5da/hdl/decode_4.v:31]
INFO: [Synth 8-256] done synthesizing module 'decode_4' (186#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/time_tagging_v1_0/b5efc5da/hdl/decode_4.v:22]
INFO: [Synth 8-256] done synthesizing module 'time_tagging_hw_v1_0' (187#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/time_tagging_v1_0/b5efc5da/hdl/time_tagging_hw_v1_0.v:21]
INFO: [Synth 8-256] done synthesizing module 'time_tagging_v1_0' (188#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/time_tagging_v1_0/b5efc5da/hdl/time_tagging_v1_0.v:6]
INFO: [Synth 8-256] done synthesizing module 'uub_proto2_time_tagging_0_0' (189#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_time_tagging_0_0/synth/uub_proto2_time_tagging_0_0.v:57]
INFO: [Synth 8-256] done synthesizing module 'trigger_memory_block_imp_1CJU8FS' (190#1) [C:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/hdl/uub_proto2.v:17316]
INFO: [Synth 8-638] synthesizing module 'uub_proto2_util_ds_buf_0_0' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_util_ds_buf_0_0/synth/uub_proto2_util_ds_buf_0_0.vhd:67]
INFO: [Synth 8-3491] module 'util_ds_buf' declared at 'c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/util_ds_buf_v2_1/53fd56ac/hdl/vhdl/util_ds_buf.vhd:71' bound to instance 'U0' of component 'util_ds_buf' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_util_ds_buf_0_0/synth/uub_proto2_util_ds_buf_0_0.vhd:108]
INFO: [Synth 8-638] synthesizing module 'util_ds_buf__parameterized15' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/util_ds_buf_v2_1/53fd56ac/hdl/vhdl/util_ds_buf.vhd:115]
WARNING: [Synth 8-3848] Net BUFG_O in module/entity util_ds_buf__parameterized15 does not have driver. [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/util_ds_buf_v2_1/53fd56ac/hdl/vhdl/util_ds_buf.vhd:97]
WARNING: [Synth 8-3848] Net BUFGCE_O in module/entity util_ds_buf__parameterized15 does not have driver. [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/util_ds_buf_v2_1/53fd56ac/hdl/vhdl/util_ds_buf.vhd:102]
WARNING: [Synth 8-3848] Net BUFH_O in module/entity util_ds_buf__parameterized15 does not have driver. [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/util_ds_buf_v2_1/53fd56ac/hdl/vhdl/util_ds_buf.vhd:106]
WARNING: [Synth 8-3848] Net BUFHCE_O in module/entity util_ds_buf__parameterized15 does not have driver. [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/util_ds_buf_v2_1/53fd56ac/hdl/vhdl/util_ds_buf.vhd:111]
INFO: [Synth 8-256] done synthesizing module 'util_ds_buf__parameterized15' (190#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/util_ds_buf_v2_1/53fd56ac/hdl/vhdl/util_ds_buf.vhd:115]
INFO: [Synth 8-256] done synthesizing module 'uub_proto2_util_ds_buf_0_0' (191#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_util_ds_buf_0_0/synth/uub_proto2_util_ds_buf_0_0.vhd:67]
INFO: [Synth 8-638] synthesizing module 'uub_proto2_util_vector_logic_0_0' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_util_vector_logic_0_0/synth/uub_proto2_util_vector_logic_0_0.vhd:67]
INFO: [Synth 8-3491] module 'util_vector_logic' declared at 'c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/ipshared/xilinx.com/util_vector_logic_v2_0/5ac42227/hdl/util_vector_logic.vhd:76' bound to instance 'U0' of component 'util_vector_logic' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_util_vector_logic_0_0/synth/uub_proto2_util_vector_logic_0_0.vhd:89]
INFO: [Synth 8-638] synthesizing module 'util_vector_logic' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/ipshared/xilinx.com/util_vector_logic_v2_0/5ac42227/hdl/util_vector_logic.vhd:88]
INFO: [Synth 8-256] done synthesizing module 'util_vector_logic' (192#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/ipshared/xilinx.com/util_vector_logic_v2_0/5ac42227/hdl/util_vector_logic.vhd:88]
INFO: [Synth 8-256] done synthesizing module 'uub_proto2_util_vector_logic_0_0' (193#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_util_vector_logic_0_0/synth/uub_proto2_util_vector_logic_0_0.vhd:67]
INFO: [Synth 8-638] synthesizing module 'uub_proto2_xlconstant_0_1' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_xlconstant_0_1/sim/uub_proto2_xlconstant_0_1.v:56]
INFO: [Synth 8-638] synthesizing module 'xlconstant__parameterized4' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/xlconstant_v1_1/36911fd5/xlconstant.v:23]
INFO: [Synth 8-256] done synthesizing module 'xlconstant__parameterized4' (193#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/xlconstant_v1_1/36911fd5/xlconstant.v:23]
INFO: [Synth 8-256] done synthesizing module 'uub_proto2_xlconstant_0_1' (194#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_xlconstant_0_1/sim/uub_proto2_xlconstant_0_1.v:56]
INFO: [Synth 8-638] synthesizing module 'zync_block_imp_2Z7RLX' [C:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/hdl/uub_proto2.v:30777]
INFO: [Synth 8-638] synthesizing module 'VCC' [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:35496]
INFO: [Synth 8-256] done synthesizing module 'VCC' (195#1) [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:35496]
INFO: [Synth 8-638] synthesizing module 'uub_proto2_axi_cdma_0_0' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_axi_cdma_0_0/synth/uub_proto2_axi_cdma_0_0.vhd:143]
INFO: [Synth 8-3491] module 'axi_cdma' declared at 'c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_cdma_v4_1/53459acb/hdl/src/vhdl/axi_cdma.vhd:75' bound to instance 'U0' of component 'axi_cdma' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_axi_cdma_0_0/synth/uub_proto2_axi_cdma_0_0.vhd:334]
INFO: [Synth 8-638] synthesizing module 'axi_cdma' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_cdma_v4_1/53459acb/hdl/src/vhdl/axi_cdma.vhd:375]
INFO: [Synth 8-638] synthesizing module 'axi_cdma_sg_wrap' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_cdma_v4_1/53459acb/hdl/src/vhdl/axi_cdma_sg_wrap.vhd:403]
INFO: [Synth 8-638] synthesizing module 'axi_cdma_reset' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_cdma_v4_1/53459acb/hdl/src/vhdl/axi_cdma_reset.vhd:163]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_cdma_v4_1/53459acb/hdl/src/vhdl/axi_cdma_reset.vhd:198]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_cdma_v4_1/53459acb/hdl/src/vhdl/axi_cdma_reset.vhd:199]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_cdma_v4_1/53459acb/hdl/src/vhdl/axi_cdma_reset.vhd:200]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_cdma_v4_1/53459acb/hdl/src/vhdl/axi_cdma_reset.vhd:201]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_cdma_v4_1/53459acb/hdl/src/vhdl/axi_cdma_reset.vhd:202]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_cdma_v4_1/53459acb/hdl/src/vhdl/axi_cdma_reset.vhd:203]
INFO: [Synth 8-638] synthesizing module 'axi_cdma_pulse_gen' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_cdma_v4_1/53459acb/hdl/src/vhdl/axi_cdma_pulse_gen.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'axi_cdma_pulse_gen' (196#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_cdma_v4_1/53459acb/hdl/src/vhdl/axi_cdma_pulse_gen.vhd:125]
INFO: [Synth 8-638] synthesizing module 'axi_cdma_pulse_gen__parameterized0' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_cdma_v4_1/53459acb/hdl/src/vhdl/axi_cdma_pulse_gen.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'axi_cdma_pulse_gen__parameterized0' (196#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_cdma_v4_1/53459acb/hdl/src/vhdl/axi_cdma_pulse_gen.vhd:125]
INFO: [Synth 8-638] synthesizing module 'axi_cdma_pulse_gen__parameterized1' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_cdma_v4_1/53459acb/hdl/src/vhdl/axi_cdma_pulse_gen.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'axi_cdma_pulse_gen__parameterized1' (196#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_cdma_v4_1/53459acb/hdl/src/vhdl/axi_cdma_pulse_gen.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'axi_cdma_reset' (197#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_cdma_v4_1/53459acb/hdl/src/vhdl/axi_cdma_reset.vhd:163]
INFO: [Synth 8-638] synthesizing module 'axi_cdma_reg_module' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_cdma_v4_1/53459acb/hdl/src/vhdl/axi_cdma_reg_module.vhd:305]
INFO: [Synth 8-638] synthesizing module 'axi_cdma_lite_if' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_cdma_v4_1/53459acb/hdl/src/vhdl/axi_cdma_lite_if.vhd:145]
INFO: [Synth 8-4471] merging register 'GEN_SYNC_WRITE.awready_i_reg' into 'GEN_SYNC_WRITE.wready_i_reg' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_cdma_v4_1/53459acb/hdl/src/vhdl/axi_cdma_lite_if.vhd:226]
INFO: [Synth 8-4471] merging register 'GEN_SYNC_WRITE.rdy1_reg' into 'GEN_SYNC_WRITE.wready_i_reg' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_cdma_v4_1/53459acb/hdl/src/vhdl/axi_cdma_lite_if.vhd:355]
INFO: [Synth 8-4471] merging register 'GEN_SYNC_READ.arvalid_re_d1_reg' into 'arready_i_reg' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_cdma_v4_1/53459acb/hdl/src/vhdl/axi_cdma_lite_if.vhd:1136]
INFO: [Synth 8-256] done synthesizing module 'axi_cdma_lite_if' (198#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_cdma_v4_1/53459acb/hdl/src/vhdl/axi_cdma_lite_if.vhd:145]
INFO: [Synth 8-638] synthesizing module 'axi_cdma_register' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_cdma_v4_1/53459acb/hdl/src/vhdl/axi_cdma_register.vhd:255]
INFO: [Synth 8-256] done synthesizing module 'axi_cdma_register' (199#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_cdma_v4_1/53459acb/hdl/src/vhdl/axi_cdma_register.vhd:255]
INFO: [Synth 8-256] done synthesizing module 'axi_cdma_reg_module' (200#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_cdma_v4_1/53459acb/hdl/src/vhdl/axi_cdma_reg_module.vhd:305]
INFO: [Synth 8-638] synthesizing module 'axi_cdma_simple_cntlr' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_cdma_v4_1/53459acb/hdl/src/vhdl/axi_cdma_simple_cntlr.vhd:206]
INFO: [Synth 8-226] default block is never used [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_cdma_v4_1/53459acb/hdl/src/vhdl/axi_cdma_simple_cntlr.vhd:732]
INFO: [Synth 8-256] done synthesizing module 'axi_cdma_simple_cntlr' (201#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_cdma_v4_1/53459acb/hdl/src/vhdl/axi_cdma_simple_cntlr.vhd:206]
INFO: [Synth 8-638] synthesizing module 'axi_cdma_sg_cntlr' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_cdma_v4_1/53459acb/hdl/src/vhdl/axi_cdma_sg_cntlr.vhd:281]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_cdma_v4_1/53459acb/hdl/src/vhdl/axi_cdma_sg_cntlr.vhd:512]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_cdma_v4_1/53459acb/hdl/src/vhdl/axi_cdma_sg_cntlr.vhd:515]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_cdma_v4_1/53459acb/hdl/src/vhdl/axi_cdma_sg_cntlr.vhd:539]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_cdma_v4_1/53459acb/hdl/src/vhdl/axi_cdma_sg_cntlr.vhd:540]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_cdma_v4_1/53459acb/hdl/src/vhdl/axi_cdma_sg_cntlr.vhd:549]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_cdma_v4_1/53459acb/hdl/src/vhdl/axi_cdma_sg_cntlr.vhd:550]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_cdma_v4_1/53459acb/hdl/src/vhdl/axi_cdma_sg_cntlr.vhd:565]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_cdma_v4_1/53459acb/hdl/src/vhdl/axi_cdma_sg_cntlr.vhd:566]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_cdma_v4_1/53459acb/hdl/src/vhdl/axi_cdma_sg_cntlr.vhd:567]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_cdma_v4_1/53459acb/hdl/src/vhdl/axi_cdma_sg_cntlr.vhd:573]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_cdma_v4_1/53459acb/hdl/src/vhdl/axi_cdma_sg_cntlr.vhd:574]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_cdma_v4_1/53459acb/hdl/src/vhdl/axi_cdma_sg_cntlr.vhd:575]
INFO: [Synth 8-638] synthesizing module 'axi_cdma_pulse_gen__parameterized2' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_cdma_v4_1/53459acb/hdl/src/vhdl/axi_cdma_pulse_gen.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'axi_cdma_pulse_gen__parameterized2' (201#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_cdma_v4_1/53459acb/hdl/src/vhdl/axi_cdma_pulse_gen.vhd:125]
INFO: [Synth 8-638] synthesizing module 'axi_cdma_pulse_gen__parameterized3' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_cdma_v4_1/53459acb/hdl/src/vhdl/axi_cdma_pulse_gen.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'axi_cdma_pulse_gen__parameterized3' (201#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_cdma_v4_1/53459acb/hdl/src/vhdl/axi_cdma_pulse_gen.vhd:125]
INFO: [Synth 8-638] synthesizing module 'axi_cdma_pulse_gen__parameterized4' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_cdma_v4_1/53459acb/hdl/src/vhdl/axi_cdma_pulse_gen.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'axi_cdma_pulse_gen__parameterized4' (201#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_cdma_v4_1/53459acb/hdl/src/vhdl/axi_cdma_pulse_gen.vhd:125]
INFO: [Synth 8-226] default block is never used [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_cdma_v4_1/53459acb/hdl/src/vhdl/axi_cdma_sg_cntlr.vhd:1973]
INFO: [Synth 8-226] default block is never used [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_cdma_v4_1/53459acb/hdl/src/vhdl/axi_cdma_sg_cntlr.vhd:2150]
INFO: [Synth 8-4471] merging register 'sig_ftch_sm_ld_dm_cmd_reg' into 'sig_ftch_sm_set_getdesc_reg' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_cdma_v4_1/53459acb/hdl/src/vhdl/axi_cdma_sg_cntlr.vhd:967]
INFO: [Synth 8-4471] merging register 'sig_ftch_sm_push_updt_reg' into 'sig_ftch_sm_set_getdesc_reg' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_cdma_v4_1/53459acb/hdl/src/vhdl/axi_cdma_sg_cntlr.vhd:1065]
INFO: [Synth 8-256] done synthesizing module 'axi_cdma_sg_cntlr' (202#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_cdma_v4_1/53459acb/hdl/src/vhdl/axi_cdma_sg_cntlr.vhd:281]
INFO: [Synth 8-638] synthesizing module 'axi_sg' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/950a27d1/hdl/src/vhdl/axi_sg.vhd:402]
INFO: [Synth 8-638] synthesizing module 'axi_sg_ftch_mngr' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/950a27d1/hdl/src/vhdl/axi_sg_ftch_mngr.vhd:202]
INFO: [Synth 8-638] synthesizing module 'axi_sg_ftch_sm' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/950a27d1/hdl/src/vhdl/axi_sg_ftch_sm.vhd:180]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/950a27d1/hdl/src/vhdl/axi_sg_ftch_sm.vhd:259]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/950a27d1/hdl/src/vhdl/axi_sg_ftch_sm.vhd:262]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/950a27d1/hdl/src/vhdl/axi_sg_ftch_sm.vhd:268]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/950a27d1/hdl/src/vhdl/axi_sg_ftch_sm.vhd:269]
INFO: [Synth 8-226] default block is never used [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/950a27d1/hdl/src/vhdl/axi_sg_ftch_sm.vhd:312]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_ftch_sm' (203#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/950a27d1/hdl/src/vhdl/axi_sg_ftch_sm.vhd:180]
INFO: [Synth 8-638] synthesizing module 'axi_sg_ftch_pntr' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/950a27d1/hdl/src/vhdl/axi_sg_ftch_pntr.vhd:154]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/950a27d1/hdl/src/vhdl/axi_sg_ftch_pntr.vhd:179]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/950a27d1/hdl/src/vhdl/axi_sg_ftch_pntr.vhd:186]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_ftch_pntr' (204#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/950a27d1/hdl/src/vhdl/axi_sg_ftch_pntr.vhd:154]
INFO: [Synth 8-638] synthesizing module 'axi_sg_ftch_cmdsts_if' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/950a27d1/hdl/src/vhdl/axi_sg_ftch_cmdsts_if.vhd:120]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_ftch_cmdsts_if' (205#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/950a27d1/hdl/src/vhdl/axi_sg_ftch_cmdsts_if.vhd:120]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_ftch_mngr' (206#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/950a27d1/hdl/src/vhdl/axi_sg_ftch_mngr.vhd:202]
INFO: [Synth 8-638] synthesizing module 'axi_sg_ftch_q_mngr' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/950a27d1/hdl/src/vhdl/axi_sg_ftch_q_mngr.vhd:222]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/950a27d1/hdl/src/vhdl/axi_sg_ftch_q_mngr.vhd:299]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/950a27d1/hdl/src/vhdl/axi_sg_ftch_q_mngr.vhd:299]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/950a27d1/hdl/src/vhdl/axi_sg_ftch_q_mngr.vhd:302]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/950a27d1/hdl/src/vhdl/axi_sg_ftch_q_mngr.vhd:302]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/950a27d1/hdl/src/vhdl/axi_sg_ftch_q_mngr.vhd:305]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/950a27d1/hdl/src/vhdl/axi_sg_ftch_q_mngr.vhd:310]
INFO: [Synth 8-638] synthesizing module 'axi_sg_ftch_queue' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/950a27d1/hdl/src/vhdl/axi_sg_ftch_queue.vhd:201]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/950a27d1/hdl/src/vhdl/axi_sg_ftch_queue.vhd:266]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/950a27d1/hdl/src/vhdl/axi_sg_ftch_queue.vhd:300]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/950a27d1/hdl/src/vhdl/axi_sg_ftch_queue.vhd:301]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/950a27d1/hdl/src/vhdl/axi_sg_ftch_queue.vhd:311]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/950a27d1/hdl/src/vhdl/axi_sg_ftch_queue.vhd:317]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/950a27d1/hdl/src/vhdl/axi_sg_ftch_queue.vhd:335]
WARNING: [Synth 8-115] binding instance 'i_0' in module 'axi_sg_ftch_queue' to reference 'keep__138' which has no pins
INFO: [Synth 8-256] done synthesizing module 'axi_sg_ftch_queue' (207#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/950a27d1/hdl/src/vhdl/axi_sg_ftch_queue.vhd:201]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_ftch_q_mngr' (208#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/950a27d1/hdl/src/vhdl/axi_sg_ftch_q_mngr.vhd:222]
INFO: [Synth 8-638] synthesizing module 'axi_sg_updt_mngr' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/950a27d1/hdl/src/vhdl/axi_sg_updt_mngr.vhd:173]
INFO: [Synth 8-638] synthesizing module 'axi_sg_updt_sm' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/950a27d1/hdl/src/vhdl/axi_sg_updt_sm.vhd:167]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/950a27d1/hdl/src/vhdl/axi_sg_updt_sm.vhd:233]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/950a27d1/hdl/src/vhdl/axi_sg_updt_sm.vhd:236]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_updt_sm' (209#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/950a27d1/hdl/src/vhdl/axi_sg_updt_sm.vhd:167]
INFO: [Synth 8-638] synthesizing module 'axi_sg_updt_cmdsts_if' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/950a27d1/hdl/src/vhdl/axi_sg_updt_cmdsts_if.vhd:114]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_updt_cmdsts_if' (210#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/950a27d1/hdl/src/vhdl/axi_sg_updt_cmdsts_if.vhd:114]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_updt_mngr' (211#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/950a27d1/hdl/src/vhdl/axi_sg_updt_mngr.vhd:173]
INFO: [Synth 8-638] synthesizing module 'axi_sg_updt_q_mngr' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/950a27d1/hdl/src/vhdl/axi_sg_updt_q_mngr.vhd:208]
INFO: [Synth 8-638] synthesizing module 'axi_sg_updt_queue' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/950a27d1/hdl/src/vhdl/axi_sg_updt_queue.vhd:192]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/950a27d1/hdl/src/vhdl/axi_sg_updt_queue.vhd:329]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/950a27d1/hdl/src/vhdl/axi_sg_updt_queue.vhd:330]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/950a27d1/hdl/src/vhdl/axi_sg_updt_queue.vhd:331]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/950a27d1/hdl/src/vhdl/axi_sg_updt_queue.vhd:332]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/950a27d1/hdl/src/vhdl/axi_sg_updt_queue.vhd:345]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/950a27d1/hdl/src/vhdl/axi_sg_updt_queue.vhd:349]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_updt_queue' (212#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/950a27d1/hdl/src/vhdl/axi_sg_updt_queue.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_updt_q_mngr' (213#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/950a27d1/hdl/src/vhdl/axi_sg_updt_q_mngr.vhd:208]
INFO: [Synth 8-638] synthesizing module 'axi_sg_intrpt' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/950a27d1/hdl/src/vhdl/axi_sg_intrpt.vhd:136]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_intrpt' (214#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/950a27d1/hdl/src/vhdl/axi_sg_intrpt.vhd:136]
INFO: [Synth 8-638] synthesizing module 'axi_sg_datamover' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/950a27d1/hdl/src/vhdl/axi_sg_datamover.vhd:516]
INFO: [Synth 8-638] synthesizing module 'axi_sg_mm2s_basic_wrap' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/950a27d1/hdl/src/vhdl/axi_sg_mm2s_basic_wrap.vhd:301]
INFO: [Synth 8-638] synthesizing module 'axi_sg_reset' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/950a27d1/hdl/src/vhdl/axi_sg_reset.vhd:149]
INFO: [Synth 8-4471] merging register 'sig_cmd_stat_rst_int_reg_n_reg' into 'sig_cmd_stat_rst_user_reg_n_cdc_from_reg' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/950a27d1/hdl/src/vhdl/axi_sg_reset.vhd:183]
INFO: [Synth 8-4471] merging register 'sig_mmap_rst_reg_n_reg' into 'sig_cmd_stat_rst_user_reg_n_cdc_from_reg' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/950a27d1/hdl/src/vhdl/axi_sg_reset.vhd:186]
INFO: [Synth 8-4471] merging register 'sig_stream_rst_reg_n_reg' into 'sig_cmd_stat_rst_user_reg_n_cdc_from_reg' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/950a27d1/hdl/src/vhdl/axi_sg_reset.vhd:189]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_reset' (215#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/950a27d1/hdl/src/vhdl/axi_sg_reset.vhd:149]
INFO: [Synth 8-638] synthesizing module 'axi_sg_cmd_status' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/950a27d1/hdl/src/vhdl/axi_sg_cmd_status.vhd:177]
INFO: [Synth 8-638] synthesizing module 'axi_sg_fifo' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/950a27d1/hdl/src/vhdl/axi_sg_fifo.vhd:140]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_fifo' (216#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/950a27d1/hdl/src/vhdl/axi_sg_fifo.vhd:140]
INFO: [Synth 8-638] synthesizing module 'axi_sg_fifo__parameterized0' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/950a27d1/hdl/src/vhdl/axi_sg_fifo.vhd:140]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_fifo__parameterized0' (216#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/950a27d1/hdl/src/vhdl/axi_sg_fifo.vhd:140]
INFO: [Synth 8-638] synthesizing module 'axi_sg_fifo__parameterized1' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/950a27d1/hdl/src/vhdl/axi_sg_fifo.vhd:140]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_fifo__parameterized1' (216#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/950a27d1/hdl/src/vhdl/axi_sg_fifo.vhd:140]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_cmd_status' (217#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/950a27d1/hdl/src/vhdl/axi_sg_cmd_status.vhd:177]
INFO: [Synth 8-638] synthesizing module 'axi_sg_rd_status_cntl' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/950a27d1/hdl/src/vhdl/axi_sg_rd_status_cntl.vhd:189]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_rd_status_cntl' (218#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/950a27d1/hdl/src/vhdl/axi_sg_rd_status_cntl.vhd:189]
INFO: [Synth 8-638] synthesizing module 'axi_sg_scc' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/950a27d1/hdl/src/vhdl/axi_sg_scc.vhd:226]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_scc' (219#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/950a27d1/hdl/src/vhdl/axi_sg_scc.vhd:226]
INFO: [Synth 8-638] synthesizing module 'axi_sg_addr_cntl' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/950a27d1/hdl/src/vhdl/axi_sg_addr_cntl.vhd:265]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/950a27d1/hdl/src/vhdl/axi_sg_addr_cntl.vhd:342]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/950a27d1/hdl/src/vhdl/axi_sg_addr_cntl.vhd:348]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_addr_cntl' (220#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/950a27d1/hdl/src/vhdl/axi_sg_addr_cntl.vhd:265]
INFO: [Synth 8-638] synthesizing module 'axi_sg_rddata_cntl' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/950a27d1/hdl/src/vhdl/axi_sg_rddata_cntl.vhd:365]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_rddata_cntl' (221#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/950a27d1/hdl/src/vhdl/axi_sg_rddata_cntl.vhd:365]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_mm2s_basic_wrap' (222#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/950a27d1/hdl/src/vhdl/axi_sg_mm2s_basic_wrap.vhd:301]
INFO: [Synth 8-638] synthesizing module 'axi_sg_s2mm_basic_wrap' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/950a27d1/hdl/src/vhdl/axi_sg_s2mm_basic_wrap.vhd:306]
INFO: [Synth 8-638] synthesizing module 'axi_sg_wr_status_cntl' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/950a27d1/hdl/src/vhdl/axi_sg_wr_status_cntl.vhd:251]
INFO: [Synth 8-638] synthesizing module 'axi_sg_fifo__parameterized2' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/950a27d1/hdl/src/vhdl/axi_sg_fifo.vhd:140]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized0' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized0' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-638] synthesizing module 'cntr_incr_decr_addn_f__parameterized0' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:143]
INFO: [Synth 8-256] done synthesizing module 'cntr_incr_decr_addn_f__parameterized0' (222#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:143]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized0' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized0' (222#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized0' (222#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized0' (222#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_fifo__parameterized2' (222#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/950a27d1/hdl/src/vhdl/axi_sg_fifo.vhd:140]
INFO: [Synth 8-638] synthesizing module 'axi_sg_fifo__parameterized3' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/950a27d1/hdl/src/vhdl/axi_sg_fifo.vhd:140]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized1' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized1' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-638] synthesizing module 'cntr_incr_decr_addn_f__parameterized1' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:143]
INFO: [Synth 8-256] done synthesizing module 'cntr_incr_decr_addn_f__parameterized1' (222#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:143]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized1' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized1' (222#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized1' (222#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized1' (222#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_fifo__parameterized3' (222#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/950a27d1/hdl/src/vhdl/axi_sg_fifo.vhd:140]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_wr_status_cntl' (223#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/950a27d1/hdl/src/vhdl/axi_sg_wr_status_cntl.vhd:251]
INFO: [Synth 8-638] synthesizing module 'axi_sg_scc_wr' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/950a27d1/hdl/src/vhdl/axi_sg_scc_wr.vhd:226]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_scc_wr' (224#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/950a27d1/hdl/src/vhdl/axi_sg_scc_wr.vhd:226]
INFO: [Synth 8-638] synthesizing module 'axi_sg_addr_cntl__parameterized0' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/950a27d1/hdl/src/vhdl/axi_sg_addr_cntl.vhd:265]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_addr_cntl__parameterized0' (224#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/950a27d1/hdl/src/vhdl/axi_sg_addr_cntl.vhd:265]
INFO: [Synth 8-638] synthesizing module 'axi_sg_wrdata_cntl' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/950a27d1/hdl/src/vhdl/axi_sg_wrdata_cntl.vhd:382]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_wrdata_cntl' (225#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/950a27d1/hdl/src/vhdl/axi_sg_wrdata_cntl.vhd:382]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_s2mm_basic_wrap' (226#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/950a27d1/hdl/src/vhdl/axi_sg_s2mm_basic_wrap.vhd:306]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_datamover' (227#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/950a27d1/hdl/src/vhdl/axi_sg_datamover.vhd:516]
INFO: [Synth 8-256] done synthesizing module 'axi_sg' (228#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/950a27d1/hdl/src/vhdl/axi_sg.vhd:402]
INFO: [Synth 8-638] synthesizing module 'axi_datamover' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover.vhd:528]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_mm2s_full_wrap' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_mm2s_full_wrap.vhd:312]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_reset' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_reset.vhd:153]
INFO: [Synth 8-4471] merging register 'sig_cmd_stat_rst_int_reg_n_reg' into 'sig_cmd_stat_rst_user_reg_n_cdc_from_reg' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_reset.vhd:191]
INFO: [Synth 8-4471] merging register 'sig_mmap_rst_reg_n_reg' into 'sig_cmd_stat_rst_user_reg_n_cdc_from_reg' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_reset.vhd:194]
INFO: [Synth 8-4471] merging register 'sig_stream_rst_reg_n_reg' into 'sig_cmd_stat_rst_user_reg_n_cdc_from_reg' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_reset.vhd:197]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_reset' (229#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_reset.vhd:153]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_cmd_status' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_cmd_status.vhd:184]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo' (230#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized0' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized0' (230#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_cmd_status' (231#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_cmd_status.vhd:184]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_rd_status_cntl' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_rd_status_cntl.vhd:194]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_rd_status_cntl' (232#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_rd_status_cntl.vhd:194]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_pcc' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_pcc.vhd:326]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_strb_gen2' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_strb_gen2.vhd:132]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_strb_gen2' (233#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_strb_gen2.vhd:132]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_strb_gen2__parameterized0' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_strb_gen2.vhd:132]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_strb_gen2__parameterized0' (233#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_strb_gen2.vhd:132]
INFO: [Synth 8-226] default block is never used [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_pcc.vhd:2400]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_pcc' (234#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_pcc.vhd:326]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_addr_cntl' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_addr_cntl.vhd:264]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_addr_cntl.vhd:341]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_addr_cntl.vhd:347]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized1' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized2' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized2' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-638] synthesizing module 'cntr_incr_decr_addn_f__parameterized2' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:143]
INFO: [Synth 8-256] done synthesizing module 'cntr_incr_decr_addn_f__parameterized2' (234#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:143]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized2' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized2' (234#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized2' (234#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized2' (234#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized1' (234#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_addr_cntl' (235#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_addr_cntl.vhd:264]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_rddata_cntl' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_rddata_cntl.vhd:369]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_rdmux' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_rdmux.vhd:118]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_rdmux' (236#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_rdmux.vhd:118]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized2' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized3' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized3' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-638] synthesizing module 'cntr_incr_decr_addn_f__parameterized3' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:143]
INFO: [Synth 8-256] done synthesizing module 'cntr_incr_decr_addn_f__parameterized3' (236#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:143]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized3' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized3' (236#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized3' (236#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized3' (236#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized2' (236#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_rddata_cntl' (237#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_rddata_cntl.vhd:369]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_mm2s_full_wrap' (238#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_mm2s_full_wrap.vhd:312]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_s2mm_full_wrap' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_s2mm_full_wrap.vhd:335]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_wr_status_cntl' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_wr_status_cntl.vhd:256]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized3' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized4' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized4' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-638] synthesizing module 'cntr_incr_decr_addn_f__parameterized4' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:143]
INFO: [Synth 8-256] done synthesizing module 'cntr_incr_decr_addn_f__parameterized4' (238#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:143]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized4' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized4' (238#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized4' (238#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized4' (238#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized3' (238#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized4' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized5' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized5' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-638] synthesizing module 'cntr_incr_decr_addn_f__parameterized5' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:143]
INFO: [Synth 8-256] done synthesizing module 'cntr_incr_decr_addn_f__parameterized5' (238#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:143]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized5' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized5' (238#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized5' (238#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized5' (238#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized4' (238#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_wr_status_cntl' (239#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_wr_status_cntl.vhd:256]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_pcc__parameterized0' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_pcc.vhd:326]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_strb_gen2__parameterized1' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_strb_gen2.vhd:132]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_strb_gen2__parameterized1' (239#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_strb_gen2.vhd:132]
INFO: [Synth 8-226] default block is never used [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_pcc.vhd:2400]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_pcc__parameterized0' (239#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_pcc.vhd:326]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_addr_cntl__parameterized0' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_addr_cntl.vhd:264]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized5' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized6' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized6' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-638] synthesizing module 'cntr_incr_decr_addn_f__parameterized6' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:143]
INFO: [Synth 8-256] done synthesizing module 'cntr_incr_decr_addn_f__parameterized6' (239#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:143]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized6' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized6' (239#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized6' (239#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized6' (239#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized5' (239#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_addr_cntl__parameterized0' (239#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_addr_cntl.vhd:264]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_wrdata_cntl' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_wrdata_cntl.vhd:388]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized6' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized7' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized7' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-638] synthesizing module 'cntr_incr_decr_addn_f__parameterized7' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:143]
INFO: [Synth 8-256] done synthesizing module 'cntr_incr_decr_addn_f__parameterized7' (239#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:143]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized7' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized7' (239#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized7' (239#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized7' (239#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized6' (239#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_wrdata_cntl' (240#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_wrdata_cntl.vhd:388]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_skid2mm_buf' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_skid2mm_buf.vhd:125]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_skid2mm_buf.vhd:150]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_skid2mm_buf.vhd:151]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_skid2mm_buf.vhd:153]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_skid2mm_buf.vhd:154]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_wr_demux' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_wr_demux.vhd:124]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_wr_demux' (241#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_wr_demux.vhd:124]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_skid2mm_buf' (242#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_skid2mm_buf.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_s2mm_full_wrap' (243#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_s2mm_full_wrap.vhd:335]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover' (244#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover.vhd:528]
INFO: [Synth 8-256] done synthesizing module 'axi_cdma_sg_wrap' (245#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_cdma_v4_1/53459acb/hdl/src/vhdl/axi_cdma_sg_wrap.vhd:403]
INFO: [Synth 8-256] done synthesizing module 'axi_cdma' (246#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_cdma_v4_1/53459acb/hdl/src/vhdl/axi_cdma.vhd:375]
INFO: [Synth 8-256] done synthesizing module 'uub_proto2_axi_cdma_0_0' (247#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_axi_cdma_0_0/synth/uub_proto2_axi_cdma_0_0.vhd:143]
WARNING: [Synth 8-350] instance 'axi_cdma_0' of module 'uub_proto2_axi_cdma_0_0' requires 79 connections, but only 78 given [C:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/hdl/uub_proto2.v:34145]
INFO: [Synth 8-638] synthesizing module 'uub_proto2_axi_interconnect_0_1' [C:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/hdl/uub_proto2.v:22713]
INFO: [Synth 8-638] synthesizing module 'i00_couplers_imp_1R64RLA' [C:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/hdl/uub_proto2.v:1502]
INFO: [Synth 8-256] done synthesizing module 'i00_couplers_imp_1R64RLA' (248#1) [C:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/hdl/uub_proto2.v:1502]
INFO: [Synth 8-638] synthesizing module 'i01_couplers_imp_11EH6NC' [C:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/hdl/uub_proto2.v:1746]
INFO: [Synth 8-256] done synthesizing module 'i01_couplers_imp_11EH6NC' (249#1) [C:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/hdl/uub_proto2.v:1746]
INFO: [Synth 8-638] synthesizing module 'i02_couplers_imp_BHIJHE' [C:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/hdl/uub_proto2.v:1990]
INFO: [Synth 8-256] done synthesizing module 'i02_couplers_imp_BHIJHE' (250#1) [C:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/hdl/uub_proto2.v:1990]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_1H08M26' [C:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/hdl/uub_proto2.v:2234]
INFO: [Synth 8-638] synthesizing module 'uub_proto2_auto_ds_7' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_auto_ds_7/synth/uub_proto2_auto_ds_7.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_top' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_top.v:79]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_axi_downsizer' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_axi_downsizer.v:71]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_a_downsizer' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_a_downsizer.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axic_fifo' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_fifo.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_fifo_gen' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_fifo_gen.v:60]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0.vhd:665]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0_synth' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33314]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:32083]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20531]
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12343]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12449]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12450]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12451]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12452]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo' (251#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12343]
INFO: [Synth 8-638] synthesizing module 'input_blk' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-256] done synthesizing module 'input_blk' (252#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-638] synthesizing module 'memory' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-638] synthesizing module 'dmem' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5413]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5427]
INFO: [Synth 8-256] done synthesizing module 'dmem' (253#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5413]
INFO: [Synth 8-256] done synthesizing module 'memory' (254#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-638] synthesizing module 'rd_logic' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:19638]
INFO: [Synth 8-638] synthesizing module 'rd_bin_cntr' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8146]
INFO: [Synth 8-256] done synthesizing module 'rd_bin_cntr' (255#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8146]
INFO: [Synth 8-638] synthesizing module 'rd_status_flags_ss' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8755]
INFO: [Synth 8-638] synthesizing module 'compare' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-256] done synthesizing module 'compare' (256#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-256] done synthesizing module 'rd_status_flags_ss' (257#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8755]
INFO: [Synth 8-638] synthesizing module 'rd_fwft' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:10908]
INFO: [Synth 8-226] default block is never used [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:11009]
INFO: [Synth 8-226] default block is never used [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:11333]
INFO: [Synth 8-226] default block is never used [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:11418]
INFO: [Synth 8-256] done synthesizing module 'rd_fwft' (258#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:10908]
INFO: [Synth 8-256] done synthesizing module 'rd_logic' (259#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:19638]
INFO: [Synth 8-638] synthesizing module 'wr_logic' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:16199]
INFO: [Synth 8-638] synthesizing module 'wr_bin_cntr' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7729]
INFO: [Synth 8-256] done synthesizing module 'wr_bin_cntr' (260#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7729]
INFO: [Synth 8-638] synthesizing module 'wr_status_flags_ss' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:13799]
INFO: [Synth 8-256] done synthesizing module 'wr_status_flags_ss' (261#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:13799]
INFO: [Synth 8-256] done synthesizing module 'wr_logic' (262#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:16199]
INFO: [Synth 8-638] synthesizing module 'output_blk' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'output_blk' (263#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo' (264#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20531]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top' (265#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:32083]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0_synth' (266#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33314]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0' (267#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0.vhd:665]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_fifo_gen' (268#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_fifo_gen.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axic_fifo' (269#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_fifo.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axic_fifo__parameterized0' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_fifo.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_fifo_gen__parameterized0' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_fifo_gen.v:60]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0__parameterized0' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0.vhd:665]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0_synth__parameterized0' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33314]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized0' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:32083]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized0' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20531]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized0' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized0' (269#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized0' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-638] synthesizing module 'dmem__parameterized0' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5413]
INFO: [Synth 8-256] done synthesizing module 'dmem__parameterized0' (269#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5413]
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized0' (269#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized0' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized0' (269#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized0' (269#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20531]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized0' (269#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:32083]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0_synth__parameterized0' (269#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33314]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0__parameterized0' (269#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0.vhd:665]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_fifo_gen__parameterized0' (269#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_fifo_gen.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axic_fifo__parameterized0' (269#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_fifo.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_a_downsizer' (270#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_a_downsizer.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_w_downsizer' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_w_downsizer.v:63]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_w_downsizer' (271#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_w_downsizer.v:63]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_b_downsizer' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_b_downsizer.v:65]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_b_downsizer' (272#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_b_downsizer.v:65]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_a_downsizer__parameterized0' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_a_downsizer.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_a_downsizer__parameterized0' (272#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_a_downsizer.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_r_downsizer' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_r_downsizer.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_r_downsizer' (273#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_r_downsizer.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_axi_downsizer' (274#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_axi_downsizer.v:71]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_top' (275#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_top.v:79]
INFO: [Synth 8-256] done synthesizing module 'uub_proto2_auto_ds_7' (276#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_auto_ds_7/synth/uub_proto2_auto_ds_7.v:57]
INFO: [Synth 8-638] synthesizing module 'uub_proto2_auto_pc_1' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_auto_pc_1/synth/uub_proto2_auto_pc_1.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_axi_protocol_converter' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_axi_protocol_converter.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s.v:39]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized0' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_axi2vector__parameterized0' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_axi2vector__parameterized0' (276#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized3' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized3' (276#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized4' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized4' (276#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized5' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized5' (276#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized6' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized6' (276#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized7' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized7' (276#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_vector2axi__parameterized0' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_vector2axi__parameterized0' (276#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized0' (276#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_aw_channel' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_aw_channel.v:5]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_cmd_translator' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_cmd_translator.v:17]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_incr_cmd' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_incr_cmd.v:11]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_incr_cmd' (277#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_incr_cmd.v:11]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_wrap_cmd' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_wrap_cmd.v:11]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_wrap_cmd' (278#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_wrap_cmd.v:11]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_cmd_translator' (279#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_cmd_translator.v:17]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_wr_cmd_fsm' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_wr_cmd_fsm.v:10]
INFO: [Synth 8-226] default block is never used [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_wr_cmd_fsm.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_wr_cmd_fsm' (280#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_wr_cmd_fsm.v:10]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_aw_channel' (281#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_aw_channel.v:5]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_b_channel' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_b_channel.v:10]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_simple_fifo' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_simple_fifo' (282#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_simple_fifo__parameterized0' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_simple_fifo__parameterized0' (282#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_b_channel' (283#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_b_channel.v:10]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_ar_channel' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_ar_channel.v:5]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_rd_cmd_fsm' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_rd_cmd_fsm.v:10]
INFO: [Synth 8-226] default block is never used [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_rd_cmd_fsm.v:72]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_rd_cmd_fsm' (284#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_rd_cmd_fsm.v:10]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_ar_channel' (285#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_ar_channel.v:5]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_r_channel' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_r_channel.v:21]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_simple_fifo__parameterized1' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_simple_fifo__parameterized1' (285#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_simple_fifo__parameterized2' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_simple_fifo__parameterized2' (285#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_r_channel' (286#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_r_channel.v:21]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized1' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_axi2vector__parameterized1' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_axi2vector__parameterized1' (286#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized8' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized8' (286#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized9' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized9' (286#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized10' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized10' (286#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized11' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized11' (286#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized12' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized12' (286#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_vector2axi__parameterized1' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_vector2axi__parameterized1' (286#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized1' (286#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s' (287#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s.v:39]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_axi_protocol_converter' (288#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_axi_protocol_converter.v:62]
INFO: [Synth 8-256] done synthesizing module 'uub_proto2_auto_pc_1' (289#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_auto_pc_1/synth/uub_proto2_auto_pc_1.v:57]
WARNING: [Synth 8-350] instance 'auto_pc' of module 'uub_proto2_auto_pc_1' requires 56 connections, but only 53 given [C:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/hdl/uub_proto2.v:2561]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_1H08M26' (290#1) [C:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/hdl/uub_proto2.v:2234]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_1OLSULK' [C:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/hdl/uub_proto2.v:2997]
INFO: [Synth 8-638] synthesizing module 'uub_proto2_auto_ds_8' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_auto_ds_8/synth/uub_proto2_auto_ds_8.v:57]
INFO: [Synth 8-256] done synthesizing module 'uub_proto2_auto_ds_8' (291#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_auto_ds_8/synth/uub_proto2_auto_ds_8.v:57]
INFO: [Synth 8-638] synthesizing module 'uub_proto2_auto_pc_2' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_auto_pc_2/synth/uub_proto2_auto_pc_2.v:57]
INFO: [Synth 8-256] done synthesizing module 'uub_proto2_auto_pc_2' (292#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_auto_pc_2/synth/uub_proto2_auto_pc_2.v:57]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_1OLSULK' (293#1) [C:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/hdl/uub_proto2.v:2997]
INFO: [Synth 8-638] synthesizing module 'm02_couplers_imp_WOCCO2' [C:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/hdl/uub_proto2.v:4155]
INFO: [Synth 8-638] synthesizing module 'uub_proto2_auto_ds_9' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_auto_ds_9/synth/uub_proto2_auto_ds_9.v:57]
INFO: [Synth 8-256] done synthesizing module 'uub_proto2_auto_ds_9' (294#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_auto_ds_9/synth/uub_proto2_auto_ds_9.v:57]
INFO: [Synth 8-638] synthesizing module 'uub_proto2_auto_pc_3' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_auto_pc_3/synth/uub_proto2_auto_pc_3.v:57]
INFO: [Synth 8-256] done synthesizing module 'uub_proto2_auto_pc_3' (295#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_auto_pc_3/synth/uub_proto2_auto_pc_3.v:57]
INFO: [Synth 8-256] done synthesizing module 'm02_couplers_imp_WOCCO2' (296#1) [C:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/hdl/uub_proto2.v:4155]
INFO: [Synth 8-638] synthesizing module 'm03_couplers_imp_4M6Y5G' [C:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/hdl/uub_proto2.v:4933]
INFO: [Synth 8-638] synthesizing module 'uub_proto2_auto_ds_10' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_auto_ds_10/synth/uub_proto2_auto_ds_10.v:57]
INFO: [Synth 8-256] done synthesizing module 'uub_proto2_auto_ds_10' (297#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_auto_ds_10/synth/uub_proto2_auto_ds_10.v:57]
INFO: [Synth 8-638] synthesizing module 'uub_proto2_auto_pc_4' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_auto_pc_4/synth/uub_proto2_auto_pc_4.v:57]
INFO: [Synth 8-256] done synthesizing module 'uub_proto2_auto_pc_4' (298#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_auto_pc_4/synth/uub_proto2_auto_pc_4.v:57]
INFO: [Synth 8-256] done synthesizing module 'm03_couplers_imp_4M6Y5G' (299#1) [C:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/hdl/uub_proto2.v:4933]
INFO: [Synth 8-638] synthesizing module 'm04_couplers_imp_1V4C0S7' [C:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/hdl/uub_proto2.v:5331]
INFO: [Synth 8-638] synthesizing module 'uub_proto2_auto_ds_11' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_auto_ds_11/synth/uub_proto2_auto_ds_11.v:57]
INFO: [Synth 8-256] done synthesizing module 'uub_proto2_auto_ds_11' (300#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_auto_ds_11/synth/uub_proto2_auto_ds_11.v:57]
INFO: [Synth 8-638] synthesizing module 'uub_proto2_auto_pc_5' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_auto_pc_5/synth/uub_proto2_auto_pc_5.v:57]
INFO: [Synth 8-256] done synthesizing module 'uub_proto2_auto_pc_5' (301#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_auto_pc_5/synth/uub_proto2_auto_pc_5.v:57]
INFO: [Synth 8-256] done synthesizing module 'm04_couplers_imp_1V4C0S7' (302#1) [C:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/hdl/uub_proto2.v:5331]
INFO: [Synth 8-638] synthesizing module 'm05_couplers_imp_157CSDT' [C:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/hdl/uub_proto2.v:6109]
INFO: [Synth 8-638] synthesizing module 'uub_proto2_auto_ds_12' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_auto_ds_12/synth/uub_proto2_auto_ds_12.v:57]
INFO: [Synth 8-256] done synthesizing module 'uub_proto2_auto_ds_12' (303#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_auto_ds_12/synth/uub_proto2_auto_ds_12.v:57]
INFO: [Synth 8-638] synthesizing module 'uub_proto2_auto_pc_6' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_auto_pc_6/synth/uub_proto2_auto_pc_6.v:57]
INFO: [Synth 8-256] done synthesizing module 'uub_proto2_auto_pc_6' (304#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_auto_pc_6/synth/uub_proto2_auto_pc_6.v:57]
WARNING: [Synth 8-350] instance 'auto_pc' of module 'uub_proto2_auto_pc_6' requires 56 connections, but only 54 given [C:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/hdl/uub_proto2.v:6440]
INFO: [Synth 8-256] done synthesizing module 'm05_couplers_imp_157CSDT' (305#1) [C:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/hdl/uub_proto2.v:6109]
INFO: [Synth 8-638] synthesizing module 'm06_couplers_imp_GEYDTN' [C:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/hdl/uub_proto2.v:7257]
INFO: [Synth 8-256] done synthesizing module 'm06_couplers_imp_GEYDTN' (306#1) [C:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/hdl/uub_proto2.v:7257]
INFO: [Synth 8-638] synthesizing module 'm07_couplers_imp_Q60DOD' [C:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/hdl/uub_proto2.v:7920]
INFO: [Synth 8-638] synthesizing module 'uub_proto2_auto_ds_13' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_auto_ds_13/synth/uub_proto2_auto_ds_13.v:57]
INFO: [Synth 8-256] done synthesizing module 'uub_proto2_auto_ds_13' (307#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_auto_ds_13/synth/uub_proto2_auto_ds_13.v:57]
WARNING: [Synth 8-350] instance 'auto_ds' of module 'uub_proto2_auto_ds_13' requires 72 connections, but only 70 given [C:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/hdl/uub_proto2.v:8207]
INFO: [Synth 8-256] done synthesizing module 'm07_couplers_imp_Q60DOD' (308#1) [C:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/hdl/uub_proto2.v:7920]
INFO: [Synth 8-638] synthesizing module 'm08_couplers_imp_9NSU8S' [C:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/hdl/uub_proto2.v:8280]
INFO: [Synth 8-638] synthesizing module 'uub_proto2_auto_ds_14' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_auto_ds_14/synth/uub_proto2_auto_ds_14.v:57]
INFO: [Synth 8-256] done synthesizing module 'uub_proto2_auto_ds_14' (309#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_auto_ds_14/synth/uub_proto2_auto_ds_14.v:57]
WARNING: [Synth 8-350] instance 'auto_ds' of module 'uub_proto2_auto_ds_14' requires 72 connections, but only 70 given [C:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/hdl/uub_proto2.v:8567]
INFO: [Synth 8-256] done synthesizing module 'm08_couplers_imp_9NSU8S' (310#1) [C:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/hdl/uub_proto2.v:8280]
INFO: [Synth 8-638] synthesizing module 'm09_couplers_imp_JWC6L6' [C:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/hdl/uub_proto2.v:8640]
INFO: [Synth 8-638] synthesizing module 'uub_proto2_auto_ds_15' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_auto_ds_15/synth/uub_proto2_auto_ds_15.v:57]
INFO: [Synth 8-256] done synthesizing module 'uub_proto2_auto_ds_15' (311#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_auto_ds_15/synth/uub_proto2_auto_ds_15.v:57]
WARNING: [Synth 8-350] instance 'auto_ds' of module 'uub_proto2_auto_ds_15' requires 72 connections, but only 70 given [C:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/hdl/uub_proto2.v:8927]
INFO: [Synth 8-256] done synthesizing module 'm09_couplers_imp_JWC6L6' (312#1) [C:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/hdl/uub_proto2.v:8640]
INFO: [Synth 8-638] synthesizing module 'm10_couplers_imp_93S01C' [C:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/hdl/uub_proto2.v:9000]
INFO: [Synth 8-638] synthesizing module 'uub_proto2_auto_ds_16' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_auto_ds_16/synth/uub_proto2_auto_ds_16.v:57]
INFO: [Synth 8-256] done synthesizing module 'uub_proto2_auto_ds_16' (313#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_auto_ds_16/synth/uub_proto2_auto_ds_16.v:57]
WARNING: [Synth 8-350] instance 'auto_ds' of module 'uub_proto2_auto_ds_16' requires 72 connections, but only 70 given [C:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/hdl/uub_proto2.v:9287]
INFO: [Synth 8-256] done synthesizing module 'm10_couplers_imp_93S01C' (314#1) [C:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/hdl/uub_proto2.v:9000]
INFO: [Synth 8-638] synthesizing module 'm11_couplers_imp_JCDZLI' [C:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/hdl/uub_proto2.v:9360]
INFO: [Synth 8-638] synthesizing module 'uub_proto2_auto_ds_17' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_auto_ds_17/synth/uub_proto2_auto_ds_17.v:57]
INFO: [Synth 8-256] done synthesizing module 'uub_proto2_auto_ds_17' (315#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_auto_ds_17/synth/uub_proto2_auto_ds_17.v:57]
WARNING: [Synth 8-350] instance 'auto_ds' of module 'uub_proto2_auto_ds_17' requires 72 connections, but only 70 given [C:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/hdl/uub_proto2.v:9647]
INFO: [Synth 8-256] done synthesizing module 'm11_couplers_imp_JCDZLI' (316#1) [C:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/hdl/uub_proto2.v:9360]
INFO: [Synth 8-638] synthesizing module 'm12_couplers_imp_1SYKCZG' [C:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/hdl/uub_proto2.v:9720]
INFO: [Synth 8-638] synthesizing module 'uub_proto2_auto_ds_18' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_auto_ds_18/synth/uub_proto2_auto_ds_18.v:57]
INFO: [Synth 8-256] done synthesizing module 'uub_proto2_auto_ds_18' (317#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_auto_ds_18/synth/uub_proto2_auto_ds_18.v:57]
WARNING: [Synth 8-350] instance 'auto_ds' of module 'uub_proto2_auto_ds_18' requires 72 connections, but only 70 given [C:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/hdl/uub_proto2.v:10007]
INFO: [Synth 8-256] done synthesizing module 'm12_couplers_imp_1SYKCZG' (318#1) [C:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/hdl/uub_proto2.v:9720]
INFO: [Synth 8-638] synthesizing module 'm13_couplers_imp_13T53WA' [C:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/hdl/uub_proto2.v:10080]
INFO: [Synth 8-638] synthesizing module 'uub_proto2_auto_ds_19' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_auto_ds_19/synth/uub_proto2_auto_ds_19.v:57]
INFO: [Synth 8-256] done synthesizing module 'uub_proto2_auto_ds_19' (319#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_auto_ds_19/synth/uub_proto2_auto_ds_19.v:57]
WARNING: [Synth 8-350] instance 'auto_ds' of module 'uub_proto2_auto_ds_19' requires 72 connections, but only 70 given [C:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/hdl/uub_proto2.v:10367]
INFO: [Synth 8-256] done synthesizing module 'm13_couplers_imp_13T53WA' (320#1) [C:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/hdl/uub_proto2.v:10080]
INFO: [Synth 8-638] synthesizing module 'm14_couplers_imp_UL5PIH' [C:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/hdl/uub_proto2.v:10440]
INFO: [Synth 8-638] synthesizing module 'uub_proto2_auto_ds_20' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_auto_ds_20/synth/uub_proto2_auto_ds_20.v:57]
INFO: [Synth 8-256] done synthesizing module 'uub_proto2_auto_ds_20' (321#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_auto_ds_20/synth/uub_proto2_auto_ds_20.v:57]
WARNING: [Synth 8-350] instance 'auto_ds' of module 'uub_proto2_auto_ds_20' requires 72 connections, but only 68 given [C:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/hdl/uub_proto2.v:10719]
INFO: [Synth 8-256] done synthesizing module 'm14_couplers_imp_UL5PIH' (322#1) [C:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/hdl/uub_proto2.v:10440]
INFO: [Synth 8-638] synthesizing module 'm15_couplers_imp_35EC6N' [C:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/hdl/uub_proto2.v:10790]
INFO: [Synth 8-638] synthesizing module 'uub_proto2_auto_ds_21' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_auto_ds_21/synth/uub_proto2_auto_ds_21.v:57]
INFO: [Synth 8-256] done synthesizing module 'uub_proto2_auto_ds_21' (323#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_auto_ds_21/synth/uub_proto2_auto_ds_21.v:57]
WARNING: [Synth 8-350] instance 'auto_ds' of module 'uub_proto2_auto_ds_21' requires 72 connections, but only 68 given [C:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/hdl/uub_proto2.v:11069]
INFO: [Synth 8-256] done synthesizing module 'm15_couplers_imp_35EC6N' (324#1) [C:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/hdl/uub_proto2.v:10790]
INFO: [Synth 8-638] synthesizing module 'm16_couplers_imp_19RMT45' [C:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/hdl/uub_proto2.v:11140]
INFO: [Synth 8-638] synthesizing module 'uub_proto2_auto_ds_22' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_auto_ds_22/synth/uub_proto2_auto_ds_22.v:57]
INFO: [Synth 8-256] done synthesizing module 'uub_proto2_auto_ds_22' (325#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_auto_ds_22/synth/uub_proto2_auto_ds_22.v:57]
WARNING: [Synth 8-350] instance 'auto_ds' of module 'uub_proto2_auto_ds_22' requires 72 connections, but only 68 given [C:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/hdl/uub_proto2.v:11419]
INFO: [Synth 8-256] done synthesizing module 'm16_couplers_imp_19RMT45' (326#1) [C:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/hdl/uub_proto2.v:11140]
INFO: [Synth 8-638] synthesizing module 'm17_couplers_imp_1HPLSIR' [C:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/hdl/uub_proto2.v:11490]
INFO: [Synth 8-638] synthesizing module 'uub_proto2_auto_ds_23' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_auto_ds_23/synth/uub_proto2_auto_ds_23.v:57]
INFO: [Synth 8-256] done synthesizing module 'uub_proto2_auto_ds_23' (327#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_auto_ds_23/synth/uub_proto2_auto_ds_23.v:57]
WARNING: [Synth 8-350] instance 'auto_ds' of module 'uub_proto2_auto_ds_23' requires 72 connections, but only 68 given [C:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/hdl/uub_proto2.v:11769]
INFO: [Synth 8-256] done synthesizing module 'm17_couplers_imp_1HPLSIR' (328#1) [C:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/hdl/uub_proto2.v:11490]
INFO: [Synth 8-638] synthesizing module 'm18_couplers_imp_1GGB2BM' [C:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/hdl/uub_proto2.v:11840]
INFO: [Synth 8-638] synthesizing module 'uub_proto2_auto_ds_24' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_auto_ds_24/synth/uub_proto2_auto_ds_24.v:57]
INFO: [Synth 8-256] done synthesizing module 'uub_proto2_auto_ds_24' (329#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_auto_ds_24/synth/uub_proto2_auto_ds_24.v:57]
WARNING: [Synth 8-350] instance 'auto_ds' of module 'uub_proto2_auto_ds_24' requires 72 connections, but only 68 given [C:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/hdl/uub_proto2.v:12119]
INFO: [Synth 8-256] done synthesizing module 'm18_couplers_imp_1GGB2BM' (330#1) [C:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/hdl/uub_proto2.v:11840]
INFO: [Synth 8-638] synthesizing module 'm19_couplers_imp_1O1SOG4' [C:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/hdl/uub_proto2.v:12190]
INFO: [Synth 8-638] synthesizing module 'uub_proto2_auto_ds_25' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_auto_ds_25/synth/uub_proto2_auto_ds_25.v:57]
INFO: [Synth 8-256] done synthesizing module 'uub_proto2_auto_ds_25' (331#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_auto_ds_25/synth/uub_proto2_auto_ds_25.v:57]
INFO: [Synth 8-638] synthesizing module 'uub_proto2_auto_pc_7' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_auto_pc_7/synth/uub_proto2_auto_pc_7.v:57]
INFO: [Synth 8-256] done synthesizing module 'uub_proto2_auto_pc_7' (332#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_auto_pc_7/synth/uub_proto2_auto_pc_7.v:57]
WARNING: [Synth 8-350] instance 'auto_pc' of module 'uub_proto2_auto_pc_7' requires 56 connections, but only 54 given [C:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/hdl/uub_proto2.v:12521]
INFO: [Synth 8-256] done synthesizing module 'm19_couplers_imp_1O1SOG4' (333#1) [C:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/hdl/uub_proto2.v:12190]
INFO: [Synth 8-638] synthesizing module 'm20_couplers_imp_PH0IXF' [C:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/hdl/uub_proto2.v:12578]
INFO: [Synth 8-638] synthesizing module 'uub_proto2_auto_ds_26' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_auto_ds_26/synth/uub_proto2_auto_ds_26.v:57]
INFO: [Synth 8-256] done synthesizing module 'uub_proto2_auto_ds_26' (334#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_auto_ds_26/synth/uub_proto2_auto_ds_26.v:57]
INFO: [Synth 8-638] synthesizing module 'uub_proto2_auto_pc_8' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_auto_pc_8/synth/uub_proto2_auto_pc_8.v:57]
INFO: [Synth 8-256] done synthesizing module 'uub_proto2_auto_pc_8' (335#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_auto_pc_8/synth/uub_proto2_auto_pc_8.v:57]
WARNING: [Synth 8-350] instance 'auto_pc' of module 'uub_proto2_auto_pc_8' requires 56 connections, but only 54 given [C:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/hdl/uub_proto2.v:12909]
INFO: [Synth 8-256] done synthesizing module 'm20_couplers_imp_PH0IXF' (336#1) [C:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/hdl/uub_proto2.v:12578]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_1PELFFZ' [C:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/hdl/uub_proto2.v:13889]
INFO: [Synth 8-638] synthesizing module 'uub_proto2_auto_pc_9' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_auto_pc_9/synth/uub_proto2_auto_pc_9.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_axi_protocol_converter__parameterized0' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_axi_protocol_converter.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_axi_protocol_converter__parameterized0' (336#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_axi_protocol_converter.v:62]
INFO: [Synth 8-256] done synthesizing module 'uub_proto2_auto_pc_9' (337#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_auto_pc_9/synth/uub_proto2_auto_pc_9.v:57]
INFO: [Synth 8-638] synthesizing module 'uub_proto2_auto_us_2' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_auto_us_2/synth/uub_proto2_auto_us_2.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_top__parameterized0' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_top.v:79]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_axi_upsizer' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_axi_upsizer.v:72]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized2' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_axi2vector__parameterized2' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_axi2vector__parameterized2' (337#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized13' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized13' (337#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized14' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized14' (337#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized15' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized15' (337#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized16' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized16' (337#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized17' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized17' (337#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_vector2axi__parameterized2' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_vector2axi__parameterized2' (337#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized2' (337#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_a_upsizer' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_a_upsizer.v:63]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_command_fifo' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_command_fifo.v:62]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_command_fifo' (338#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_command_fifo.v:62]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_command_fifo__parameterized0' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_command_fifo.v:62]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_command_fifo__parameterized0' (338#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_command_fifo.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_a_upsizer' (339#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_a_upsizer.v:63]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_w_upsizer' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_w_upsizer' (340#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_a_upsizer__parameterized0' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_a_upsizer.v:63]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_command_fifo__parameterized1' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_command_fifo.v:62]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_command_fifo__parameterized1' (340#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_command_fifo.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_a_upsizer__parameterized0' (340#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_a_upsizer.v:63]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_r_upsizer' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_r_upsizer.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_r_upsizer' (341#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_r_upsizer.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized3' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_axi2vector__parameterized3' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_axi2vector__parameterized3' (341#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized18' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized18' (341#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized19' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized19' (341#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized20' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized20' (341#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized21' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized21' (341#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized22' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized22' (341#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_vector2axi__parameterized3' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_vector2axi__parameterized3' (341#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized3' (341#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_axi_upsizer' (342#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_axi_upsizer.v:72]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_top__parameterized0' (342#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_top.v:79]
INFO: [Synth 8-256] done synthesizing module 'uub_proto2_auto_us_2' (343#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_auto_us_2/synth/uub_proto2_auto_us_2.v:57]
WARNING: [Synth 8-350] instance 'auto_us' of module 'uub_proto2_auto_us_2' requires 76 connections, but only 74 given [C:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/hdl/uub_proto2.v:14307]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_1PELFFZ' (344#1) [C:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/hdl/uub_proto2.v:13889]
INFO: [Synth 8-638] synthesizing module 'uub_proto2_tier2_xbar_0_0' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_tier2_xbar_0_0/synth/uub_proto2_tier2_xbar_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_axi_crossbar__parameterized6' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_axi_crossbar.v:54]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_crossbar__parameterized6' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_crossbar.v:90]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_si_transactor__parameterized27' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_addr_decoder__parameterized52' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized24' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized24' (344#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized25' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized25' (344#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized26' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized26' (344#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized27' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized27' (344#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized28' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized28' (344#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized29' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized29' (344#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized30' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized30' (344#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_addr_decoder__parameterized52' (344#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized24' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'MUXF7' [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:16764]
INFO: [Synth 8-256] done synthesizing module 'MUXF7' (345#1) [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:16764]
INFO: [Synth 8-638] synthesizing module 'MUXF8' [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:16801]
INFO: [Synth 8-256] done synthesizing module 'MUXF8' (346#1) [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:16801]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized24' (346#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axic_srl_fifo__parameterized28' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized176' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized176' (346#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized177' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized177' (346#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized178' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized178' (346#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized179' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized179' (346#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized180' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized180' (346#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized181' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized181' (346#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized182' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized182' (346#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized183' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized183' (346#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axic_srl_fifo__parameterized28' (346#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_si_transactor__parameterized27' (346#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_si_transactor__parameterized28' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_addr_decoder__parameterized53' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized31' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized31' (346#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized32' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized32' (346#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized33' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized33' (346#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized34' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized34' (346#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized35' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized35' (346#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized36' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized36' (346#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized37' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized37' (346#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_addr_decoder__parameterized53' (346#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized25' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized25' (346#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axic_srl_fifo__parameterized29' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized184' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized184' (346#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized185' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized185' (346#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized186' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized186' (346#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized187' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized187' (346#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized188' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized188' (346#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized189' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized189' (346#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized190' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized190' (346#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized191' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized191' (346#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axic_srl_fifo__parameterized29' (346#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_si_transactor__parameterized28' (346#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_wdata_router__parameterized7' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_wdata_router.v:67]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axic_reg_srl_fifo__parameterized15' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized192' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized192' (346#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized193' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized193' (346#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized194' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized194' (346#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized195' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized195' (346#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:157]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axic_reg_srl_fifo__parameterized15' (346#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_wdata_router__parameterized7' (346#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_wdata_router.v:67]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_wdata_mux__parameterized7' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_wdata_mux.v:68]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_wdata_mux__parameterized7' (346#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_wdata_mux.v:68]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axic_srl_fifo__parameterized30' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized196' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized196' (346#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized197' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized197' (346#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized198' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized198' (346#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized199' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized199' (346#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized200' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized200' (346#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized201' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized201' (346#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized202' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized202' (346#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized203' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized203' (346#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axic_srl_fifo__parameterized30' (346#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized4' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_axi2vector__parameterized4' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_axi2vector__parameterized4' (346#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized23' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized23' (346#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized24' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized24' (346#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized25' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized25' (346#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_vector2axi__parameterized4' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_vector2axi__parameterized4' (346#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized4' (346#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_wdata_mux__parameterized8' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_wdata_mux.v:68]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_wdata_mux__parameterized8' (346#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_wdata_mux.v:68]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axic_srl_fifo__parameterized31' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized204' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized204' (346#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized205' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized205' (346#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized206' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized206' (346#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized207' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized207' (346#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized208' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized208' (346#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized209' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized209' (346#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized210' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized210' (346#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized211' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized211' (346#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axic_srl_fifo__parameterized31' (346#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized5' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_axi2vector__parameterized5' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_axi2vector__parameterized5' (346#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized26' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized26' (346#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized27' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized27' (346#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized28' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized28' (346#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_vector2axi__parameterized5' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_vector2axi__parameterized5' (346#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized5' (346#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_wdata_mux__parameterized9' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_wdata_mux.v:68]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_wdata_mux__parameterized9' (346#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_wdata_mux.v:68]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axic_srl_fifo__parameterized32' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized212' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized212' (346#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized213' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized213' (346#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized214' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized214' (346#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized215' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized215' (346#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized216' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized216' (346#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized217' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized217' (346#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized218' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized218' (346#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized219' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized219' (346#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axic_srl_fifo__parameterized32' (346#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized6' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_axi2vector__parameterized6' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_axi2vector__parameterized6' (346#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized29' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized29' (346#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized30' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized30' (346#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized31' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized31' (346#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_vector2axi__parameterized6' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_vector2axi__parameterized6' (346#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized6' (346#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_wdata_mux__parameterized10' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_wdata_mux.v:68]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_wdata_mux__parameterized10' (346#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_wdata_mux.v:68]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axic_srl_fifo__parameterized33' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized220' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized220' (346#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized221' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized221' (346#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized222' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized222' (346#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized223' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized223' (346#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized224' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized224' (346#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized225' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized225' (346#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized226' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized226' (346#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized227' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized227' (346#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axic_srl_fifo__parameterized33' (346#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized7' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_axi2vector__parameterized7' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_axi2vector__parameterized7' (346#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized32' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized32' (346#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized33' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized33' (346#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized34' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized34' (346#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_vector2axi__parameterized7' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_vector2axi__parameterized7' (346#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized7' (346#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_wdata_mux__parameterized11' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_wdata_mux.v:68]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_wdata_mux__parameterized11' (346#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_wdata_mux.v:68]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axic_srl_fifo__parameterized34' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized228' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized228' (346#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized229' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized229' (346#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized230' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized230' (346#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized231' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized231' (346#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized232' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized232' (346#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized233' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized233' (346#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized234' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized234' (346#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized235' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized235' (346#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axic_srl_fifo__parameterized34' (346#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized8' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_axi2vector__parameterized8' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_axi2vector__parameterized8' (346#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized35' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized35' (346#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized36' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized36' (346#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized37' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized37' (346#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_vector2axi__parameterized8' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_vector2axi__parameterized8' (346#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized8' (346#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_wdata_mux__parameterized12' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_wdata_mux.v:68]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_wdata_mux__parameterized12' (346#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_wdata_mux.v:68]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axic_srl_fifo__parameterized35' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized236' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized236' (346#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized237' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized237' (346#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized238' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized238' (346#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized239' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized239' (346#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized240' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized240' (346#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized241' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized241' (346#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized242' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized242' (346#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized243' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized243' (346#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axic_srl_fifo__parameterized35' (346#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized9' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_axi2vector__parameterized9' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_axi2vector__parameterized9' (346#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized38' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized38' (346#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized39' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized39' (346#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized40' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized40' (346#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_vector2axi__parameterized9' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_vector2axi__parameterized9' (346#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized9' (346#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_wdata_mux__parameterized13' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_wdata_mux.v:68]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_wdata_mux__parameterized13' (346#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_wdata_mux.v:68]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axic_srl_fifo__parameterized36' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized244' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized244' (346#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized245' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized245' (346#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized246' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized246' (346#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized247' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized247' (346#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized248' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized248' (346#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized249' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized249' (346#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized250' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized250' (346#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized251' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized251' (346#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axic_srl_fifo__parameterized36' (346#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized10' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_axi2vector__parameterized10' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_axi2vector__parameterized10' (346#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized41' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized41' (346#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized42' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized42' (346#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized43' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized43' (346#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_vector2axi__parameterized10' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_vector2axi__parameterized10' (346#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized10' (346#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_wdata_mux__parameterized14' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_wdata_mux.v:68]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_wdata_mux__parameterized14' (346#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_wdata_mux.v:68]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axic_srl_fifo__parameterized37' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized252' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized252' (346#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized253' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized253' (346#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized254' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized254' (346#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized255' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized255' (346#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized256' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized256' (346#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized257' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized257' (346#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized258' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized258' (346#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized259' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized259' (346#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axic_srl_fifo__parameterized37' (346#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized11' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_axi2vector__parameterized11' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_axi2vector__parameterized11' (346#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized44' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized44' (346#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized45' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized45' (346#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized46' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized46' (346#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_vector2axi__parameterized11' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_vector2axi__parameterized11' (346#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized11' (346#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_wdata_mux__parameterized15' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_wdata_mux.v:68]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_wdata_mux__parameterized15' (346#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_wdata_mux.v:68]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axic_srl_fifo__parameterized38' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axic_srl_fifo__parameterized38' (346#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized12' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_axi2vector__parameterized12' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_axi2vector__parameterized12' (346#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized47' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized47' (346#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized48' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized48' (346#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized49' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized49' (346#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_vector2axi__parameterized12' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_vector2axi__parameterized12' (346#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized12' (346#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_addr_arbiter__parameterized0' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_addr_arbiter.v:65]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_addr_arbiter__parameterized0' (346#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_addr_arbiter.v:65]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_addr_arbiter__parameterized1' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_addr_arbiter.v:65]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_addr_arbiter__parameterized1' (346#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_addr_arbiter.v:65]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_decerr_slave__parameterized0' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_decerr_slave.v:64]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_decerr_slave.v:195]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_decerr_slave__parameterized0' (346#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_decerr_slave.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_crossbar__parameterized6' (346#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_crossbar.v:90]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_axi_crossbar__parameterized6' (346#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_axi_crossbar.v:54]
INFO: [Synth 8-256] done synthesizing module 'uub_proto2_tier2_xbar_0_0' (347#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_tier2_xbar_0_0/synth/uub_proto2_tier2_xbar_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'uub_proto2_tier2_xbar_1_0' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_tier2_xbar_1_0/synth/uub_proto2_tier2_xbar_1_0.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_axi_crossbar__parameterized7' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_axi_crossbar.v:54]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_crossbar__parameterized7' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_crossbar.v:90]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_si_transactor__parameterized29' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_addr_decoder__parameterized54' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized38' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized38' (347#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized39' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized39' (347#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized40' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized40' (347#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized41' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized41' (347#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized42' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized42' (347#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized43' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized43' (347#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized44' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized44' (347#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_addr_decoder__parameterized54' (347#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized26' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized26' (347#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axic_srl_fifo__parameterized39' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized260' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized260' (347#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized261' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized261' (347#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized262' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized262' (347#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized263' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized263' (347#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized264' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized264' (347#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized265' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized265' (347#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized266' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized266' (347#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized267' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized267' (347#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axic_srl_fifo__parameterized39' (347#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_si_transactor__parameterized29' (347#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_si_transactor__parameterized30' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_addr_decoder__parameterized55' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized45' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized45' (347#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized46' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized46' (347#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized47' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized47' (347#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized48' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized48' (347#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized49' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized49' (347#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized50' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized50' (347#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized51' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized51' (347#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_addr_decoder__parameterized55' (347#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized27' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized27' (347#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axic_srl_fifo__parameterized40' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized268' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized268' (347#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized269' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized269' (347#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized270' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized270' (347#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized271' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized271' (347#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized272' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized272' (347#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized273' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized273' (347#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized274' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized274' (347#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized275' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized275' (347#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axic_srl_fifo__parameterized40' (347#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_si_transactor__parameterized30' (347#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_wdata_router__parameterized8' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_wdata_router.v:67]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axic_reg_srl_fifo__parameterized16' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized276' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized276' (347#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized277' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized277' (347#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized278' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized278' (347#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized279' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized279' (347#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:157]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axic_reg_srl_fifo__parameterized16' (347#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_wdata_router__parameterized8' (347#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_wdata_router.v:67]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_wdata_mux__parameterized16' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_wdata_mux.v:68]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_wdata_mux__parameterized16' (347#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_wdata_mux.v:68]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axic_srl_fifo__parameterized41' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized280' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized280' (347#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized281' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized281' (347#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized282' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized282' (347#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized283' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized283' (347#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized284' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized284' (347#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized285' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized285' (347#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized286' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized286' (347#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized287' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized287' (347#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axic_srl_fifo__parameterized41' (347#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized13' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_axi2vector__parameterized13' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_axi2vector__parameterized13' (347#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized50' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized50' (347#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized51' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized51' (347#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized52' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized52' (347#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_vector2axi__parameterized13' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_vector2axi__parameterized13' (347#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized13' (347#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_wdata_mux__parameterized17' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_wdata_mux.v:68]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_wdata_mux__parameterized17' (347#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_wdata_mux.v:68]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axic_srl_fifo__parameterized42' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized288' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized288' (347#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized289' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized289' (347#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized290' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized290' (347#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized291' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized291' (347#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized292' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized292' (347#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized293' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized293' (347#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized294' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized294' (347#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized295' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized295' (347#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axic_srl_fifo__parameterized42' (347#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized14' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_axi2vector__parameterized14' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_axi2vector__parameterized14' (347#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized53' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized53' (347#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized54' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized54' (347#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized55' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized55' (347#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_vector2axi__parameterized14' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_vector2axi__parameterized14' (347#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized14' (347#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_wdata_mux__parameterized18' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_wdata_mux.v:68]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_wdata_mux__parameterized18' (347#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_wdata_mux.v:68]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axic_srl_fifo__parameterized43' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized296' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized296' (347#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized297' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized297' (347#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized298' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized298' (347#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized299' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized299' (347#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized300' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized300' (347#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized301' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized301' (347#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized302' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized302' (347#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized303' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized303' (347#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axic_srl_fifo__parameterized43' (347#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized15' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_axi2vector__parameterized15' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_axi2vector__parameterized15' (347#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized56' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized56' (347#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized57' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized57' (347#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized58' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized58' (347#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_vector2axi__parameterized15' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_vector2axi__parameterized15' (347#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized15' (347#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_wdata_mux__parameterized19' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_wdata_mux.v:68]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_wdata_mux__parameterized19' (347#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_wdata_mux.v:68]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axic_srl_fifo__parameterized44' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized304' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized304' (347#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized305' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized305' (347#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized306' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized306' (347#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized307' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized307' (347#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized308' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized308' (347#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized309' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized309' (347#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized310' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized310' (347#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized311' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized311' (347#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axic_srl_fifo__parameterized44' (347#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized16' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_axi2vector__parameterized16' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_axi2vector__parameterized16' (347#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized59' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized59' (347#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized60' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized60' (347#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized61' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized61' (347#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_vector2axi__parameterized16' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_vector2axi__parameterized16' (347#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized16' (347#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_wdata_mux__parameterized20' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_wdata_mux.v:68]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_wdata_mux__parameterized20' (347#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_wdata_mux.v:68]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axic_srl_fifo__parameterized45' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized312' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized312' (347#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized313' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized313' (347#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized314' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized314' (347#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized315' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized315' (347#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized316' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized316' (347#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized317' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized317' (347#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized318' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized318' (347#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized319' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized319' (347#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axic_srl_fifo__parameterized45' (347#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized17' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_axi2vector__parameterized17' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_axi2vector__parameterized17' (347#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized62' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized62' (347#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized63' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized63' (347#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized64' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized64' (347#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_vector2axi__parameterized17' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_vector2axi__parameterized17' (347#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized17' (347#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_wdata_mux__parameterized21' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_wdata_mux.v:68]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_wdata_mux__parameterized21' (347#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_wdata_mux.v:68]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axic_srl_fifo__parameterized46' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized320' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized320' (347#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized321' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized321' (347#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized322' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized322' (347#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized323' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized323' (347#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized324' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized324' (347#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized325' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized325' (347#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized326' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized326' (347#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized327' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized327' (347#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axic_srl_fifo__parameterized46' (347#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized18' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_axi2vector__parameterized18' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_axi2vector__parameterized18' (347#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized65' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized65' (347#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized66' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized66' (347#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized67' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized67' (347#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_vector2axi__parameterized18' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_vector2axi__parameterized18' (347#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized18' (347#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_wdata_mux__parameterized22' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_wdata_mux.v:68]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_wdata_mux__parameterized22' (347#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_wdata_mux.v:68]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axic_srl_fifo__parameterized47' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized328' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized328' (347#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized329' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized329' (347#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized330' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized330' (347#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized331' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized331' (347#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized332' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized332' (347#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized333' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized333' (347#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized334' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized334' (347#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized335' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized335' (347#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axic_srl_fifo__parameterized47' (347#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized19' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_axi2vector__parameterized19' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_axi2vector__parameterized19' (347#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized68' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized68' (347#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized69' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized69' (347#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized70' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized70' (347#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_vector2axi__parameterized19' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_vector2axi__parameterized19' (347#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized19' (347#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_wdata_mux__parameterized23' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_wdata_mux.v:68]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_wdata_mux__parameterized23' (347#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_wdata_mux.v:68]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axic_srl_fifo__parameterized48' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized336' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized336' (347#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized337' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized337' (347#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized338' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized338' (347#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized339' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized339' (347#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized340' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized340' (347#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized341' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized341' (347#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized342' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized342' (347#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized343' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized343' (347#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axic_srl_fifo__parameterized48' (347#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized20' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_axi2vector__parameterized20' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_axi2vector__parameterized20' (347#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized71' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized71' (347#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized72' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized72' (347#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized73' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized73' (347#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_vector2axi__parameterized20' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_vector2axi__parameterized20' (347#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized20' (347#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_wdata_mux__parameterized24' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_wdata_mux.v:68]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_wdata_mux__parameterized24' (347#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_wdata_mux.v:68]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axic_srl_fifo__parameterized49' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axic_srl_fifo__parameterized49' (347#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized21' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_axi2vector__parameterized21' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_axi2vector__parameterized21' (347#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized74' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized74' (347#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized75' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized75' (347#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized76' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized76' (347#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_vector2axi__parameterized21' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_vector2axi__parameterized21' (347#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized21' (347#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_addr_arbiter__parameterized2' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_addr_arbiter.v:65]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_addr_arbiter__parameterized2' (347#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_addr_arbiter.v:65]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_addr_arbiter__parameterized3' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_addr_arbiter.v:65]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_addr_arbiter__parameterized3' (347#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_addr_arbiter.v:65]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_decerr_slave__parameterized1' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_decerr_slave.v:64]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_decerr_slave.v:195]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_decerr_slave__parameterized1' (347#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_decerr_slave.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_crossbar__parameterized7' (347#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_crossbar.v:90]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_axi_crossbar__parameterized7' (347#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_axi_crossbar.v:54]
INFO: [Synth 8-256] done synthesizing module 'uub_proto2_tier2_xbar_1_0' (348#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_tier2_xbar_1_0/synth/uub_proto2_tier2_xbar_1_0.v:57]
INFO: [Synth 8-638] synthesizing module 'uub_proto2_tier2_xbar_2_0' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_tier2_xbar_2_0/synth/uub_proto2_tier2_xbar_2_0.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_axi_crossbar__parameterized8' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_axi_crossbar.v:54]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_crossbar__parameterized8' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_crossbar.v:90]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_si_transactor__parameterized31' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_addr_decoder__parameterized56' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized52' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized52' (348#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized53' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized53' (348#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized54' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized54' (348#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized55' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized55' (348#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized56' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized56' (348#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_addr_decoder__parameterized56' (348#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized28' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized28' (348#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axic_srl_fifo__parameterized50' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized344' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized344' (348#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized345' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized345' (348#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized346' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized346' (348#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized347' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized347' (348#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized348' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized348' (348#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized349' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized349' (348#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized350' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized350' (348#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized351' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized351' (348#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axic_srl_fifo__parameterized50' (348#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_si_transactor__parameterized31' (348#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_si_transactor__parameterized32' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_addr_decoder__parameterized57' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized57' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized57' (348#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized58' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized58' (348#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized59' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized59' (348#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized60' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized60' (348#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized61' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized61' (348#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_addr_decoder__parameterized57' (348#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized29' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized29' (348#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axic_srl_fifo__parameterized51' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized352' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized352' (348#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized353' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized353' (348#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized354' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized354' (348#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized355' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized355' (348#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized356' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized356' (348#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized357' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized357' (348#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized358' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized358' (348#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized359' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized359' (348#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axic_srl_fifo__parameterized51' (348#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_si_transactor__parameterized32' (348#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_wdata_router__parameterized9' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_wdata_router.v:67]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axic_reg_srl_fifo__parameterized17' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized360' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized360' (348#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized361' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized361' (348#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized362' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized362' (348#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized363' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized363' (348#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:157]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axic_reg_srl_fifo__parameterized17' (348#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_wdata_router__parameterized9' (348#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_wdata_router.v:67]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_wdata_mux__parameterized25' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_wdata_mux.v:68]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_wdata_mux__parameterized25' (348#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_wdata_mux.v:68]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axic_srl_fifo__parameterized52' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized364' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized364' (348#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized365' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized365' (348#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized366' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized366' (348#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized367' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized367' (348#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized368' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized368' (348#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized369' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized369' (348#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized370' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized370' (348#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized371' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized371' (348#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axic_srl_fifo__parameterized52' (348#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized22' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_axi2vector__parameterized22' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_axi2vector__parameterized22' (348#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized77' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized77' (348#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized78' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized78' (348#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized79' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized79' (348#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_vector2axi__parameterized22' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_vector2axi__parameterized22' (348#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized22' (348#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_wdata_mux__parameterized26' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_wdata_mux.v:68]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_wdata_mux__parameterized26' (348#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_wdata_mux.v:68]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axic_srl_fifo__parameterized53' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized372' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized372' (348#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized373' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized373' (348#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized374' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized374' (348#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized375' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized375' (348#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized376' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized376' (348#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized377' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized377' (348#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized378' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized378' (348#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized379' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized379' (348#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axic_srl_fifo__parameterized53' (348#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized23' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_axi2vector__parameterized23' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_axi2vector__parameterized23' (348#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized80' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized80' (348#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized81' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized81' (348#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized82' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized82' (348#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_vector2axi__parameterized23' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_vector2axi__parameterized23' (348#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized23' (348#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_wdata_mux__parameterized27' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_wdata_mux.v:68]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_wdata_mux__parameterized27' (348#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_wdata_mux.v:68]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axic_srl_fifo__parameterized54' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized380' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized380' (348#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized381' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized381' (348#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized382' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized382' (348#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized383' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized383' (348#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized384' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized384' (348#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized385' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized385' (348#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized386' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized386' (348#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized387' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized387' (348#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axic_srl_fifo__parameterized54' (348#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized24' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_axi2vector__parameterized24' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_axi2vector__parameterized24' (348#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized83' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized83' (348#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized84' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized84' (348#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized85' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized85' (348#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_vector2axi__parameterized24' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_vector2axi__parameterized24' (348#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized24' (348#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_wdata_mux__parameterized28' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_wdata_mux.v:68]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_wdata_mux__parameterized28' (348#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_wdata_mux.v:68]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axic_srl_fifo__parameterized55' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized388' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized388' (348#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized389' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized389' (348#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized390' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized390' (348#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized391' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized391' (348#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized392' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized392' (348#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized393' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized393' (348#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized394' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized394' (348#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized395' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized395' (348#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axic_srl_fifo__parameterized55' (348#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized25' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_axi2vector__parameterized25' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_axi2vector__parameterized25' (348#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized86' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized86' (348#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized87' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized87' (348#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized88' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized88' (348#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_vector2axi__parameterized25' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_vector2axi__parameterized25' (348#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized25' (348#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_wdata_mux__parameterized29' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_wdata_mux.v:68]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_wdata_mux__parameterized29' (348#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_wdata_mux.v:68]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axic_srl_fifo__parameterized56' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized396' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized396' (348#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized397' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized397' (348#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized398' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized398' (348#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized399' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized399' (348#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized400' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized400' (348#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized401' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized401' (348#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized402' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized402' (348#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized403' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized403' (348#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axic_srl_fifo__parameterized56' (348#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized26' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_axi2vector__parameterized26' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_axi2vector__parameterized26' (348#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized89' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized89' (348#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized90' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized90' (348#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized91' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized91' (348#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_vector2axi__parameterized26' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_vector2axi__parameterized26' (348#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized26' (348#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_wdata_mux__parameterized30' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_wdata_mux.v:68]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_wdata_mux__parameterized30' (348#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_wdata_mux.v:68]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axic_srl_fifo__parameterized57' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axic_srl_fifo__parameterized57' (348#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized27' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_axi2vector__parameterized27' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_axi2vector__parameterized27' (348#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized92' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized92' (348#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized93' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized93' (348#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized94' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized94' (348#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_vector2axi__parameterized27' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_vector2axi__parameterized27' (348#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized27' (348#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_addr_arbiter__parameterized4' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_addr_arbiter.v:65]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_addr_arbiter__parameterized4' (348#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_addr_arbiter.v:65]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_addr_arbiter__parameterized5' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_addr_arbiter.v:65]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_addr_arbiter__parameterized5' (348#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_addr_arbiter.v:65]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_decerr_slave__parameterized2' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_decerr_slave.v:64]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_decerr_slave.v:195]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_decerr_slave__parameterized2' (348#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_decerr_slave.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_crossbar__parameterized8' (348#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_crossbar.v:90]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_axi_crossbar__parameterized8' (348#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_axi_crossbar.v:54]
INFO: [Synth 8-256] done synthesizing module 'uub_proto2_tier2_xbar_2_0' (349#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_tier2_xbar_2_0/synth/uub_proto2_tier2_xbar_2_0.v:57]
INFO: [Synth 8-638] synthesizing module 'uub_proto2_xbar_2' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_xbar_2/synth/uub_proto2_xbar_2.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_axi_crossbar__parameterized9' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_axi_crossbar.v:54]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_crossbar__parameterized9' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_crossbar.v:90]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_si_transactor__parameterized33' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_addr_decoder__parameterized58' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized62' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized62' (349#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized63' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized63' (349#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized64' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized64' (349#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized65' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized65' (349#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized66' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized66' (349#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized67' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized67' (349#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized68' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized68' (349#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized69' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized69' (349#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized70' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized70' (349#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized71' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized71' (349#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized72' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized72' (349#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized73' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized73' (349#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized74' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized74' (349#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized75' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized75' (349#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized76' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized76' (349#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized77' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized77' (349#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_addr_decoder__parameterized58' (349#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized30' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized30' (349#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axic_srl_fifo__parameterized58' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized404' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized404' (349#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized405' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized405' (349#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized406' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized406' (349#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized407' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized407' (349#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized408' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized408' (349#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized409' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized409' (349#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized410' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized410' (349#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized411' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized411' (349#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axic_srl_fifo__parameterized58' (349#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_si_transactor__parameterized33' (349#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_si_transactor__parameterized34' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_addr_decoder__parameterized59' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized78' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized78' (349#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized79' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized79' (349#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized80' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized80' (349#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized81' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized81' (349#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized82' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized82' (349#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized83' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized83' (349#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized84' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized84' (349#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized85' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized85' (349#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized86' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized86' (349#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized87' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized87' (349#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized88' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized88' (349#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized89' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized89' (349#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized90' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized90' (349#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized91' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized91' (349#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized92' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized92' (349#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized93' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized93' (349#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_addr_decoder__parameterized59' (349#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized31' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized31' (349#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axic_srl_fifo__parameterized59' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized412' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized412' (349#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized413' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized413' (349#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized414' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized414' (349#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized415' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized415' (349#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized416' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized416' (349#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized417' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized417' (349#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized418' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized418' (349#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized419' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized419' (349#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axic_srl_fifo__parameterized59' (349#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_si_transactor__parameterized34' (349#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_wdata_router__parameterized10' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_wdata_router.v:67]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axic_reg_srl_fifo__parameterized18' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized420' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized420' (349#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized421' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized421' (349#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized422' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized422' (349#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:157]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axic_reg_srl_fifo__parameterized18' (349#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_wdata_router__parameterized10' (349#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_wdata_router.v:67]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_wdata_mux__parameterized31' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_wdata_mux.v:68]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_wdata_mux__parameterized31' (349#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_wdata_mux.v:68]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axic_srl_fifo__parameterized60' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized423' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized423' (349#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized424' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized424' (349#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized425' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized425' (349#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized426' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized426' (349#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized427' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized427' (349#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized428' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized428' (349#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized429' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized429' (349#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized430' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized430' (349#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axic_srl_fifo__parameterized60' (349#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized28' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_axi2vector__parameterized28' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_axi2vector__parameterized28' (349#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized95' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized95' (349#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized96' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized96' (349#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized97' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized97' (349#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_vector2axi__parameterized28' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_vector2axi__parameterized28' (349#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized28' (349#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_wdata_mux__parameterized32' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_wdata_mux.v:68]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_wdata_mux__parameterized32' (349#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_wdata_mux.v:68]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axic_srl_fifo__parameterized61' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized431' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized431' (349#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized432' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized432' (349#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized433' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized433' (349#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized434' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized434' (349#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized435' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized435' (349#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized436' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized436' (349#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized437' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized437' (349#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized438' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized438' (349#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axic_srl_fifo__parameterized61' (349#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized29' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_axi2vector__parameterized29' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_axi2vector__parameterized29' (349#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized98' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized98' (349#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized99' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized99' (349#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized100' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized100' (349#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_vector2axi__parameterized29' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_vector2axi__parameterized29' (349#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized29' (349#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_wdata_mux__parameterized33' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_wdata_mux.v:68]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_wdata_mux__parameterized33' (349#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_wdata_mux.v:68]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axic_srl_fifo__parameterized62' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized439' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized439' (349#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized440' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized440' (349#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized441' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized441' (349#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized442' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized442' (349#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized443' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized443' (349#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized444' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized444' (349#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized445' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized445' (349#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized446' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized446' (349#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axic_srl_fifo__parameterized62' (349#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized30' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_axi2vector__parameterized30' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_axi2vector__parameterized30' (349#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized101' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized101' (349#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized102' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized102' (349#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized103' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized103' (349#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_vector2axi__parameterized30' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_vector2axi__parameterized30' (349#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized30' (349#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_wdata_mux__parameterized34' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_wdata_mux.v:68]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_wdata_mux__parameterized34' (349#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_wdata_mux.v:68]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axic_srl_fifo__parameterized63' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axic_srl_fifo__parameterized63' (349#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized31' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_axi2vector__parameterized31' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_axi2vector__parameterized31' (349#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized104' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized104' (349#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized105' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized105' (349#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized106' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized106' (349#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_vector2axi__parameterized31' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_vector2axi__parameterized31' (349#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized31' (349#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_addr_arbiter__parameterized6' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_addr_arbiter.v:65]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_addr_arbiter__parameterized6' (349#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_addr_arbiter.v:65]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_addr_arbiter__parameterized7' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_addr_arbiter.v:65]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_addr_arbiter__parameterized7' (349#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_addr_arbiter.v:65]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_decerr_slave__parameterized3' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_decerr_slave.v:64]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_decerr_slave.v:195]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_decerr_slave__parameterized3' (349#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_decerr_slave.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_crossbar__parameterized9' (349#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_crossbar.v:90]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_axi_crossbar__parameterized9' (349#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_axi_crossbar.v:54]
INFO: [Synth 8-256] done synthesizing module 'uub_proto2_xbar_2' (350#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_xbar_2/synth/uub_proto2_xbar_2.v:57]
WARNING: [Synth 8-350] instance 'xbar' of module 'uub_proto2_xbar_2' requires 70 connections, but only 68 given [C:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/hdl/uub_proto2.v:28092]
INFO: [Synth 8-256] done synthesizing module 'uub_proto2_axi_interconnect_0_1' (351#1) [C:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/hdl/uub_proto2.v:22713]
INFO: [Synth 8-638] synthesizing module 'uub_proto2_axi_interconnect_1_0' [C:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/hdl/uub_proto2.v:28163]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_H95GND' [C:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/hdl/uub_proto2.v:2617]
INFO: [Synth 8-638] synthesizing module 'uub_proto2_auto_ds_0' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_auto_ds_0/synth/uub_proto2_auto_ds_0.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_top__parameterized1' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_top.v:79]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_axi_downsizer__parameterized0' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_axi_downsizer.v:71]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_a_downsizer__parameterized1' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_a_downsizer.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axic_fifo__parameterized1' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_fifo.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_fifo_gen__parameterized1' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_fifo_gen.v:60]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0__parameterized1' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0.vhd:665]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0_synth__parameterized1' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33314]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized1' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:32083]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized1' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20531]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized1' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized1' (351#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized1' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-638] synthesizing module 'dmem__parameterized1' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5413]
INFO: [Synth 8-256] done synthesizing module 'dmem__parameterized1' (351#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5413]
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized1' (351#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized1' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized1' (351#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized1' (351#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20531]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized1' (351#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:32083]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0_synth__parameterized1' (351#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33314]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0__parameterized1' (351#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0.vhd:665]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_fifo_gen__parameterized1' (351#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_fifo_gen.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axic_fifo__parameterized1' (351#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_fifo.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_a_downsizer__parameterized1' (351#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_a_downsizer.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_a_downsizer__parameterized2' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_a_downsizer.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_a_downsizer__parameterized2' (351#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_a_downsizer.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_axi_downsizer__parameterized0' (351#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_axi_downsizer.v:71]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_top__parameterized1' (351#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_top.v:79]
INFO: [Synth 8-256] done synthesizing module 'uub_proto2_auto_ds_0' (352#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_auto_ds_0/synth/uub_proto2_auto_ds_0.v:57]
WARNING: [Synth 8-350] instance 'auto_ds' of module 'uub_proto2_auto_ds_0' requires 76 connections, but only 74 given [C:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/hdl/uub_proto2.v:2920]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_H95GND' (353#1) [C:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/hdl/uub_proto2.v:2617]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_PBSLOV' [C:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/hdl/uub_proto2.v:3395]
INFO: [Synth 8-638] synthesizing module 'uub_proto2_auto_ds_1' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_auto_ds_1/synth/uub_proto2_auto_ds_1.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_top__parameterized2' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_top.v:79]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_axi_downsizer__parameterized1' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_axi_downsizer.v:71]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_a_downsizer__parameterized3' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_a_downsizer.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axic_fifo__parameterized2' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_fifo.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_fifo_gen__parameterized2' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_fifo_gen.v:60]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0__parameterized2' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0.vhd:665]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0_synth__parameterized2' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33314]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized2' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:32083]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized2' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20531]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized2' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized2' (353#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized2' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-638] synthesizing module 'dmem__parameterized2' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5413]
INFO: [Synth 8-256] done synthesizing module 'dmem__parameterized2' (353#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5413]
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized2' (353#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized2' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized2' (353#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized2' (353#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20531]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized2' (353#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:32083]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0_synth__parameterized2' (353#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33314]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0__parameterized2' (353#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0.vhd:665]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_fifo_gen__parameterized2' (353#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_fifo_gen.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axic_fifo__parameterized2' (353#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_fifo.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_a_downsizer__parameterized3' (353#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_a_downsizer.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_a_downsizer__parameterized4' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_a_downsizer.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_a_downsizer__parameterized4' (353#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_a_downsizer.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_axi_downsizer__parameterized1' (353#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_axi_downsizer.v:71]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_top__parameterized2' (353#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_top.v:79]
INFO: [Synth 8-256] done synthesizing module 'uub_proto2_auto_ds_1' (354#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_auto_ds_1/synth/uub_proto2_auto_ds_1.v:57]
WARNING: [Synth 8-350] instance 'auto_ds' of module 'uub_proto2_auto_ds_1' requires 76 connections, but only 74 given [C:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/hdl/uub_proto2.v:3698]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_PBSLOV' (355#1) [C:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/hdl/uub_proto2.v:3395]
INFO: [Synth 8-638] synthesizing module 'm02_couplers_imp_1VY10CL' [C:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/hdl/uub_proto2.v:3775]
INFO: [Synth 8-638] synthesizing module 'uub_proto2_auto_ds_2' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_auto_ds_2/synth/uub_proto2_auto_ds_2.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_top__parameterized3' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_top.v:79]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_axi_downsizer__parameterized2' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_axi_downsizer.v:71]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_a_downsizer__parameterized5' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_a_downsizer.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axic_fifo__parameterized3' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_fifo.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_fifo_gen__parameterized3' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_fifo_gen.v:60]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0__parameterized3' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0.vhd:665]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0_synth__parameterized3' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33314]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized3' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:32083]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized3' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20531]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized3' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized3' (355#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized3' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-638] synthesizing module 'dmem__parameterized3' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5413]
INFO: [Synth 8-256] done synthesizing module 'dmem__parameterized3' (355#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5413]
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized3' (355#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized3' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized3' (355#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized3' (355#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20531]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized3' (355#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:32083]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0_synth__parameterized3' (355#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33314]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0__parameterized3' (355#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0.vhd:665]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_fifo_gen__parameterized3' (355#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_fifo_gen.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axic_fifo__parameterized3' (355#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_fifo.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_a_downsizer__parameterized5' (355#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_a_downsizer.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_a_downsizer__parameterized6' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_a_downsizer.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_a_downsizer__parameterized6' (355#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_a_downsizer.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_axi_downsizer__parameterized2' (355#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_axi_downsizer.v:71]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_top__parameterized3' (355#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_top.v:79]
INFO: [Synth 8-256] done synthesizing module 'uub_proto2_auto_ds_2' (356#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_auto_ds_2/synth/uub_proto2_auto_ds_2.v:57]
WARNING: [Synth 8-350] instance 'auto_ds' of module 'uub_proto2_auto_ds_2' requires 76 connections, but only 74 given [C:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/hdl/uub_proto2.v:4078]
INFO: [Synth 8-256] done synthesizing module 'm02_couplers_imp_1VY10CL' (357#1) [C:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/hdl/uub_proto2.v:3775]
INFO: [Synth 8-638] synthesizing module 'm03_couplers_imp_14DLOOZ' [C:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/hdl/uub_proto2.v:4553]
INFO: [Synth 8-638] synthesizing module 'uub_proto2_auto_ds_3' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_auto_ds_3/synth/uub_proto2_auto_ds_3.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_top__parameterized4' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_top.v:79]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_axi_downsizer__parameterized3' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_axi_downsizer.v:71]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_a_downsizer__parameterized7' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_a_downsizer.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axic_fifo__parameterized4' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_fifo.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_fifo_gen__parameterized4' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_fifo_gen.v:60]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0__parameterized4' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0.vhd:665]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0_synth__parameterized4' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33314]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized4' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:32083]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized4' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20531]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized4' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized4' (357#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized4' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-638] synthesizing module 'dmem__parameterized4' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5413]
INFO: [Synth 8-256] done synthesizing module 'dmem__parameterized4' (357#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5413]
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized4' (357#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized4' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized4' (357#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized4' (357#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20531]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized4' (357#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:32083]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0_synth__parameterized4' (357#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33314]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0__parameterized4' (357#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0.vhd:665]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_fifo_gen__parameterized4' (357#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_fifo_gen.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axic_fifo__parameterized4' (357#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_fifo.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_a_downsizer__parameterized7' (357#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_a_downsizer.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_a_downsizer__parameterized8' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_a_downsizer.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_a_downsizer__parameterized8' (357#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_a_downsizer.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_axi_downsizer__parameterized3' (357#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_axi_downsizer.v:71]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_top__parameterized4' (357#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_top.v:79]
INFO: [Synth 8-256] done synthesizing module 'uub_proto2_auto_ds_3' (358#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_auto_ds_3/synth/uub_proto2_auto_ds_3.v:57]
WARNING: [Synth 8-350] instance 'auto_ds' of module 'uub_proto2_auto_ds_3' requires 76 connections, but only 74 given [C:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/hdl/uub_proto2.v:4856]
INFO: [Synth 8-256] done synthesizing module 'm03_couplers_imp_14DLOOZ' (359#1) [C:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/hdl/uub_proto2.v:4553]
INFO: [Synth 8-638] synthesizing module 'm04_couplers_imp_VABVTC' [C:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/hdl/uub_proto2.v:5729]
INFO: [Synth 8-638] synthesizing module 'uub_proto2_auto_ds_4' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_auto_ds_4/synth/uub_proto2_auto_ds_4.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_top__parameterized5' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_top.v:79]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_axi_downsizer__parameterized4' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_axi_downsizer.v:71]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_a_downsizer__parameterized9' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_a_downsizer.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axic_fifo__parameterized5' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_fifo.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_fifo_gen__parameterized5' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_fifo_gen.v:60]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0__parameterized5' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0.vhd:665]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0_synth__parameterized5' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33314]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized5' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:32083]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized5' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20531]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized5' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized5' (359#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized5' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-638] synthesizing module 'dmem__parameterized5' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5413]
INFO: [Synth 8-256] done synthesizing module 'dmem__parameterized5' (359#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5413]
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized5' (359#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized5' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized5' (359#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized5' (359#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20531]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized5' (359#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:32083]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0_synth__parameterized5' (359#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33314]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0__parameterized5' (359#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0.vhd:665]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_fifo_gen__parameterized5' (359#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_fifo_gen.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axic_fifo__parameterized5' (359#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_fifo.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_a_downsizer__parameterized9' (359#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_a_downsizer.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_a_downsizer__parameterized10' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_a_downsizer.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_a_downsizer__parameterized10' (359#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_a_downsizer.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_axi_downsizer__parameterized4' (359#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_axi_downsizer.v:71]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_top__parameterized5' (359#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_top.v:79]
INFO: [Synth 8-256] done synthesizing module 'uub_proto2_auto_ds_4' (360#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_auto_ds_4/synth/uub_proto2_auto_ds_4.v:57]
WARNING: [Synth 8-350] instance 'auto_ds' of module 'uub_proto2_auto_ds_4' requires 76 connections, but only 74 given [C:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/hdl/uub_proto2.v:6032]
INFO: [Synth 8-256] done synthesizing module 'm04_couplers_imp_VABVTC' (361#1) [C:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/hdl/uub_proto2.v:5729]
INFO: [Synth 8-638] synthesizing module 'm05_couplers_imp_6084GM' [C:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/hdl/uub_proto2.v:6497]
INFO: [Synth 8-638] synthesizing module 'uub_proto2_auto_ds_5' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_auto_ds_5/synth/uub_proto2_auto_ds_5.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_top__parameterized6' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_top.v:79]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_axi_downsizer__parameterized5' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_axi_downsizer.v:71]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_a_downsizer__parameterized11' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_a_downsizer.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axic_fifo__parameterized6' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_fifo.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_fifo_gen__parameterized6' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_fifo_gen.v:60]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0__parameterized6' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0.vhd:665]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0_synth__parameterized6' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33314]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized6' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:32083]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized6' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20531]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized6' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized6' (361#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized6' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-638] synthesizing module 'dmem__parameterized6' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5413]
INFO: [Synth 8-256] done synthesizing module 'dmem__parameterized6' (361#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5413]
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized6' (361#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized6' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized6' (361#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized6' (361#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20531]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized6' (361#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:32083]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0_synth__parameterized6' (361#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33314]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0__parameterized6' (361#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0.vhd:665]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_fifo_gen__parameterized6' (361#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_fifo_gen.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axic_fifo__parameterized6' (361#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_fifo.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_a_downsizer__parameterized11' (361#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_a_downsizer.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_a_downsizer__parameterized12' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_a_downsizer.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_a_downsizer__parameterized12' (361#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_a_downsizer.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_axi_downsizer__parameterized5' (361#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_axi_downsizer.v:71]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_top__parameterized6' (361#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_top.v:79]
INFO: [Synth 8-256] done synthesizing module 'uub_proto2_auto_ds_5' (362#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_auto_ds_5/synth/uub_proto2_auto_ds_5.v:57]
WARNING: [Synth 8-350] instance 'auto_ds' of module 'uub_proto2_auto_ds_5' requires 76 connections, but only 74 given [C:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/hdl/uub_proto2.v:6800]
INFO: [Synth 8-256] done synthesizing module 'm05_couplers_imp_6084GM' (363#1) [C:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/hdl/uub_proto2.v:6497]
INFO: [Synth 8-638] synthesizing module 'm06_couplers_imp_1FMEMVW' [C:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/hdl/uub_proto2.v:6877]
INFO: [Synth 8-638] synthesizing module 'uub_proto2_auto_ds_6' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_auto_ds_6/synth/uub_proto2_auto_ds_6.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_top__parameterized7' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_top.v:79]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_axi_downsizer__parameterized6' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_axi_downsizer.v:71]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_a_downsizer__parameterized13' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_a_downsizer.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axic_fifo__parameterized7' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_fifo.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_fifo_gen__parameterized7' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_fifo_gen.v:60]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0__parameterized7' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0.vhd:665]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0_synth__parameterized7' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33314]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized7' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:32083]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized7' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20531]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized7' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized7' (363#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized7' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-638] synthesizing module 'dmem__parameterized7' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5413]
INFO: [Synth 8-256] done synthesizing module 'dmem__parameterized7' (363#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5413]
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized7' (363#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized7' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized7' (363#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized7' (363#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20531]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized7' (363#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:32083]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0_synth__parameterized7' (363#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33314]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0__parameterized7' (363#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0.vhd:665]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_fifo_gen__parameterized7' (363#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_fifo_gen.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axic_fifo__parameterized7' (363#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_fifo.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_a_downsizer__parameterized13' (363#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_a_downsizer.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_a_downsizer__parameterized14' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_a_downsizer.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_a_downsizer__parameterized14' (363#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_a_downsizer.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_axi_downsizer__parameterized6' (363#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_axi_downsizer.v:71]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_top__parameterized7' (363#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_top.v:79]
INFO: [Synth 8-256] done synthesizing module 'uub_proto2_auto_ds_6' (364#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_auto_ds_6/synth/uub_proto2_auto_ds_6.v:57]
WARNING: [Synth 8-350] instance 'auto_ds' of module 'uub_proto2_auto_ds_6' requires 76 connections, but only 74 given [C:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/hdl/uub_proto2.v:7180]
INFO: [Synth 8-256] done synthesizing module 'm06_couplers_imp_1FMEMVW' (365#1) [C:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/hdl/uub_proto2.v:6877]
INFO: [Synth 8-638] synthesizing module 'm07_couplers_imp_1PZOXEI' [C:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/hdl/uub_proto2.v:7515]
INFO: [Synth 8-638] synthesizing module 'uub_proto2_auto_pc_0' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_auto_pc_0/synth/uub_proto2_auto_pc_0.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_axi_protocol_converter__parameterized1' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_axi_protocol_converter.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_axi3_conv' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_axi3_conv.v:69]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_a_axi3_conv' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_a_axi3_conv.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axic_fifo__parameterized8' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_fifo.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_fifo_gen__parameterized8' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_fifo_gen.v:60]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0__parameterized8' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0.vhd:665]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0_synth__parameterized8' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33314]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized8' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:32083]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized8' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20531]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized8' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized8' (365#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized8' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-638] synthesizing module 'dmem__parameterized8' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5413]
INFO: [Synth 8-256] done synthesizing module 'dmem__parameterized8' (365#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5413]
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized8' (365#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized8' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized8' (365#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized8' (365#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20531]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized8' (365#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:32083]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0_synth__parameterized8' (365#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33314]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0__parameterized8' (365#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0.vhd:665]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_fifo_gen__parameterized8' (365#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_fifo_gen.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axic_fifo__parameterized8' (365#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_fifo.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axic_fifo__parameterized9' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_fifo.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_fifo_gen__parameterized9' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_fifo_gen.v:60]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0__parameterized9' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0.vhd:665]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0_synth__parameterized9' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33314]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized9' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:32083]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized9' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20531]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized9' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized9' (365#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized9' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-638] synthesizing module 'dmem__parameterized9' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5413]
INFO: [Synth 8-256] done synthesizing module 'dmem__parameterized9' (365#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5413]
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized9' (365#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized9' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized9' (365#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized9' (365#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20531]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized9' (365#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:32083]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0_synth__parameterized9' (365#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33314]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0__parameterized9' (365#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0.vhd:665]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_fifo_gen__parameterized9' (365#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_fifo_gen.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axic_fifo__parameterized9' (365#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_fifo.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_a_axi3_conv' (366#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_a_axi3_conv.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_w_axi3_conv' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_w_axi3_conv.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_w_axi3_conv' (367#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_w_axi3_conv.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b_downsizer' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b_downsizer.v:65]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b_downsizer' (368#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b_downsizer.v:65]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_a_axi3_conv__parameterized0' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_a_axi3_conv.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axic_fifo__parameterized10' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_fifo.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_fifo_gen__parameterized10' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_fifo_gen.v:60]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0__parameterized10' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0.vhd:665]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0_synth__parameterized10' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33314]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized10' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:32083]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized10' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20531]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized10' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized10' (368#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized10' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-638] synthesizing module 'dmem__parameterized10' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5413]
INFO: [Synth 8-256] done synthesizing module 'dmem__parameterized10' (368#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5413]
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized10' (368#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized10' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized10' (368#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized10' (368#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20531]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized10' (368#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:32083]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0_synth__parameterized10' (368#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33314]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0__parameterized10' (368#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0.vhd:665]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_fifo_gen__parameterized10' (368#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_fifo_gen.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axic_fifo__parameterized10' (368#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_fifo.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_a_axi3_conv__parameterized0' (368#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_a_axi3_conv.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_r_axi3_conv' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_r_axi3_conv.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_r_axi3_conv' (369#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_r_axi3_conv.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_axi3_conv' (370#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_axi3_conv.v:69]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_axi_protocol_converter__parameterized1' (370#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_axi_protocol_converter.v:62]
INFO: [Synth 8-256] done synthesizing module 'uub_proto2_auto_pc_0' (371#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_auto_pc_0/synth/uub_proto2_auto_pc_0.v:57]
INFO: [Synth 8-256] done synthesizing module 'm07_couplers_imp_1PZOXEI' (372#1) [C:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/hdl/uub_proto2.v:7515]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_PN3XAG' [C:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/hdl/uub_proto2.v:14384]
INFO: [Synth 8-638] synthesizing module 'uub_proto2_auto_us_0' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_auto_us_0/synth/uub_proto2_auto_us_0.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_top__parameterized8' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_top.v:79]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_axi_upsizer__parameterized0' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_axi_upsizer.v:72]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized32' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_axi2vector__parameterized32' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_axi2vector__parameterized32' (372#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized107' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized107' (372#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized108' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized108' (372#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized109' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized109' (372#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized110' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized110' (372#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized111' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized111' (372#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_vector2axi__parameterized32' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_vector2axi__parameterized32' (372#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized32' (372#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_a_upsizer__parameterized1' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_a_upsizer.v:63]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_command_fifo__parameterized2' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_command_fifo.v:62]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_command_fifo__parameterized2' (372#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_command_fifo.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_a_upsizer__parameterized1' (372#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_a_upsizer.v:63]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_a_upsizer__parameterized2' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_a_upsizer.v:63]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_command_fifo__parameterized3' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_command_fifo.v:62]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_command_fifo__parameterized3' (372#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_command_fifo.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_a_upsizer__parameterized2' (372#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_a_upsizer.v:63]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_r_upsizer__parameterized0' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_r_upsizer.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_r_upsizer__parameterized0' (372#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_r_upsizer.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized33' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_axi2vector__parameterized33' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_axi2vector__parameterized33' (372#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized112' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized112' (372#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized113' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized113' (372#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized114' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized114' (372#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized115' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized115' (372#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized116' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized116' (372#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_vector2axi__parameterized33' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_vector2axi__parameterized33' (372#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized33' (372#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_axi_upsizer__parameterized0' (372#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_axi_upsizer.v:72]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_top__parameterized8' (372#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_top.v:79]
INFO: [Synth 8-256] done synthesizing module 'uub_proto2_auto_us_0' (373#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_auto_us_0/synth/uub_proto2_auto_us_0.v:57]
WARNING: [Synth 8-350] instance 'auto_us' of module 'uub_proto2_auto_us_0' requires 72 connections, but only 70 given [C:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/hdl/uub_proto2.v:14650]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_PN3XAG' (374#1) [C:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/hdl/uub_proto2.v:14384]
INFO: [Synth 8-638] synthesizing module 's01_couplers_imp_FTVSWE' [C:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/hdl/uub_proto2.v:14723]
INFO: [Synth 8-638] synthesizing module 'uub_proto2_auto_us_1' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_auto_us_1/synth/uub_proto2_auto_us_1.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_top__parameterized9' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_top.v:79]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_axi_upsizer__parameterized1' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_axi_upsizer.v:72]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized34' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_axi2vector__parameterized34' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_axi2vector__parameterized34' (374#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized117' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized117' (374#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized118' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized118' (374#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized119' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized119' (374#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized120' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized120' (374#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized121' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized121' (374#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_vector2axi__parameterized34' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_vector2axi__parameterized34' (374#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized34' (374#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_a_upsizer__parameterized3' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_a_upsizer.v:63]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_command_fifo__parameterized4' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_command_fifo.v:62]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_command_fifo__parameterized4' (374#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_command_fifo.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_a_upsizer__parameterized3' (374#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_a_upsizer.v:63]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_a_upsizer__parameterized4' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_a_upsizer.v:63]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_command_fifo__parameterized5' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_command_fifo.v:62]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_command_fifo__parameterized5' (374#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_command_fifo.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_a_upsizer__parameterized4' (374#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_a_upsizer.v:63]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_r_upsizer__parameterized1' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_r_upsizer.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_r_upsizer__parameterized1' (374#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_r_upsizer.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized35' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_axi2vector__parameterized35' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_axi2vector__parameterized35' (374#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized122' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized122' (374#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized123' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized123' (374#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized124' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized124' (374#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized125' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized125' (374#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized126' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized126' (374#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_vector2axi__parameterized35' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_vector2axi__parameterized35' (374#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized35' (374#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_axi_upsizer__parameterized1' (374#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_axi_upsizer.v:72]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_top__parameterized9' (374#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_top.v:79]
INFO: [Synth 8-256] done synthesizing module 'uub_proto2_auto_us_1' (375#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_auto_us_1/synth/uub_proto2_auto_us_1.v:57]
WARNING: [Synth 8-350] instance 'auto_us' of module 'uub_proto2_auto_us_1' requires 72 connections, but only 70 given [C:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/hdl/uub_proto2.v:14989]
INFO: [Synth 8-256] done synthesizing module 's01_couplers_imp_FTVSWE' (376#1) [C:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/hdl/uub_proto2.v:14723]
INFO: [Synth 8-638] synthesizing module 'uub_proto2_xbar_0' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_xbar_0/synth/uub_proto2_xbar_0.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_axi_crossbar__parameterized10' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_axi_crossbar.v:54]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_crossbar__parameterized10' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_crossbar.v:90]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_si_transactor__parameterized35' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_addr_decoder__parameterized60' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized94' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized94' (376#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized95' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized95' (376#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized96' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized96' (376#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized97' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized97' (376#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized98' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized98' (376#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized99' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized99' (376#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized100' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized100' (376#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_addr_decoder__parameterized60' (376#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized32' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized32' (376#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_si_transactor__parameterized35' (376#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_si_transactor__parameterized36' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_addr_decoder__parameterized61' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized101' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized101' (376#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized102' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized102' (376#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized103' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized103' (376#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized104' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized104' (376#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized105' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized105' (376#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized106' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized106' (376#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized107' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized107' (376#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_addr_decoder__parameterized61' (376#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized33' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized33' (376#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_si_transactor__parameterized36' (376#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_wdata_router__parameterized11' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_wdata_router.v:67]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axic_reg_srl_fifo__parameterized19' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:61]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:157]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axic_reg_srl_fifo__parameterized19' (376#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_wdata_router__parameterized11' (376#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_wdata_router.v:67]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_si_transactor__parameterized37' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_addr_decoder__parameterized62' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized108' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized108' (376#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized109' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized109' (376#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized110' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized110' (376#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized111' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized111' (376#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized112' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized112' (376#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized113' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized113' (376#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized114' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized114' (376#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_addr_decoder__parameterized62' (376#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized34' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized34' (376#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_si_transactor__parameterized37' (376#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_si_transactor__parameterized38' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_addr_decoder__parameterized63' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized115' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized115' (376#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized116' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized116' (376#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized117' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized117' (376#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized118' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized118' (376#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized119' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized119' (376#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized120' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized120' (376#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized121' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized121' (376#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_addr_decoder__parameterized63' (376#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized35' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized35' (376#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_si_transactor__parameterized38' (376#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_wdata_router__parameterized12' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_wdata_router.v:67]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axic_reg_srl_fifo__parameterized20' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:61]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:157]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axic_reg_srl_fifo__parameterized20' (376#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_wdata_router__parameterized12' (376#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_wdata_router.v:67]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_addr_decoder__parameterized64' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_addr_decoder__parameterized64' (376#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_addr_decoder__parameterized65' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_addr_decoder__parameterized65' (376#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_wdata_mux__parameterized35' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_wdata_mux.v:68]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axic_reg_srl_fifo__parameterized21' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:61]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:157]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axic_reg_srl_fifo__parameterized21' (376#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized36' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized36' (376#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_wdata_mux__parameterized35' (376#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_wdata_mux.v:68]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axic_srl_fifo__parameterized64' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axic_srl_fifo__parameterized64' (376#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized36' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_axi2vector__parameterized36' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_axi2vector__parameterized36' (376#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized127' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized127' (376#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized128' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized128' (376#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized129' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized129' (376#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_vector2axi__parameterized36' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_vector2axi__parameterized36' (376#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized36' (376#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_addr_decoder__parameterized66' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_addr_decoder__parameterized66' (376#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_addr_decoder__parameterized67' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_addr_decoder__parameterized67' (376#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_wdata_mux__parameterized36' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_wdata_mux.v:68]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axic_reg_srl_fifo__parameterized22' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:61]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:157]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axic_reg_srl_fifo__parameterized22' (376#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized37' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized37' (376#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_wdata_mux__parameterized36' (376#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_wdata_mux.v:68]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axic_srl_fifo__parameterized65' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axic_srl_fifo__parameterized65' (376#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized37' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_axi2vector__parameterized37' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_axi2vector__parameterized37' (376#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized130' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized130' (376#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized131' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized131' (376#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized132' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized132' (376#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_vector2axi__parameterized37' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_vector2axi__parameterized37' (376#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized37' (376#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_addr_decoder__parameterized68' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_addr_decoder__parameterized68' (376#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_addr_decoder__parameterized69' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_addr_decoder__parameterized69' (376#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_wdata_mux__parameterized37' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_wdata_mux.v:68]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axic_reg_srl_fifo__parameterized23' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:61]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:157]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axic_reg_srl_fifo__parameterized23' (376#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized38' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized38' (376#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_wdata_mux__parameterized37' (376#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_wdata_mux.v:68]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axic_srl_fifo__parameterized66' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axic_srl_fifo__parameterized66' (376#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized38' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_axi2vector__parameterized38' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_axi2vector__parameterized38' (376#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized133' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized133' (376#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized134' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized134' (376#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized135' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized135' (376#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_vector2axi__parameterized38' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_vector2axi__parameterized38' (376#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized38' (376#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_addr_decoder__parameterized70' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_addr_decoder__parameterized70' (376#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_addr_decoder__parameterized71' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_addr_decoder__parameterized71' (376#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_wdata_mux__parameterized38' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_wdata_mux.v:68]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axic_reg_srl_fifo__parameterized24' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:61]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:157]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axic_reg_srl_fifo__parameterized24' (376#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized39' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized39' (376#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_wdata_mux__parameterized38' (376#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_wdata_mux.v:68]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axic_srl_fifo__parameterized67' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axic_srl_fifo__parameterized67' (376#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized39' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_axi2vector__parameterized39' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_axi2vector__parameterized39' (376#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized136' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized136' (376#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized137' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized137' (376#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized138' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized138' (376#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_vector2axi__parameterized39' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_vector2axi__parameterized39' (376#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized39' (376#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_addr_decoder__parameterized72' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_addr_decoder__parameterized72' (376#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_addr_decoder__parameterized73' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_addr_decoder__parameterized73' (376#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_wdata_mux__parameterized39' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_wdata_mux.v:68]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axic_reg_srl_fifo__parameterized25' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:61]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:157]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axic_reg_srl_fifo__parameterized25' (376#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized40' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized40' (376#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_wdata_mux__parameterized39' (376#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_wdata_mux.v:68]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axic_srl_fifo__parameterized68' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axic_srl_fifo__parameterized68' (376#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized40' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_axi2vector__parameterized40' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_axi2vector__parameterized40' (376#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized139' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized139' (376#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized140' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized140' (376#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized141' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized141' (376#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_vector2axi__parameterized40' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_vector2axi__parameterized40' (376#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized40' (376#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_addr_decoder__parameterized74' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_addr_decoder__parameterized74' (376#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_addr_decoder__parameterized75' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_addr_decoder__parameterized75' (376#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_wdata_mux__parameterized40' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_wdata_mux.v:68]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axic_reg_srl_fifo__parameterized26' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:61]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:157]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axic_reg_srl_fifo__parameterized26' (376#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized41' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized41' (376#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_wdata_mux__parameterized40' (376#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_wdata_mux.v:68]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axic_srl_fifo__parameterized69' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axic_srl_fifo__parameterized69' (376#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized41' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_axi2vector__parameterized41' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_axi2vector__parameterized41' (376#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized142' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized142' (376#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized143' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized143' (376#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized144' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized144' (376#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_vector2axi__parameterized41' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_vector2axi__parameterized41' (376#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized41' (376#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_addr_decoder__parameterized76' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_addr_decoder__parameterized76' (376#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_addr_decoder__parameterized77' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_addr_decoder__parameterized77' (376#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_wdata_mux__parameterized41' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_wdata_mux.v:68]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axic_reg_srl_fifo__parameterized27' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:61]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:157]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axic_reg_srl_fifo__parameterized27' (376#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized42' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized42' (376#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_wdata_mux__parameterized41' (376#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_wdata_mux.v:68]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axic_srl_fifo__parameterized70' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axic_srl_fifo__parameterized70' (376#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized42' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_axi2vector__parameterized42' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_axi2vector__parameterized42' (376#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized145' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized145' (376#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized146' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized146' (376#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized147' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized147' (376#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_vector2axi__parameterized42' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_vector2axi__parameterized42' (376#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized42' (376#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_addr_decoder__parameterized78' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_addr_decoder__parameterized78' (376#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_addr_decoder__parameterized79' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_addr_decoder__parameterized79' (376#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_wdata_mux__parameterized42' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_wdata_mux.v:68]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axic_reg_srl_fifo__parameterized28' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized447' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized447' (376#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:157]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axic_reg_srl_fifo__parameterized28' (376#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized43' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized43' (376#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_wdata_mux__parameterized42' (376#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_wdata_mux.v:68]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axic_srl_fifo__parameterized71' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized448' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized448' (376#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized449' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized449' (376#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized450' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized450' (376#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized451' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized451' (376#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized452' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized452' (376#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized453' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized453' (376#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized454' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized454' (376#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized455' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized455' (376#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axic_srl_fifo__parameterized71' (376#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized43' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_axi2vector__parameterized43' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_axi2vector__parameterized43' (376#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized148' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized148' (376#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized149' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized149' (376#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized150' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized150' (376#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_vector2axi__parameterized43' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_vector2axi__parameterized43' (376#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized43' (376#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_addr_decoder__parameterized80' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_addr_decoder__parameterized80' (376#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_addr_decoder__parameterized81' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_addr_decoder__parameterized81' (376#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_wdata_mux__parameterized43' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_wdata_mux.v:68]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axic_reg_srl_fifo__parameterized29' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:61]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:157]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axic_reg_srl_fifo__parameterized29' (376#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized44' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized44' (376#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_wdata_mux__parameterized43' (376#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_wdata_mux.v:68]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axic_srl_fifo__parameterized72' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axic_srl_fifo__parameterized72' (376#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized44' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_axi2vector__parameterized44' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_axi2vector__parameterized44' (376#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized151' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized151' (376#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized152' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized152' (376#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized153' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized153' (376#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_vector2axi__parameterized44' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_vector2axi__parameterized44' (376#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized44' (376#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_addr_arbiter__parameterized8' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_addr_arbiter.v:65]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized45' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized45' (376#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized46' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized46' (376#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-3936] Found unconnected internal register 'gen_arbiter.next_rr_hot_reg' and it is trimmed from '16' to '2' bits. [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_addr_arbiter.v:276]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_addr_arbiter__parameterized8' (376#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_addr_arbiter.v:65]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_addr_arbiter__parameterized9' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_addr_arbiter.v:65]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized47' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized47' (376#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized48' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized48' (376#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-3936] Found unconnected internal register 'gen_arbiter.next_rr_hot_reg' and it is trimmed from '16' to '2' bits. [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_addr_arbiter.v:276]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_addr_arbiter__parameterized9' (376#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_addr_arbiter.v:65]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_decerr_slave__parameterized4' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_decerr_slave.v:64]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_decerr_slave.v:195]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_decerr_slave__parameterized4' (376#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_decerr_slave.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_crossbar__parameterized10' (376#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_crossbar.v:90]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_axi_crossbar__parameterized10' (376#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_axi_crossbar.v:54]
INFO: [Synth 8-256] done synthesizing module 'uub_proto2_xbar_0' (377#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_xbar_0/synth/uub_proto2_xbar_0.v:57]
WARNING: [Synth 8-350] instance 'xbar' of module 'uub_proto2_xbar_0' requires 78 connections, but only 76 given [C:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/hdl/uub_proto2.v:30698]
INFO: [Synth 8-256] done synthesizing module 'uub_proto2_axi_interconnect_1_0' (378#1) [C:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/hdl/uub_proto2.v:28163]
INFO: [Synth 8-638] synthesizing module 'uub_proto2_proc_sys_reset_0_0' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_proc_sys_reset_0_0/synth/uub_proto2_proc_sys_reset_0_0.vhd:74]
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at 'c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/066de7cd/hdl/src/vhdl/proc_sys_reset.vhd:140' bound to instance 'U0' of component 'proc_sys_reset' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_proc_sys_reset_0_0/synth/uub_proto2_proc_sys_reset_0_0.vhd:120]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/066de7cd/hdl/src/vhdl/proc_sys_reset.vhd:199]
INFO: [Synth 8-638] synthesizing module 'lpf' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/066de7cd/hdl/src/vhdl/lpf.vhd:138]
INFO: [Synth 8-3491] module 'SRL16' declared at 'C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:34522' bound to instance 'POR_SRL_I' of component 'SRL16' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/066de7cd/hdl/src/vhdl/lpf.vhd:190]
INFO: [Synth 8-638] synthesizing module 'SRL16' [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:34522]
INFO: [Synth 8-256] done synthesizing module 'SRL16' (379#1) [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:34522]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized2' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized2' (379#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized3' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized3' (379#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (380#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/066de7cd/hdl/src/vhdl/lpf.vhd:138]
INFO: [Synth 8-638] synthesizing module 'sequence' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/066de7cd/hdl/src/vhdl/sequence.vhd:146]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/066de7cd/hdl/src/vhdl/upcnt_n.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (381#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/066de7cd/hdl/src/vhdl/upcnt_n.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'sequence' (382#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/066de7cd/hdl/src/vhdl/sequence.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (383#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/066de7cd/hdl/src/vhdl/proc_sys_reset.vhd:199]
INFO: [Synth 8-256] done synthesizing module 'uub_proto2_proc_sys_reset_0_0' (384#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_proc_sys_reset_0_0/synth/uub_proto2_proc_sys_reset_0_0.vhd:74]
WARNING: [Synth 8-350] instance 'proc_sys_reset_0' of module 'uub_proto2_proc_sys_reset_0_0' requires 10 connections, but only 8 given [C:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/hdl/uub_proto2.v:35223]
INFO: [Synth 8-638] synthesizing module 'uub_proto2_processing_system7_0_0' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_processing_system7_0_0/synth/uub_proto2_processing_system7_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'processing_system7_v5_5_processing_system7' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:156]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1350]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1351]
INFO: [Synth 8-638] synthesizing module 'BUFG' [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (385#1) [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-638] synthesizing module 'BIBUF' [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:268]
INFO: [Synth 8-256] done synthesizing module 'BIBUF' (386#1) [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:268]
INFO: [Synth 8-638] synthesizing module 'PS7' [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:26467]
INFO: [Synth 8-256] done synthesizing module 'PS7' (387#1) [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:26467]
INFO: [Synth 8-256] done synthesizing module 'processing_system7_v5_5_processing_system7' (388#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:156]
WARNING: [Synth 8-350] instance 'inst' of module 'processing_system7_v5_5_processing_system7' requires 685 connections, but only 672 given [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_processing_system7_0_0/synth/uub_proto2_processing_system7_0_0.v:505]
INFO: [Synth 8-256] done synthesizing module 'uub_proto2_processing_system7_0_0' (389#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_processing_system7_0_0/synth/uub_proto2_processing_system7_0_0.v:57]
WARNING: [Synth 8-350] instance 'processing_system7_0' of module 'uub_proto2_processing_system7_0_0' requires 131 connections, but only 110 given [C:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/hdl/uub_proto2.v:35234]
INFO: [Synth 8-638] synthesizing module 'uub_proto2_xlconcat_0_0' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_xlconcat_0_0/synth/uub_proto2_xlconcat_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'xlconcat__parameterized0' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/xlconcat_v2_1/21a398c4/xlconcat.v:14]
INFO: [Synth 8-256] done synthesizing module 'xlconcat__parameterized0' (389#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/xlconcat_v2_1/21a398c4/xlconcat.v:14]
INFO: [Synth 8-256] done synthesizing module 'uub_proto2_xlconcat_0_0' (390#1) [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_xlconcat_0_0/synth/uub_proto2_xlconcat_0_0.v:57]
WARNING: [Synth 8-3848] Net FCLK_CLK1 in module/entity zync_block_imp_2Z7RLX does not have driver. [C:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/hdl/uub_proto2.v:31601]
INFO: [Synth 8-256] done synthesizing module 'zync_block_imp_2Z7RLX' (391#1) [C:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/hdl/uub_proto2.v:30777]
WARNING: [Synth 8-350] instance 'zync_block' of module 'zync_block_imp_2Z7RLX' requires 807 connections, but only 780 given [C:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/hdl/uub_proto2.v:21930]
INFO: [Synth 8-256] done synthesizing module 'uub_proto2' (392#1) [C:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/hdl/uub_proto2.v:20086]
INFO: [Synth 8-256] done synthesizing module 'uub_proto2_wrapper' (393#1) [C:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/imports/hdl/uub_proto2_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:23:02 ; elapsed = 00:23:18 . Memory (MB): peak = 1342.199 ; gain = 1162.020
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[8] to constant 0 [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[8] to constant 0 [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[8] to constant 0 [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[8] to constant 0 [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[8] to constant 0 [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[8] to constant 0 [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[8] to constant 0 [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[8] to constant 0 [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \g_parallel.g_cntrl[0].g_sym_cntrl.i_delay :CNTRL_IN[4] to constant 0 [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:16133]
INFO: [Synth 8-3295] tying undriven pin \g_parallel.g_cntrl[0].g_sym_cntrl.i_delay :CNTRL_IN[3] to constant 0 [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:16133]
INFO: [Synth 8-3295] tying undriven pin \g_parallel.g_cntrl[1].g_sym_cntrl.i_delay :CNTRL_IN[4] to constant 0 [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:16133]
INFO: [Synth 8-3295] tying undriven pin \g_parallel.g_cntrl[1].g_sym_cntrl.i_delay :CNTRL_IN[3] to constant 0 [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:16133]
INFO: [Synth 8-3295] tying undriven pin \g_parallel.g_cntrl[0].g_sym_cntrl.i_delay :CNTRL_IN[4] to constant 0 [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:16133]
INFO: [Synth 8-3295] tying undriven pin \g_parallel.g_cntrl[0].g_sym_cntrl.i_delay :CNTRL_IN[3] to constant 0 [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:16133]
INFO: [Synth 8-3295] tying undriven pin \g_parallel.g_cntrl[1].g_sym_cntrl.i_delay :CNTRL_IN[4] to constant 0 [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:16133]
INFO: [Synth 8-3295] tying undriven pin \g_parallel.g_cntrl[1].g_sym_cntrl.i_delay :CNTRL_IN[3] to constant 0 [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:16133]
INFO: [Synth 8-3295] tying undriven pin \g_parallel.g_cntrl[0].g_sym_cntrl.i_delay :CNTRL_IN[4] to constant 0 [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:16133]
INFO: [Synth 8-3295] tying undriven pin \g_parallel.g_cntrl[0].g_sym_cntrl.i_delay :CNTRL_IN[3] to constant 0 [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:16133]
INFO: [Synth 8-3295] tying undriven pin \g_parallel.g_cntrl[1].g_sym_cntrl.i_delay :CNTRL_IN[4] to constant 0 [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:16133]
INFO: [Synth 8-3295] tying undriven pin \g_parallel.g_cntrl[1].g_sym_cntrl.i_delay :CNTRL_IN[3] to constant 0 [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:16133]
WARNING: [Synth 8-3295] tying undriven pin interface_uub_dfn3_v1_0_S00_AXI_inst:USB_IFAULT to constant 0 [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/auger.org/interface_uub_dfn3_v1_0/99e18ee6/hdl/interface_uub_dfn3_v1_0.v:62]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:23:10 ; elapsed = 00:23:25 . Memory (MB): peak = 1342.199 ; gain = 1162.020
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 1022 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_axi_uartlite_0_0/uub_proto2_axi_uartlite_0_0_board.xdc] for cell 'uub_proto2_i/axi_uartlite_0/U0'
Finished Parsing XDC File [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_axi_uartlite_0_0/uub_proto2_axi_uartlite_0_0_board.xdc] for cell 'uub_proto2_i/axi_uartlite_0/U0'
Parsing XDC File [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_axi_uartlite_0_0/uub_proto2_axi_uartlite_0_0.xdc] for cell 'uub_proto2_i/axi_uartlite_0/U0'
Finished Parsing XDC File [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_axi_uartlite_0_0/uub_proto2_axi_uartlite_0_0.xdc] for cell 'uub_proto2_i/axi_uartlite_0/U0'
Parsing XDC File [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_proc_sys_reset_0_0/uub_proto2_proc_sys_reset_0_0_board.xdc] for cell 'uub_proto2_i/zync_block/proc_sys_reset_0'
Finished Parsing XDC File [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_proc_sys_reset_0_0/uub_proto2_proc_sys_reset_0_0_board.xdc] for cell 'uub_proto2_i/zync_block/proc_sys_reset_0'
Parsing XDC File [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_proc_sys_reset_0_0/uub_proto2_proc_sys_reset_0_0.xdc] for cell 'uub_proto2_i/zync_block/proc_sys_reset_0'
Finished Parsing XDC File [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_proc_sys_reset_0_0/uub_proto2_proc_sys_reset_0_0.xdc] for cell 'uub_proto2_i/zync_block/proc_sys_reset_0'
Parsing XDC File [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_processing_system7_0_0/uub_proto2_processing_system7_0_0.xdc] for cell 'uub_proto2_i/zync_block/processing_system7_0/inst'
Finished Parsing XDC File [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_processing_system7_0_0/uub_proto2_processing_system7_0_0.xdc] for cell 'uub_proto2_i/zync_block/processing_system7_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_processing_system7_0_0/uub_proto2_processing_system7_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/uub_proto2_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/uub_proto2_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_axi_cdma_0_0/uub_proto2_axi_cdma_0_0.xdc] for cell 'uub_proto2_i/zync_block/axi_cdma_0/U0'
Finished Parsing XDC File [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_axi_cdma_0_0/uub_proto2_axi_cdma_0_0.xdc] for cell 'uub_proto2_i/zync_block/axi_cdma_0/U0'
Parsing XDC File [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_axi_gpio_0_0/uub_proto2_axi_gpio_0_0_board.xdc] for cell 'uub_proto2_i/WP1_ADC_CONTROL/axi_gpio_0/U0'
Finished Parsing XDC File [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_axi_gpio_0_0/uub_proto2_axi_gpio_0_0_board.xdc] for cell 'uub_proto2_i/WP1_ADC_CONTROL/axi_gpio_0/U0'
Parsing XDC File [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_axi_gpio_0_0/uub_proto2_axi_gpio_0_0.xdc] for cell 'uub_proto2_i/WP1_ADC_CONTROL/axi_gpio_0/U0'
Finished Parsing XDC File [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_axi_gpio_0_0/uub_proto2_axi_gpio_0_0.xdc] for cell 'uub_proto2_i/WP1_ADC_CONTROL/axi_gpio_0/U0'
Parsing XDC File [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_axi_gpio_1_0/uub_proto2_axi_gpio_1_0_board.xdc] for cell 'uub_proto2_i/WP1_ADC_CONTROL/axi_gpio_1/U0'
Finished Parsing XDC File [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_axi_gpio_1_0/uub_proto2_axi_gpio_1_0_board.xdc] for cell 'uub_proto2_i/WP1_ADC_CONTROL/axi_gpio_1/U0'
Parsing XDC File [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_axi_gpio_1_0/uub_proto2_axi_gpio_1_0.xdc] for cell 'uub_proto2_i/WP1_ADC_CONTROL/axi_gpio_1/U0'
Finished Parsing XDC File [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_axi_gpio_1_0/uub_proto2_axi_gpio_1_0.xdc] for cell 'uub_proto2_i/WP1_ADC_CONTROL/axi_gpio_1/U0'
Parsing XDC File [C:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/constrs_1/imports/constraints/uub_proto_wrapper.xdc]
Finished Parsing XDC File [C:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/constrs_1/imports/constraints/uub_proto_wrapper.xdc]
Parsing XDC File [C:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/constrs_1/imports/constraints/vivado_uub.xdc]
Finished Parsing XDC File [C:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/constrs_1/imports/constraints/vivado_uub.xdc]
Parsing XDC File [C:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/constrs_1/imports/constraints/Timing_contraints_uub.xdc]
Finished Parsing XDC File [C:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/constrs_1/imports/constraints/Timing_contraints_uub.xdc]
Parsing XDC File [C:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/uub_proto2_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/uub_proto2_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_auto_ds_0/uub_proto2_auto_ds_0_clocks.xdc] for cell 'uub_proto2_i/zync_block/axi_interconnect_1/m00_couplers/auto_ds/inst'
Finished Parsing XDC File [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_auto_ds_0/uub_proto2_auto_ds_0_clocks.xdc] for cell 'uub_proto2_i/zync_block/axi_interconnect_1/m00_couplers/auto_ds/inst'
Parsing XDC File [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_auto_ds_1/uub_proto2_auto_ds_1_clocks.xdc] for cell 'uub_proto2_i/zync_block/axi_interconnect_1/m01_couplers/auto_ds/inst'
Finished Parsing XDC File [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_auto_ds_1/uub_proto2_auto_ds_1_clocks.xdc] for cell 'uub_proto2_i/zync_block/axi_interconnect_1/m01_couplers/auto_ds/inst'
Parsing XDC File [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_auto_ds_2/uub_proto2_auto_ds_2_clocks.xdc] for cell 'uub_proto2_i/zync_block/axi_interconnect_1/m02_couplers/auto_ds/inst'
Finished Parsing XDC File [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_auto_ds_2/uub_proto2_auto_ds_2_clocks.xdc] for cell 'uub_proto2_i/zync_block/axi_interconnect_1/m02_couplers/auto_ds/inst'
Parsing XDC File [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_auto_ds_3/uub_proto2_auto_ds_3_clocks.xdc] for cell 'uub_proto2_i/zync_block/axi_interconnect_1/m03_couplers/auto_ds/inst'
Finished Parsing XDC File [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_auto_ds_3/uub_proto2_auto_ds_3_clocks.xdc] for cell 'uub_proto2_i/zync_block/axi_interconnect_1/m03_couplers/auto_ds/inst'
Parsing XDC File [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_auto_ds_4/uub_proto2_auto_ds_4_clocks.xdc] for cell 'uub_proto2_i/zync_block/axi_interconnect_1/m04_couplers/auto_ds/inst'
Finished Parsing XDC File [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_auto_ds_4/uub_proto2_auto_ds_4_clocks.xdc] for cell 'uub_proto2_i/zync_block/axi_interconnect_1/m04_couplers/auto_ds/inst'
Parsing XDC File [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_auto_ds_5/uub_proto2_auto_ds_5_clocks.xdc] for cell 'uub_proto2_i/zync_block/axi_interconnect_1/m05_couplers/auto_ds/inst'
Finished Parsing XDC File [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_auto_ds_5/uub_proto2_auto_ds_5_clocks.xdc] for cell 'uub_proto2_i/zync_block/axi_interconnect_1/m05_couplers/auto_ds/inst'
Parsing XDC File [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_auto_ds_6/uub_proto2_auto_ds_6_clocks.xdc] for cell 'uub_proto2_i/zync_block/axi_interconnect_1/m06_couplers/auto_ds/inst'
Finished Parsing XDC File [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_auto_ds_6/uub_proto2_auto_ds_6_clocks.xdc] for cell 'uub_proto2_i/zync_block/axi_interconnect_1/m06_couplers/auto_ds/inst'
Parsing XDC File [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_auto_us_0/uub_proto2_auto_us_0_clocks.xdc] for cell 'uub_proto2_i/zync_block/axi_interconnect_1/s00_couplers/auto_us/inst'
Finished Parsing XDC File [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_auto_us_0/uub_proto2_auto_us_0_clocks.xdc] for cell 'uub_proto2_i/zync_block/axi_interconnect_1/s00_couplers/auto_us/inst'
Parsing XDC File [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_auto_us_1/uub_proto2_auto_us_1_clocks.xdc] for cell 'uub_proto2_i/zync_block/axi_interconnect_1/s01_couplers/auto_us/inst'
Finished Parsing XDC File [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_auto_us_1/uub_proto2_auto_us_1_clocks.xdc] for cell 'uub_proto2_i/zync_block/axi_interconnect_1/s01_couplers/auto_us/inst'
Parsing XDC File [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_auto_ds_7/uub_proto2_auto_ds_7_clocks.xdc] for cell 'uub_proto2_i/zync_block/axi_interconnect_0/m00_couplers/auto_ds/inst'
Finished Parsing XDC File [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_auto_ds_7/uub_proto2_auto_ds_7_clocks.xdc] for cell 'uub_proto2_i/zync_block/axi_interconnect_0/m00_couplers/auto_ds/inst'
Parsing XDC File [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_auto_ds_8/uub_proto2_auto_ds_8_clocks.xdc] for cell 'uub_proto2_i/zync_block/axi_interconnect_0/m01_couplers/auto_ds/inst'
Finished Parsing XDC File [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_auto_ds_8/uub_proto2_auto_ds_8_clocks.xdc] for cell 'uub_proto2_i/zync_block/axi_interconnect_0/m01_couplers/auto_ds/inst'
Parsing XDC File [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_auto_ds_9/uub_proto2_auto_ds_9_clocks.xdc] for cell 'uub_proto2_i/zync_block/axi_interconnect_0/m02_couplers/auto_ds/inst'
Finished Parsing XDC File [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_auto_ds_9/uub_proto2_auto_ds_9_clocks.xdc] for cell 'uub_proto2_i/zync_block/axi_interconnect_0/m02_couplers/auto_ds/inst'
Parsing XDC File [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_auto_ds_10/uub_proto2_auto_ds_10_clocks.xdc] for cell 'uub_proto2_i/zync_block/axi_interconnect_0/m03_couplers/auto_ds/inst'
Finished Parsing XDC File [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_auto_ds_10/uub_proto2_auto_ds_10_clocks.xdc] for cell 'uub_proto2_i/zync_block/axi_interconnect_0/m03_couplers/auto_ds/inst'
Parsing XDC File [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_auto_ds_11/uub_proto2_auto_ds_11_clocks.xdc] for cell 'uub_proto2_i/zync_block/axi_interconnect_0/m04_couplers/auto_ds/inst'
Finished Parsing XDC File [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_auto_ds_11/uub_proto2_auto_ds_11_clocks.xdc] for cell 'uub_proto2_i/zync_block/axi_interconnect_0/m04_couplers/auto_ds/inst'
Parsing XDC File [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_auto_ds_12/uub_proto2_auto_ds_12_clocks.xdc] for cell 'uub_proto2_i/zync_block/axi_interconnect_0/m05_couplers/auto_ds/inst'
Finished Parsing XDC File [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_auto_ds_12/uub_proto2_auto_ds_12_clocks.xdc] for cell 'uub_proto2_i/zync_block/axi_interconnect_0/m05_couplers/auto_ds/inst'
Parsing XDC File [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_auto_ds_13/uub_proto2_auto_ds_13_clocks.xdc] for cell 'uub_proto2_i/zync_block/axi_interconnect_0/m07_couplers/auto_ds/inst'
Finished Parsing XDC File [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_auto_ds_13/uub_proto2_auto_ds_13_clocks.xdc] for cell 'uub_proto2_i/zync_block/axi_interconnect_0/m07_couplers/auto_ds/inst'
Parsing XDC File [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_auto_ds_14/uub_proto2_auto_ds_14_clocks.xdc] for cell 'uub_proto2_i/zync_block/axi_interconnect_0/m08_couplers/auto_ds/inst'
Finished Parsing XDC File [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_auto_ds_14/uub_proto2_auto_ds_14_clocks.xdc] for cell 'uub_proto2_i/zync_block/axi_interconnect_0/m08_couplers/auto_ds/inst'
Parsing XDC File [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_auto_ds_15/uub_proto2_auto_ds_15_clocks.xdc] for cell 'uub_proto2_i/zync_block/axi_interconnect_0/m09_couplers/auto_ds/inst'
Finished Parsing XDC File [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_auto_ds_15/uub_proto2_auto_ds_15_clocks.xdc] for cell 'uub_proto2_i/zync_block/axi_interconnect_0/m09_couplers/auto_ds/inst'
Parsing XDC File [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_auto_ds_16/uub_proto2_auto_ds_16_clocks.xdc] for cell 'uub_proto2_i/zync_block/axi_interconnect_0/m10_couplers/auto_ds/inst'
Finished Parsing XDC File [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_auto_ds_16/uub_proto2_auto_ds_16_clocks.xdc] for cell 'uub_proto2_i/zync_block/axi_interconnect_0/m10_couplers/auto_ds/inst'
Parsing XDC File [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_auto_ds_17/uub_proto2_auto_ds_17_clocks.xdc] for cell 'uub_proto2_i/zync_block/axi_interconnect_0/m11_couplers/auto_ds/inst'
Finished Parsing XDC File [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_auto_ds_17/uub_proto2_auto_ds_17_clocks.xdc] for cell 'uub_proto2_i/zync_block/axi_interconnect_0/m11_couplers/auto_ds/inst'
Parsing XDC File [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_auto_ds_18/uub_proto2_auto_ds_18_clocks.xdc] for cell 'uub_proto2_i/zync_block/axi_interconnect_0/m12_couplers/auto_ds/inst'
Finished Parsing XDC File [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_auto_ds_18/uub_proto2_auto_ds_18_clocks.xdc] for cell 'uub_proto2_i/zync_block/axi_interconnect_0/m12_couplers/auto_ds/inst'
Parsing XDC File [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_auto_ds_19/uub_proto2_auto_ds_19_clocks.xdc] for cell 'uub_proto2_i/zync_block/axi_interconnect_0/m13_couplers/auto_ds/inst'
Finished Parsing XDC File [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_auto_ds_19/uub_proto2_auto_ds_19_clocks.xdc] for cell 'uub_proto2_i/zync_block/axi_interconnect_0/m13_couplers/auto_ds/inst'
Parsing XDC File [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_auto_ds_20/uub_proto2_auto_ds_20_clocks.xdc] for cell 'uub_proto2_i/zync_block/axi_interconnect_0/m14_couplers/auto_ds/inst'
Finished Parsing XDC File [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_auto_ds_20/uub_proto2_auto_ds_20_clocks.xdc] for cell 'uub_proto2_i/zync_block/axi_interconnect_0/m14_couplers/auto_ds/inst'
Parsing XDC File [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_auto_ds_21/uub_proto2_auto_ds_21_clocks.xdc] for cell 'uub_proto2_i/zync_block/axi_interconnect_0/m15_couplers/auto_ds/inst'
Finished Parsing XDC File [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_auto_ds_21/uub_proto2_auto_ds_21_clocks.xdc] for cell 'uub_proto2_i/zync_block/axi_interconnect_0/m15_couplers/auto_ds/inst'
Parsing XDC File [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_auto_ds_22/uub_proto2_auto_ds_22_clocks.xdc] for cell 'uub_proto2_i/zync_block/axi_interconnect_0/m16_couplers/auto_ds/inst'
Finished Parsing XDC File [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_auto_ds_22/uub_proto2_auto_ds_22_clocks.xdc] for cell 'uub_proto2_i/zync_block/axi_interconnect_0/m16_couplers/auto_ds/inst'
Parsing XDC File [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_auto_ds_23/uub_proto2_auto_ds_23_clocks.xdc] for cell 'uub_proto2_i/zync_block/axi_interconnect_0/m17_couplers/auto_ds/inst'
Finished Parsing XDC File [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_auto_ds_23/uub_proto2_auto_ds_23_clocks.xdc] for cell 'uub_proto2_i/zync_block/axi_interconnect_0/m17_couplers/auto_ds/inst'
Parsing XDC File [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_auto_ds_24/uub_proto2_auto_ds_24_clocks.xdc] for cell 'uub_proto2_i/zync_block/axi_interconnect_0/m18_couplers/auto_ds/inst'
Finished Parsing XDC File [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_auto_ds_24/uub_proto2_auto_ds_24_clocks.xdc] for cell 'uub_proto2_i/zync_block/axi_interconnect_0/m18_couplers/auto_ds/inst'
Parsing XDC File [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_auto_ds_25/uub_proto2_auto_ds_25_clocks.xdc] for cell 'uub_proto2_i/zync_block/axi_interconnect_0/m19_couplers/auto_ds/inst'
Finished Parsing XDC File [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_auto_ds_25/uub_proto2_auto_ds_25_clocks.xdc] for cell 'uub_proto2_i/zync_block/axi_interconnect_0/m19_couplers/auto_ds/inst'
Parsing XDC File [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_auto_ds_26/uub_proto2_auto_ds_26_clocks.xdc] for cell 'uub_proto2_i/zync_block/axi_interconnect_0/m20_couplers/auto_ds/inst'
Finished Parsing XDC File [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_auto_ds_26/uub_proto2_auto_ds_26_clocks.xdc] for cell 'uub_proto2_i/zync_block/axi_interconnect_0/m20_couplers/auto_ds/inst'
Parsing XDC File [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_auto_us_2/uub_proto2_auto_us_2_clocks.xdc] for cell 'uub_proto2_i/zync_block/axi_interconnect_0/s00_couplers/auto_us/inst'
Finished Parsing XDC File [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_auto_us_2/uub_proto2_auto_us_2_clocks.xdc] for cell 'uub_proto2_i/zync_block/axi_interconnect_0/s00_couplers/auto_us/inst'
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 751 instances were transformed.
  FDR => FDRE: 702 instances
  MUXCY_L => MUXCY: 48 instances
  SRL16 => SRL16E: 1 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1995.766 ; gain = 0.000
CRITICAL WARNING: [filemgmt 20-1741] File 'wp1_adc_control.vhd' is used by one or more modules, but with different contents, and may lead to unpredictable results:
* uub_proto2_WP1_ADC_Control_0_0 (c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/ipshared/elettronica.le.infn.it/wp1_adc_control_v1_2/f95765c5/wp1_adc_control.vhd)
* uub_proto2_WP7_LED_Control_0_0 (c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/ipshared/elettronica.le.infn.it/wp7_led_control_v1_0/806aab11/src/wp1_adc_control.vhd)
Please reset and regenerate these modules to resolve the differences, or synthesize them independently.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:25:18 ; elapsed = 00:25:32 . Memory (MB): peak = 1995.766 ; gain = 1815.586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:25:18 ; elapsed = 00:25:32 . Memory (MB): peak = 1995.766 ; gain = 1815.586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for uub_proto2_i/axi_uartlite_0/U0. (constraint file  C:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.runs/synth_1/dont_touch.xdc, line 398).
Applied set_property DONT_TOUCH = true for uub_proto2_i/zync_block/processing_system7_0/inst. (constraint file  C:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.runs/synth_1/dont_touch.xdc, line 426).
Applied set_property DONT_TOUCH = true for uub_proto2_i/zync_block/axi_cdma_0/U0. (constraint file  C:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.runs/synth_1/dont_touch.xdc, line 431).
Applied set_property DONT_TOUCH = true for uub_proto2_i/WP1_ADC_CONTROL/axi_gpio_0/U0. (constraint file  C:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.runs/synth_1/dont_touch.xdc, line 494).
Applied set_property DONT_TOUCH = true for uub_proto2_i/WP1_ADC_CONTROL/axi_gpio_1/U0. (constraint file  C:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.runs/synth_1/dont_touch.xdc, line 502).
Applied set_property DONT_TOUCH = true for uub_proto2_i/zync_block/axi_interconnect_1/m00_couplers/auto_ds/inst. (constraint file  C:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.runs/synth_1/dont_touch.xdc, line 518).
Applied set_property DONT_TOUCH = true for uub_proto2_i/zync_block/axi_interconnect_1/m01_couplers/auto_ds/inst. (constraint file  C:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.runs/synth_1/dont_touch.xdc, line 523).
Applied set_property DONT_TOUCH = true for uub_proto2_i/zync_block/axi_interconnect_1/m02_couplers/auto_ds/inst. (constraint file  C:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.runs/synth_1/dont_touch.xdc, line 528).
Applied set_property DONT_TOUCH = true for uub_proto2_i/zync_block/axi_interconnect_1/m03_couplers/auto_ds/inst. (constraint file  C:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.runs/synth_1/dont_touch.xdc, line 533).
Applied set_property DONT_TOUCH = true for uub_proto2_i/zync_block/axi_interconnect_1/m04_couplers/auto_ds/inst. (constraint file  C:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.runs/synth_1/dont_touch.xdc, line 538).
Applied set_property DONT_TOUCH = true for uub_proto2_i/zync_block/axi_interconnect_1/m05_couplers/auto_ds/inst. (constraint file  C:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.runs/synth_1/dont_touch.xdc, line 543).
Applied set_property DONT_TOUCH = true for uub_proto2_i/zync_block/axi_interconnect_1/m06_couplers/auto_ds/inst. (constraint file  C:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.runs/synth_1/dont_touch.xdc, line 548).
Applied set_property DONT_TOUCH = true for uub_proto2_i/zync_block/axi_interconnect_1/s00_couplers/auto_us/inst. (constraint file  C:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.runs/synth_1/dont_touch.xdc, line 555).
Applied set_property DONT_TOUCH = true for uub_proto2_i/zync_block/axi_interconnect_1/s01_couplers/auto_us/inst. (constraint file  C:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.runs/synth_1/dont_touch.xdc, line 560).
Applied set_property DONT_TOUCH = true for uub_proto2_i/zync_block/axi_interconnect_0/m00_couplers/auto_ds/inst. (constraint file  C:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.runs/synth_1/dont_touch.xdc, line 565).
Applied set_property DONT_TOUCH = true for uub_proto2_i/zync_block/axi_interconnect_0/m01_couplers/auto_ds/inst. (constraint file  C:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.runs/synth_1/dont_touch.xdc, line 572).
Applied set_property DONT_TOUCH = true for uub_proto2_i/zync_block/axi_interconnect_0/m02_couplers/auto_ds/inst. (constraint file  C:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.runs/synth_1/dont_touch.xdc, line 579).
Applied set_property DONT_TOUCH = true for uub_proto2_i/zync_block/axi_interconnect_0/m03_couplers/auto_ds/inst. (constraint file  C:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.runs/synth_1/dont_touch.xdc, line 586).
Applied set_property DONT_TOUCH = true for uub_proto2_i/zync_block/axi_interconnect_0/m04_couplers/auto_ds/inst. (constraint file  C:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.runs/synth_1/dont_touch.xdc, line 593).
Applied set_property DONT_TOUCH = true for uub_proto2_i/zync_block/axi_interconnect_0/m05_couplers/auto_ds/inst. (constraint file  C:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.runs/synth_1/dont_touch.xdc, line 600).
Applied set_property DONT_TOUCH = true for uub_proto2_i/zync_block/axi_interconnect_0/m07_couplers/auto_ds/inst. (constraint file  C:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.runs/synth_1/dont_touch.xdc, line 607).
Applied set_property DONT_TOUCH = true for uub_proto2_i/zync_block/axi_interconnect_0/m08_couplers/auto_ds/inst. (constraint file  C:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.runs/synth_1/dont_touch.xdc, line 612).
Applied set_property DONT_TOUCH = true for uub_proto2_i/zync_block/axi_interconnect_0/m09_couplers/auto_ds/inst. (constraint file  C:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.runs/synth_1/dont_touch.xdc, line 617).
Applied set_property DONT_TOUCH = true for uub_proto2_i/zync_block/axi_interconnect_0/m10_couplers/auto_ds/inst. (constraint file  C:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.runs/synth_1/dont_touch.xdc, line 622).
Applied set_property DONT_TOUCH = true for uub_proto2_i/zync_block/axi_interconnect_0/m11_couplers/auto_ds/inst. (constraint file  C:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.runs/synth_1/dont_touch.xdc, line 627).
Applied set_property DONT_TOUCH = true for uub_proto2_i/zync_block/axi_interconnect_0/m12_couplers/auto_ds/inst. (constraint file  C:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.runs/synth_1/dont_touch.xdc, line 632).
Applied set_property DONT_TOUCH = true for uub_proto2_i/zync_block/axi_interconnect_0/m13_couplers/auto_ds/inst. (constraint file  C:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.runs/synth_1/dont_touch.xdc, line 637).
Applied set_property DONT_TOUCH = true for uub_proto2_i/zync_block/axi_interconnect_0/m14_couplers/auto_ds/inst. (constraint file  C:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.runs/synth_1/dont_touch.xdc, line 642).
Applied set_property DONT_TOUCH = true for uub_proto2_i/zync_block/axi_interconnect_0/m15_couplers/auto_ds/inst. (constraint file  C:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.runs/synth_1/dont_touch.xdc, line 647).
Applied set_property DONT_TOUCH = true for uub_proto2_i/zync_block/axi_interconnect_0/m16_couplers/auto_ds/inst. (constraint file  C:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.runs/synth_1/dont_touch.xdc, line 652).
Applied set_property DONT_TOUCH = true for uub_proto2_i/zync_block/axi_interconnect_0/m17_couplers/auto_ds/inst. (constraint file  C:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.runs/synth_1/dont_touch.xdc, line 657).
Applied set_property DONT_TOUCH = true for uub_proto2_i/zync_block/axi_interconnect_0/m18_couplers/auto_ds/inst. (constraint file  C:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.runs/synth_1/dont_touch.xdc, line 662).
Applied set_property DONT_TOUCH = true for uub_proto2_i/zync_block/axi_interconnect_0/m19_couplers/auto_ds/inst. (constraint file  C:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.runs/synth_1/dont_touch.xdc, line 667).
Applied set_property DONT_TOUCH = true for uub_proto2_i/zync_block/axi_interconnect_0/m20_couplers/auto_ds/inst. (constraint file  C:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.runs/synth_1/dont_touch.xdc, line 674).
Applied set_property DONT_TOUCH = true for uub_proto2_i/zync_block/axi_interconnect_0/s00_couplers/auto_us/inst. (constraint file  C:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.runs/synth_1/dont_touch.xdc, line 683).
Applied set_property DONT_TOUCH = true for uub_proto2_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for uub_proto2_i/WP1_ADC_CONTROL/WP1_ADC_Control_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for uub_proto2_i/WP1_ADC_CONTROL/axi_bram_ctrl_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for uub_proto2_i/WP1_ADC_CONTROL/axi_bram_ctrl_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for uub_proto2_i/WP1_ADC_CONTROL/axi_bram_ctrl_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for uub_proto2_i/WP1_ADC_CONTROL/axi_bram_ctrl_3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for uub_proto2_i/WP1_ADC_CONTROL/axi_bram_ctrl_4. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for uub_proto2_i/WP1_ADC_CONTROL/axi_gpio_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for uub_proto2_i/WP1_ADC_CONTROL/axi_gpio_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for uub_proto2_i/WP1_ADC_CONTROL/blk_mem_gen_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for uub_proto2_i/WP1_ADC_CONTROL/blk_mem_gen_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for uub_proto2_i/WP1_ADC_CONTROL/blk_mem_gen_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for uub_proto2_i/WP1_ADC_CONTROL/blk_mem_gen_3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for uub_proto2_i/WP1_ADC_CONTROL/blk_mem_gen_4. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for uub_proto2_i/WP7_LED_Control_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for uub_proto2_i/adc_inputs/ddr_synchronizer_24bit_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for uub_proto2_i/adc_inputs/ddr_synchronizer_24bit_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for uub_proto2_i/adc_inputs/ddr_synchronizer_24bit_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for uub_proto2_i/adc_inputs/ddr_synchronizer_24bit_3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for uub_proto2_i/adc_inputs/ddr_synchronizer_24bit_4. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for uub_proto2_i/adc_inputs/util_ds_buf_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for uub_proto2_i/adc_inputs/util_ds_buf_10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for uub_proto2_i/adc_inputs/util_ds_buf_11. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for uub_proto2_i/adc_inputs/util_ds_buf_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for uub_proto2_i/adc_inputs/util_ds_buf_3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for uub_proto2_i/adc_inputs/util_ds_buf_4. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for uub_proto2_i/adc_inputs/util_ds_buf_5. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for uub_proto2_i/adc_inputs/util_ds_buf_6. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for uub_proto2_i/adc_inputs/util_ds_buf_7. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for uub_proto2_i/adc_inputs/util_ds_buf_8. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for uub_proto2_i/axi_uartlite_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for uub_proto2_i/clock_1pps_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for uub_proto2_i/filter_block/fir_compiler_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for uub_proto2_i/filter_block/fir_compiler_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for uub_proto2_i/filter_block/fir_compiler_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for uub_proto2_i/filter_block/xlconcat_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for uub_proto2_i/filter_block/xlconcat_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for uub_proto2_i/filter_block/xlconcat_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for uub_proto2_i/filter_block/xlconstant_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for uub_proto2_i/filter_block/xlconstant_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for uub_proto2_i/filter_block/xlconstant_3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for uub_proto2_i/filter_block/xlconstant_5. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for uub_proto2_i/filter_block/xlslice_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for uub_proto2_i/filter_block/xlslice_3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for uub_proto2_i/filter_block/xlslice_4. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for uub_proto2_i/filter_block/xlslice_5. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for uub_proto2_i/filter_block/xlslice_6. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for uub_proto2_i/filter_block/xlslice_7. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for uub_proto2_i/interface_uub_dfn3_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for uub_proto2_i/trigger_memory_block/muon_memory_block/axi_bram_ctrl_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for uub_proto2_i/trigger_memory_block/muon_memory_block/axi_bram_ctrl_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for uub_proto2_i/trigger_memory_block/muon_memory_block/axi_crossbar_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for uub_proto2_i/trigger_memory_block/muon_memory_block/axi_crossbar_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for uub_proto2_i/trigger_memory_block/muon_memory_block/blk_mem_gen_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for uub_proto2_i/trigger_memory_block/muon_memory_block/blk_mem_gen_6. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for uub_proto2_i/trigger_memory_block/muon_memory_block/xlconstant_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for uub_proto2_i/trigger_memory_block/sde_trigger_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for uub_proto2_i/trigger_memory_block/shower_memory_block/axi_bram_ctrl_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for uub_proto2_i/trigger_memory_block/shower_memory_block/axi_bram_ctrl_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for uub_proto2_i/trigger_memory_block/shower_memory_block/axi_bram_ctrl_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for uub_proto2_i/trigger_memory_block/shower_memory_block/axi_bram_ctrl_3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for uub_proto2_i/trigger_memory_block/shower_memory_block/axi_bram_ctrl_4. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for uub_proto2_i/trigger_memory_block/shower_memory_block/axi_crossbar_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for uub_proto2_i/trigger_memory_block/shower_memory_block/axi_crossbar_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for uub_proto2_i/trigger_memory_block/shower_memory_block/axi_crossbar_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for uub_proto2_i/trigger_memory_block/shower_memory_block/axi_crossbar_3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for uub_proto2_i/trigger_memory_block/shower_memory_block/axi_crossbar_4. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for uub_proto2_i/trigger_memory_block/shower_memory_block/blk_mem_gen_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for uub_proto2_i/trigger_memory_block/shower_memory_block/blk_mem_gen_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for uub_proto2_i/trigger_memory_block/shower_memory_block/blk_mem_gen_3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for uub_proto2_i/trigger_memory_block/shower_memory_block/blk_mem_gen_4. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for uub_proto2_i/trigger_memory_block/shower_memory_block/blk_mem_gen_5. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for uub_proto2_i/trigger_memory_block/shower_memory_block/xlconstant_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for uub_proto2_i/trigger_memory_block/shower_memory_block/xlconstant_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for uub_proto2_i/trigger_memory_block/time_tagging_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for uub_proto2_i/util_ds_buf_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for uub_proto2_i/util_vector_logic_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for uub_proto2_i/xlconstant_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for uub_proto2_i/zync_block/axi_cdma_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for uub_proto2_i/zync_block/axi_interconnect_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for uub_proto2_i/zync_block/axi_interconnect_0/m00_couplers/auto_ds. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for uub_proto2_i/zync_block/axi_interconnect_0/m00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for uub_proto2_i/zync_block/axi_interconnect_0/m01_couplers/auto_ds. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for uub_proto2_i/zync_block/axi_interconnect_0/m01_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for uub_proto2_i/zync_block/axi_interconnect_0/m02_couplers/auto_ds. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for uub_proto2_i/zync_block/axi_interconnect_0/m02_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for uub_proto2_i/zync_block/axi_interconnect_0/m03_couplers/auto_ds. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for uub_proto2_i/zync_block/axi_interconnect_0/m03_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for uub_proto2_i/zync_block/axi_interconnect_0/m04_couplers/auto_ds. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for uub_proto2_i/zync_block/axi_interconnect_0/m04_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for uub_proto2_i/zync_block/axi_interconnect_0/m05_couplers/auto_ds. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for uub_proto2_i/zync_block/axi_interconnect_0/m05_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for uub_proto2_i/zync_block/axi_interconnect_0/m07_couplers/auto_ds. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for uub_proto2_i/zync_block/axi_interconnect_0/m08_couplers/auto_ds. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for uub_proto2_i/zync_block/axi_interconnect_0/m09_couplers/auto_ds. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for uub_proto2_i/zync_block/axi_interconnect_0/m10_couplers/auto_ds. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for uub_proto2_i/zync_block/axi_interconnect_0/m11_couplers/auto_ds. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for uub_proto2_i/zync_block/axi_interconnect_0/m12_couplers/auto_ds. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for uub_proto2_i/zync_block/axi_interconnect_0/m13_couplers/auto_ds. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for uub_proto2_i/zync_block/axi_interconnect_0/m14_couplers/auto_ds. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for uub_proto2_i/zync_block/axi_interconnect_0/m15_couplers/auto_ds. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for uub_proto2_i/zync_block/axi_interconnect_0/m16_couplers/auto_ds. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for uub_proto2_i/zync_block/axi_interconnect_0/m17_couplers/auto_ds. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for uub_proto2_i/zync_block/axi_interconnect_0/m18_couplers/auto_ds. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for uub_proto2_i/zync_block/axi_interconnect_0/m19_couplers/auto_ds. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for uub_proto2_i/zync_block/axi_interconnect_0/m19_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for uub_proto2_i/zync_block/axi_interconnect_0/m20_couplers/auto_ds. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for uub_proto2_i/zync_block/axi_interconnect_0/m20_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for uub_proto2_i/zync_block/axi_interconnect_0/s00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for uub_proto2_i/zync_block/axi_interconnect_0/s00_couplers/auto_us. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for uub_proto2_i/zync_block/axi_interconnect_0/tier2_xbar_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for uub_proto2_i/zync_block/axi_interconnect_0/tier2_xbar_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for uub_proto2_i/zync_block/axi_interconnect_0/tier2_xbar_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for uub_proto2_i/zync_block/axi_interconnect_0/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for uub_proto2_i/zync_block/axi_interconnect_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for uub_proto2_i/zync_block/axi_interconnect_1/m00_couplers/auto_ds. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for uub_proto2_i/zync_block/axi_interconnect_1/m01_couplers/auto_ds. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for uub_proto2_i/zync_block/axi_interconnect_1/m02_couplers/auto_ds. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for uub_proto2_i/zync_block/axi_interconnect_1/m03_couplers/auto_ds. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for uub_proto2_i/zync_block/axi_interconnect_1/m04_couplers/auto_ds. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for uub_proto2_i/zync_block/axi_interconnect_1/m05_couplers/auto_ds. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for uub_proto2_i/zync_block/axi_interconnect_1/m06_couplers/auto_ds. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for uub_proto2_i/zync_block/axi_interconnect_1/m07_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for uub_proto2_i/zync_block/axi_interconnect_1/s00_couplers/auto_us. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for uub_proto2_i/zync_block/axi_interconnect_1/s01_couplers/auto_us. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for uub_proto2_i/zync_block/axi_interconnect_1/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for uub_proto2_i/zync_block/proc_sys_reset_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for uub_proto2_i/zync_block/processing_system7_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for uub_proto2_i/zync_block/xlconcat_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:25:18 ; elapsed = 00:25:33 . Memory (MB): peak = 1995.766 ; gain = 1815.586
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "max_wrap_burst" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "max_wrap_burst" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "max_wrap_burst" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wrap_burst_total_cmb" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wrap_burst_total_cmb" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wrap_burst_total_cmb" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "buffer_Empty" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "buffer_Full" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "curr_wrap_burst" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "curr_fixed_burst" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'rlast_sm_cs_reg' in module 'rd_chnl'
INFO: [Synth 8-5544] ROM "curr_wrap_burst" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "curr_fixed_burst" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "axi_rd_burst_two" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "set_last_bram_addr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "rlast_sm_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_rresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_rresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_bresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_bresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "EN_16x_Baud" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "fifo_full_p1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "mux_sel_is_zero" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_rresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_rresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_bresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_bresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'g_parallel.we_gen_reg' into 'g_parallel.we_gen_cntrl_reg' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:15671]
INFO: [Synth 8-3936] Found unconnected internal register 'g_parallel.we_gen_algn_reg' and it is trimmed from '3' to '2' bits. [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:15733]
INFO: [Synth 8-4471] merging register 'g_parallel.we_gen_reg' into 'g_parallel.we_gen_cntrl_reg' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:15671]
INFO: [Synth 8-3936] Found unconnected internal register 'g_parallel.we_gen_algn_reg' and it is trimmed from '3' to '2' bits. [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:15733]
INFO: [Synth 8-4471] merging register 'g_parallel.we_gen_reg' into 'g_parallel.we_gen_cntrl_reg' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:15671]
INFO: [Synth 8-3936] Found unconnected internal register 'g_parallel.we_gen_algn_reg' and it is trimmed from '3' to '2' bits. [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/c752e12b/hdl/fir_compiler_v7_2_vh_rfs.vhd:15733]
INFO: [Synth 8-5544] ROM "max_wrap_burst" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "max_wrap_burst" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "max_wrap_burst" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wrap_burst_total_cmb" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wrap_burst_total_cmb" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wrap_burst_total_cmb" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "curr_wrap_burst" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "curr_fixed_burst" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "max_wrap_burst" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "max_wrap_burst" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "max_wrap_burst" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wrap_burst_total_cmb" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wrap_burst_total_cmb" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wrap_burst_total_cmb" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'rlast_sm_cs_reg' in module 'rd_chnl__parameterized0'
INFO: [Synth 8-5544] ROM "curr_wrap_burst" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "curr_fixed_burst" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "axi_rd_burst_two" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "set_last_bram_addr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "rlast_sm_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "max_wrap_burst" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "max_wrap_burst" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "max_wrap_burst" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wrap_burst_total_cmb" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wrap_burst_total_cmb" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wrap_burst_total_cmb" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "curr_wrap_burst" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "curr_fixed_burst" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "max_wrap_burst" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "max_wrap_burst" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "max_wrap_burst" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wrap_burst_total_cmb" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wrap_burst_total_cmb" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wrap_burst_total_cmb" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'rlast_sm_cs_reg' in module 'rd_chnl__parameterized1'
INFO: [Synth 8-5544] ROM "curr_wrap_burst" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "curr_fixed_burst" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "axi_rd_burst_two" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "set_last_bram_addr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "rlast_sm_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "read_cs" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_axi_rlast_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_axi_rlast_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_data_fifo_v2_1_axic_reg_srl_fifo'
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_data_fifo_v2_1_axic_reg_srl_fifo__parameterized0'
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_data_fifo_v2_1_axic_reg_srl_fifo__parameterized1'
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_data_fifo_v2_1_axic_reg_srl_fifo__parameterized2'
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_data_fifo_v2_1_axic_reg_srl_fifo__parameterized3'
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_data_fifo_v2_1_axic_reg_srl_fifo__parameterized4'
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "THRES" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
WARNING: [Synth 8-3936] Found unconnected internal register 'MUON_DATA1_TMP0_reg' and it is trimmed from '32' to '28' bits. [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/auger.mtu.edu/sde_trigger_v1_2/74e38104/hdl/muon_buffers.v:93]
WARNING: [Synth 8-3936] Found unconnected internal register 'MUON_DATA0_TMP0_reg' and it is trimmed from '32' to '28' bits. [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/auger.mtu.edu/sde_trigger_v1_2/74e38104/hdl/muon_buffers.v:92]
WARNING: [Synth 8-3936] Found unconnected internal register 'DATA1_PIPELINE_reg[20]' and it is trimmed from '32' to '28' bits. [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/auger.mtu.edu/sde_trigger_v1_2/74e38104/hdl/muon_buffers.v:87]
WARNING: [Synth 8-3936] Found unconnected internal register 'DATA1_PIPELINE_reg[19]' and it is trimmed from '32' to '28' bits. [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/auger.mtu.edu/sde_trigger_v1_2/74e38104/hdl/muon_buffers.v:87]
WARNING: [Synth 8-3936] Found unconnected internal register 'DATA1_PIPELINE_reg[18]' and it is trimmed from '32' to '28' bits. [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/auger.mtu.edu/sde_trigger_v1_2/74e38104/hdl/muon_buffers.v:87]
WARNING: [Synth 8-3936] Found unconnected internal register 'DATA1_PIPELINE_reg[17]' and it is trimmed from '32' to '28' bits. [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/auger.mtu.edu/sde_trigger_v1_2/74e38104/hdl/muon_buffers.v:87]
WARNING: [Synth 8-3936] Found unconnected internal register 'DATA1_PIPELINE_reg[16]' and it is trimmed from '32' to '28' bits. [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/auger.mtu.edu/sde_trigger_v1_2/74e38104/hdl/muon_buffers.v:87]
WARNING: [Synth 8-3936] Found unconnected internal register 'DATA1_PIPELINE_reg[15]' and it is trimmed from '32' to '28' bits. [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/auger.mtu.edu/sde_trigger_v1_2/74e38104/hdl/muon_buffers.v:87]
WARNING: [Synth 8-3936] Found unconnected internal register 'DATA1_PIPELINE_reg[14]' and it is trimmed from '32' to '28' bits. [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/auger.mtu.edu/sde_trigger_v1_2/74e38104/hdl/muon_buffers.v:87]
WARNING: [Synth 8-3936] Found unconnected internal register 'DATA1_PIPELINE_reg[13]' and it is trimmed from '32' to '28' bits. [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/auger.mtu.edu/sde_trigger_v1_2/74e38104/hdl/muon_buffers.v:87]
WARNING: [Synth 8-3936] Found unconnected internal register 'DATA1_PIPELINE_reg[12]' and it is trimmed from '32' to '28' bits. [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/auger.mtu.edu/sde_trigger_v1_2/74e38104/hdl/muon_buffers.v:87]
WARNING: [Synth 8-3936] Found unconnected internal register 'DATA1_PIPELINE_reg[11]' and it is trimmed from '32' to '28' bits. [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/auger.mtu.edu/sde_trigger_v1_2/74e38104/hdl/muon_buffers.v:87]
WARNING: [Synth 8-3936] Found unconnected internal register 'DATA1_PIPELINE_reg[10]' and it is trimmed from '32' to '28' bits. [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/auger.mtu.edu/sde_trigger_v1_2/74e38104/hdl/muon_buffers.v:87]
WARNING: [Synth 8-3936] Found unconnected internal register 'DATA1_PIPELINE_reg[9]' and it is trimmed from '32' to '28' bits. [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/auger.mtu.edu/sde_trigger_v1_2/74e38104/hdl/muon_buffers.v:87]
WARNING: [Synth 8-3936] Found unconnected internal register 'DATA1_PIPELINE_reg[8]' and it is trimmed from '32' to '28' bits. [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/auger.mtu.edu/sde_trigger_v1_2/74e38104/hdl/muon_buffers.v:87]
WARNING: [Synth 8-3936] Found unconnected internal register 'DATA1_PIPELINE_reg[7]' and it is trimmed from '32' to '28' bits. [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/auger.mtu.edu/sde_trigger_v1_2/74e38104/hdl/muon_buffers.v:87]
WARNING: [Synth 8-3936] Found unconnected internal register 'DATA1_PIPELINE_reg[6]' and it is trimmed from '32' to '28' bits. [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/auger.mtu.edu/sde_trigger_v1_2/74e38104/hdl/muon_buffers.v:87]
WARNING: [Synth 8-3936] Found unconnected internal register 'DATA1_PIPELINE_reg[5]' and it is trimmed from '32' to '28' bits. [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/auger.mtu.edu/sde_trigger_v1_2/74e38104/hdl/muon_buffers.v:87]
WARNING: [Synth 8-3936] Found unconnected internal register 'DATA1_PIPELINE_reg[4]' and it is trimmed from '32' to '28' bits. [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/auger.mtu.edu/sde_trigger_v1_2/74e38104/hdl/muon_buffers.v:87]
WARNING: [Synth 8-3936] Found unconnected internal register 'DATA1_PIPELINE_reg[3]' and it is trimmed from '32' to '28' bits. [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/auger.mtu.edu/sde_trigger_v1_2/74e38104/hdl/muon_buffers.v:87]
WARNING: [Synth 8-3936] Found unconnected internal register 'DATA1_PIPELINE_reg[2]' and it is trimmed from '32' to '28' bits. [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/auger.mtu.edu/sde_trigger_v1_2/74e38104/hdl/muon_buffers.v:87]
WARNING: [Synth 8-3936] Found unconnected internal register 'DATA1_PIPELINE_reg[1]' and it is trimmed from '32' to '28' bits. [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/auger.mtu.edu/sde_trigger_v1_2/74e38104/hdl/muon_buffers.v:87]
WARNING: [Synth 8-3936] Found unconnected internal register 'DATA1_PIPELINE_reg[0]' and it is trimmed from '32' to '28' bits. [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/auger.mtu.edu/sde_trigger_v1_2/74e38104/hdl/muon_buffers.v:87]
WARNING: [Synth 8-3936] Found unconnected internal register 'DATA0_PIPELINE_reg[20]' and it is trimmed from '32' to '28' bits. [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/auger.mtu.edu/sde_trigger_v1_2/74e38104/hdl/muon_buffers.v:86]
WARNING: [Synth 8-3936] Found unconnected internal register 'DATA0_PIPELINE_reg[19]' and it is trimmed from '32' to '28' bits. [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/auger.mtu.edu/sde_trigger_v1_2/74e38104/hdl/muon_buffers.v:86]
WARNING: [Synth 8-3936] Found unconnected internal register 'DATA0_PIPELINE_reg[18]' and it is trimmed from '32' to '28' bits. [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/auger.mtu.edu/sde_trigger_v1_2/74e38104/hdl/muon_buffers.v:86]
WARNING: [Synth 8-3936] Found unconnected internal register 'DATA0_PIPELINE_reg[17]' and it is trimmed from '32' to '28' bits. [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/auger.mtu.edu/sde_trigger_v1_2/74e38104/hdl/muon_buffers.v:86]
WARNING: [Synth 8-3936] Found unconnected internal register 'DATA0_PIPELINE_reg[16]' and it is trimmed from '32' to '28' bits. [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/auger.mtu.edu/sde_trigger_v1_2/74e38104/hdl/muon_buffers.v:86]
WARNING: [Synth 8-3936] Found unconnected internal register 'DATA0_PIPELINE_reg[15]' and it is trimmed from '32' to '28' bits. [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/auger.mtu.edu/sde_trigger_v1_2/74e38104/hdl/muon_buffers.v:86]
WARNING: [Synth 8-3936] Found unconnected internal register 'DATA0_PIPELINE_reg[14]' and it is trimmed from '32' to '28' bits. [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/auger.mtu.edu/sde_trigger_v1_2/74e38104/hdl/muon_buffers.v:86]
WARNING: [Synth 8-3936] Found unconnected internal register 'DATA0_PIPELINE_reg[13]' and it is trimmed from '32' to '28' bits. [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/auger.mtu.edu/sde_trigger_v1_2/74e38104/hdl/muon_buffers.v:86]
WARNING: [Synth 8-3936] Found unconnected internal register 'DATA0_PIPELINE_reg[12]' and it is trimmed from '32' to '28' bits. [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/auger.mtu.edu/sde_trigger_v1_2/74e38104/hdl/muon_buffers.v:86]
WARNING: [Synth 8-3936] Found unconnected internal register 'DATA0_PIPELINE_reg[11]' and it is trimmed from '32' to '28' bits. [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/auger.mtu.edu/sde_trigger_v1_2/74e38104/hdl/muon_buffers.v:86]
WARNING: [Synth 8-3936] Found unconnected internal register 'DATA0_PIPELINE_reg[10]' and it is trimmed from '32' to '28' bits. [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/auger.mtu.edu/sde_trigger_v1_2/74e38104/hdl/muon_buffers.v:86]
WARNING: [Synth 8-3936] Found unconnected internal register 'DATA0_PIPELINE_reg[9]' and it is trimmed from '32' to '28' bits. [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/auger.mtu.edu/sde_trigger_v1_2/74e38104/hdl/muon_buffers.v:86]
WARNING: [Synth 8-3936] Found unconnected internal register 'DATA0_PIPELINE_reg[8]' and it is trimmed from '32' to '28' bits. [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/auger.mtu.edu/sde_trigger_v1_2/74e38104/hdl/muon_buffers.v:86]
WARNING: [Synth 8-3936] Found unconnected internal register 'DATA0_PIPELINE_reg[7]' and it is trimmed from '32' to '28' bits. [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/auger.mtu.edu/sde_trigger_v1_2/74e38104/hdl/muon_buffers.v:86]
WARNING: [Synth 8-3936] Found unconnected internal register 'DATA0_PIPELINE_reg[6]' and it is trimmed from '32' to '28' bits. [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/auger.mtu.edu/sde_trigger_v1_2/74e38104/hdl/muon_buffers.v:86]
WARNING: [Synth 8-3936] Found unconnected internal register 'DATA0_PIPELINE_reg[5]' and it is trimmed from '32' to '28' bits. [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/auger.mtu.edu/sde_trigger_v1_2/74e38104/hdl/muon_buffers.v:86]
WARNING: [Synth 8-3936] Found unconnected internal register 'DATA0_PIPELINE_reg[4]' and it is trimmed from '32' to '28' bits. [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/auger.mtu.edu/sde_trigger_v1_2/74e38104/hdl/muon_buffers.v:86]
WARNING: [Synth 8-3936] Found unconnected internal register 'DATA0_PIPELINE_reg[3]' and it is trimmed from '32' to '28' bits. [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/auger.mtu.edu/sde_trigger_v1_2/74e38104/hdl/muon_buffers.v:86]
WARNING: [Synth 8-3936] Found unconnected internal register 'DATA0_PIPELINE_reg[2]' and it is trimmed from '32' to '28' bits. [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/auger.mtu.edu/sde_trigger_v1_2/74e38104/hdl/muon_buffers.v:86]
WARNING: [Synth 8-3936] Found unconnected internal register 'DATA0_PIPELINE_reg[1]' and it is trimmed from '32' to '28' bits. [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/auger.mtu.edu/sde_trigger_v1_2/74e38104/hdl/muon_buffers.v:86]
WARNING: [Synth 8-3936] Found unconnected internal register 'DATA0_PIPELINE_reg[0]' and it is trimmed from '32' to '28' bits. [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/auger.mtu.edu/sde_trigger_v1_2/74e38104/hdl/muon_buffers.v:86]
INFO: [Synth 8-5544] ROM "LCL_MUON_BUF_TIME_TAG_A_reg[0]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LCL_MUON_BUF_TIME_TAG_A_reg[1]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MUON_INTR" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LCL_MUON_BUF_TIME_TAG_A_reg[0]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LCL_MUON_BUF_TIME_TAG_A_reg[1]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "TRG_FLAG_WIDTH" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MUON_TRIG1_THR0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MUON_TRIG1_THR1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MUON_TRIG1_THR2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MUON_TRIG1_SSD" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MUON_TRIG1_ENAB" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MUON_TRIG2_THR0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MUON_TRIG2_THR1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MUON_TRIG2_THR2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MUON_TRIG2_SSD" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MUON_TRIG2_ENAB" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MUON_TRIG3_THR0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MUON_TRIG3_THR1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MUON_TRIG3_THR2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MUON_TRIG3_SSD" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MUON_TRIG3_ENAB" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MUON_TRIG4_THR0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MUON_TRIG4_THR1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MUON_TRIG4_THR2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MUON_TRIG4_SSD" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MUON_TRIG4_ENAB" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "COMPATIBILITY_AMIGA_TRIG" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "COMPATIBILITY_MOPS_TRIG_MIN0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "COMPATIBILITY_MOPS_TRIG_MIN1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "COMPATIBILITY_MOPS_TRIG_MIN2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "COMPATIBILITY_MOPS_TRIG_MAX0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "COMPATIBILITY_MOPS_TRIG_MAX1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "COMPATIBILITY_MOPS_TRIG_MAX2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "COMPATIBILITY_MOPS_TRIG_ENAB" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "COMPATIBILITY_MOPS_TRIG_INT" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "COMPATIBILITY_MOPS_TRIG_OCC" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "COMPATIBILITY_MOPS_TRIG_OFS" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MUON_BUF_TRIG_MASK" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MUON_BUF_CONTROL" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "COMPATIBILITY_TRIG_RATES" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "COMPATIBILITY_DELAYED_RATES" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "COMPATIBILITY_GLOBAL_CONTROL" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "COMPATIBILITY_SB_TRIG_THR0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "COMPATIBILITY_SB_TRIG_THR1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "COMPATIBILITY_SB_TRIG_THR2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "COMPATIBILITY_SB_TRIG_ENAB" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "COMPATIBILITY_RANDOM_TRIG_DELAY_A" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "COMPATIBILITY_RANDOM_TRIG_DELAY_B" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "COMPATIBILITY_RANDOM_TRIG_START" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "COMPATIBILITY_TOT_TRIG_THR0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "COMPATIBILITY_TOT_TRIG_THR1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "COMPATIBILITY_TOT_TRIG_THR2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "COMPATIBILITY_TOT_TRIG_ENAB" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "COMPATIBILITY_TOT_TRIG_OCC" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "COMPATIBILITY_TOTD_TRIG_THR0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "COMPATIBILITY_TOTD_TRIG_THR1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "COMPATIBILITY_TOTD_TRIG_THR2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "COMPATIBILITY_TOTD_TRIG_UP0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "COMPATIBILITY_TOTD_TRIG_UP1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "COMPATIBILITY_TOTD_TRIG_UP2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "COMPATIBILITY_TOTD_TRIG_ENAB" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "COMPATIBILITY_TOTD_TRIG_OCC" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "COMPATIBILITY_TOTD_TRIG_FD" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "COMPATIBILITY_TOTD_TRIG_FN" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "COMPATIBILITY_SCALAR_A_THR0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "COMPATIBILITY_SCALAR_A_THR1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "COMPATIBILITY_SCALAR_A_THR2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "COMPATIBILITY_SCALAR_A_ENAB" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "COMPATIBILITY_SCALAR_A_COUNT" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "COMPATIBILITY_SCALAR_B_THR0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "COMPATIBILITY_SCALAR_B_THR1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "COMPATIBILITY_SCALAR_B_THR2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "COMPATIBILITY_SCALAR_B_ENAB" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "COMPATIBILITY_SCALAR_B_COUNT" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "COMPATIBILITY_SCALAR_C_THR0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "COMPATIBILITY_SCALAR_C_THR1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "COMPATIBILITY_SCALAR_C_THR2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "COMPATIBILITY_SCALAR_C_ENAB" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "COMPATIBILITY_SCALAR_C_COUNT" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SHWR_BUF_TRIG_MASK" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SHWR_BUF_CONTROL" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "LED_CONTROL" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "SHWR_INTR" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "PRESCALED_COMPAT_SB_TRIG" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "PRESCALED_COMPAT_EXT_TRIG" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "max_wrap_burst" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "max_wrap_burst" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "max_wrap_burst" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wrap_burst_total_cmb" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wrap_burst_total_cmb" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wrap_burst_total_cmb" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "curr_wrap_burst" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "curr_fixed_burst" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "max_wrap_burst" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "max_wrap_burst" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "max_wrap_burst" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wrap_burst_total_cmb" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wrap_burst_total_cmb" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wrap_burst_total_cmb" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'rlast_sm_cs_reg' in module 'rd_chnl__parameterized2'
INFO: [Synth 8-5544] ROM "curr_wrap_burst" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "curr_fixed_burst" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "axi_rd_burst_two" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "set_last_bram_addr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "rlast_sm_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "max_wrap_burst" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "max_wrap_burst" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "max_wrap_burst" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wrap_burst_total_cmb" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wrap_burst_total_cmb" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wrap_burst_total_cmb" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "curr_wrap_burst" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "curr_fixed_burst" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "max_wrap_burst" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "max_wrap_burst" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "max_wrap_burst" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wrap_burst_total_cmb" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wrap_burst_total_cmb" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wrap_burst_total_cmb" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Common 17-14] Message 'Synth 8-5544' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-802] inferred FSM for state register 'rlast_sm_cs_reg' in module 'rd_chnl__parameterized3'
INFO: [Synth 8-5546] ROM "axi_rd_burst_two" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "set_last_bram_addr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'rlast_sm_cs_reg' in module 'rd_chnl__parameterized4'
INFO: [Synth 8-5546] ROM "axi_rd_burst_two" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "set_last_bram_addr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'rlast_sm_cs_reg' in module 'rd_chnl__parameterized5'
INFO: [Synth 8-5546] ROM "axi_rd_burst_two" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "set_last_bram_addr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'rlast_sm_cs_reg' in module 'rd_chnl__parameterized6'
INFO: [Synth 8-5546] ROM "axi_rd_burst_two" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "set_last_bram_addr" won't be mapped to RAM because it is too sparse
INFO: [Common 17-14] Message 'Synth 8-5546' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_data_fifo_v2_1_axic_reg_srl_fifo__parameterized5'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_data_fifo_v2_1_axic_reg_srl_fifo__parameterized6'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_data_fifo_v2_1_axic_reg_srl_fifo__parameterized7'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_data_fifo_v2_1_axic_reg_srl_fifo__parameterized8'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_data_fifo_v2_1_axic_reg_srl_fifo__parameterized9'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_data_fifo_v2_1_axic_reg_srl_fifo__parameterized10'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_data_fifo_v2_1_axic_reg_srl_fifo__parameterized11'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_data_fifo_v2_1_axic_reg_srl_fifo__parameterized12'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_data_fifo_v2_1_axic_reg_srl_fifo__parameterized13'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_data_fifo_v2_1_axic_reg_srl_fifo__parameterized14'
INFO: [Synth 8-4471] merging register 'GEN_SYNC_WRITE.rst_wvalid_re_reg' into 'GEN_SYNC_WRITE.bvalid_i_reg' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_cdma_v4_1/53459acb/hdl/src/vhdl/axi_cdma_lite_if.vhd:272]
INFO: [Synth 8-4471] merging register 'GEN_SYNC_READ.rst_rvalid_re_reg' into 'GEN_SYNC_READ.s_axi_lite_rvalid_i_reg' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_cdma_v4_1/53459acb/hdl/src/vhdl/axi_cdma_lite_if.vhd:1043]
INFO: [Synth 8-4471] merging register 'sig_halt_fetch_reg' into 'sig_halt_dm_reg' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_cdma_v4_1/53459acb/hdl/src/vhdl/axi_cdma_sg_cntlr.vhd:2421]
INFO: [Synth 8-5545] ROM "var_start_vector" won't be mapped to RAM because address size (31) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "var_end_vector" won't be mapped to RAM because address size (31) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "var_start_vector" won't be mapped to RAM because address size (31) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "var_end_vector" won't be mapped to RAM because address size (31) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "sig_btt_is_zero" won't be mapped to RAM because address size (23) is larger than maximum supported(18)
INFO: [Synth 8-4471] merging register 'sig_coelsc_cmd_cmplt_reg_reg' into 'sig_coelsc_reg_full_reg' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_rddata_cntl.vhd:609]
INFO: [Synth 8-5545] ROM "var_start_vector" won't be mapped to RAM because address size (31) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "var_end_vector" won't be mapped to RAM because address size (31) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "sig_btt_is_zero" won't be mapped to RAM because address size (23) is larger than maximum supported(18)
INFO: [Synth 8-4471] merging register 'first_mi_word_reg' into 'first_word_reg' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_w_downsizer.v:303]
INFO: [Synth 8-4471] merging register 'first_word_reg' into 'first_mi_word_reg' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_r_downsizer.v:308]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_data_fifo_v2_1_axic_reg_srl_fifo__parameterized15'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_data_fifo_v2_1_axic_reg_srl_fifo__parameterized16'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_data_fifo_v2_1_axic_reg_srl_fifo__parameterized17'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_data_fifo_v2_1_axic_reg_srl_fifo__parameterized18'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_data_fifo_v2_1_axic_reg_srl_fifo__parameterized19'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_data_fifo_v2_1_axic_reg_srl_fifo__parameterized20'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_data_fifo_v2_1_axic_reg_srl_fifo__parameterized21'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_data_fifo_v2_1_axic_reg_srl_fifo__parameterized22'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_data_fifo_v2_1_axic_reg_srl_fifo__parameterized23'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_data_fifo_v2_1_axic_reg_srl_fifo__parameterized24'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_data_fifo_v2_1_axic_reg_srl_fifo__parameterized25'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_data_fifo_v2_1_axic_reg_srl_fifo__parameterized26'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_data_fifo_v2_1_axic_reg_srl_fifo__parameterized27'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_data_fifo_v2_1_axic_reg_srl_fifo__parameterized28'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_data_fifo_v2_1_axic_reg_srl_fifo__parameterized29'
INFO: [Synth 8-4471] merging register 'seq_cnt_en_reg' into 'from_sys_reg' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/066de7cd/hdl/src/vhdl/sequence.vhd:222]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                     Old Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
          w8_throttle_b2 |                              001 |                              100
             w8_throttle |                              010 |                              001
        w8_2nd_last_data |                              011 |                              010
            w8_last_data |                              100 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rlast_sm_cs_reg' using encoding 'sequential' in module 'rd_chnl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                     Old Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
          w8_throttle_b2 |                              001 |                              100
             w8_throttle |                              010 |                              001
        w8_2nd_last_data |                              011 |                              010
            w8_last_data |                              100 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rlast_sm_cs_reg' using encoding 'sequential' in module 'rd_chnl__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                     Old Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
          w8_throttle_b2 |                              001 |                              100
             w8_throttle |                              010 |                              001
        w8_2nd_last_data |                              011 |                              010
            w8_last_data |                              100 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rlast_sm_cs_reg' using encoding 'sequential' in module 'rd_chnl__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                     Old Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                             0001 |                               10
                     ONE |                             0010 |                               11
                     TWO |                             1000 |                               01
                  iSTATE |                             0100 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_data_fifo_v2_1_axic_reg_srl_fifo'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                     Old Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                             0001 |                               10
                     ONE |                             0010 |                               11
                     TWO |                             1000 |                               01
                  iSTATE |                             0100 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_data_fifo_v2_1_axic_reg_srl_fifo__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                     Old Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                             0001 |                               10
                     ONE |                             0010 |                               11
                     TWO |                             1000 |                               01
                  iSTATE |                             0100 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_data_fifo_v2_1_axic_reg_srl_fifo__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                     Old Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                             0001 |                               10
                     ONE |                             0010 |                               11
                     TWO |                             1000 |                               01
                  iSTATE |                             0100 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_data_fifo_v2_1_axic_reg_srl_fifo__parameterized2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                     Old Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                             0001 |                               10
                     ONE |                             0010 |                               11
                     TWO |                             1000 |                               01
                  iSTATE |                             0100 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_data_fifo_v2_1_axic_reg_srl_fifo__parameterized3'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                     Old Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                             0001 |                               10
                     ONE |                             0010 |                               11
                     TWO |                             1000 |                               01
                  iSTATE |                             0100 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_data_fifo_v2_1_axic_reg_srl_fifo__parameterized4'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                     Old Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
          w8_throttle_b2 |                              001 |                              100
             w8_throttle |                              010 |                              001
        w8_2nd_last_data |                              011 |                              010
            w8_last_data |                              100 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rlast_sm_cs_reg' using encoding 'sequential' in module 'rd_chnl__parameterized2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                     Old Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
          w8_throttle_b2 |                              001 |                              100
             w8_throttle |                              010 |                              001
        w8_2nd_last_data |                              011 |                              010
            w8_last_data |                              100 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rlast_sm_cs_reg' using encoding 'sequential' in module 'rd_chnl__parameterized3'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                     Old Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
          w8_throttle_b2 |                              001 |                              100
             w8_throttle |                              010 |                              001
        w8_2nd_last_data |                              011 |                              010
            w8_last_data |                              100 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rlast_sm_cs_reg' using encoding 'sequential' in module 'rd_chnl__parameterized4'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                     Old Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
          w8_throttle_b2 |                              001 |                              100
             w8_throttle |                              010 |                              001
        w8_2nd_last_data |                              011 |                              010
            w8_last_data |                              100 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rlast_sm_cs_reg' using encoding 'sequential' in module 'rd_chnl__parameterized5'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                     Old Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
          w8_throttle_b2 |                              001 |                              100
             w8_throttle |                              010 |                              001
        w8_2nd_last_data |                              011 |                              010
            w8_last_data |                              100 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rlast_sm_cs_reg' using encoding 'sequential' in module 'rd_chnl__parameterized6'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                     Old Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                             0001 |                               10
                     ONE |                             0010 |                               11
                     TWO |                             1000 |                               01
                  iSTATE |                             0100 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_data_fifo_v2_1_axic_reg_srl_fifo__parameterized5'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                     Old Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                             0001 |                               10
                     ONE |                             0010 |                               11
                     TWO |                             1000 |                               01
                  iSTATE |                             0100 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_data_fifo_v2_1_axic_reg_srl_fifo__parameterized6'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                     Old Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                             0001 |                               10
                     ONE |                             0010 |                               11
                     TWO |                             1000 |                               01
                  iSTATE |                             0100 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_data_fifo_v2_1_axic_reg_srl_fifo__parameterized7'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                     Old Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                             0001 |                               10
                     ONE |                             0010 |                               11
                     TWO |                             1000 |                               01
                  iSTATE |                             0100 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_data_fifo_v2_1_axic_reg_srl_fifo__parameterized8'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                     Old Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                             0001 |                               10
                     ONE |                             0010 |                               11
                     TWO |                             1000 |                               01
                  iSTATE |                             0100 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_data_fifo_v2_1_axic_reg_srl_fifo__parameterized9'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                     Old Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                             0001 |                               10
                     ONE |                             0010 |                               11
                     TWO |                             1000 |                               01
                  iSTATE |                             0100 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_data_fifo_v2_1_axic_reg_srl_fifo__parameterized10'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                     Old Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                             0001 |                               10
                     ONE |                             0010 |                               11
                     TWO |                             1000 |                               01
                  iSTATE |                             0100 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_data_fifo_v2_1_axic_reg_srl_fifo__parameterized11'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                     Old Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                             0001 |                               10
                     ONE |                             0010 |                               11
                     TWO |                             1000 |                               01
                  iSTATE |                             0100 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_data_fifo_v2_1_axic_reg_srl_fifo__parameterized12'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                     Old Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                             0001 |                               10
                     ONE |                             0010 |                               11
                     TWO |                             1000 |                               01
                  iSTATE |                             0100 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_data_fifo_v2_1_axic_reg_srl_fifo__parameterized13'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                     Old Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                             0001 |                               10
                     ONE |                             0010 |                               11
                     TWO |                             1000 |                               01
                  iSTATE |                             0100 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_data_fifo_v2_1_axic_reg_srl_fifo__parameterized14'
WARNING: [Synth 8-115] binding instance 'i_133' in module 'axi_sg_ftch_queue' to reference 'keep__186' which has no pins
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                     Old Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                             0001 |                               10
                     ONE |                             0010 |                               11
                     TWO |                             1000 |                               01
                  iSTATE |                             0100 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_data_fifo_v2_1_axic_reg_srl_fifo__parameterized15'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                     Old Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                             0001 |                               10
                     ONE |                             0010 |                               11
                     TWO |                             1000 |                               01
                  iSTATE |                             0100 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_data_fifo_v2_1_axic_reg_srl_fifo__parameterized16'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                     Old Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                             0001 |                               10
                     ONE |                             0010 |                               11
                     TWO |                             1000 |                               01
                  iSTATE |                             0100 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_data_fifo_v2_1_axic_reg_srl_fifo__parameterized17'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                     Old Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                             0001 |                               10
                     ONE |                             0010 |                               11
                     TWO |                             1000 |                               01
                  iSTATE |                             0100 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_data_fifo_v2_1_axic_reg_srl_fifo__parameterized18'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                     Old Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                             0001 |                               10
                     ONE |                             0010 |                               11
                     TWO |                             1000 |                               01
                  iSTATE |                             0100 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_data_fifo_v2_1_axic_reg_srl_fifo__parameterized19'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                     Old Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                             0001 |                               10
                     ONE |                             0010 |                               11
                     TWO |                             1000 |                               01
                  iSTATE |                             0100 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_data_fifo_v2_1_axic_reg_srl_fifo__parameterized20'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                     Old Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                             0001 |                               10
                     ONE |                             0010 |                               11
                     TWO |                             1000 |                               01
                  iSTATE |                             0100 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_data_fifo_v2_1_axic_reg_srl_fifo__parameterized21'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                     Old Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                             0001 |                               10
                     ONE |                             0010 |                               11
                     TWO |                             1000 |                               01
                  iSTATE |                             0100 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_data_fifo_v2_1_axic_reg_srl_fifo__parameterized22'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                     Old Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                             0001 |                               10
                     ONE |                             0010 |                               11
                     TWO |                             1000 |                               01
                  iSTATE |                             0100 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_data_fifo_v2_1_axic_reg_srl_fifo__parameterized23'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                     Old Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                             0001 |                               10
                     ONE |                             0010 |                               11
                     TWO |                             1000 |                               01
                  iSTATE |                             0100 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_data_fifo_v2_1_axic_reg_srl_fifo__parameterized24'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                     Old Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                             0001 |                               10
                     ONE |                             0010 |                               11
                     TWO |                             1000 |                               01
                  iSTATE |                             0100 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_data_fifo_v2_1_axic_reg_srl_fifo__parameterized25'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                     Old Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                             0001 |                               10
                     ONE |                             0010 |                               11
                     TWO |                             1000 |                               01
                  iSTATE |                             0100 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_data_fifo_v2_1_axic_reg_srl_fifo__parameterized26'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                     Old Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                             0001 |                               10
                     ONE |                             0010 |                               11
                     TWO |                             1000 |                               01
                  iSTATE |                             0100 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_data_fifo_v2_1_axic_reg_srl_fifo__parameterized27'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                     Old Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                             0001 |                               10
                     ONE |                             0010 |                               11
                     TWO |                             1000 |                               01
                  iSTATE |                             0100 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_data_fifo_v2_1_axic_reg_srl_fifo__parameterized28'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                     Old Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                             0001 |                               10
                     ONE |                             0010 |                               11
                     TWO |                             1000 |                               01
                  iSTATE |                             0100 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_data_fifo_v2_1_axic_reg_srl_fifo__parameterized29'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:26:13 ; elapsed = 00:26:38 . Memory (MB): peak = 1995.766 ; gain = 1815.586
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------------------------------+------------+----------+
|      |RTL Partition                         |Replication |Instances |
+------+--------------------------------------+------------+----------+
|1     |adc_inputs_imp_1T6SA5V__GC0           |           1|      1080|
|2     |sde_trigger_S00_AXI__GB0              |           1|     31513|
|3     |sde_trigger_S00_AXI__GB1              |           1|      7215|
|4     |sde_trigger_S_AXI_INTR                |           1|       178|
|5     |trigger_memory_block_imp_1CJU8FS__GC0 |           1|     35213|
|6     |uub_proto2_axi_interconnect_0_1__GB0  |           1|     37616|
|7     |uub_proto2_axi_interconnect_0_1__GB1  |           1|     16148|
|8     |uub_proto2_axi_interconnect_0_1__GB2  |           1|     19112|
|9     |uub_proto2_axi_interconnect_0_1__GB3  |           1|     31392|
|10    |uub_proto2_axi_interconnect_0_1__GB4  |           1|     16265|
|11    |uub_proto2_axi_interconnect_1_0__GB0  |           1|     37047|
|12    |uub_proto2_axi_interconnect_1_0__GB1  |           1|      9841|
|13    |zync_block_imp_2Z7RLX__GC0            |           1|      9665|
|14    |uub_proto2__GC0                       |           1|     14740|
+------+--------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:26:19 ; elapsed = 00:26:44 . Memory (MB): peak = 1995.766 ; gain = 1815.586
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CACHE_FIFO/sig_init_reg_reg' into 'I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/950a27d1/hdl/src/vhdl/axi_sg_fifo.vhd:217]
INFO: [Synth 8-4471] merging register 'I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CACHE_FIFO/sig_init_reg2_reg' into 'I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg2_reg' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/950a27d1/hdl/src/vhdl/axi_sg_fifo.vhd:218]
INFO: [Synth 8-4471] merging register 'I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_reg_reg' into 'I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/950a27d1/hdl/src/vhdl/axi_sg_fifo.vhd:217]
INFO: [Synth 8-4471] merging register 'I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_reg2_reg' into 'I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg2_reg' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/950a27d1/hdl/src/vhdl/axi_sg_fifo.vhd:218]
INFO: [Synth 8-4471] merging register 'I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg' into 'I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/950a27d1/hdl/src/vhdl/axi_sg_reset.vhd:183]
INFO: [Synth 8-4471] merging register 'I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CACHE_FIFO/sig_init_reg_reg' into 'I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/950a27d1/hdl/src/vhdl/axi_sg_fifo.vhd:217]
INFO: [Synth 8-4471] merging register 'I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CACHE_FIFO/sig_init_reg2_reg' into 'I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg2_reg' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/950a27d1/hdl/src/vhdl/axi_sg_fifo.vhd:218]
INFO: [Synth 8-4471] merging register 'I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_reg_reg' into 'I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/950a27d1/hdl/src/vhdl/axi_sg_fifo.vhd:217]
INFO: [Synth 8-4471] merging register 'I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_reg2_reg' into 'I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg2_reg' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/950a27d1/hdl/src/vhdl/axi_sg_fifo.vhd:218]
INFO: [Synth 8-4471] merging register 'I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg' into 'I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/950a27d1/hdl/src/vhdl/axi_sg_fifo.vhd:217]
INFO: [Synth 8-4471] merging register 'I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg2_reg' into 'I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg2_reg' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/950a27d1/hdl/src/vhdl/axi_sg_fifo.vhd:218]
INFO: [Synth 8-4471] merging register 'I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_init_reg_reg' into 'I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/950a27d1/hdl/src/vhdl/axi_sg_fifo.vhd:217]
INFO: [Synth 8-4471] merging register 'I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_init_reg2_reg' into 'I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg2_reg' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/950a27d1/hdl/src/vhdl/axi_sg_fifo.vhd:218]
INFO: [Synth 8-4471] merging register 'I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_halt_reg_reg' into 'I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/sig_halt_reg_reg' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/950a27d1/hdl/src/vhdl/axi_sg_wrdata_cntl.vhd:707]
INFO: [Synth 8-4471] merging register 'I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_halt_reg_dly1_reg' into 'I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/sig_halt_reg_dly1_reg' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/950a27d1/hdl/src/vhdl/axi_sg_wrdata_cntl.vhd:2143]
INFO: [Synth 8-4471] merging register 'I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/sig_halt_reg_dly2_reg' into 'I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_halt_reg_dly2_reg' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/950a27d1/hdl/src/vhdl/axi_sg_wr_status_cntl.vhd:1400]
INFO: [Synth 8-4471] merging register 'I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_next_cmd_cmplt_reg_reg' into 'I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_next_eof_reg_reg' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/950a27d1/hdl/src/vhdl/axi_sg_wrdata_cntl.vhd:1688]
INFO: [Synth 8-4471] merging register 'GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_CMDSTS_IF/m_axis_updt_sts_tready_reg' into 'I_SG_FETCH_MNGR/I_FTCH_CMDSTS_IF/m_axis_ftch_sts_tready_reg' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/950a27d1/hdl/src/vhdl/axi_sg_updt_cmdsts_if.vhd:186]
INFO: [Synth 8-4471] merging register 'I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg' into 'I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/950a27d1/hdl/src/vhdl/axi_sg_fifo.vhd:217]
INFO: [Synth 8-4471] merging register 'I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/sig_s_h_halt_reg_reg' into 'I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_RESET/sig_s_h_halt_reg_reg' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/950a27d1/hdl/src/vhdl/axi_sg_reset.vhd:587]
INFO: [Synth 8-4471] merging register 'I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/sig_halt_reg_dly3_reg' into 'I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_halt_reg_dly3_reg' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/950a27d1/hdl/src/vhdl/axi_sg_wr_status_cntl.vhd:1344]
INFO: [Synth 8-4471] merging register 'I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg2_reg' into 'I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg2_reg' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/950a27d1/hdl/src/vhdl/axi_sg_fifo.vhd:218]
INFO: [Synth 8-4471] merging register 'I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RD_DATA_CNTL/sig_halt_reg_reg' into 'I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/sig_halt_reg_reg' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/950a27d1/hdl/src/vhdl/axi_sg_rddata_cntl.vhd:730]
INFO: [Synth 8-4471] merging register 'I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_reg_reg' into 'I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_fifo.vhd:221]
INFO: [Synth 8-4471] merging register 'I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_reg2_reg' into 'I_CMD_STATUS/I_CMD_FIFO/sig_init_reg2_reg' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_fifo.vhd:222]
INFO: [Synth 8-4471] merging register 'I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg' into 'I_MSTR_PCC/sig_mmap_reset_reg_reg' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_fifo.vhd:221]
INFO: [Synth 8-4471] merging register 'I_MSTR_PCC/sig_input_user_type_reg_reg[3:0]' into 'I_MSTR_PCC/sig_input_cache_type_reg_reg[3:0]' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_pcc.vhd:950]
INFO: [Synth 8-4471] merging register 'I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_init_reg_reg' into 'I_MSTR_PCC/sig_mmap_reset_reg_reg' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_fifo.vhd:221]
INFO: [Synth 8-4471] merging register 'I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg_reg' into 'I_MSTR_PCC/sig_mmap_reset_reg_reg' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_fifo.vhd:221]
INFO: [Synth 8-4471] merging register 'I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg2_reg' into 'I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_init_reg2_reg' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_fifo.vhd:222]
INFO: [Synth 8-4471] merging register 'I_RD_DATA_CNTL/sig_rd_xfer_cmplt_reg' into 'I_RD_DATA_CNTL/sig_last_mmap_dbeat_reg_reg' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_rddata_cntl.vhd:691]
INFO: [Synth 8-4471] merging register 'I_CMD_STATUS/I_CMD_FIFO/sig_init_reg2_reg' into 'I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_init_reg2_reg' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_fifo.vhd:222]
INFO: [Synth 8-5545] ROM "I_MSTR_PCC/sig_btt_is_zero" won't be mapped to RAM because address size (23) is larger than maximum supported(18)
INFO: [Synth 8-4471] merging register 'I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_reg_reg' into 'I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_fifo.vhd:221]
INFO: [Synth 8-4471] merging register 'I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_reg2_reg' into 'I_CMD_STATUS/I_CMD_FIFO/sig_init_reg2_reg' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_fifo.vhd:222]
INFO: [Synth 8-4471] merging register 'I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg' into 'I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_fifo.vhd:221]
INFO: [Synth 8-4471] merging register 'I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg2_reg' into 'I_CMD_STATUS/I_CMD_FIFO/sig_init_reg2_reg' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_fifo.vhd:222]
INFO: [Synth 8-4471] merging register 'I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_init_reg_reg' into 'I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_fifo.vhd:221]
INFO: [Synth 8-4471] merging register 'I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_init_reg2_reg' into 'I_CMD_STATUS/I_CMD_FIFO/sig_init_reg2_reg' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_fifo.vhd:222]
INFO: [Synth 8-4471] merging register 'I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_init_reg_reg' into 'I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_fifo.vhd:221]
INFO: [Synth 8-4471] merging register 'I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_init_reg2_reg' into 'I_CMD_STATUS/I_CMD_FIFO/sig_init_reg2_reg' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_fifo.vhd:222]
INFO: [Synth 8-4471] merging register 'I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg_reg' into 'I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_fifo.vhd:221]
INFO: [Synth 8-4471] merging register 'I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg2_reg' into 'I_CMD_STATUS/I_CMD_FIFO/sig_init_reg2_reg' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_fifo.vhd:222]
INFO: [Synth 8-4471] merging register 'I_WR_DATA_CNTL/sig_halt_reg_reg' into 'I_WR_STATUS_CNTLR/sig_halt_reg_reg' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_wrdata_cntl.vhd:707]
INFO: [Synth 8-4471] merging register 'I_WR_DATA_CNTL/sig_halt_reg_dly1_reg' into 'I_WR_STATUS_CNTLR/sig_halt_reg_dly1_reg' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_wrdata_cntl.vhd:2135]
INFO: [Synth 8-4471] merging register 'I_WR_STATUS_CNTLR/sig_halt_reg_dly2_reg' into 'I_WR_DATA_CNTL/sig_halt_reg_dly2_reg' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_wr_status_cntl.vhd:1403]
INFO: [Synth 8-4471] merging register 'I_S2MM_MMAP_SKID_BUF/sig_reset_reg_reg' into 'I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_skid2mm_buf.vhd:191]
INFO: [Synth 8-4471] merging register 'I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg' into 'GEN_INCLUDE_PCC.I_MSTR_PCC/sig_mmap_reset_reg_reg' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_fifo.vhd:221]
INFO: [Synth 8-4471] merging register 'GEN_INCLUDE_PCC.I_MSTR_PCC/sig_input_user_type_reg_reg[3:0]' into 'GEN_INCLUDE_PCC.I_MSTR_PCC/sig_input_cache_type_reg_reg[3:0]' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_pcc.vhd:950]
INFO: [Synth 8-4471] merging register 'I_WR_STATUS_CNTLR/sig_halt_reg_dly3_reg' into 'I_WR_DATA_CNTL/sig_halt_reg_dly3_reg' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_wr_status_cntl.vhd:1347]
INFO: [Synth 8-5545] ROM "GEN_INCLUDE_PCC.I_MSTR_PCC/sig_btt_is_zero" won't be mapped to RAM because address size (23) is larger than maximum supported(18)
INFO: [Synth 8-4471] merging register 'gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/areset_d1_reg' into 'gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/areset_d1_reg' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:122]
INFO: [Synth 8-4471] merging register 'gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/areset_d1_reg' into 'gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/areset_d1_reg' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:122]
INFO: [Synth 8-4471] merging register 'gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/areset_d1_reg' into 'gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/areset_d1_reg' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:122]
INFO: [Synth 8-4471] merging register 'gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/areset_d1_reg' into 'gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/areset_d1_reg' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:122]
INFO: [Synth 8-4471] merging register 'gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/areset_d1_reg' into 'gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/areset_d1_reg' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:122]
INFO: [Synth 8-4471] merging register 'gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/areset_d1_reg' into 'gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/areset_d1_reg' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:122]
INFO: [Synth 8-4471] merging register 'gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/areset_d1_reg' into 'gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/areset_d1_reg' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:122]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg' and it is trimmed from '62' to '54' bits. [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:121]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg' and it is trimmed from '3' to '2' bits. [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:121]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg' and it is trimmed from '62' to '54' bits. [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:121]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg' and it is trimmed from '36' to '35' bits. [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:121]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg' and it is trimmed from '62' to '54' bits. [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:121]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg' and it is trimmed from '3' to '2' bits. [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:121]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg' and it is trimmed from '62' to '54' bits. [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:121]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg' and it is trimmed from '36' to '35' bits. [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:121]
INFO: [Synth 8-3936] Found unconnected internal register 'gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r_pipe/m_payload_i_reg' and it is trimmed from '68' to '67' bits. [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:121]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg' and it is trimmed from '62' to '54' bits. [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:121]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg' and it is trimmed from '3' to '2' bits. [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:121]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg' and it is trimmed from '62' to '54' bits. [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:121]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg' and it is trimmed from '36' to '35' bits. [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:121]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg' and it is trimmed from '62' to '54' bits. [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:121]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg' and it is trimmed from '3' to '2' bits. [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:121]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg' and it is trimmed from '62' to '54' bits. [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:121]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg' and it is trimmed from '36' to '35' bits. [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:121]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg' and it is trimmed from '62' to '54' bits. [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:121]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg' and it is trimmed from '3' to '2' bits. [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:121]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg' and it is trimmed from '62' to '54' bits. [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:121]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg' and it is trimmed from '36' to '35' bits. [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:121]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg' and it is trimmed from '62' to '54' bits. [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:121]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg' and it is trimmed from '3' to '2' bits. [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:121]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg' and it is trimmed from '62' to '54' bits. [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:121]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg' and it is trimmed from '36' to '35' bits. [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:121]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg' and it is trimmed from '62' to '54' bits. [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:121]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg' and it is trimmed from '3' to '2' bits. [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:121]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg' and it is trimmed from '62' to '54' bits. [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:121]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg' and it is trimmed from '36' to '35' bits. [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:121]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg' and it is trimmed from '62' to '54' bits. [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:121]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg' and it is trimmed from '3' to '2' bits. [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:121]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg' and it is trimmed from '62' to '54' bits. [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:121]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg' and it is trimmed from '36' to '35' bits. [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:121]
INFO: [Synth 8-4471] merging register 'gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/areset_d1_reg' into 'gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/areset_d1_reg' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:122]
INFO: [Synth 8-4471] merging register 'gen_master_slots[2].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/areset_d1_reg' into 'gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/areset_d1_reg' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:122]
INFO: [Synth 8-4471] merging register 'gen_master_slots[3].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/areset_d1_reg' into 'gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/areset_d1_reg' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:122]
INFO: [Synth 8-4471] merging register 'gen_master_slots[4].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/areset_d1_reg' into 'gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/areset_d1_reg' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:122]
INFO: [Synth 8-4471] merging register 'gen_master_slots[5].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/areset_d1_reg' into 'gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/areset_d1_reg' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:122]
INFO: [Synth 8-4471] merging register 'gen_master_slots[6].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/areset_d1_reg' into 'gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/areset_d1_reg' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:122]
INFO: [Synth 8-4471] merging register 'gen_master_slots[7].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/areset_d1_reg' into 'gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/areset_d1_reg' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:122]
INFO: [Synth 8-4471] merging register 'gen_master_slots[8].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/areset_d1_reg' into 'gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/areset_d1_reg' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:122]
INFO: [Synth 8-3936] Found unconnected internal register 'gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r_pipe/m_payload_i_reg' and it is trimmed from '68' to '67' bits. [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:121]
INFO: [Synth 8-3936] Found unconnected internal register 'gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r_pipe/m_payload_i_reg' and it is trimmed from '68' to '67' bits. [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:121]
WARNING: [Synth 8-3331] design uub_proto2_axi_interconnect_1_0__GB0 has unconnected port M01_ACLK
WARNING: [Synth 8-3331] design uub_proto2_axi_interconnect_1_0__GB0 has unconnected port M01_ARESETN[0]
WARNING: [Synth 8-3331] design uub_proto2_axi_interconnect_1_0__GB0 has unconnected port M02_ACLK
WARNING: [Synth 8-3331] design uub_proto2_axi_interconnect_1_0__GB0 has unconnected port M02_ARESETN[0]
WARNING: [Synth 8-3331] design uub_proto2_axi_interconnect_1_0__GB0 has unconnected port M03_ACLK
WARNING: [Synth 8-3331] design uub_proto2_axi_interconnect_1_0__GB0 has unconnected port M03_ARESETN[0]
WARNING: [Synth 8-3331] design uub_proto2_axi_interconnect_1_0__GB0 has unconnected port M04_ACLK
WARNING: [Synth 8-3331] design uub_proto2_axi_interconnect_1_0__GB0 has unconnected port M04_ARESETN[0]
WARNING: [Synth 8-3331] design uub_proto2_axi_interconnect_1_0__GB0 has unconnected port M05_ACLK
WARNING: [Synth 8-3331] design uub_proto2_axi_interconnect_1_0__GB0 has unconnected port M05_ARESETN[0]
INFO: [Synth 8-4471] merging register 'AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg' into 'bus2ip_reset_reg' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/876b8fe4/hdl/src/vhdl/slave_attachment.vhd:391]
INFO: [Synth 8-4471] merging register 'AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg' into 'bus2ip_reset_reg' [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/876b8fe4/hdl/src/vhdl/slave_attachment.vhd:391]
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:26:34 ; elapsed = 00:27:30 . Memory (MB): peak = 1995.766 ; gain = 1815.586
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:26:34 ; elapsed = 00:27:30 . Memory (MB): peak = 1995.766 ; gain = 1815.586

Report RTL Partitions: 
+------+--------------------------------------+------------+----------+
|      |RTL Partition                         |Replication |Instances |
+------+--------------------------------------+------------+----------+
|1     |adc_inputs_imp_1T6SA5V__GC0           |           1|      1080|
|2     |sde_trigger_S00_AXI__GB0              |           1|     31634|
|3     |sde_trigger_S00_AXI__GB1              |           1|      7592|
|4     |sde_trigger_S_AXI_INTR                |           1|       179|
|5     |trigger_memory_block_imp_1CJU8FS__GC0 |           1|     37399|
|6     |uub_proto2_axi_interconnect_0_1__GB0  |           1|     40805|
|7     |uub_proto2_axi_interconnect_0_1__GB1  |           1|     17624|
|8     |uub_proto2_axi_interconnect_0_1__GB2  |           1|     19830|
|9     |uub_proto2_axi_interconnect_0_1__GB3  |           1|     33603|
|10    |uub_proto2_axi_interconnect_0_1__GB4  |           1|     17491|
|11    |uub_proto2_axi_interconnect_1_0__GB0  |           1|     39373|
|12    |uub_proto2_axi_interconnect_1_0__GB1  |           1|     10761|
|13    |zync_block_imp_2Z7RLX__GC0            |           1|      9800|
|14    |uub_proto2__GC0                       |           1|     15869|
+------+--------------------------------------+------------+----------+
INFO: [Synth 8-3332] Sequential element (\I_SG_FETCH_MNGR/I_FTCH_CMDSTS_IF/sg_rresp_reg[0] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CACHE_FIFO/sig_init_done_reg ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CACHE_FIFO/USE_SINGLE_REG.sig_regfifo_full_reg_reg ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CACHE_FIFO/USE_SINGLE_REG.sig_regfifo_empty_reg_reg ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_tag_reg_reg[3] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_tag_reg_reg[2] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_tag_reg_reg[1] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_tag_reg_reg[0] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RD_STATUS_CNTLR/sig_rd_sts_tag_reg_reg[3] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RD_STATUS_CNTLR/sig_rd_sts_tag_reg_reg[2] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RD_STATUS_CNTLR/sig_rd_sts_tag_reg_reg[1] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RD_STATUS_CNTLR/sig_rd_sts_tag_reg_reg[0] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[3] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[2] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[1] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[67] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[65] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[64] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[31] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[30] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[29] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[28] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[27] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[26] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[25] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[24] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[22] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[21] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[20] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[19] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[18] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[17] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[16] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[15] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[14] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[13] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[12] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[11] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[10] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[9] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[8] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[7] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_MSTR_SCC/sig_cmd_btt_reg_reg[6] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_MSTR_SCC/sig_cmd_btt_reg_reg[5] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_MSTR_SCC/sig_cmd_btt_reg_reg[4] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_MSTR_SCC/sig_cmd_btt_reg_reg[3] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_MSTR_SCC/sig_cmd_btt_reg_reg[2] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_MSTR_SCC/sig_cmd_btt_reg_reg[1] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_MSTR_SCC/sig_cmd_btt_reg_reg[0] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CACHE_FIFO/sig_init_done_reg ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CACHE_FIFO/USE_SINGLE_REG.sig_regfifo_full_reg_reg ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CACHE_FIFO/USE_SINGLE_REG.sig_regfifo_empty_reg_reg ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.sig_coelsc_tag_reg_reg[3] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.sig_coelsc_tag_reg_reg[2] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.sig_coelsc_tag_reg_reg[1] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.sig_coelsc_tag_reg_reg[0] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[3] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[2] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[1] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/underflow_i_reg ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/overflow_i_reg ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/underflow_i_reg ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/overflow_i_reg ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/sig_addr_posted_cntr_reg[2] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/sig_addr_posted_cntr_reg[1] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/sig_addr_posted_cntr_reg[0] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[67] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[65] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[64] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[31] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[30] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[29] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[28] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[27] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[26] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[25] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[24] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[22] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[21] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[20] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[19] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[18] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[17] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[16] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[15] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[14] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[13] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[12] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[11] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[10] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[9] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[8] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[7] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_MSTR_SCC/sig_cmd_tag_reg_reg[3] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_MSTR_SCC/sig_cmd_tag_reg_reg[2] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_MSTR_SCC/sig_cmd_tag_reg_reg[1] ) is unused and will be removed from module axi_sg.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (uub_proto2_i/\trigger_memory_block/sde_trigger_0 /\inst/sde_trigger_S_AXI_INTR_inst /\axi_rresp_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (uub_proto2_i/\trigger_memory_block/sde_trigger_0 /\inst/sde_trigger_S_AXI_INTR_inst /\axi_rresp_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (uub_proto2_i/\trigger_memory_block/sde_trigger_0 /\inst/sde_trigger_S_AXI_INTR_inst /\axi_bresp_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (uub_proto2_i/\trigger_memory_block/sde_trigger_0 /\inst/sde_trigger_S_AXI_INTR_inst /\axi_bresp_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (uub_proto2_i/\trigger_memory_block/sde_trigger_0 /sde_trigger_S00_AXI_insti_1/\SOME_DLYD_TRIG_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (uub_proto2_i/\trigger_memory_block/sde_trigger_0 /sde_trigger_S00_AXI_insti_1/\LCL_SHWR_BUF_STATUS_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (uub_proto2_i/\trigger_memory_block/sde_trigger_0 /sde_trigger_S00_AXI_insti_1/\SHWR_ADDR1_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (uub_proto2_i/\trigger_memory_block/sde_trigger_0 /sde_trigger_S00_AXI_insti_1/\SHWR_ADDR1_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (uub_proto2_i/\trigger_memory_block/sde_trigger_0 /sde_trigger_S00_AXI_insti_1/\SHWR_ADDR1_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (uub_proto2_i/\trigger_memory_block/sde_trigger_0 /sde_trigger_S00_AXI_insti_1/\SHWR_ADDR1_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (uub_proto2_i/\trigger_memory_block/sde_trigger_0 /sde_trigger_S00_AXI_insti_1/\SHWR_ADDR1_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (uub_proto2_i/\trigger_memory_block/sde_trigger_0 /sde_trigger_S00_AXI_insti_1/\SHWR_ADDR1_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (uub_proto2_i/\trigger_memory_block/sde_trigger_0 /sde_trigger_S00_AXI_insti_1/\SHWR_ADDR1_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (uub_proto2_i/\trigger_memory_block/sde_trigger_0 /sde_trigger_S00_AXI_insti_1/\SHWR_ADDR1_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (uub_proto2_i/\trigger_memory_block/sde_trigger_0 /sde_trigger_S00_AXI_insti_1/\SHWR_ADDR1_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (uub_proto2_i/\trigger_memory_block/sde_trigger_0 /sde_trigger_S00_AXI_insti_1/\SHWR_ADDR1_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (uub_proto2_i/\trigger_memory_block/sde_trigger_0 /sde_trigger_S00_AXI_insti_1/\SHWR_ADDR1_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (uub_proto2_i/\trigger_memory_block/sde_trigger_0 /sde_trigger_S00_AXI_insti_1/\SHWR_ADDR1_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (uub_proto2_i/\trigger_memory_block/sde_trigger_0 /sde_trigger_S00_AXI_insti_1/\SHWR_ADDR1_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (uub_proto2_i/\trigger_memory_block/sde_trigger_0 /sde_trigger_S00_AXI_insti_1/\SHWR_ADDR1_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (uub_proto2_i/\trigger_memory_block/sde_trigger_0 /sde_trigger_S00_AXI_insti_1/\SHWR_ADDR1_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (uub_proto2_i/\trigger_memory_block/sde_trigger_0 /sde_trigger_S00_AXI_insti_1/\SHWR_ADDR1_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (uub_proto2_i/\trigger_memory_block/sde_trigger_0 /sde_trigger_S00_AXI_insti_1/\SHWR_ADDR1_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (uub_proto2_i/\trigger_memory_block/sde_trigger_0 /sde_trigger_S00_AXI_insti_1/\SHWR_ADDR1_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (uub_proto2_i/\trigger_memory_block/sde_trigger_0 /sde_trigger_S00_AXI_insti_1/\SOME_TRIG_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (uub_proto2_i/\trigger_memory_block/sde_trigger_0 /sde_trigger_S00_AXI_insti_1/\SHWR_ADDR_reg[31] )
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (muon_buffers1/\LCL_MUON_BUF_STATUS_reg[12] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (muon_buffers1/\LCL_MUON_BUF_STATUS_reg[13] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (muon_buffers1/\LCL_MUON_BUF_STATUS_reg[14] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (muon_buffers1/\LCL_MUON_BUF_STATUS_reg[15] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (muon_buffers1/\LCL_MUON_BUF_STATUS_reg[16] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (muon_buffers1/\LCL_MUON_BUF_STATUS_reg[17] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (muon_buffers1/\LCL_MUON_BUF_STATUS_reg[18] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (muon_buffers1/\LCL_MUON_BUF_STATUS_reg[19] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (muon_buffers1/\LCL_MUON_BUF_STATUS_reg[20] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (muon_buffers1/\LCL_MUON_BUF_STATUS_reg[21] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (muon_buffers1/\LCL_MUON_BUF_STATUS_reg[22] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (muon_buffers1/\LCL_MUON_BUF_STATUS_reg[23] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (muon_buffers1/\LCL_MUON_BUF_STATUS_reg[24] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (muon_buffers1/\LCL_MUON_BUF_STATUS_reg[25] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (muon_buffers1/\LCL_MUON_BUF_STATUS_reg[26] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (muon_buffers1/\LCL_MUON_BUF_STATUS_reg[27] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (muon_buffers1/\LCL_MUON_BUF_STATUS_reg[28] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (muon_buffers1/\LCL_MUON_BUF_STATUS_reg[29] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (muon_buffers1/\LCL_MUON_BUF_STATUS_reg[30] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (muon_buffers1/\LCL_MUON_BUF_STATUS_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ID_REG_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\ID_REG_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\ID_REG_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ID_REG_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\ID_REG_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ID_REG_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ID_REG_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ID_REG_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ID_REG_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ID_REG_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ID_REG_reg[10] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\ID_REG_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ID_REG_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ID_REG_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ID_REG_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ID_REG_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ID_REG_reg[16] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\ID_REG_reg[17] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\ID_REG_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ID_REG_reg[19] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\ID_REG_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ID_REG_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ID_REG_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ID_REG_reg[23] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\ID_REG_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ID_REG_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ID_REG_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ID_REG_reg[27] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\ID_REG_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ID_REG_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ID_REG_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ID_REG_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_bresp_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_bresp_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_rresp_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_rresp_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (muon_buffers1/\MUON_EVT_CTR_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (muon_buffers1/\MUON_EVT_CTR_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (muon_buffers1/\MUON_EVT_CTR_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (muon_buffers1/\MUON_EVT_CTR_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (muon_buffers1/\MUON_ADDR_reg[0] )
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:26:52 ; elapsed = 00:28:28 . Memory (MB): peak = 1995.766 ; gain = 1815.586
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:26:52 ; elapsed = 00:28:28 . Memory (MB): peak = 1995.766 ; gain = 1815.586

Report RTL Partitions: 
+------+--------------------------------------+------------+----------+
|      |RTL Partition                         |Replication |Instances |
+------+--------------------------------------+------------+----------+
|1     |adc_inputs_imp_1T6SA5V__GC0           |           1|      1080|
|2     |sde_trigger_S00_AXI__GB0              |           1|     30201|
|3     |sde_trigger_S00_AXI__GB1              |           1|      4399|
|4     |sde_trigger_S_AXI_INTR                |           1|        96|
|5     |trigger_memory_block_imp_1CJU8FS__GC0 |           1|     30338|
|6     |uub_proto2_axi_interconnect_0_1__GB0  |           1|     30495|
|7     |uub_proto2_axi_interconnect_0_1__GB1  |           1|     13217|
|8     |uub_proto2_axi_interconnect_0_1__GB2  |           1|     15166|
|9     |uub_proto2_axi_interconnect_0_1__GB3  |           1|     24906|
|10    |uub_proto2_axi_interconnect_0_1__GB4  |           1|     12753|
|11    |uub_proto2_axi_interconnect_1_0__GB0  |           1|     32420|
|12    |uub_proto2_axi_interconnect_1_0__GB1  |           1|      8444|
|13    |zync_block_imp_2Z7RLX__GC0            |           1|      8553|
|14    |uub_proto2__GC0                       |           1|     14023|
+------+--------------------------------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:26:52 ; elapsed = 00:28:28 . Memory (MB): peak = 1995.766 ; gain = 1815.586
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:27:10 ; elapsed = 00:28:59 . Memory (MB): peak = 1995.766 ; gain = 1815.586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:27:23 ; elapsed = 00:29:13 . Memory (MB): peak = 1995.766 ; gain = 1815.586
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------------------------------+------------+----------+
|      |RTL Partition                         |Replication |Instances |
+------+--------------------------------------+------------+----------+
|1     |adc_inputs_imp_1T6SA5V__GC0           |           1|      1080|
|2     |sde_trigger_S00_AXI__GB0              |           1|     30201|
|3     |sde_trigger_S00_AXI__GB1              |           1|      4399|
|4     |sde_trigger_S_AXI_INTR                |           1|        96|
|5     |trigger_memory_block_imp_1CJU8FS__GC0 |           1|     30338|
|6     |uub_proto2_axi_interconnect_0_1__GB0  |           1|     30495|
|7     |uub_proto2_axi_interconnect_0_1__GB1  |           1|     13217|
|8     |uub_proto2_axi_interconnect_0_1__GB2  |           1|     15166|
|9     |uub_proto2_axi_interconnect_0_1__GB3  |           1|     24906|
|10    |uub_proto2_axi_interconnect_0_1__GB4  |           1|     12753|
|11    |uub_proto2_axi_interconnect_1_0__GB0  |           1|     32420|
|12    |uub_proto2_axi_interconnect_1_0__GB1  |           1|      8444|
|13    |zync_block_imp_2Z7RLX__GC0            |           1|      8553|
|14    |uub_proto2__GC0                       |           1|     14023|
+------+--------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4765] Removing register instance (\gen_intr_reg[0].reg_global_intr_en_reg[0] ) from module (sde_trigger_S_AXI_INTR) as it is equivalent to (\gen_intr_reg[1].reg_global_intr_en_reg[0] ) and driving same net [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/uub_proto2.srcs/sources_1/ipshared/auger.mtu.edu/sde_trigger_v1_2/74e38104/hdl/sde_trigger_S_AXI_INTR.v:237]
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:29:09 ; elapsed = 00:31:16 . Memory (MB): peak = 2024.074 ; gain = 1843.895
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read [1]. Fanout reduced from 16 to 9 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read [0]. Fanout reduced from 18 to 10 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [0]. Fanout reduced from 43 to 10 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [2]. Fanout reduced from 42 to 10 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [1]. Fanout reduced from 46 to 10 by creating 5 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [3]. Fanout reduced from 40 to 8 by creating 5 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [4]. Fanout reduced from 39 to 8 by creating 5 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state [1]. Fanout reduced from 30 to 16 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state [0]. Fanout reduced from 31 to 16 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state [1]. Fanout reduced from 26 to 14 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state [0]. Fanout reduced from 26 to 14 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]_rep_n_4894 . Fanout reduced from 11 to 6 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]_rep__2_n_4894 . Fanout reduced from 18 to 10 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[2]_rep__2_n_4894 . Fanout reduced from 18 to 10 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]_rep__3_n_4894 . Fanout reduced from 11 to 6 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[2]_rep__2_n_4894 . Fanout reduced from 11 to 6 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]_rep__2_n_4894 . Fanout reduced from 12 to 7 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read [1]. Fanout reduced from 16 to 9 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read [0]. Fanout reduced from 18 to 10 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [0]. Fanout reduced from 43 to 10 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [2]. Fanout reduced from 42 to 10 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [1]. Fanout reduced from 46 to 10 by creating 5 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [3]. Fanout reduced from 40 to 8 by creating 5 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [4]. Fanout reduced from 39 to 8 by creating 5 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state [1]. Fanout reduced from 30 to 16 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state [0]. Fanout reduced from 31 to 16 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state [1]. Fanout reduced from 26 to 14 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state [0]. Fanout reduced from 26 to 14 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]_rep_n_4894 . Fanout reduced from 11 to 6 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]_rep__2_n_4894 . Fanout reduced from 18 to 10 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[2]_rep__2_n_4894 . Fanout reduced from 18 to 10 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]_rep__3_n_4894 . Fanout reduced from 11 to 6 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[2]_rep__2_n_4894 . Fanout reduced from 11 to 6 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]_rep__2_n_4894 . Fanout reduced from 12 to 7 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read [1]. Fanout reduced from 16 to 9 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read [0]. Fanout reduced from 18 to 10 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [0]. Fanout reduced from 43 to 10 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [2]. Fanout reduced from 42 to 10 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [1]. Fanout reduced from 46 to 10 by creating 5 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [3]. Fanout reduced from 40 to 8 by creating 5 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [4]. Fanout reduced from 39 to 8 by creating 5 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state [1]. Fanout reduced from 30 to 16 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state [0]. Fanout reduced from 31 to 16 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state [1]. Fanout reduced from 26 to 14 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state [0]. Fanout reduced from 26 to 14 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]_rep_n_4894 . Fanout reduced from 11 to 6 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]_rep__2_n_4894 . Fanout reduced from 18 to 10 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[2]_rep__2_n_4894 . Fanout reduced from 18 to 10 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]_rep__3_n_4894 . Fanout reduced from 11 to 6 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[2]_rep__2_n_4894 . Fanout reduced from 11 to 6 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]_rep__2_n_4894 . Fanout reduced from 12 to 7 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read [1]. Fanout reduced from 16 to 9 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read [0]. Fanout reduced from 18 to 10 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [0]. Fanout reduced from 43 to 10 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [2]. Fanout reduced from 42 to 10 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [1]. Fanout reduced from 46 to 10 by creating 5 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [3]. Fanout reduced from 40 to 8 by creating 5 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [4]. Fanout reduced from 39 to 8 by creating 5 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state [1]. Fanout reduced from 30 to 16 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state [0]. Fanout reduced from 31 to 16 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state [1]. Fanout reduced from 26 to 14 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state [0]. Fanout reduced from 26 to 14 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]_rep_n_4894 . Fanout reduced from 11 to 6 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]_rep__2_n_4894 . Fanout reduced from 18 to 10 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[2]_rep__2_n_4894 . Fanout reduced from 18 to 10 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]_rep__3_n_4894 . Fanout reduced from 11 to 6 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[2]_rep__2_n_4894 . Fanout reduced from 11 to 6 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]_rep__2_n_4894 . Fanout reduced from 12 to 7 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read [1]. Fanout reduced from 16 to 9 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read [0]. Fanout reduced from 18 to 10 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [0]. Fanout reduced from 43 to 10 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [2]. Fanout reduced from 42 to 10 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [1]. Fanout reduced from 46 to 10 by creating 5 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [3]. Fanout reduced from 40 to 8 by creating 5 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [4]. Fanout reduced from 39 to 8 by creating 5 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state [1]. Fanout reduced from 30 to 16 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state [0]. Fanout reduced from 31 to 16 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state [1]. Fanout reduced from 26 to 14 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state [0]. Fanout reduced from 26 to 14 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]_rep_n_4894 . Fanout reduced from 11 to 6 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]_rep__2_n_4894 . Fanout reduced from 18 to 10 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[2]_rep__2_n_4894 . Fanout reduced from 18 to 10 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]_rep__3_n_4894 . Fanout reduced from 11 to 6 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[2]_rep__2_n_4894 . Fanout reduced from 11 to 6 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]_rep__2_n_4894 . Fanout reduced from 12 to 7 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read [1]. Fanout reduced from 16 to 9 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read [0]. Fanout reduced from 18 to 10 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [0]. Fanout reduced from 43 to 10 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [2]. Fanout reduced from 42 to 10 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [1]. Fanout reduced from 46 to 10 by creating 5 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [3]. Fanout reduced from 40 to 8 by creating 5 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [4]. Fanout reduced from 39 to 8 by creating 5 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state [1]. Fanout reduced from 30 to 16 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state [0]. Fanout reduced from 31 to 16 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state [1]. Fanout reduced from 26 to 14 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state [0]. Fanout reduced from 26 to 14 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]_rep_n_4894 . Fanout reduced from 11 to 6 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]_rep__2_n_4894 . Fanout reduced from 18 to 10 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[2]_rep__2_n_4894 . Fanout reduced from 18 to 10 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]_rep__3_n_4894 . Fanout reduced from 11 to 6 by creating 1 replicas.
INFO: [Common 17-14] Message 'Synth 8-4618' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-3295] tying undriven pin \GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I :writing_nxtdesc_in to constant 0
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_r_downsizer.v:340]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_r_downsizer.v:340]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_r_downsizer.v:340]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_r_downsizer.v:340]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_r_downsizer.v:340]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_r_downsizer.v:340]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_r_downsizer.v:340]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_r_downsizer.v:340]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_b_downsizer.v:257]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_b_downsizer.v:257]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_b_downsizer.v:257]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_b_downsizer.v:257]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_b_downsizer.v:257]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_b_downsizer.v:257]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_b_downsizer.v:257]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_b_downsizer.v:257]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_a_downsizer.v:684]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_a_downsizer.v:684]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_a_downsizer.v:684]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_a_downsizer.v:684]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_a_downsizer.v:684]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_a_downsizer.v:684]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_a_downsizer.v:684]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_a_downsizer.v:684]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_w_downsizer.v:304]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_w_downsizer.v:304]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_w_downsizer.v:304]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_w_downsizer.v:304]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_w_downsizer.v:304]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_w_downsizer.v:304]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_w_downsizer.v:304]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_w_downsizer.v:304]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_a_downsizer.v:684]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_a_downsizer.v:684]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_a_downsizer.v:684]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_a_downsizer.v:684]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_a_downsizer.v:684]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_a_downsizer.v:684]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_a_downsizer.v:684]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_a_downsizer.v:684]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_r_downsizer.v:422]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_r_downsizer.v:422]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_r_downsizer.v:442]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_r_downsizer.v:442]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_r_downsizer.v:442]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_r_downsizer.v:442]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_r_downsizer.v:442]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_r_downsizer.v:442]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_r_downsizer.v:442]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_r_downsizer.v:442]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_r_downsizer.v:442]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_r_downsizer.v:442]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_r_downsizer.v:442]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_r_downsizer.v:442]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_r_downsizer.v:442]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_r_downsizer.v:442]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_r_downsizer.v:442]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_r_downsizer.v:442]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_r_downsizer.v:442]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_r_downsizer.v:442]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_r_downsizer.v:442]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_r_downsizer.v:442]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_r_downsizer.v:442]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_r_downsizer.v:442]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_r_downsizer.v:442]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_r_downsizer.v:442]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_r_downsizer.v:442]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_r_downsizer.v:442]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_r_downsizer.v:442]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_r_downsizer.v:442]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_r_downsizer.v:442]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_r_downsizer.v:442]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_r_downsizer.v:442]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_r_downsizer.v:442]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_r_downsizer.v:442]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_r_downsizer.v:442]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_r_downsizer.v:442]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_r_downsizer.v:442]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_r_downsizer.v:442]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_r_downsizer.v:442]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_r_downsizer.v:442]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_r_downsizer.v:442]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_r_downsizer.v:442]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_r_downsizer.v:442]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_r_downsizer.v:442]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_r_downsizer.v:442]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_r_downsizer.v:442]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_r_downsizer.v:442]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_r_downsizer.v:442]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_r_downsizer.v:442]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_r_downsizer.v:442]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_r_downsizer.v:442]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_r_downsizer.v:442]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_r_downsizer.v:442]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_r_downsizer.v:442]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_r_downsizer.v:442]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_r_downsizer.v:442]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_r_downsizer.v:442]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_r_downsizer.v:442]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_r_downsizer.v:442]
INFO: [Common 17-14] Message 'Synth 8-5396' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:29:20 ; elapsed = 00:31:27 . Memory (MB): peak = 2024.074 ; gain = 1843.895
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:29:22 ; elapsed = 00:31:29 . Memory (MB): peak = 2024.074 ; gain = 1843.895
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:29:41 ; elapsed = 00:31:48 . Memory (MB): peak = 2024.074 ; gain = 1843.895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports : Time (s): cpu = 00:29:41 ; elapsed = 00:31:48 . Memory (MB): peak = 2024.074 ; gain = 1843.895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:29:42 ; elapsed = 00:31:49 . Memory (MB): peak = 2024.074 ; gain = 1843.895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BIBUF      |   130|
|2     |BUFG       |     8|
|3     |CARRY4     |   865|
|4     |DSP48E1    |     3|
|5     |DSP48E1_1  |    30|
|6     |LUT1       |  1452|
|7     |LUT2       |  4118|
|8     |LUT3       | 11813|
|9     |LUT4       |  7712|
|10    |LUT5       | 10272|
|11    |LUT6       | 16068|
|12    |MUXCY_L    |   455|
|13    |MUXF7      |   530|
|14    |MUXF8      |   312|
|15    |PS7        |     1|
|16    |RAM32M     |   341|
|17    |RAM32X1D   |     1|
|18    |RAMB36E1   |    64|
|19    |RAMB36E1_1 |    40|
|20    |RAMB36E1_2 |    20|
|21    |SRL16      |     1|
|22    |SRL16E     |  1175|
|23    |SRLC32E    |   581|
|24    |XORCY      |   489|
|25    |FDCE       |  3438|
|26    |FDPE       |  1267|
|27    |FDR        |   467|
|28    |FDRE       | 52406|
|29    |FDSE       |   859|
|30    |IBUF       |    16|
|31    |IBUFDS     |    66|
|32    |OBUF       |    42|
+------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:29:54 ; elapsed = 00:32:01 . Memory (MB): peak = 2024.074 ; gain = 1843.895
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 24134 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:04:43 ; elapsed = 00:29:35 . Memory (MB): peak = 2024.074 ; gain = 930.316
Synthesis Optimization Complete : Time (s): cpu = 00:29:54 ; elapsed = 00:32:03 . Memory (MB): peak = 2024.074 ; gain = 1843.895
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 2858 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 6 inverter(s) to 80 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 994 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 124 instances
  FDR => FDRE: 467 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 341 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 1 instances
  SRL16 => SRL16E: 1 instances
  SRLC32E => SRL16E: 60 instances

INFO: [Common 17-83] Releasing license: Synthesis
6550 Infos, 353 Warnings, 2 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:30:18 ; elapsed = 00:32:29 . Memory (MB): peak = 2037.148 ; gain = 1601.098
write_checkpoint: Time (s): cpu = 00:00:31 ; elapsed = 00:00:19 . Memory (MB): peak = 2037.148 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2037.148 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Sep 08 20:02:44 2016...
