Analysis & Synthesis report for DE1_SoC
Tue Mar 14 03:11:23 2017
Quartus Prime Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. General Register Statistics
  9. Parameter Settings for User Entity Instance: Top-level Entity: |CPU
 10. Parameter Settings for User Entity Instance: memory:dat_mem
 11. Port Connectivity Checks: "memory:dat_mem"
 12. Port Connectivity Checks: "reg_32:flag"
 13. Port Connectivity Checks: "reg_file:regs|reg_32:register_zero"
 14. Port Connectivity Checks: "ALU:unit|barrelShifter:LSL|mux2To1Set16Stage2:stage2|mux2To1:mux1bit"
 15. Port Connectivity Checks: "ALU:unit|barrelShifter:LSL|mux2To1Set16Stage2:stage2|mux2To1:mux0bit"
 16. Port Connectivity Checks: "ALU:unit|barrelShifter:LSL|mux2To1Set16Stage1:stage1|mux2To1:mux0bit"
 17. Port Connectivity Checks: "ALU:unit|ANDORXOR:XOR"
 18. Port Connectivity Checks: "ALU:unit|ANDORXOR:OR"
 19. Port Connectivity Checks: "ALU:unit|ANDORXOR:AND"
 20. Port Connectivity Checks: "ALU:unit|Subtractor:sub|four_bit_carry_lookahead:add4"
 21. Port Connectivity Checks: "ALU:unit|Subtractor:sub|four_bit_carry_lookahead:add3"
 22. Port Connectivity Checks: "ALU:unit|Subtractor:sub|four_bit_carry_lookahead:add2"
 23. Port Connectivity Checks: "ALU:unit|Subtractor:sub|four_bit_carry_lookahead:add1"
 24. Port Connectivity Checks: "ALU:unit|addition:adder"
 25. Port Connectivity Checks: "ALU:unit"
 26. Port Connectivity Checks: "clock_divider:cdiv"
 27. Post-Synthesis Netlist Statistics for Top Partition
 28. Elapsed Time Per Partition
 29. Analysis & Synthesis Messages
 30. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Tue Mar 14 03:11:22 2017       ;
; Quartus Prime Version           ; 16.0.0 Build 211 04/27/2016 SJ Lite Edition ;
; Revision Name                   ; DE1_SoC                                     ;
; Top-level Entity Name           ; CPU                                         ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 0                                           ;
; Total pins                      ; 4,098                                       ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 0                                           ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; CPU                ; DE1_SoC            ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; State Machine Processing                                                        ; User-Encoded       ; Auto               ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                       ; Off                ; Off                ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization During Synthesis                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Synthesis Seed                                                                  ; 1                  ; 1                  ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                              ;
+----------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                          ; Library ;
+----------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------------------+---------+
; memory.sv                        ; yes             ; User SystemVerilog HDL File  ; C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab5/memory.sv             ;         ;
; reg_file.sv                      ; yes             ; User SystemVerilog HDL File  ; C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab5/reg_file.sv           ;         ;
; reader.sv                        ; yes             ; User SystemVerilog HDL File  ; C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab5/reader.sv             ;         ;
; Subtractor.sv                    ; yes             ; User SystemVerilog HDL File  ; C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab5/Subtractor.sv         ;         ;
; mux2To1Set16Stage2.sv            ; yes             ; User SystemVerilog HDL File  ; C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab5/mux2To1Set16Stage2.sv ;         ;
; mux2To1Set16Stage1.sv            ; yes             ; User SystemVerilog HDL File  ; C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab5/mux2To1Set16Stage1.sv ;         ;
; mux2To1.sv                       ; yes             ; User SystemVerilog HDL File  ; C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab5/mux2To1.sv            ;         ;
; barrelShifter.sv                 ; yes             ; User SystemVerilog HDL File  ; C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab5/barrelShifter.sv      ;         ;
; ANDORXOR.sv                      ; yes             ; User SystemVerilog HDL File  ; C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab5/ANDORXOR.sv           ;         ;
; addition.sv                      ; yes             ; User SystemVerilog HDL File  ; C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab5/addition.sv           ;         ;
; ALU.sv                           ; yes             ; User SystemVerilog HDL File  ; C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab5/ALU.sv                ;         ;
; CPU.sv                           ; yes             ; User SystemVerilog HDL File  ; C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab5/CPU.sv                ;         ;
; decode.sv                        ; yes             ; User SystemVerilog HDL File  ; C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab5/decode.sv             ;         ;
+----------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary         ;
+---------------------------------------------+-------+
; Resource                                    ; Usage ;
+---------------------------------------------+-------+
; Estimate of Logic utilization (ALMs needed) ; 0     ;
;                                             ;       ;
; Combinational ALUT usage for logic          ; 0     ;
;     -- 7 input functions                    ; 0     ;
;     -- 6 input functions                    ; 0     ;
;     -- 5 input functions                    ; 0     ;
;     -- 4 input functions                    ; 0     ;
;     -- <=3 input functions                  ; 0     ;
;                                             ;       ;
; Dedicated logic registers                   ; 0     ;
;                                             ;       ;
; I/O pins                                    ; 4098  ;
;                                             ;       ;
; Total DSP Blocks                            ; 0     ;
;                                             ;       ;
; Maximum fan-out node                        ; clk   ;
; Maximum fan-out                             ; 1     ;
; Total fan-out                               ; 4098  ;
; Average fan-out                             ; 0.50  ;
+---------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                     ;
+----------------------------+-------------------+--------------+-------------------+------------+------+--------------+---------------------+-------------+--------------+
; Compilation Hierarchy Node ; LC Combinationals ; LC Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name ; Entity Name ; Library Name ;
+----------------------------+-------------------+--------------+-------------------+------------+------+--------------+---------------------+-------------+--------------+
; |CPU                       ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 4098 ; 0            ; |CPU                ; CPU         ; work         ;
+----------------------------+-------------------+--------------+-------------------+------------+------+--------------+---------------------+-------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 0     ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |CPU ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; whichClock     ; 0     ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memory:dat_mem ;
+----------------+----------+---------------------------------+
; Parameter Name ; Value    ; Type                            ;
+----------------+----------+---------------------------------+
; DEPTH          ; 128      ; Signed Integer                  ;
; FILE           ; data.txt ; String                          ;
+----------------+----------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------+
; Port Connectivity Checks: "memory:dat_mem"             ;
+------------+-------+----------+------------------------+
; Port       ; Type  ; Severity ; Details                ;
+------------+-------+----------+------------------------+
; reset      ; Input ; Info     ; Explicitly unconnected ;
; address[9] ; Input ; Info     ; Stuck at GND           ;
; chip_s     ; Input ; Info     ; Stuck at GND           ;
+------------+-------+----------+------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "reg_32:flag"                                                                            ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; D[31..4] ; Input  ; Info     ; Stuck at GND                                                                        ;
; Q[31..4] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; Q[2..1]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------+
; Port Connectivity Checks: "reg_file:regs|reg_32:register_zero" ;
+------+-------+----------+--------------------------------------+
; Port ; Type  ; Severity ; Details                              ;
+------+-------+----------+--------------------------------------+
; rst  ; Input ; Info     ; Stuck at VCC                         ;
+------+-------+----------+--------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU:unit|barrelShifter:LSL|mux2To1Set16Stage2:stage2|mux2To1:mux1bit" ;
+------+-------+----------+------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                ;
+------+-------+----------+------------------------------------------------------------------------+
; in0  ; Input ; Info     ; Stuck at GND                                                           ;
+------+-------+----------+------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU:unit|barrelShifter:LSL|mux2To1Set16Stage2:stage2|mux2To1:mux0bit" ;
+------+-------+----------+------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                ;
+------+-------+----------+------------------------------------------------------------------------+
; in0  ; Input ; Info     ; Stuck at GND                                                           ;
+------+-------+----------+------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU:unit|barrelShifter:LSL|mux2To1Set16Stage1:stage1|mux2To1:mux0bit" ;
+------+-------+----------+------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                ;
+------+-------+----------+------------------------------------------------------------------------+
; in0  ; Input ; Info     ; Stuck at GND                                                           ;
+------+-------+----------+------------------------------------------------------------------------+


+---------------------------------------------------+
; Port Connectivity Checks: "ALU:unit|ANDORXOR:XOR" ;
+------------+-------+----------+-------------------+
; Port       ; Type  ; Severity ; Details           ;
+------------+-------+----------+-------------------+
; control[2] ; Input ; Info     ; Stuck at VCC      ;
; control[1] ; Input ; Info     ; Stuck at GND      ;
; control[0] ; Input ; Info     ; Stuck at VCC      ;
+------------+-------+----------+-------------------+


+--------------------------------------------------+
; Port Connectivity Checks: "ALU:unit|ANDORXOR:OR" ;
+---------------+-------+----------+---------------+
; Port          ; Type  ; Severity ; Details       ;
+---------------+-------+----------+---------------+
; control[1..0] ; Input ; Info     ; Stuck at GND  ;
; control[2]    ; Input ; Info     ; Stuck at VCC  ;
+---------------+-------+----------+---------------+


+---------------------------------------------------+
; Port Connectivity Checks: "ALU:unit|ANDORXOR:AND" ;
+---------------+-------+----------+----------------+
; Port          ; Type  ; Severity ; Details        ;
+---------------+-------+----------+----------------+
; control[1..0] ; Input ; Info     ; Stuck at VCC   ;
; control[2]    ; Input ; Info     ; Stuck at GND   ;
+---------------+-------+----------+----------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU:unit|Subtractor:sub|four_bit_carry_lookahead:add4"                                    ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; cout[1..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU:unit|Subtractor:sub|four_bit_carry_lookahead:add3"                                    ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; cout[2..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU:unit|Subtractor:sub|four_bit_carry_lookahead:add2"                                    ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; cout[2..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU:unit|Subtractor:sub|four_bit_carry_lookahead:add1"                                    ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; c          ; Input  ; Info     ; Stuck at VCC                                                                        ;
; cout[2..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Port Connectivity Checks: "ALU:unit|addition:adder" ;
+------+-------+----------+---------------------------+
; Port ; Type  ; Severity ; Details                   ;
+------+-------+----------+---------------------------+
; c_i  ; Input ; Info     ; Stuck at GND              ;
+------+-------+----------+---------------------------+


+----------------------------------------+
; Port Connectivity Checks: "ALU:unit"   ;
+------+-------+----------+--------------+
; Port ; Type  ; Severity ; Details      ;
+------+-------+----------+--------------+
; run  ; Input ; Info     ; Stuck at GND ;
+------+-------+----------+--------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "clock_divider:cdiv"                                                                                  ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                             ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------+
; divided_clocks[31..1] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-------------------+---------------------------------+
; Type              ; Count                           ;
+-------------------+---------------------------------+
; boundary_port     ; 4098                            ;
;                   ;                                 ;
; Max LUT depth     ; 0.00                            ;
; Average LUT depth ; 0.00                            ;
+-------------------+---------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition
    Info: Processing started: Tue Mar 14 03:11:03 2017
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file cpu_main.sv
    Info (12023): Found entity 1: CPU_main File: C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab5/CPU_main.sv Line: 7
Info (12021): Found 2 design units, including 2 entities, in source file memory.sv
    Info (12023): Found entity 1: memory File: C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab5/memory.sv Line: 18
    Info (12023): Found entity 2: memory_testbench File: C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab5/memory.sv Line: 79
Info (12021): Found 4 design units, including 4 entities, in source file reg_file.sv
    Info (12023): Found entity 1: reg_file File: C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab5/reg_file.sv Line: 13
    Info (12023): Found entity 2: reg_32 File: C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab5/reg_file.sv Line: 59
    Info (12023): Found entity 3: decoder_5_32 File: C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab5/reg_file.sv Line: 94
    Info (12023): Found entity 4: decoder_3_8 File: C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab5/reg_file.sv Line: 138
Info (12021): Found 3 design units, including 3 entities, in source file reader.sv
    Info (12023): Found entity 1: reader File: C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab5/reader.sv Line: 14
    Info (12023): Found entity 2: mux32_1 File: C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab5/reader.sv Line: 48
    Info (12023): Found entity 3: mux2_1 File: C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab5/reader.sv Line: 110
Info (12021): Found 4 design units, including 4 entities, in source file subtractor.sv
    Info (12023): Found entity 1: Subtractor File: C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab5/Subtractor.sv Line: 10
    Info (12023): Found entity 2: four_bit_carry_lookahead File: C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab5/Subtractor.sv Line: 31
    Info (12023): Found entity 3: carry_lookahead File: C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab5/Subtractor.sv Line: 57
    Info (12023): Found entity 4: fulladder File: C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab5/Subtractor.sv Line: 69
Info (12021): Found 1 design units, including 1 entities, in source file mux2to1set16stage2.sv
    Info (12023): Found entity 1: mux2To1Set16Stage2 File: C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab5/mux2To1Set16Stage2.sv Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file mux2to1set16stage1.sv
    Info (12023): Found entity 1: mux2To1Set16Stage1 File: C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab5/mux2To1Set16Stage1.sv Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file mux2to1.sv
    Info (12023): Found entity 1: mux2To1 File: C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab5/mux2To1.sv Line: 9
Info (12021): Found 2 design units, including 2 entities, in source file barrelshifter.sv
    Info (12023): Found entity 1: barrelShifter File: C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab5/barrelShifter.sv Line: 18
    Info (12023): Found entity 2: barrelShifter_testbench File: C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab5/barrelShifter.sv Line: 56
Info (12021): Found 1 design units, including 1 entities, in source file andorxor.sv
    Info (12023): Found entity 1: ANDORXOR File: C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab5/ANDORXOR.sv Line: 11
Info (12021): Found 4 design units, including 4 entities, in source file addition.sv
    Info (12023): Found entity 1: addition File: C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab5/addition.sv Line: 14
    Info (12023): Found entity 2: carry_lookAhead File: C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab5/addition.sv Line: 55
    Info (12023): Found entity 3: fullAdder File: C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab5/addition.sv Line: 72
    Info (12023): Found entity 4: testbench File: C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab5/addition.sv Line: 81
Info (12021): Found 5 design units, including 5 entities, in source file alu.sv
    Info (12023): Found entity 1: ALU File: C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab5/ALU.sv Line: 1
    Info (12023): Found entity 2: mux8_1 File: C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab5/ALU.sv Line: 41
    Info (12023): Found entity 3: mux2_1_16 File: C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab5/ALU.sv Line: 66
    Info (12023): Found entity 4: D_ff File: C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab5/ALU.sv Line: 74
    Info (12023): Found entity 5: ALU_testbench File: C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab5/ALU.sv Line: 84
Info (12021): Found 3 design units, including 3 entities, in source file cpu.sv
    Info (12023): Found entity 1: CPU File: C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab5/CPU.sv Line: 1
    Info (12023): Found entity 2: clock_divider File: C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab5/CPU.sv Line: 332
    Info (12023): Found entity 3: CPU_testbench File: C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab5/CPU.sv Line: 343
Info (12021): Found 1 design units, including 1 entities, in source file decode.sv
    Info (12023): Found entity 1: decode File: C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab5/decode.sv Line: 1
Info (12127): Elaborating entity "CPU" for the top level hierarchy
Info (12128): Elaborating entity "clock_divider" for hierarchy "clock_divider:cdiv" File: C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab5/CPU.sv Line: 23
Info (12128): Elaborating entity "ALU" for hierarchy "ALU:unit" File: C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab5/CPU.sv Line: 28
Info (12128): Elaborating entity "addition" for hierarchy "ALU:unit|addition:adder" File: C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab5/ALU.sv Line: 30
Info (12128): Elaborating entity "fullAdder" for hierarchy "ALU:unit|addition:adder|fullAdder:adder0" File: C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab5/addition.sv Line: 21
Info (12128): Elaborating entity "carry_lookAhead" for hierarchy "ALU:unit|addition:adder|carry_lookAhead:carrygen" File: C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab5/addition.sv Line: 33
Info (12128): Elaborating entity "Subtractor" for hierarchy "ALU:unit|Subtractor:sub" File: C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab5/ALU.sv Line: 31
Info (12128): Elaborating entity "four_bit_carry_lookahead" for hierarchy "ALU:unit|Subtractor:sub|four_bit_carry_lookahead:add1" File: C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab5/Subtractor.sv Line: 19
Info (12128): Elaborating entity "fulladder" for hierarchy "ALU:unit|Subtractor:sub|four_bit_carry_lookahead:add1|fulladder:add0" File: C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab5/Subtractor.sv Line: 44
Info (12128): Elaborating entity "carry_lookahead" for hierarchy "ALU:unit|Subtractor:sub|four_bit_carry_lookahead:add1|carry_lookahead:lookahead" File: C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab5/Subtractor.sv Line: 53
Info (12128): Elaborating entity "ANDORXOR" for hierarchy "ALU:unit|ANDORXOR:AND" File: C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab5/ALU.sv Line: 32
Info (12128): Elaborating entity "barrelShifter" for hierarchy "ALU:unit|barrelShifter:LSL" File: C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab5/ALU.sv Line: 35
Info (12128): Elaborating entity "mux2To1Set16Stage1" for hierarchy "ALU:unit|barrelShifter:LSL|mux2To1Set16Stage1:stage1" File: C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab5/barrelShifter.sv Line: 41
Info (12128): Elaborating entity "mux2To1" for hierarchy "ALU:unit|barrelShifter:LSL|mux2To1Set16Stage1:stage1|mux2To1:mux0bit" File: C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab5/mux2To1Set16Stage1.sv Line: 26
Info (12128): Elaborating entity "mux2To1Set16Stage2" for hierarchy "ALU:unit|barrelShifter:LSL|mux2To1Set16Stage2:stage2" File: C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab5/barrelShifter.sv Line: 43
Info (12128): Elaborating entity "mux8_1" for hierarchy "ALU:unit|mux8_1:pick" File: C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab5/ALU.sv Line: 37
Info (12128): Elaborating entity "mux2_1_16" for hierarchy "ALU:unit|mux8_1:pick|mux2_1_16:gen_4_mux_2_1[0].inst1" File: C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab5/ALU.sv Line: 50
Info (12128): Elaborating entity "reg_file" for hierarchy "reg_file:regs" File: C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab5/CPU.sv Line: 30
Info (12128): Elaborating entity "decoder_5_32" for hierarchy "reg_file:regs|decoder_5_32:decoder" File: C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab5/reg_file.sv Line: 22
Info (12128): Elaborating entity "decoder_3_8" for hierarchy "reg_file:regs|decoder_5_32:decoder|decoder_3_8:gen_4_decoder_3_8[0].decoders" File: C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab5/reg_file.sv Line: 111
Info (12128): Elaborating entity "reg_32" for hierarchy "reg_file:regs|reg_32:gen_32_regs[0].registers" File: C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab5/reg_file.sv Line: 28
Info (12128): Elaborating entity "D_ff" for hierarchy "reg_file:regs|reg_32:gen_32_regs[0].registers|D_ff:gen_32_bits[0].bits" File: C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab5/reg_file.sv Line: 70
Info (12128): Elaborating entity "reader" for hierarchy "reg_file:regs|reader:reader1" File: C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab5/reg_file.sv Line: 34
Info (12128): Elaborating entity "mux32_1" for hierarchy "reg_file:regs|reader:reader1|mux32_1:gen_32_mux[0].mux_inst" File: C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab5/reader.sv Line: 23
Info (12128): Elaborating entity "mux2_1" for hierarchy "reg_file:regs|reader:reader1|mux32_1:gen_32_mux[0].mux_inst|mux2_1:gen_16_mux_2_1[0].inst0" File: C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab5/reader.sv Line: 58
Info (12128): Elaborating entity "decode" for hierarchy "decode:inst_decoder" File: C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab5/CPU.sv Line: 32
Info (12128): Elaborating entity "memory" for hierarchy "memory:dat_mem" File: C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab5/CPU.sv Line: 146
Warning (10850): Verilog HDL warning at memory.sv(37): number of words (20) in memory file does not match the number of elements in the address range [0:127] File: C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab5/memory.sv Line: 37
Warning (10855): Verilog HDL warning at memory.sv(36): initial value for variable stored_memory should be constant File: C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab5/memory.sv Line: 36
Info (144001): Generated suppressed messages file C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab5/output_files/DE1_SoC.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 4098 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 4098 input pins
    Info (21059): Implemented 0 output pins
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 977 megabytes
    Info: Processing ended: Tue Mar 14 03:11:23 2017
    Info: Elapsed time: 00:00:20
    Info: Total CPU time (on all processors): 00:00:40


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/Chengchieh Chu/Downloads/HomeworkAndReports/EE469/Lab5/output_files/DE1_SoC.map.smsg.


