{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1686491882881 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1686491882881 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 11 16:58:02 2023 " "Processing started: Sun Jun 11 16:58:02 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1686491882881 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686491882881 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off alu16 -c alu16 " "Command: quartus_map --read_settings_files=on --write_settings_files=off alu16 -c alu16" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686491882881 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1686491883256 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1686491883256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu16-structural " "Found design unit 1: alu16-structural" {  } { { "alu16.vhd" "" { Text "C:/Intel/meros2/alu16.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686491890185 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu16 " "Found entity 1: alu16" {  } { { "alu16.vhd" "" { Text "C:/Intel/meros2/alu16.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686491890185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686491890185 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "alu16 " "Elaborating entity \"alu16\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1686491890247 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c9 alu16.vhd(24) " "Verilog HDL or VHDL warning at alu16.vhd(24): object \"c9\" assigned a value but never read" {  } { { "alu16.vhd" "" { Text "C:/Intel/meros2/alu16.vhd" 24 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1686491890263 "|alu16"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c10 alu16.vhd(24) " "Verilog HDL or VHDL warning at alu16.vhd(24): object \"c10\" assigned a value but never read" {  } { { "alu16.vhd" "" { Text "C:/Intel/meros2/alu16.vhd" 24 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1686491890263 "|alu16"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c11 alu16.vhd(24) " "Verilog HDL or VHDL warning at alu16.vhd(24): object \"c11\" assigned a value but never read" {  } { { "alu16.vhd" "" { Text "C:/Intel/meros2/alu16.vhd" 24 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1686491890263 "|alu16"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c12 alu16.vhd(24) " "Verilog HDL or VHDL warning at alu16.vhd(24): object \"c12\" assigned a value but never read" {  } { { "alu16.vhd" "" { Text "C:/Intel/meros2/alu16.vhd" 24 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1686491890263 "|alu16"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c13 alu16.vhd(24) " "Verilog HDL or VHDL warning at alu16.vhd(24): object \"c13\" assigned a value but never read" {  } { { "alu16.vhd" "" { Text "C:/Intel/meros2/alu16.vhd" 24 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1686491890263 "|alu16"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c14 alu16.vhd(24) " "Verilog HDL or VHDL warning at alu16.vhd(24): object \"c14\" assigned a value but never read" {  } { { "alu16.vhd" "" { Text "C:/Intel/meros2/alu16.vhd" 24 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1686491890263 "|alu16"}
{ "Warning" "WSGN_SEARCH_FILE" "alu1.vhd 2 1 " "Using design file alu1.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu1-structural " "Found design unit 1: alu1-structural" {  } { { "alu1.vhd" "" { Text "C:/Intel/meros2/alu1.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686491890263 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu1 " "Found entity 1: alu1" {  } { { "alu1.vhd" "" { Text "C:/Intel/meros2/alu1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686491890263 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1686491890263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu1 alu1:ALU_0 " "Elaborating entity \"alu1\" for hierarchy \"alu1:ALU_0\"" {  } { { "alu16.vhd" "ALU_0" { Text "C:/Intel/meros2/alu16.vhd" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686491890263 ""}
{ "Warning" "WSGN_SEARCH_FILE" "and_gate2.vhd 2 1 " "Using design file and_gate2.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 and_gate2-behavioral " "Found design unit 1: and_gate2-behavioral" {  } { { "and_gate2.vhd" "" { Text "C:/Intel/meros2/and_gate2.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686491890278 ""} { "Info" "ISGN_ENTITY_NAME" "1 and_gate2 " "Found entity 1: and_gate2" {  } { { "and_gate2.vhd" "" { Text "C:/Intel/meros2/and_gate2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686491890278 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1686491890278 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and_gate2 alu1:ALU_0\|and_gate2:u0 " "Elaborating entity \"and_gate2\" for hierarchy \"alu1:ALU_0\|and_gate2:u0\"" {  } { { "alu1.vhd" "u0" { Text "C:/Intel/meros2/alu1.vhd" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686491890278 ""}
{ "Warning" "WSGN_SEARCH_FILE" "or_gate2.vhd 2 1 " "Using design file or_gate2.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 or_gate2-behavioral " "Found design unit 1: or_gate2-behavioral" {  } { { "or_gate2.vhd" "" { Text "C:/Intel/meros2/or_gate2.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686491890294 ""} { "Info" "ISGN_ENTITY_NAME" "1 or_gate2 " "Found entity 1: or_gate2" {  } { { "or_gate2.vhd" "" { Text "C:/Intel/meros2/or_gate2.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686491890294 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1686491890294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or_gate2 alu1:ALU_0\|or_gate2:u1 " "Elaborating entity \"or_gate2\" for hierarchy \"alu1:ALU_0\|or_gate2:u1\"" {  } { { "alu1.vhd" "u1" { Text "C:/Intel/meros2/alu1.vhd" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686491890294 ""}
{ "Warning" "WSGN_SEARCH_FILE" "fulladder.vhd 2 1 " "Using design file fulladder.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fullAdder-behavioral " "Found design unit 1: fullAdder-behavioral" {  } { { "fulladder.vhd" "" { Text "C:/Intel/meros2/fulladder.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686491890310 ""} { "Info" "ISGN_ENTITY_NAME" "1 fullAdder " "Found entity 1: fullAdder" {  } { { "fulladder.vhd" "" { Text "C:/Intel/meros2/fulladder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686491890310 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1686491890310 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fullAdder alu1:ALU_0\|fullAdder:u2 " "Elaborating entity \"fullAdder\" for hierarchy \"alu1:ALU_0\|fullAdder:u2\"" {  } { { "alu1.vhd" "u2" { Text "C:/Intel/meros2/alu1.vhd" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686491890310 ""}
{ "Warning" "WSGN_SEARCH_FILE" "xor_gate2.vhd 2 1 " "Using design file xor_gate2.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 xor_gate2-behavioral " "Found design unit 1: xor_gate2-behavioral" {  } { { "xor_gate2.vhd" "" { Text "C:/Intel/meros2/xor_gate2.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686491890325 ""} { "Info" "ISGN_ENTITY_NAME" "1 xor_gate2 " "Found entity 1: xor_gate2" {  } { { "xor_gate2.vhd" "" { Text "C:/Intel/meros2/xor_gate2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686491890325 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1686491890325 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xor_gate2 alu1:ALU_0\|xor_gate2:u3 " "Elaborating entity \"xor_gate2\" for hierarchy \"alu1:ALU_0\|xor_gate2:u3\"" {  } { { "alu1.vhd" "u3" { Text "C:/Intel/meros2/alu1.vhd" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686491890325 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mux_4to1.vhd 2 1 " "Using design file mux_4to1.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_4to1-behavioral " "Found design unit 1: mux_4to1-behavioral" {  } { { "mux_4to1.vhd" "" { Text "C:/Intel/meros2/mux_4to1.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686491890341 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_4to1 " "Found entity 1: mux_4to1" {  } { { "mux_4to1.vhd" "" { Text "C:/Intel/meros2/mux_4to1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686491890341 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1686491890341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_4to1 alu1:ALU_0\|mux_4to1:u4 " "Elaborating entity \"mux_4to1\" for hierarchy \"alu1:ALU_0\|mux_4to1:u4\"" {  } { { "alu1.vhd" "u4" { Text "C:/Intel/meros2/alu1.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686491890341 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1686491890810 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1686491891294 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686491891294 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "138 " "Implemented 138 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "35 " "Implemented 35 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1686491891419 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1686491891419 ""} { "Info" "ICUT_CUT_TM_LCELLS" "86 " "Implemented 86 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1686491891419 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1686491891419 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 13 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4808 " "Peak virtual memory: 4808 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1686491891419 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 11 16:58:11 2023 " "Processing ended: Sun Jun 11 16:58:11 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1686491891419 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1686491891419 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1686491891419 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1686491891419 ""}
