
****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source /mnt/e/_AI/tools/Xilinx/Vivado/2020.1/scripts/vivado_hls/hls.tcl -notrace
INFO: Applying HLS Y2K22 patch v1.2 for IP revision
INFO: [HLS 200-10] Running '/mnt/e/_AI/tools/Xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'yexingwei' on host 'Pepsi.' (Linux_x86_64 version 5.15.146.1-microsoft-standard-WSL2) on Thu Jun 20 10:09:02 CST 2024
INFO: [HLS 200-10] On os Ubuntu 20.04.5 LTS
INFO: [HLS 200-10] In directory '/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/hls/sim_1x16_i8w8a32_15_15_18_17'
Sourcing Tcl script '/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/scripts/hls.tcl'
INFO: [HLS 200-10] Creating and opening project '/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/hls/sim_1x16_i8w8a32_15_15_18_17/vta_sim'.
INFO: [HLS 200-10] Adding design file '/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc' to the project
INFO: [HLS 200-10] Adding test bench file '/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/sim/vta_test.cc' to the project
INFO: [HLS 200-10] Adding test bench file '/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../tests/hardware/common/test_lib.cc' to the project
INFO: [HLS 200-10] Creating and opening solution '/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/hls/sim_1x16_i8w8a32_15_15_18_17/vta_sim/soln'.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 7ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
make[1]: Entering directory '/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/hls/sim_1x16_i8w8a32_15_15_18_17/vta_sim/soln/csim/build'
   Compiling ../../../../../../../../../tests/hardware/common/test_lib.cc in debug mode
   Compiling ../../../../../../../../../hardware/xilinx/sim/vta_test.cc in debug mode
   Compiling ../../../../../../../../../hardware/xilinx/src/vta.cc in debug mode
   Generating csim.exe
make[1]: Leaving directory '/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/hls/sim_1x16_i8w8a32_15_15_18_17/vta_sim/soln/csim/build'
=====================================================================================
INFO - ALU test of min imm: batch=16, vector_size=128, uop_compression=1
INFO - ALU test successful!
=====================================================================================
INFO - ALU test of min imm: batch=16, vector_size=128, uop_compression=0
INFO - ALU test successful!
=====================================================================================
INFO - ALU test of max imm: batch=16, vector_size=128, uop_compression=1
INFO - ALU test successful!
=====================================================================================
INFO - ALU test of max imm: batch=16, vector_size=128, uop_compression=0
INFO - ALU test successful!
=====================================================================================
INFO - ALU test of add imm: batch=16, vector_size=128, uop_compression=1
INFO - ALU test successful!
=====================================================================================
INFO - ALU test of add imm: batch=16, vector_size=128, uop_compression=0
INFO - ALU test successful!
=====================================================================================
INFO - ALU test of shr: batch=16, vector_size=128, uop_compression=1
INFO - ALU test successful!
=====================================================================================
INFO - ALU test of shr: batch=16, vector_size=128, uop_compression=0
INFO - ALU test successful!
=====================================================================================
INFO - ALU test of min: batch=16, vector_size=128, uop_compression=1
INFO - ALU test successful!
=====================================================================================
INFO - ALU test of min: batch=16, vector_size=128, uop_compression=0
INFO - ALU test successful!
=====================================================================================
INFO - ALU test of max: batch=16, vector_size=128, uop_compression=1
INFO - ALU test successful!
=====================================================================================
INFO - ALU test of max: batch=16, vector_size=128, uop_compression=0
INFO - ALU test successful!
=====================================================================================
INFO - ALU test of add: batch=16, vector_size=128, uop_compression=1
INFO - ALU test successful!
=====================================================================================
INFO - ALU test of add: batch=16, vector_size=128, uop_compression=0
INFO - ALU test successful!
=====================================================================================
INFO - ALU test of shr: batch=16, vector_size=128, uop_compression=1
INFO - ALU test successful!
=====================================================================================
INFO - ALU test of shr: batch=16, vector_size=128, uop_compression=0
INFO - ALU test successful!
=====================================================================================
INFO - Blocked GEMM test: batch=256, channels=256, block=64, uop_comp=0, vt=2
INFO - Blocked GEMM test successful!
=====================================================================================
INFO - Blocked GEMM test: batch=256, channels=256, block=64, uop_comp=0, vt=1
INFO - Blocked GEMM test successful!
=====================================================================================
INFO - Blocked GEMM test: batch=4, in_channels=64, out_channels=64, uop_comp=0
INFO - Blocked GEMM test successful!
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-10] Creating and opening project '/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/hls/sim_1x16_i8w8a32_15_15_18_17/vta_fetch'.
INFO: [HLS 200-10] Adding design file '/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc' to the project
INFO: [HLS 200-10] Creating and opening solution '/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/hls/sim_1x16_i8w8a32_15_15_18_17/vta_fetch/soln'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 7ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:33 ; elapsed = 00:01:48 . Memory (MB): peak = 1503.270 ; gain = 1099.754 ; free physical = 6842 ; free virtual = 9146
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:33 ; elapsed = 00:01:48 . Memory (MB): peak = 1503.270 ; gain = 1099.754 ; free physical = 6842 ; free virtual = 9146
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:34 ; elapsed = 00:01:49 . Memory (MB): peak = 1503.270 ; gain = 1099.754 ; free physical = 6834 ; free virtual = 9143
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:34 ; elapsed = 00:01:49 . Memory (MB): peak = 1503.270 ; gain = 1099.754 ; free physical = 6830 ; free virtual = 9139
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:34 ; elapsed = 00:01:50 . Memory (MB): peak = 1503.270 ; gain = 1099.754 ; free physical = 6799 ; free virtual = 9109
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'ins_port' (/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:148:29). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:34 ; elapsed = 00:01:50 . Memory (MB): peak = 1503.270 ; gain = 1099.754 ; free physical = 6796 ; free virtual = 9106
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fetch' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fetch' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'INSN_DECODE'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 110.32 seconds; current allocated memory: 122.552 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 122.865 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fetch' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'fetch/ins_port' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fetch/insn_count' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fetch/insns_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fetch/load_queue_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'fetch/gemm_queue_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'fetch/store_queue_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'fetch' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'insn_count', 'return' and 'insns_V' to AXI-Lite port CONTROL_BUS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'fetch'.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 123.811 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 163.27 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:35 ; elapsed = 00:01:56 . Memory (MB): peak = 1503.270 ; gain = 1099.754 ; free physical = 6787 ; free virtual = 9103
INFO: [VHDL 208-304] Generating VHDL RTL for fetch.
INFO: [VLOG 209-307] Generating Verilog RTL for fetch.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/mnt/e/_AI/tools/Xilinx/Vivado/2020.1/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Thu Jun 20 10:11:45 2024...
INFO: [HLS 200-10] Creating and opening project '/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/hls/sim_1x16_i8w8a32_15_15_18_17/vta_load'.
INFO: [HLS 200-10] Adding design file '/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc' to the project
INFO: [HLS 200-10] Creating and opening solution '/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/hls/sim_1x16_i8w8a32_15_15_18_17/vta_load/soln'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 7ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:57 ; elapsed = 00:03:21 . Memory (MB): peak = 1503.270 ; gain = 1099.754 ; free physical = 6769 ; free virtual = 9099
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:57 ; elapsed = 00:03:21 . Memory (MB): peak = 1503.270 ; gain = 1099.754 ; free physical = 6769 ; free virtual = 9099
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'load_pad_2d<ap_uint<64>, 2, 16>' into 'load' (/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:207).
INFO: [XFORM 203-603] Inlining function 'load_2d<ap_uint<64>, 32, 256>' into 'load' (/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:220).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:58 ; elapsed = 00:03:23 . Memory (MB): peak = 1503.270 ; gain = 1099.754 ; free physical = 6768 ; free virtual = 9097
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:58 ; elapsed = 00:03:23 . Memory (MB): peak = 1503.270 ; gain = 1099.754 ; free physical = 6764 ; free virtual = 9093
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:62) in function 'load' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'reset_mem<ap_uint<64>, 2>' (/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:33).
WARNING: [XFORM 203-503] Cannot unroll loop 'memcpy.inp_mem.V.addr1.inputs.V' (/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:67) in function 'load': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1' (/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:37) in function 'reset_mem<ap_uint<64>, 2>': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:38) in function 'reset_mem<ap_uint<64>, 2>' completely with a factor of 2.
WARNING: [XFORM 203-180] Applying partition directive (/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:177:1) and reshape directive (/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:177:1) on the same variable 'wgt_mem.V' (/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:176) may lead to unexpected synthesis behaviors.
INFO: [XFORM 203-131] Reshaping array 'inp_mem.V' (/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:175) in dimension 2 completely.
INFO: [XFORM 203-131] Reshaping array 'wgt_mem.V' (/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:176) in dimension 2 with a block factor of 16.
INFO: [XFORM 203-101] Partitioning array 'wgt_mem.V' (/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:176) in dimension 2 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:89:12) to (/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:89:12) in function 'load'... converting 4 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'load' (/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:170)...13 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:59 ; elapsed = 00:03:24 . Memory (MB): peak = 1503.270 ; gain = 1099.754 ; free physical = 6734 ; free virtual = 9063
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:62:19) in function 'load' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2' (/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:86:18) in function 'load' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [XFORM 203-631] Renaming function 'reset_mem<ap_uint<64>, 2>' to 'reset_mem' (/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:37:30)
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'data_port' (/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:67:12). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'data_port' (/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:89:12). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-472] Inferring partial write operation for 'mem.V' (/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:40:6)
INFO: [HLS 200-472] Inferring partial write operation for 'inp_mem.V' (/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:67:12)
INFO: [HLS 200-472] Inferring partial write operation for 'wgt_mem[0].V' (/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:89:12)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:59 ; elapsed = 00:03:24 . Memory (MB): peak = 1503.270 ; gain = 1099.754 ; free physical = 6724 ; free virtual = 9053
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'load' ...
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_LUT' on 'range_V', which is not an operation.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_LUT' (/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:200) on 'lshr' operation ('lshr_ln200_1', /mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:200) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_LUT' (/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:200) on 'lshr' operation ('lshr_ln200_1', /mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:200) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_LUT' (/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:200) on 'zext' operation ('zext_ln200_1', /mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:200) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_LUT' (/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:92->/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:220) on 'add' operation ('sram_idx.V', /mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:91->/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:220) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_LUT' (/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:200) on 'lshr' operation ('lshr_ln200', /mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:200) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_LUT' (/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:200) on 'lshr' operation ('lshr_ln200', /mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:200) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_LUT' (/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:64->/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:207) on 'zext' operation ('zext_ln209_1', /mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:64->/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:207) due to incompatible operation sets.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'reset_mem' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Function contains subloop(s) not being unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 93.39 seconds; current allocated memory: 180.594 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 180.699 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [TECH 200-23] The specified latency 4 on variable ('y_offset_1.V', /mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:203) is larger than the max latency 0 of core 'Mul_LUT'. The max latency 0 is selected.
WARNING: [TECH 200-23] The specified latency 4 on variable ('y_offset_0.V', /mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:201) is larger than the max latency 0 of core 'Mul_LUT'. The max latency 0 is selected.
WARNING: [SCHED 204-21] Estimated delay (9.27ns) of 'mul' operation ('y_offset_0.V', /mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:201) exceeds the target cycle time (target cycle time: 7ns, clock uncertainty: 0.875ns, effective cycle time: 6.12ns).
INFO: [SCHED 204-61] Pipelining loop 'memcpy.wgt_mem.V.addr4.weights.V'.
WARNING: [SCHED 204-68] The II Violation in module 'load' (Loop: memcpy.wgt_mem.V.addr4.weights.V): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('wgt_mem_0_V_addr_write_ln89', /mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:89->/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:220) of variable 'or_ln89', /mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:89->/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:220 on array 'wgt_mem_0_V' and 'load' operation ('wgt_mem_0_V_load', /mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:89->/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:220) on array 'wgt_mem_0_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Loop contains subloop(s) not being unrolled or flattened.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.inp_mem.V.addr1.inputs.V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
WARNING: [SCHED 204-21] Estimated clock period (9.275ns) exceeds the target (target clock period: 7ns, clock uncertainty: 0.875ns, effective delay budget: 6.125ns).
WARNING: [SCHED 204-21] The critical path in module 'load' consists of the following:
	'mul' operation ('y_offset_0.V', /mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:201) [55]  (9.28 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 181.389 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 182.353 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'reset_mem' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'reset_mem'.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 182.480 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'load/data_port' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'load/inputs_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'load/weights_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'load/load_queue_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'load/g2l_dep_queue_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'load/l2g_dep_queue_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'load/inp_mem_V' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'load/wgt_mem_0_V' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'load/wgt_mem_1_V' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on function 'load' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' and 'weights_V' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'load_mul_16s_4ns_16_1_1' to 'load_mul_16s_4ns_bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'load_mul_16s_4ns_bkb': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load'.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 184.724 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 107.82 MHz
INFO: [RTMG 210-282] Generating pipelined core: 'load_mul_16s_4ns_bkb_Mul_LUT_0'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:01 ; elapsed = 00:03:32 . Memory (MB): peak = 1503.270 ; gain = 1099.754 ; free physical = 6716 ; free virtual = 9045
INFO: [VHDL 208-304] Generating VHDL RTL for load.
INFO: [VLOG 209-307] Generating Verilog RTL for load.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/mnt/e/_AI/tools/Xilinx/Vivado/2020.1/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Thu Jun 20 10:13:23 2024...
INFO: [HLS 200-10] Creating and opening project '/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/hls/sim_1x16_i8w8a32_15_15_18_17/vta_compute'.
INFO: [HLS 200-10] Adding design file '/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc' to the project
INFO: [HLS 200-10] Creating and opening solution '/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/hls/sim_1x16_i8w8a32_15_15_18_17/vta_compute/soln'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 7ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:01:23 ; elapsed = 00:05:00 . Memory (MB): peak = 1503.270 ; gain = 1099.754 ; free physical = 6711 ; free virtual = 9040
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:01:23 ; elapsed = 00:05:00 . Memory (MB): peak = 1503.270 ; gain = 1099.754 ; free physical = 6711 ; free virtual = 9040
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'load_pad_2d<ap_uint<64>, 8, 64>' into 'compute' (/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:489).
INFO: [XFORM 203-603] Inlining function 'read_tensor<ap_uint<64>, ap_int<8>, ap_uint<11>, 64, 8, 16, 16>' into 'gemm' (/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:277).
INFO: [XFORM 203-603] Inlining function 'read_tensor<ap_uint<64>, ap_int<8>, ap_uint<12>, 64, 8, 1, 16>' into 'gemm' (/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:280).
INFO: [XFORM 203-603] Inlining function 'read_tensor<ap_uint<64>, ap_int<32>, ap_uint<12>, 64, 32, 1, 16>' into 'alu' (/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:366).
INFO: [XFORM 203-603] Inlining function 'read_tensor<ap_uint<64>, ap_int<32>, ap_uint<12>, 64, 32, 1, 16>' into 'alu' (/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:363).
INFO: [XFORM 203-603] Inlining function 'read_tensor<ap_uint<64>, ap_int<32>, ap_uint<12>, 64, 32, 1, 16>' into 'gemm' (/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:283).
INFO: [XFORM 203-603] Inlining function 'write_tensor<ap_uint<64>, ap_int<32>, ap_uint<12>, 64, 32, 1, 16>' into 'alu' (/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:401).
INFO: [XFORM 203-603] Inlining function 'write_tensor<ap_uint<64>, ap_int<32>, ap_uint<12>, 64, 32, 1, 16>' into 'gemm' (/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:311).
INFO: [XFORM 203-603] Inlining function 'write_tensor<ap_uint<64>, ap_int<8>, ap_uint<12>, 64, 8, 1, 16>' into 'alu' (/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:403).
INFO: [XFORM 203-603] Inlining function 'write_tensor<ap_uint<64>, ap_int<8>, ap_uint<12>, 64, 8, 1, 16>' into 'gemm' (/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:313).
INFO: [XFORM 203-603] Inlining function 'gemm' into 'compute' (/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:503).
INFO: [XFORM 203-603] Inlining function 'alu' into 'compute' (/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:505).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:01:25 ; elapsed = 00:05:02 . Memory (MB): peak = 1503.270 ; gain = 1099.754 ; free physical = 6708 ; free virtual = 9038
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] /mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:109: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:01:25 ; elapsed = 00:05:02 . Memory (MB): peak = 1503.270 ; gain = 1099.754 ; free physical = 6708 ; free virtual = 9037
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2' (/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:62) in function 'compute' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'READ_GEMM_UOP' (/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:262) in function 'compute' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'READ_ALU_UOP' (/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:350) in function 'compute' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'reset_mem<ap_uint<64>, 8>' (/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:33).
WARNING: [XFORM 203-503] Cannot unroll loop 'memcpy.acc_mem.V.addr.biases.V' (/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:67) in function 'compute': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.1.1' (/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:104) in function 'compute' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.1.1.1' (/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:106) in function 'compute' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.1.2' (/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:104) in function 'compute' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.1.2.1' (/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:106) in function 'compute' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.1.3' (/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:104) in function 'compute' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.1.3.1' (/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:106) in function 'compute' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.1.4' (/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:288) in function 'compute' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.1.4.1' (/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:289) in function 'compute' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.1.4.1.1' (/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:295) in function 'compute' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.1.5' (/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:121) in function 'compute' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.1.5.1' (/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:123) in function 'compute' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.1.6' (/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:121) in function 'compute' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.1.6.1' (/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:123) in function 'compute' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.1.1.1' (/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:104) in function 'compute' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.1.1.1.1' (/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:106) in function 'compute' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.1.1.2' (/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:104) in function 'compute' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.1.1.2.1' (/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:106) in function 'compute' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.1.1.3' (/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:371) in function 'compute' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.1.1.3.1' (/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:372) in function 'compute' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.1.1.4' (/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:121) in function 'compute' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.1.1.4.1' (/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:123) in function 'compute' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.1.1.5' (/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:121) in function 'compute' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.1.1.5.1' (/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:123) in function 'compute' completely with a factor of 8.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1' (/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:37) in function 'reset_mem<ap_uint<64>, 8>': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:38) in function 'reset_mem<ap_uint<64>, 8>' completely with a factor of 8.
INFO: [XFORM 203-102] Partitioning array 'src_tensor.i' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'dst_tensor.V' (/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:365) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'o_tensor.V' (/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:368) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'w_tensor.i' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'i_tensor.i' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'a_tensor.V' (/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:282) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'o_tensor.V.1' (/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:285) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'src_tensor.i.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'dst_tensor.V.0' (/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:365) automatically.
INFO: [XFORM 203-102] Partitioning array 'o_tensor.V.0' (/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:368) automatically.
INFO: [XFORM 203-102] Partitioning array 'w_tensor.i.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'w_tensor.i.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'w_tensor.i.2' automatically.
INFO: [XFORM 203-102] Partitioning array 'w_tensor.i.3' automatically.
INFO: [XFORM 203-102] Partitioning array 'w_tensor.i.4' automatically.
INFO: [XFORM 203-102] Partitioning array 'w_tensor.i.5' automatically.
INFO: [XFORM 203-102] Partitioning array 'w_tensor.i.6' automatically.
INFO: [XFORM 203-102] Partitioning array 'w_tensor.i.7' automatically.
INFO: [XFORM 203-102] Partitioning array 'w_tensor.i.8' automatically.
INFO: [XFORM 203-102] Partitioning array 'w_tensor.i.9' automatically.
INFO: [XFORM 203-102] Partitioning array 'w_tensor.i.10' automatically.
INFO: [XFORM 203-102] Partitioning array 'w_tensor.i.11' automatically.
INFO: [XFORM 203-102] Partitioning array 'w_tensor.i.12' automatically.
INFO: [XFORM 203-102] Partitioning array 'w_tensor.i.13' automatically.
INFO: [XFORM 203-102] Partitioning array 'w_tensor.i.14' automatically.
INFO: [XFORM 203-102] Partitioning array 'w_tensor.i.15' automatically.
INFO: [XFORM 203-102] Partitioning array 'i_tensor.i.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'a_tensor.V.0' (/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:282) automatically.
INFO: [XFORM 203-102] Partitioning array 'o_tensor.V.1.0' (/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:285) automatically.
WARNING: [XFORM 203-180] Applying partition directive (/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:427:1) and reshape directive (/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:427:1) on the same variable 'wgt_mem.V' (/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:425) may lead to unexpected synthesis behaviors.
INFO: [XFORM 203-131] Reshaping array 'inp_mem.V' (/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:424) in dimension 2 completely.
INFO: [XFORM 203-131] Reshaping array 'acc_mem.V'  in dimension 2 completely.
INFO: [XFORM 203-131] Reshaping array 'wgt_mem.V' (/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:425) in dimension 2 with a block factor of 16.
INFO: [XFORM 203-131] Reshaping array 'out_mem.V' (/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:426) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'wgt_mem.V' (/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:425) in dimension 2 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:350:78) to (/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:350:70) in function 'compute'... converting 145 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'compute' (/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:416)...275 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:33 ; elapsed = 00:05:11 . Memory (MB): peak = 1503.270 ; gain = 1099.754 ; free physical = 6621 ; free virtual = 8985
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2' (/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:62:19) in function 'compute' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'EXE_IN_LOOP' (/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:259:70) in function 'compute'.
INFO: [XFORM 203-541] Flattening a loop nest 'EXE_OUT_LOOP' (/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:253:73) in function 'compute'.
INFO: [XFORM 203-541] Flattening a loop nest 'EXE_IN_LOOP' (/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:348:70) in function 'compute'.
INFO: [XFORM 203-541] Flattening a loop nest 'EXE_OUT_LOOP' (/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:343:73) in function 'compute'.
WARNING: [XFORM 203-631] Renaming function 'reset_mem<ap_uint<64>, 8>' to 'reset_mem' (/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:37:30)
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'acc_mem.V'.
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'data_port' (/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:67:12). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'uop_port' (/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:485:35). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-472] Inferring partial write operation for 'mem.V' (/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:40:6)
INFO: [HLS 200-472] Inferring partial write operation for 'uop_mem.V' (/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:485:35)
INFO: [HLS 200-472] Inferring partial write operation for 'acc_mem.V' (/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:67:12)
INFO: [HLS 200-472] Inferring partial write operation for 'acc_mem.V' (/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:128:9)
INFO: [HLS 200-472] Inferring partial write operation for 'out_mem.V' (/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:128:9)
INFO: [HLS 200-472] Inferring partial write operation for 'acc_mem.V' (/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:128:9)
INFO: [HLS 200-472] Inferring partial write operation for 'out_mem.V' (/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:128:9)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:36 ; elapsed = 00:05:15 . Memory (MB): peak = 1503.270 ; gain = 1099.754 ; free physical = 6611 ; free virtual = 8975
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'compute' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'reset_mem' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Function contains subloop(s) not being unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 109.38 seconds; current allocated memory: 249.118 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 249.203 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'EXE_OUT_LOOP_EXE_IN_LOOP_READ_ALU_UOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 2, Final II = 2, Depth = 9.
INFO: [SCHED 204-61] Pipelining loop 'EXE_OUT_LOOP_EXE_IN_LOOP_READ_GEMM_UOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 10.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Loop contains subloop(s) not being unrolled or flattened.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.acc_mem.V.addr.biases.V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.uop_mem.V.addr.uops.V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
WARNING: [SCHED 204-21] Estimated clock period (8.48669ns) exceeds the target (target clock period: 7ns, clock uncertainty: 0.875ns, effective delay budget: 6.125ns).
WARNING: [SCHED 204-21] The critical path in module 'compute' consists of the following:
	'mul' operation of DSP[1081] ('mul_ln1352', /mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:298->/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:503) [1019]  (3.36 ns)
	'add' operation of DSP[1081] ('add_ln700', /mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:299->/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:503) [1081]  (3.02 ns)
	'add' operation ('add_ln700_2', /mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:299->/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:503) [1085]  (2.11 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.51 seconds; current allocated memory: 256.461 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 3.28 seconds; current allocated memory: 265.644 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'reset_mem' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'reset_mem'.
INFO: [HLS 200-111]  Elapsed time: 2.94 seconds; current allocated memory: 266.545 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'compute/uop_port' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute/data_port' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute/done' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute/uops_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute/biases_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute/gemm_queue_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'compute/l2g_dep_queue_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'compute/s2g_dep_queue_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'compute/g2l_dep_queue_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'compute/g2s_dep_queue_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'compute/inp_mem_V' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute/wgt_mem_0_V' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute/wgt_mem_1_V' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute/out_mem_V' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on function 'compute' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'done', 'uops_V' and 'biases_V' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'compute_mul_32ns_14ns_46_3_1' to 'compute_mul_32ns_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_mul_46ns_14ns_60_5_1' to 'compute_mul_46ns_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_mul_14ns_32ns_46_3_1' to 'compute_mul_14ns_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_mul_14ns_46ns_60_5_1' to 'compute_mul_14ns_eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_mac_muladd_8s_8s_16s_17_1_1' to 'compute_mac_muladfYi' due to the length limit 20
WARNING: [RTGEN 206-101] Setting dangling out port 'compute/inp_mem_V_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute/inp_mem_V_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute/wgt_mem_0_V_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute/wgt_mem_0_V_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute/wgt_mem_1_V_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute/wgt_mem_1_V_Din_A' to 0.
INFO: [RTGEN 206-100] Generating core module 'compute_mac_muladfYi': 128 instance(s).
INFO: [RTGEN 206-100] Generating core module 'compute_mul_14ns_dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'compute_mul_14ns_eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'compute_mul_32ns_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'compute_mul_46ns_cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute'.
INFO: [HLS 200-111]  Elapsed time: 1.31 seconds; current allocated memory: 283.354 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 117.83 MHz
INFO: [RTMG 210-282] Generating pipelined core: 'compute_mul_32ns_bkb_MulnS_0'
INFO: [RTMG 210-282] Generating pipelined core: 'compute_mul_46ns_cud_MulnS_1'
INFO: [RTMG 210-282] Generating pipelined core: 'compute_mul_14ns_dEe_MulnS_2'
INFO: [RTMG 210-282] Generating pipelined core: 'compute_mul_14ns_eOg_MulnS_3'
INFO: [RTMG 210-278] Implementing memory 'compute_uop_mem_V_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'compute_acc_mem_V_ram (RAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:47 ; elapsed = 00:05:52 . Memory (MB): peak = 1503.270 ; gain = 1099.754 ; free physical = 6504 ; free virtual = 8875
INFO: [VHDL 208-304] Generating VHDL RTL for compute.
INFO: [VLOG 209-307] Generating Verilog RTL for compute.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/mnt/e/_AI/tools/Xilinx/Vivado/2020.1/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Thu Jun 20 10:15:50 2024...
INFO: [HLS 200-10] Creating and opening project '/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/hls/sim_1x16_i8w8a32_15_15_18_17/vta_store'.
INFO: [HLS 200-10] Adding design file '/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc' to the project
INFO: [HLS 200-10] Creating and opening solution '/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/hls/sim_1x16_i8w8a32_15_15_18_17/vta_store/soln'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 7ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:02:11 ; elapsed = 00:07:26 . Memory (MB): peak = 1503.270 ; gain = 1099.754 ; free physical = 6503 ; free virtual = 8874
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:02:11 ; elapsed = 00:07:26 . Memory (MB): peak = 1503.270 ; gain = 1099.754 ; free physical = 6503 ; free virtual = 8874
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:02:12 ; elapsed = 00:07:28 . Memory (MB): peak = 1503.270 ; gain = 1099.754 ; free physical = 6504 ; free virtual = 8874
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:02:12 ; elapsed = 00:07:28 . Memory (MB): peak = 1503.270 ; gain = 1099.754 ; free physical = 6504 ; free virtual = 8875
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:547) in function 'store' for pipelining.
WARNING: [XFORM 203-503] Cannot unroll loop 'memcpy.outputs.V.out_mem.V.addr1' (/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:552) in function 'store': cannot completely unroll a loop with a variable trip count.
INFO: [XFORM 203-131] Reshaping array 'out_mem.V' (/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:522) in dimension 2 completely.
INFO: [XFORM 203-11] Balancing expressions in function 'store' (/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:518)...14 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:02:12 ; elapsed = 00:07:28 . Memory (MB): peak = 1503.270 ; gain = 1099.754 ; free physical = 6502 ; free virtual = 8873
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:547:17) in function 'store' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [HLS 200-444] Inferring multiple bus burst write of variable length on port 'data_port' (/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:552:31). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:02:12 ; elapsed = 00:07:29 . Memory (MB): peak = 1503.270 ; gain = 1099.754 ; free physical = 6502 ; free virtual = 8873
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'store' ...
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_LUT' (/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:556) on 'add' operation ('sram_idx.V', /mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:555) due to incompatible operation sets.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Loop contains subloop(s) not being unrolled or flattened.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.outputs.V.out_mem.V.addr1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 124.82 seconds; current allocated memory: 298.431 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.82 seconds; current allocated memory: 298.887 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'store/data_port' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'store/outputs_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'store/store_queue_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'store/g2s_dep_queue_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'store/s2g_dep_queue_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'store/out_mem_V' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on function 'store' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' and 'outputs_V' to AXI-Lite port CONTROL_BUS.
WARNING: [RTGEN 206-101] Setting dangling out port 'store/out_mem_V_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store/out_mem_V_Din_A' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'store'.
INFO: [HLS 200-111]  Elapsed time: 0.96 seconds; current allocated memory: 299.782 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 163.27 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:02:14 ; elapsed = 00:07:37 . Memory (MB): peak = 1503.270 ; gain = 1099.754 ; free physical = 6504 ; free virtual = 8874
INFO: [VHDL 208-304] Generating VHDL RTL for store.
INFO: [VLOG 209-307] Generating Verilog RTL for store.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/mnt/e/_AI/tools/Xilinx/Vivado/2020.1/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Thu Jun 20 10:17:26 2024...
INFO: [HLS 200-112] Total elapsed time: 517.55 seconds; peak allocated memory: 299.782 MB.
INFO: [Common 17-206] Exiting vivado_hls at Thu Jun 20 10:17:36 2024...
