TimeQuest Timing Analyzer report for cpu_core
Wed Apr 24 11:53:59 2019
Quartus II 64-Bit Version 13.1.4 Build 182 03/12/2014 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'i_CORE_CLK'
 13. Slow 1200mV 85C Model Setup: 'instruction_decoder:INST_instruction_decoder|o_BUS_select[0]'
 14. Slow 1200mV 85C Model Hold: 'i_CORE_CLK'
 15. Slow 1200mV 85C Model Hold: 'instruction_decoder:INST_instruction_decoder|o_BUS_select[0]'
 16. Slow 1200mV 85C Model Minimum Pulse Width: 'i_CORE_CLK'
 17. Slow 1200mV 85C Model Minimum Pulse Width: 'instruction_decoder:INST_instruction_decoder|o_BUS_select[0]'
 18. Setup Times
 19. Hold Times
 20. Clock to Output Times
 21. Minimum Clock to Output Times
 22. Slow 1200mV 85C Model Metastability Report
 23. Slow 1200mV 0C Model Fmax Summary
 24. Slow 1200mV 0C Model Setup Summary
 25. Slow 1200mV 0C Model Hold Summary
 26. Slow 1200mV 0C Model Recovery Summary
 27. Slow 1200mV 0C Model Removal Summary
 28. Slow 1200mV 0C Model Minimum Pulse Width Summary
 29. Slow 1200mV 0C Model Setup: 'i_CORE_CLK'
 30. Slow 1200mV 0C Model Setup: 'instruction_decoder:INST_instruction_decoder|o_BUS_select[0]'
 31. Slow 1200mV 0C Model Hold: 'i_CORE_CLK'
 32. Slow 1200mV 0C Model Hold: 'instruction_decoder:INST_instruction_decoder|o_BUS_select[0]'
 33. Slow 1200mV 0C Model Minimum Pulse Width: 'i_CORE_CLK'
 34. Slow 1200mV 0C Model Minimum Pulse Width: 'instruction_decoder:INST_instruction_decoder|o_BUS_select[0]'
 35. Setup Times
 36. Hold Times
 37. Clock to Output Times
 38. Minimum Clock to Output Times
 39. Slow 1200mV 0C Model Metastability Report
 40. Fast 1200mV 0C Model Setup Summary
 41. Fast 1200mV 0C Model Hold Summary
 42. Fast 1200mV 0C Model Recovery Summary
 43. Fast 1200mV 0C Model Removal Summary
 44. Fast 1200mV 0C Model Minimum Pulse Width Summary
 45. Fast 1200mV 0C Model Setup: 'i_CORE_CLK'
 46. Fast 1200mV 0C Model Setup: 'instruction_decoder:INST_instruction_decoder|o_BUS_select[0]'
 47. Fast 1200mV 0C Model Hold: 'i_CORE_CLK'
 48. Fast 1200mV 0C Model Hold: 'instruction_decoder:INST_instruction_decoder|o_BUS_select[0]'
 49. Fast 1200mV 0C Model Minimum Pulse Width: 'i_CORE_CLK'
 50. Fast 1200mV 0C Model Minimum Pulse Width: 'instruction_decoder:INST_instruction_decoder|o_BUS_select[0]'
 51. Setup Times
 52. Hold Times
 53. Clock to Output Times
 54. Minimum Clock to Output Times
 55. Fast 1200mV 0C Model Metastability Report
 56. Multicorner Timing Analysis Summary
 57. Setup Times
 58. Hold Times
 59. Clock to Output Times
 60. Minimum Clock to Output Times
 61. Board Trace Model Assignments
 62. Input Transition Times
 63. Slow Corner Signal Integrity Metrics
 64. Fast Corner Signal Integrity Metrics
 65. Setup Transfers
 66. Hold Transfers
 67. Report TCCS
 68. Report RSKM
 69. Unconstrained Paths
 70. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2014 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                       ;
+--------------------+----------------------------------------------------+
; Quartus II Version ; Version 13.1.4 Build 182 03/12/2014 SJ Web Edition ;
; Revision Name      ; cpu_core                                           ;
; Device Family      ; Cyclone III                                        ;
; Device Name        ; EP3C16F256C6                                       ;
; Timing Models      ; Final                                              ;
; Delay Model        ; Combined                                           ;
; Rise/Fall Delays   ; Enabled                                            ;
+--------------------+----------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 12     ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------------------------------------------------------------+
; Clock Name                                                   ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                                          ;
+--------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------------------------------------------------------------+
; i_CORE_CLK                                                   ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { i_CORE_CLK }                                                   ;
; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { instruction_decoder:INST_instruction_decoder|o_BUS_select[0] } ;
+--------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------------------------------------------------------------+


+--------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary               ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 142.15 MHz ; 142.15 MHz      ; i_CORE_CLK ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+---------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                                   ;
+--------------------------------------------------------------+--------+---------------+
; Clock                                                        ; Slack  ; End Point TNS ;
+--------------------------------------------------------------+--------+---------------+
; i_CORE_CLK                                                   ; -6.035 ; -550.277      ;
; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -1.537 ; -20.629       ;
+--------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                                    ;
+--------------------------------------------------------------+--------+---------------+
; Clock                                                        ; Slack  ; End Point TNS ;
+--------------------------------------------------------------+--------+---------------+
; i_CORE_CLK                                                   ; -0.161 ; -0.333        ;
; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.174  ; 0.000         ;
+--------------------------------------------------------------+--------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                     ;
+--------------------------------------------------------------+--------+---------------+
; Clock                                                        ; Slack  ; End Point TNS ;
+--------------------------------------------------------------+--------+---------------+
; i_CORE_CLK                                                   ; -3.000 ; -478.792      ;
; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.405  ; 0.000         ;
+--------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'i_CORE_CLK'                                                                                                                                    ;
+--------+----------------------------------------------------------------+------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                      ; To Node                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------+------------------------------+--------------+-------------+--------------+------------+------------+
; -6.035 ; instruction_decoder:INST_instruction_decoder|o_IMM_enable      ; ALU:INST_ALU|r_ALU_Result[7] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.057     ; 6.973      ;
; -5.911 ; register32x8:INST_GPR|o_GPR_ALU_data_B[4]                      ; ALU:INST_ALU|r_ALU_Result[7] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.061     ; 6.845      ;
; -5.749 ; instruction_decoder:INST_instruction_decoder|o_IMM_enable      ; ALU:INST_ALU|r_ALU_Result[3] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.055     ; 6.689      ;
; -5.717 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[7]  ; ALU:INST_ALU|r_ALU_Result[7] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.061     ; 6.651      ;
; -5.674 ; instruction_decoder:INST_instruction_decoder|o_IMM_enable      ; ALU:INST_ALU|r_ALU_Result[4] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.055     ; 6.614      ;
; -5.581 ; instruction_decoder:INST_instruction_decoder|o_IMM_enable      ; ALU:INST_ALU|r_ALU_Result[2] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.055     ; 6.521      ;
; -5.557 ; instruction_decoder:INST_instruction_decoder|o_IMM_enable      ; ALU:INST_ALU|r_ALU_Result[6] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.055     ; 6.497      ;
; -5.487 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[4]  ; ALU:INST_ALU|r_ALU_Result[3] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.055     ; 6.427      ;
; -5.473 ; register32x8:INST_GPR|o_GPR_ALU_data_B[5]                      ; ALU:INST_ALU|r_ALU_Result[7] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.057     ; 6.411      ;
; -5.433 ; register32x8:INST_GPR|o_GPR_ALU_data_B[4]                      ; ALU:INST_ALU|r_ALU_Result[6] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.059     ; 6.369      ;
; -5.421 ; register32x8:INST_GPR|o_GPR_ALU_data_B[1]                      ; ALU:INST_ALU|r_ALU_Result[3] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.055     ; 6.361      ;
; -5.406 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[5]  ; ALU:INST_ALU|r_ALU_Result[7] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.057     ; 6.344      ;
; -5.405 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[3]  ; ALU:INST_ALU|r_ALU_Result[3] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.055     ; 6.345      ;
; -5.390 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[4]  ; ALU:INST_ALU|r_ALU_Result[4] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.055     ; 6.330      ;
; -5.343 ; register32x8:INST_GPR|o_GPR_ALU_data_B[0]                      ; ALU:INST_ALU|r_ALU_Result[3] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.055     ; 6.283      ;
; -5.324 ; register32x8:INST_GPR|o_GPR_ALU_data_B[1]                      ; ALU:INST_ALU|r_ALU_Result[4] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.055     ; 6.264      ;
; -5.317 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[3]  ; ALU:INST_ALU|r_ALU_Result[7] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.057     ; 6.255      ;
; -5.309 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[3]  ; ALU:INST_ALU|r_ALU_Result[4] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.055     ; 6.249      ;
; -5.301 ; register32x8:INST_GPR|o_GPR_ALU_data_B[0]                      ; ALU:INST_ALU|r_ALU_Result[7] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.057     ; 6.239      ;
; -5.293 ; register32x8:INST_GPR|o_GPR_ALU_data_B[0]                      ; ALU:INST_ALU|r_ALU_Result[4] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.055     ; 6.233      ;
; -5.291 ; register32x8:INST_GPR|o_GPR_ALU_data_A[2]                      ; ALU:INST_ALU|r_ALU_Result[7] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.061     ; 6.225      ;
; -5.287 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[4]  ; ALU:INST_ALU|r_ALU_Result[7] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.057     ; 6.225      ;
; -5.281 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[5]  ; ALU:INST_ALU|r_ALU_Result[4] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.055     ; 6.221      ;
; -5.252 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[9]  ; ALU:INST_ALU|r_ALU_Result[7] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.064     ; 6.183      ;
; -5.239 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[7]  ; ALU:INST_ALU|r_ALU_Result[6] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.059     ; 6.175      ;
; -5.227 ; register32x8:INST_GPR|o_GPR_ALU_data_A[3]                      ; ALU:INST_ALU|r_ALU_Result[7] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.056     ; 6.166      ;
; -5.221 ; register32x8:INST_GPR|o_GPR_ALU_data_B[1]                      ; ALU:INST_ALU|r_ALU_Result[7] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.057     ; 6.159      ;
; -5.216 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[3]  ; ALU:INST_ALU|r_ALU_Result[2] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.055     ; 6.156      ;
; -5.214 ; register32x8:INST_GPR|o_GPR_ALU_data_A[0]                      ; ALU:INST_ALU|r_ALU_Result[3] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.055     ; 6.154      ;
; -5.205 ; register32x8:INST_GPR|o_GPR_ALU_data_A[5]                      ; ALU:INST_ALU|r_ALU_Result[7] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.056     ; 6.144      ;
; -5.201 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[5]  ; ALU:INST_ALU|r_ALU_Result[3] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.055     ; 6.141      ;
; -5.200 ; register32x8:INST_GPR|o_GPR_ALU_data_B[0]                      ; ALU:INST_ALU|r_ALU_Result[2] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.055     ; 6.140      ;
; -5.186 ; register32x8:INST_GPR|o_GPR_ALU_data_B[2]                      ; ALU:INST_ALU|r_ALU_Result[7] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.057     ; 6.124      ;
; -5.178 ; instruction_decoder:INST_instruction_decoder|o_OPCODE[1]       ; ALU:INST_ALU|r_ALU_Result[7] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.425     ; 5.748      ;
; -5.177 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[8]  ; ALU:INST_ALU|r_ALU_Result[7] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.057     ; 6.115      ;
; -5.172 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[6]  ; ALU:INST_ALU|r_ALU_Result[7] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.057     ; 6.110      ;
; -5.166 ; register32x8:INST_GPR|o_GPR_ALU_data_A[2]                      ; ALU:INST_ALU|r_ALU_Result[4] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.059     ; 6.102      ;
; -5.157 ; register32x8:INST_GPR|o_GPR_ALU_data_A[1]                      ; ALU:INST_ALU|r_ALU_Result[3] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.055     ; 6.097      ;
; -5.133 ; register32x8:INST_GPR|o_GPR_ALU_data_A[0]                      ; ALU:INST_ALU|r_ALU_Result[7] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.057     ; 6.071      ;
; -5.131 ; register32x8:INST_GPR|o_GPR_ALU_data_B[4]                      ; ALU:INST_ALU|r_ALU_Result[4] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.059     ; 6.067      ;
; -5.125 ; register32x8:INST_GPR|o_GPR_ALU_data_A[0]                      ; ALU:INST_ALU|r_ALU_Result[4] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.055     ; 6.065      ;
; -5.105 ; register32x8:INST_GPR|o_GPR_ALU_data_B[6]                      ; ALU:INST_ALU|r_ALU_Result[7] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.065     ; 6.035      ;
; -5.102 ; register32x8:INST_GPR|o_GPR_ALU_data_B[3]                      ; ALU:INST_ALU|r_ALU_Result[7] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.057     ; 6.040      ;
; -5.061 ; register32x8:INST_GPR|o_GPR_ALU_data_B[2]                      ; ALU:INST_ALU|r_ALU_Result[4] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.055     ; 6.001      ;
; -5.060 ; register32x8:INST_GPR|o_GPR_ALU_data_A[1]                      ; ALU:INST_ALU|r_ALU_Result[4] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.055     ; 6.000      ;
; -5.045 ; register32x8:INST_GPR|o_GPR_ALU_data_A[2]                      ; ALU:INST_ALU|r_ALU_Result[3] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.059     ; 5.981      ;
; -5.045 ; instruction_decoder:INST_instruction_decoder|o_OPCODE[1]       ; ALU:INST_ALU|r_ALU_Result[3] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.423     ; 5.617      ;
; -5.032 ; register32x8:INST_GPR|o_GPR_ALU_data_A[0]                      ; ALU:INST_ALU|r_ALU_Result[2] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.055     ; 5.972      ;
; -5.021 ; instruction_decoder:INST_instruction_decoder|o_IMM_enable      ; ALU:INST_ALU|r_ALU_Result[1] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.059     ; 5.957      ;
; -5.015 ; instruction_decoder:INST_instruction_decoder|o_OPCODE[3]       ; ALU:INST_ALU|r_ALU_Result[3] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.423     ; 5.587      ;
; -5.007 ; instruction_decoder:INST_instruction_decoder|o_IMM_enable      ; ALU:INST_ALU|r_ALU_Result[5] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.055     ; 5.947      ;
; -4.957 ; register32x8:INST_GPR|o_GPR_ALU_data_A[1]                      ; ALU:INST_ALU|r_ALU_Result[7] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.057     ; 5.895      ;
; -4.948 ; instruction_decoder:INST_instruction_decoder|o_OPCODE[1]       ; ALU:INST_ALU|r_ALU_Result[4] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.423     ; 5.520      ;
; -4.946 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[7]  ; ALU:INST_ALU|r_ALU_Result[4] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.059     ; 5.882      ;
; -4.943 ; register32x8:INST_GPR|o_GPR_ALU_data_B[4]                      ; ALU:INST_ALU|r_ALU_Result[3] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.059     ; 5.879      ;
; -4.928 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[5]  ; ALU:INST_ALU|r_ALU_Result[6] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.055     ; 5.868      ;
; -4.924 ; instruction_decoder:INST_instruction_decoder|o_OPCODE[2]       ; ALU:INST_ALU|r_ALU_Result[3] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.423     ; 5.496      ;
; -4.918 ; instruction_decoder:INST_instruction_decoder|o_OPCODE[3]       ; ALU:INST_ALU|r_ALU_Result[4] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.423     ; 5.490      ;
; -4.902 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[9]  ; ALU:INST_ALU|r_ALU_Result[4] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.062     ; 5.835      ;
; -4.888 ; register32x8:INST_GPR|o_GPR_ALU_data_B[2]                      ; ALU:INST_ALU|r_ALU_Result[3] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.055     ; 5.828      ;
; -4.883 ; register32x8:INST_GPR|o_GPR_ALU_data_B[4]                      ; ALU:INST_ALU|r_ALU_Result[5] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.059     ; 5.819      ;
; -4.866 ; register32x8:INST_GPR|o_GPR_ALU_data_A[3]                      ; ALU:INST_ALU|r_ALU_Result[4] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.054     ; 5.807      ;
; -4.863 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[4]  ; ALU:INST_ALU|r_ALU_Result[2] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.055     ; 5.803      ;
; -4.855 ; instruction_decoder:INST_instruction_decoder|o_OPCODE[1]       ; ALU:INST_ALU|r_ALU_Result[2] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.423     ; 5.427      ;
; -4.839 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[3]  ; ALU:INST_ALU|r_ALU_Result[6] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.055     ; 5.779      ;
; -4.827 ; instruction_decoder:INST_instruction_decoder|o_OPCODE[2]       ; ALU:INST_ALU|r_ALU_Result[4] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.423     ; 5.399      ;
; -4.825 ; instruction_decoder:INST_instruction_decoder|o_OPCODE[3]       ; ALU:INST_ALU|r_ALU_Result[2] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.423     ; 5.397      ;
; -4.823 ; register32x8:INST_GPR|o_GPR_ALU_data_B[0]                      ; ALU:INST_ALU|r_ALU_Result[6] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.055     ; 5.763      ;
; -4.813 ; register32x8:INST_GPR|o_GPR_ALU_data_A[2]                      ; ALU:INST_ALU|r_ALU_Result[6] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.059     ; 5.749      ;
; -4.811 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[6]  ; ALU:INST_ALU|r_ALU_Result[4] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.055     ; 5.751      ;
; -4.803 ; instruction_decoder:INST_instruction_decoder|o_OPCODE[0]       ; ALU:INST_ALU|r_ALU_Result[3] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.060     ; 5.738      ;
; -4.797 ; register32x8:INST_GPR|o_GPR_ALU_data_B[1]                      ; ALU:INST_ALU|r_ALU_Result[2] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.055     ; 5.737      ;
; -4.795 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[4]  ; ALU:INST_ALU|r_ALU_Result[6] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.055     ; 5.735      ;
; -4.772 ; instruction_decoder:INST_instruction_decoder|o_OPCODE[3]       ; ALU:INST_ALU|r_ALU_Result[7] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.425     ; 5.342      ;
; -4.767 ; register32x8:INST_GPR|o_GPR_ALU_data_A[4]                      ; ALU:INST_ALU|r_ALU_Result[7] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.057     ; 5.705      ;
; -4.757 ; register32x8:INST_GPR|o_GPR_ALU_data_B[6]                      ; ALU:INST_ALU|r_ALU_Result[4] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.063     ; 5.689      ;
; -4.749 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[7]  ; ALU:INST_ALU|r_ALU_Result[3] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.059     ; 5.685      ;
; -4.747 ; instruction_decoder:INST_instruction_decoder|o_OPCODE[1]       ; ALU:INST_ALU|r_ALU_Result[1] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.427     ; 5.315      ;
; -4.741 ; register32x8:INST_GPR|o_GPR_ALU_data_B[3]                      ; ALU:INST_ALU|r_ALU_Result[4] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.055     ; 5.681      ;
; -4.735 ; register32x8:INST_GPR|o_GPR_ALU_data_A[3]                      ; ALU:INST_ALU|r_ALU_Result[6] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.054     ; 5.676      ;
; -4.734 ; instruction_decoder:INST_instruction_decoder|o_OPCODE[2]       ; ALU:INST_ALU|r_ALU_Result[2] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.423     ; 5.306      ;
; -4.729 ; register32x8:INST_GPR|o_GPR_ALU_data_B[1]                      ; ALU:INST_ALU|r_ALU_Result[6] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.055     ; 5.669      ;
; -4.717 ; instruction_decoder:INST_instruction_decoder|o_OPCODE[3]       ; ALU:INST_ALU|r_ALU_Result[1] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.427     ; 5.285      ;
; -4.716 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[9]  ; ALU:INST_ALU|r_ALU_Result[3] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.062     ; 5.649      ;
; -4.708 ; register32x8:INST_GPR|o_GPR_ALU_data_B[2]                      ; ALU:INST_ALU|r_ALU_Result[6] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.055     ; 5.648      ;
; -4.706 ; instruction_decoder:INST_instruction_decoder|o_OPCODE[0]       ; ALU:INST_ALU|r_ALU_Result[4] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.060     ; 5.641      ;
; -4.689 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[7]  ; ALU:INST_ALU|r_ALU_Result[5] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.059     ; 5.625      ;
; -4.681 ; instruction_decoder:INST_instruction_decoder|o_OPCODE[2]       ; ALU:INST_ALU|r_ALU_Result[7] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.425     ; 5.251      ;
; -4.680 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[6]  ; ALU:INST_ALU|r_ALU_Result[6] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.055     ; 5.620      ;
; -4.659 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[3]  ; ALU:INST_ALU|r_ALU_Result[1] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.059     ; 5.595      ;
; -4.655 ; register32x8:INST_GPR|o_GPR_ALU_data_A[0]                      ; ALU:INST_ALU|r_ALU_Result[6] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.055     ; 5.595      ;
; -4.650 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[10] ; ALU:INST_ALU|r_ALU_Result[7] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.426     ; 5.219      ;
; -4.640 ; register32x8:INST_GPR|o_GPR_ALU_data_B[0]                      ; ALU:INST_ALU|r_ALU_Result[1] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.059     ; 5.576      ;
; -4.635 ; register32x8:INST_GPR|o_GPR_ALU_data_B[5]                      ; ALU:INST_ALU|r_ALU_Result[6] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.055     ; 5.575      ;
; -4.633 ; register32x8:INST_GPR|o_GPR_ALU_data_B[5]                      ; ALU:INST_ALU|r_ALU_Result[4] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.055     ; 5.573      ;
; -4.626 ; instruction_decoder:INST_instruction_decoder|o_OPCODE[2]       ; ALU:INST_ALU|r_ALU_Result[1] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.427     ; 5.194      ;
; -4.624 ; register32x8:INST_GPR|o_GPR_ALU_data_A[6]                      ; ALU:INST_ALU|r_ALU_Result[7] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.056     ; 5.563      ;
; -4.617 ; register32x8:INST_GPR|o_GPR_ALU_data_B[6]                      ; ALU:INST_ALU|r_ALU_Result[3] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.063     ; 5.549      ;
; -4.617 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[9]  ; ALU:INST_ALU|r_ALU_Result[5] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.062     ; 5.550      ;
; -4.616 ; ALU:INST_ALU|r_ALU_carry_flag                                  ; ALU:INST_ALU|r_ALU_Result[3] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.057     ; 5.554      ;
+--------+----------------------------------------------------------------+------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'instruction_decoder:INST_instruction_decoder|o_BUS_select[0]'                                                                                                                                         ;
+--------+--------------------------------------------------------------+--------------------------------------+--------------+--------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                    ; To Node                              ; Launch Clock ; Latch Clock                                                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------+--------------------------------------+--------------+--------------------------------------------------------------+--------------+------------+------------+
; -1.537 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_MEMORY[2]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.500        ; 0.490      ; 1.644      ;
; -1.534 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_MEMORY[3]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.500        ; 0.488      ; 1.642      ;
; -1.527 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_MEMORY[5]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.500        ; 0.488      ; 1.635      ;
; -1.501 ; ALU:INST_ALU|r_ALU_Result[1]                                 ; data_bus:INST_data_bus|o_MEMORY[1]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.500        ; 0.489      ; 1.608      ;
; -1.476 ; ALU:INST_ALU|r_ALU_Result[7]                                 ; data_bus:INST_data_bus|o_MEMORY[7]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.500        ; 0.509      ; 1.609      ;
; -1.446 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_MEMORY[6]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.500        ; 0.354      ; 1.535      ;
; -1.444 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_MEMORY[4]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.500        ; 0.355      ; 1.534      ;
; -1.427 ; ALU:INST_ALU|r_ALU_Result[6]                                 ; data_bus:INST_data_bus|o_MEMORY[6]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.500        ; 0.349      ; 1.511      ;
; -1.393 ; ALU:INST_ALU|r_ALU_Result[4]                                 ; data_bus:INST_data_bus|o_MEMORY[4]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.500        ; 0.349      ; 1.477      ;
; -1.347 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_REGISTER[3] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; 0.357      ; 1.779      ;
; -1.325 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_REGISTER[2] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; 0.358      ; 1.788      ;
; -1.295 ; ALU:INST_ALU|r_ALU_Result[5]                                 ; data_bus:INST_data_bus|o_MEMORY[5]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.500        ; 0.483      ; 1.398      ;
; -1.288 ; ALU:INST_ALU|r_ALU_Result[2]                                 ; data_bus:INST_data_bus|o_MEMORY[2]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.500        ; 0.485      ; 1.390      ;
; -1.272 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_MEMORY[0]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.500        ; 0.513      ; 1.402      ;
; -1.272 ; ALU:INST_ALU|r_ALU_Result[3]                                 ; data_bus:INST_data_bus|o_MEMORY[3]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.500        ; 0.483      ; 1.375      ;
; -1.266 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_MEMORY[7]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.500        ; 0.513      ; 1.403      ;
; -1.251 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_MEMORY[1]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.500        ; 0.490      ; 1.359      ;
; -1.249 ; ALU:INST_ALU|r_ALU_Result[0]                                 ; data_bus:INST_data_bus|o_MEMORY[0]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.500        ; 0.510      ; 1.376      ;
; -1.137 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_REGISTER[5] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; 0.390      ; 1.633      ;
; -1.122 ; ALU:INST_ALU|r_ALU_Result[1]                                 ; data_bus:INST_data_bus|o_REGISTER[1] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; 0.388      ; 1.606      ;
; -1.086 ; ALU:INST_ALU|r_ALU_Result[7]                                 ; data_bus:INST_data_bus|o_REGISTER[7] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; 0.410      ; 1.609      ;
; -1.085 ; ALU:INST_ALU|r_ALU_Result[3]                                 ; data_bus:INST_data_bus|o_REGISTER[3] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; 0.352      ; 1.512      ;
; -1.076 ; ALU:INST_ALU|r_ALU_Result[2]                                 ; data_bus:INST_data_bus|o_REGISTER[2] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; 0.353      ; 1.534      ;
; -1.006 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_REGISTER[4] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; 0.282      ; 1.536      ;
; -1.005 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_REGISTER[6] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; 0.284      ; 1.537      ;
; -0.986 ; ALU:INST_ALU|r_ALU_Result[6]                                 ; data_bus:INST_data_bus|o_REGISTER[6] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; 0.279      ; 1.513      ;
; -0.955 ; ALU:INST_ALU|r_ALU_Result[4]                                 ; data_bus:INST_data_bus|o_REGISTER[4] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; 0.276      ; 1.479      ;
; -0.914 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[6]          ; data_bus:INST_data_bus|o_MEMORY[6]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.500        ; 0.354      ; 1.003      ;
; -0.913 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[4]          ; data_bus:INST_data_bus|o_MEMORY[4]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.500        ; 0.355      ; 1.003      ;
; -0.905 ; ALU:INST_ALU|r_ALU_Result[5]                                 ; data_bus:INST_data_bus|o_REGISTER[5] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; 0.385      ; 1.396      ;
; -0.876 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_REGISTER[7] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; 0.414      ; 1.403      ;
; -0.873 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_REGISTER[1] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; 0.389      ; 1.358      ;
; -0.864 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_REGISTER[0] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; 0.415      ; 1.404      ;
; -0.841 ; ALU:INST_ALU|r_ALU_Result[0]                                 ; data_bus:INST_data_bus|o_REGISTER[0] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; 0.412      ; 1.378      ;
; -0.775 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[3]          ; data_bus:INST_data_bus|o_MEMORY[3]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.500        ; 0.484      ; 0.879      ;
; -0.774 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[2]          ; data_bus:INST_data_bus|o_MEMORY[2]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.500        ; 0.486      ; 0.877      ;
; -0.763 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[5]          ; data_bus:INST_data_bus|o_MEMORY[5]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.500        ; 0.484      ; 0.867      ;
; -0.762 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[1]          ; data_bus:INST_data_bus|o_MEMORY[1]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.500        ; 0.486      ; 0.866      ;
; -0.736 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[0]          ; data_bus:INST_data_bus|o_MEMORY[0]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.500        ; 0.513      ; 0.866      ;
; -0.731 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[7]          ; data_bus:INST_data_bus|o_MEMORY[7]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.500        ; 0.513      ; 0.868      ;
; -0.597 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[3]          ; data_bus:INST_data_bus|o_REGISTER[3] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; 0.353      ; 1.025      ;
; -0.571 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[2]          ; data_bus:INST_data_bus|o_REGISTER[2] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; 0.354      ; 1.030      ;
; -0.475 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[4]          ; data_bus:INST_data_bus|o_REGISTER[4] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; 0.282      ; 1.005      ;
; -0.473 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[6]          ; data_bus:INST_data_bus|o_REGISTER[6] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; 0.284      ; 1.005      ;
; -0.383 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[1]          ; data_bus:INST_data_bus|o_REGISTER[1] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; 0.385      ; 0.864      ;
; -0.373 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[5]          ; data_bus:INST_data_bus|o_REGISTER[5] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; 0.386      ; 0.865      ;
; -0.341 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[7]          ; data_bus:INST_data_bus|o_REGISTER[7] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; 0.414      ; 0.868      ;
; -0.328 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[0]          ; data_bus:INST_data_bus|o_REGISTER[0] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; 0.415      ; 0.868      ;
+--------+--------------------------------------------------------------+--------------------------------------+--------------+--------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'i_CORE_CLK'                                                                                                                                                                                                                                                                           ;
+--------+------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                        ; To Node                                                                                                          ; Launch Clock                                                 ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+-------------+--------------+------------+------------+
; -0.161 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0]     ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_write_enable                                                         ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 2.386      ; 2.611      ;
; -0.023 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0]     ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_data[1]                                                              ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 2.384      ; 2.747      ;
; -0.023 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0]     ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_data[2]                                                              ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 2.384      ; 2.747      ;
; -0.023 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0]     ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_data[3]                                                              ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 2.384      ; 2.747      ;
; -0.023 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0]     ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_data[5]                                                              ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 2.384      ; 2.747      ;
; -0.020 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0]     ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_data[7]                                                              ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 2.380      ; 2.746      ;
; -0.020 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0]     ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_data[4]                                                              ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 2.380      ; 2.746      ;
; -0.020 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0]     ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_data[6]                                                              ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 2.380      ; 2.746      ;
; -0.020 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0]     ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_data[0]                                                              ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 2.380      ; 2.746      ;
; 0.141  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0]     ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[1]                                                              ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 2.384      ; 2.911      ;
; 0.141  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0]     ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[2]                                                              ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 2.384      ; 2.911      ;
; 0.141  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0]     ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[3]                                                              ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 2.384      ; 2.911      ;
; 0.141  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0]     ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[5]                                                              ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 2.384      ; 2.911      ;
; 0.171  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0]     ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[7]                                                              ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 2.380      ; 2.937      ;
; 0.171  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0]     ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[4]                                                              ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 2.380      ; 2.937      ;
; 0.171  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0]     ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[6]                                                              ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 2.380      ; 2.937      ;
; 0.171  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0]     ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[0]                                                              ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 2.380      ; 2.937      ;
; 0.270  ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[2]    ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[2]                                                           ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.397      ; 0.824      ;
; 0.329  ; instruction_decoder:INST_instruction_decoder|o_REGISTER_C[3]     ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_1|altsyncram_6bn1:auto_generated|ram_block1a0~porta_address_reg0 ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.378      ; 0.894      ;
; 0.337  ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[12]   ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[12]                                                          ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.397      ; 0.891      ;
; 0.339  ; instruction_decoder:INST_instruction_decoder|o_REGISTER_C[3]     ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_0|altsyncram_6bn1:auto_generated|ram_block1a0~porta_address_reg0 ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.376      ; 0.902      ;
; 0.345  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[6]           ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[6]                                                           ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.075      ; 0.577      ;
; 0.345  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[7]           ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[7]                                                           ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.075      ; 0.577      ;
; 0.345  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[5]           ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[5]                                                           ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.075      ; 0.577      ;
; 0.345  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[4]           ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[4]                                                           ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.075      ; 0.577      ;
; 0.345  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[0]           ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[0]                                                           ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.075      ; 0.577      ;
; 0.345  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[1]           ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[1]                                                           ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.075      ; 0.577      ;
; 0.345  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[3]           ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[3]                                                           ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.075      ; 0.577      ;
; 0.345  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[8]           ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[8]                                                           ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.075      ; 0.577      ;
; 0.345  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[9]           ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[9]                                                           ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.075      ; 0.577      ;
; 0.345  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[10]          ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[10]                                                          ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.075      ; 0.577      ;
; 0.345  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[2]           ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[2]                                                           ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.075      ; 0.577      ;
; 0.358  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|r_MEM_state[1]                ; MEMORY_CONTROL:INST_MEMORY_CONTROL|r_MEM_state[1]                                                                ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.062      ; 0.577      ;
; 0.358  ; ALU:INST_ALU|r_ALU_Result[7]                                     ; ALU:INST_ALU|r_ALU_Result[7]                                                                                     ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.062      ; 0.577      ;
; 0.358  ; ALU:INST_ALU|r_ALU_Result[4]                                     ; ALU:INST_ALU|r_ALU_Result[4]                                                                                     ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.062      ; 0.577      ;
; 0.359  ; instruction_decoder:INST_instruction_decoder|o_SAVE_PC           ; instruction_decoder:INST_instruction_decoder|o_SAVE_PC                                                           ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.061      ; 0.577      ;
; 0.359  ; control_unit:INST_control_unit|r_state[0]                        ; control_unit:INST_control_unit|r_state[0]                                                                        ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.061      ; 0.577      ;
; 0.359  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_write_enable         ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_write_enable                                                         ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.061      ; 0.577      ;
; 0.359  ; ALU:INST_ALU|r_ALU_Result[0]                                     ; ALU:INST_ALU|r_ALU_Result[0]                                                                                     ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.061      ; 0.577      ;
; 0.359  ; ALU:INST_ALU|tmp[8]                                              ; ALU:INST_ALU|tmp[8]                                                                                              ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.061      ; 0.577      ;
; 0.359  ; ALU:INST_ALU|r_ALU_Result[1]                                     ; ALU:INST_ALU|r_ALU_Result[1]                                                                                     ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.061      ; 0.577      ;
; 0.359  ; ALU:INST_ALU|r_ALU_Result[3]                                     ; ALU:INST_ALU|r_ALU_Result[3]                                                                                     ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.061      ; 0.577      ;
; 0.359  ; ALU:INST_ALU|r_ALU_Result[2]                                     ; ALU:INST_ALU|r_ALU_Result[2]                                                                                     ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.061      ; 0.577      ;
; 0.361  ; control_unit:INST_control_unit|r_state[2]                        ; control_unit:INST_control_unit|r_state[2]                                                                        ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.062      ; 0.580      ;
; 0.361  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|r_MEM_state[0]                ; MEMORY_CONTROL:INST_MEMORY_CONTROL|r_MEM_state[0]                                                                ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.062      ; 0.580      ;
; 0.373  ; ALU:INST_ALU|tmp[8]                                              ; ALU:INST_ALU|r_ALU_carry_flag                                                                                    ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.061      ; 0.591      ;
; 0.374  ; register32x8:INST_GPR|r_REGISTER_rtl_0_bypass[24]                ; register32x8:INST_GPR|o_GPR_ALU_data_A[6]                                                                        ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.061      ; 0.592      ;
; 0.375  ; branch_control:INST_branch_control|o_ADDRESS[0]                  ; Program_counter:INST_Program_counter|r_PROG_COUNT[0]                                                             ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.061      ; 0.593      ;
; 0.392  ; Program_counter:INST_Program_counter|r_PROG_COUNT[9]             ; branch_control:INST_branch_control|r_PC_ADDRESS[9]                                                               ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.061      ; 0.610      ;
; 0.403  ; instruction_decoder:INST_instruction_decoder|o_REGISTER_C[0]     ; register32x8:INST_GPR|r_REGISTER_rtl_0_bypass[1]                                                                 ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.061      ; 0.621      ;
; 0.404  ; instruction_decoder:INST_instruction_decoder|o_REGISTER_C[0]     ; register32x8:INST_GPR|r_REGISTER_rtl_1_bypass[1]                                                                 ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.061      ; 0.622      ;
; 0.408  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_write_enable         ; DATA_RAM:INST_DATA_RAM|MEMORY_rtl_0_bypass[0]                                                                    ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.061      ; 0.626      ;
; 0.420  ; control_unit:INST_control_unit|r_state[4]                        ; control_unit:INST_control_unit|r_state[1]                                                                        ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.062      ; 0.639      ;
; 0.422  ; control_unit:INST_control_unit|r_state[4]                        ; control_unit:INST_control_unit|r_state[5]                                                                        ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.062      ; 0.641      ;
; 0.423  ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[7]    ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[7]                                                           ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.397      ; 0.977      ;
; 0.425  ; control_unit:INST_control_unit|r_state[1]                        ; control_unit:INST_control_unit|r_state[2]                                                                        ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.062      ; 0.644      ;
; 0.439  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0]     ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_write_enable                                                         ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; -0.500       ; 2.386      ; 2.711      ;
; 0.474  ; DATA_RAM:INST_DATA_RAM|MEMORY_rtl_0_bypass[42]                   ; DATA_RAM:INST_DATA_RAM|o_RAM_MC_data[6]                                                                          ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.061      ; 0.692      ;
; 0.475  ; DATA_RAM:INST_DATA_RAM|MEMORY_rtl_0_bypass[34]                   ; DATA_RAM:INST_DATA_RAM|o_RAM_MC_data[2]                                                                          ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.061      ; 0.693      ;
; 0.477  ; data_bus:INST_data_bus|o_REGISTER[2]                             ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_0|altsyncram_6bn1:auto_generated|ram_block1a0~porta_datain_reg0  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; -0.032     ; 0.662      ;
; 0.479  ; DATA_RAM:INST_DATA_RAM|MEMORY_rtl_0_bypass[37]                   ; DATA_RAM:INST_DATA_RAM|o_RAM_MC_data[4]                                                                          ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.062      ; 0.698      ;
; 0.481  ; branch_control:INST_branch_control|o_ADDRESS[4]                  ; Program_counter:INST_Program_counter|r_PROG_COUNT[4]                                                             ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.061      ; 0.699      ;
; 0.481  ; branch_control:INST_branch_control|o_ADDRESS[2]                  ; Program_counter:INST_Program_counter|r_PROG_COUNT[2]                                                             ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.061      ; 0.699      ;
; 0.510  ; branch_control:INST_branch_control|o_ADDRESS[9]                  ; Program_counter:INST_Program_counter|r_PROG_COUNT[9]                                                             ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.062      ; 0.729      ;
; 0.512  ; instruction_decoder:INST_instruction_decoder|o_BRANCH_CONTROL[0] ; branch_control:INST_branch_control|o_PC_LOAD                                                                     ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.061      ; 0.730      ;
; 0.514  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0]     ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_data[7]                                                              ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; -0.500       ; 2.380      ; 2.780      ;
; 0.514  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0]     ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_data[4]                                                              ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; -0.500       ; 2.380      ; 2.780      ;
; 0.514  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0]     ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_data[6]                                                              ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; -0.500       ; 2.380      ; 2.780      ;
; 0.514  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0]     ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_data[0]                                                              ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; -0.500       ; 2.380      ; 2.780      ;
; 0.516  ; branch_control:INST_branch_control|o_ADDRESS[1]                  ; Program_counter:INST_Program_counter|r_PROG_COUNT[1]                                                             ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.062      ; 0.735      ;
; 0.525  ; control_unit:INST_control_unit|r_state[3]                        ; control_unit:INST_control_unit|r_state[1]                                                                        ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.062      ; 0.744      ;
; 0.526  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0]     ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_data[1]                                                              ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; -0.500       ; 2.384      ; 2.796      ;
; 0.526  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0]     ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_data[2]                                                              ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; -0.500       ; 2.384      ; 2.796      ;
; 0.526  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0]     ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_data[3]                                                              ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; -0.500       ; 2.384      ; 2.796      ;
; 0.526  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0]     ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_data[5]                                                              ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; -0.500       ; 2.384      ; 2.796      ;
; 0.539  ; instruction_decoder:INST_instruction_decoder|o_REGISTER_C[2]     ; register32x8:INST_GPR|r_REGISTER_rtl_1_bypass[5]                                                                 ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.061      ; 0.757      ;
; 0.542  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[13]          ; DATA_RAM:INST_DATA_RAM|MEMORY_rtl_0_bypass[27]                                                                   ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.061      ; 0.760      ;
; 0.543  ; instruction_decoder:INST_instruction_decoder|o_REGISTER_C[3]     ; register32x8:INST_GPR|r_REGISTER_rtl_0_bypass[7]                                                                 ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.062      ; 0.762      ;
; 0.544  ; instruction_decoder:INST_instruction_decoder|o_REGISTER_C[1]     ; register32x8:INST_GPR|r_REGISTER_rtl_1_bypass[3]                                                                 ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.061      ; 0.762      ;
; 0.544  ; instruction_decoder:INST_instruction_decoder|o_REGISTER_C[3]     ; register32x8:INST_GPR|r_REGISTER_rtl_1_bypass[7]                                                                 ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.062      ; 0.763      ;
; 0.545  ; instruction_decoder:INST_instruction_decoder|o_REGISTER_C[1]     ; register32x8:INST_GPR|r_REGISTER_rtl_0_bypass[3]                                                                 ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.061      ; 0.763      ;
; 0.553  ; DATA_RAM:INST_DATA_RAM|MEMORY_rtl_0_bypass[33]                   ; DATA_RAM:INST_DATA_RAM|o_RAM_MC_data[2]                                                                          ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.061      ; 0.771      ;
; 0.555  ; DATA_RAM:INST_DATA_RAM|MEMORY_rtl_0_bypass[29]                   ; DATA_RAM:INST_DATA_RAM|o_RAM_MC_data[0]                                                                          ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.062      ; 0.774      ;
; 0.555  ; DATA_RAM:INST_DATA_RAM|MEMORY_rtl_0_bypass[41]                   ; DATA_RAM:INST_DATA_RAM|o_RAM_MC_data[6]                                                                          ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.061      ; 0.773      ;
; 0.556  ; branch_control:INST_branch_control|o_ADDRESS[5]                  ; Program_counter:INST_Program_counter|r_PROG_COUNT[5]                                                             ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.061      ; 0.774      ;
; 0.557  ; register32x8:INST_GPR|r_REGISTER_rtl_0_bypass[15]                ; register32x8:INST_GPR|o_GPR_ALU_data_A[2]                                                                        ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.061      ; 0.775      ;
; 0.566  ; DATA_RAM:INST_DATA_RAM|MEMORY_rtl_0_bypass[36]                   ; DATA_RAM:INST_DATA_RAM|o_RAM_MC_data[3]                                                                          ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.062      ; 0.785      ;
; 0.566  ; instruction_decoder:INST_instruction_decoder|o_REGISTER_C[4]     ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_1|altsyncram_6bn1:auto_generated|ram_block1a0~porta_address_reg0 ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.378      ; 1.131      ;
; 0.566  ; DATA_RAM:INST_DATA_RAM|MEMORY_rtl_0_bypass[30]                   ; DATA_RAM:INST_DATA_RAM|o_RAM_MC_data[0]                                                                          ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.062      ; 0.785      ;
; 0.568  ; register32x8:INST_GPR|r_REGISTER_rtl_1_bypass[24]                ; register32x8:INST_GPR|o_GPR_ALU_data_B[6]                                                                        ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.061      ; 0.786      ;
; 0.568  ; DATA_RAM:INST_DATA_RAM|MEMORY_rtl_0_bypass[38]                   ; DATA_RAM:INST_DATA_RAM|o_RAM_MC_data[4]                                                                          ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.062      ; 0.787      ;
; 0.572  ; data_bus:INST_data_bus|o_REGISTER[3]                             ; register32x8:INST_GPR|r_REGISTER_rtl_1_bypass[17]                                                                ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; -0.354     ; 0.405      ;
; 0.573  ; Program_counter:INST_Program_counter|r_PROG_COUNT[1]             ; branch_control:INST_branch_control|r_PC_ADDRESS[1]                                                               ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.061      ; 0.791      ;
; 0.573  ; data_bus:INST_data_bus|o_REGISTER[3]                             ; register32x8:INST_GPR|r_REGISTER_rtl_0_bypass[17]                                                                ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; -0.354     ; 0.406      ;
; 0.574  ; Program_counter:INST_Program_counter|r_PROG_COUNT[3]             ; branch_control:INST_branch_control|r_PC_ADDRESS[3]                                                               ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.061      ; 0.792      ;
; 0.574  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|r_MEM_state[0]                ; MEMORY_CONTROL:INST_MEMORY_CONTROL|r_MEM_state[1]                                                                ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.062      ; 0.793      ;
; 0.575  ; Program_counter:INST_Program_counter|r_PROG_COUNT[6]             ; branch_control:INST_branch_control|r_PC_ADDRESS[6]                                                               ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.061      ; 0.793      ;
; 0.582  ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[11]   ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a4~portb_address_reg0    ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.377      ; 1.146      ;
; 0.587  ; instruction_decoder:INST_instruction_decoder|o_REGISTER_C[1]     ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_1|altsyncram_6bn1:auto_generated|ram_block1a0~porta_address_reg0 ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.375      ; 1.149      ;
; 0.591  ; Program_counter:INST_Program_counter|r_PROG_COUNT[7]             ; branch_control:INST_branch_control|r_PC_ADDRESS[7]                                                               ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.061      ; 0.809      ;
+--------+------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'instruction_decoder:INST_instruction_decoder|o_BUS_select[0]'                                                                                                                                         ;
+-------+--------------------------------------------------------------+--------------------------------------+--------------+--------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                    ; To Node                              ; Launch Clock ; Latch Clock                                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------+--------------------------------------+--------------+--------------------------------------------------------------+--------------+------------+------------+
; 0.174 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[7]          ; data_bus:INST_data_bus|o_REGISTER[7] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; 0.614      ; 0.818      ;
; 0.174 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[0]          ; data_bus:INST_data_bus|o_REGISTER[0] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; 0.614      ; 0.818      ;
; 0.201 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[5]          ; data_bus:INST_data_bus|o_REGISTER[5] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; 0.586      ; 0.817      ;
; 0.202 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[1]          ; data_bus:INST_data_bus|o_REGISTER[1] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; 0.584      ; 0.816      ;
; 0.382 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[3]          ; data_bus:INST_data_bus|o_REGISTER[3] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; 0.551      ; 0.963      ;
; 0.385 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[2]          ; data_bus:INST_data_bus|o_REGISTER[2] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; 0.552      ; 0.967      ;
; 0.416 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[6]          ; data_bus:INST_data_bus|o_REGISTER[6] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; 0.478      ; 0.924      ;
; 0.418 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[4]          ; data_bus:INST_data_bus|o_REGISTER[4] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; 0.476      ; 0.924      ;
; 0.571 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[0]          ; data_bus:INST_data_bus|o_MEMORY[0]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -0.500       ; 0.717      ; 0.818      ;
; 0.572 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[7]          ; data_bus:INST_data_bus|o_MEMORY[7]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -0.500       ; 0.716      ; 0.818      ;
; 0.598 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_REGISTER[7] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; 0.614      ; 1.242      ;
; 0.598 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[1]          ; data_bus:INST_data_bus|o_MEMORY[1]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -0.500       ; 0.689      ; 0.817      ;
; 0.599 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_REGISTER[0] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; 0.614      ; 1.243      ;
; 0.599 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[5]          ; data_bus:INST_data_bus|o_MEMORY[5]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -0.500       ; 0.688      ; 0.817      ;
; 0.610 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[2]          ; data_bus:INST_data_bus|o_MEMORY[2]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -0.500       ; 0.689      ; 0.829      ;
; 0.613 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[3]          ; data_bus:INST_data_bus|o_MEMORY[3]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -0.500       ; 0.688      ; 0.831      ;
; 0.629 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_REGISTER[1] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; 0.587      ; 1.246      ;
; 0.647 ; ALU:INST_ALU|r_ALU_Result[0]                                 ; data_bus:INST_data_bus|o_REGISTER[0] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; 0.611      ; 1.288      ;
; 0.662 ; ALU:INST_ALU|r_ALU_Result[5]                                 ; data_bus:INST_data_bus|o_REGISTER[5] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; 0.584      ; 1.276      ;
; 0.829 ; ALU:INST_ALU|r_ALU_Result[3]                                 ; data_bus:INST_data_bus|o_REGISTER[3] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; 0.549      ; 1.408      ;
; 0.830 ; ALU:INST_ALU|r_ALU_Result[1]                                 ; data_bus:INST_data_bus|o_REGISTER[1] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; 0.586      ; 1.446      ;
; 0.831 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_REGISTER[5] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; 0.589      ; 1.450      ;
; 0.838 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[4]          ; data_bus:INST_data_bus|o_MEMORY[4]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -0.500       ; 0.553      ; 0.921      ;
; 0.840 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[6]          ; data_bus:INST_data_bus|o_MEMORY[6]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -0.500       ; 0.551      ; 0.921      ;
; 0.856 ; ALU:INST_ALU|r_ALU_Result[2]                                 ; data_bus:INST_data_bus|o_REGISTER[2] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; 0.550      ; 1.436      ;
; 0.856 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_REGISTER[4] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; 0.476      ; 1.362      ;
; 0.857 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_REGISTER[6] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; 0.478      ; 1.365      ;
; 0.862 ; ALU:INST_ALU|r_ALU_Result[4]                                 ; data_bus:INST_data_bus|o_REGISTER[4] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; 0.471      ; 1.363      ;
; 0.863 ; ALU:INST_ALU|r_ALU_Result[7]                                 ; data_bus:INST_data_bus|o_REGISTER[7] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; 0.611      ; 1.504      ;
; 0.867 ; ALU:INST_ALU|r_ALU_Result[6]                                 ; data_bus:INST_data_bus|o_REGISTER[6] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; 0.473      ; 1.370      ;
; 0.994 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_MEMORY[0]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -0.500       ; 0.717      ; 1.241      ;
; 0.997 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_MEMORY[7]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -0.500       ; 0.716      ; 1.243      ;
; 1.011 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_REGISTER[3] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; 0.554      ; 1.595      ;
; 1.016 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_REGISTER[2] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; 0.555      ; 1.601      ;
; 1.027 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_MEMORY[1]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -0.500       ; 0.692      ; 1.249      ;
; 1.044 ; ALU:INST_ALU|r_ALU_Result[0]                                 ; data_bus:INST_data_bus|o_MEMORY[0]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -0.500       ; 0.714      ; 1.288      ;
; 1.048 ; ALU:INST_ALU|r_ALU_Result[3]                                 ; data_bus:INST_data_bus|o_MEMORY[3]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -0.500       ; 0.686      ; 1.264      ;
; 1.060 ; ALU:INST_ALU|r_ALU_Result[5]                                 ; data_bus:INST_data_bus|o_MEMORY[5]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -0.500       ; 0.686      ; 1.276      ;
; 1.070 ; ALU:INST_ALU|r_ALU_Result[2]                                 ; data_bus:INST_data_bus|o_MEMORY[2]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -0.500       ; 0.687      ; 1.287      ;
; 1.226 ; ALU:INST_ALU|r_ALU_Result[1]                                 ; data_bus:INST_data_bus|o_MEMORY[1]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -0.500       ; 0.691      ; 1.447      ;
; 1.231 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_MEMORY[5]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -0.500       ; 0.691      ; 1.452      ;
; 1.241 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_MEMORY[2]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -0.500       ; 0.692      ; 1.463      ;
; 1.242 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_MEMORY[3]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -0.500       ; 0.691      ; 1.463      ;
; 1.261 ; ALU:INST_ALU|r_ALU_Result[7]                                 ; data_bus:INST_data_bus|o_MEMORY[7]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -0.500       ; 0.713      ; 1.504      ;
; 1.276 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_MEMORY[4]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -0.500       ; 0.553      ; 1.359      ;
; 1.281 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_MEMORY[6]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -0.500       ; 0.551      ; 1.362      ;
; 1.282 ; ALU:INST_ALU|r_ALU_Result[4]                                 ; data_bus:INST_data_bus|o_MEMORY[4]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -0.500       ; 0.548      ; 1.360      ;
; 1.291 ; ALU:INST_ALU|r_ALU_Result[6]                                 ; data_bus:INST_data_bus|o_MEMORY[6]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -0.500       ; 0.546      ; 1.367      ;
+-------+--------------------------------------------------------------+--------------------------------------+--------------+--------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'i_CORE_CLK'                                                                                                                                                 ;
+--------+--------------+----------------+------------+------------+------------+-------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock      ; Clock Edge ; Target                                                                                                                  ;
+--------+--------------+----------------+------------+------------+------------+-------------------------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate  ; i_CORE_CLK ; Rise       ; i_CORE_CLK                                                                                                              ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a0~porta_address_reg0           ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a0~porta_datain_reg0            ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a0~porta_we_reg                 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a0~portb_address_reg0           ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a10~porta_address_reg0          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a10~porta_datain_reg0           ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a10~porta_we_reg                ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a10~portb_address_reg0          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a11~porta_address_reg0          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a11~porta_datain_reg0           ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a11~porta_we_reg                ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a11~portb_address_reg0          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a12~porta_address_reg0          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a12~porta_datain_reg0           ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a12~porta_we_reg                ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a12~portb_address_reg0          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a13~porta_address_reg0          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a13~porta_datain_reg0           ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a13~porta_we_reg                ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a13~portb_address_reg0          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a14~porta_address_reg0          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a14~porta_datain_reg0           ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a14~porta_we_reg                ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a14~portb_address_reg0          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a15~porta_address_reg0          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a15~porta_datain_reg0           ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a15~porta_we_reg                ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a15~portb_address_reg0          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a1~porta_address_reg0           ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a1~porta_datain_reg0            ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a1~porta_we_reg                 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a1~portb_address_reg0           ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a2~porta_address_reg0           ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a2~porta_datain_reg0            ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a2~porta_we_reg                 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a2~portb_address_reg0           ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a3~porta_address_reg0           ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a3~porta_datain_reg0            ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a3~porta_we_reg                 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a3~portb_address_reg0           ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a4~porta_address_reg0           ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a4~porta_datain_reg0            ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a4~porta_we_reg                 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a4~portb_address_reg0           ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a5~porta_address_reg0           ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a5~porta_datain_reg0            ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a5~porta_we_reg                 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a5~portb_address_reg0           ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a6~porta_address_reg0           ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a6~porta_datain_reg0            ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a6~porta_we_reg                 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a6~portb_address_reg0           ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a7~porta_address_reg0           ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a7~porta_datain_reg0            ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a7~porta_we_reg                 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a7~portb_address_reg0           ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a8~porta_address_reg0           ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a8~porta_datain_reg0            ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a8~porta_we_reg                 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a8~portb_address_reg0           ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a9~porta_address_reg0           ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a9~porta_datain_reg0            ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a9~porta_we_reg                 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a9~portb_address_reg0           ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[0]                                                                                ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[10]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[11]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[12]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[13]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[14]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[15]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[16]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[17]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[18]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[19]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[1]                                                                                ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[20]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[21]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[22]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[23]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[24]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[25]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[26]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[27]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[28]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[29]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[2]                                                                                ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[30]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[31]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[3]                                                                                ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[4]                                                                                ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[5]                                                                                ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[6]                                                                                ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[7]                                                                                ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[8]                                                                                ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[9]                                                                                ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Fall       ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a0~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Fall       ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a17~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Fall       ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a1~porta_address_reg0  ;
+--------+--------------+----------------+------------+------------+------------+-------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'instruction_decoder:INST_instruction_decoder|o_BUS_select[0]'                                                                                        ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------+------------+-----------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                        ; Clock Edge ; Target                                                    ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------+------------+-----------------------------------------------------------+
; 0.405 ; 0.405        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_REGISTER[1]|datac                         ;
; 0.405 ; 0.405        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Fall       ; data_bus:INST_data_bus|o_MEMORY[2]                        ;
; 0.405 ; 0.405        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Fall       ; data_bus:INST_data_bus|o_MEMORY[3]                        ;
; 0.405 ; 0.405        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Fall       ; data_bus:INST_data_bus|o_MEMORY[5]                        ;
; 0.406 ; 0.406        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_MEMORY[2]|datac                           ;
; 0.406 ; 0.406        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_MEMORY[3]|datac                           ;
; 0.406 ; 0.406        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_MEMORY[5]|datac                           ;
; 0.407 ; 0.407        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Fall       ; data_bus:INST_data_bus|o_MEMORY[1]                        ;
; 0.408 ; 0.408        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_MEMORY[1]|datac                           ;
; 0.408 ; 0.408        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_REGISTER[5]|datac                         ;
; 0.408 ; 0.408        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Fall       ; data_bus:INST_data_bus|o_MEMORY[0]                        ;
; 0.408 ; 0.408        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; data_bus:INST_data_bus|o_REGISTER[4]                      ;
; 0.408 ; 0.408        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; data_bus:INST_data_bus|o_REGISTER[6]                      ;
; 0.409 ; 0.409        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_MEMORY[0]|datac                           ;
; 0.409 ; 0.409        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_REGISTER[0]|datac                         ;
; 0.409 ; 0.409        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Fall       ; data_bus:INST_data_bus|o_MEMORY[7]                        ;
; 0.410 ; 0.410        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_MEMORY[7]|datac                           ;
; 0.410 ; 0.410        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_REGISTER[7]|datac                         ;
; 0.413 ; 0.413        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_REGISTER[2]|datac                         ;
; 0.413 ; 0.413        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_REGISTER[3]|datac                         ;
; 0.415 ; 0.415        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; data_bus:INST_data_bus|o_REGISTER[1]                      ;
; 0.416 ; 0.416        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_MEMORY[4]|datad                           ;
; 0.417 ; 0.417        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_MEMORY[6]|datad                           ;
; 0.417 ; 0.417        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_REGISTER[4]|datad                         ;
; 0.417 ; 0.417        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_REGISTER[6]|datad                         ;
; 0.418 ; 0.418        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; data_bus:INST_data_bus|o_REGISTER[5]                      ;
; 0.419 ; 0.419        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; data_bus:INST_data_bus|o_REGISTER[0]                      ;
; 0.420 ; 0.420        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; data_bus:INST_data_bus|o_REGISTER[7]                      ;
; 0.423 ; 0.423        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; data_bus:INST_data_bus|o_REGISTER[2]                      ;
; 0.423 ; 0.423        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; data_bus:INST_data_bus|o_REGISTER[3]                      ;
; 0.436 ; 0.436        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Fall       ; data_bus:INST_data_bus|o_MEMORY[4]                        ;
; 0.437 ; 0.437        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_instruction_decoder|o_BUS_select[0]~clkctrl|inclk[0] ;
; 0.437 ; 0.437        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_instruction_decoder|o_BUS_select[0]~clkctrl|outclk   ;
; 0.437 ; 0.437        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Fall       ; data_bus:INST_data_bus|o_MEMORY[6]                        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_instruction_decoder|o_BUS_select[0]|q                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_instruction_decoder|o_BUS_select[0]|q                ;
; 0.560 ; 0.560        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Fall       ; data_bus:INST_data_bus|o_MEMORY[4]                        ;
; 0.561 ; 0.561        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_instruction_decoder|o_BUS_select[0]~clkctrl|inclk[0] ;
; 0.561 ; 0.561        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_instruction_decoder|o_BUS_select[0]~clkctrl|outclk   ;
; 0.561 ; 0.561        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Fall       ; data_bus:INST_data_bus|o_MEMORY[6]                        ;
; 0.574 ; 0.574        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; data_bus:INST_data_bus|o_REGISTER[2]                      ;
; 0.574 ; 0.574        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; data_bus:INST_data_bus|o_REGISTER[3]                      ;
; 0.577 ; 0.577        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; data_bus:INST_data_bus|o_REGISTER[0]                      ;
; 0.578 ; 0.578        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; data_bus:INST_data_bus|o_REGISTER[7]                      ;
; 0.580 ; 0.580        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_MEMORY[4]|datad                           ;
; 0.580 ; 0.580        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_REGISTER[4]|datad                         ;
; 0.580 ; 0.580        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_REGISTER[6]|datad                         ;
; 0.580 ; 0.580        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; data_bus:INST_data_bus|o_REGISTER[5]                      ;
; 0.581 ; 0.581        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_MEMORY[6]|datad                           ;
; 0.581 ; 0.581        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; data_bus:INST_data_bus|o_REGISTER[1]                      ;
; 0.584 ; 0.584        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_REGISTER[2]|datac                         ;
; 0.584 ; 0.584        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_REGISTER[3]|datac                         ;
; 0.587 ; 0.587        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_MEMORY[0]|datac                           ;
; 0.587 ; 0.587        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_REGISTER[0]|datac                         ;
; 0.588 ; 0.588        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_MEMORY[7]|datac                           ;
; 0.588 ; 0.588        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_REGISTER[7]|datac                         ;
; 0.588 ; 0.588        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Fall       ; data_bus:INST_data_bus|o_MEMORY[0]                        ;
; 0.589 ; 0.589        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Fall       ; data_bus:INST_data_bus|o_MEMORY[7]                        ;
; 0.589 ; 0.589        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; data_bus:INST_data_bus|o_REGISTER[4]                      ;
; 0.589 ; 0.589        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; data_bus:INST_data_bus|o_REGISTER[6]                      ;
; 0.590 ; 0.590        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_MEMORY[1]|datac                           ;
; 0.590 ; 0.590        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_REGISTER[5]|datac                         ;
; 0.591 ; 0.591        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_MEMORY[2]|datac                           ;
; 0.591 ; 0.591        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_MEMORY[3]|datac                           ;
; 0.591 ; 0.591        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_MEMORY[5]|datac                           ;
; 0.591 ; 0.591        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_REGISTER[1]|datac                         ;
; 0.591 ; 0.591        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Fall       ; data_bus:INST_data_bus|o_MEMORY[1]                        ;
; 0.592 ; 0.592        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Fall       ; data_bus:INST_data_bus|o_MEMORY[2]                        ;
; 0.592 ; 0.592        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Fall       ; data_bus:INST_data_bus|o_MEMORY[3]                        ;
; 0.592 ; 0.592        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Fall       ; data_bus:INST_data_bus|o_MEMORY[5]                        ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------+------------+-----------------------------------------------------------+


+--------------------------------------------------------------------------+
; Setup Times                                                              ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; i_CORE_HALT  ; i_CORE_CLK ; 2.381 ; 2.886 ; Rise       ; i_CORE_CLK      ;
; i_CORE_RESET ; i_CORE_CLK ; 3.527 ; 3.892 ; Rise       ; i_CORE_CLK      ;
+--------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------------+
; Hold Times                                                                 ;
+--------------+------------+--------+--------+------------+-----------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------+------------+--------+--------+------------+-----------------+
; i_CORE_HALT  ; i_CORE_CLK ; -1.585 ; -2.055 ; Rise       ; i_CORE_CLK      ;
; i_CORE_RESET ; i_CORE_CLK ; -1.626 ; -2.015 ; Rise       ; i_CORE_CLK      ;
+--------------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Clock to Output Times                                                   ;
+-------------+------------+-------+-------+------------+-----------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------+------------+-------+-------+------------+-----------------+
; o_DATA[*]   ; i_CORE_CLK ; 7.051 ; 7.177 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[0]  ; i_CORE_CLK ; 5.959 ; 5.974 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[1]  ; i_CORE_CLK ; 7.051 ; 7.177 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[2]  ; i_CORE_CLK ; 5.955 ; 5.965 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[3]  ; i_CORE_CLK ; 6.171 ; 6.138 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[4]  ; i_CORE_CLK ; 5.741 ; 5.732 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[5]  ; i_CORE_CLK ; 5.721 ; 5.741 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[6]  ; i_CORE_CLK ; 5.751 ; 5.774 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[7]  ; i_CORE_CLK ; 5.495 ; 5.495 ; Rise       ; i_CORE_CLK      ;
; o_STATE[*]  ; i_CORE_CLK ; 7.297 ; 7.443 ; Rise       ; i_CORE_CLK      ;
;  o_STATE[0] ; i_CORE_CLK ; 5.565 ; 5.531 ; Rise       ; i_CORE_CLK      ;
;  o_STATE[1] ; i_CORE_CLK ; 5.835 ; 5.861 ; Rise       ; i_CORE_CLK      ;
;  o_STATE[2] ; i_CORE_CLK ; 5.690 ; 5.669 ; Rise       ; i_CORE_CLK      ;
;  o_STATE[3] ; i_CORE_CLK ; 7.297 ; 7.443 ; Rise       ; i_CORE_CLK      ;
;  o_STATE[4] ; i_CORE_CLK ; 5.522 ; 5.507 ; Rise       ; i_CORE_CLK      ;
;  o_STATE[5] ; i_CORE_CLK ; 5.538 ; 5.543 ; Rise       ; i_CORE_CLK      ;
+-------------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Minimum Clock to Output Times                                           ;
+-------------+------------+-------+-------+------------+-----------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------+------------+-------+-------+------------+-----------------+
; o_DATA[*]   ; i_CORE_CLK ; 5.378 ; 5.376 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[0]  ; i_CORE_CLK ; 5.823 ; 5.835 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[1]  ; i_CORE_CLK ; 6.925 ; 7.051 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[2]  ; i_CORE_CLK ; 5.820 ; 5.827 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[3]  ; i_CORE_CLK ; 6.026 ; 5.993 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[4]  ; i_CORE_CLK ; 5.613 ; 5.602 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[5]  ; i_CORE_CLK ; 5.596 ; 5.612 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[6]  ; i_CORE_CLK ; 5.623 ; 5.643 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[7]  ; i_CORE_CLK ; 5.378 ; 5.376 ; Rise       ; i_CORE_CLK      ;
; o_STATE[*]  ; i_CORE_CLK ; 5.403 ; 5.386 ; Rise       ; i_CORE_CLK      ;
;  o_STATE[0] ; i_CORE_CLK ; 5.443 ; 5.412 ; Rise       ; i_CORE_CLK      ;
;  o_STATE[1] ; i_CORE_CLK ; 5.703 ; 5.726 ; Rise       ; i_CORE_CLK      ;
;  o_STATE[2] ; i_CORE_CLK ; 5.564 ; 5.542 ; Rise       ; i_CORE_CLK      ;
;  o_STATE[3] ; i_CORE_CLK ; 7.159 ; 7.302 ; Rise       ; i_CORE_CLK      ;
;  o_STATE[4] ; i_CORE_CLK ; 5.403 ; 5.386 ; Rise       ; i_CORE_CLK      ;
;  o_STATE[5] ; i_CORE_CLK ; 5.419 ; 5.422 ; Rise       ; i_CORE_CLK      ;
+-------------+------------+-------+-------+------------+-----------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 157.53 MHz ; 157.53 MHz      ; i_CORE_CLK ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                    ;
+--------------------------------------------------------------+--------+---------------+
; Clock                                                        ; Slack  ; End Point TNS ;
+--------------------------------------------------------------+--------+---------------+
; i_CORE_CLK                                                   ; -5.348 ; -468.313      ;
; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -1.379 ; -17.969       ;
+--------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                     ;
+--------------------------------------------------------------+--------+---------------+
; Clock                                                        ; Slack  ; End Point TNS ;
+--------------------------------------------------------------+--------+---------------+
; i_CORE_CLK                                                   ; -0.143 ; -0.299        ;
; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.195  ; 0.000         ;
+--------------------------------------------------------------+--------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+---------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                      ;
+--------------------------------------------------------------+--------+---------------+
; Clock                                                        ; Slack  ; End Point TNS ;
+--------------------------------------------------------------+--------+---------------+
; i_CORE_CLK                                                   ; -3.000 ; -478.792      ;
; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.434  ; 0.000         ;
+--------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'i_CORE_CLK'                                                                                                                                     ;
+--------+----------------------------------------------------------------+------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                      ; To Node                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------+------------------------------+--------------+-------------+--------------+------------+------------+
; -5.348 ; instruction_decoder:INST_instruction_decoder|o_IMM_enable      ; ALU:INST_ALU|r_ALU_Result[7] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.052     ; 6.291      ;
; -5.260 ; register32x8:INST_GPR|o_GPR_ALU_data_B[4]                      ; ALU:INST_ALU|r_ALU_Result[7] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.057     ; 6.198      ;
; -5.074 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[7]  ; ALU:INST_ALU|r_ALU_Result[7] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.056     ; 6.013      ;
; -5.021 ; instruction_decoder:INST_instruction_decoder|o_IMM_enable      ; ALU:INST_ALU|r_ALU_Result[3] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.050     ; 5.966      ;
; -5.002 ; instruction_decoder:INST_instruction_decoder|o_IMM_enable      ; ALU:INST_ALU|r_ALU_Result[4] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.050     ; 5.947      ;
; -4.928 ; instruction_decoder:INST_instruction_decoder|o_IMM_enable      ; ALU:INST_ALU|r_ALU_Result[6] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.050     ; 5.873      ;
; -4.917 ; instruction_decoder:INST_instruction_decoder|o_IMM_enable      ; ALU:INST_ALU|r_ALU_Result[2] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.050     ; 5.862      ;
; -4.840 ; register32x8:INST_GPR|o_GPR_ALU_data_B[4]                      ; ALU:INST_ALU|r_ALU_Result[6] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.055     ; 5.780      ;
; -4.798 ; register32x8:INST_GPR|o_GPR_ALU_data_B[5]                      ; ALU:INST_ALU|r_ALU_Result[7] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.052     ; 5.741      ;
; -4.791 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[4]  ; ALU:INST_ALU|r_ALU_Result[3] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.050     ; 5.736      ;
; -4.765 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[5]  ; ALU:INST_ALU|r_ALU_Result[7] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.052     ; 5.708      ;
; -4.729 ; register32x8:INST_GPR|o_GPR_ALU_data_B[1]                      ; ALU:INST_ALU|r_ALU_Result[3] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.050     ; 5.674      ;
; -4.720 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[3]  ; ALU:INST_ALU|r_ALU_Result[3] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.050     ; 5.665      ;
; -4.694 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[4]  ; ALU:INST_ALU|r_ALU_Result[4] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.050     ; 5.639      ;
; -4.684 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[3]  ; ALU:INST_ALU|r_ALU_Result[4] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.050     ; 5.629      ;
; -4.683 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[3]  ; ALU:INST_ALU|r_ALU_Result[7] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.052     ; 5.626      ;
; -4.672 ; register32x8:INST_GPR|o_GPR_ALU_data_A[2]                      ; ALU:INST_ALU|r_ALU_Result[7] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.056     ; 5.611      ;
; -4.666 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[5]  ; ALU:INST_ALU|r_ALU_Result[4] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.050     ; 5.611      ;
; -4.663 ; register32x8:INST_GPR|o_GPR_ALU_data_B[0]                      ; ALU:INST_ALU|r_ALU_Result[3] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.050     ; 5.608      ;
; -4.662 ; register32x8:INST_GPR|o_GPR_ALU_data_B[0]                      ; ALU:INST_ALU|r_ALU_Result[4] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.050     ; 5.607      ;
; -4.661 ; register32x8:INST_GPR|o_GPR_ALU_data_B[0]                      ; ALU:INST_ALU|r_ALU_Result[7] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.052     ; 5.604      ;
; -4.654 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[7]  ; ALU:INST_ALU|r_ALU_Result[6] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.054     ; 5.595      ;
; -4.637 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[4]  ; ALU:INST_ALU|r_ALU_Result[7] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.052     ; 5.580      ;
; -4.632 ; register32x8:INST_GPR|o_GPR_ALU_data_B[1]                      ; ALU:INST_ALU|r_ALU_Result[4] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.050     ; 5.577      ;
; -4.604 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[9]  ; ALU:INST_ALU|r_ALU_Result[7] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.057     ; 5.542      ;
; -4.599 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[3]  ; ALU:INST_ALU|r_ALU_Result[2] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.050     ; 5.544      ;
; -4.579 ; register32x8:INST_GPR|o_GPR_ALU_data_A[3]                      ; ALU:INST_ALU|r_ALU_Result[7] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.052     ; 5.522      ;
; -4.577 ; register32x8:INST_GPR|o_GPR_ALU_data_B[0]                      ; ALU:INST_ALU|r_ALU_Result[2] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.050     ; 5.522      ;
; -4.575 ; register32x8:INST_GPR|o_GPR_ALU_data_B[1]                      ; ALU:INST_ALU|r_ALU_Result[7] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.052     ; 5.518      ;
; -4.573 ; register32x8:INST_GPR|o_GPR_ALU_data_A[2]                      ; ALU:INST_ALU|r_ALU_Result[4] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.054     ; 5.514      ;
; -4.570 ; register32x8:INST_GPR|o_GPR_ALU_data_B[4]                      ; ALU:INST_ALU|r_ALU_Result[4] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.055     ; 5.510      ;
; -4.568 ; register32x8:INST_GPR|o_GPR_ALU_data_A[5]                      ; ALU:INST_ALU|r_ALU_Result[7] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.052     ; 5.511      ;
; -4.562 ; register32x8:INST_GPR|o_GPR_ALU_data_B[2]                      ; ALU:INST_ALU|r_ALU_Result[7] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.052     ; 5.505      ;
; -4.549 ; register32x8:INST_GPR|o_GPR_ALU_data_A[0]                      ; ALU:INST_ALU|r_ALU_Result[3] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.050     ; 5.494      ;
; -4.543 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[5]  ; ALU:INST_ALU|r_ALU_Result[3] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.050     ; 5.488      ;
; -4.543 ; instruction_decoder:INST_instruction_decoder|o_OPCODE[1]       ; ALU:INST_ALU|r_ALU_Result[7] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.381     ; 5.157      ;
; -4.537 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[6]  ; ALU:INST_ALU|r_ALU_Result[7] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.052     ; 5.480      ;
; -4.536 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[8]  ; ALU:INST_ALU|r_ALU_Result[7] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.052     ; 5.479      ;
; -4.519 ; register32x8:INST_GPR|o_GPR_ALU_data_A[0]                      ; ALU:INST_ALU|r_ALU_Result[4] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.050     ; 5.464      ;
; -4.518 ; register32x8:INST_GPR|o_GPR_ALU_data_A[0]                      ; ALU:INST_ALU|r_ALU_Result[7] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.052     ; 5.461      ;
; -4.495 ; register32x8:INST_GPR|o_GPR_ALU_data_A[1]                      ; ALU:INST_ALU|r_ALU_Result[3] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.050     ; 5.440      ;
; -4.476 ; register32x8:INST_GPR|o_GPR_ALU_data_B[6]                      ; ALU:INST_ALU|r_ALU_Result[7] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.058     ; 5.413      ;
; -4.472 ; register32x8:INST_GPR|o_GPR_ALU_data_B[3]                      ; ALU:INST_ALU|r_ALU_Result[7] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.052     ; 5.415      ;
; -4.463 ; register32x8:INST_GPR|o_GPR_ALU_data_B[2]                      ; ALU:INST_ALU|r_ALU_Result[4] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.050     ; 5.408      ;
; -4.434 ; register32x8:INST_GPR|o_GPR_ALU_data_A[0]                      ; ALU:INST_ALU|r_ALU_Result[2] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.050     ; 5.379      ;
; -4.408 ; register32x8:INST_GPR|o_GPR_ALU_data_A[2]                      ; ALU:INST_ALU|r_ALU_Result[3] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.054     ; 5.349      ;
; -4.402 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[7]  ; ALU:INST_ALU|r_ALU_Result[4] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.054     ; 5.343      ;
; -4.398 ; register32x8:INST_GPR|o_GPR_ALU_data_A[1]                      ; ALU:INST_ALU|r_ALU_Result[4] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.050     ; 5.343      ;
; -4.390 ; instruction_decoder:INST_instruction_decoder|o_IMM_enable      ; ALU:INST_ALU|r_ALU_Result[5] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.050     ; 5.335      ;
; -4.384 ; instruction_decoder:INST_instruction_decoder|o_IMM_enable      ; ALU:INST_ALU|r_ALU_Result[1] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.052     ; 5.327      ;
; -4.383 ; instruction_decoder:INST_instruction_decoder|o_OPCODE[1]       ; ALU:INST_ALU|r_ALU_Result[3] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.379     ; 4.999      ;
; -4.360 ; instruction_decoder:INST_instruction_decoder|o_OPCODE[3]       ; ALU:INST_ALU|r_ALU_Result[3] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.379     ; 4.976      ;
; -4.356 ; register32x8:INST_GPR|o_GPR_ALU_data_B[4]                      ; ALU:INST_ALU|r_ALU_Result[3] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.055     ; 5.296      ;
; -4.352 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[9]  ; ALU:INST_ALU|r_ALU_Result[4] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.055     ; 5.292      ;
; -4.345 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[5]  ; ALU:INST_ALU|r_ALU_Result[6] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.050     ; 5.290      ;
; -4.341 ; register32x8:INST_GPR|o_GPR_ALU_data_A[1]                      ; ALU:INST_ALU|r_ALU_Result[7] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.052     ; 5.284      ;
; -4.310 ; instruction_decoder:INST_instruction_decoder|o_OPCODE[1]       ; ALU:INST_ALU|r_ALU_Result[4] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.379     ; 4.926      ;
; -4.302 ; register32x8:INST_GPR|o_GPR_ALU_data_B[4]                      ; ALU:INST_ALU|r_ALU_Result[5] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.055     ; 5.242      ;
; -4.281 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[4]  ; ALU:INST_ALU|r_ALU_Result[2] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.050     ; 5.226      ;
; -4.278 ; instruction_decoder:INST_instruction_decoder|o_OPCODE[3]       ; ALU:INST_ALU|r_ALU_Result[4] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.379     ; 4.894      ;
; -4.278 ; instruction_decoder:INST_instruction_decoder|o_OPCODE[2]       ; ALU:INST_ALU|r_ALU_Result[3] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.379     ; 4.894      ;
; -4.264 ; register32x8:INST_GPR|o_GPR_ALU_data_B[2]                      ; ALU:INST_ALU|r_ALU_Result[3] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.050     ; 5.209      ;
; -4.263 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[3]  ; ALU:INST_ALU|r_ALU_Result[6] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.050     ; 5.208      ;
; -4.255 ; register32x8:INST_GPR|o_GPR_ALU_data_A[3]                      ; ALU:INST_ALU|r_ALU_Result[4] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.050     ; 5.200      ;
; -4.252 ; register32x8:INST_GPR|o_GPR_ALU_data_A[2]                      ; ALU:INST_ALU|r_ALU_Result[6] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.054     ; 5.193      ;
; -4.241 ; register32x8:INST_GPR|o_GPR_ALU_data_B[0]                      ; ALU:INST_ALU|r_ALU_Result[6] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.050     ; 5.186      ;
; -4.224 ; register32x8:INST_GPR|o_GPR_ALU_data_B[6]                      ; ALU:INST_ALU|r_ALU_Result[4] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.056     ; 5.163      ;
; -4.219 ; register32x8:INST_GPR|o_GPR_ALU_data_B[1]                      ; ALU:INST_ALU|r_ALU_Result[2] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.050     ; 5.164      ;
; -4.213 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[6]  ; ALU:INST_ALU|r_ALU_Result[4] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.050     ; 5.158      ;
; -4.213 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[4]  ; ALU:INST_ALU|r_ALU_Result[6] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.050     ; 5.158      ;
; -4.206 ; instruction_decoder:INST_instruction_decoder|o_OPCODE[2]       ; ALU:INST_ALU|r_ALU_Result[4] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.379     ; 4.822      ;
; -4.200 ; instruction_decoder:INST_instruction_decoder|o_OPCODE[1]       ; ALU:INST_ALU|r_ALU_Result[2] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.379     ; 4.816      ;
; -4.193 ; instruction_decoder:INST_instruction_decoder|o_OPCODE[3]       ; ALU:INST_ALU|r_ALU_Result[2] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.379     ; 4.809      ;
; -4.192 ; register32x8:INST_GPR|o_GPR_ALU_data_A[4]                      ; ALU:INST_ALU|r_ALU_Result[7] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.052     ; 5.135      ;
; -4.180 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[7]  ; ALU:INST_ALU|r_ALU_Result[3] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.054     ; 5.121      ;
; -4.170 ; instruction_decoder:INST_instruction_decoder|o_OPCODE[0]       ; ALU:INST_ALU|r_ALU_Result[3] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.053     ; 5.112      ;
; -4.168 ; instruction_decoder:INST_instruction_decoder|o_OPCODE[3]       ; ALU:INST_ALU|r_ALU_Result[7] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.381     ; 4.782      ;
; -4.155 ; register32x8:INST_GPR|o_GPR_ALU_data_A[3]                      ; ALU:INST_ALU|r_ALU_Result[6] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.050     ; 5.100      ;
; -4.154 ; instruction_decoder:INST_instruction_decoder|o_OPCODE[1]       ; ALU:INST_ALU|r_ALU_Result[1] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.381     ; 4.768      ;
; -4.151 ; register32x8:INST_GPR|o_GPR_ALU_data_B[1]                      ; ALU:INST_ALU|r_ALU_Result[6] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.050     ; 5.096      ;
; -4.148 ; register32x8:INST_GPR|o_GPR_ALU_data_B[3]                      ; ALU:INST_ALU|r_ALU_Result[4] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.050     ; 5.093      ;
; -4.142 ; register32x8:INST_GPR|o_GPR_ALU_data_B[2]                      ; ALU:INST_ALU|r_ALU_Result[6] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.050     ; 5.087      ;
; -4.131 ; instruction_decoder:INST_instruction_decoder|o_OPCODE[3]       ; ALU:INST_ALU|r_ALU_Result[1] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.381     ; 4.745      ;
; -4.130 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[9]  ; ALU:INST_ALU|r_ALU_Result[3] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.055     ; 5.070      ;
; -4.121 ; instruction_decoder:INST_instruction_decoder|o_OPCODE[2]       ; ALU:INST_ALU|r_ALU_Result[2] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.379     ; 4.737      ;
; -4.118 ; register32x8:INST_GPR|o_GPR_ALU_data_B[5]                      ; ALU:INST_ALU|r_ALU_Result[4] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.050     ; 5.063      ;
; -4.116 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[7]  ; ALU:INST_ALU|r_ALU_Result[5] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.054     ; 5.057      ;
; -4.114 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[10] ; ALU:INST_ALU|r_ALU_Result[7] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.381     ; 4.728      ;
; -4.113 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[6]  ; ALU:INST_ALU|r_ALU_Result[6] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.050     ; 5.058      ;
; -4.098 ; register32x8:INST_GPR|o_GPR_ALU_data_A[0]                      ; ALU:INST_ALU|r_ALU_Result[6] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.050     ; 5.043      ;
; -4.088 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[3]  ; ALU:INST_ALU|r_ALU_Result[1] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.052     ; 5.031      ;
; -4.086 ; instruction_decoder:INST_instruction_decoder|o_OPCODE[2]       ; ALU:INST_ALU|r_ALU_Result[7] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.381     ; 4.700      ;
; -4.079 ; register32x8:INST_GPR|o_GPR_ALU_data_B[5]                      ; ALU:INST_ALU|r_ALU_Result[6] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.050     ; 5.024      ;
; -4.076 ; instruction_decoder:INST_instruction_decoder|o_OPCODE[0]       ; ALU:INST_ALU|r_ALU_Result[4] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.053     ; 5.018      ;
; -4.059 ; register32x8:INST_GPR|o_GPR_ALU_data_A[6]                      ; ALU:INST_ALU|r_ALU_Result[7] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.052     ; 5.002      ;
; -4.055 ; instruction_decoder:INST_instruction_decoder|o_IMM_enable      ; ALU:INST_ALU|r_ALU_Result[0] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.051     ; 4.999      ;
; -4.055 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[9]  ; ALU:INST_ALU|r_ALU_Result[5] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.055     ; 4.995      ;
; -4.050 ; register32x8:INST_GPR|o_GPR_ALU_data_B[6]                      ; ALU:INST_ALU|r_ALU_Result[3] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.056     ; 4.989      ;
; -4.049 ; instruction_decoder:INST_instruction_decoder|o_OPCODE[2]       ; ALU:INST_ALU|r_ALU_Result[1] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.381     ; 4.663      ;
; -4.048 ; register32x8:INST_GPR|o_GPR_ALU_data_B[3]                      ; ALU:INST_ALU|r_ALU_Result[6] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.050     ; 4.993      ;
+--------+----------------------------------------------------------------+------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'instruction_decoder:INST_instruction_decoder|o_BUS_select[0]'                                                                                                                                          ;
+--------+--------------------------------------------------------------+--------------------------------------+--------------+--------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                    ; To Node                              ; Launch Clock ; Latch Clock                                                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------+--------------------------------------+--------------+--------------------------------------------------------------+--------------+------------+------------+
; -1.379 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_MEMORY[2]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.500        ; 0.370      ; 1.459      ;
; -1.377 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_MEMORY[3]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.500        ; 0.369      ; 1.458      ;
; -1.371 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_MEMORY[5]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.500        ; 0.369      ; 1.452      ;
; -1.338 ; ALU:INST_ALU|r_ALU_Result[7]                                 ; data_bus:INST_data_bus|o_MEMORY[7]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.500        ; 0.393      ; 1.447      ;
; -1.337 ; ALU:INST_ALU|r_ALU_Result[1]                                 ; data_bus:INST_data_bus|o_MEMORY[1]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.500        ; 0.371      ; 1.418      ;
; -1.294 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_MEMORY[6]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.500        ; 0.253      ; 1.361      ;
; -1.292 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_MEMORY[4]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.500        ; 0.254      ; 1.360      ;
; -1.282 ; ALU:INST_ALU|r_ALU_Result[6]                                 ; data_bus:INST_data_bus|o_MEMORY[6]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.500        ; 0.250      ; 1.346      ;
; -1.268 ; ALU:INST_ALU|r_ALU_Result[4]                                 ; data_bus:INST_data_bus|o_MEMORY[4]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.500        ; 0.250      ; 1.332      ;
; -1.155 ; ALU:INST_ALU|r_ALU_Result[2]                                 ; data_bus:INST_data_bus|o_MEMORY[2]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.500        ; 0.367      ; 1.232      ;
; -1.155 ; ALU:INST_ALU|r_ALU_Result[5]                                 ; data_bus:INST_data_bus|o_MEMORY[5]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.500        ; 0.366      ; 1.233      ;
; -1.142 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_REGISTER[3] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; 0.272      ; 1.583      ;
; -1.140 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_MEMORY[1]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.500        ; 0.372      ; 1.222      ;
; -1.136 ; ALU:INST_ALU|r_ALU_Result[3]                                 ; data_bus:INST_data_bus|o_MEMORY[3]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.500        ; 0.366      ; 1.214      ;
; -1.131 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_MEMORY[0]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.500        ; 0.396      ; 1.237      ;
; -1.130 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_MEMORY[7]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.500        ; 0.395      ; 1.241      ;
; -1.127 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_REGISTER[2] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; 0.272      ; 1.590      ;
; -1.121 ; ALU:INST_ALU|r_ALU_Result[0]                                 ; data_bus:INST_data_bus|o_MEMORY[0]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.500        ; 0.393      ; 1.224      ;
; -0.964 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_REGISTER[5] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; 0.297      ; 1.451      ;
; -0.934 ; ALU:INST_ALU|r_ALU_Result[1]                                 ; data_bus:INST_data_bus|o_REGISTER[1] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; 0.295      ; 1.415      ;
; -0.920 ; ALU:INST_ALU|r_ALU_Result[7]                                 ; data_bus:INST_data_bus|o_REGISTER[7] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; 0.324      ; 1.446      ;
; -0.909 ; ALU:INST_ALU|r_ALU_Result[3]                                 ; data_bus:INST_data_bus|o_REGISTER[3] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; 0.269      ; 1.347      ;
; -0.907 ; ALU:INST_ALU|r_ALU_Result[2]                                 ; data_bus:INST_data_bus|o_REGISTER[2] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; 0.269      ; 1.367      ;
; -0.829 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_REGISTER[4] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; 0.210      ; 1.361      ;
; -0.829 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[6]          ; data_bus:INST_data_bus|o_MEMORY[6]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.500        ; 0.252      ; 0.895      ;
; -0.828 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_REGISTER[6] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; 0.212      ; 1.362      ;
; -0.828 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[4]          ; data_bus:INST_data_bus|o_MEMORY[4]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.500        ; 0.253      ; 0.895      ;
; -0.816 ; ALU:INST_ALU|r_ALU_Result[6]                                 ; data_bus:INST_data_bus|o_REGISTER[6] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; 0.209      ; 1.347      ;
; -0.805 ; ALU:INST_ALU|r_ALU_Result[4]                                 ; data_bus:INST_data_bus|o_REGISTER[4] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; 0.206      ; 1.333      ;
; -0.748 ; ALU:INST_ALU|r_ALU_Result[5]                                 ; data_bus:INST_data_bus|o_REGISTER[5] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; 0.294      ; 1.232      ;
; -0.739 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_REGISTER[1] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; 0.296      ; 1.221      ;
; -0.712 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_REGISTER[7] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; 0.326      ; 1.240      ;
; -0.712 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[2]          ; data_bus:INST_data_bus|o_MEMORY[2]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.500        ; 0.367      ; 0.789      ;
; -0.712 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[3]          ; data_bus:INST_data_bus|o_MEMORY[3]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.500        ; 0.366      ; 0.790      ;
; -0.706 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_REGISTER[0] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; 0.326      ; 1.239      ;
; -0.699 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[5]          ; data_bus:INST_data_bus|o_MEMORY[5]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.500        ; 0.366      ; 0.777      ;
; -0.697 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[1]          ; data_bus:INST_data_bus|o_MEMORY[1]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.500        ; 0.369      ; 0.776      ;
; -0.696 ; ALU:INST_ALU|r_ALU_Result[0]                                 ; data_bus:INST_data_bus|o_REGISTER[0] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; 0.323      ; 1.226      ;
; -0.672 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[0]          ; data_bus:INST_data_bus|o_MEMORY[0]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.500        ; 0.395      ; 0.777      ;
; -0.668 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[7]          ; data_bus:INST_data_bus|o_MEMORY[7]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.500        ; 0.394      ; 0.778      ;
; -0.494 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[3]          ; data_bus:INST_data_bus|o_REGISTER[3] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; 0.269      ; 0.932      ;
; -0.476 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[2]          ; data_bus:INST_data_bus|o_REGISTER[2] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; 0.269      ; 0.936      ;
; -0.365 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[4]          ; data_bus:INST_data_bus|o_REGISTER[4] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; 0.209      ; 0.896      ;
; -0.363 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[6]          ; data_bus:INST_data_bus|o_REGISTER[6] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; 0.211      ; 0.896      ;
; -0.296 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[1]          ; data_bus:INST_data_bus|o_REGISTER[1] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; 0.293      ; 0.775      ;
; -0.292 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[5]          ; data_bus:INST_data_bus|o_REGISTER[5] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; 0.294      ; 0.776      ;
; -0.250 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[7]          ; data_bus:INST_data_bus|o_REGISTER[7] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; 0.325      ; 0.777      ;
; -0.245 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[0]          ; data_bus:INST_data_bus|o_REGISTER[0] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; 0.325      ; 0.777      ;
+--------+--------------------------------------------------------------+--------------------------------------+--------------+--------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'i_CORE_CLK'                                                                                                                                                                                                                                                                            ;
+--------+------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                        ; To Node                                                                                                          ; Launch Clock                                                 ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+-------------+--------------+------------+------------+
; -0.143 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0]     ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_write_enable                                                         ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 2.196      ; 2.407      ;
; -0.020 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0]     ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_data[7]                                                              ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 2.191      ; 2.525      ;
; -0.020 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0]     ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_data[4]                                                              ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 2.191      ; 2.525      ;
; -0.020 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0]     ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_data[6]                                                              ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 2.191      ; 2.525      ;
; -0.020 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0]     ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_data[0]                                                              ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 2.191      ; 2.525      ;
; -0.019 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0]     ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_data[1]                                                              ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 2.193      ; 2.528      ;
; -0.019 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0]     ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_data[2]                                                              ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 2.193      ; 2.528      ;
; -0.019 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0]     ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_data[3]                                                              ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 2.193      ; 2.528      ;
; -0.019 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0]     ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_data[5]                                                              ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 2.193      ; 2.528      ;
; 0.084  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0]     ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[1]                                                              ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 2.193      ; 2.631      ;
; 0.084  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0]     ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[2]                                                              ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 2.193      ; 2.631      ;
; 0.084  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0]     ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[3]                                                              ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 2.193      ; 2.631      ;
; 0.084  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0]     ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[5]                                                              ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 2.193      ; 2.631      ;
; 0.099  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0]     ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[7]                                                              ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 2.191      ; 2.644      ;
; 0.099  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0]     ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[4]                                                              ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 2.191      ; 2.644      ;
; 0.099  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0]     ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[6]                                                              ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 2.191      ; 2.644      ;
; 0.099  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0]     ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[0]                                                              ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 2.191      ; 2.644      ;
; 0.245  ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[2]    ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[2]                                                           ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.352      ; 0.741      ;
; 0.301  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[6]           ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[6]                                                           ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.066      ; 0.511      ;
; 0.301  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[7]           ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[7]                                                           ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.066      ; 0.511      ;
; 0.301  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[5]           ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[5]                                                           ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.066      ; 0.511      ;
; 0.301  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[4]           ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[4]                                                           ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.066      ; 0.511      ;
; 0.301  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[0]           ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[0]                                                           ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.066      ; 0.511      ;
; 0.301  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[1]           ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[1]                                                           ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.066      ; 0.511      ;
; 0.301  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[3]           ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[3]                                                           ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.066      ; 0.511      ;
; 0.301  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[2]           ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[2]                                                           ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.066      ; 0.511      ;
; 0.301  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[8]           ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[8]                                                           ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.066      ; 0.511      ;
; 0.301  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[9]           ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[9]                                                           ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.066      ; 0.511      ;
; 0.301  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[10]          ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[10]                                                          ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.066      ; 0.511      ;
; 0.301  ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[12]   ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[12]                                                          ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.352      ; 0.797      ;
; 0.312  ; instruction_decoder:INST_instruction_decoder|o_SAVE_PC           ; instruction_decoder:INST_instruction_decoder|o_SAVE_PC                                                           ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.055      ; 0.511      ;
; 0.312  ; control_unit:INST_control_unit|r_state[0]                        ; control_unit:INST_control_unit|r_state[0]                                                                        ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.055      ; 0.511      ;
; 0.312  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_write_enable         ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_write_enable                                                         ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.055      ; 0.511      ;
; 0.312  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|r_MEM_state[1]                ; MEMORY_CONTROL:INST_MEMORY_CONTROL|r_MEM_state[1]                                                                ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.055      ; 0.511      ;
; 0.312  ; ALU:INST_ALU|r_ALU_Result[7]                                     ; ALU:INST_ALU|r_ALU_Result[7]                                                                                     ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.055      ; 0.511      ;
; 0.312  ; ALU:INST_ALU|r_ALU_Result[0]                                     ; ALU:INST_ALU|r_ALU_Result[0]                                                                                     ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.055      ; 0.511      ;
; 0.312  ; ALU:INST_ALU|r_ALU_Result[4]                                     ; ALU:INST_ALU|r_ALU_Result[4]                                                                                     ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.055      ; 0.511      ;
; 0.313  ; ALU:INST_ALU|tmp[8]                                              ; ALU:INST_ALU|tmp[8]                                                                                              ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.054      ; 0.511      ;
; 0.313  ; ALU:INST_ALU|r_ALU_Result[1]                                     ; ALU:INST_ALU|r_ALU_Result[1]                                                                                     ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.054      ; 0.511      ;
; 0.313  ; ALU:INST_ALU|r_ALU_Result[3]                                     ; ALU:INST_ALU|r_ALU_Result[3]                                                                                     ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.054      ; 0.511      ;
; 0.313  ; ALU:INST_ALU|r_ALU_Result[2]                                     ; ALU:INST_ALU|r_ALU_Result[2]                                                                                     ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.054      ; 0.511      ;
; 0.315  ; instruction_decoder:INST_instruction_decoder|o_REGISTER_C[3]     ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_1|altsyncram_6bn1:auto_generated|ram_block1a0~porta_address_reg0 ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.338      ; 0.822      ;
; 0.320  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|r_MEM_state[0]                ; MEMORY_CONTROL:INST_MEMORY_CONTROL|r_MEM_state[0]                                                                ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.055      ; 0.519      ;
; 0.321  ; control_unit:INST_control_unit|r_state[2]                        ; control_unit:INST_control_unit|r_state[2]                                                                        ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.054      ; 0.519      ;
; 0.323  ; instruction_decoder:INST_instruction_decoder|o_REGISTER_C[3]     ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_0|altsyncram_6bn1:auto_generated|ram_block1a0~porta_address_reg0 ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.338      ; 0.830      ;
; 0.332  ; register32x8:INST_GPR|r_REGISTER_rtl_0_bypass[24]                ; register32x8:INST_GPR|o_GPR_ALU_data_A[6]                                                                        ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.055      ; 0.531      ;
; 0.339  ; ALU:INST_ALU|tmp[8]                                              ; ALU:INST_ALU|r_ALU_carry_flag                                                                                    ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.054      ; 0.537      ;
; 0.340  ; branch_control:INST_branch_control|o_ADDRESS[0]                  ; Program_counter:INST_Program_counter|r_PROG_COUNT[0]                                                             ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.054      ; 0.538      ;
; 0.349  ; Program_counter:INST_Program_counter|r_PROG_COUNT[9]             ; branch_control:INST_branch_control|r_PC_ADDRESS[9]                                                               ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.055      ; 0.548      ;
; 0.366  ; instruction_decoder:INST_instruction_decoder|o_REGISTER_C[0]     ; register32x8:INST_GPR|r_REGISTER_rtl_1_bypass[1]                                                                 ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.054      ; 0.564      ;
; 0.366  ; instruction_decoder:INST_instruction_decoder|o_REGISTER_C[0]     ; register32x8:INST_GPR|r_REGISTER_rtl_0_bypass[1]                                                                 ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.054      ; 0.564      ;
; 0.369  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_write_enable         ; DATA_RAM:INST_DATA_RAM|MEMORY_rtl_0_bypass[0]                                                                    ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.055      ; 0.568      ;
; 0.373  ; control_unit:INST_control_unit|r_state[4]                        ; control_unit:INST_control_unit|r_state[1]                                                                        ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.054      ; 0.571      ;
; 0.381  ; control_unit:INST_control_unit|r_state[4]                        ; control_unit:INST_control_unit|r_state[5]                                                                        ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.054      ; 0.579      ;
; 0.382  ; control_unit:INST_control_unit|r_state[1]                        ; control_unit:INST_control_unit|r_state[2]                                                                        ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.054      ; 0.580      ;
; 0.389  ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[7]    ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[7]                                                           ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.352      ; 0.885      ;
; 0.398  ; data_bus:INST_data_bus|o_REGISTER[2]                             ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_0|altsyncram_6bn1:auto_generated|ram_block1a0~porta_datain_reg0  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 0.021      ; 0.618      ;
; 0.408  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0]     ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_write_enable                                                         ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; -0.500       ; 2.196      ; 2.458      ;
; 0.421  ; DATA_RAM:INST_DATA_RAM|MEMORY_rtl_0_bypass[42]                   ; DATA_RAM:INST_DATA_RAM|o_RAM_MC_data[6]                                                                          ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.054      ; 0.619      ;
; 0.422  ; DATA_RAM:INST_DATA_RAM|MEMORY_rtl_0_bypass[34]                   ; DATA_RAM:INST_DATA_RAM|o_RAM_MC_data[2]                                                                          ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.054      ; 0.620      ;
; 0.433  ; DATA_RAM:INST_DATA_RAM|MEMORY_rtl_0_bypass[37]                   ; DATA_RAM:INST_DATA_RAM|o_RAM_MC_data[4]                                                                          ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.054      ; 0.631      ;
; 0.434  ; branch_control:INST_branch_control|o_ADDRESS[4]                  ; Program_counter:INST_Program_counter|r_PROG_COUNT[4]                                                             ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.054      ; 0.632      ;
; 0.434  ; branch_control:INST_branch_control|o_ADDRESS[2]                  ; Program_counter:INST_Program_counter|r_PROG_COUNT[2]                                                             ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.054      ; 0.632      ;
; 0.450  ; instruction_decoder:INST_instruction_decoder|o_BRANCH_CONTROL[0] ; branch_control:INST_branch_control|o_PC_LOAD                                                                     ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.055      ; 0.649      ;
; 0.457  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0]     ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_data[7]                                                              ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; -0.500       ; 2.191      ; 2.502      ;
; 0.457  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0]     ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_data[4]                                                              ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; -0.500       ; 2.191      ; 2.502      ;
; 0.457  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0]     ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_data[6]                                                              ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; -0.500       ; 2.191      ; 2.502      ;
; 0.457  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0]     ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_data[0]                                                              ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; -0.500       ; 2.191      ; 2.502      ;
; 0.464  ; control_unit:INST_control_unit|r_state[3]                        ; control_unit:INST_control_unit|r_state[1]                                                                        ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.054      ; 0.662      ;
; 0.464  ; data_bus:INST_data_bus|o_REGISTER[3]                             ; register32x8:INST_GPR|r_REGISTER_rtl_1_bypass[17]                                                                ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; -0.269     ; 0.369      ;
; 0.465  ; data_bus:INST_data_bus|o_REGISTER[3]                             ; register32x8:INST_GPR|r_REGISTER_rtl_0_bypass[17]                                                                ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; -0.269     ; 0.370      ;
; 0.465  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0]     ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_data[1]                                                              ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; -0.500       ; 2.193      ; 2.512      ;
; 0.465  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0]     ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_data[2]                                                              ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; -0.500       ; 2.193      ; 2.512      ;
; 0.465  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0]     ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_data[3]                                                              ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; -0.500       ; 2.193      ; 2.512      ;
; 0.465  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0]     ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_data[5]                                                              ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; -0.500       ; 2.193      ; 2.512      ;
; 0.470  ; branch_control:INST_branch_control|o_ADDRESS[9]                  ; Program_counter:INST_Program_counter|r_PROG_COUNT[9]                                                             ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.056      ; 0.670      ;
; 0.475  ; branch_control:INST_branch_control|o_ADDRESS[1]                  ; Program_counter:INST_Program_counter|r_PROG_COUNT[1]                                                             ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.056      ; 0.675      ;
; 0.485  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[13]          ; DATA_RAM:INST_DATA_RAM|MEMORY_rtl_0_bypass[27]                                                                   ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.055      ; 0.684      ;
; 0.489  ; instruction_decoder:INST_instruction_decoder|o_REGISTER_C[3]     ; register32x8:INST_GPR|r_REGISTER_rtl_0_bypass[7]                                                                 ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.055      ; 0.688      ;
; 0.490  ; instruction_decoder:INST_instruction_decoder|o_REGISTER_C[1]     ; register32x8:INST_GPR|r_REGISTER_rtl_1_bypass[3]                                                                 ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.054      ; 0.688      ;
; 0.490  ; instruction_decoder:INST_instruction_decoder|o_REGISTER_C[3]     ; register32x8:INST_GPR|r_REGISTER_rtl_1_bypass[7]                                                                 ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.055      ; 0.689      ;
; 0.491  ; instruction_decoder:INST_instruction_decoder|o_REGISTER_C[1]     ; register32x8:INST_GPR|r_REGISTER_rtl_0_bypass[3]                                                                 ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.054      ; 0.689      ;
; 0.493  ; instruction_decoder:INST_instruction_decoder|o_REGISTER_C[2]     ; register32x8:INST_GPR|r_REGISTER_rtl_1_bypass[5]                                                                 ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.054      ; 0.691      ;
; 0.497  ; DATA_RAM:INST_DATA_RAM|MEMORY_rtl_0_bypass[33]                   ; DATA_RAM:INST_DATA_RAM|o_RAM_MC_data[2]                                                                          ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.054      ; 0.695      ;
; 0.500  ; branch_control:INST_branch_control|o_ADDRESS[5]                  ; Program_counter:INST_Program_counter|r_PROG_COUNT[5]                                                             ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.054      ; 0.698      ;
; 0.500  ; DATA_RAM:INST_DATA_RAM|MEMORY_rtl_0_bypass[29]                   ; DATA_RAM:INST_DATA_RAM|o_RAM_MC_data[0]                                                                          ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.054      ; 0.698      ;
; 0.500  ; register32x8:INST_GPR|r_REGISTER_rtl_0_bypass[15]                ; register32x8:INST_GPR|o_GPR_ALU_data_A[2]                                                                        ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.055      ; 0.699      ;
; 0.500  ; DATA_RAM:INST_DATA_RAM|MEMORY_rtl_0_bypass[41]                   ; DATA_RAM:INST_DATA_RAM|o_RAM_MC_data[6]                                                                          ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.054      ; 0.698      ;
; 0.510  ; data_bus:INST_data_bus|o_REGISTER[4]                             ; register32x8:INST_GPR|r_REGISTER_rtl_0_bypass[19]                                                                ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; -0.210     ; 0.474      ;
; 0.511  ; DATA_RAM:INST_DATA_RAM|MEMORY_rtl_0_bypass[36]                   ; DATA_RAM:INST_DATA_RAM|o_RAM_MC_data[3]                                                                          ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.054      ; 0.709      ;
; 0.511  ; data_bus:INST_data_bus|o_REGISTER[4]                             ; register32x8:INST_GPR|r_REGISTER_rtl_1_bypass[19]                                                                ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; -0.210     ; 0.475      ;
; 0.512  ; DATA_RAM:INST_DATA_RAM|MEMORY_rtl_0_bypass[38]                   ; DATA_RAM:INST_DATA_RAM|o_RAM_MC_data[4]                                                                          ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.054      ; 0.710      ;
; 0.512  ; DATA_RAM:INST_DATA_RAM|MEMORY_rtl_0_bypass[30]                   ; DATA_RAM:INST_DATA_RAM|o_RAM_MC_data[0]                                                                          ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.054      ; 0.710      ;
; 0.513  ; register32x8:INST_GPR|r_REGISTER_rtl_1_bypass[24]                ; register32x8:INST_GPR|o_GPR_ALU_data_B[6]                                                                        ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.054      ; 0.711      ;
; 0.514  ; Program_counter:INST_Program_counter|r_PROG_COUNT[1]             ; branch_control:INST_branch_control|r_PC_ADDRESS[1]                                                               ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.055      ; 0.713      ;
; 0.515  ; Program_counter:INST_Program_counter|r_PROG_COUNT[3]             ; branch_control:INST_branch_control|r_PC_ADDRESS[3]                                                               ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.055      ; 0.714      ;
; 0.517  ; Program_counter:INST_Program_counter|r_PROG_COUNT[6]             ; branch_control:INST_branch_control|r_PC_ADDRESS[6]                                                               ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.055      ; 0.716      ;
; 0.517  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|r_MEM_state[0]                ; MEMORY_CONTROL:INST_MEMORY_CONTROL|r_MEM_state[1]                                                                ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.055      ; 0.716      ;
; 0.530  ; Program_counter:INST_Program_counter|r_PROG_COUNT[7]             ; branch_control:INST_branch_control|r_PC_ADDRESS[7]                                                               ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.055      ; 0.729      ;
; 0.535  ; Program_counter:INST_Program_counter|r_PROG_COUNT[8]             ; branch_control:INST_branch_control|r_PC_ADDRESS[8]                                                               ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.055      ; 0.734      ;
+--------+------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'instruction_decoder:INST_instruction_decoder|o_BUS_select[0]'                                                                                                                                          ;
+-------+--------------------------------------------------------------+--------------------------------------+--------------+--------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                    ; To Node                              ; Launch Clock ; Latch Clock                                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------+--------------------------------------+--------------+--------------------------------------------------------------+--------------+------------+------------+
; 0.195 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[7]          ; data_bus:INST_data_bus|o_REGISTER[7] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; 0.505      ; 0.730      ;
; 0.195 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[0]          ; data_bus:INST_data_bus|o_REGISTER[0] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; 0.505      ; 0.730      ;
; 0.225 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[5]          ; data_bus:INST_data_bus|o_REGISTER[5] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; 0.472      ; 0.727      ;
; 0.225 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[1]          ; data_bus:INST_data_bus|o_REGISTER[1] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; 0.471      ; 0.726      ;
; 0.382 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[3]          ; data_bus:INST_data_bus|o_REGISTER[3] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; 0.446      ; 0.858      ;
; 0.386 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[2]          ; data_bus:INST_data_bus|o_REGISTER[2] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; 0.446      ; 0.862      ;
; 0.416 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[6]          ; data_bus:INST_data_bus|o_REGISTER[6] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; 0.386      ; 0.832      ;
; 0.417 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[4]          ; data_bus:INST_data_bus|o_REGISTER[4] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; 0.385      ; 0.832      ;
; 0.589 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_REGISTER[7] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; 0.505      ; 1.124      ;
; 0.590 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_REGISTER[0] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; 0.505      ; 1.125      ;
; 0.621 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[0]          ; data_bus:INST_data_bus|o_MEMORY[0]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -0.500       ; 0.577      ; 0.728      ;
; 0.623 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[7]          ; data_bus:INST_data_bus|o_MEMORY[7]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -0.500       ; 0.577      ; 0.730      ;
; 0.631 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_REGISTER[1] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; 0.474      ; 1.135      ;
; 0.645 ; ALU:INST_ALU|r_ALU_Result[0]                                 ; data_bus:INST_data_bus|o_REGISTER[0] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; 0.503      ; 1.178      ;
; 0.648 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[1]          ; data_bus:INST_data_bus|o_MEMORY[1]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -0.500       ; 0.550      ; 0.728      ;
; 0.653 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[5]          ; data_bus:INST_data_bus|o_MEMORY[5]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -0.500       ; 0.546      ; 0.729      ;
; 0.660 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[2]          ; data_bus:INST_data_bus|o_MEMORY[2]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -0.500       ; 0.548      ; 0.738      ;
; 0.664 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[3]          ; data_bus:INST_data_bus|o_MEMORY[3]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -0.500       ; 0.546      ; 0.740      ;
; 0.671 ; ALU:INST_ALU|r_ALU_Result[5]                                 ; data_bus:INST_data_bus|o_REGISTER[5] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; 0.472      ; 1.173      ;
; 0.813 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_REGISTER[5] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; 0.475      ; 1.318      ;
; 0.816 ; ALU:INST_ALU|r_ALU_Result[3]                                 ; data_bus:INST_data_bus|o_REGISTER[3] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; 0.446      ; 1.292      ;
; 0.821 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_REGISTER[4] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; 0.385      ; 1.236      ;
; 0.822 ; ALU:INST_ALU|r_ALU_Result[1]                                 ; data_bus:INST_data_bus|o_REGISTER[1] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; 0.473      ; 1.325      ;
; 0.823 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_REGISTER[6] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; 0.386      ; 1.239      ;
; 0.836 ; ALU:INST_ALU|r_ALU_Result[6]                                 ; data_bus:INST_data_bus|o_REGISTER[6] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; 0.383      ; 1.249      ;
; 0.839 ; ALU:INST_ALU|r_ALU_Result[2]                                 ; data_bus:INST_data_bus|o_REGISTER[2] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; 0.446      ; 1.315      ;
; 0.840 ; ALU:INST_ALU|r_ALU_Result[4]                                 ; data_bus:INST_data_bus|o_REGISTER[4] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; 0.382      ; 1.252      ;
; 0.857 ; ALU:INST_ALU|r_ALU_Result[7]                                 ; data_bus:INST_data_bus|o_REGISTER[7] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; 0.504      ; 1.391      ;
; 0.871 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[4]          ; data_bus:INST_data_bus|o_MEMORY[4]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -0.500       ; 0.429      ; 0.830      ;
; 0.873 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[6]          ; data_bus:INST_data_bus|o_MEMORY[6]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -0.500       ; 0.427      ; 0.830      ;
; 0.969 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_REGISTER[3] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; 0.449      ; 1.448      ;
; 0.975 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_REGISTER[2] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; 0.449      ; 1.454      ;
; 1.016 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_MEMORY[0]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -0.500       ; 0.577      ; 1.123      ;
; 1.017 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_MEMORY[7]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -0.500       ; 0.577      ; 1.124      ;
; 1.054 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_MEMORY[1]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -0.500       ; 0.553      ; 1.137      ;
; 1.072 ; ALU:INST_ALU|r_ALU_Result[0]                                 ; data_bus:INST_data_bus|o_MEMORY[0]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -0.500       ; 0.575      ; 1.177      ;
; 1.088 ; ALU:INST_ALU|r_ALU_Result[3]                                 ; data_bus:INST_data_bus|o_MEMORY[3]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -0.500       ; 0.546      ; 1.164      ;
; 1.098 ; ALU:INST_ALU|r_ALU_Result[5]                                 ; data_bus:INST_data_bus|o_MEMORY[5]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -0.500       ; 0.546      ; 1.174      ;
; 1.100 ; ALU:INST_ALU|r_ALU_Result[2]                                 ; data_bus:INST_data_bus|o_MEMORY[2]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -0.500       ; 0.548      ; 1.178      ;
; 1.241 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_MEMORY[5]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -0.500       ; 0.549      ; 1.320      ;
; 1.244 ; ALU:INST_ALU|r_ALU_Result[1]                                 ; data_bus:INST_data_bus|o_MEMORY[1]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -0.500       ; 0.552      ; 1.326      ;
; 1.249 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_MEMORY[2]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -0.500       ; 0.551      ; 1.330      ;
; 1.251 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_MEMORY[3]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -0.500       ; 0.549      ; 1.330      ;
; 1.275 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_MEMORY[4]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -0.500       ; 0.429      ; 1.234      ;
; 1.280 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_MEMORY[6]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -0.500       ; 0.427      ; 1.237      ;
; 1.286 ; ALU:INST_ALU|r_ALU_Result[7]                                 ; data_bus:INST_data_bus|o_MEMORY[7]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -0.500       ; 0.576      ; 1.392      ;
; 1.293 ; ALU:INST_ALU|r_ALU_Result[6]                                 ; data_bus:INST_data_bus|o_MEMORY[6]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -0.500       ; 0.424      ; 1.247      ;
; 1.294 ; ALU:INST_ALU|r_ALU_Result[4]                                 ; data_bus:INST_data_bus|o_MEMORY[4]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -0.500       ; 0.426      ; 1.250      ;
+-------+--------------------------------------------------------------+--------------------------------------+--------------+--------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'i_CORE_CLK'                                                                                                                                                  ;
+--------+--------------+----------------+------------+------------+------------+-------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock      ; Clock Edge ; Target                                                                                                                  ;
+--------+--------------+----------------+------------+------------+------------+-------------------------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate  ; i_CORE_CLK ; Rise       ; i_CORE_CLK                                                                                                              ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a0~porta_address_reg0           ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a0~porta_datain_reg0            ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a0~porta_we_reg                 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a0~portb_address_reg0           ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a10~porta_address_reg0          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a10~porta_datain_reg0           ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a10~porta_we_reg                ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a10~portb_address_reg0          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a11~porta_address_reg0          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a11~porta_datain_reg0           ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a11~porta_we_reg                ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a11~portb_address_reg0          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a12~porta_address_reg0          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a12~porta_datain_reg0           ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a12~porta_we_reg                ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a12~portb_address_reg0          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a13~porta_address_reg0          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a13~porta_datain_reg0           ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a13~porta_we_reg                ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a13~portb_address_reg0          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a14~porta_address_reg0          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a14~porta_datain_reg0           ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a14~porta_we_reg                ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a14~portb_address_reg0          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a15~porta_address_reg0          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a15~porta_datain_reg0           ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a15~porta_we_reg                ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a15~portb_address_reg0          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a1~porta_address_reg0           ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a1~porta_datain_reg0            ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a1~porta_we_reg                 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a1~portb_address_reg0           ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a2~porta_address_reg0           ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a2~porta_datain_reg0            ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a2~porta_we_reg                 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a2~portb_address_reg0           ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a3~porta_address_reg0           ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a3~porta_datain_reg0            ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a3~porta_we_reg                 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a3~portb_address_reg0           ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a4~porta_address_reg0           ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a4~porta_datain_reg0            ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a4~porta_we_reg                 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a4~portb_address_reg0           ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a5~porta_address_reg0           ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a5~porta_datain_reg0            ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a5~porta_we_reg                 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a5~portb_address_reg0           ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a6~porta_address_reg0           ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a6~porta_datain_reg0            ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a6~porta_we_reg                 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a6~portb_address_reg0           ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a7~porta_address_reg0           ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a7~porta_datain_reg0            ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a7~porta_we_reg                 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a7~portb_address_reg0           ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a8~porta_address_reg0           ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a8~porta_datain_reg0            ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a8~porta_we_reg                 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a8~portb_address_reg0           ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a9~porta_address_reg0           ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a9~porta_datain_reg0            ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a9~porta_we_reg                 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a9~portb_address_reg0           ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[0]                                                                                ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[10]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[11]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[12]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[13]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[14]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[15]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[16]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[17]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[18]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[19]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[1]                                                                                ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[20]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[21]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[22]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[23]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[24]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[25]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[26]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[27]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[28]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[29]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[2]                                                                                ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[30]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[31]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[3]                                                                                ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[4]                                                                                ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[5]                                                                                ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[6]                                                                                ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[7]                                                                                ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[8]                                                                                ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[9]                                                                                ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Fall       ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a0~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Fall       ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a17~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Fall       ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a1~porta_address_reg0  ;
+--------+--------------+----------------+------------+------------+------------+-------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'instruction_decoder:INST_instruction_decoder|o_BUS_select[0]'                                                                                         ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------+------------+-----------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                        ; Clock Edge ; Target                                                    ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------+------------+-----------------------------------------------------------+
; 0.434 ; 0.434        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_MEMORY[1]|datac                           ;
; 0.434 ; 0.434        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_MEMORY[2]|datac                           ;
; 0.434 ; 0.434        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_REGISTER[1]|datac                         ;
; 0.434 ; 0.434        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_REGISTER[5]|datac                         ;
; 0.435 ; 0.435        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_MEMORY[3]|datac                           ;
; 0.435 ; 0.435        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_MEMORY[5]|datac                           ;
; 0.436 ; 0.436        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Fall       ; data_bus:INST_data_bus|o_MEMORY[1]                        ;
; 0.436 ; 0.436        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Fall       ; data_bus:INST_data_bus|o_MEMORY[2]                        ;
; 0.437 ; 0.437        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Fall       ; data_bus:INST_data_bus|o_MEMORY[3]                        ;
; 0.437 ; 0.437        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Fall       ; data_bus:INST_data_bus|o_MEMORY[5]                        ;
; 0.438 ; 0.438        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; data_bus:INST_data_bus|o_REGISTER[4]                      ;
; 0.438 ; 0.438        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; data_bus:INST_data_bus|o_REGISTER[6]                      ;
; 0.439 ; 0.439        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_MEMORY[7]|datac                           ;
; 0.439 ; 0.439        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; data_bus:INST_data_bus|o_REGISTER[1]                      ;
; 0.439 ; 0.439        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; data_bus:INST_data_bus|o_REGISTER[5]                      ;
; 0.440 ; 0.440        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_MEMORY[0]|datac                           ;
; 0.440 ; 0.440        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_REGISTER[0]|datac                         ;
; 0.440 ; 0.440        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_REGISTER[7]|datac                         ;
; 0.441 ; 0.441        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Fall       ; data_bus:INST_data_bus|o_MEMORY[7]                        ;
; 0.442 ; 0.442        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_REGISTER[2]|datac                         ;
; 0.442 ; 0.442        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_REGISTER[3]|datac                         ;
; 0.442 ; 0.442        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Fall       ; data_bus:INST_data_bus|o_MEMORY[0]                        ;
; 0.445 ; 0.445        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; data_bus:INST_data_bus|o_REGISTER[0]                      ;
; 0.445 ; 0.445        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; data_bus:INST_data_bus|o_REGISTER[7]                      ;
; 0.447 ; 0.447        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; data_bus:INST_data_bus|o_REGISTER[2]                      ;
; 0.447 ; 0.447        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; data_bus:INST_data_bus|o_REGISTER[3]                      ;
; 0.448 ; 0.448        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_MEMORY[4]|datad                           ;
; 0.448 ; 0.448        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_MEMORY[6]|datad                           ;
; 0.448 ; 0.448        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_REGISTER[4]|datad                         ;
; 0.448 ; 0.448        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_REGISTER[6]|datad                         ;
; 0.457 ; 0.457        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_instruction_decoder|o_BUS_select[0]~clkctrl|inclk[0] ;
; 0.457 ; 0.457        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_instruction_decoder|o_BUS_select[0]~clkctrl|outclk   ;
; 0.472 ; 0.472        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Fall       ; data_bus:INST_data_bus|o_MEMORY[4]                        ;
; 0.472 ; 0.472        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Fall       ; data_bus:INST_data_bus|o_MEMORY[6]                        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_instruction_decoder|o_BUS_select[0]|q                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_instruction_decoder|o_BUS_select[0]|q                ;
; 0.527 ; 0.527        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Fall       ; data_bus:INST_data_bus|o_MEMORY[4]                        ;
; 0.528 ; 0.528        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Fall       ; data_bus:INST_data_bus|o_MEMORY[6]                        ;
; 0.541 ; 0.541        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_instruction_decoder|o_BUS_select[0]~clkctrl|inclk[0] ;
; 0.541 ; 0.541        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_instruction_decoder|o_BUS_select[0]~clkctrl|outclk   ;
; 0.549 ; 0.549        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_MEMORY[4]|datad                           ;
; 0.550 ; 0.550        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_MEMORY[6]|datad                           ;
; 0.550 ; 0.550        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_REGISTER[4]|datad                         ;
; 0.550 ; 0.550        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_REGISTER[6]|datad                         ;
; 0.552 ; 0.552        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; data_bus:INST_data_bus|o_REGISTER[3]                      ;
; 0.553 ; 0.553        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; data_bus:INST_data_bus|o_REGISTER[2]                      ;
; 0.554 ; 0.554        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; data_bus:INST_data_bus|o_REGISTER[7]                      ;
; 0.555 ; 0.555        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_REGISTER[3]|datac                         ;
; 0.555 ; 0.555        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; data_bus:INST_data_bus|o_REGISTER[0]                      ;
; 0.556 ; 0.556        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_REGISTER[2]|datac                         ;
; 0.556 ; 0.556        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Fall       ; data_bus:INST_data_bus|o_MEMORY[0]                        ;
; 0.556 ; 0.556        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Fall       ; data_bus:INST_data_bus|o_MEMORY[7]                        ;
; 0.557 ; 0.557        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_REGISTER[7]|datac                         ;
; 0.558 ; 0.558        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_MEMORY[0]|datac                           ;
; 0.558 ; 0.558        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_MEMORY[7]|datac                           ;
; 0.558 ; 0.558        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_REGISTER[0]|datac                         ;
; 0.560 ; 0.560        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; data_bus:INST_data_bus|o_REGISTER[1]                      ;
; 0.560 ; 0.560        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; data_bus:INST_data_bus|o_REGISTER[4]                      ;
; 0.560 ; 0.560        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; data_bus:INST_data_bus|o_REGISTER[5]                      ;
; 0.560 ; 0.560        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; data_bus:INST_data_bus|o_REGISTER[6]                      ;
; 0.561 ; 0.561        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Fall       ; data_bus:INST_data_bus|o_MEMORY[1]                        ;
; 0.561 ; 0.561        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Fall       ; data_bus:INST_data_bus|o_MEMORY[2]                        ;
; 0.561 ; 0.561        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Fall       ; data_bus:INST_data_bus|o_MEMORY[3]                        ;
; 0.561 ; 0.561        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Fall       ; data_bus:INST_data_bus|o_MEMORY[5]                        ;
; 0.563 ; 0.563        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_MEMORY[1]|datac                           ;
; 0.563 ; 0.563        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_MEMORY[2]|datac                           ;
; 0.563 ; 0.563        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_MEMORY[3]|datac                           ;
; 0.563 ; 0.563        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_MEMORY[5]|datac                           ;
; 0.563 ; 0.563        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_REGISTER[1]|datac                         ;
; 0.563 ; 0.563        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_REGISTER[5]|datac                         ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------+------------+-----------------------------------------------------------+


+--------------------------------------------------------------------------+
; Setup Times                                                              ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; i_CORE_HALT  ; i_CORE_CLK ; 2.063 ; 2.487 ; Rise       ; i_CORE_CLK      ;
; i_CORE_RESET ; i_CORE_CLK ; 3.061 ; 3.404 ; Rise       ; i_CORE_CLK      ;
+--------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------------+
; Hold Times                                                                 ;
+--------------+------------+--------+--------+------------+-----------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------+------------+--------+--------+------------+-----------------+
; i_CORE_HALT  ; i_CORE_CLK ; -1.359 ; -1.734 ; Rise       ; i_CORE_CLK      ;
; i_CORE_RESET ; i_CORE_CLK ; -1.402 ; -1.699 ; Rise       ; i_CORE_CLK      ;
+--------------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Clock to Output Times                                                   ;
+-------------+------------+-------+-------+------------+-----------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------+------------+-------+-------+------------+-----------------+
; o_DATA[*]   ; i_CORE_CLK ; 6.763 ; 6.860 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[0]  ; i_CORE_CLK ; 5.649 ; 5.608 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[1]  ; i_CORE_CLK ; 6.763 ; 6.860 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[2]  ; i_CORE_CLK ; 5.645 ; 5.592 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[3]  ; i_CORE_CLK ; 5.844 ; 5.775 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[4]  ; i_CORE_CLK ; 5.448 ; 5.393 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[5]  ; i_CORE_CLK ; 5.428 ; 5.388 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[6]  ; i_CORE_CLK ; 5.453 ; 5.418 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[7]  ; i_CORE_CLK ; 5.219 ; 5.178 ; Rise       ; i_CORE_CLK      ;
; o_STATE[*]  ; i_CORE_CLK ; 6.982 ; 7.063 ; Rise       ; i_CORE_CLK      ;
;  o_STATE[0] ; i_CORE_CLK ; 5.232 ; 5.249 ; Rise       ; i_CORE_CLK      ;
;  o_STATE[1] ; i_CORE_CLK ; 5.529 ; 5.500 ; Rise       ; i_CORE_CLK      ;
;  o_STATE[2] ; i_CORE_CLK ; 5.396 ; 5.358 ; Rise       ; i_CORE_CLK      ;
;  o_STATE[3] ; i_CORE_CLK ; 6.982 ; 7.063 ; Rise       ; i_CORE_CLK      ;
;  o_STATE[4] ; i_CORE_CLK ; 5.242 ; 5.228 ; Rise       ; i_CORE_CLK      ;
;  o_STATE[5] ; i_CORE_CLK ; 5.262 ; 5.238 ; Rise       ; i_CORE_CLK      ;
+-------------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Minimum Clock to Output Times                                           ;
+-------------+------------+-------+-------+------------+-----------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------+------------+-------+-------+------------+-----------------+
; o_DATA[*]   ; i_CORE_CLK ; 5.114 ; 5.073 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[0]  ; i_CORE_CLK ; 5.526 ; 5.485 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[1]  ; i_CORE_CLK ; 6.651 ; 6.748 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[2]  ; i_CORE_CLK ; 5.523 ; 5.470 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[3]  ; i_CORE_CLK ; 5.714 ; 5.645 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[4]  ; i_CORE_CLK ; 5.333 ; 5.278 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[5]  ; i_CORE_CLK ; 5.316 ; 5.275 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[6]  ; i_CORE_CLK ; 5.339 ; 5.303 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[7]  ; i_CORE_CLK ; 5.114 ; 5.073 ; Rise       ; i_CORE_CLK      ;
; o_STATE[*]  ; i_CORE_CLK ; 5.123 ; 5.121 ; Rise       ; i_CORE_CLK      ;
;  o_STATE[0] ; i_CORE_CLK ; 5.123 ; 5.142 ; Rise       ; i_CORE_CLK      ;
;  o_STATE[1] ; i_CORE_CLK ; 5.412 ; 5.382 ; Rise       ; i_CORE_CLK      ;
;  o_STATE[2] ; i_CORE_CLK ; 5.284 ; 5.246 ; Rise       ; i_CORE_CLK      ;
;  o_STATE[3] ; i_CORE_CLK ; 6.859 ; 6.940 ; Rise       ; i_CORE_CLK      ;
;  o_STATE[4] ; i_CORE_CLK ; 5.137 ; 5.121 ; Rise       ; i_CORE_CLK      ;
;  o_STATE[5] ; i_CORE_CLK ; 5.156 ; 5.131 ; Rise       ; i_CORE_CLK      ;
+-------------+------------+-------+-------+------------+-----------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                    ;
+--------------------------------------------------------------+--------+---------------+
; Clock                                                        ; Slack  ; End Point TNS ;
+--------------------------------------------------------------+--------+---------------+
; i_CORE_CLK                                                   ; -2.947 ; -202.987      ;
; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -0.592 ; -6.030        ;
+--------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                     ;
+--------------------------------------------------------------+--------+---------------+
; Clock                                                        ; Slack  ; End Point TNS ;
+--------------------------------------------------------------+--------+---------------+
; i_CORE_CLK                                                   ; -0.133 ; -1.137        ;
; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.056  ; 0.000         ;
+--------------------------------------------------------------+--------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+---------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                      ;
+--------------------------------------------------------------+--------+---------------+
; Clock                                                        ; Slack  ; End Point TNS ;
+--------------------------------------------------------------+--------+---------------+
; i_CORE_CLK                                                   ; -3.000 ; -378.611      ;
; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.365  ; 0.000         ;
+--------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'i_CORE_CLK'                                                                                                                                     ;
+--------+----------------------------------------------------------------+------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                      ; To Node                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------+------------------------------+--------------+-------------+--------------+------------+------------+
; -2.947 ; instruction_decoder:INST_instruction_decoder|o_IMM_enable      ; ALU:INST_ALU|r_ALU_Result[7] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.032     ; 3.902      ;
; -2.870 ; register32x8:INST_GPR|o_GPR_ALU_data_B[4]                      ; ALU:INST_ALU|r_ALU_Result[7] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.035     ; 3.822      ;
; -2.808 ; instruction_decoder:INST_instruction_decoder|o_IMM_enable      ; ALU:INST_ALU|r_ALU_Result[3] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.031     ; 3.764      ;
; -2.766 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[7]  ; ALU:INST_ALU|r_ALU_Result[7] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.035     ; 3.718      ;
; -2.753 ; instruction_decoder:INST_instruction_decoder|o_IMM_enable      ; ALU:INST_ALU|r_ALU_Result[4] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.031     ; 3.709      ;
; -2.668 ; instruction_decoder:INST_instruction_decoder|o_IMM_enable      ; ALU:INST_ALU|r_ALU_Result[2] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.031     ; 3.624      ;
; -2.658 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[4]  ; ALU:INST_ALU|r_ALU_Result[3] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.031     ; 3.614      ;
; -2.640 ; register32x8:INST_GPR|o_GPR_ALU_data_B[5]                      ; ALU:INST_ALU|r_ALU_Result[7] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.032     ; 3.595      ;
; -2.637 ; instruction_decoder:INST_instruction_decoder|o_IMM_enable      ; ALU:INST_ALU|r_ALU_Result[6] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.031     ; 3.593      ;
; -2.626 ; register32x8:INST_GPR|o_GPR_ALU_data_B[1]                      ; ALU:INST_ALU|r_ALU_Result[3] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.031     ; 3.582      ;
; -2.610 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[3]  ; ALU:INST_ALU|r_ALU_Result[3] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.031     ; 3.566      ;
; -2.603 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[4]  ; ALU:INST_ALU|r_ALU_Result[4] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.031     ; 3.559      ;
; -2.578 ; register32x8:INST_GPR|o_GPR_ALU_data_B[0]                      ; ALU:INST_ALU|r_ALU_Result[3] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.031     ; 3.534      ;
; -2.573 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[5]  ; ALU:INST_ALU|r_ALU_Result[7] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.032     ; 3.528      ;
; -2.571 ; register32x8:INST_GPR|o_GPR_ALU_data_B[1]                      ; ALU:INST_ALU|r_ALU_Result[4] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.031     ; 3.527      ;
; -2.560 ; register32x8:INST_GPR|o_GPR_ALU_data_B[4]                      ; ALU:INST_ALU|r_ALU_Result[6] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.034     ; 3.513      ;
; -2.555 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[3]  ; ALU:INST_ALU|r_ALU_Result[4] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.031     ; 3.511      ;
; -2.548 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[4]  ; ALU:INST_ALU|r_ALU_Result[7] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.032     ; 3.503      ;
; -2.541 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[9]  ; ALU:INST_ALU|r_ALU_Result[7] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.038     ; 3.490      ;
; -2.524 ; register32x8:INST_GPR|o_GPR_ALU_data_A[3]                      ; ALU:INST_ALU|r_ALU_Result[7] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.031     ; 3.480      ;
; -2.523 ; register32x8:INST_GPR|o_GPR_ALU_data_B[0]                      ; ALU:INST_ALU|r_ALU_Result[4] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.031     ; 3.479      ;
; -2.523 ; instruction_decoder:INST_instruction_decoder|o_OPCODE[1]       ; ALU:INST_ALU|r_ALU_Result[7] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.230     ; 3.280      ;
; -2.522 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[3]  ; ALU:INST_ALU|r_ALU_Result[7] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.032     ; 3.477      ;
; -2.517 ; register32x8:INST_GPR|o_GPR_ALU_data_B[0]                      ; ALU:INST_ALU|r_ALU_Result[7] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.032     ; 3.472      ;
; -2.516 ; register32x8:INST_GPR|o_GPR_ALU_data_B[1]                      ; ALU:INST_ALU|r_ALU_Result[7] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.032     ; 3.471      ;
; -2.511 ; register32x8:INST_GPR|o_GPR_ALU_data_A[0]                      ; ALU:INST_ALU|r_ALU_Result[3] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.031     ; 3.467      ;
; -2.511 ; register32x8:INST_GPR|o_GPR_ALU_data_A[2]                      ; ALU:INST_ALU|r_ALU_Result[7] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.034     ; 3.464      ;
; -2.506 ; register32x8:INST_GPR|o_GPR_ALU_data_A[5]                      ; ALU:INST_ALU|r_ALU_Result[7] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.031     ; 3.462      ;
; -2.501 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[5]  ; ALU:INST_ALU|r_ALU_Result[3] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.031     ; 3.457      ;
; -2.480 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[6]  ; ALU:INST_ALU|r_ALU_Result[7] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.032     ; 3.435      ;
; -2.474 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[8]  ; ALU:INST_ALU|r_ALU_Result[7] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.032     ; 3.429      ;
; -2.473 ; register32x8:INST_GPR|o_GPR_ALU_data_A[1]                      ; ALU:INST_ALU|r_ALU_Result[3] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.031     ; 3.429      ;
; -2.461 ; register32x8:INST_GPR|o_GPR_ALU_data_B[6]                      ; ALU:INST_ALU|r_ALU_Result[7] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.039     ; 3.409      ;
; -2.456 ; register32x8:INST_GPR|o_GPR_ALU_data_A[0]                      ; ALU:INST_ALU|r_ALU_Result[4] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.031     ; 3.412      ;
; -2.456 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[7]  ; ALU:INST_ALU|r_ALU_Result[6] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.034     ; 3.409      ;
; -2.455 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[5]  ; ALU:INST_ALU|r_ALU_Result[4] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.031     ; 3.411      ;
; -2.454 ; register32x8:INST_GPR|o_GPR_ALU_data_B[4]                      ; ALU:INST_ALU|r_ALU_Result[4] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.034     ; 3.407      ;
; -2.451 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[3]  ; ALU:INST_ALU|r_ALU_Result[2] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.031     ; 3.407      ;
; -2.450 ; register32x8:INST_GPR|o_GPR_ALU_data_B[2]                      ; ALU:INST_ALU|r_ALU_Result[7] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.032     ; 3.405      ;
; -2.446 ; register32x8:INST_GPR|o_GPR_ALU_data_B[0]                      ; ALU:INST_ALU|r_ALU_Result[2] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.031     ; 3.402      ;
; -2.445 ; register32x8:INST_GPR|o_GPR_ALU_data_B[3]                      ; ALU:INST_ALU|r_ALU_Result[7] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.032     ; 3.400      ;
; -2.440 ; register32x8:INST_GPR|o_GPR_ALU_data_A[2]                      ; ALU:INST_ALU|r_ALU_Result[3] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.033     ; 3.394      ;
; -2.434 ; instruction_decoder:INST_instruction_decoder|o_IMM_enable      ; ALU:INST_ALU|r_ALU_Result[5] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.031     ; 3.390      ;
; -2.423 ; register32x8:INST_GPR|o_GPR_ALU_data_A[0]                      ; ALU:INST_ALU|r_ALU_Result[7] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.032     ; 3.378      ;
; -2.418 ; register32x8:INST_GPR|o_GPR_ALU_data_A[1]                      ; ALU:INST_ALU|r_ALU_Result[4] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.031     ; 3.374      ;
; -2.403 ; instruction_decoder:INST_instruction_decoder|o_OPCODE[1]       ; ALU:INST_ALU|r_ALU_Result[3] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.229     ; 3.161      ;
; -2.398 ; register32x8:INST_GPR|o_GPR_ALU_data_A[2]                      ; ALU:INST_ALU|r_ALU_Result[4] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.033     ; 3.352      ;
; -2.390 ; instruction_decoder:INST_instruction_decoder|o_IMM_enable      ; ALU:INST_ALU|r_ALU_Result[1] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.034     ; 3.343      ;
; -2.385 ; instruction_decoder:INST_instruction_decoder|o_OPCODE[3]       ; ALU:INST_ALU|r_ALU_Result[3] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.229     ; 3.143      ;
; -2.368 ; instruction_decoder:INST_instruction_decoder|o_OPCODE[1]       ; ALU:INST_ALU|r_ALU_Result[4] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.229     ; 3.126      ;
; -2.363 ; register32x8:INST_GPR|o_GPR_ALU_data_A[1]                      ; ALU:INST_ALU|r_ALU_Result[7] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.032     ; 3.318      ;
; -2.357 ; register32x8:INST_GPR|o_GPR_ALU_data_B[4]                      ; ALU:INST_ALU|r_ALU_Result[5] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.034     ; 3.310      ;
; -2.354 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[7]  ; ALU:INST_ALU|r_ALU_Result[4] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.034     ; 3.307      ;
; -2.352 ; register32x8:INST_GPR|o_GPR_ALU_data_A[0]                      ; ALU:INST_ALU|r_ALU_Result[2] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.031     ; 3.308      ;
; -2.337 ; register32x8:INST_GPR|o_GPR_ALU_data_B[2]                      ; ALU:INST_ALU|r_ALU_Result[4] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.031     ; 3.293      ;
; -2.336 ; instruction_decoder:INST_instruction_decoder|o_OPCODE[2]       ; ALU:INST_ALU|r_ALU_Result[3] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.229     ; 3.094      ;
; -2.333 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[9]  ; ALU:INST_ALU|r_ALU_Result[4] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.037     ; 3.283      ;
; -2.331 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[4]  ; ALU:INST_ALU|r_ALU_Result[2] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.031     ; 3.287      ;
; -2.330 ; instruction_decoder:INST_instruction_decoder|o_OPCODE[3]       ; ALU:INST_ALU|r_ALU_Result[4] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.229     ; 3.088      ;
; -2.329 ; register32x8:INST_GPR|o_GPR_ALU_data_B[2]                      ; ALU:INST_ALU|r_ALU_Result[3] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.031     ; 3.285      ;
; -2.327 ; instruction_decoder:INST_instruction_decoder|o_OPCODE[1]       ; ALU:INST_ALU|r_ALU_Result[2] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.229     ; 3.085      ;
; -2.311 ; instruction_decoder:INST_instruction_decoder|o_OPCODE[0]       ; ALU:INST_ALU|r_ALU_Result[3] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.035     ; 3.263      ;
; -2.309 ; instruction_decoder:INST_instruction_decoder|o_OPCODE[3]       ; ALU:INST_ALU|r_ALU_Result[2] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.229     ; 3.067      ;
; -2.302 ; register32x8:INST_GPR|o_GPR_ALU_data_B[4]                      ; ALU:INST_ALU|r_ALU_Result[3] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.034     ; 3.255      ;
; -2.299 ; register32x8:INST_GPR|o_GPR_ALU_data_B[1]                      ; ALU:INST_ALU|r_ALU_Result[2] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.031     ; 3.255      ;
; -2.290 ; register32x8:INST_GPR|o_GPR_ALU_data_A[3]                      ; ALU:INST_ALU|r_ALU_Result[4] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.030     ; 3.247      ;
; -2.281 ; instruction_decoder:INST_instruction_decoder|o_OPCODE[2]       ; ALU:INST_ALU|r_ALU_Result[4] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.229     ; 3.039      ;
; -2.266 ; register32x8:INST_GPR|o_GPR_ALU_data_B[6]                      ; ALU:INST_ALU|r_ALU_Result[4] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.038     ; 3.215      ;
; -2.263 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[5]  ; ALU:INST_ALU|r_ALU_Result[6] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.031     ; 3.219      ;
; -2.260 ; instruction_decoder:INST_instruction_decoder|o_OPCODE[2]       ; ALU:INST_ALU|r_ALU_Result[2] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.229     ; 3.018      ;
; -2.256 ; instruction_decoder:INST_instruction_decoder|o_OPCODE[0]       ; ALU:INST_ALU|r_ALU_Result[4] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.035     ; 3.208      ;
; -2.253 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[7]  ; ALU:INST_ALU|r_ALU_Result[5] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.034     ; 3.206      ;
; -2.246 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[6]  ; ALU:INST_ALU|r_ALU_Result[4] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.031     ; 3.202      ;
; -2.238 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[4]  ; ALU:INST_ALU|r_ALU_Result[6] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.031     ; 3.194      ;
; -2.235 ; instruction_decoder:INST_instruction_decoder|o_OPCODE[0]       ; ALU:INST_ALU|r_ALU_Result[2] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.035     ; 3.187      ;
; -2.234 ; instruction_decoder:INST_instruction_decoder|o_OPCODE[3]       ; ALU:INST_ALU|r_ALU_Result[7] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.230     ; 2.991      ;
; -2.234 ; instruction_decoder:INST_instruction_decoder|o_OPCODE[1]       ; ALU:INST_ALU|r_ALU_Result[1] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.232     ; 2.989      ;
; -2.221 ; register32x8:INST_GPR|o_GPR_ALU_data_A[4]                      ; ALU:INST_ALU|r_ALU_Result[7] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.032     ; 3.176      ;
; -2.216 ; instruction_decoder:INST_instruction_decoder|o_OPCODE[3]       ; ALU:INST_ALU|r_ALU_Result[1] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.232     ; 2.971      ;
; -2.214 ; register32x8:INST_GPR|o_GPR_ALU_data_A[3]                      ; ALU:INST_ALU|r_ALU_Result[6] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.030     ; 3.171      ;
; -2.213 ; instruction_decoder:INST_instruction_decoder|o_OPCODE[1]       ; ALU:INST_ALU|r_ALU_Result[6] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.229     ; 2.971      ;
; -2.212 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[3]  ; ALU:INST_ALU|r_ALU_Result[6] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.031     ; 3.168      ;
; -2.211 ; register32x8:INST_GPR|o_GPR_ALU_data_B[3]                      ; ALU:INST_ALU|r_ALU_Result[4] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.031     ; 3.167      ;
; -2.207 ; register32x8:INST_GPR|o_GPR_ALU_data_B[0]                      ; ALU:INST_ALU|r_ALU_Result[6] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.031     ; 3.163      ;
; -2.206 ; register32x8:INST_GPR|o_GPR_ALU_data_B[1]                      ; ALU:INST_ALU|r_ALU_Result[6] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.031     ; 3.162      ;
; -2.204 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[7]  ; ALU:INST_ALU|r_ALU_Result[3] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.034     ; 3.157      ;
; -2.201 ; register32x8:INST_GPR|o_GPR_ALU_data_A[2]                      ; ALU:INST_ALU|r_ALU_Result[6] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.033     ; 3.155      ;
; -2.199 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[3]  ; ALU:INST_ALU|r_ALU_Result[1] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.034     ; 3.152      ;
; -2.194 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[10] ; ALU:INST_ALU|r_ALU_Result[7] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.230     ; 2.951      ;
; -2.192 ; register32x8:INST_GPR|o_GPR_ALU_data_A[6]                      ; ALU:INST_ALU|r_ALU_Result[7] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.031     ; 3.148      ;
; -2.185 ; instruction_decoder:INST_instruction_decoder|o_OPCODE[2]       ; ALU:INST_ALU|r_ALU_Result[7] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.230     ; 2.942      ;
; -2.183 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[9]  ; ALU:INST_ALU|r_ALU_Result[3] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.037     ; 3.133      ;
; -2.177 ; instruction_decoder:INST_instruction_decoder|o_OPCODE[1]       ; ALU:INST_ALU|r_ALU_Result[5] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.229     ; 2.935      ;
; -2.174 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[5]  ; ALU:INST_ALU|r_ALU_Result[2] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.031     ; 3.130      ;
; -2.174 ; ALU:INST_ALU|r_ALU_carry_flag                                  ; ALU:INST_ALU|r_ALU_Result[3] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.032     ; 3.129      ;
; -2.173 ; instruction_decoder:INST_instruction_decoder|o_IMM_enable      ; ALU:INST_ALU|r_ALU_Result[0] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.033     ; 3.127      ;
; -2.170 ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[6]  ; ALU:INST_ALU|r_ALU_Result[6] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.031     ; 3.126      ;
; -2.168 ; register32x8:INST_GPR|o_GPR_ALU_data_B[5]                      ; ALU:INST_ALU|r_ALU_Result[4] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.031     ; 3.124      ;
; -2.168 ; register32x8:INST_GPR|o_GPR_ALU_data_B[0]                      ; ALU:INST_ALU|r_ALU_Result[1] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.034     ; 3.121      ;
; -2.167 ; instruction_decoder:INST_instruction_decoder|o_OPCODE[2]       ; ALU:INST_ALU|r_ALU_Result[1] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.232     ; 2.922      ;
+--------+----------------------------------------------------------------+------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'instruction_decoder:INST_instruction_decoder|o_BUS_select[0]'                                                                                                                                          ;
+--------+--------------------------------------------------------------+--------------------------------------+--------------+--------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                    ; To Node                              ; Launch Clock ; Latch Clock                                                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------+--------------------------------------+--------------+--------------------------------------------------------------+--------------+------------+------------+
; -0.592 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_MEMORY[3]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.500        ; 0.347      ; 0.938      ;
; -0.589 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_MEMORY[2]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.500        ; 0.348      ; 0.937      ;
; -0.588 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_MEMORY[5]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.500        ; 0.347      ; 0.934      ;
; -0.585 ; ALU:INST_ALU|r_ALU_Result[7]                                 ; data_bus:INST_data_bus|o_MEMORY[7]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.500        ; 0.361      ; 0.947      ;
; -0.556 ; ALU:INST_ALU|r_ALU_Result[1]                                 ; data_bus:INST_data_bus|o_MEMORY[1]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.500        ; 0.349      ; 0.905      ;
; -0.524 ; ALU:INST_ALU|r_ALU_Result[6]                                 ; data_bus:INST_data_bus|o_MEMORY[6]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.500        ; 0.270      ; 0.855      ;
; -0.517 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_MEMORY[6]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.500        ; 0.274      ; 0.852      ;
; -0.514 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_MEMORY[4]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.500        ; 0.276      ; 0.851      ;
; -0.512 ; ALU:INST_ALU|r_ALU_Result[4]                                 ; data_bus:INST_data_bus|o_MEMORY[4]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.500        ; 0.271      ; 0.844      ;
; -0.451 ; ALU:INST_ALU|r_ALU_Result[5]                                 ; data_bus:INST_data_bus|o_MEMORY[5]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.500        ; 0.343      ; 0.793      ;
; -0.444 ; ALU:INST_ALU|r_ALU_Result[2]                                 ; data_bus:INST_data_bus|o_MEMORY[2]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.500        ; 0.344      ; 0.788      ;
; -0.441 ; ALU:INST_ALU|r_ALU_Result[3]                                 ; data_bus:INST_data_bus|o_MEMORY[3]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.500        ; 0.343      ; 0.783      ;
; -0.426 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_MEMORY[1]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.500        ; 0.350      ; 0.776      ;
; -0.424 ; ALU:INST_ALU|r_ALU_Result[0]                                 ; data_bus:INST_data_bus|o_MEMORY[0]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.500        ; 0.362      ; 0.786      ;
; -0.419 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_MEMORY[0]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.500        ; 0.364      ; 0.783      ;
; -0.416 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_MEMORY[7]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.500        ; 0.364      ; 0.781      ;
; -0.348 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_REGISTER[3] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; 0.197      ; 1.019      ;
; -0.336 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_REGISTER[2] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; 0.198      ; 1.022      ;
; -0.229 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_REGISTER[5] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; 0.216      ; 0.934      ;
; -0.222 ; ALU:INST_ALU|r_ALU_Result[7]                                 ; data_bus:INST_data_bus|o_REGISTER[7] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; 0.226      ; 0.945      ;
; -0.215 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[6]          ; data_bus:INST_data_bus|o_MEMORY[6]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.500        ; 0.273      ; 0.549      ;
; -0.213 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[4]          ; data_bus:INST_data_bus|o_MEMORY[4]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.500        ; 0.275      ; 0.549      ;
; -0.203 ; ALU:INST_ALU|r_ALU_Result[1]                                 ; data_bus:INST_data_bus|o_REGISTER[1] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; 0.214      ; 0.903      ;
; -0.197 ; ALU:INST_ALU|r_ALU_Result[3]                                 ; data_bus:INST_data_bus|o_REGISTER[3] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; 0.193      ; 0.864      ;
; -0.191 ; ALU:INST_ALU|r_ALU_Result[2]                                 ; data_bus:INST_data_bus|o_REGISTER[2] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; 0.194      ; 0.873      ;
; -0.142 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[3]          ; data_bus:INST_data_bus|o_MEMORY[3]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.500        ; 0.344      ; 0.485      ;
; -0.139 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[2]          ; data_bus:INST_data_bus|o_MEMORY[2]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.500        ; 0.345      ; 0.484      ;
; -0.134 ; ALU:INST_ALU|r_ALU_Result[6]                                 ; data_bus:INST_data_bus|o_REGISTER[6] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; 0.156      ; 0.857      ;
; -0.133 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[5]          ; data_bus:INST_data_bus|o_MEMORY[5]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.500        ; 0.344      ; 0.476      ;
; -0.130 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[1]          ; data_bus:INST_data_bus|o_MEMORY[1]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.500        ; 0.347      ; 0.477      ;
; -0.129 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_REGISTER[4] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; 0.158      ; 0.854      ;
; -0.127 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_REGISTER[6] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; 0.160      ; 0.854      ;
; -0.127 ; ALU:INST_ALU|r_ALU_Result[4]                                 ; data_bus:INST_data_bus|o_REGISTER[4] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; 0.153      ; 0.847      ;
; -0.115 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[7]          ; data_bus:INST_data_bus|o_MEMORY[7]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.500        ; 0.363      ; 0.479      ;
; -0.114 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[0]          ; data_bus:INST_data_bus|o_MEMORY[0]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.500        ; 0.363      ; 0.477      ;
; -0.092 ; ALU:INST_ALU|r_ALU_Result[5]                                 ; data_bus:INST_data_bus|o_REGISTER[5] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; 0.212      ; 0.793      ;
; -0.073 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_REGISTER[1] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; 0.215      ; 0.774      ;
; -0.057 ; ALU:INST_ALU|r_ALU_Result[0]                                 ; data_bus:INST_data_bus|o_REGISTER[0] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; 0.228      ; 0.786      ;
; -0.053 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_REGISTER[7] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; 0.229      ; 0.779      ;
; -0.052 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_REGISTER[0] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; 0.230      ; 0.783      ;
; 0.102  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[3]          ; data_bus:INST_data_bus|o_REGISTER[3] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; 0.194      ; 0.566      ;
; 0.114  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[2]          ; data_bus:INST_data_bus|o_REGISTER[2] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; 0.195      ; 0.569      ;
; 0.172  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[4]          ; data_bus:INST_data_bus|o_REGISTER[4] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; 0.157      ; 0.552      ;
; 0.175  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[6]          ; data_bus:INST_data_bus|o_REGISTER[6] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; 0.159      ; 0.551      ;
; 0.223  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[1]          ; data_bus:INST_data_bus|o_REGISTER[1] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; 0.212      ; 0.475      ;
; 0.226  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[5]          ; data_bus:INST_data_bus|o_REGISTER[5] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; 0.213      ; 0.476      ;
; 0.248  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[7]          ; data_bus:INST_data_bus|o_REGISTER[7] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; 0.228      ; 0.477      ;
; 0.253  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[0]          ; data_bus:INST_data_bus|o_REGISTER[0] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 1.000        ; 0.229      ; 0.477      ;
+--------+--------------------------------------------------------------+--------------------------------------+--------------+--------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'i_CORE_CLK'                                                                                                                                                                                                                                                                                   ;
+--------+------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                        ; To Node                                                                                                                 ; Launch Clock                                                 ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+-------------+--------------+------------+------------+
; -0.133 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0]     ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_write_enable                                                                ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 1.377      ; 1.463      ;
; -0.126 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0]     ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_data[7]                                                                     ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 1.373      ; 1.466      ;
; -0.126 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0]     ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_data[4]                                                                     ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 1.373      ; 1.466      ;
; -0.126 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0]     ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_data[6]                                                                     ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 1.373      ; 1.466      ;
; -0.126 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0]     ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_data[0]                                                                     ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 1.373      ; 1.466      ;
; -0.125 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0]     ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_data[1]                                                                     ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 1.375      ; 1.469      ;
; -0.125 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0]     ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_data[2]                                                                     ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 1.375      ; 1.469      ;
; -0.125 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0]     ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_data[3]                                                                     ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 1.375      ; 1.469      ;
; -0.125 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0]     ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_data[5]                                                                     ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 1.375      ; 1.469      ;
; 0.060  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0]     ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[1]                                                                     ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 1.375      ; 1.654      ;
; 0.060  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0]     ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[2]                                                                     ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 1.375      ; 1.654      ;
; 0.060  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0]     ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[3]                                                                     ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 1.375      ; 1.654      ;
; 0.060  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0]     ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[5]                                                                     ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 1.375      ; 1.654      ;
; 0.069  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0]     ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[7]                                                                     ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 1.373      ; 1.661      ;
; 0.069  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0]     ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[4]                                                                     ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 1.373      ; 1.661      ;
; 0.069  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0]     ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[6]                                                                     ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 1.373      ; 1.661      ;
; 0.069  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0]     ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[0]                                                                     ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; 1.373      ; 1.661      ;
; 0.145  ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[2]    ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[2]                                                                  ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.216      ; 0.445      ;
; 0.166  ; instruction_decoder:INST_instruction_decoder|o_REGISTER_C[3]     ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_1|altsyncram_6bn1:auto_generated|ram_block1a0~porta_address_reg0        ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.218      ; 0.488      ;
; 0.173  ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[12]   ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[12]                                                                 ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.216      ; 0.473      ;
; 0.179  ; instruction_decoder:INST_instruction_decoder|o_REGISTER_C[3]     ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_0|altsyncram_6bn1:auto_generated|ram_block1a0~porta_address_reg0        ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.216      ; 0.499      ;
; 0.180  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[6]           ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[6]                                                                  ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.043      ; 0.307      ;
; 0.180  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[7]           ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[7]                                                                  ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.043      ; 0.307      ;
; 0.180  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[5]           ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[5]                                                                  ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.043      ; 0.307      ;
; 0.180  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[4]           ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[4]                                                                  ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.043      ; 0.307      ;
; 0.180  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[0]           ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[0]                                                                  ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.043      ; 0.307      ;
; 0.180  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[1]           ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[1]                                                                  ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.043      ; 0.307      ;
; 0.180  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[3]           ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[3]                                                                  ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.043      ; 0.307      ;
; 0.180  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[8]           ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[8]                                                                  ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.043      ; 0.307      ;
; 0.180  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[9]           ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[9]                                                                  ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.043      ; 0.307      ;
; 0.180  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[10]          ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[10]                                                                 ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.043      ; 0.307      ;
; 0.180  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[2]           ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[2]                                                                  ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.043      ; 0.307      ;
; 0.187  ; ALU:INST_ALU|r_ALU_Result[4]                                     ; ALU:INST_ALU|r_ALU_Result[4]                                                                                            ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.036      ; 0.307      ;
; 0.188  ; instruction_decoder:INST_instruction_decoder|o_SAVE_PC           ; instruction_decoder:INST_instruction_decoder|o_SAVE_PC                                                                  ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.035      ; 0.307      ;
; 0.188  ; control_unit:INST_control_unit|r_state[0]                        ; control_unit:INST_control_unit|r_state[0]                                                                               ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.035      ; 0.307      ;
; 0.188  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_write_enable         ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_write_enable                                                                ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.035      ; 0.307      ;
; 0.188  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|r_MEM_state[1]                ; MEMORY_CONTROL:INST_MEMORY_CONTROL|r_MEM_state[1]                                                                       ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.035      ; 0.307      ;
; 0.188  ; ALU:INST_ALU|r_ALU_Result[7]                                     ; ALU:INST_ALU|r_ALU_Result[7]                                                                                            ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.035      ; 0.307      ;
; 0.188  ; ALU:INST_ALU|r_ALU_Result[0]                                     ; ALU:INST_ALU|r_ALU_Result[0]                                                                                            ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.035      ; 0.307      ;
; 0.188  ; ALU:INST_ALU|tmp[8]                                              ; ALU:INST_ALU|tmp[8]                                                                                                     ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.035      ; 0.307      ;
; 0.188  ; ALU:INST_ALU|r_ALU_Result[1]                                     ; ALU:INST_ALU|r_ALU_Result[1]                                                                                            ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.035      ; 0.307      ;
; 0.188  ; ALU:INST_ALU|r_ALU_Result[3]                                     ; ALU:INST_ALU|r_ALU_Result[3]                                                                                            ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.035      ; 0.307      ;
; 0.188  ; ALU:INST_ALU|r_ALU_Result[2]                                     ; ALU:INST_ALU|r_ALU_Result[2]                                                                                            ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.035      ; 0.307      ;
; 0.194  ; ALU:INST_ALU|tmp[8]                                              ; ALU:INST_ALU|r_ALU_carry_flag                                                                                           ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.035      ; 0.313      ;
; 0.195  ; control_unit:INST_control_unit|r_state[2]                        ; control_unit:INST_control_unit|r_state[2]                                                                               ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.035      ; 0.314      ;
; 0.195  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|r_MEM_state[0]                ; MEMORY_CONTROL:INST_MEMORY_CONTROL|r_MEM_state[0]                                                                       ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.035      ; 0.314      ;
; 0.196  ; branch_control:INST_branch_control|o_ADDRESS[0]                  ; Program_counter:INST_Program_counter|r_PROG_COUNT[0]                                                                    ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.035      ; 0.315      ;
; 0.198  ; register32x8:INST_GPR|r_REGISTER_rtl_0_bypass[24]                ; register32x8:INST_GPR|o_GPR_ALU_data_A[6]                                                                               ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.035      ; 0.317      ;
; 0.206  ; Program_counter:INST_Program_counter|r_PROG_COUNT[9]             ; branch_control:INST_branch_control|r_PC_ADDRESS[9]                                                                      ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.036      ; 0.326      ;
; 0.211  ; instruction_decoder:INST_instruction_decoder|o_REGISTER_C[0]     ; register32x8:INST_GPR|r_REGISTER_rtl_0_bypass[1]                                                                        ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.036      ; 0.331      ;
; 0.212  ; instruction_decoder:INST_instruction_decoder|o_REGISTER_C[0]     ; register32x8:INST_GPR|r_REGISTER_rtl_1_bypass[1]                                                                        ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.036      ; 0.332      ;
; 0.216  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_write_enable         ; DATA_RAM:INST_DATA_RAM|MEMORY_rtl_0_bypass[0]                                                                           ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.035      ; 0.335      ;
; 0.223  ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[7]    ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[7]                                                                  ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.216      ; 0.523      ;
; 0.225  ; control_unit:INST_control_unit|r_state[1]                        ; control_unit:INST_control_unit|r_state[2]                                                                               ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.035      ; 0.344      ;
; 0.226  ; control_unit:INST_control_unit|r_state[4]                        ; control_unit:INST_control_unit|r_state[1]                                                                               ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.035      ; 0.345      ;
; 0.227  ; control_unit:INST_control_unit|r_state[4]                        ; control_unit:INST_control_unit|r_state[5]                                                                               ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.035      ; 0.346      ;
; 0.236  ; data_bus:INST_data_bus|o_REGISTER[2]                             ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_0|altsyncram_6bn1:auto_generated|ram_block1a0~porta_datain_reg0         ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; -0.008     ; 0.362      ;
; 0.253  ; DATA_RAM:INST_DATA_RAM|MEMORY_rtl_0_bypass[42]                   ; DATA_RAM:INST_DATA_RAM|o_RAM_MC_data[6]                                                                                 ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.035      ; 0.372      ;
; 0.254  ; DATA_RAM:INST_DATA_RAM|MEMORY_rtl_0_bypass[37]                   ; DATA_RAM:INST_DATA_RAM|o_RAM_MC_data[4]                                                                                 ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.036      ; 0.374      ;
; 0.254  ; DATA_RAM:INST_DATA_RAM|MEMORY_rtl_0_bypass[34]                   ; DATA_RAM:INST_DATA_RAM|o_RAM_MC_data[2]                                                                                 ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.035      ; 0.373      ;
; 0.256  ; branch_control:INST_branch_control|o_ADDRESS[4]                  ; Program_counter:INST_Program_counter|r_PROG_COUNT[4]                                                                    ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.035      ; 0.375      ;
; 0.257  ; branch_control:INST_branch_control|o_ADDRESS[2]                  ; Program_counter:INST_Program_counter|r_PROG_COUNT[2]                                                                    ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.035      ; 0.376      ;
; 0.260  ; Program_counter:INST_Program_counter|r_PROG_COUNT[5]             ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a2~porta_address_reg0  ; i_CORE_CLK                                                   ; i_CORE_CLK  ; -0.500       ; 0.606      ; 0.490      ;
; 0.261  ; branch_control:INST_branch_control|o_ADDRESS[9]                  ; Program_counter:INST_Program_counter|r_PROG_COUNT[9]                                                                    ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.036      ; 0.381      ;
; 0.262  ; Program_counter:INST_Program_counter|r_PROG_COUNT[0]             ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a2~porta_address_reg0  ; i_CORE_CLK                                                   ; i_CORE_CLK  ; -0.500       ; 0.606      ; 0.492      ;
; 0.264  ; Program_counter:INST_Program_counter|r_PROG_COUNT[3]             ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a2~porta_address_reg0  ; i_CORE_CLK                                                   ; i_CORE_CLK  ; -0.500       ; 0.606      ; 0.494      ;
; 0.265  ; branch_control:INST_branch_control|o_ADDRESS[1]                  ; Program_counter:INST_Program_counter|r_PROG_COUNT[1]                                                                    ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.036      ; 0.385      ;
; 0.265  ; Program_counter:INST_Program_counter|r_PROG_COUNT[4]             ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a17~porta_address_reg0 ; i_CORE_CLK                                                   ; i_CORE_CLK  ; -0.500       ; 0.607      ; 0.496      ;
; 0.269  ; Program_counter:INST_Program_counter|r_PROG_COUNT[1]             ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a2~porta_address_reg0  ; i_CORE_CLK                                                   ; i_CORE_CLK  ; -0.500       ; 0.606      ; 0.499      ;
; 0.270  ; Program_counter:INST_Program_counter|r_PROG_COUNT[1]             ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a17~porta_address_reg0 ; i_CORE_CLK                                                   ; i_CORE_CLK  ; -0.500       ; 0.607      ; 0.501      ;
; 0.272  ; Program_counter:INST_Program_counter|r_PROG_COUNT[7]             ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a2~porta_address_reg0  ; i_CORE_CLK                                                   ; i_CORE_CLK  ; -0.500       ; 0.606      ; 0.502      ;
; 0.274  ; instruction_decoder:INST_instruction_decoder|o_BRANCH_CONTROL[0] ; branch_control:INST_branch_control|o_PC_LOAD                                                                            ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.035      ; 0.393      ;
; 0.274  ; Program_counter:INST_Program_counter|r_PROG_COUNT[2]             ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a2~porta_address_reg0  ; i_CORE_CLK                                                   ; i_CORE_CLK  ; -0.500       ; 0.606      ; 0.504      ;
; 0.274  ; Program_counter:INST_Program_counter|r_PROG_COUNT[6]             ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a2~porta_address_reg0  ; i_CORE_CLK                                                   ; i_CORE_CLK  ; -0.500       ; 0.606      ; 0.504      ;
; 0.277  ; instruction_decoder:INST_instruction_decoder|o_REGISTER_C[2]     ; register32x8:INST_GPR|r_REGISTER_rtl_1_bypass[5]                                                                        ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.035      ; 0.396      ;
; 0.281  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_address[13]          ; DATA_RAM:INST_DATA_RAM|MEMORY_rtl_0_bypass[27]                                                                          ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.035      ; 0.400      ;
; 0.281  ; control_unit:INST_control_unit|r_state[3]                        ; control_unit:INST_control_unit|r_state[1]                                                                               ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.035      ; 0.400      ;
; 0.283  ; instruction_decoder:INST_instruction_decoder|o_REGISTER_C[1]     ; register32x8:INST_GPR|r_REGISTER_rtl_1_bypass[3]                                                                        ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.036      ; 0.403      ;
; 0.284  ; instruction_decoder:INST_instruction_decoder|o_REGISTER_C[3]     ; register32x8:INST_GPR|r_REGISTER_rtl_0_bypass[7]                                                                        ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.035      ; 0.403      ;
; 0.285  ; instruction_decoder:INST_instruction_decoder|o_REGISTER_C[4]     ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_1|altsyncram_6bn1:auto_generated|ram_block1a0~porta_address_reg0        ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.218      ; 0.607      ;
; 0.285  ; instruction_decoder:INST_instruction_decoder|o_REGISTER_C[1]     ; register32x8:INST_GPR|r_REGISTER_rtl_0_bypass[3]                                                                        ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.036      ; 0.405      ;
; 0.286  ; instruction_decoder:INST_instruction_decoder|o_REGISTER_C[3]     ; register32x8:INST_GPR|r_REGISTER_rtl_1_bypass[7]                                                                        ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.035      ; 0.405      ;
; 0.296  ; DATA_RAM:INST_DATA_RAM|MEMORY_rtl_0_bypass[33]                   ; DATA_RAM:INST_DATA_RAM|o_RAM_MC_data[2]                                                                                 ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.035      ; 0.415      ;
; 0.296  ; Program_counter:INST_Program_counter|r_PROG_COUNT[8]             ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a2~porta_address_reg0  ; i_CORE_CLK                                                   ; i_CORE_CLK  ; -0.500       ; 0.606      ; 0.526      ;
; 0.297  ; branch_control:INST_branch_control|o_ADDRESS[5]                  ; Program_counter:INST_Program_counter|r_PROG_COUNT[5]                                                                    ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.035      ; 0.416      ;
; 0.297  ; register32x8:INST_GPR|r_REGISTER_rtl_0_bypass[15]                ; register32x8:INST_GPR|o_GPR_ALU_data_A[2]                                                                               ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.035      ; 0.416      ;
; 0.297  ; data_bus:INST_data_bus|o_REGISTER[3]                             ; register32x8:INST_GPR|r_REGISTER_rtl_1_bypass[17]                                                                       ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; -0.195     ; 0.216      ;
; 0.297  ; data_bus:INST_data_bus|o_REGISTER[3]                             ; register32x8:INST_GPR|r_REGISTER_rtl_0_bypass[17]                                                                       ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK  ; 0.000        ; -0.195     ; 0.216      ;
; 0.298  ; DATA_RAM:INST_DATA_RAM|MEMORY_rtl_0_bypass[29]                   ; DATA_RAM:INST_DATA_RAM|o_RAM_MC_data[0]                                                                                 ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.036      ; 0.418      ;
; 0.298  ; DATA_RAM:INST_DATA_RAM|MEMORY_rtl_0_bypass[41]                   ; DATA_RAM:INST_DATA_RAM|o_RAM_MC_data[6]                                                                                 ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.035      ; 0.417      ;
; 0.300  ; instruction_decoder:INST_instruction_decoder|o_Address_MEM[11]   ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a4~portb_address_reg0           ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.220      ; 0.624      ;
; 0.301  ; DATA_RAM:INST_DATA_RAM|MEMORY_rtl_0_bypass[36]                   ; DATA_RAM:INST_DATA_RAM|o_RAM_MC_data[3]                                                                                 ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.036      ; 0.421      ;
; 0.302  ; DATA_RAM:INST_DATA_RAM|MEMORY_rtl_0_bypass[38]                   ; DATA_RAM:INST_DATA_RAM|o_RAM_MC_data[4]                                                                                 ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.036      ; 0.422      ;
; 0.303  ; DATA_RAM:INST_DATA_RAM|MEMORY_rtl_0_bypass[30]                   ; DATA_RAM:INST_DATA_RAM|o_RAM_MC_data[0]                                                                                 ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.036      ; 0.423      ;
; 0.304  ; register32x8:INST_GPR|r_REGISTER_rtl_1_bypass[24]                ; register32x8:INST_GPR|o_GPR_ALU_data_B[6]                                                                               ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.036      ; 0.424      ;
; 0.305  ; instruction_decoder:INST_instruction_decoder|o_REGISTER_C[4]     ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_0|altsyncram_6bn1:auto_generated|ram_block1a0~porta_address_reg0        ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.216      ; 0.625      ;
; 0.307  ; Program_counter:INST_Program_counter|r_PROG_COUNT[1]             ; branch_control:INST_branch_control|r_PC_ADDRESS[1]                                                                      ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.036      ; 0.427      ;
; 0.308  ; Program_counter:INST_Program_counter|r_PROG_COUNT[3]             ; branch_control:INST_branch_control|r_PC_ADDRESS[3]                                                                      ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.036      ; 0.428      ;
; 0.309  ; Program_counter:INST_Program_counter|r_PROG_COUNT[6]             ; branch_control:INST_branch_control|r_PC_ADDRESS[6]                                                                      ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.036      ; 0.429      ;
; 0.310  ; MEMORY_CONTROL:INST_MEMORY_CONTROL|r_MEM_state[0]                ; MEMORY_CONTROL:INST_MEMORY_CONTROL|r_MEM_state[1]                                                                       ; i_CORE_CLK                                                   ; i_CORE_CLK  ; 0.000        ; 0.035      ; 0.429      ;
+--------+------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'instruction_decoder:INST_instruction_decoder|o_BUS_select[0]'                                                                                                                                          ;
+-------+--------------------------------------------------------------+--------------------------------------+--------------+--------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                    ; To Node                              ; Launch Clock ; Latch Clock                                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------+--------------------------------------+--------------+--------------------------------------------------------------+--------------+------------+------------+
; 0.056 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[7]          ; data_bus:INST_data_bus|o_REGISTER[7] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; 0.345      ; 0.431      ;
; 0.057 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[0]          ; data_bus:INST_data_bus|o_REGISTER[0] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; 0.345      ; 0.432      ;
; 0.073 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[5]          ; data_bus:INST_data_bus|o_REGISTER[5] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; 0.329      ; 0.432      ;
; 0.073 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[1]          ; data_bus:INST_data_bus|o_REGISTER[1] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; 0.328      ; 0.431      ;
; 0.172 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[3]          ; data_bus:INST_data_bus|o_REGISTER[3] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; 0.309      ; 0.511      ;
; 0.174 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[2]          ; data_bus:INST_data_bus|o_REGISTER[2] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; 0.310      ; 0.514      ;
; 0.190 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[6]          ; data_bus:INST_data_bus|o_REGISTER[6] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; 0.272      ; 0.492      ;
; 0.193 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[4]          ; data_bus:INST_data_bus|o_REGISTER[4] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; 0.270      ; 0.493      ;
; 0.289 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_REGISTER[7] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; 0.345      ; 0.664      ;
; 0.292 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_REGISTER[0] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; 0.345      ; 0.667      ;
; 0.307 ; ALU:INST_ALU|r_ALU_Result[0]                                 ; data_bus:INST_data_bus|o_REGISTER[0] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; 0.343      ; 0.680      ;
; 0.308 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_REGISTER[1] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; 0.330      ; 0.668      ;
; 0.338 ; ALU:INST_ALU|r_ALU_Result[5]                                 ; data_bus:INST_data_bus|o_REGISTER[5] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; 0.327      ; 0.695      ;
; 0.411 ; ALU:INST_ALU|r_ALU_Result[1]                                 ; data_bus:INST_data_bus|o_REGISTER[1] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; 0.329      ; 0.770      ;
; 0.418 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[0]          ; data_bus:INST_data_bus|o_MEMORY[0]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -0.500       ; 0.485      ; 0.433      ;
; 0.419 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[7]          ; data_bus:INST_data_bus|o_MEMORY[7]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -0.500       ; 0.485      ; 0.434      ;
; 0.420 ; ALU:INST_ALU|r_ALU_Result[3]                                 ; data_bus:INST_data_bus|o_REGISTER[3] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; 0.307      ; 0.757      ;
; 0.424 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_REGISTER[6] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; 0.272      ; 0.726      ;
; 0.426 ; ALU:INST_ALU|r_ALU_Result[2]                                 ; data_bus:INST_data_bus|o_REGISTER[2] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; 0.308      ; 0.764      ;
; 0.426 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_REGISTER[4] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; 0.270      ; 0.726      ;
; 0.430 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_REGISTER[5] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; 0.331      ; 0.791      ;
; 0.436 ; ALU:INST_ALU|r_ALU_Result[6]                                 ; data_bus:INST_data_bus|o_REGISTER[6] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; 0.268      ; 0.734      ;
; 0.436 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[1]          ; data_bus:INST_data_bus|o_MEMORY[1]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -0.500       ; 0.468      ; 0.434      ;
; 0.437 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[5]          ; data_bus:INST_data_bus|o_MEMORY[5]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -0.500       ; 0.465      ; 0.432      ;
; 0.440 ; ALU:INST_ALU|r_ALU_Result[7]                                 ; data_bus:INST_data_bus|o_REGISTER[7] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; 0.342      ; 0.812      ;
; 0.442 ; ALU:INST_ALU|r_ALU_Result[4]                                 ; data_bus:INST_data_bus|o_REGISTER[4] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; 0.266      ; 0.738      ;
; 0.445 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[2]          ; data_bus:INST_data_bus|o_MEMORY[2]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -0.500       ; 0.466      ; 0.441      ;
; 0.447 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[3]          ; data_bus:INST_data_bus|o_MEMORY[3]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -0.500       ; 0.465      ; 0.442      ;
; 0.527 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_REGISTER[3] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; 0.311      ; 0.868      ;
; 0.529 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_REGISTER[2] ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 0.000        ; 0.312      ; 0.871      ;
; 0.568 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[4]          ; data_bus:INST_data_bus|o_MEMORY[4]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -0.500       ; 0.393      ; 0.491      ;
; 0.570 ; MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[6]          ; data_bus:INST_data_bus|o_MEMORY[6]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -0.500       ; 0.391      ; 0.491      ;
; 0.652 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_MEMORY[7]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -0.500       ; 0.485      ; 0.667      ;
; 0.652 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_MEMORY[0]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -0.500       ; 0.485      ; 0.667      ;
; 0.668 ; ALU:INST_ALU|r_ALU_Result[0]                                 ; data_bus:INST_data_bus|o_MEMORY[0]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -0.500       ; 0.483      ; 0.681      ;
; 0.671 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_MEMORY[1]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -0.500       ; 0.470      ; 0.671      ;
; 0.695 ; ALU:INST_ALU|r_ALU_Result[3]                                 ; data_bus:INST_data_bus|o_MEMORY[3]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -0.500       ; 0.463      ; 0.688      ;
; 0.697 ; ALU:INST_ALU|r_ALU_Result[2]                                 ; data_bus:INST_data_bus|o_MEMORY[2]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -0.500       ; 0.464      ; 0.691      ;
; 0.702 ; ALU:INST_ALU|r_ALU_Result[5]                                 ; data_bus:INST_data_bus|o_MEMORY[5]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -0.500       ; 0.463      ; 0.695      ;
; 0.774 ; ALU:INST_ALU|r_ALU_Result[1]                                 ; data_bus:INST_data_bus|o_MEMORY[1]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -0.500       ; 0.469      ; 0.773      ;
; 0.793 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_MEMORY[5]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -0.500       ; 0.467      ; 0.790      ;
; 0.797 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_MEMORY[2]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -0.500       ; 0.468      ; 0.795      ;
; 0.799 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_MEMORY[3]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -0.500       ; 0.467      ; 0.796      ;
; 0.801 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_MEMORY[4]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -0.500       ; 0.393      ; 0.724      ;
; 0.803 ; ALU:INST_ALU|r_ALU_Result[7]                                 ; data_bus:INST_data_bus|o_MEMORY[7]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -0.500       ; 0.482      ; 0.815      ;
; 0.804 ; instruction_decoder:INST_instruction_decoder|o_BUS_select[1] ; data_bus:INST_data_bus|o_MEMORY[6]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -0.500       ; 0.391      ; 0.725      ;
; 0.816 ; ALU:INST_ALU|r_ALU_Result[6]                                 ; data_bus:INST_data_bus|o_MEMORY[6]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -0.500       ; 0.387      ; 0.733      ;
; 0.817 ; ALU:INST_ALU|r_ALU_Result[4]                                 ; data_bus:INST_data_bus|o_MEMORY[4]   ; i_CORE_CLK   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -0.500       ; 0.389      ; 0.736      ;
+-------+--------------------------------------------------------------+--------------------------------------+--------------+--------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'i_CORE_CLK'                                                                                                                                         ;
+--------+--------------+----------------+------------+------------+------------+----------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock      ; Clock Edge ; Target                                                                                                         ;
+--------+--------------+----------------+------------+------------+------------+----------------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate  ; i_CORE_CLK ; Rise       ; i_CORE_CLK                                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; ALU:INST_ALU|r_ALU_Result[0]                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; ALU:INST_ALU|r_ALU_Result[1]                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; ALU:INST_ALU|r_ALU_Result[2]                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; ALU:INST_ALU|r_ALU_Result[3]                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; ALU:INST_ALU|r_ALU_Result[4]                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; ALU:INST_ALU|r_ALU_Result[5]                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; ALU:INST_ALU|r_ALU_Result[6]                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; ALU:INST_ALU|r_ALU_Result[7]                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; ALU:INST_ALU|r_ALU_carry_flag                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; ALU:INST_ALU|r_ALU_negative_flag                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; ALU:INST_ALU|r_ALU_overflow_flag                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; ALU:INST_ALU|r_ALU_zero_flag                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; ALU:INST_ALU|tmp[8]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|MEMORY_rtl_0_bypass[0]                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|MEMORY_rtl_0_bypass[10]                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|MEMORY_rtl_0_bypass[11]                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|MEMORY_rtl_0_bypass[12]                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|MEMORY_rtl_0_bypass[13]                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|MEMORY_rtl_0_bypass[14]                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|MEMORY_rtl_0_bypass[15]                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|MEMORY_rtl_0_bypass[16]                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|MEMORY_rtl_0_bypass[17]                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|MEMORY_rtl_0_bypass[18]                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|MEMORY_rtl_0_bypass[19]                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|MEMORY_rtl_0_bypass[1]                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|MEMORY_rtl_0_bypass[20]                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|MEMORY_rtl_0_bypass[21]                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|MEMORY_rtl_0_bypass[22]                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|MEMORY_rtl_0_bypass[23]                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|MEMORY_rtl_0_bypass[24]                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|MEMORY_rtl_0_bypass[25]                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|MEMORY_rtl_0_bypass[26]                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|MEMORY_rtl_0_bypass[27]                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|MEMORY_rtl_0_bypass[28]                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|MEMORY_rtl_0_bypass[29]                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|MEMORY_rtl_0_bypass[2]                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|MEMORY_rtl_0_bypass[30]                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|MEMORY_rtl_0_bypass[31]                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|MEMORY_rtl_0_bypass[32]                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|MEMORY_rtl_0_bypass[33]                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|MEMORY_rtl_0_bypass[34]                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|MEMORY_rtl_0_bypass[35]                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|MEMORY_rtl_0_bypass[36]                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|MEMORY_rtl_0_bypass[37]                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|MEMORY_rtl_0_bypass[38]                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|MEMORY_rtl_0_bypass[39]                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|MEMORY_rtl_0_bypass[3]                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|MEMORY_rtl_0_bypass[40]                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|MEMORY_rtl_0_bypass[41]                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|MEMORY_rtl_0_bypass[42]                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|MEMORY_rtl_0_bypass[43]                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|MEMORY_rtl_0_bypass[44]                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|MEMORY_rtl_0_bypass[4]                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|MEMORY_rtl_0_bypass[5]                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|MEMORY_rtl_0_bypass[6]                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|MEMORY_rtl_0_bypass[7]                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|MEMORY_rtl_0_bypass[8]                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|MEMORY_rtl_0_bypass[9]                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|address_reg_b[0]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a0~porta_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a0~porta_we_reg        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a0~portb_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a10~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a10~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a10~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a10~portb_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a11~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a11~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a11~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a11~portb_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a12~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a12~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a12~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a12~portb_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a13~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a13~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a13~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a13~portb_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a14~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a14~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a14~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a14~portb_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a15~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a15~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a15~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a15~portb_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a1~porta_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a1~porta_datain_reg0   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a1~porta_we_reg        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a1~portb_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a2~porta_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a2~porta_datain_reg0   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a2~porta_we_reg        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a2~portb_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a3~porta_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a3~porta_datain_reg0   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a3~porta_we_reg        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; DATA_RAM:INST_DATA_RAM|altsyncram:MEMORY_rtl_0|altsyncram_e1m1:auto_generated|ram_block1a3~portb_address_reg0  ;
+--------+--------------+----------------+------------+------------+------------+----------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'instruction_decoder:INST_instruction_decoder|o_BUS_select[0]'                                                                                         ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------+------------+-----------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                        ; Clock Edge ; Target                                                    ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------+------------+-----------------------------------------------------------+
; 0.365 ; 0.365        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Fall       ; data_bus:INST_data_bus|o_MEMORY[7]                        ;
; 0.366 ; 0.366        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Fall       ; data_bus:INST_data_bus|o_MEMORY[0]                        ;
; 0.366 ; 0.366        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Fall       ; data_bus:INST_data_bus|o_MEMORY[1]                        ;
; 0.366 ; 0.366        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Fall       ; data_bus:INST_data_bus|o_MEMORY[3]                        ;
; 0.366 ; 0.366        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Fall       ; data_bus:INST_data_bus|o_MEMORY[5]                        ;
; 0.367 ; 0.367        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Fall       ; data_bus:INST_data_bus|o_MEMORY[2]                        ;
; 0.368 ; 0.368        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_MEMORY[7]|datac                           ;
; 0.369 ; 0.369        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_MEMORY[0]|datac                           ;
; 0.369 ; 0.369        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_MEMORY[1]|datac                           ;
; 0.369 ; 0.369        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_MEMORY[3]|datac                           ;
; 0.369 ; 0.369        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_MEMORY[5]|datac                           ;
; 0.369 ; 0.369        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_REGISTER[0]|datac                         ;
; 0.369 ; 0.369        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_REGISTER[1]|datac                         ;
; 0.369 ; 0.369        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_REGISTER[5]|datac                         ;
; 0.369 ; 0.369        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_REGISTER[7]|datac                         ;
; 0.370 ; 0.370        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_MEMORY[2]|datac                           ;
; 0.371 ; 0.371        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; data_bus:INST_data_bus|o_REGISTER[4]                      ;
; 0.371 ; 0.371        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; data_bus:INST_data_bus|o_REGISTER[6]                      ;
; 0.375 ; 0.375        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_REGISTER[2]|datac                         ;
; 0.375 ; 0.375        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_REGISTER[3]|datac                         ;
; 0.375 ; 0.375        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; data_bus:INST_data_bus|o_REGISTER[0]                      ;
; 0.375 ; 0.375        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; data_bus:INST_data_bus|o_REGISTER[1]                      ;
; 0.375 ; 0.375        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; data_bus:INST_data_bus|o_REGISTER[5]                      ;
; 0.375 ; 0.375        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; data_bus:INST_data_bus|o_REGISTER[7]                      ;
; 0.377 ; 0.377        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_MEMORY[4]|datad                           ;
; 0.377 ; 0.377        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_REGISTER[4]|datad                         ;
; 0.377 ; 0.377        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_REGISTER[6]|datad                         ;
; 0.378 ; 0.378        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_MEMORY[6]|datad                           ;
; 0.381 ; 0.381        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; data_bus:INST_data_bus|o_REGISTER[2]                      ;
; 0.381 ; 0.381        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; data_bus:INST_data_bus|o_REGISTER[3]                      ;
; 0.382 ; 0.382        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Fall       ; data_bus:INST_data_bus|o_MEMORY[4]                        ;
; 0.383 ; 0.383        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Fall       ; data_bus:INST_data_bus|o_MEMORY[6]                        ;
; 0.409 ; 0.409        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_instruction_decoder|o_BUS_select[0]~clkctrl|inclk[0] ;
; 0.409 ; 0.409        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_instruction_decoder|o_BUS_select[0]~clkctrl|outclk   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_instruction_decoder|o_BUS_select[0]|q                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_instruction_decoder|o_BUS_select[0]|q                ;
; 0.587 ; 0.587        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_instruction_decoder|o_BUS_select[0]~clkctrl|inclk[0] ;
; 0.587 ; 0.587        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_instruction_decoder|o_BUS_select[0]~clkctrl|outclk   ;
; 0.613 ; 0.613        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Fall       ; data_bus:INST_data_bus|o_MEMORY[6]                        ;
; 0.613 ; 0.613        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; data_bus:INST_data_bus|o_REGISTER[2]                      ;
; 0.613 ; 0.613        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; data_bus:INST_data_bus|o_REGISTER[3]                      ;
; 0.614 ; 0.614        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Fall       ; data_bus:INST_data_bus|o_MEMORY[4]                        ;
; 0.617 ; 0.617        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_MEMORY[6]|datad                           ;
; 0.617 ; 0.617        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_REGISTER[6]|datad                         ;
; 0.618 ; 0.618        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_MEMORY[4]|datad                           ;
; 0.618 ; 0.618        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_REGISTER[4]|datad                         ;
; 0.619 ; 0.619        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_REGISTER[2]|datac                         ;
; 0.619 ; 0.619        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_REGISTER[3]|datac                         ;
; 0.619 ; 0.619        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; data_bus:INST_data_bus|o_REGISTER[0]                      ;
; 0.619 ; 0.619        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; data_bus:INST_data_bus|o_REGISTER[1]                      ;
; 0.619 ; 0.619        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; data_bus:INST_data_bus|o_REGISTER[5]                      ;
; 0.620 ; 0.620        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; data_bus:INST_data_bus|o_REGISTER[7]                      ;
; 0.622 ; 0.622        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; data_bus:INST_data_bus|o_REGISTER[6]                      ;
; 0.623 ; 0.623        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; data_bus:INST_data_bus|o_REGISTER[4]                      ;
; 0.625 ; 0.625        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_MEMORY[0]|datac                           ;
; 0.625 ; 0.625        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_MEMORY[2]|datac                           ;
; 0.625 ; 0.625        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_MEMORY[3]|datac                           ;
; 0.625 ; 0.625        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_MEMORY[5]|datac                           ;
; 0.625 ; 0.625        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_REGISTER[0]|datac                         ;
; 0.625 ; 0.625        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_REGISTER[1]|datac                         ;
; 0.625 ; 0.625        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_REGISTER[5]|datac                         ;
; 0.626 ; 0.626        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_MEMORY[1]|datac                           ;
; 0.626 ; 0.626        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_MEMORY[7]|datac                           ;
; 0.626 ; 0.626        ; 0.000          ; High Pulse Width ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Rise       ; INST_data_bus|o_REGISTER[7]|datac                         ;
; 0.628 ; 0.628        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Fall       ; data_bus:INST_data_bus|o_MEMORY[0]                        ;
; 0.628 ; 0.628        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Fall       ; data_bus:INST_data_bus|o_MEMORY[2]                        ;
; 0.628 ; 0.628        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Fall       ; data_bus:INST_data_bus|o_MEMORY[3]                        ;
; 0.628 ; 0.628        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Fall       ; data_bus:INST_data_bus|o_MEMORY[5]                        ;
; 0.629 ; 0.629        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Fall       ; data_bus:INST_data_bus|o_MEMORY[1]                        ;
; 0.629 ; 0.629        ; 0.000          ; Low Pulse Width  ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; Fall       ; data_bus:INST_data_bus|o_MEMORY[7]                        ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------+------------+-----------------------------------------------------------+


+--------------------------------------------------------------------------+
; Setup Times                                                              ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; i_CORE_HALT  ; i_CORE_CLK ; 1.348 ; 1.999 ; Rise       ; i_CORE_CLK      ;
; i_CORE_RESET ; i_CORE_CLK ; 2.030 ; 2.526 ; Rise       ; i_CORE_CLK      ;
+--------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------------+
; Hold Times                                                                 ;
+--------------+------------+--------+--------+------------+-----------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------+------------+--------+--------+------------+-----------------+
; i_CORE_HALT  ; i_CORE_CLK ; -0.888 ; -1.519 ; Rise       ; i_CORE_CLK      ;
; i_CORE_RESET ; i_CORE_CLK ; -0.900 ; -1.454 ; Rise       ; i_CORE_CLK      ;
+--------------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Clock to Output Times                                                   ;
+-------------+------------+-------+-------+------------+-----------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------+------------+-------+-------+------------+-----------------+
; o_DATA[*]   ; i_CORE_CLK ; 4.316 ; 4.529 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[0]  ; i_CORE_CLK ; 3.521 ; 3.600 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[1]  ; i_CORE_CLK ; 4.316 ; 4.529 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[2]  ; i_CORE_CLK ; 3.515 ; 3.604 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[3]  ; i_CORE_CLK ; 3.616 ; 3.705 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[4]  ; i_CORE_CLK ; 3.386 ; 3.456 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[5]  ; i_CORE_CLK ; 3.399 ; 3.462 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[6]  ; i_CORE_CLK ; 3.407 ; 3.481 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[7]  ; i_CORE_CLK ; 3.255 ; 3.310 ; Rise       ; i_CORE_CLK      ;
; o_STATE[*]  ; i_CORE_CLK ; 4.491 ; 4.681 ; Rise       ; i_CORE_CLK      ;
;  o_STATE[0] ; i_CORE_CLK ; 3.345 ; 3.291 ; Rise       ; i_CORE_CLK      ;
;  o_STATE[1] ; i_CORE_CLK ; 3.452 ; 3.540 ; Rise       ; i_CORE_CLK      ;
;  o_STATE[2] ; i_CORE_CLK ; 3.350 ; 3.423 ; Rise       ; i_CORE_CLK      ;
;  o_STATE[3] ; i_CORE_CLK ; 4.491 ; 4.681 ; Rise       ; i_CORE_CLK      ;
;  o_STATE[4] ; i_CORE_CLK ; 3.261 ; 3.329 ; Rise       ; i_CORE_CLK      ;
;  o_STATE[5] ; i_CORE_CLK ; 3.290 ; 3.342 ; Rise       ; i_CORE_CLK      ;
+-------------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Minimum Clock to Output Times                                           ;
+-------------+------------+-------+-------+------------+-----------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------+------------+-------+-------+------------+-----------------+
; o_DATA[*]   ; i_CORE_CLK ; 3.188 ; 3.240 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[0]  ; i_CORE_CLK ; 3.442 ; 3.517 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[1]  ; i_CORE_CLK ; 4.245 ; 4.453 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[2]  ; i_CORE_CLK ; 3.437 ; 3.522 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[3]  ; i_CORE_CLK ; 3.533 ; 3.618 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[4]  ; i_CORE_CLK ; 3.311 ; 3.378 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[5]  ; i_CORE_CLK ; 3.326 ; 3.385 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[6]  ; i_CORE_CLK ; 3.333 ; 3.403 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[7]  ; i_CORE_CLK ; 3.188 ; 3.240 ; Rise       ; i_CORE_CLK      ;
; o_STATE[*]  ; i_CORE_CLK ; 3.192 ; 3.221 ; Rise       ; i_CORE_CLK      ;
;  o_STATE[0] ; i_CORE_CLK ; 3.273 ; 3.221 ; Rise       ; i_CORE_CLK      ;
;  o_STATE[1] ; i_CORE_CLK ; 3.376 ; 3.460 ; Rise       ; i_CORE_CLK      ;
;  o_STATE[2] ; i_CORE_CLK ; 3.278 ; 3.348 ; Rise       ; i_CORE_CLK      ;
;  o_STATE[3] ; i_CORE_CLK ; 4.411 ; 4.597 ; Rise       ; i_CORE_CLK      ;
;  o_STATE[4] ; i_CORE_CLK ; 3.192 ; 3.258 ; Rise       ; i_CORE_CLK      ;
;  o_STATE[5] ; i_CORE_CLK ; 3.220 ; 3.271 ; Rise       ; i_CORE_CLK      ;
+-------------+------------+-------+-------+------------+-----------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                          ;
+---------------------------------------------------------------+----------+--------+----------+---------+---------------------+
; Clock                                                         ; Setup    ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+---------------------------------------------------------------+----------+--------+----------+---------+---------------------+
; Worst-case Slack                                              ; -6.035   ; -0.161 ; N/A      ; N/A     ; -3.000              ;
;  i_CORE_CLK                                                   ; -6.035   ; -0.161 ; N/A      ; N/A     ; -3.000              ;
;  instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -1.537   ; 0.056  ; N/A      ; N/A     ; 0.365               ;
; Design-wide TNS                                               ; -570.906 ; -1.137 ; 0.0      ; 0.0     ; -478.792            ;
;  i_CORE_CLK                                                   ; -550.277 ; -1.137 ; N/A      ; N/A     ; -478.792            ;
;  instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; -20.629  ; 0.000  ; N/A      ; N/A     ; 0.000               ;
+---------------------------------------------------------------+----------+--------+----------+---------+---------------------+


+--------------------------------------------------------------------------+
; Setup Times                                                              ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; i_CORE_HALT  ; i_CORE_CLK ; 2.381 ; 2.886 ; Rise       ; i_CORE_CLK      ;
; i_CORE_RESET ; i_CORE_CLK ; 3.527 ; 3.892 ; Rise       ; i_CORE_CLK      ;
+--------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------------+
; Hold Times                                                                 ;
+--------------+------------+--------+--------+------------+-----------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------+------------+--------+--------+------------+-----------------+
; i_CORE_HALT  ; i_CORE_CLK ; -0.888 ; -1.519 ; Rise       ; i_CORE_CLK      ;
; i_CORE_RESET ; i_CORE_CLK ; -0.900 ; -1.454 ; Rise       ; i_CORE_CLK      ;
+--------------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Clock to Output Times                                                   ;
+-------------+------------+-------+-------+------------+-----------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------+------------+-------+-------+------------+-----------------+
; o_DATA[*]   ; i_CORE_CLK ; 7.051 ; 7.177 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[0]  ; i_CORE_CLK ; 5.959 ; 5.974 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[1]  ; i_CORE_CLK ; 7.051 ; 7.177 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[2]  ; i_CORE_CLK ; 5.955 ; 5.965 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[3]  ; i_CORE_CLK ; 6.171 ; 6.138 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[4]  ; i_CORE_CLK ; 5.741 ; 5.732 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[5]  ; i_CORE_CLK ; 5.721 ; 5.741 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[6]  ; i_CORE_CLK ; 5.751 ; 5.774 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[7]  ; i_CORE_CLK ; 5.495 ; 5.495 ; Rise       ; i_CORE_CLK      ;
; o_STATE[*]  ; i_CORE_CLK ; 7.297 ; 7.443 ; Rise       ; i_CORE_CLK      ;
;  o_STATE[0] ; i_CORE_CLK ; 5.565 ; 5.531 ; Rise       ; i_CORE_CLK      ;
;  o_STATE[1] ; i_CORE_CLK ; 5.835 ; 5.861 ; Rise       ; i_CORE_CLK      ;
;  o_STATE[2] ; i_CORE_CLK ; 5.690 ; 5.669 ; Rise       ; i_CORE_CLK      ;
;  o_STATE[3] ; i_CORE_CLK ; 7.297 ; 7.443 ; Rise       ; i_CORE_CLK      ;
;  o_STATE[4] ; i_CORE_CLK ; 5.522 ; 5.507 ; Rise       ; i_CORE_CLK      ;
;  o_STATE[5] ; i_CORE_CLK ; 5.538 ; 5.543 ; Rise       ; i_CORE_CLK      ;
+-------------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Minimum Clock to Output Times                                           ;
+-------------+------------+-------+-------+------------+-----------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------+------------+-------+-------+------------+-----------------+
; o_DATA[*]   ; i_CORE_CLK ; 3.188 ; 3.240 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[0]  ; i_CORE_CLK ; 3.442 ; 3.517 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[1]  ; i_CORE_CLK ; 4.245 ; 4.453 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[2]  ; i_CORE_CLK ; 3.437 ; 3.522 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[3]  ; i_CORE_CLK ; 3.533 ; 3.618 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[4]  ; i_CORE_CLK ; 3.311 ; 3.378 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[5]  ; i_CORE_CLK ; 3.326 ; 3.385 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[6]  ; i_CORE_CLK ; 3.333 ; 3.403 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[7]  ; i_CORE_CLK ; 3.188 ; 3.240 ; Rise       ; i_CORE_CLK      ;
; o_STATE[*]  ; i_CORE_CLK ; 3.192 ; 3.221 ; Rise       ; i_CORE_CLK      ;
;  o_STATE[0] ; i_CORE_CLK ; 3.273 ; 3.221 ; Rise       ; i_CORE_CLK      ;
;  o_STATE[1] ; i_CORE_CLK ; 3.376 ; 3.460 ; Rise       ; i_CORE_CLK      ;
;  o_STATE[2] ; i_CORE_CLK ; 3.278 ; 3.348 ; Rise       ; i_CORE_CLK      ;
;  o_STATE[3] ; i_CORE_CLK ; 4.411 ; 4.597 ; Rise       ; i_CORE_CLK      ;
;  o_STATE[4] ; i_CORE_CLK ; 3.192 ; 3.258 ; Rise       ; i_CORE_CLK      ;
;  o_STATE[5] ; i_CORE_CLK ; 3.220 ; 3.271 ; Rise       ; i_CORE_CLK      ;
+-------------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; o_DATA[0]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_DATA[1]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_DATA[2]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_DATA[3]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_DATA[4]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_DATA[5]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_DATA[6]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_DATA[7]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_STATE[0]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_STATE[1]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_STATE[2]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_STATE[3]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_STATE[4]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_STATE[5]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_STATE[6]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; i_CORE_CLK              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; i_CORE_RESET            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; i_CORE_HALT             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; o_DATA[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; o_DATA[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.33 V              ; -0.00317 V          ; 0.162 V                              ; 0.063 V                              ; 3.54e-09 s                  ; 3.41e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.33 V             ; -0.00317 V         ; 0.162 V                             ; 0.063 V                             ; 3.54e-09 s                 ; 3.41e-09 s                 ; Yes                       ; Yes                       ;
; o_DATA[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; o_DATA[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; o_DATA[4]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; o_DATA[5]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; o_DATA[6]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; o_DATA[7]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; o_STATE[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; o_STATE[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; o_STATE[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; o_STATE[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.33 V              ; -0.00341 V          ; 0.17 V                               ; 0.084 V                              ; 3.33e-09 s                  ; 3.24e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.33 V             ; -0.00341 V         ; 0.17 V                              ; 0.084 V                             ; 3.33e-09 s                 ; 3.24e-09 s                 ; Yes                       ; Yes                       ;
; o_STATE[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; o_STATE[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; o_STATE[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.33 V              ; -0.00317 V          ; 0.162 V                              ; 0.063 V                              ; 3.54e-09 s                  ; 3.41e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.33 V             ; -0.00317 V         ; 0.162 V                             ; 0.063 V                             ; 3.54e-09 s                 ; 3.41e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.68e-07 V                   ; 2.35 V              ; -0.0132 V           ; 0.2 V                                ; 0.027 V                              ; 5.26e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.68e-07 V                  ; 2.35 V             ; -0.0132 V          ; 0.2 V                               ; 0.027 V                             ; 5.26e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.36e-07 V                   ; 2.35 V              ; -0.00444 V          ; 0.18 V                               ; 0.019 V                              ; 7.23e-10 s                  ; 9.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.36e-07 V                  ; 2.35 V             ; -0.00444 V         ; 0.18 V                              ; 0.019 V                             ; 7.23e-10 s                 ; 9.82e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; o_DATA[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; o_DATA[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.64 V              ; -0.0109 V           ; 0.244 V                              ; 0.16 V                               ; 2.42e-09 s                  ; 2.37e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.64 V             ; -0.0109 V          ; 0.244 V                             ; 0.16 V                              ; 2.42e-09 s                 ; 2.37e-09 s                 ; No                        ; Yes                       ;
; o_DATA[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; o_DATA[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; o_DATA[4]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; o_DATA[5]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; o_DATA[6]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; o_DATA[7]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; o_STATE[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; o_STATE[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; o_STATE[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; o_STATE[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.64 V              ; -0.011 V            ; 0.212 V                              ; 0.198 V                              ; 2.38e-09 s                  ; 2.29e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.64 V             ; -0.011 V           ; 0.212 V                             ; 0.198 V                             ; 2.38e-09 s                 ; 2.29e-09 s                 ; No                        ; Yes                       ;
; o_STATE[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; o_STATE[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; o_STATE[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.64 V              ; -0.0109 V           ; 0.244 V                              ; 0.16 V                               ; 2.42e-09 s                  ; 2.37e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.64 V             ; -0.0109 V          ; 0.244 V                             ; 0.16 V                              ; 2.42e-09 s                 ; 2.37e-09 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.72 V              ; -0.0747 V           ; 0.28 V                               ; 0.169 V                              ; 3.1e-10 s                   ; 3.01e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.72 V             ; -0.0747 V          ; 0.28 V                              ; 0.169 V                             ; 3.1e-10 s                  ; 3.01e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.53e-08 V                   ; 2.7 V               ; -0.0212 V           ; 0.204 V                              ; 0.049 V                              ; 4.85e-10 s                  ; 6.73e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.53e-08 V                  ; 2.7 V              ; -0.0212 V          ; 0.204 V                             ; 0.049 V                             ; 4.85e-10 s                 ; 6.73e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                         ;
+--------------------------------------------------------------+--------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                   ; To Clock                                                     ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------------------+--------------------------------------------------------------+----------+----------+----------+----------+
; i_CORE_CLK                                                   ; i_CORE_CLK                                                   ; 5527     ; 32       ; 40       ; 0        ;
; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK                                                   ; 49       ; 25       ; 0        ; 0        ;
; i_CORE_CLK                                                   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 24       ; 0        ; 24       ; 0        ;
+--------------------------------------------------------------+--------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                          ;
+--------------------------------------------------------------+--------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                   ; To Clock                                                     ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------------------+--------------------------------------------------------------+----------+----------+----------+----------+
; i_CORE_CLK                                                   ; i_CORE_CLK                                                   ; 5527     ; 32       ; 40       ; 0        ;
; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; i_CORE_CLK                                                   ; 49       ; 25       ; 0        ; 0        ;
; i_CORE_CLK                                                   ; instruction_decoder:INST_instruction_decoder|o_BUS_select[0] ; 24       ; 0        ; 24       ; 0        ;
+--------------------------------------------------------------+--------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 2     ; 2    ;
; Unconstrained Input Port Paths  ; 22    ; 22   ;
; Unconstrained Output Ports      ; 14    ; 14   ;
; Unconstrained Output Port Paths ; 14    ; 14   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.1.4 Build 182 03/12/2014 SJ Web Edition
    Info: Processing started: Wed Apr 24 11:53:57 2019
Info: Command: quartus_sta cpu_core -c cpu_core
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Core supply voltage is 1.2V
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 16 combinational loops as latches.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'cpu_core.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name i_CORE_CLK i_CORE_CLK
    Info (332105): create_clock -period 1.000 -name instruction_decoder:INST_instruction_decoder|o_BUS_select[0] instruction_decoder:INST_instruction_decoder|o_BUS_select[0]
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -6.035
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -6.035            -550.277 i_CORE_CLK 
    Info (332119):    -1.537             -20.629 instruction_decoder:INST_instruction_decoder|o_BUS_select[0] 
Info (332146): Worst-case hold slack is -0.161
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.161              -0.333 i_CORE_CLK 
    Info (332119):     0.174               0.000 instruction_decoder:INST_instruction_decoder|o_BUS_select[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -478.792 i_CORE_CLK 
    Info (332119):     0.405               0.000 instruction_decoder:INST_instruction_decoder|o_BUS_select[0] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -5.348
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -5.348            -468.313 i_CORE_CLK 
    Info (332119):    -1.379             -17.969 instruction_decoder:INST_instruction_decoder|o_BUS_select[0] 
Info (332146): Worst-case hold slack is -0.143
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.143              -0.299 i_CORE_CLK 
    Info (332119):     0.195               0.000 instruction_decoder:INST_instruction_decoder|o_BUS_select[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -478.792 i_CORE_CLK 
    Info (332119):     0.434               0.000 instruction_decoder:INST_instruction_decoder|o_BUS_select[0] 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -2.947
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.947            -202.987 i_CORE_CLK 
    Info (332119):    -0.592              -6.030 instruction_decoder:INST_instruction_decoder|o_BUS_select[0] 
Info (332146): Worst-case hold slack is -0.133
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.133              -1.137 i_CORE_CLK 
    Info (332119):     0.056               0.000 instruction_decoder:INST_instruction_decoder|o_BUS_select[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -378.611 i_CORE_CLK 
    Info (332119):     0.365               0.000 instruction_decoder:INST_instruction_decoder|o_BUS_select[0] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 6 warnings
    Info: Peak virtual memory: 4644 megabytes
    Info: Processing ended: Wed Apr 24 11:53:59 2019
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


