
---------- Begin Simulation Statistics ----------
final_tick                                88090718500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 283208                       # Simulator instruction rate (inst/s)
host_mem_usage                                 684080                       # Number of bytes of host memory used
host_op_rate                                   283764                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   353.10                       # Real time elapsed on the host
host_tick_rate                              249479741                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     100196369                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.088091                       # Number of seconds simulated
sim_ticks                                 88090718500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.695641                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 2095395                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              2101792                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  6                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             81343                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           3727681                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                291                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             808                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              517                       # Number of indirect misses.
system.cpu.branchPred.lookups                 4477763                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   65341                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          171                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     100196369                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.761814                       # CPI: cycles per instruction
system.cpu.discardedOps                        190660                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           42610103                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          43402262                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         11001392                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        43340043                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.567597                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        176181437                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46531437     46.44%     46.44% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20720      0.02%     46.46% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::MemRead               42693580     42.61%     89.07% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10950614     10.93%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100196369                       # Class of committed instruction
system.cpu.tickCycles                       132841394                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    84                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       267708                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        544041                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          120                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            7                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       710985                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          706                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1423436                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            713                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  88090718500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             109123                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       189567                       # Transaction distribution
system.membus.trans_dist::CleanEvict            78129                       # Transaction distribution
system.membus.trans_dist::ReadExReq            167222                       # Transaction distribution
system.membus.trans_dist::ReadExResp           167221                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        109123                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       820385                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 820385                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     29818304                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                29818304                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            276345                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  276345    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              276345                       # Request fanout histogram
system.membus.respLayer1.occupancy         1499162000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.7                       # Layer utilization (%)
system.membus.reqLayer0.occupancy          1359524500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.5                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  88090718500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            426080                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       805588                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          302                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          173482                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           286373                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          286372                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           747                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       425333                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1796                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      2134092                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2135888                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        67136                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     84974464                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               85041600                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          268389                       # Total snoops (count)
system.tol2bus.snoopTraffic                  12132288                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           980842                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000858                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.029529                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 980007     99.91%     99.91% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    828      0.08%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      7      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             980842                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1328041000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1067558997                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1120500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  88090718500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                   74                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               436031                       # number of demand (read+write) hits
system.l2.demand_hits::total                   436105                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  74                       # number of overall hits
system.l2.overall_hits::.cpu.data              436031                       # number of overall hits
system.l2.overall_hits::total                  436105                       # number of overall hits
system.l2.demand_misses::.cpu.inst                673                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             275675                       # number of demand (read+write) misses
system.l2.demand_misses::total                 276348                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               673                       # number of overall misses
system.l2.overall_misses::.cpu.data            275675                       # number of overall misses
system.l2.overall_misses::total                276348                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     53072500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  23949705500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      24002778000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     53072500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  23949705500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     24002778000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              747                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           711706                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               712453                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             747                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          711706                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              712453                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.900937                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.387344                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.387882                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.900937                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.387344                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.387882                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 78859.583952                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 86876.595629                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 86857.071519                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 78859.583952                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 86876.595629                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 86857.071519                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              189567                       # number of writebacks
system.l2.writebacks::total                    189567                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   3                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  3                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           673                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        275672                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            276345                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          673                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       275672                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           276345                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     46342500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  21192797500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  21239140000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     46342500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  21192797500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  21239140000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.900937                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.387340                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.387878                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.900937                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.387340                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.387878                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 68859.583952                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 76876.859093                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 76857.334129                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 68859.583952                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 76876.859093                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 76857.334129                       # average overall mshr miss latency
system.l2.replacements                         268389                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       616021                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           616021                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       616021                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       616021                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          293                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              293                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          293                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          293                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           20                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            20                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data            119151                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                119151                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          167222                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              167222                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  14973559500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   14973559500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        286373                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            286373                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.583931                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.583931                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 89542.999725                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 89542.999725                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       167222                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         167222                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  13301349500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  13301349500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.583931                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.583931                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 79543.059526                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 79543.059526                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             74                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 74                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          673                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              673                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     53072500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     53072500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          747                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            747                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.900937                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.900937                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 78859.583952                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 78859.583952                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          673                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          673                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     46342500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     46342500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.900937                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.900937                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 68859.583952                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 68859.583952                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        316880                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            316880                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data       108453                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          108453                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   8976146000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   8976146000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       425333                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        425333                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.254984                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.254984                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 82765.308475                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 82765.308475                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data       108450                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       108450                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   7891448000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   7891448000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.254977                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.254977                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 72765.772245                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 72765.772245                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  88090718500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8043.415096                       # Cycle average of tags in use
system.l2.tags.total_refs                     1423292                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    276581                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      5.146022                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      17.704312                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        27.331618                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      7998.379166                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.002161                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.003336                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.976365                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.981862                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          141                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          351                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         4131                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         3569                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  23049637                       # Number of tag accesses
system.l2.tags.data_accesses                 23049637                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  88090718500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          43072                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       17643008                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           17686080                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        43072                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         43072                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     12132288                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        12132288                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             673                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          275672                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              276345                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       189567                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             189567                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            488950                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         200282258                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             200771208                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       488950                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           488950                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      137724930                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            137724930                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      137724930                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           488950                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        200282258                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            338496138                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    189567.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       673.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    274868.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.013039156500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        11262                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        11262                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              748455                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             178575                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      276345                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     189567                       # Number of write requests accepted
system.mem_ctrls.readBursts                    276345                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   189567                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    804                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             17688                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             17134                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             16943                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             17138                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             18020                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             17800                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             16417                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             17108                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             17138                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             17308                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            16610                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            16587                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            17687                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            17851                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            16833                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            17279                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             12060                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             11570                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             11503                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             11770                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             12905                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             12529                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             11097                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             11678                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             11676                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             12015                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            11433                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            11484                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            12280                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            12371                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            11315                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            11858                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.10                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.48                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   4680017750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1377705000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              9846411500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     16984.83                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                35734.83                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   155192                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   97577                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 56.32                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                51.47                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                276345                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               189567                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  204807                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   67216                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    3070                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     447                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   4311                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   4438                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  10009                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  11408                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  11379                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  11394                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  11371                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  11375                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  11368                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  11407                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  11923                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  11346                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  11333                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  11366                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  11327                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  11267                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  11263                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  11262                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       212306                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    140.197338                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    92.317592                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   199.490575                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       156648     73.78%     73.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        30347     14.29%     88.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         4357      2.05%     90.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2378      1.12%     91.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        10458      4.93%     96.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          720      0.34%     96.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          466      0.22%     96.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          441      0.21%     96.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         6491      3.06%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       212306                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        11262                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      24.465814                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     21.912812                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     35.764030                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63          11143     98.94%     98.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127           67      0.59%     99.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191            5      0.04%     99.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255            8      0.07%     99.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319           26      0.23%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383            1      0.01%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-511            1      0.01%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-639            1      0.01%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-703            1      0.01%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-959            1      0.01%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-1023            3      0.03%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087            2      0.02%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1088-1151            1      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1343            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1471            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         11262                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        11262                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.830403                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.798293                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.051809                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6795     60.34%     60.34% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              118      1.05%     61.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             3828     33.99%     95.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              506      4.49%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               15      0.13%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         11262                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               17634624                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   51456                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                12130816                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                17686080                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             12132288                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       200.19                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       137.71                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    200.77                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    137.72                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.64                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.56                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.08                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   88090685000                       # Total gap between requests
system.mem_ctrls.avgGap                     189071.51                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        43072                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     17591552                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     12130816                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 488950.490283491090                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 199698132.783421456814                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 137708219.510095149279                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          673                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       275672                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       189567                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     18760500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   9827651000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 2075774440000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     27875.93                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     35649.80                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  10950083.30                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    54.35                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            756340200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            401985375                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           980272020                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          492935040                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     6953422320.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      25978370730                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      11950313280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        47513638965                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        539.371682                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  30801514500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2941380000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  54347824000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            759596040                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            403715895                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           987090720                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          496484640                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     6953422320.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      26470455150                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      11535926400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        47606691165                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        540.428004                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  29724137250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2941380000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  55425201250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON     88090718500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  88090718500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      9662672                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          9662672                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      9662672                       # number of overall hits
system.cpu.icache.overall_hits::total         9662672                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          747                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            747                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          747                       # number of overall misses
system.cpu.icache.overall_misses::total           747                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     55735000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     55735000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     55735000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     55735000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      9663419                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      9663419                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      9663419                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      9663419                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000077                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000077                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000077                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000077                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 74611.780455                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 74611.780455                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 74611.780455                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 74611.780455                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          302                       # number of writebacks
system.cpu.icache.writebacks::total               302                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          747                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          747                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          747                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          747                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     54988000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     54988000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     54988000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     54988000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000077                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000077                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000077                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000077                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 73611.780455                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 73611.780455                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 73611.780455                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 73611.780455                       # average overall mshr miss latency
system.cpu.icache.replacements                    302                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      9662672                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         9662672                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          747                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           747                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     55735000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     55735000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      9663419                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      9663419                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000077                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000077                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 74611.780455                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 74611.780455                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          747                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          747                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     54988000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     54988000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000077                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000077                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 73611.780455                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 73611.780455                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  88090718500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           362.377072                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             9663419                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               747                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          12936.303882                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   362.377072                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.707768                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.707768                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          445                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          106                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          339                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.869141                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          19327585                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         19327585                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  88090718500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  88090718500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  88090718500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     51314877                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51314877                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51315386                       # number of overall hits
system.cpu.dcache.overall_hits::total        51315386                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       762471                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         762471                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       770381                       # number of overall misses
system.cpu.dcache.overall_misses::total        770381                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  31320825991                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  31320825991                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  31320825991                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  31320825991                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52077348                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52077348                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52085767                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52085767                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.014641                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.014641                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.014791                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.014791                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 41078.055416                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 41078.055416                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 40656.280452                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 40656.280452                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       195544                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              3252                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    60.130381                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       616021                       # number of writebacks
system.cpu.dcache.writebacks::total            616021                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        58670                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        58670                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        58670                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        58670                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       703801                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       703801                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       711706                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       711706                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  28999535000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  28999535000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  29600756999                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  29600756999                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.013515                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.013515                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.013664                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.013664                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 41204.168508                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 41204.168508                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 41591.270832                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 41591.270832                       # average overall mshr miss latency
system.cpu.dcache.replacements                 710681                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40709818                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40709818                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       417439                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        417439                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  12761143500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  12761143500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41127257                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41127257                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.010150                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.010150                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 30570.079700                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 30570.079700                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           11                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       417428                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       417428                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  12342991000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  12342991000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.010150                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.010150                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 29569.149650                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 29569.149650                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10605059                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10605059                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       345032                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       345032                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  18559682491                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  18559682491                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10950091                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10950091                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.031510                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.031510                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 53791.191805                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 53791.191805                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        58659                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        58659                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       286373                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       286373                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  16656544000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  16656544000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.026153                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.026153                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 58163.807342                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 58163.807342                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          509                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           509                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         7910                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         7910                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.939542                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.939542                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         7905                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         7905                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    601221999                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    601221999                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.938948                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.938948                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 76055.913852                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 76055.913852                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  88090718500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1008.841154                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52027167                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            711705                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             73.102152                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1008.841154                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.985196                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.985196                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          168                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          355                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          499                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         104883391                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        104883391                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  88090718500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  88090718500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
