# ******************************************************************************

# iCEcube Static Timer

# Version:            2020.12.27943

# Build Date:         Dec  9 2020 17:33:20

# File Generated:     Dec 22 2023 21:20:05

# Purpose:            Timing Report with critical paths info

# Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

# ******************************************************************************

Device: iCE40HX1K
Derating factors (Best:Typical:Worst) :-  ( 0.563724 : 0.623363 : 0.701346 )
Derating factor used to generate this timing report:  Worst
Based on the following operating conditions 
Junction Temperature(degree Celsius): 85
Core Voltage(V): 1.14
Process Corner:  Worst
NOTE:
Please check both worst-case and best-case scenarios for "Setup Times" 
and "Hold Times" checks
 #####################################################################
                    Table of Contents
 =====================================================================
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup Times
		3.2::Clock to Out
		3.3::Pad to Pad
		3.4::Hold Times
		3.5::Minimum Clock to Out
		3.6::Minimum Pad To Pad
	4::Path Details for Clock Frequency Summary
	5::Path Details for Clock Relationship Summary
	6::Path Details for DataSheet
		6.1::Setup Times Path Details
			6.1.1::Path details for port: A[0]
			6.1.2::Path details for port: A[1]
			6.1.3::Path details for port: A[2]
			6.1.4::Path details for port: A[3]
			6.1.5::Path details for port: A[4]
			6.1.6::Path details for port: A[5]
			6.1.7::Path details for port: A[6]
			6.1.8::Path details for port: A[7]
			6.1.9::Path details for port: B[0]
			6.1.10::Path details for port: B[1]
			6.1.11::Path details for port: B[2]
			6.1.12::Path details for port: B[3]
			6.1.13::Path details for port: B[4]
			6.1.14::Path details for port: B[5]
			6.1.15::Path details for port: B[6]
			6.1.16::Path details for port: B[7]
			6.1.17::Path details for port: s[0]
			6.1.18::Path details for port: s[1]
			6.1.19::Path details for port: s[2]
			6.1.20::Path details for port: s[3]
		6.2::Clock to Out Path Details
			6.2.1::Path details for port: alu_out[0]
			6.2.2::Path details for port: alu_out[1]
			6.2.3::Path details for port: alu_out[2]
			6.2.4::Path details for port: alu_out[3]
			6.2.5::Path details for port: alu_out[4]
			6.2.6::Path details for port: alu_out[5]
			6.2.7::Path details for port: alu_out[6]
			6.2.8::Path details for port: alu_out[7]
		6.3::PI to PO Path Details
		6.4::Hold Times Path Details
			6.4.1::Path details for port: A[0]
			6.4.2::Path details for port: A[1]
			6.4.3::Path details for port: A[2]
			6.4.4::Path details for port: A[3]
			6.4.5::Path details for port: A[4]
			6.4.6::Path details for port: A[5]
			6.4.7::Path details for port: A[6]
			6.4.8::Path details for port: A[7]
			6.4.9::Path details for port: B[0]
			6.4.10::Path details for port: B[1]
			6.4.11::Path details for port: B[2]
			6.4.12::Path details for port: B[3]
			6.4.13::Path details for port: B[4]
			6.4.14::Path details for port: B[5]
			6.4.15::Path details for port: B[6]
			6.4.16::Path details for port: B[7]
			6.4.17::Path details for port: s[0]
			6.4.18::Path details for port: s[1]
			6.4.19::Path details for port: s[2]
			6.4.20::Path details for port: s[3]
		6.5::Minimum Clock to Out Path Details
			6.5.1::Path details for port: alu_out[0]
			6.5.2::Path details for port: alu_out[1]
			6.5.3::Path details for port: alu_out[2]
			6.5.4::Path details for port: alu_out[3]
			6.5.5::Path details for port: alu_out[4]
			6.5.6::Path details for port: alu_out[5]
			6.5.7::Path details for port: alu_out[6]
			6.5.8::Path details for port: alu_out[7]
		6.6::Minimum Pad To Pad Path Details
 =====================================================================
                    End of Table of Contents
 #####################################################################

 #####################################################################
                    1::Clock Frequency Summary
 =====================================================================
Number of clocks: 1
Clock: alu_behavioral|clk  | N/A  | Target: 1.00 MHz  | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock  Capture Clock  Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

                        3.1::Setup Times
                        ----------------

Data Port  Clock Port  Setup Times  Clock Reference:Phase  
---------  ----------  -----------  ---------------------  
A[0]       clk         4259         alu_behavioral|clk:R   
A[1]       clk         5290         alu_behavioral|clk:R   
A[2]       clk         5030         alu_behavioral|clk:R   
A[3]       clk         4967         alu_behavioral|clk:R   
A[4]       clk         4729         alu_behavioral|clk:R   
A[5]       clk         4027         alu_behavioral|clk:R   
A[6]       clk         4076         alu_behavioral|clk:R   
A[7]       clk         4413         alu_behavioral|clk:R   
B[0]       clk         4813         alu_behavioral|clk:R   
B[1]       clk         5872         alu_behavioral|clk:R   
B[2]       clk         5963         alu_behavioral|clk:R   
B[3]       clk         4946         alu_behavioral|clk:R   
B[4]       clk         5493         alu_behavioral|clk:R   
B[5]       clk         4778         alu_behavioral|clk:R   
B[6]       clk         4581         alu_behavioral|clk:R   
B[7]       clk         3950         alu_behavioral|clk:R   
s[0]       clk         6096         alu_behavioral|clk:R   
s[1]       clk         5661         alu_behavioral|clk:R   
s[2]       clk         3305         alu_behavioral|clk:R   
s[3]       clk         3726         alu_behavioral|clk:R   


                       3.2::Clock to Out
                       -----------------

Data Port   Clock Port  Clock to Out  Clock Reference:Phase  
----------  ----------  ------------  ---------------------  
alu_out[0]  clk         4955          alu_behavioral|clk:R   
alu_out[1]  clk         4955          alu_behavioral|clk:R   
alu_out[2]  clk         4955          alu_behavioral|clk:R   
alu_out[3]  clk         4955          alu_behavioral|clk:R   
alu_out[4]  clk         4955          alu_behavioral|clk:R   
alu_out[5]  clk         4955          alu_behavioral|clk:R   
alu_out[6]  clk         4955          alu_behavioral|clk:R   
alu_out[7]  clk         4955          alu_behavioral|clk:R   


                         3.3::Pad to Pad
                         ---------------

Port Name (Input)  Port Name (Output)  Pad to Pad  
-----------------  ------------------  ----------  


                         3.4::Hold Times
                         ---------------

Data Port  Clock Port  Hold Times  Clock Reference:Phase  
---------  ----------  ----------  ---------------------  
A[0]       clk         -1859       alu_behavioral|clk:R   
A[1]       clk         -2308       alu_behavioral|clk:R   
A[2]       clk         -2715       alu_behavioral|clk:R   
A[3]       clk         -2210       alu_behavioral|clk:R   
A[4]       clk         -2792       alu_behavioral|clk:R   
A[5]       clk         -1565       alu_behavioral|clk:R   
A[6]       clk         -2140       alu_behavioral|clk:R   
A[7]       clk         -2981       alu_behavioral|clk:R   
B[0]       clk         -2441       alu_behavioral|clk:R   
B[1]       clk         -2561       alu_behavioral|clk:R   
B[2]       clk         -2813       alu_behavioral|clk:R   
B[3]       clk         -1677       alu_behavioral|clk:R   
B[4]       clk         -2273       alu_behavioral|clk:R   
B[5]       clk         -1607       alu_behavioral|clk:R   
B[6]       clk         -3185       alu_behavioral|clk:R   
B[7]       clk         -3045       alu_behavioral|clk:R   
s[0]       clk         -1600       alu_behavioral|clk:R   
s[1]       clk         -898        alu_behavioral|clk:R   
s[2]       clk         -548        alu_behavioral|clk:R   
s[3]       clk         20          alu_behavioral|clk:R   


               3.5::Minimum Clock to Out
               -------------------------

Data Port   Clock Port  Minimum Clock to Out  Clock Reference:Phase  
----------  ----------  --------------------  ---------------------  
alu_out[0]  clk         4865                  alu_behavioral|clk:R   
alu_out[1]  clk         4865                  alu_behavioral|clk:R   
alu_out[2]  clk         4865                  alu_behavioral|clk:R   
alu_out[3]  clk         4865                  alu_behavioral|clk:R   
alu_out[4]  clk         4865                  alu_behavioral|clk:R   
alu_out[5]  clk         4865                  alu_behavioral|clk:R   
alu_out[6]  clk         4865                  alu_behavioral|clk:R   
alu_out[7]  clk         4865                  alu_behavioral|clk:R   


                 3.6::Minimum Pad To Pad
                 -----------------------

Port Name (Input)  Port Name (Output)  Minimum Pad To Pad  
-----------------  ------------------  ------------------  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary

===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 


===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 


##################################################################### 
                    6::Path Details for DataSheet
===================================================================== 


6.1::Setup Times Path Details           
--------------------------------------------------

6.1.1::Path details for port: A[0]      
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : A[0]
Clock Port        : clk
Clock Reference   : alu_behavioral|clk:R
Setup Time        : 4259


Data Path Delay                6643
+ Setup Time                     77
- Capture Clock Path Delay    -2461
---------------------------- ------
Setup to Clock                 4259

Data Path
pin name                                model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------  -------------------------  -----  -----------------  ----  ------  
A[0]                                    alu_behavioral             0      0                  RISE  1       
A_ibuf_0_iopad/PACKAGEPIN:in            IO_PAD                     0      0                  RISE  1       
A_ibuf_0_iopad/DOUT                     IO_PAD                     590    590                RISE  1       
A_ibuf_0_preio/PADIN                    PRE_IO_PIN_TYPE_000001     0      590                RISE  1       
A_ibuf_0_preio/DIN0                     PRE_IO_PIN_TYPE_000001     617    1207               RISE  1       
I__351/I                                LocalMux                   0      1207               RISE  1       
I__351/O                                LocalMux                   330    1537               RISE  1       
I__354/I                                InMux                      0      1537               RISE  1       
I__354/O                                InMux                      259    1796               RISE  1       
B_ibuf_RNIU5QF1_0_LC_1_11_1/in3         LogicCell40_SEQ_MODE_0000  0      1796               RISE  1       
B_ibuf_RNIU5QF1_0_LC_1_11_1/lcout       LogicCell40_SEQ_MODE_0000  316    2112               RISE  1       
I__226/I                                LocalMux                   0      2112               RISE  1       
I__226/O                                LocalMux                   330    2442               RISE  1       
I__227/I                                InMux                      0      2442               RISE  1       
I__227/O                                InMux                      259    2701               RISE  1       
alu_out_RNO_1_0_LC_2_10_1/in1           LogicCell40_SEQ_MODE_0000  0      2701               RISE  1       
alu_out_RNO_1_0_LC_2_10_1/carryout      LogicCell40_SEQ_MODE_0000  259    2961               RISE  2       
alu_out_RNO_1_1_LC_2_10_2/carryin       LogicCell40_SEQ_MODE_0000  0      2961               RISE  1       
alu_out_RNO_1_1_LC_2_10_2/carryout      LogicCell40_SEQ_MODE_0000  126    3087               RISE  2       
alu_out_RNO_1_2_LC_2_10_3/carryin       LogicCell40_SEQ_MODE_0000  0      3087               RISE  1       
alu_out_RNO_1_2_LC_2_10_3/carryout      LogicCell40_SEQ_MODE_0000  126    3213               RISE  2       
alu_out_RNO_1_3_LC_2_10_4/carryin       LogicCell40_SEQ_MODE_0000  0      3213               RISE  1       
alu_out_RNO_1_3_LC_2_10_4/carryout      LogicCell40_SEQ_MODE_0000  126    3339               RISE  2       
alu_out_RNO_1_4_LC_2_10_5/carryin       LogicCell40_SEQ_MODE_0000  0      3339               RISE  1       
alu_out_RNO_1_4_LC_2_10_5/carryout      LogicCell40_SEQ_MODE_0000  126    3466               RISE  2       
alu_out_RNO_1_5_LC_2_10_6/carryin       LogicCell40_SEQ_MODE_0000  0      3466               RISE  1       
alu_out_RNO_1_5_LC_2_10_6/carryout      LogicCell40_SEQ_MODE_0000  126    3592               RISE  2       
I__300/I                                InMux                      0      3592               RISE  1       
I__300/O                                InMux                      259    3851               RISE  1       
alu_out_RNO_1_6_LC_2_10_7/in3           LogicCell40_SEQ_MODE_0000  0      3851               RISE  1       
alu_out_RNO_1_6_LC_2_10_7/lcout         LogicCell40_SEQ_MODE_0000  316    4167               RISE  1       
I__301/I                                LocalMux                   0      4167               RISE  1       
I__301/O                                LocalMux                   330    4496               RISE  1       
I__302/I                                InMux                      0      4496               RISE  1       
I__302/O                                InMux                      259    4756               RISE  1       
alu_out_RNO_6_LC_1_10_5/in0             LogicCell40_SEQ_MODE_0000  0      4756               RISE  1       
alu_out_RNO_6_LC_1_10_5/lcout           LogicCell40_SEQ_MODE_0000  449    5205               RISE  1       
I__144/I                                Odrv4                      0      5205               RISE  1       
I__144/O                                Odrv4                      351    5556               RISE  1       
I__145/I                                Span4Mux_v                 0      5556               RISE  1       
I__145/O                                Span4Mux_v                 351    5906               RISE  1       
I__146/I                                Span4Mux_s0_h              0      5906               RISE  1       
I__146/O                                Span4Mux_s0_h              147    6053               RISE  1       
I__147/I                                LocalMux                   0      6053               RISE  1       
I__147/O                                LocalMux                   330    6383               RISE  1       
I__148/I                                IoInMux                    0      6383               RISE  1       
I__148/O                                IoInMux                    259    6643               RISE  1       
alu_out_obuf_6_preio/DOUT0(alu_out[6])  PRE_IO_PIN_TYPE_010101     0      6643               RISE  1       

Capture Clock Path
pin name                                          model name              delay  cummulative delay  edge  Fanout  
------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
clk                                               alu_behavioral          0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                  0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                  590    590                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF             0      590                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF             1408   1998               RISE  1       
I__105/I                                          gio2CtrlBuf             0      1998               RISE  1       
I__105/O                                          gio2CtrlBuf             0      1998               RISE  1       
I__106/I                                          GlobalMux               0      1998               RISE  1       
I__106/O                                          GlobalMux               154    2153               RISE  1       
I__109/I                                          ClkMux                  0      2153               RISE  1       
I__109/O                                          ClkMux                  309    2461               RISE  1       
alu_out_obuf_6_preio/OUTPUTCLK                    PRE_IO_PIN_TYPE_010101  0      2461               RISE  1       

6.1.2::Path details for port: A[1]      
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : A[1]
Clock Port        : clk
Clock Reference   : alu_behavioral|clk:R
Setup Time        : 5290


Data Path Delay                7674
+ Setup Time                     77
- Capture Clock Path Delay    -2461
---------------------------- ------
Setup to Clock                 5290

Data Path
pin name                                model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------  -------------------------  -----  -----------------  ----  ------  
A[1]                                    alu_behavioral             0      0                  RISE  1       
A_ibuf_1_iopad/PACKAGEPIN:in            IO_PAD                     0      0                  RISE  1       
A_ibuf_1_iopad/DOUT                     IO_PAD                     590    590                RISE  1       
A_ibuf_1_preio/PADIN                    PRE_IO_PIN_TYPE_000001     0      590                RISE  1       
A_ibuf_1_preio/DIN0                     PRE_IO_PIN_TYPE_000001     617    1207               RISE  1       
I__241/I                                Odrv4                      0      1207               RISE  1       
I__241/O                                Odrv4                      351    1558               RISE  1       
I__242/I                                Span4Mux_v                 0      1558               RISE  1       
I__242/O                                Span4Mux_v                 351    1909               RISE  1       
I__243/I                                Span4Mux_v                 0      1909               RISE  1       
I__243/O                                Span4Mux_v                 351    2259               RISE  1       
I__246/I                                LocalMux                   0      2259               RISE  1       
I__246/O                                LocalMux                   330    2589               RISE  1       
I__249/I                                InMux                      0      2589               RISE  1       
I__249/O                                InMux                      259    2848               RISE  1       
B_ibuf_RNI08QF1_1_LC_1_11_0/in0         LogicCell40_SEQ_MODE_0000  0      2848               RISE  1       
B_ibuf_RNI08QF1_1_LC_1_11_0/lcout       LogicCell40_SEQ_MODE_0000  449    3297               RISE  1       
I__336/I                                LocalMux                   0      3297               RISE  1       
I__336/O                                LocalMux                   330    3627               RISE  1       
I__337/I                                InMux                      0      3627               RISE  1       
I__337/O                                InMux                      259    3886               RISE  1       
I__338/I                                CascadeMux                 0      3886               RISE  1       
I__338/O                                CascadeMux                 0      3886               RISE  1       
alu_out_RNO_1_1_LC_2_10_2/in2           LogicCell40_SEQ_MODE_0000  0      3886               RISE  1       
alu_out_RNO_1_1_LC_2_10_2/carryout      LogicCell40_SEQ_MODE_0000  231    4118               RISE  2       
alu_out_RNO_1_2_LC_2_10_3/carryin       LogicCell40_SEQ_MODE_0000  0      4118               RISE  1       
alu_out_RNO_1_2_LC_2_10_3/carryout      LogicCell40_SEQ_MODE_0000  126    4244               RISE  2       
alu_out_RNO_1_3_LC_2_10_4/carryin       LogicCell40_SEQ_MODE_0000  0      4244               RISE  1       
alu_out_RNO_1_3_LC_2_10_4/carryout      LogicCell40_SEQ_MODE_0000  126    4370               RISE  2       
alu_out_RNO_1_4_LC_2_10_5/carryin       LogicCell40_SEQ_MODE_0000  0      4370               RISE  1       
alu_out_RNO_1_4_LC_2_10_5/carryout      LogicCell40_SEQ_MODE_0000  126    4496               RISE  2       
alu_out_RNO_1_5_LC_2_10_6/carryin       LogicCell40_SEQ_MODE_0000  0      4496               RISE  1       
alu_out_RNO_1_5_LC_2_10_6/carryout      LogicCell40_SEQ_MODE_0000  126    4623               RISE  2       
I__300/I                                InMux                      0      4623               RISE  1       
I__300/O                                InMux                      259    4882               RISE  1       
alu_out_RNO_1_6_LC_2_10_7/in3           LogicCell40_SEQ_MODE_0000  0      4882               RISE  1       
alu_out_RNO_1_6_LC_2_10_7/lcout         LogicCell40_SEQ_MODE_0000  316    5198               RISE  1       
I__301/I                                LocalMux                   0      5198               RISE  1       
I__301/O                                LocalMux                   330    5527               RISE  1       
I__302/I                                InMux                      0      5527               RISE  1       
I__302/O                                InMux                      259    5787               RISE  1       
alu_out_RNO_6_LC_1_10_5/in0             LogicCell40_SEQ_MODE_0000  0      5787               RISE  1       
alu_out_RNO_6_LC_1_10_5/lcout           LogicCell40_SEQ_MODE_0000  449    6236               RISE  1       
I__144/I                                Odrv4                      0      6236               RISE  1       
I__144/O                                Odrv4                      351    6587               RISE  1       
I__145/I                                Span4Mux_v                 0      6587               RISE  1       
I__145/O                                Span4Mux_v                 351    6937               RISE  1       
I__146/I                                Span4Mux_s0_h              0      6937               RISE  1       
I__146/O                                Span4Mux_s0_h              147    7084               RISE  1       
I__147/I                                LocalMux                   0      7084               RISE  1       
I__147/O                                LocalMux                   330    7414               RISE  1       
I__148/I                                IoInMux                    0      7414               RISE  1       
I__148/O                                IoInMux                    259    7674               RISE  1       
alu_out_obuf_6_preio/DOUT0(alu_out[6])  PRE_IO_PIN_TYPE_010101     0      7674               RISE  1       

Capture Clock Path
pin name                                          model name              delay  cummulative delay  edge  Fanout  
------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
clk                                               alu_behavioral          0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                  0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                  590    590                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF             0      590                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF             1408   1998               RISE  1       
I__105/I                                          gio2CtrlBuf             0      1998               RISE  1       
I__105/O                                          gio2CtrlBuf             0      1998               RISE  1       
I__106/I                                          GlobalMux               0      1998               RISE  1       
I__106/O                                          GlobalMux               154    2153               RISE  1       
I__109/I                                          ClkMux                  0      2153               RISE  1       
I__109/O                                          ClkMux                  309    2461               RISE  1       
alu_out_obuf_6_preio/OUTPUTCLK                    PRE_IO_PIN_TYPE_010101  0      2461               RISE  1       

6.1.3::Path details for port: A[2]      
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : A[2]
Clock Port        : clk
Clock Reference   : alu_behavioral|clk:R
Setup Time        : 5030


Data Path Delay                7414
+ Setup Time                     77
- Capture Clock Path Delay    -2461
---------------------------- ------
Setup to Clock                 5030

Data Path
pin name                                model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------  -------------------------  -----  -----------------  ----  ------  
A[2]                                    alu_behavioral             0      0                  RISE  1       
A_ibuf_2_iopad/PACKAGEPIN:in            IO_PAD                     0      0                  RISE  1       
A_ibuf_2_iopad/DOUT                     IO_PAD                     590    590                RISE  1       
A_ibuf_2_preio/PADIN                    PRE_IO_PIN_TYPE_000001     0      590                RISE  1       
A_ibuf_2_preio/DIN0                     PRE_IO_PIN_TYPE_000001     617    1207               RISE  1       
I__251/I                                Odrv4                      0      1207               RISE  1       
I__251/O                                Odrv4                      351    1558               RISE  1       
I__252/I                                Span4Mux_v                 0      1558               RISE  1       
I__252/O                                Span4Mux_v                 351    1909               RISE  1       
I__253/I                                Span4Mux_v                 0      1909               RISE  1       
I__253/O                                Span4Mux_v                 351    2259               RISE  1       
I__255/I                                LocalMux                   0      2259               RISE  1       
I__255/O                                LocalMux                   330    2589               RISE  1       
I__258/I                                InMux                      0      2589               RISE  1       
I__258/O                                InMux                      259    2848               RISE  1       
B_ibuf_RNI2AQF1_2_LC_2_9_3/in3          LogicCell40_SEQ_MODE_0000  0      2848               RISE  1       
B_ibuf_RNI2AQF1_2_LC_2_9_3/lcout        LogicCell40_SEQ_MODE_0000  316    3164               RISE  1       
I__329/I                                LocalMux                   0      3164               RISE  1       
I__329/O                                LocalMux                   330    3494               RISE  1       
I__330/I                                InMux                      0      3494               RISE  1       
I__330/O                                InMux                      259    3753               RISE  1       
I__331/I                                CascadeMux                 0      3753               RISE  1       
I__331/O                                CascadeMux                 0      3753               RISE  1       
alu_out_RNO_1_2_LC_2_10_3/in2           LogicCell40_SEQ_MODE_0000  0      3753               RISE  1       
alu_out_RNO_1_2_LC_2_10_3/carryout      LogicCell40_SEQ_MODE_0000  231    3985               RISE  2       
alu_out_RNO_1_3_LC_2_10_4/carryin       LogicCell40_SEQ_MODE_0000  0      3985               RISE  1       
alu_out_RNO_1_3_LC_2_10_4/carryout      LogicCell40_SEQ_MODE_0000  126    4111               RISE  2       
alu_out_RNO_1_4_LC_2_10_5/carryin       LogicCell40_SEQ_MODE_0000  0      4111               RISE  1       
alu_out_RNO_1_4_LC_2_10_5/carryout      LogicCell40_SEQ_MODE_0000  126    4237               RISE  2       
alu_out_RNO_1_5_LC_2_10_6/carryin       LogicCell40_SEQ_MODE_0000  0      4237               RISE  1       
alu_out_RNO_1_5_LC_2_10_6/carryout      LogicCell40_SEQ_MODE_0000  126    4363               RISE  2       
I__300/I                                InMux                      0      4363               RISE  1       
I__300/O                                InMux                      259    4623               RISE  1       
alu_out_RNO_1_6_LC_2_10_7/in3           LogicCell40_SEQ_MODE_0000  0      4623               RISE  1       
alu_out_RNO_1_6_LC_2_10_7/lcout         LogicCell40_SEQ_MODE_0000  316    4938               RISE  1       
I__301/I                                LocalMux                   0      4938               RISE  1       
I__301/O                                LocalMux                   330    5268               RISE  1       
I__302/I                                InMux                      0      5268               RISE  1       
I__302/O                                InMux                      259    5527               RISE  1       
alu_out_RNO_6_LC_1_10_5/in0             LogicCell40_SEQ_MODE_0000  0      5527               RISE  1       
alu_out_RNO_6_LC_1_10_5/lcout           LogicCell40_SEQ_MODE_0000  449    5976               RISE  1       
I__144/I                                Odrv4                      0      5976               RISE  1       
I__144/O                                Odrv4                      351    6327               RISE  1       
I__145/I                                Span4Mux_v                 0      6327               RISE  1       
I__145/O                                Span4Mux_v                 351    6678               RISE  1       
I__146/I                                Span4Mux_s0_h              0      6678               RISE  1       
I__146/O                                Span4Mux_s0_h              147    6825               RISE  1       
I__147/I                                LocalMux                   0      6825               RISE  1       
I__147/O                                LocalMux                   330    7155               RISE  1       
I__148/I                                IoInMux                    0      7155               RISE  1       
I__148/O                                IoInMux                    259    7414               RISE  1       
alu_out_obuf_6_preio/DOUT0(alu_out[6])  PRE_IO_PIN_TYPE_010101     0      7414               RISE  1       

Capture Clock Path
pin name                                          model name              delay  cummulative delay  edge  Fanout  
------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
clk                                               alu_behavioral          0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                  0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                  590    590                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF             0      590                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF             1408   1998               RISE  1       
I__105/I                                          gio2CtrlBuf             0      1998               RISE  1       
I__105/O                                          gio2CtrlBuf             0      1998               RISE  1       
I__106/I                                          GlobalMux               0      1998               RISE  1       
I__106/O                                          GlobalMux               154    2153               RISE  1       
I__109/I                                          ClkMux                  0      2153               RISE  1       
I__109/O                                          ClkMux                  309    2461               RISE  1       
alu_out_obuf_6_preio/OUTPUTCLK                    PRE_IO_PIN_TYPE_010101  0      2461               RISE  1       

6.1.4::Path details for port: A[3]      
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : A[3]
Clock Port        : clk
Clock Reference   : alu_behavioral|clk:R
Setup Time        : 4967


Data Path Delay                7351
+ Setup Time                     77
- Capture Clock Path Delay    -2461
---------------------------- ------
Setup to Clock                 4967

Data Path
pin name                                model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------  -------------------------  -----  -----------------  ----  ------  
A[3]                                    alu_behavioral             0      0                  RISE  1       
A_ibuf_3_iopad/PACKAGEPIN:in            IO_PAD                     0      0                  RISE  1       
A_ibuf_3_iopad/DOUT                     IO_PAD                     590    590                RISE  1       
A_ibuf_3_preio/PADIN                    PRE_IO_PIN_TYPE_000001     0      590                RISE  1       
A_ibuf_3_preio/DIN0                     PRE_IO_PIN_TYPE_000001     617    1207               RISE  1       
I__573/I                                Odrv4                      0      1207               RISE  1       
I__573/O                                Odrv4                      351    1558               RISE  1       
I__575/I                                Span4Mux_v                 0      1558               RISE  1       
I__575/O                                Span4Mux_v                 351    1909               RISE  1       
I__577/I                                LocalMux                   0      1909               RISE  1       
I__577/O                                LocalMux                   330    2238               RISE  1       
I__580/I                                InMux                      0      2238               RISE  1       
I__580/O                                InMux                      259    2498               RISE  1       
I__582/I                                CascadeMux                 0      2498               RISE  1       
I__582/O                                CascadeMux                 0      2498               RISE  1       
B_ibuf_RNI4CQF1_3_LC_2_12_4/in2         LogicCell40_SEQ_MODE_0000  0      2498               RISE  1       
B_ibuf_RNI4CQF1_3_LC_2_12_4/lcout       LogicCell40_SEQ_MODE_0000  379    2876               RISE  1       
I__568/I                                Odrv4                      0      2876               RISE  1       
I__568/O                                Odrv4                      351    3227               RISE  1       
I__569/I                                LocalMux                   0      3227               RISE  1       
I__569/O                                LocalMux                   330    3557               RISE  1       
I__570/I                                InMux                      0      3557               RISE  1       
I__570/O                                InMux                      259    3816               RISE  1       
I__571/I                                CascadeMux                 0      3816               RISE  1       
I__571/O                                CascadeMux                 0      3816               RISE  1       
alu_out_RNO_1_3_LC_2_10_4/in2           LogicCell40_SEQ_MODE_0000  0      3816               RISE  1       
alu_out_RNO_1_3_LC_2_10_4/carryout      LogicCell40_SEQ_MODE_0000  231    4048               RISE  2       
alu_out_RNO_1_4_LC_2_10_5/carryin       LogicCell40_SEQ_MODE_0000  0      4048               RISE  1       
alu_out_RNO_1_4_LC_2_10_5/carryout      LogicCell40_SEQ_MODE_0000  126    4174               RISE  2       
alu_out_RNO_1_5_LC_2_10_6/carryin       LogicCell40_SEQ_MODE_0000  0      4174               RISE  1       
alu_out_RNO_1_5_LC_2_10_6/carryout      LogicCell40_SEQ_MODE_0000  126    4300               RISE  2       
I__300/I                                InMux                      0      4300               RISE  1       
I__300/O                                InMux                      259    4560               RISE  1       
alu_out_RNO_1_6_LC_2_10_7/in3           LogicCell40_SEQ_MODE_0000  0      4560               RISE  1       
alu_out_RNO_1_6_LC_2_10_7/lcout         LogicCell40_SEQ_MODE_0000  316    4875               RISE  1       
I__301/I                                LocalMux                   0      4875               RISE  1       
I__301/O                                LocalMux                   330    5205               RISE  1       
I__302/I                                InMux                      0      5205               RISE  1       
I__302/O                                InMux                      259    5464               RISE  1       
alu_out_RNO_6_LC_1_10_5/in0             LogicCell40_SEQ_MODE_0000  0      5464               RISE  1       
alu_out_RNO_6_LC_1_10_5/lcout           LogicCell40_SEQ_MODE_0000  449    5913               RISE  1       
I__144/I                                Odrv4                      0      5913               RISE  1       
I__144/O                                Odrv4                      351    6264               RISE  1       
I__145/I                                Span4Mux_v                 0      6264               RISE  1       
I__145/O                                Span4Mux_v                 351    6615               RISE  1       
I__146/I                                Span4Mux_s0_h              0      6615               RISE  1       
I__146/O                                Span4Mux_s0_h              147    6762               RISE  1       
I__147/I                                LocalMux                   0      6762               RISE  1       
I__147/O                                LocalMux                   330    7091               RISE  1       
I__148/I                                IoInMux                    0      7091               RISE  1       
I__148/O                                IoInMux                    259    7351               RISE  1       
alu_out_obuf_6_preio/DOUT0(alu_out[6])  PRE_IO_PIN_TYPE_010101     0      7351               RISE  1       

Capture Clock Path
pin name                                          model name              delay  cummulative delay  edge  Fanout  
------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
clk                                               alu_behavioral          0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                  0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                  590    590                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF             0      590                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF             1408   1998               RISE  1       
I__105/I                                          gio2CtrlBuf             0      1998               RISE  1       
I__105/O                                          gio2CtrlBuf             0      1998               RISE  1       
I__106/I                                          GlobalMux               0      1998               RISE  1       
I__106/O                                          GlobalMux               154    2153               RISE  1       
I__109/I                                          ClkMux                  0      2153               RISE  1       
I__109/O                                          ClkMux                  309    2461               RISE  1       
alu_out_obuf_6_preio/OUTPUTCLK                    PRE_IO_PIN_TYPE_010101  0      2461               RISE  1       

6.1.5::Path details for port: A[4]      
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : A[4]
Clock Port        : clk
Clock Reference   : alu_behavioral|clk:R
Setup Time        : 4729


Data Path Delay                7113
+ Setup Time                     77
- Capture Clock Path Delay    -2461
---------------------------- ------
Setup to Clock                 4729

Data Path
pin name                                model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------  -------------------------  -----  -----------------  ----  ------  
A[4]                                    alu_behavioral             0      0                  RISE  1       
A_ibuf_4_iopad/PACKAGEPIN:in            IO_PAD                     0      0                  RISE  1       
A_ibuf_4_iopad/DOUT                     IO_PAD                     590    590                RISE  1       
A_ibuf_4_preio/PADIN                    PRE_IO_PIN_TYPE_000001     0      590                RISE  1       
A_ibuf_4_preio/DIN0                     PRE_IO_PIN_TYPE_000001     617    1207               RISE  1       
I__194/I                                Odrv4                      0      1207               RISE  1       
I__194/O                                Odrv4                      351    1558               RISE  1       
I__195/I                                Span4Mux_v                 0      1558               RISE  1       
I__195/O                                Span4Mux_v                 351    1909               RISE  1       
I__197/I                                Span4Mux_h                 0      1909               RISE  1       
I__197/O                                Span4Mux_h                 302    2210               RISE  1       
I__201/I                                LocalMux                   0      2210               RISE  1       
I__201/O                                LocalMux                   330    2540               RISE  1       
I__203/I                                InMux                      0      2540               RISE  1       
I__203/O                                InMux                      259    2799               RISE  1       
B_ibuf_RNI6EQF1_4_LC_1_10_1/in3         LogicCell40_SEQ_MODE_0000  0      2799               RISE  1       
B_ibuf_RNI6EQF1_4_LC_1_10_1/lcout       LogicCell40_SEQ_MODE_0000  316    3115               RISE  1       
I__316/I                                LocalMux                   0      3115               RISE  1       
I__316/O                                LocalMux                   330    3444               RISE  1       
I__317/I                                InMux                      0      3444               RISE  1       
I__317/O                                InMux                      259    3704               RISE  1       
I__318/I                                CascadeMux                 0      3704               RISE  1       
I__318/O                                CascadeMux                 0      3704               RISE  1       
alu_out_RNO_1_4_LC_2_10_5/in2           LogicCell40_SEQ_MODE_0000  0      3704               RISE  1       
alu_out_RNO_1_4_LC_2_10_5/carryout      LogicCell40_SEQ_MODE_0000  231    3935               RISE  2       
alu_out_RNO_1_5_LC_2_10_6/carryin       LogicCell40_SEQ_MODE_0000  0      3935               RISE  1       
alu_out_RNO_1_5_LC_2_10_6/carryout      LogicCell40_SEQ_MODE_0000  126    4062               RISE  2       
I__300/I                                InMux                      0      4062               RISE  1       
I__300/O                                InMux                      259    4321               RISE  1       
alu_out_RNO_1_6_LC_2_10_7/in3           LogicCell40_SEQ_MODE_0000  0      4321               RISE  1       
alu_out_RNO_1_6_LC_2_10_7/lcout         LogicCell40_SEQ_MODE_0000  316    4637               RISE  1       
I__301/I                                LocalMux                   0      4637               RISE  1       
I__301/O                                LocalMux                   330    4966               RISE  1       
I__302/I                                InMux                      0      4966               RISE  1       
I__302/O                                InMux                      259    5226               RISE  1       
alu_out_RNO_6_LC_1_10_5/in0             LogicCell40_SEQ_MODE_0000  0      5226               RISE  1       
alu_out_RNO_6_LC_1_10_5/lcout           LogicCell40_SEQ_MODE_0000  449    5675               RISE  1       
I__144/I                                Odrv4                      0      5675               RISE  1       
I__144/O                                Odrv4                      351    6025               RISE  1       
I__145/I                                Span4Mux_v                 0      6025               RISE  1       
I__145/O                                Span4Mux_v                 351    6376               RISE  1       
I__146/I                                Span4Mux_s0_h              0      6376               RISE  1       
I__146/O                                Span4Mux_s0_h              147    6523               RISE  1       
I__147/I                                LocalMux                   0      6523               RISE  1       
I__147/O                                LocalMux                   330    6853               RISE  1       
I__148/I                                IoInMux                    0      6853               RISE  1       
I__148/O                                IoInMux                    259    7113               RISE  1       
alu_out_obuf_6_preio/DOUT0(alu_out[6])  PRE_IO_PIN_TYPE_010101     0      7113               RISE  1       

Capture Clock Path
pin name                                          model name              delay  cummulative delay  edge  Fanout  
------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
clk                                               alu_behavioral          0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                  0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                  590    590                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF             0      590                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF             1408   1998               RISE  1       
I__105/I                                          gio2CtrlBuf             0      1998               RISE  1       
I__105/O                                          gio2CtrlBuf             0      1998               RISE  1       
I__106/I                                          GlobalMux               0      1998               RISE  1       
I__106/O                                          GlobalMux               154    2153               RISE  1       
I__109/I                                          ClkMux                  0      2153               RISE  1       
I__109/O                                          ClkMux                  309    2461               RISE  1       
alu_out_obuf_6_preio/OUTPUTCLK                    PRE_IO_PIN_TYPE_010101  0      2461               RISE  1       

6.1.6::Path details for port: A[5]      
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : A[5]
Clock Port        : clk
Clock Reference   : alu_behavioral|clk:R
Setup Time        : 4027


Data Path Delay                6411
+ Setup Time                     77
- Capture Clock Path Delay    -2461
---------------------------- ------
Setup to Clock                 4027

Data Path
pin name                                model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------  -------------------------  -----  -----------------  ----  ------  
A[5]                                    alu_behavioral             0      0                  RISE  1       
A_ibuf_5_iopad/PACKAGEPIN:in            IO_PAD                     0      0                  RISE  1       
A_ibuf_5_iopad/DOUT                     IO_PAD                     590    590                RISE  1       
A_ibuf_5_preio/PADIN                    PRE_IO_PIN_TYPE_000001     0      590                RISE  1       
A_ibuf_5_preio/DIN0                     PRE_IO_PIN_TYPE_000001     617    1207               RISE  1       
I__343/I                                Odrv4                      0      1207               RISE  1       
I__343/O                                Odrv4                      351    1558               RISE  1       
I__347/I                                Span4Mux_v                 0      1558               RISE  1       
I__347/O                                Span4Mux_v                 351    1909               RISE  1       
I__349/I                                LocalMux                   0      1909               RISE  1       
I__349/O                                LocalMux                   330    2238               RISE  1       
I__350/I                                InMux                      0      2238               RISE  1       
I__350/O                                InMux                      259    2498               RISE  1       
alu_out_RNO_3_6_LC_2_12_1/in3           LogicCell40_SEQ_MODE_0000  0      2498               RISE  1       
alu_out_RNO_3_6_LC_2_12_1/lcout         LogicCell40_SEQ_MODE_0000  316    2813               RISE  1       
I__599/I                                LocalMux                   0      2813               RISE  1       
I__599/O                                LocalMux                   330    3143               RISE  1       
I__600/I                                InMux                      0      3143               RISE  1       
I__600/O                                InMux                      259    3402               RISE  1       
alu_out_RNO_0_6_LC_2_12_3/in3           LogicCell40_SEQ_MODE_0000  0      3402               RISE  1       
alu_out_RNO_0_6_LC_2_12_3/lcout         LogicCell40_SEQ_MODE_0000  316    3718               RISE  1       
I__596/I                                Odrv4                      0      3718               RISE  1       
I__596/O                                Odrv4                      351    4069               RISE  1       
I__597/I                                LocalMux                   0      4069               RISE  1       
I__597/O                                LocalMux                   330    4398               RISE  1       
I__598/I                                InMux                      0      4398               RISE  1       
I__598/O                                InMux                      259    4658               RISE  1       
alu_out_RNO_6_LC_1_10_5/in3             LogicCell40_SEQ_MODE_0000  0      4658               RISE  1       
alu_out_RNO_6_LC_1_10_5/lcout           LogicCell40_SEQ_MODE_0000  316    4973               RISE  1       
I__144/I                                Odrv4                      0      4973               RISE  1       
I__144/O                                Odrv4                      351    5324               RISE  1       
I__145/I                                Span4Mux_v                 0      5324               RISE  1       
I__145/O                                Span4Mux_v                 351    5675               RISE  1       
I__146/I                                Span4Mux_s0_h              0      5675               RISE  1       
I__146/O                                Span4Mux_s0_h              147    5822               RISE  1       
I__147/I                                LocalMux                   0      5822               RISE  1       
I__147/O                                LocalMux                   330    6152               RISE  1       
I__148/I                                IoInMux                    0      6152               RISE  1       
I__148/O                                IoInMux                    259    6411               RISE  1       
alu_out_obuf_6_preio/DOUT0(alu_out[6])  PRE_IO_PIN_TYPE_010101     0      6411               RISE  1       

Capture Clock Path
pin name                                          model name              delay  cummulative delay  edge  Fanout  
------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
clk                                               alu_behavioral          0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                  0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                  590    590                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF             0      590                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF             1408   1998               RISE  1       
I__105/I                                          gio2CtrlBuf             0      1998               RISE  1       
I__105/O                                          gio2CtrlBuf             0      1998               RISE  1       
I__106/I                                          GlobalMux               0      1998               RISE  1       
I__106/O                                          GlobalMux               154    2153               RISE  1       
I__109/I                                          ClkMux                  0      2153               RISE  1       
I__109/O                                          ClkMux                  309    2461               RISE  1       
alu_out_obuf_6_preio/OUTPUTCLK                    PRE_IO_PIN_TYPE_010101  0      2461               RISE  1       

6.1.7::Path details for port: A[6]      
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : A[6]
Clock Port        : clk
Clock Reference   : alu_behavioral|clk:R
Setup Time        : 4076


Data Path Delay                6460
+ Setup Time                     77
- Capture Clock Path Delay    -2461
---------------------------- ------
Setup to Clock                 4076

Data Path
pin name                                model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------  -------------------------  -----  -----------------  ----  ------  
A[6]                                    alu_behavioral             0      0                  RISE  1       
A_ibuf_6_iopad/PACKAGEPIN:in            IO_PAD                     0      0                  RISE  1       
A_ibuf_6_iopad/DOUT                     IO_PAD                     590    590                RISE  1       
A_ibuf_6_preio/PADIN                    PRE_IO_PIN_TYPE_000001     0      590                RISE  1       
A_ibuf_6_preio/DIN0                     PRE_IO_PIN_TYPE_000001     617    1207               RISE  1       
I__561/I                                Odrv12                     0      1207               RISE  1       
I__561/O                                Odrv12                     491    1698               RISE  1       
I__563/I                                LocalMux                   0      1698               RISE  1       
I__563/O                                LocalMux                   330    2028               RISE  1       
I__564/I                                InMux                      0      2028               RISE  1       
I__564/O                                InMux                      259    2287               RISE  1       
I__567/I                                CascadeMux                 0      2287               RISE  1       
I__567/O                                CascadeMux                 0      2287               RISE  1       
B_ibuf_RNIAIQF1_6_LC_2_12_5/in2         LogicCell40_SEQ_MODE_0000  0      2287               RISE  1       
B_ibuf_RNIAIQF1_6_LC_2_12_5/lcout       LogicCell40_SEQ_MODE_0000  379    2666               RISE  1       
I__547/I                                Odrv4                      0      2666               RISE  1       
I__547/O                                Odrv4                      351    3017               RISE  1       
I__548/I                                LocalMux                   0      3017               RISE  1       
I__548/O                                LocalMux                   330    3346               RISE  1       
I__549/I                                InMux                      0      3346               RISE  1       
I__549/O                                InMux                      259    3606               RISE  1       
I__550/I                                CascadeMux                 0      3606               RISE  1       
I__550/O                                CascadeMux                 0      3606               RISE  1       
alu_out_RNO_1_6_LC_2_10_7/in2           LogicCell40_SEQ_MODE_0000  0      3606               RISE  1       
alu_out_RNO_1_6_LC_2_10_7/lcout         LogicCell40_SEQ_MODE_0000  379    3985               RISE  1       
I__301/I                                LocalMux                   0      3985               RISE  1       
I__301/O                                LocalMux                   330    4314               RISE  1       
I__302/I                                InMux                      0      4314               RISE  1       
I__302/O                                InMux                      259    4574               RISE  1       
alu_out_RNO_6_LC_1_10_5/in0             LogicCell40_SEQ_MODE_0000  0      4574               RISE  1       
alu_out_RNO_6_LC_1_10_5/lcout           LogicCell40_SEQ_MODE_0000  449    5023               RISE  1       
I__144/I                                Odrv4                      0      5023               RISE  1       
I__144/O                                Odrv4                      351    5373               RISE  1       
I__145/I                                Span4Mux_v                 0      5373               RISE  1       
I__145/O                                Span4Mux_v                 351    5724               RISE  1       
I__146/I                                Span4Mux_s0_h              0      5724               RISE  1       
I__146/O                                Span4Mux_s0_h              147    5871               RISE  1       
I__147/I                                LocalMux                   0      5871               RISE  1       
I__147/O                                LocalMux                   330    6201               RISE  1       
I__148/I                                IoInMux                    0      6201               RISE  1       
I__148/O                                IoInMux                    259    6460               RISE  1       
alu_out_obuf_6_preio/DOUT0(alu_out[6])  PRE_IO_PIN_TYPE_010101     0      6460               RISE  1       

Capture Clock Path
pin name                                          model name              delay  cummulative delay  edge  Fanout  
------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
clk                                               alu_behavioral          0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                  0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                  590    590                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF             0      590                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF             1408   1998               RISE  1       
I__105/I                                          gio2CtrlBuf             0      1998               RISE  1       
I__105/O                                          gio2CtrlBuf             0      1998               RISE  1       
I__106/I                                          GlobalMux               0      1998               RISE  1       
I__106/O                                          GlobalMux               154    2153               RISE  1       
I__109/I                                          ClkMux                  0      2153               RISE  1       
I__109/O                                          ClkMux                  309    2461               RISE  1       
alu_out_obuf_6_preio/OUTPUTCLK                    PRE_IO_PIN_TYPE_010101  0      2461               RISE  1       

6.1.8::Path details for port: A[7]      
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : A[7]
Clock Port        : clk
Clock Reference   : alu_behavioral|clk:R
Setup Time        : 4413


Data Path Delay                6797
+ Setup Time                     77
- Capture Clock Path Delay    -2461
---------------------------- ------
Setup to Clock                 4413

Data Path
pin name                                model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------  -------------------------  -----  -----------------  ----  ------  
A[7]                                    alu_behavioral             0      0                  RISE  1       
A_ibuf_7_iopad/PACKAGEPIN:in            IO_PAD                     0      0                  RISE  1       
A_ibuf_7_iopad/DOUT                     IO_PAD                     590    590                RISE  1       
A_ibuf_7_preio/PADIN                    PRE_IO_PIN_TYPE_000001     0      590                RISE  1       
A_ibuf_7_preio/DIN0                     PRE_IO_PIN_TYPE_000001     617    1207               RISE  1       
I__534/I                                Odrv4                      0      1207               RISE  1       
I__534/O                                Odrv4                      351    1558               RISE  1       
I__537/I                                Span4Mux_v                 0      1558               RISE  1       
I__537/O                                Span4Mux_v                 351    1909               RISE  1       
I__540/I                                Span4Mux_h                 0      1909               RISE  1       
I__540/O                                Span4Mux_h                 302    2210               RISE  1       
I__542/I                                LocalMux                   0      2210               RISE  1       
I__542/O                                LocalMux                   330    2540               RISE  1       
I__544/I                                InMux                      0      2540               RISE  1       
I__544/O                                InMux                      259    2799               RISE  1       
alu_out_RNO_3_6_LC_2_12_1/in1           LogicCell40_SEQ_MODE_0000  0      2799               RISE  1       
alu_out_RNO_3_6_LC_2_12_1/lcout         LogicCell40_SEQ_MODE_0000  400    3199               RISE  1       
I__599/I                                LocalMux                   0      3199               RISE  1       
I__599/O                                LocalMux                   330    3529               RISE  1       
I__600/I                                InMux                      0      3529               RISE  1       
I__600/O                                InMux                      259    3788               RISE  1       
alu_out_RNO_0_6_LC_2_12_3/in3           LogicCell40_SEQ_MODE_0000  0      3788               RISE  1       
alu_out_RNO_0_6_LC_2_12_3/lcout         LogicCell40_SEQ_MODE_0000  316    4104               RISE  1       
I__596/I                                Odrv4                      0      4104               RISE  1       
I__596/O                                Odrv4                      351    4454               RISE  1       
I__597/I                                LocalMux                   0      4454               RISE  1       
I__597/O                                LocalMux                   330    4784               RISE  1       
I__598/I                                InMux                      0      4784               RISE  1       
I__598/O                                InMux                      259    5044               RISE  1       
alu_out_RNO_6_LC_1_10_5/in3             LogicCell40_SEQ_MODE_0000  0      5044               RISE  1       
alu_out_RNO_6_LC_1_10_5/lcout           LogicCell40_SEQ_MODE_0000  316    5359               RISE  1       
I__144/I                                Odrv4                      0      5359               RISE  1       
I__144/O                                Odrv4                      351    5710               RISE  1       
I__145/I                                Span4Mux_v                 0      5710               RISE  1       
I__145/O                                Span4Mux_v                 351    6060               RISE  1       
I__146/I                                Span4Mux_s0_h              0      6060               RISE  1       
I__146/O                                Span4Mux_s0_h              147    6208               RISE  1       
I__147/I                                LocalMux                   0      6208               RISE  1       
I__147/O                                LocalMux                   330    6537               RISE  1       
I__148/I                                IoInMux                    0      6537               RISE  1       
I__148/O                                IoInMux                    259    6797               RISE  1       
alu_out_obuf_6_preio/DOUT0(alu_out[6])  PRE_IO_PIN_TYPE_010101     0      6797               RISE  1       

Capture Clock Path
pin name                                          model name              delay  cummulative delay  edge  Fanout  
------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
clk                                               alu_behavioral          0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                  0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                  590    590                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF             0      590                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF             1408   1998               RISE  1       
I__105/I                                          gio2CtrlBuf             0      1998               RISE  1       
I__105/O                                          gio2CtrlBuf             0      1998               RISE  1       
I__106/I                                          GlobalMux               0      1998               RISE  1       
I__106/O                                          GlobalMux               154    2153               RISE  1       
I__109/I                                          ClkMux                  0      2153               RISE  1       
I__109/O                                          ClkMux                  309    2461               RISE  1       
alu_out_obuf_6_preio/OUTPUTCLK                    PRE_IO_PIN_TYPE_010101  0      2461               RISE  1       

6.1.9::Path details for port: B[0]      
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : B[0]
Clock Port        : clk
Clock Reference   : alu_behavioral|clk:R
Setup Time        : 4813


Data Path Delay                7197
+ Setup Time                     77
- Capture Clock Path Delay    -2461
---------------------------- ------
Setup to Clock                 4813

Data Path
pin name                                model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------  -------------------------  -----  -----------------  ----  ------  
B[0]                                    alu_behavioral             0      0                  RISE  1       
B_ibuf_0_iopad/PACKAGEPIN:in            IO_PAD                     0      0                  RISE  1       
B_ibuf_0_iopad/DOUT                     IO_PAD                     590    590                RISE  1       
B_ibuf_0_preio/PADIN                    PRE_IO_PIN_TYPE_000001     0      590                RISE  1       
B_ibuf_0_preio/DIN0                     PRE_IO_PIN_TYPE_000001     617    1207               RISE  1       
I__177/I                                Odrv12                     0      1207               RISE  1       
I__177/O                                Odrv12                     491    1698               RISE  1       
I__178/I                                LocalMux                   0      1698               RISE  1       
I__178/O                                LocalMux                   330    2028               RISE  1       
I__180/I                                InMux                      0      2028               RISE  1       
I__180/O                                InMux                      259    2287               RISE  1       
I__182/I                                CascadeMux                 0      2287               RISE  1       
I__182/O                                CascadeMux                 0      2287               RISE  1       
B_ibuf_RNIU5QF1_0_LC_1_11_1/in2         LogicCell40_SEQ_MODE_0000  0      2287               RISE  1       
B_ibuf_RNIU5QF1_0_LC_1_11_1/lcout       LogicCell40_SEQ_MODE_0000  379    2666               RISE  1       
I__226/I                                LocalMux                   0      2666               RISE  1       
I__226/O                                LocalMux                   330    2996               RISE  1       
I__227/I                                InMux                      0      2996               RISE  1       
I__227/O                                InMux                      259    3255               RISE  1       
alu_out_RNO_1_0_LC_2_10_1/in1           LogicCell40_SEQ_MODE_0000  0      3255               RISE  1       
alu_out_RNO_1_0_LC_2_10_1/carryout      LogicCell40_SEQ_MODE_0000  259    3515               RISE  2       
alu_out_RNO_1_1_LC_2_10_2/carryin       LogicCell40_SEQ_MODE_0000  0      3515               RISE  1       
alu_out_RNO_1_1_LC_2_10_2/carryout      LogicCell40_SEQ_MODE_0000  126    3641               RISE  2       
alu_out_RNO_1_2_LC_2_10_3/carryin       LogicCell40_SEQ_MODE_0000  0      3641               RISE  1       
alu_out_RNO_1_2_LC_2_10_3/carryout      LogicCell40_SEQ_MODE_0000  126    3767               RISE  2       
alu_out_RNO_1_3_LC_2_10_4/carryin       LogicCell40_SEQ_MODE_0000  0      3767               RISE  1       
alu_out_RNO_1_3_LC_2_10_4/carryout      LogicCell40_SEQ_MODE_0000  126    3893               RISE  2       
alu_out_RNO_1_4_LC_2_10_5/carryin       LogicCell40_SEQ_MODE_0000  0      3893               RISE  1       
alu_out_RNO_1_4_LC_2_10_5/carryout      LogicCell40_SEQ_MODE_0000  126    4020               RISE  2       
alu_out_RNO_1_5_LC_2_10_6/carryin       LogicCell40_SEQ_MODE_0000  0      4020               RISE  1       
alu_out_RNO_1_5_LC_2_10_6/carryout      LogicCell40_SEQ_MODE_0000  126    4146               RISE  2       
I__300/I                                InMux                      0      4146               RISE  1       
I__300/O                                InMux                      259    4405               RISE  1       
alu_out_RNO_1_6_LC_2_10_7/in3           LogicCell40_SEQ_MODE_0000  0      4405               RISE  1       
alu_out_RNO_1_6_LC_2_10_7/lcout         LogicCell40_SEQ_MODE_0000  316    4721               RISE  1       
I__301/I                                LocalMux                   0      4721               RISE  1       
I__301/O                                LocalMux                   330    5051               RISE  1       
I__302/I                                InMux                      0      5051               RISE  1       
I__302/O                                InMux                      259    5310               RISE  1       
alu_out_RNO_6_LC_1_10_5/in0             LogicCell40_SEQ_MODE_0000  0      5310               RISE  1       
alu_out_RNO_6_LC_1_10_5/lcout           LogicCell40_SEQ_MODE_0000  449    5759               RISE  1       
I__144/I                                Odrv4                      0      5759               RISE  1       
I__144/O                                Odrv4                      351    6110               RISE  1       
I__145/I                                Span4Mux_v                 0      6110               RISE  1       
I__145/O                                Span4Mux_v                 351    6460               RISE  1       
I__146/I                                Span4Mux_s0_h              0      6460               RISE  1       
I__146/O                                Span4Mux_s0_h              147    6608               RISE  1       
I__147/I                                LocalMux                   0      6608               RISE  1       
I__147/O                                LocalMux                   330    6937               RISE  1       
I__148/I                                IoInMux                    0      6937               RISE  1       
I__148/O                                IoInMux                    259    7197               RISE  1       
alu_out_obuf_6_preio/DOUT0(alu_out[6])  PRE_IO_PIN_TYPE_010101     0      7197               RISE  1       

Capture Clock Path
pin name                                          model name              delay  cummulative delay  edge  Fanout  
------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
clk                                               alu_behavioral          0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                  0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                  590    590                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF             0      590                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF             1408   1998               RISE  1       
I__105/I                                          gio2CtrlBuf             0      1998               RISE  1       
I__105/O                                          gio2CtrlBuf             0      1998               RISE  1       
I__106/I                                          GlobalMux               0      1998               RISE  1       
I__106/O                                          GlobalMux               154    2153               RISE  1       
I__109/I                                          ClkMux                  0      2153               RISE  1       
I__109/O                                          ClkMux                  309    2461               RISE  1       
alu_out_obuf_6_preio/OUTPUTCLK                    PRE_IO_PIN_TYPE_010101  0      2461               RISE  1       

6.1.10::Path details for port: B[1]     
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : B[1]
Clock Port        : clk
Clock Reference   : alu_behavioral|clk:R
Setup Time        : 5872


Data Path Delay                8256
+ Setup Time                     77
- Capture Clock Path Delay    -2461
---------------------------- ------
Setup to Clock                 5872

Data Path
pin name                                model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------  -------------------------  -----  -----------------  ----  ------  
B[1]                                    alu_behavioral             0      0                  RISE  1       
B_ibuf_1_iopad/PACKAGEPIN:in            IO_PAD                     0      0                  RISE  1       
B_ibuf_1_iopad/DOUT                     IO_PAD                     590    590                RISE  1       
B_ibuf_1_preio/PADIN                    PRE_IO_PIN_TYPE_000001     0      590                RISE  1       
B_ibuf_1_preio/DIN0                     PRE_IO_PIN_TYPE_000001     617    1207               RISE  1       
I__162/I                                Odrv4                      0      1207               RISE  1       
I__162/O                                Odrv4                      351    1558               RISE  1       
I__163/I                                Span4Mux_v                 0      1558               RISE  1       
I__163/O                                Span4Mux_v                 351    1909               RISE  1       
I__164/I                                Span4Mux_v                 0      1909               RISE  1       
I__164/O                                Span4Mux_v                 351    2259               RISE  1       
I__166/I                                Span4Mux_v                 0      2259               RISE  1       
I__166/O                                Span4Mux_v                 351    2610               RISE  1       
I__168/I                                LocalMux                   0      2610               RISE  1       
I__168/O                                LocalMux                   330    2940               RISE  1       
I__171/I                                InMux                      0      2940               RISE  1       
I__171/O                                InMux                      259    3199               RISE  1       
B_ibuf_RNIG7BS_1_LC_1_11_6/in3          LogicCell40_SEQ_MODE_0000  0      3199               RISE  1       
B_ibuf_RNIG7BS_1_LC_1_11_6/ltout        LogicCell40_SEQ_MODE_0000  274    3473               FALL  1       
I__219/I                                CascadeMux                 0      3473               FALL  1       
I__219/O                                CascadeMux                 0      3473               FALL  1       
B_ibuf_RNIH05C1_1_LC_1_11_7/in2         LogicCell40_SEQ_MODE_0000  0      3473               FALL  1       
B_ibuf_RNIH05C1_1_LC_1_11_7/lcout       LogicCell40_SEQ_MODE_0000  379    3851               RISE  1       
I__339/I                                LocalMux                   0      3851               RISE  1       
I__339/O                                LocalMux                   330    4181               RISE  1       
I__340/I                                InMux                      0      4181               RISE  1       
I__340/O                                InMux                      259    4440               RISE  1       
alu_out_RNO_1_1_LC_2_10_2/in1           LogicCell40_SEQ_MODE_0000  0      4440               RISE  1       
alu_out_RNO_1_1_LC_2_10_2/carryout      LogicCell40_SEQ_MODE_0000  259    4700               RISE  2       
alu_out_RNO_1_2_LC_2_10_3/carryin       LogicCell40_SEQ_MODE_0000  0      4700               RISE  1       
alu_out_RNO_1_2_LC_2_10_3/carryout      LogicCell40_SEQ_MODE_0000  126    4826               RISE  2       
alu_out_RNO_1_3_LC_2_10_4/carryin       LogicCell40_SEQ_MODE_0000  0      4826               RISE  1       
alu_out_RNO_1_3_LC_2_10_4/carryout      LogicCell40_SEQ_MODE_0000  126    4952               RISE  2       
alu_out_RNO_1_4_LC_2_10_5/carryin       LogicCell40_SEQ_MODE_0000  0      4952               RISE  1       
alu_out_RNO_1_4_LC_2_10_5/carryout      LogicCell40_SEQ_MODE_0000  126    5079               RISE  2       
alu_out_RNO_1_5_LC_2_10_6/carryin       LogicCell40_SEQ_MODE_0000  0      5079               RISE  1       
alu_out_RNO_1_5_LC_2_10_6/carryout      LogicCell40_SEQ_MODE_0000  126    5205               RISE  2       
I__300/I                                InMux                      0      5205               RISE  1       
I__300/O                                InMux                      259    5464               RISE  1       
alu_out_RNO_1_6_LC_2_10_7/in3           LogicCell40_SEQ_MODE_0000  0      5464               RISE  1       
alu_out_RNO_1_6_LC_2_10_7/lcout         LogicCell40_SEQ_MODE_0000  316    5780               RISE  1       
I__301/I                                LocalMux                   0      5780               RISE  1       
I__301/O                                LocalMux                   330    6110               RISE  1       
I__302/I                                InMux                      0      6110               RISE  1       
I__302/O                                InMux                      259    6369               RISE  1       
alu_out_RNO_6_LC_1_10_5/in0             LogicCell40_SEQ_MODE_0000  0      6369               RISE  1       
alu_out_RNO_6_LC_1_10_5/lcout           LogicCell40_SEQ_MODE_0000  449    6818               RISE  1       
I__144/I                                Odrv4                      0      6818               RISE  1       
I__144/O                                Odrv4                      351    7169               RISE  1       
I__145/I                                Span4Mux_v                 0      7169               RISE  1       
I__145/O                                Span4Mux_v                 351    7519               RISE  1       
I__146/I                                Span4Mux_s0_h              0      7519               RISE  1       
I__146/O                                Span4Mux_s0_h              147    7667               RISE  1       
I__147/I                                LocalMux                   0      7667               RISE  1       
I__147/O                                LocalMux                   330    7996               RISE  1       
I__148/I                                IoInMux                    0      7996               RISE  1       
I__148/O                                IoInMux                    259    8256               RISE  1       
alu_out_obuf_6_preio/DOUT0(alu_out[6])  PRE_IO_PIN_TYPE_010101     0      8256               RISE  1       

Capture Clock Path
pin name                                          model name              delay  cummulative delay  edge  Fanout  
------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
clk                                               alu_behavioral          0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                  0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                  590    590                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF             0      590                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF             1408   1998               RISE  1       
I__105/I                                          gio2CtrlBuf             0      1998               RISE  1       
I__105/O                                          gio2CtrlBuf             0      1998               RISE  1       
I__106/I                                          GlobalMux               0      1998               RISE  1       
I__106/O                                          GlobalMux               154    2153               RISE  1       
I__109/I                                          ClkMux                  0      2153               RISE  1       
I__109/O                                          ClkMux                  309    2461               RISE  1       
alu_out_obuf_6_preio/OUTPUTCLK                    PRE_IO_PIN_TYPE_010101  0      2461               RISE  1       

6.1.11::Path details for port: B[2]     
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : B[2]
Clock Port        : clk
Clock Reference   : alu_behavioral|clk:R
Setup Time        : 5963


Data Path Delay                8347
+ Setup Time                     77
- Capture Clock Path Delay    -2461
---------------------------- ------
Setup to Clock                 5963

Data Path
pin name                                model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------  -------------------------  -----  -----------------  ----  ------  
B[2]                                    alu_behavioral             0      0                  RISE  1       
B_ibuf_2_iopad/PACKAGEPIN:in            IO_PAD                     0      0                  RISE  1       
B_ibuf_2_iopad/DOUT                     IO_PAD                     590    590                RISE  1       
B_ibuf_2_preio/PADIN                    PRE_IO_PIN_TYPE_000001     0      590                RISE  1       
B_ibuf_2_preio/DIN0                     PRE_IO_PIN_TYPE_000001     617    1207               RISE  1       
I__397/I                                Odrv4                      0      1207               RISE  1       
I__397/O                                Odrv4                      351    1558               RISE  1       
I__398/I                                Span4Mux_v                 0      1558               RISE  1       
I__398/O                                Span4Mux_v                 351    1909               RISE  1       
I__399/I                                LocalMux                   0      1909               RISE  1       
I__399/O                                LocalMux                   330    2238               RISE  1       
I__401/I                                InMux                      0      2238               RISE  1       
I__401/O                                InMux                      259    2498               RISE  1       
B_ibuf_RNIH8BS_2_LC_2_11_5/in3          LogicCell40_SEQ_MODE_0000  0      2498               RISE  1       
B_ibuf_RNIH8BS_2_LC_2_11_5/lcout        LogicCell40_SEQ_MODE_0000  316    2813               RISE  1       
I__395/I                                LocalMux                   0      2813               RISE  1       
I__395/O                                LocalMux                   330    3143               RISE  1       
I__396/I                                InMux                      0      3143               RISE  1       
I__396/O                                InMux                      259    3402               RISE  1       
B_ibuf_RNII15C1_2_LC_2_11_4/in3         LogicCell40_SEQ_MODE_0000  0      3402               RISE  1       
B_ibuf_RNII15C1_2_LC_2_11_4/lcout       LogicCell40_SEQ_MODE_0000  316    3718               RISE  1       
I__406/I                                Odrv4                      0      3718               RISE  1       
I__406/O                                Odrv4                      351    4069               RISE  1       
I__407/I                                LocalMux                   0      4069               RISE  1       
I__407/O                                LocalMux                   330    4398               RISE  1       
I__408/I                                InMux                      0      4398               RISE  1       
I__408/O                                InMux                      259    4658               RISE  1       
alu_out_RNO_1_2_LC_2_10_3/in1           LogicCell40_SEQ_MODE_0000  0      4658               RISE  1       
alu_out_RNO_1_2_LC_2_10_3/carryout      LogicCell40_SEQ_MODE_0000  259    4917               RISE  2       
alu_out_RNO_1_3_LC_2_10_4/carryin       LogicCell40_SEQ_MODE_0000  0      4917               RISE  1       
alu_out_RNO_1_3_LC_2_10_4/carryout      LogicCell40_SEQ_MODE_0000  126    5044               RISE  2       
alu_out_RNO_1_4_LC_2_10_5/carryin       LogicCell40_SEQ_MODE_0000  0      5044               RISE  1       
alu_out_RNO_1_4_LC_2_10_5/carryout      LogicCell40_SEQ_MODE_0000  126    5170               RISE  2       
alu_out_RNO_1_5_LC_2_10_6/carryin       LogicCell40_SEQ_MODE_0000  0      5170               RISE  1       
alu_out_RNO_1_5_LC_2_10_6/carryout      LogicCell40_SEQ_MODE_0000  126    5296               RISE  2       
I__300/I                                InMux                      0      5296               RISE  1       
I__300/O                                InMux                      259    5556               RISE  1       
alu_out_RNO_1_6_LC_2_10_7/in3           LogicCell40_SEQ_MODE_0000  0      5556               RISE  1       
alu_out_RNO_1_6_LC_2_10_7/lcout         LogicCell40_SEQ_MODE_0000  316    5871               RISE  1       
I__301/I                                LocalMux                   0      5871               RISE  1       
I__301/O                                LocalMux                   330    6201               RISE  1       
I__302/I                                InMux                      0      6201               RISE  1       
I__302/O                                InMux                      259    6460               RISE  1       
alu_out_RNO_6_LC_1_10_5/in0             LogicCell40_SEQ_MODE_0000  0      6460               RISE  1       
alu_out_RNO_6_LC_1_10_5/lcout           LogicCell40_SEQ_MODE_0000  449    6909               RISE  1       
I__144/I                                Odrv4                      0      6909               RISE  1       
I__144/O                                Odrv4                      351    7260               RISE  1       
I__145/I                                Span4Mux_v                 0      7260               RISE  1       
I__145/O                                Span4Mux_v                 351    7610               RISE  1       
I__146/I                                Span4Mux_s0_h              0      7610               RISE  1       
I__146/O                                Span4Mux_s0_h              147    7758               RISE  1       
I__147/I                                LocalMux                   0      7758               RISE  1       
I__147/O                                LocalMux                   330    8087               RISE  1       
I__148/I                                IoInMux                    0      8087               RISE  1       
I__148/O                                IoInMux                    259    8347               RISE  1       
alu_out_obuf_6_preio/DOUT0(alu_out[6])  PRE_IO_PIN_TYPE_010101     0      8347               RISE  1       

Capture Clock Path
pin name                                          model name              delay  cummulative delay  edge  Fanout  
------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
clk                                               alu_behavioral          0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                  0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                  590    590                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF             0      590                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF             1408   1998               RISE  1       
I__105/I                                          gio2CtrlBuf             0      1998               RISE  1       
I__105/O                                          gio2CtrlBuf             0      1998               RISE  1       
I__106/I                                          GlobalMux               0      1998               RISE  1       
I__106/O                                          GlobalMux               154    2153               RISE  1       
I__109/I                                          ClkMux                  0      2153               RISE  1       
I__109/O                                          ClkMux                  309    2461               RISE  1       
alu_out_obuf_6_preio/OUTPUTCLK                    PRE_IO_PIN_TYPE_010101  0      2461               RISE  1       

6.1.12::Path details for port: B[3]     
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : B[3]
Clock Port        : clk
Clock Reference   : alu_behavioral|clk:R
Setup Time        : 4946


Data Path Delay                7330
+ Setup Time                     77
- Capture Clock Path Delay    -2461
---------------------------- ------
Setup to Clock                 4946

Data Path
pin name                                model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------  -------------------------  -----  -----------------  ----  ------  
B[3]                                    alu_behavioral             0      0                  RISE  1       
B_ibuf_3_iopad/PACKAGEPIN:in            IO_PAD                     0      0                  RISE  1       
B_ibuf_3_iopad/DOUT                     IO_PAD                     590    590                RISE  1       
B_ibuf_3_preio/PADIN                    PRE_IO_PIN_TYPE_000001     0      590                RISE  1       
B_ibuf_3_preio/DIN0                     PRE_IO_PIN_TYPE_000001     617    1207               RISE  1       
I__586/I                                Odrv12                     0      1207               RISE  1       
I__586/O                                Odrv12                     491    1698               RISE  1       
I__589/I                                Span12Mux_s1_h             0      1698               RISE  1       
I__589/O                                Span12Mux_s1_h             133    1831               RISE  1       
I__592/I                                LocalMux                   0      1831               RISE  1       
I__592/O                                LocalMux                   330    2161               RISE  1       
I__594/I                                InMux                      0      2161               RISE  1       
I__594/O                                InMux                      259    2421               RISE  1       
B_ibuf_RNII9BS_3_LC_1_9_4/in1           LogicCell40_SEQ_MODE_0000  0      2421               RISE  1       
B_ibuf_RNII9BS_3_LC_1_9_4/ltout         LogicCell40_SEQ_MODE_0000  379    2799               FALL  1       
I__159/I                                CascadeMux                 0      2799               FALL  1       
I__159/O                                CascadeMux                 0      2799               FALL  1       
B_ibuf_RNIJ25C1_3_LC_1_9_5/in2          LogicCell40_SEQ_MODE_0000  0      2799               FALL  1       
B_ibuf_RNIJ25C1_3_LC_1_9_5/lcout        LogicCell40_SEQ_MODE_0000  379    3178               RISE  1       
I__324/I                                LocalMux                   0      3178               RISE  1       
I__324/O                                LocalMux                   330    3508               RISE  1       
I__325/I                                InMux                      0      3508               RISE  1       
I__325/O                                InMux                      259    3767               RISE  1       
alu_out_RNO_1_3_LC_2_10_4/in1           LogicCell40_SEQ_MODE_0000  0      3767               RISE  1       
alu_out_RNO_1_3_LC_2_10_4/carryout      LogicCell40_SEQ_MODE_0000  259    4027               RISE  2       
alu_out_RNO_1_4_LC_2_10_5/carryin       LogicCell40_SEQ_MODE_0000  0      4027               RISE  1       
alu_out_RNO_1_4_LC_2_10_5/carryout      LogicCell40_SEQ_MODE_0000  126    4153               RISE  2       
alu_out_RNO_1_5_LC_2_10_6/carryin       LogicCell40_SEQ_MODE_0000  0      4153               RISE  1       
alu_out_RNO_1_5_LC_2_10_6/carryout      LogicCell40_SEQ_MODE_0000  126    4279               RISE  2       
I__300/I                                InMux                      0      4279               RISE  1       
I__300/O                                InMux                      259    4539               RISE  1       
alu_out_RNO_1_6_LC_2_10_7/in3           LogicCell40_SEQ_MODE_0000  0      4539               RISE  1       
alu_out_RNO_1_6_LC_2_10_7/lcout         LogicCell40_SEQ_MODE_0000  316    4854               RISE  1       
I__301/I                                LocalMux                   0      4854               RISE  1       
I__301/O                                LocalMux                   330    5184               RISE  1       
I__302/I                                InMux                      0      5184               RISE  1       
I__302/O                                InMux                      259    5443               RISE  1       
alu_out_RNO_6_LC_1_10_5/in0             LogicCell40_SEQ_MODE_0000  0      5443               RISE  1       
alu_out_RNO_6_LC_1_10_5/lcout           LogicCell40_SEQ_MODE_0000  449    5892               RISE  1       
I__144/I                                Odrv4                      0      5892               RISE  1       
I__144/O                                Odrv4                      351    6243               RISE  1       
I__145/I                                Span4Mux_v                 0      6243               RISE  1       
I__145/O                                Span4Mux_v                 351    6594               RISE  1       
I__146/I                                Span4Mux_s0_h              0      6594               RISE  1       
I__146/O                                Span4Mux_s0_h              147    6741               RISE  1       
I__147/I                                LocalMux                   0      6741               RISE  1       
I__147/O                                LocalMux                   330    7070               RISE  1       
I__148/I                                IoInMux                    0      7070               RISE  1       
I__148/O                                IoInMux                    259    7330               RISE  1       
alu_out_obuf_6_preio/DOUT0(alu_out[6])  PRE_IO_PIN_TYPE_010101     0      7330               RISE  1       

Capture Clock Path
pin name                                          model name              delay  cummulative delay  edge  Fanout  
------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
clk                                               alu_behavioral          0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                  0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                  590    590                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF             0      590                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF             1408   1998               RISE  1       
I__105/I                                          gio2CtrlBuf             0      1998               RISE  1       
I__105/O                                          gio2CtrlBuf             0      1998               RISE  1       
I__106/I                                          GlobalMux               0      1998               RISE  1       
I__106/O                                          GlobalMux               154    2153               RISE  1       
I__109/I                                          ClkMux                  0      2153               RISE  1       
I__109/O                                          ClkMux                  309    2461               RISE  1       
alu_out_obuf_6_preio/OUTPUTCLK                    PRE_IO_PIN_TYPE_010101  0      2461               RISE  1       

6.1.13::Path details for port: B[4]     
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : B[4]
Clock Port        : clk
Clock Reference   : alu_behavioral|clk:R
Setup Time        : 5493


Data Path Delay                7877
+ Setup Time                     77
- Capture Clock Path Delay    -2461
---------------------------- ------
Setup to Clock                 5493

Data Path
pin name                                model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------  -------------------------  -----  -----------------  ----  ------  
B[4]                                    alu_behavioral             0      0                  RISE  1       
B_ibuf_4_iopad/PACKAGEPIN:in            IO_PAD                     0      0                  RISE  1       
B_ibuf_4_iopad/DOUT                     IO_PAD                     590    590                RISE  1       
B_ibuf_4_preio/PADIN                    PRE_IO_PIN_TYPE_000001     0      590                RISE  1       
B_ibuf_4_preio/DIN0                     PRE_IO_PIN_TYPE_000001     617    1207               RISE  1       
I__212/I                                Odrv4                      0      1207               RISE  1       
I__212/O                                Odrv4                      351    1558               RISE  1       
I__214/I                                Span4Mux_v                 0      1558               RISE  1       
I__214/O                                Span4Mux_v                 351    1909               RISE  1       
I__216/I                                LocalMux                   0      1909               RISE  1       
I__216/O                                LocalMux                   330    2238               RISE  1       
I__218/I                                InMux                      0      2238               RISE  1       
I__218/O                                InMux                      259    2498               RISE  1       
B_ibuf_RNIJABS_4_LC_1_10_2/in0          LogicCell40_SEQ_MODE_0000  0      2498               RISE  1       
B_ibuf_RNIJABS_4_LC_1_10_2/lcout        LogicCell40_SEQ_MODE_0000  449    2947               RISE  1       
I__185/I                                LocalMux                   0      2947               RISE  1       
I__185/O                                LocalMux                   330    3276               RISE  1       
I__186/I                                InMux                      0      3276               RISE  1       
I__186/O                                InMux                      259    3536               RISE  1       
B_ibuf_RNIK35C1_4_LC_1_10_7/in3         LogicCell40_SEQ_MODE_0000  0      3536               RISE  1       
B_ibuf_RNIK35C1_4_LC_1_10_7/lcout       LogicCell40_SEQ_MODE_0000  316    3851               RISE  1       
I__319/I                                LocalMux                   0      3851               RISE  1       
I__319/O                                LocalMux                   330    4181               RISE  1       
I__320/I                                InMux                      0      4181               RISE  1       
I__320/O                                InMux                      259    4440               RISE  1       
alu_out_RNO_1_4_LC_2_10_5/in1           LogicCell40_SEQ_MODE_0000  0      4440               RISE  1       
alu_out_RNO_1_4_LC_2_10_5/carryout      LogicCell40_SEQ_MODE_0000  259    4700               RISE  2       
alu_out_RNO_1_5_LC_2_10_6/carryin       LogicCell40_SEQ_MODE_0000  0      4700               RISE  1       
alu_out_RNO_1_5_LC_2_10_6/carryout      LogicCell40_SEQ_MODE_0000  126    4826               RISE  2       
I__300/I                                InMux                      0      4826               RISE  1       
I__300/O                                InMux                      259    5086               RISE  1       
alu_out_RNO_1_6_LC_2_10_7/in3           LogicCell40_SEQ_MODE_0000  0      5086               RISE  1       
alu_out_RNO_1_6_LC_2_10_7/lcout         LogicCell40_SEQ_MODE_0000  316    5401               RISE  1       
I__301/I                                LocalMux                   0      5401               RISE  1       
I__301/O                                LocalMux                   330    5731               RISE  1       
I__302/I                                InMux                      0      5731               RISE  1       
I__302/O                                InMux                      259    5990               RISE  1       
alu_out_RNO_6_LC_1_10_5/in0             LogicCell40_SEQ_MODE_0000  0      5990               RISE  1       
alu_out_RNO_6_LC_1_10_5/lcout           LogicCell40_SEQ_MODE_0000  449    6439               RISE  1       
I__144/I                                Odrv4                      0      6439               RISE  1       
I__144/O                                Odrv4                      351    6790               RISE  1       
I__145/I                                Span4Mux_v                 0      6790               RISE  1       
I__145/O                                Span4Mux_v                 351    7141               RISE  1       
I__146/I                                Span4Mux_s0_h              0      7141               RISE  1       
I__146/O                                Span4Mux_s0_h              147    7288               RISE  1       
I__147/I                                LocalMux                   0      7288               RISE  1       
I__147/O                                LocalMux                   330    7617               RISE  1       
I__148/I                                IoInMux                    0      7617               RISE  1       
I__148/O                                IoInMux                    259    7877               RISE  1       
alu_out_obuf_6_preio/DOUT0(alu_out[6])  PRE_IO_PIN_TYPE_010101     0      7877               RISE  1       

Capture Clock Path
pin name                                          model name              delay  cummulative delay  edge  Fanout  
------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
clk                                               alu_behavioral          0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                  0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                  590    590                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF             0      590                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF             1408   1998               RISE  1       
I__105/I                                          gio2CtrlBuf             0      1998               RISE  1       
I__105/O                                          gio2CtrlBuf             0      1998               RISE  1       
I__106/I                                          GlobalMux               0      1998               RISE  1       
I__106/O                                          GlobalMux               154    2153               RISE  1       
I__109/I                                          ClkMux                  0      2153               RISE  1       
I__109/O                                          ClkMux                  309    2461               RISE  1       
alu_out_obuf_6_preio/OUTPUTCLK                    PRE_IO_PIN_TYPE_010101  0      2461               RISE  1       

6.1.14::Path details for port: B[5]     
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : B[5]
Clock Port        : clk
Clock Reference   : alu_behavioral|clk:R
Setup Time        : 4778


Data Path Delay                7162
+ Setup Time                     77
- Capture Clock Path Delay    -2461
---------------------------- ------
Setup to Clock                 4778

Data Path
pin name                                model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------  -------------------------  -----  -----------------  ----  ------  
B[5]                                    alu_behavioral             0      0                  RISE  1       
B_ibuf_5_iopad/PACKAGEPIN:in            IO_PAD                     0      0                  RISE  1       
B_ibuf_5_iopad/DOUT                     IO_PAD                     590    590                RISE  1       
B_ibuf_5_preio/PADIN                    PRE_IO_PIN_TYPE_000001     0      590                RISE  1       
B_ibuf_5_preio/DIN0                     PRE_IO_PIN_TYPE_000001     617    1207               RISE  1       
I__388/I                                Odrv4                      0      1207               RISE  1       
I__388/O                                Odrv4                      351    1558               RISE  1       
I__391/I                                Span4Mux_v                 0      1558               RISE  1       
I__391/O                                Span4Mux_v                 351    1909               RISE  1       
I__393/I                                LocalMux                   0      1909               RISE  1       
I__393/O                                LocalMux                   330    2238               RISE  1       
I__394/I                                InMux                      0      2238               RISE  1       
I__394/O                                InMux                      259    2498               RISE  1       
B_ibuf_RNIKBBS_5_LC_2_11_6/in0          LogicCell40_SEQ_MODE_0000  0      2498               RISE  1       
B_ibuf_RNIKBBS_5_LC_2_11_6/ltout        LogicCell40_SEQ_MODE_0000  386    2883               FALL  1       
I__386/I                                CascadeMux                 0      2883               FALL  1       
I__386/O                                CascadeMux                 0      2883               FALL  1       
B_ibuf_RNIL45C1_5_LC_2_11_7/in2         LogicCell40_SEQ_MODE_0000  0      2883               FALL  1       
B_ibuf_RNIL45C1_5_LC_2_11_7/lcout       LogicCell40_SEQ_MODE_0000  379    3262               RISE  1       
I__384/I                                LocalMux                   0      3262               RISE  1       
I__384/O                                LocalMux                   330    3592               RISE  1       
I__385/I                                InMux                      0      3592               RISE  1       
I__385/O                                InMux                      259    3851               RISE  1       
alu_out_RNO_1_5_LC_2_10_6/in1           LogicCell40_SEQ_MODE_0000  0      3851               RISE  1       
alu_out_RNO_1_5_LC_2_10_6/carryout      LogicCell40_SEQ_MODE_0000  259    4111               RISE  2       
I__300/I                                InMux                      0      4111               RISE  1       
I__300/O                                InMux                      259    4370               RISE  1       
alu_out_RNO_1_6_LC_2_10_7/in3           LogicCell40_SEQ_MODE_0000  0      4370               RISE  1       
alu_out_RNO_1_6_LC_2_10_7/lcout         LogicCell40_SEQ_MODE_0000  316    4686               RISE  1       
I__301/I                                LocalMux                   0      4686               RISE  1       
I__301/O                                LocalMux                   330    5015               RISE  1       
I__302/I                                InMux                      0      5015               RISE  1       
I__302/O                                InMux                      259    5275               RISE  1       
alu_out_RNO_6_LC_1_10_5/in0             LogicCell40_SEQ_MODE_0000  0      5275               RISE  1       
alu_out_RNO_6_LC_1_10_5/lcout           LogicCell40_SEQ_MODE_0000  449    5724               RISE  1       
I__144/I                                Odrv4                      0      5724               RISE  1       
I__144/O                                Odrv4                      351    6075               RISE  1       
I__145/I                                Span4Mux_v                 0      6075               RISE  1       
I__145/O                                Span4Mux_v                 351    6425               RISE  1       
I__146/I                                Span4Mux_s0_h              0      6425               RISE  1       
I__146/O                                Span4Mux_s0_h              147    6572               RISE  1       
I__147/I                                LocalMux                   0      6572               RISE  1       
I__147/O                                LocalMux                   330    6902               RISE  1       
I__148/I                                IoInMux                    0      6902               RISE  1       
I__148/O                                IoInMux                    259    7162               RISE  1       
alu_out_obuf_6_preio/DOUT0(alu_out[6])  PRE_IO_PIN_TYPE_010101     0      7162               RISE  1       

Capture Clock Path
pin name                                          model name              delay  cummulative delay  edge  Fanout  
------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
clk                                               alu_behavioral          0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                  0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                  590    590                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF             0      590                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF             1408   1998               RISE  1       
I__105/I                                          gio2CtrlBuf             0      1998               RISE  1       
I__105/O                                          gio2CtrlBuf             0      1998               RISE  1       
I__106/I                                          GlobalMux               0      1998               RISE  1       
I__106/O                                          GlobalMux               154    2153               RISE  1       
I__109/I                                          ClkMux                  0      2153               RISE  1       
I__109/O                                          ClkMux                  309    2461               RISE  1       
alu_out_obuf_6_preio/OUTPUTCLK                    PRE_IO_PIN_TYPE_010101  0      2461               RISE  1       

6.1.15::Path details for port: B[6]     
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : B[6]
Clock Port        : clk
Clock Reference   : alu_behavioral|clk:R
Setup Time        : 4581


Data Path Delay                6965
+ Setup Time                     77
- Capture Clock Path Delay    -2461
---------------------------- ------
Setup to Clock                 4581

Data Path
pin name                                model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------  -------------------------  -----  -----------------  ----  ------  
B[6]                                    alu_behavioral             0      0                  RISE  1       
B_ibuf_6_iopad/PACKAGEPIN:in            IO_PAD                     0      0                  RISE  1       
B_ibuf_6_iopad/DOUT                     IO_PAD                     590    590                RISE  1       
B_ibuf_6_preio/PADIN                    PRE_IO_PIN_TYPE_000001     0      590                RISE  1       
B_ibuf_6_preio/DIN0                     PRE_IO_PIN_TYPE_000001     617    1207               RISE  1       
I__552/I                                Odrv4                      0      1207               RISE  1       
I__552/O                                Odrv4                      351    1558               RISE  1       
I__554/I                                Span4Mux_v                 0      1558               RISE  1       
I__554/O                                Span4Mux_v                 351    1909               RISE  1       
I__556/I                                LocalMux                   0      1909               RISE  1       
I__556/O                                LocalMux                   330    2238               RISE  1       
I__559/I                                InMux                      0      2238               RISE  1       
I__559/O                                InMux                      259    2498               RISE  1       
B_ibuf_RNILCBS_6_LC_1_9_0/in3           LogicCell40_SEQ_MODE_0000  0      2498               RISE  1       
B_ibuf_RNILCBS_6_LC_1_9_0/ltout         LogicCell40_SEQ_MODE_0000  274    2771               FALL  1       
I__114/I                                CascadeMux                 0      2771               FALL  1       
I__114/O                                CascadeMux                 0      2771               FALL  1       
B_ibuf_RNIM55C1_6_LC_1_9_1/in2          LogicCell40_SEQ_MODE_0000  0      2771               FALL  1       
B_ibuf_RNIM55C1_6_LC_1_9_1/lcout        LogicCell40_SEQ_MODE_0000  379    3150               RISE  1       
I__303/I                                Odrv4                      0      3150               RISE  1       
I__303/O                                Odrv4                      351    3501               RISE  1       
I__304/I                                LocalMux                   0      3501               RISE  1       
I__304/O                                LocalMux                   330    3830               RISE  1       
I__305/I                                InMux                      0      3830               RISE  1       
I__305/O                                InMux                      259    4090               RISE  1       
alu_out_RNO_1_6_LC_2_10_7/in1           LogicCell40_SEQ_MODE_0000  0      4090               RISE  1       
alu_out_RNO_1_6_LC_2_10_7/lcout         LogicCell40_SEQ_MODE_0000  400    4489               RISE  1       
I__301/I                                LocalMux                   0      4489               RISE  1       
I__301/O                                LocalMux                   330    4819               RISE  1       
I__302/I                                InMux                      0      4819               RISE  1       
I__302/O                                InMux                      259    5079               RISE  1       
alu_out_RNO_6_LC_1_10_5/in0             LogicCell40_SEQ_MODE_0000  0      5079               RISE  1       
alu_out_RNO_6_LC_1_10_5/lcout           LogicCell40_SEQ_MODE_0000  449    5527               RISE  1       
I__144/I                                Odrv4                      0      5527               RISE  1       
I__144/O                                Odrv4                      351    5878               RISE  1       
I__145/I                                Span4Mux_v                 0      5878               RISE  1       
I__145/O                                Span4Mux_v                 351    6229               RISE  1       
I__146/I                                Span4Mux_s0_h              0      6229               RISE  1       
I__146/O                                Span4Mux_s0_h              147    6376               RISE  1       
I__147/I                                LocalMux                   0      6376               RISE  1       
I__147/O                                LocalMux                   330    6706               RISE  1       
I__148/I                                IoInMux                    0      6706               RISE  1       
I__148/O                                IoInMux                    259    6965               RISE  1       
alu_out_obuf_6_preio/DOUT0(alu_out[6])  PRE_IO_PIN_TYPE_010101     0      6965               RISE  1       

Capture Clock Path
pin name                                          model name              delay  cummulative delay  edge  Fanout  
------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
clk                                               alu_behavioral          0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                  0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                  590    590                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF             0      590                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF             1408   1998               RISE  1       
I__105/I                                          gio2CtrlBuf             0      1998               RISE  1       
I__105/O                                          gio2CtrlBuf             0      1998               RISE  1       
I__106/I                                          GlobalMux               0      1998               RISE  1       
I__106/O                                          GlobalMux               154    2153               RISE  1       
I__109/I                                          ClkMux                  0      2153               RISE  1       
I__109/O                                          ClkMux                  309    2461               RISE  1       
alu_out_obuf_6_preio/OUTPUTCLK                    PRE_IO_PIN_TYPE_010101  0      2461               RISE  1       

6.1.16::Path details for port: B[7]     
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : B[7]
Clock Port        : clk
Clock Reference   : alu_behavioral|clk:R
Setup Time        : 3950


Data Path Delay                6334
+ Setup Time                     77
- Capture Clock Path Delay    -2461
---------------------------- ------
Setup to Clock                 3950

Data Path
pin name                                model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------  -------------------------  -----  -----------------  ----  ------  
B[7]                                    alu_behavioral             0      0                  RISE  1       
B_ibuf_7_iopad/PACKAGEPIN:in            IO_PAD                     0      0                  RISE  1       
B_ibuf_7_iopad/DOUT                     IO_PAD                     590    590                RISE  1       
B_ibuf_7_preio/PADIN                    PRE_IO_PIN_TYPE_000001     0      590                RISE  1       
B_ibuf_7_preio/DIN0                     PRE_IO_PIN_TYPE_000001     617    1207               RISE  1       
I__439/I                                Odrv12                     0      1207               RISE  1       
I__439/O                                Odrv12                     491    1698               RISE  1       
I__441/I                                LocalMux                   0      1698               RISE  1       
I__441/O                                LocalMux                   330    2028               RISE  1       
I__444/I                                InMux                      0      2028               RISE  1       
I__444/O                                InMux                      259    2287               RISE  1       
alu_out_RNO_2_7_LC_2_11_3/in3           LogicCell40_SEQ_MODE_0000  0      2287               RISE  1       
alu_out_RNO_2_7_LC_2_11_3/lcout         LogicCell40_SEQ_MODE_0000  316    2603               RISE  1       
I__409/I                                LocalMux                   0      2603               RISE  1       
I__409/O                                LocalMux                   330    2932               RISE  1       
I__410/I                                InMux                      0      2932               RISE  1       
I__410/O                                InMux                      259    3192               RISE  1       
alu_out_RNO_0_7_LC_2_11_1/in0           LogicCell40_SEQ_MODE_0000  0      3192               RISE  1       
alu_out_RNO_0_7_LC_2_11_1/lcout         LogicCell40_SEQ_MODE_0000  449    3641               RISE  1       
I__269/I                                LocalMux                   0      3641               RISE  1       
I__269/O                                LocalMux                   330    3970               RISE  1       
I__270/I                                InMux                      0      3970               RISE  1       
I__270/O                                InMux                      259    4230               RISE  1       
alu_out_RNO_7_LC_2_11_0/in1             LogicCell40_SEQ_MODE_0000  0      4230               RISE  1       
alu_out_RNO_7_LC_2_11_0/lcout           LogicCell40_SEQ_MODE_0000  400    4630               RISE  1       
I__271/I                                Odrv4                      0      4630               RISE  1       
I__271/O                                Odrv4                      351    4980               RISE  1       
I__272/I                                Span4Mux_h                 0      4980               RISE  1       
I__272/O                                Span4Mux_h                 302    5282               RISE  1       
I__273/I                                Span4Mux_s1_h              0      5282               RISE  1       
I__273/O                                Span4Mux_s1_h              175    5457               RISE  1       
I__274/I                                IoSpan4Mux                 0      5457               RISE  1       
I__274/O                                IoSpan4Mux                 288    5745               RISE  1       
I__275/I                                LocalMux                   0      5745               RISE  1       
I__275/O                                LocalMux                   330    6075               RISE  1       
I__276/I                                IoInMux                    0      6075               RISE  1       
I__276/O                                IoInMux                    259    6334               RISE  1       
alu_out_obuf_7_preio/DOUT0(alu_out[7])  PRE_IO_PIN_TYPE_010101     0      6334               RISE  1       

Capture Clock Path
pin name                                          model name              delay  cummulative delay  edge  Fanout  
------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
clk                                               alu_behavioral          0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                  0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                  590    590                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF             0      590                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF             1408   1998               RISE  1       
I__105/I                                          gio2CtrlBuf             0      1998               RISE  1       
I__105/O                                          gio2CtrlBuf             0      1998               RISE  1       
I__106/I                                          GlobalMux               0      1998               RISE  1       
I__106/O                                          GlobalMux               154    2153               RISE  1       
I__108/I                                          ClkMux                  0      2153               RISE  1       
I__108/O                                          ClkMux                  309    2461               RISE  1       
alu_out_obuf_7_preio/OUTPUTCLK                    PRE_IO_PIN_TYPE_010101  0      2461               RISE  1       

6.1.17::Path details for port: s[0]     
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : s[0]
Clock Port        : clk
Clock Reference   : alu_behavioral|clk:R
Setup Time        : 6096


Data Path Delay                8480
+ Setup Time                     77
- Capture Clock Path Delay    -2461
---------------------------- ------
Setup to Clock                 6096

Data Path
pin name                                model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------  -------------------------  -----  -----------------  ----  ------  
s[0]                                    alu_behavioral             0      0                  RISE  1       
s_ibuf_0_iopad/PACKAGEPIN:in            IO_PAD                     0      0                  RISE  1       
s_ibuf_0_iopad/DOUT                     IO_PAD                     590    590                RISE  1       
s_ibuf_0_preio/PADIN                    PRE_IO_PIN_TYPE_000001     0      590                RISE  1       
s_ibuf_0_preio/DIN0                     PRE_IO_PIN_TYPE_000001     617    1207               RISE  1       
I__450/I                                Odrv4                      0      1207               RISE  1       
I__450/O                                Odrv4                      351    1558               RISE  1       
I__465/I                                Span4Mux_v                 0      1558               RISE  1       
I__465/O                                Span4Mux_v                 351    1909               RISE  1       
I__472/I                                LocalMux                   0      1909               RISE  1       
I__472/O                                LocalMux                   330    2238               RISE  1       
I__488/I                                InMux                      0      2238               RISE  1       
I__488/O                                InMux                      259    2498               RISE  1       
B_ibuf_RNIH8BS_2_LC_2_11_5/in0          LogicCell40_SEQ_MODE_0000  0      2498               RISE  1       
B_ibuf_RNIH8BS_2_LC_2_11_5/lcout        LogicCell40_SEQ_MODE_0000  449    2947               RISE  1       
I__395/I                                LocalMux                   0      2947               RISE  1       
I__395/O                                LocalMux                   330    3276               RISE  1       
I__396/I                                InMux                      0      3276               RISE  1       
I__396/O                                InMux                      259    3536               RISE  1       
B_ibuf_RNII15C1_2_LC_2_11_4/in3         LogicCell40_SEQ_MODE_0000  0      3536               RISE  1       
B_ibuf_RNII15C1_2_LC_2_11_4/lcout       LogicCell40_SEQ_MODE_0000  316    3851               RISE  1       
I__406/I                                Odrv4                      0      3851               RISE  1       
I__406/O                                Odrv4                      351    4202               RISE  1       
I__407/I                                LocalMux                   0      4202               RISE  1       
I__407/O                                LocalMux                   330    4532               RISE  1       
I__408/I                                InMux                      0      4532               RISE  1       
I__408/O                                InMux                      259    4791               RISE  1       
alu_out_RNO_1_2_LC_2_10_3/in1           LogicCell40_SEQ_MODE_0000  0      4791               RISE  1       
alu_out_RNO_1_2_LC_2_10_3/carryout      LogicCell40_SEQ_MODE_0000  259    5051               RISE  2       
alu_out_RNO_1_3_LC_2_10_4/carryin       LogicCell40_SEQ_MODE_0000  0      5051               RISE  1       
alu_out_RNO_1_3_LC_2_10_4/carryout      LogicCell40_SEQ_MODE_0000  126    5177               RISE  2       
alu_out_RNO_1_4_LC_2_10_5/carryin       LogicCell40_SEQ_MODE_0000  0      5177               RISE  1       
alu_out_RNO_1_4_LC_2_10_5/carryout      LogicCell40_SEQ_MODE_0000  126    5303               RISE  2       
alu_out_RNO_1_5_LC_2_10_6/carryin       LogicCell40_SEQ_MODE_0000  0      5303               RISE  1       
alu_out_RNO_1_5_LC_2_10_6/carryout      LogicCell40_SEQ_MODE_0000  126    5429               RISE  2       
I__300/I                                InMux                      0      5429               RISE  1       
I__300/O                                InMux                      259    5689               RISE  1       
alu_out_RNO_1_6_LC_2_10_7/in3           LogicCell40_SEQ_MODE_0000  0      5689               RISE  1       
alu_out_RNO_1_6_LC_2_10_7/lcout         LogicCell40_SEQ_MODE_0000  316    6004               RISE  1       
I__301/I                                LocalMux                   0      6004               RISE  1       
I__301/O                                LocalMux                   330    6334               RISE  1       
I__302/I                                InMux                      0      6334               RISE  1       
I__302/O                                InMux                      259    6594               RISE  1       
alu_out_RNO_6_LC_1_10_5/in0             LogicCell40_SEQ_MODE_0000  0      6594               RISE  1       
alu_out_RNO_6_LC_1_10_5/lcout           LogicCell40_SEQ_MODE_0000  449    7042               RISE  1       
I__144/I                                Odrv4                      0      7042               RISE  1       
I__144/O                                Odrv4                      351    7393               RISE  1       
I__145/I                                Span4Mux_v                 0      7393               RISE  1       
I__145/O                                Span4Mux_v                 351    7744               RISE  1       
I__146/I                                Span4Mux_s0_h              0      7744               RISE  1       
I__146/O                                Span4Mux_s0_h              147    7891               RISE  1       
I__147/I                                LocalMux                   0      7891               RISE  1       
I__147/O                                LocalMux                   330    8221               RISE  1       
I__148/I                                IoInMux                    0      8221               RISE  1       
I__148/O                                IoInMux                    259    8480               RISE  1       
alu_out_obuf_6_preio/DOUT0(alu_out[6])  PRE_IO_PIN_TYPE_010101     0      8480               RISE  1       

Capture Clock Path
pin name                                          model name              delay  cummulative delay  edge  Fanout  
------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
clk                                               alu_behavioral          0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                  0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                  590    590                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF             0      590                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF             1408   1998               RISE  1       
I__105/I                                          gio2CtrlBuf             0      1998               RISE  1       
I__105/O                                          gio2CtrlBuf             0      1998               RISE  1       
I__106/I                                          GlobalMux               0      1998               RISE  1       
I__106/O                                          GlobalMux               154    2153               RISE  1       
I__109/I                                          ClkMux                  0      2153               RISE  1       
I__109/O                                          ClkMux                  309    2461               RISE  1       
alu_out_obuf_6_preio/OUTPUTCLK                    PRE_IO_PIN_TYPE_010101  0      2461               RISE  1       

6.1.18::Path details for port: s[1]     
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : s[1]
Clock Port        : clk
Clock Reference   : alu_behavioral|clk:R
Setup Time        : 5661


Data Path Delay                8045
+ Setup Time                     77
- Capture Clock Path Delay    -2461
---------------------------- ------
Setup to Clock                 5661

Data Path
pin name                                model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------  -------------------------  -----  -----------------  ----  ------  
s[1]                                    alu_behavioral             0      0                  RISE  1       
s_ibuf_1_iopad/PACKAGEPIN:in            IO_PAD                     0      0                  RISE  1       
s_ibuf_1_iopad/DOUT                     IO_PAD                     590    590                RISE  1       
s_ibuf_1_preio/PADIN                    PRE_IO_PIN_TYPE_000001     0      590                RISE  1       
s_ibuf_1_preio/DIN0                     PRE_IO_PIN_TYPE_000001     617    1207               RISE  1       
I__501/I                                Odrv12                     0      1207               RISE  1       
I__501/O                                Odrv12                     491    1698               RISE  1       
I__505/I                                Sp12to4                    0      1698               RISE  1       
I__505/O                                Sp12to4                    428    2126               RISE  1       
I__515/I                                Span4Mux_v                 0      2126               RISE  1       
I__515/O                                Span4Mux_v                 351    2477               RISE  1       
I__518/I                                LocalMux                   0      2477               RISE  1       
I__518/O                                LocalMux                   330    2806               RISE  1       
I__523/I                                InMux                      0      2806               RISE  1       
I__523/O                                InMux                      259    3066               RISE  1       
B_ibuf_RNIU5QF1_0_LC_1_11_1/in0         LogicCell40_SEQ_MODE_0000  0      3066               RISE  1       
B_ibuf_RNIU5QF1_0_LC_1_11_1/lcout       LogicCell40_SEQ_MODE_0000  449    3515               RISE  1       
I__226/I                                LocalMux                   0      3515               RISE  1       
I__226/O                                LocalMux                   330    3844               RISE  1       
I__227/I                                InMux                      0      3844               RISE  1       
I__227/O                                InMux                      259    4104               RISE  1       
alu_out_RNO_1_0_LC_2_10_1/in1           LogicCell40_SEQ_MODE_0000  0      4104               RISE  1       
alu_out_RNO_1_0_LC_2_10_1/carryout      LogicCell40_SEQ_MODE_0000  259    4363               RISE  2       
alu_out_RNO_1_1_LC_2_10_2/carryin       LogicCell40_SEQ_MODE_0000  0      4363               RISE  1       
alu_out_RNO_1_1_LC_2_10_2/carryout      LogicCell40_SEQ_MODE_0000  126    4489               RISE  2       
alu_out_RNO_1_2_LC_2_10_3/carryin       LogicCell40_SEQ_MODE_0000  0      4489               RISE  1       
alu_out_RNO_1_2_LC_2_10_3/carryout      LogicCell40_SEQ_MODE_0000  126    4616               RISE  2       
alu_out_RNO_1_3_LC_2_10_4/carryin       LogicCell40_SEQ_MODE_0000  0      4616               RISE  1       
alu_out_RNO_1_3_LC_2_10_4/carryout      LogicCell40_SEQ_MODE_0000  126    4742               RISE  2       
alu_out_RNO_1_4_LC_2_10_5/carryin       LogicCell40_SEQ_MODE_0000  0      4742               RISE  1       
alu_out_RNO_1_4_LC_2_10_5/carryout      LogicCell40_SEQ_MODE_0000  126    4868               RISE  2       
alu_out_RNO_1_5_LC_2_10_6/carryin       LogicCell40_SEQ_MODE_0000  0      4868               RISE  1       
alu_out_RNO_1_5_LC_2_10_6/carryout      LogicCell40_SEQ_MODE_0000  126    4994               RISE  2       
I__300/I                                InMux                      0      4994               RISE  1       
I__300/O                                InMux                      259    5254               RISE  1       
alu_out_RNO_1_6_LC_2_10_7/in3           LogicCell40_SEQ_MODE_0000  0      5254               RISE  1       
alu_out_RNO_1_6_LC_2_10_7/lcout         LogicCell40_SEQ_MODE_0000  316    5570               RISE  1       
I__301/I                                LocalMux                   0      5570               RISE  1       
I__301/O                                LocalMux                   330    5899               RISE  1       
I__302/I                                InMux                      0      5899               RISE  1       
I__302/O                                InMux                      259    6159               RISE  1       
alu_out_RNO_6_LC_1_10_5/in0             LogicCell40_SEQ_MODE_0000  0      6159               RISE  1       
alu_out_RNO_6_LC_1_10_5/lcout           LogicCell40_SEQ_MODE_0000  449    6608               RISE  1       
I__144/I                                Odrv4                      0      6608               RISE  1       
I__144/O                                Odrv4                      351    6958               RISE  1       
I__145/I                                Span4Mux_v                 0      6958               RISE  1       
I__145/O                                Span4Mux_v                 351    7309               RISE  1       
I__146/I                                Span4Mux_s0_h              0      7309               RISE  1       
I__146/O                                Span4Mux_s0_h              147    7456               RISE  1       
I__147/I                                LocalMux                   0      7456               RISE  1       
I__147/O                                LocalMux                   330    7786               RISE  1       
I__148/I                                IoInMux                    0      7786               RISE  1       
I__148/O                                IoInMux                    259    8045               RISE  1       
alu_out_obuf_6_preio/DOUT0(alu_out[6])  PRE_IO_PIN_TYPE_010101     0      8045               RISE  1       

Capture Clock Path
pin name                                          model name              delay  cummulative delay  edge  Fanout  
------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
clk                                               alu_behavioral          0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                  0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                  590    590                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF             0      590                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF             1408   1998               RISE  1       
I__105/I                                          gio2CtrlBuf             0      1998               RISE  1       
I__105/O                                          gio2CtrlBuf             0      1998               RISE  1       
I__106/I                                          GlobalMux               0      1998               RISE  1       
I__106/O                                          GlobalMux               154    2153               RISE  1       
I__109/I                                          ClkMux                  0      2153               RISE  1       
I__109/O                                          ClkMux                  309    2461               RISE  1       
alu_out_obuf_6_preio/OUTPUTCLK                    PRE_IO_PIN_TYPE_010101  0      2461               RISE  1       

6.1.19::Path details for port: s[2]     
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : s[2]
Clock Port        : clk
Clock Reference   : alu_behavioral|clk:R
Setup Time        : 3305


Data Path Delay                5689
+ Setup Time                     77
- Capture Clock Path Delay    -2461
---------------------------- ------
Setup to Clock                 3305

Data Path
pin name                                model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------  -------------------------  -----  -----------------  ----  ------  
s[2]                                    alu_behavioral             0      0                  RISE  1       
s_ibuf_2_iopad/PACKAGEPIN:in            IO_PAD                     0      0                  RISE  1       
s_ibuf_2_iopad/DOUT                     IO_PAD                     590    590                RISE  1       
s_ibuf_2_preio/PADIN                    PRE_IO_PIN_TYPE_000001     0      590                RISE  1       
s_ibuf_2_preio/DIN0                     PRE_IO_PIN_TYPE_000001     617    1207               RISE  1       
I__419/I                                Odrv4                      0      1207               RISE  1       
I__419/O                                Odrv4                      351    1558               RISE  1       
I__425/I                                Span4Mux_v                 0      1558               RISE  1       
I__425/O                                Span4Mux_v                 351    1909               RISE  1       
I__428/I                                LocalMux                   0      1909               RISE  1       
I__428/O                                LocalMux                   330    2238               RISE  1       
I__434/I                                InMux                      0      2238               RISE  1       
I__434/O                                InMux                      259    2498               RISE  1       
alu_out_RNO_1_7_LC_2_12_7/in0           LogicCell40_SEQ_MODE_0000  0      2498               RISE  1       
alu_out_RNO_1_7_LC_2_12_7/lcout         LogicCell40_SEQ_MODE_0000  449    2947               RISE  1       
I__413/I                                LocalMux                   0      2947               RISE  1       
I__413/O                                LocalMux                   330    3276               RISE  1       
I__414/I                                InMux                      0      3276               RISE  1       
I__414/O                                InMux                      259    3536               RISE  1       
alu_out_RNO_7_LC_2_11_0/in0             LogicCell40_SEQ_MODE_0000  0      3536               RISE  1       
alu_out_RNO_7_LC_2_11_0/lcout           LogicCell40_SEQ_MODE_0000  449    3985               RISE  1       
I__271/I                                Odrv4                      0      3985               RISE  1       
I__271/O                                Odrv4                      351    4335               RISE  1       
I__272/I                                Span4Mux_h                 0      4335               RISE  1       
I__272/O                                Span4Mux_h                 302    4637               RISE  1       
I__273/I                                Span4Mux_s1_h              0      4637               RISE  1       
I__273/O                                Span4Mux_s1_h              175    4812               RISE  1       
I__274/I                                IoSpan4Mux                 0      4812               RISE  1       
I__274/O                                IoSpan4Mux                 288    5100               RISE  1       
I__275/I                                LocalMux                   0      5100               RISE  1       
I__275/O                                LocalMux                   330    5429               RISE  1       
I__276/I                                IoInMux                    0      5429               RISE  1       
I__276/O                                IoInMux                    259    5689               RISE  1       
alu_out_obuf_7_preio/DOUT0(alu_out[7])  PRE_IO_PIN_TYPE_010101     0      5689               RISE  1       

Capture Clock Path
pin name                                          model name              delay  cummulative delay  edge  Fanout  
------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
clk                                               alu_behavioral          0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                  0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                  590    590                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF             0      590                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF             1408   1998               RISE  1       
I__105/I                                          gio2CtrlBuf             0      1998               RISE  1       
I__105/O                                          gio2CtrlBuf             0      1998               RISE  1       
I__106/I                                          GlobalMux               0      1998               RISE  1       
I__106/O                                          GlobalMux               154    2153               RISE  1       
I__108/I                                          ClkMux                  0      2153               RISE  1       
I__108/O                                          ClkMux                  309    2461               RISE  1       
alu_out_obuf_7_preio/OUTPUTCLK                    PRE_IO_PIN_TYPE_010101  0      2461               RISE  1       

6.1.20::Path details for port: s[3]     
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : s[3]
Clock Port        : clk
Clock Reference   : alu_behavioral|clk:R
Setup Time        : 3726


Data Path Delay                6110
+ Setup Time                     77
- Capture Clock Path Delay    -2461
---------------------------- ------
Setup to Clock                 3726

Data Path
pin name                          model name                 delay  cummulative delay  edge  Fanout  
--------------------------------  -------------------------  -----  -----------------  ----  ------  
s[3]                              alu_behavioral             0      0                  RISE  1       
s_ibuf_3_iopad/PACKAGEPIN:in      IO_PAD                     0      0                  RISE  1       
s_ibuf_3_iopad/DOUT               IO_PAD                     590    590                RISE  1       
s_ibuf_3_preio/PADIN              PRE_IO_PIN_TYPE_000001     0      590                RISE  1       
s_ibuf_3_preio/DIN0               PRE_IO_PIN_TYPE_000001     617    1207               RISE  1       
I__280/I                          Odrv4                      0      1207               RISE  1       
I__280/O                          Odrv4                      351    1558               RISE  1       
I__286/I                          Span4Mux_v                 0      1558               RISE  1       
I__286/O                          Span4Mux_v                 351    1909               RISE  1       
I__288/I                          LocalMux                   0      1909               RISE  1       
I__288/O                          LocalMux                   330    2238               RISE  1       
I__292/I                          InMux                      0      2238               RISE  1       
I__292/O                          InMux                      259    2498               RISE  1       
s_ibuf_RNI4CDF1_3_LC_1_8_7/in1    LogicCell40_SEQ_MODE_0000  0      2498               RISE  1       
s_ibuf_RNI4CDF1_3_LC_1_8_7/lcout  LogicCell40_SEQ_MODE_0000  400    2897               RISE  1       
I__115/I                          LocalMux                   0      2897               RISE  1       
I__115/O                          LocalMux                   330    3227               RISE  1       
I__116/I                          InMux                      0      3227               RISE  1       
I__116/O                          InMux                      259    3487               RISE  1       
s_ibuf_RNID58E4_2_LC_1_8_4/in0    LogicCell40_SEQ_MODE_0000  0      3487               RISE  1       
s_ibuf_RNID58E4_2_LC_1_8_4/ltout  LogicCell40_SEQ_MODE_0000  386    3872               FALL  1       
I__136/I                          CascadeMux                 0      3872               FALL  1       
I__136/O                          CascadeMux                 0      3872               FALL  1       
s_ibuf_RNIJBFD6_2_LC_1_8_5/in2    LogicCell40_SEQ_MODE_0000  0      3872               FALL  1       
s_ibuf_RNIJBFD6_2_LC_1_8_5/lcout  LogicCell40_SEQ_MODE_0000  379    4251               RISE  8       
I__121/I                          Odrv4                      0      4251               RISE  1       
I__121/O                          Odrv4                      351    4602               RISE  1       
I__125/I                          IoSpan4Mux                 0      4602               RISE  1       
I__125/O                          IoSpan4Mux                 288    4889               RISE  1       
I__129/I                          IoSpan4Mux                 0      4889               RISE  1       
I__129/O                          IoSpan4Mux                 288    5177               RISE  1       
I__133/I                          LocalMux                   0      5177               RISE  1       
I__133/O                          LocalMux                   330    5506               RISE  1       
I__135/I                          CEMux                      0      5506               RISE  1       
I__135/O                          CEMux                      603    6110               RISE  1       
alu_out_obuf_1_preio/CLOCKENABLE  PRE_IO_PIN_TYPE_010101     0      6110               RISE  1       

Capture Clock Path
pin name                                          model name              delay  cummulative delay  edge  Fanout  
------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
clk                                               alu_behavioral          0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                  0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                  590    590                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF             0      590                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF             1408   1998               RISE  1       
I__105/I                                          gio2CtrlBuf             0      1998               RISE  1       
I__105/O                                          gio2CtrlBuf             0      1998               RISE  1       
I__106/I                                          GlobalMux               0      1998               RISE  1       
I__106/O                                          GlobalMux               154    2153               RISE  1       
I__111/I                                          ClkMux                  0      2153               RISE  1       
I__111/O                                          ClkMux                  309    2461               RISE  1       
alu_out_obuf_1_preio/OUTPUTCLK                    PRE_IO_PIN_TYPE_010101  0      2461               RISE  1       

6.2::Clock to Out Path Details          
--------------------------------------------------

6.2.1::Path details for port: alu_out[0]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : alu_out[0]
Clock Port         : clk
Clock Reference    : alu_behavioral|clk:R
Clock to Out Delay : 4955


Launch Clock Path Delay        2461
+ Clock To Q Delay              140
+ Data Path Delay              2353
---------------------------- ------
Clock To Out Delay             4955

Launch Clock Path
pin name                                          model name              delay  cummulative delay  edge  Fanout  
------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
clk                                               alu_behavioral          0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                  0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                  590    590                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF             0      590                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF             1408   1998               RISE  1       
I__105/I                                          gio2CtrlBuf             0      1998               RISE  1       
I__105/O                                          gio2CtrlBuf             0      1998               RISE  1       
I__106/I                                          GlobalMux               0      1998               RISE  1       
I__106/O                                          GlobalMux               154    2153               RISE  1       
I__110/I                                          ClkMux                  0      2153               RISE  1       
I__110/O                                          ClkMux                  309    2461               RISE  1       
alu_out_obuf_0_preio/OUTPUTCLK                    PRE_IO_PIN_TYPE_010101  0      2461               RISE  1       

Data Path
pin name                                 model name              delay  cummulative delay  edge  Fanout  
---------------------------------------  ----------------------  -----  -----------------  ----  ------  
alu_out_obuf_0_preio/PADOUT(alu_out[0])  PRE_IO_PIN_TYPE_010101  140    2602               FALL  1       
alu_out_obuf_0_iopad/DIN                 IO_PAD                  0      2602               FALL  1       
alu_out_obuf_0_iopad/PACKAGEPIN:out      IO_PAD                  2353   4955               FALL  1       
alu_out[0]                               alu_behavioral          0      4955               FALL  1       

6.2.2::Path details for port: alu_out[1]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : alu_out[1]
Clock Port         : clk
Clock Reference    : alu_behavioral|clk:R
Clock to Out Delay : 4955


Launch Clock Path Delay        2461
+ Clock To Q Delay              140
+ Data Path Delay              2353
---------------------------- ------
Clock To Out Delay             4955

Launch Clock Path
pin name                                          model name              delay  cummulative delay  edge  Fanout  
------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
clk                                               alu_behavioral          0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                  0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                  590    590                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF             0      590                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF             1408   1998               RISE  1       
I__105/I                                          gio2CtrlBuf             0      1998               RISE  1       
I__105/O                                          gio2CtrlBuf             0      1998               RISE  1       
I__106/I                                          GlobalMux               0      1998               RISE  1       
I__106/O                                          GlobalMux               154    2153               RISE  1       
I__111/I                                          ClkMux                  0      2153               RISE  1       
I__111/O                                          ClkMux                  309    2461               RISE  1       
alu_out_obuf_1_preio/OUTPUTCLK                    PRE_IO_PIN_TYPE_010101  0      2461               RISE  1       

Data Path
pin name                                 model name              delay  cummulative delay  edge  Fanout  
---------------------------------------  ----------------------  -----  -----------------  ----  ------  
alu_out_obuf_1_preio/PADOUT(alu_out[1])  PRE_IO_PIN_TYPE_010101  140    2602               FALL  1       
alu_out_obuf_1_iopad/DIN                 IO_PAD                  0      2602               FALL  1       
alu_out_obuf_1_iopad/PACKAGEPIN:out      IO_PAD                  2353   4955               FALL  1       
alu_out[1]                               alu_behavioral          0      4955               FALL  1       

6.2.3::Path details for port: alu_out[2]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : alu_out[2]
Clock Port         : clk
Clock Reference    : alu_behavioral|clk:R
Clock to Out Delay : 4955


Launch Clock Path Delay        2461
+ Clock To Q Delay              140
+ Data Path Delay              2353
---------------------------- ------
Clock To Out Delay             4955

Launch Clock Path
pin name                                          model name              delay  cummulative delay  edge  Fanout  
------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
clk                                               alu_behavioral          0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                  0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                  590    590                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF             0      590                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF             1408   1998               RISE  1       
I__105/I                                          gio2CtrlBuf             0      1998               RISE  1       
I__105/O                                          gio2CtrlBuf             0      1998               RISE  1       
I__106/I                                          GlobalMux               0      1998               RISE  1       
I__106/O                                          GlobalMux               154    2153               RISE  1       
I__110/I                                          ClkMux                  0      2153               RISE  1       
I__110/O                                          ClkMux                  309    2461               RISE  1       
alu_out_obuf_2_preio/OUTPUTCLK                    PRE_IO_PIN_TYPE_010101  0      2461               RISE  1       

Data Path
pin name                                 model name              delay  cummulative delay  edge  Fanout  
---------------------------------------  ----------------------  -----  -----------------  ----  ------  
alu_out_obuf_2_preio/PADOUT(alu_out[2])  PRE_IO_PIN_TYPE_010101  140    2602               FALL  1       
alu_out_obuf_2_iopad/DIN                 IO_PAD                  0      2602               FALL  1       
alu_out_obuf_2_iopad/PACKAGEPIN:out      IO_PAD                  2353   4955               FALL  1       
alu_out[2]                               alu_behavioral          0      4955               FALL  1       

6.2.4::Path details for port: alu_out[3]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : alu_out[3]
Clock Port         : clk
Clock Reference    : alu_behavioral|clk:R
Clock to Out Delay : 4955


Launch Clock Path Delay        2461
+ Clock To Q Delay              140
+ Data Path Delay              2353
---------------------------- ------
Clock To Out Delay             4955

Launch Clock Path
pin name                                          model name              delay  cummulative delay  edge  Fanout  
------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
clk                                               alu_behavioral          0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                  0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                  590    590                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF             0      590                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF             1408   1998               RISE  1       
I__105/I                                          gio2CtrlBuf             0      1998               RISE  1       
I__105/O                                          gio2CtrlBuf             0      1998               RISE  1       
I__106/I                                          GlobalMux               0      1998               RISE  1       
I__106/O                                          GlobalMux               154    2153               RISE  1       
I__108/I                                          ClkMux                  0      2153               RISE  1       
I__108/O                                          ClkMux                  309    2461               RISE  1       
alu_out_obuf_3_preio/OUTPUTCLK                    PRE_IO_PIN_TYPE_010101  0      2461               RISE  1       

Data Path
pin name                                 model name              delay  cummulative delay  edge  Fanout  
---------------------------------------  ----------------------  -----  -----------------  ----  ------  
alu_out_obuf_3_preio/PADOUT(alu_out[3])  PRE_IO_PIN_TYPE_010101  140    2602               FALL  1       
alu_out_obuf_3_iopad/DIN                 IO_PAD                  0      2602               FALL  1       
alu_out_obuf_3_iopad/PACKAGEPIN:out      IO_PAD                  2353   4955               FALL  1       
alu_out[3]                               alu_behavioral          0      4955               FALL  1       

6.2.5::Path details for port: alu_out[4]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : alu_out[4]
Clock Port         : clk
Clock Reference    : alu_behavioral|clk:R
Clock to Out Delay : 4955


Launch Clock Path Delay        2461
+ Clock To Q Delay              140
+ Data Path Delay              2353
---------------------------- ------
Clock To Out Delay             4955

Launch Clock Path
pin name                                          model name              delay  cummulative delay  edge  Fanout  
------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
clk                                               alu_behavioral          0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                  0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                  590    590                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF             0      590                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF             1408   1998               RISE  1       
I__105/I                                          gio2CtrlBuf             0      1998               RISE  1       
I__105/O                                          gio2CtrlBuf             0      1998               RISE  1       
I__106/I                                          GlobalMux               0      1998               RISE  1       
I__106/O                                          GlobalMux               154    2153               RISE  1       
I__109/I                                          ClkMux                  0      2153               RISE  1       
I__109/O                                          ClkMux                  309    2461               RISE  1       
alu_out_obuf_4_preio/OUTPUTCLK                    PRE_IO_PIN_TYPE_010101  0      2461               RISE  1       

Data Path
pin name                                 model name              delay  cummulative delay  edge  Fanout  
---------------------------------------  ----------------------  -----  -----------------  ----  ------  
alu_out_obuf_4_preio/PADOUT(alu_out[4])  PRE_IO_PIN_TYPE_010101  140    2602               FALL  1       
alu_out_obuf_4_iopad/DIN                 IO_PAD                  0      2602               FALL  1       
alu_out_obuf_4_iopad/PACKAGEPIN:out      IO_PAD                  2353   4955               FALL  1       
alu_out[4]                               alu_behavioral          0      4955               FALL  1       

6.2.6::Path details for port: alu_out[5]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : alu_out[5]
Clock Port         : clk
Clock Reference    : alu_behavioral|clk:R
Clock to Out Delay : 4955


Launch Clock Path Delay        2461
+ Clock To Q Delay              140
+ Data Path Delay              2353
---------------------------- ------
Clock To Out Delay             4955

Launch Clock Path
pin name                                          model name              delay  cummulative delay  edge  Fanout  
------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
clk                                               alu_behavioral          0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                  0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                  590    590                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF             0      590                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF             1408   1998               RISE  1       
I__105/I                                          gio2CtrlBuf             0      1998               RISE  1       
I__105/O                                          gio2CtrlBuf             0      1998               RISE  1       
I__106/I                                          GlobalMux               0      1998               RISE  1       
I__106/O                                          GlobalMux               154    2153               RISE  1       
I__107/I                                          ClkMux                  0      2153               RISE  1       
I__107/O                                          ClkMux                  309    2461               RISE  1       
alu_out_obuf_5_preio/OUTPUTCLK                    PRE_IO_PIN_TYPE_010101  0      2461               RISE  1       

Data Path
pin name                                 model name              delay  cummulative delay  edge  Fanout  
---------------------------------------  ----------------------  -----  -----------------  ----  ------  
alu_out_obuf_5_preio/PADOUT(alu_out[5])  PRE_IO_PIN_TYPE_010101  140    2602               FALL  1       
alu_out_obuf_5_iopad/DIN                 IO_PAD                  0      2602               FALL  1       
alu_out_obuf_5_iopad/PACKAGEPIN:out      IO_PAD                  2353   4955               FALL  1       
alu_out[5]                               alu_behavioral          0      4955               FALL  1       

6.2.7::Path details for port: alu_out[6]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : alu_out[6]
Clock Port         : clk
Clock Reference    : alu_behavioral|clk:R
Clock to Out Delay : 4955


Launch Clock Path Delay        2461
+ Clock To Q Delay              140
+ Data Path Delay              2353
---------------------------- ------
Clock To Out Delay             4955

Launch Clock Path
pin name                                          model name              delay  cummulative delay  edge  Fanout  
------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
clk                                               alu_behavioral          0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                  0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                  590    590                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF             0      590                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF             1408   1998               RISE  1       
I__105/I                                          gio2CtrlBuf             0      1998               RISE  1       
I__105/O                                          gio2CtrlBuf             0      1998               RISE  1       
I__106/I                                          GlobalMux               0      1998               RISE  1       
I__106/O                                          GlobalMux               154    2153               RISE  1       
I__109/I                                          ClkMux                  0      2153               RISE  1       
I__109/O                                          ClkMux                  309    2461               RISE  1       
alu_out_obuf_6_preio/OUTPUTCLK                    PRE_IO_PIN_TYPE_010101  0      2461               RISE  1       

Data Path
pin name                                 model name              delay  cummulative delay  edge  Fanout  
---------------------------------------  ----------------------  -----  -----------------  ----  ------  
alu_out_obuf_6_preio/PADOUT(alu_out[6])  PRE_IO_PIN_TYPE_010101  140    2602               FALL  1       
alu_out_obuf_6_iopad/DIN                 IO_PAD                  0      2602               FALL  1       
alu_out_obuf_6_iopad/PACKAGEPIN:out      IO_PAD                  2353   4955               FALL  1       
alu_out[6]                               alu_behavioral          0      4955               FALL  1       

6.2.8::Path details for port: alu_out[7]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : alu_out[7]
Clock Port         : clk
Clock Reference    : alu_behavioral|clk:R
Clock to Out Delay : 4955


Launch Clock Path Delay        2461
+ Clock To Q Delay              140
+ Data Path Delay              2353
---------------------------- ------
Clock To Out Delay             4955

Launch Clock Path
pin name                                          model name              delay  cummulative delay  edge  Fanout  
------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
clk                                               alu_behavioral          0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                  0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                  590    590                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF             0      590                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF             1408   1998               RISE  1       
I__105/I                                          gio2CtrlBuf             0      1998               RISE  1       
I__105/O                                          gio2CtrlBuf             0      1998               RISE  1       
I__106/I                                          GlobalMux               0      1998               RISE  1       
I__106/O                                          GlobalMux               154    2153               RISE  1       
I__108/I                                          ClkMux                  0      2153               RISE  1       
I__108/O                                          ClkMux                  309    2461               RISE  1       
alu_out_obuf_7_preio/OUTPUTCLK                    PRE_IO_PIN_TYPE_010101  0      2461               RISE  1       

Data Path
pin name                                 model name              delay  cummulative delay  edge  Fanout  
---------------------------------------  ----------------------  -----  -----------------  ----  ------  
alu_out_obuf_7_preio/PADOUT(alu_out[7])  PRE_IO_PIN_TYPE_010101  140    2602               FALL  1       
alu_out_obuf_7_iopad/DIN                 IO_PAD                  0      2602               FALL  1       
alu_out_obuf_7_iopad/PACKAGEPIN:out      IO_PAD                  2353   4955               FALL  1       
alu_out[7]                               alu_behavioral          0      4955               FALL  1       

6.4::Hold Times Path Details            
--------------------------------------------------

6.4.1::Path details for port: A[0]      
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : A[0]
Clock Port        : clk
Clock Reference   : alu_behavioral|clk:R
Hold Time         : -1859


Capture Clock Path Delay       2461
+ Hold  Time                      0
- Data Path Delay             -4320
---------------------------- ------
Hold Time                     -1859

Data Path
pin name                                model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------  -------------------------  -----  -----------------  ----  ------  
A[0]                                    alu_behavioral             0      0                  FALL  1       
A_ibuf_0_iopad/PACKAGEPIN:in            IO_PAD                     0      0                  FALL  1       
A_ibuf_0_iopad/DOUT                     IO_PAD                     540    540                FALL  1       
A_ibuf_0_preio/PADIN                    PRE_IO_PIN_TYPE_000001     0      540                FALL  1       
A_ibuf_0_preio/DIN0                     PRE_IO_PIN_TYPE_000001     463    1003               FALL  1       
I__351/I                                LocalMux                   0      1003               FALL  1       
I__351/O                                LocalMux                   309    1311               FALL  1       
I__355/I                                InMux                      0      1311               FALL  1       
I__355/O                                InMux                      217    1529               FALL  1       
alu_out_RNO_2_0_LC_1_11_3/in3           LogicCell40_SEQ_MODE_0000  0      1529               FALL  1       
alu_out_RNO_2_0_LC_1_11_3/ltout         LogicCell40_SEQ_MODE_0000  267    1795               RISE  1       
I__176/I                                CascadeMux                 0      1795               RISE  1       
I__176/O                                CascadeMux                 0      1795               RISE  1       
alu_out_RNO_0_0_LC_1_11_4/in2           LogicCell40_SEQ_MODE_0000  0      1795               RISE  1       
alu_out_RNO_0_0_LC_1_11_4/lcout         LogicCell40_SEQ_MODE_0000  351    2146               FALL  1       
I__174/I                                LocalMux                   0      2146               FALL  1       
I__174/O                                LocalMux                   309    2455               FALL  1       
I__175/I                                InMux                      0      2455               FALL  1       
I__175/O                                InMux                      217    2672               FALL  1       
alu_out_RNO_0_LC_1_10_3/in3             LogicCell40_SEQ_MODE_0000  0      2672               FALL  1       
alu_out_RNO_0_LC_1_10_3/lcout           LogicCell40_SEQ_MODE_0000  288    2960               FALL  1       
I__149/I                                Odrv4                      0      2960               FALL  1       
I__149/O                                Odrv4                      372    3331               FALL  1       
I__150/I                                Span4Mux_s0_h              0      3331               FALL  1       
I__150/O                                Span4Mux_s0_h              140    3472               FALL  1       
I__151/I                                IoSpan4Mux                 0      3472               FALL  1       
I__151/O                                IoSpan4Mux                 323    3794               FALL  1       
I__152/I                                LocalMux                   0      3794               FALL  1       
I__152/O                                LocalMux                   309    4103               FALL  1       
I__153/I                                IoInMux                    0      4103               FALL  1       
I__153/O                                IoInMux                    217    4320               FALL  1       
alu_out_obuf_0_preio/DOUT0(alu_out[0])  PRE_IO_PIN_TYPE_010101     0      4320               FALL  1       

Capture Clock Path
pin name                                          model name              delay  cummulative delay  edge  Fanout  
------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
clk                                               alu_behavioral          0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                  0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                  590    590                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF             0      590                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF             1408   1998               RISE  1       
I__105/I                                          gio2CtrlBuf             0      1998               RISE  1       
I__105/O                                          gio2CtrlBuf             0      1998               RISE  1       
I__106/I                                          GlobalMux               0      1998               RISE  1       
I__106/O                                          GlobalMux               154    2153               RISE  1       
I__110/I                                          ClkMux                  0      2153               RISE  1       
I__110/O                                          ClkMux                  309    2461               RISE  1       
alu_out_obuf_0_preio/OUTPUTCLK                    PRE_IO_PIN_TYPE_010101  0      2461               RISE  1       

6.4.2::Path details for port: A[1]      
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : A[1]
Clock Port        : clk
Clock Reference   : alu_behavioral|clk:R
Hold Time         : -2308


Capture Clock Path Delay       2461
+ Hold  Time                      0
- Data Path Delay             -4769
---------------------------- ------
Hold Time                     -2308

Data Path
pin name                                model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------  -------------------------  -----  -----------------  ----  ------  
A[1]                                    alu_behavioral             0      0                  FALL  1       
A_ibuf_1_iopad/PACKAGEPIN:in            IO_PAD                     0      0                  FALL  1       
A_ibuf_1_iopad/DOUT                     IO_PAD                     540    540                FALL  1       
A_ibuf_1_preio/PADIN                    PRE_IO_PIN_TYPE_000001     0      540                FALL  1       
A_ibuf_1_preio/DIN0                     PRE_IO_PIN_TYPE_000001     463    1003               FALL  1       
I__241/I                                Odrv4                      0      1003               FALL  1       
I__241/O                                Odrv4                      372    1375               FALL  1       
I__242/I                                Span4Mux_v                 0      1375               FALL  1       
I__242/O                                Span4Mux_v                 372    1746               FALL  1       
I__243/I                                Span4Mux_v                 0      1746               FALL  1       
I__243/O                                Span4Mux_v                 372    2118               FALL  1       
I__245/I                                LocalMux                   0      2118               FALL  1       
I__245/O                                LocalMux                   309    2427               FALL  1       
I__248/I                                InMux                      0      2427               FALL  1       
I__248/O                                InMux                      217    2644               FALL  1       
alu_out_RNO_3_2_LC_2_9_5/in3            LogicCell40_SEQ_MODE_0000  0      2644               FALL  1       
alu_out_RNO_3_2_LC_2_9_5/ltout          LogicCell40_SEQ_MODE_0000  267    2911               RISE  1       
I__240/I                                CascadeMux                 0      2911               RISE  1       
I__240/O                                CascadeMux                 0      2911               RISE  1       
alu_out_RNO_0_2_LC_2_9_6/in2            LogicCell40_SEQ_MODE_0000  0      2911               RISE  1       
alu_out_RNO_0_2_LC_2_9_6/ltout          LogicCell40_SEQ_MODE_0000  309    3219               RISE  1       
I__237/I                                CascadeMux                 0      3219               RISE  1       
I__237/O                                CascadeMux                 0      3219               RISE  1       
alu_out_RNO_2_LC_2_9_7/in2              LogicCell40_SEQ_MODE_0000  0      3219               RISE  1       
alu_out_RNO_2_LC_2_9_7/lcout            LogicCell40_SEQ_MODE_0000  351    3570               FALL  1       
I__233/I                                Odrv12                     0      3570               FALL  1       
I__233/O                                Odrv12                     540    4110               FALL  1       
I__234/I                                Span12Mux_s1_h             0      4110               FALL  1       
I__234/O                                Span12Mux_s1_h             133    4243               FALL  1       
I__235/I                                LocalMux                   0      4243               FALL  1       
I__235/O                                LocalMux                   309    4552               FALL  1       
I__236/I                                IoInMux                    0      4552               FALL  1       
I__236/O                                IoInMux                    217    4769               FALL  1       
alu_out_obuf_2_preio/DOUT0(alu_out[2])  PRE_IO_PIN_TYPE_010101     0      4769               FALL  1       

Capture Clock Path
pin name                                          model name              delay  cummulative delay  edge  Fanout  
------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
clk                                               alu_behavioral          0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                  0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                  590    590                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF             0      590                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF             1408   1998               RISE  1       
I__105/I                                          gio2CtrlBuf             0      1998               RISE  1       
I__105/O                                          gio2CtrlBuf             0      1998               RISE  1       
I__106/I                                          GlobalMux               0      1998               RISE  1       
I__106/O                                          GlobalMux               154    2153               RISE  1       
I__110/I                                          ClkMux                  0      2153               RISE  1       
I__110/O                                          ClkMux                  309    2461               RISE  1       
alu_out_obuf_2_preio/OUTPUTCLK                    PRE_IO_PIN_TYPE_010101  0      2461               RISE  1       

6.4.3::Path details for port: A[2]      
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : A[2]
Clock Port        : clk
Clock Reference   : alu_behavioral|clk:R
Hold Time         : -2715


Capture Clock Path Delay       2461
+ Hold  Time                      0
- Data Path Delay             -5176
---------------------------- ------
Hold Time                     -2715

Data Path
pin name                                model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------  -------------------------  -----  -----------------  ----  ------  
A[2]                                    alu_behavioral             0      0                  FALL  1       
A_ibuf_2_iopad/PACKAGEPIN:in            IO_PAD                     0      0                  FALL  1       
A_ibuf_2_iopad/DOUT                     IO_PAD                     540    540                FALL  1       
A_ibuf_2_preio/PADIN                    PRE_IO_PIN_TYPE_000001     0      540                FALL  1       
A_ibuf_2_preio/DIN0                     PRE_IO_PIN_TYPE_000001     463    1003               FALL  1       
I__251/I                                Odrv4                      0      1003               FALL  1       
I__251/O                                Odrv4                      372    1375               FALL  1       
I__252/I                                Span4Mux_v                 0      1375               FALL  1       
I__252/O                                Span4Mux_v                 372    1746               FALL  1       
I__253/I                                Span4Mux_v                 0      1746               FALL  1       
I__253/O                                Span4Mux_v                 372    2118               FALL  1       
I__254/I                                LocalMux                   0      2118               FALL  1       
I__254/O                                LocalMux                   309    2427               FALL  1       
I__257/I                                InMux                      0      2427               FALL  1       
I__257/O                                InMux                      217    2644               FALL  1       
alu_out_RNO_3_3_LC_1_9_6/in3            LogicCell40_SEQ_MODE_0000  0      2644               FALL  1       
alu_out_RNO_3_3_LC_1_9_6/lcout          LogicCell40_SEQ_MODE_0000  288    2932               FALL  1       
I__266/I                                LocalMux                   0      2932               FALL  1       
I__266/O                                LocalMux                   309    3240               FALL  1       
I__267/I                                InMux                      0      3240               FALL  1       
I__267/O                                InMux                      217    3458               FALL  1       
alu_out_RNO_0_3_LC_2_9_1/in3            LogicCell40_SEQ_MODE_0000  0      3458               FALL  1       
alu_out_RNO_0_3_LC_2_9_1/ltout          LogicCell40_SEQ_MODE_0000  267    3724               RISE  1       
I__265/I                                CascadeMux                 0      3724               RISE  1       
I__265/O                                CascadeMux                 0      3724               RISE  1       
alu_out_RNO_3_LC_2_9_2/in2              LogicCell40_SEQ_MODE_0000  0      3724               RISE  1       
alu_out_RNO_3_LC_2_9_2/lcout            LogicCell40_SEQ_MODE_0000  351    4075               FALL  1       
I__261/I                                Odrv4                      0      4075               FALL  1       
I__261/O                                Odrv4                      372    4446               FALL  1       
I__262/I                                Span4Mux_s2_h              0      4446               FALL  1       
I__262/O                                Span4Mux_s2_h              203    4650               FALL  1       
I__263/I                                LocalMux                   0      4650               FALL  1       
I__263/O                                LocalMux                   309    4958               FALL  1       
I__264/I                                IoInMux                    0      4958               FALL  1       
I__264/O                                IoInMux                    217    5176               FALL  1       
alu_out_obuf_3_preio/DOUT0(alu_out[3])  PRE_IO_PIN_TYPE_010101     0      5176               FALL  1       

Capture Clock Path
pin name                                          model name              delay  cummulative delay  edge  Fanout  
------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
clk                                               alu_behavioral          0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                  0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                  590    590                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF             0      590                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF             1408   1998               RISE  1       
I__105/I                                          gio2CtrlBuf             0      1998               RISE  1       
I__105/O                                          gio2CtrlBuf             0      1998               RISE  1       
I__106/I                                          GlobalMux               0      1998               RISE  1       
I__106/O                                          GlobalMux               154    2153               RISE  1       
I__108/I                                          ClkMux                  0      2153               RISE  1       
I__108/O                                          ClkMux                  309    2461               RISE  1       
alu_out_obuf_3_preio/OUTPUTCLK                    PRE_IO_PIN_TYPE_010101  0      2461               RISE  1       

6.4.4::Path details for port: A[3]      
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : A[3]
Clock Port        : clk
Clock Reference   : alu_behavioral|clk:R
Hold Time         : -2210


Capture Clock Path Delay       2461
+ Hold  Time                      0
- Data Path Delay             -4671
---------------------------- ------
Hold Time                     -2210

Data Path
pin name                                model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------  -------------------------  -----  -----------------  ----  ------  
A[3]                                    alu_behavioral             0      0                  FALL  1       
A_ibuf_3_iopad/PACKAGEPIN:in            IO_PAD                     0      0                  FALL  1       
A_ibuf_3_iopad/DOUT                     IO_PAD                     540    540                FALL  1       
A_ibuf_3_preio/PADIN                    PRE_IO_PIN_TYPE_000001     0      540                FALL  1       
A_ibuf_3_preio/DIN0                     PRE_IO_PIN_TYPE_000001     463    1003               FALL  1       
I__573/I                                Odrv4                      0      1003               FALL  1       
I__573/O                                Odrv4                      372    1375               FALL  1       
I__575/I                                Span4Mux_v                 0      1375               FALL  1       
I__575/O                                Span4Mux_v                 372    1746               FALL  1       
I__578/I                                Span4Mux_v                 0      1746               FALL  1       
I__578/O                                Span4Mux_v                 372    2118               FALL  1       
I__581/I                                LocalMux                   0      2118               FALL  1       
I__581/O                                LocalMux                   309    2427               FALL  1       
I__583/I                                InMux                      0      2427               FALL  1       
I__583/O                                InMux                      217    2644               FALL  1       
alu_out_RNO_2_3_LC_2_9_0/in3            LogicCell40_SEQ_MODE_0000  0      2644               FALL  1       
alu_out_RNO_2_3_LC_2_9_0/ltout          LogicCell40_SEQ_MODE_0000  267    2911               RISE  1       
I__268/I                                CascadeMux                 0      2911               RISE  1       
I__268/O                                CascadeMux                 0      2911               RISE  1       
alu_out_RNO_0_3_LC_2_9_1/in2            LogicCell40_SEQ_MODE_0000  0      2911               RISE  1       
alu_out_RNO_0_3_LC_2_9_1/ltout          LogicCell40_SEQ_MODE_0000  309    3219               RISE  1       
I__265/I                                CascadeMux                 0      3219               RISE  1       
I__265/O                                CascadeMux                 0      3219               RISE  1       
alu_out_RNO_3_LC_2_9_2/in2              LogicCell40_SEQ_MODE_0000  0      3219               RISE  1       
alu_out_RNO_3_LC_2_9_2/lcout            LogicCell40_SEQ_MODE_0000  351    3570               FALL  1       
I__261/I                                Odrv4                      0      3570               FALL  1       
I__261/O                                Odrv4                      372    3942               FALL  1       
I__262/I                                Span4Mux_s2_h              0      3942               FALL  1       
I__262/O                                Span4Mux_s2_h              203    4145               FALL  1       
I__263/I                                LocalMux                   0      4145               FALL  1       
I__263/O                                LocalMux                   309    4454               FALL  1       
I__264/I                                IoInMux                    0      4454               FALL  1       
I__264/O                                IoInMux                    217    4671               FALL  1       
alu_out_obuf_3_preio/DOUT0(alu_out[3])  PRE_IO_PIN_TYPE_010101     0      4671               FALL  1       

Capture Clock Path
pin name                                          model name              delay  cummulative delay  edge  Fanout  
------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
clk                                               alu_behavioral          0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                  0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                  590    590                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF             0      590                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF             1408   1998               RISE  1       
I__105/I                                          gio2CtrlBuf             0      1998               RISE  1       
I__105/O                                          gio2CtrlBuf             0      1998               RISE  1       
I__106/I                                          GlobalMux               0      1998               RISE  1       
I__106/O                                          GlobalMux               154    2153               RISE  1       
I__108/I                                          ClkMux                  0      2153               RISE  1       
I__108/O                                          ClkMux                  309    2461               RISE  1       
alu_out_obuf_3_preio/OUTPUTCLK                    PRE_IO_PIN_TYPE_010101  0      2461               RISE  1       

6.4.5::Path details for port: A[4]      
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : A[4]
Clock Port        : clk
Clock Reference   : alu_behavioral|clk:R
Hold Time         : -2792


Capture Clock Path Delay       2461
+ Hold  Time                      0
- Data Path Delay             -5253
---------------------------- ------
Hold Time                     -2792

Data Path
pin name                                model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------  -------------------------  -----  -----------------  ----  ------  
A[4]                                    alu_behavioral             0      0                  FALL  1       
A_ibuf_4_iopad/PACKAGEPIN:in            IO_PAD                     0      0                  FALL  1       
A_ibuf_4_iopad/DOUT                     IO_PAD                     540    540                FALL  1       
A_ibuf_4_preio/PADIN                    PRE_IO_PIN_TYPE_000001     0      540                FALL  1       
A_ibuf_4_preio/DIN0                     PRE_IO_PIN_TYPE_000001     463    1003               FALL  1       
I__194/I                                Odrv4                      0      1003               FALL  1       
I__194/O                                Odrv4                      372    1375               FALL  1       
I__195/I                                Span4Mux_v                 0      1375               FALL  1       
I__195/O                                Span4Mux_v                 372    1746               FALL  1       
I__196/I                                LocalMux                   0      1746               FALL  1       
I__196/O                                LocalMux                   309    2055               FALL  1       
I__200/I                                InMux                      0      2055               FALL  1       
I__200/O                                InMux                      217    2272               FALL  1       
alu_out_RNO_3_5_LC_1_12_4/in3           LogicCell40_SEQ_MODE_0000  0      2272               FALL  1       
alu_out_RNO_3_5_LC_1_12_4/lcout         LogicCell40_SEQ_MODE_0000  288    2560               FALL  1       
I__191/I                                LocalMux                   0      2560               FALL  1       
I__191/O                                LocalMux                   309    2868               FALL  1       
I__192/I                                InMux                      0      2868               FALL  1       
I__192/O                                InMux                      217    3086               FALL  1       
alu_out_RNO_0_5_LC_1_12_7/in3           LogicCell40_SEQ_MODE_0000  0      3086               FALL  1       
alu_out_RNO_0_5_LC_1_12_7/lcout         LogicCell40_SEQ_MODE_0000  288    3373               FALL  1       
I__188/I                                Odrv12                     0      3373               FALL  1       
I__188/O                                Odrv12                     540    3913               FALL  1       
I__189/I                                LocalMux                   0      3913               FALL  1       
I__189/O                                LocalMux                   309    4222               FALL  1       
I__190/I                                InMux                      0      4222               FALL  1       
I__190/O                                InMux                      217    4439               FALL  1       
alu_out_RNO_5_LC_1_9_3/in3              LogicCell40_SEQ_MODE_0000  0      4439               FALL  1       
alu_out_RNO_5_LC_1_9_3/lcout            LogicCell40_SEQ_MODE_0000  288    4727               FALL  1       
I__160/I                                LocalMux                   0      4727               FALL  1       
I__160/O                                LocalMux                   309    5036               FALL  1       
I__161/I                                IoInMux                    0      5036               FALL  1       
I__161/O                                IoInMux                    217    5253               FALL  1       
alu_out_obuf_5_preio/DOUT0(alu_out[5])  PRE_IO_PIN_TYPE_010101     0      5253               FALL  1       

Capture Clock Path
pin name                                          model name              delay  cummulative delay  edge  Fanout  
------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
clk                                               alu_behavioral          0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                  0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                  590    590                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF             0      590                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF             1408   1998               RISE  1       
I__105/I                                          gio2CtrlBuf             0      1998               RISE  1       
I__105/O                                          gio2CtrlBuf             0      1998               RISE  1       
I__106/I                                          GlobalMux               0      1998               RISE  1       
I__106/O                                          GlobalMux               154    2153               RISE  1       
I__107/I                                          ClkMux                  0      2153               RISE  1       
I__107/O                                          ClkMux                  309    2461               RISE  1       
alu_out_obuf_5_preio/OUTPUTCLK                    PRE_IO_PIN_TYPE_010101  0      2461               RISE  1       

6.4.6::Path details for port: A[5]      
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : A[5]
Clock Port        : clk
Clock Reference   : alu_behavioral|clk:R
Hold Time         : -1565


Capture Clock Path Delay       2461
+ Hold  Time                      0
- Data Path Delay             -4026
---------------------------- ------
Hold Time                     -1565

Data Path
pin name                                model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------  -------------------------  -----  -----------------  ----  ------  
A[5]                                    alu_behavioral             0      0                  FALL  1       
A_ibuf_5_iopad/PACKAGEPIN:in            IO_PAD                     0      0                  FALL  1       
A_ibuf_5_iopad/DOUT                     IO_PAD                     540    540                FALL  1       
A_ibuf_5_preio/PADIN                    PRE_IO_PIN_TYPE_000001     0      540                FALL  1       
A_ibuf_5_preio/DIN0                     PRE_IO_PIN_TYPE_000001     463    1003               FALL  1       
I__341/I                                LocalMux                   0      1003               FALL  1       
I__341/O                                LocalMux                   309    1311               FALL  1       
I__345/I                                InMux                      0      1311               FALL  1       
I__345/O                                InMux                      217    1529               FALL  1       
alu_out_RNO_2_5_LC_1_12_6/in3           LogicCell40_SEQ_MODE_0000  0      1529               FALL  1       
alu_out_RNO_2_5_LC_1_12_6/ltout         LogicCell40_SEQ_MODE_0000  267    1795               RISE  1       
I__193/I                                CascadeMux                 0      1795               RISE  1       
I__193/O                                CascadeMux                 0      1795               RISE  1       
alu_out_RNO_0_5_LC_1_12_7/in2           LogicCell40_SEQ_MODE_0000  0      1795               RISE  1       
alu_out_RNO_0_5_LC_1_12_7/lcout         LogicCell40_SEQ_MODE_0000  351    2146               FALL  1       
I__188/I                                Odrv12                     0      2146               FALL  1       
I__188/O                                Odrv12                     540    2686               FALL  1       
I__189/I                                LocalMux                   0      2686               FALL  1       
I__189/O                                LocalMux                   309    2995               FALL  1       
I__190/I                                InMux                      0      2995               FALL  1       
I__190/O                                InMux                      217    3212               FALL  1       
alu_out_RNO_5_LC_1_9_3/in3              LogicCell40_SEQ_MODE_0000  0      3212               FALL  1       
alu_out_RNO_5_LC_1_9_3/lcout            LogicCell40_SEQ_MODE_0000  288    3500               FALL  1       
I__160/I                                LocalMux                   0      3500               FALL  1       
I__160/O                                LocalMux                   309    3808               FALL  1       
I__161/I                                IoInMux                    0      3808               FALL  1       
I__161/O                                IoInMux                    217    4026               FALL  1       
alu_out_obuf_5_preio/DOUT0(alu_out[5])  PRE_IO_PIN_TYPE_010101     0      4026               FALL  1       

Capture Clock Path
pin name                                          model name              delay  cummulative delay  edge  Fanout  
------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
clk                                               alu_behavioral          0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                  0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                  590    590                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF             0      590                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF             1408   1998               RISE  1       
I__105/I                                          gio2CtrlBuf             0      1998               RISE  1       
I__105/O                                          gio2CtrlBuf             0      1998               RISE  1       
I__106/I                                          GlobalMux               0      1998               RISE  1       
I__106/O                                          GlobalMux               154    2153               RISE  1       
I__107/I                                          ClkMux                  0      2153               RISE  1       
I__107/O                                          ClkMux                  309    2461               RISE  1       
alu_out_obuf_5_preio/OUTPUTCLK                    PRE_IO_PIN_TYPE_010101  0      2461               RISE  1       

6.4.7::Path details for port: A[6]      
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : A[6]
Clock Port        : clk
Clock Reference   : alu_behavioral|clk:R
Hold Time         : -2140


Capture Clock Path Delay       2461
+ Hold  Time                      0
- Data Path Delay             -4601
---------------------------- ------
Hold Time                     -2140

Data Path
pin name                                model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------  -------------------------  -----  -----------------  ----  ------  
A[6]                                    alu_behavioral             0      0                  FALL  1       
A_ibuf_6_iopad/PACKAGEPIN:in            IO_PAD                     0      0                  FALL  1       
A_ibuf_6_iopad/DOUT                     IO_PAD                     540    540                FALL  1       
A_ibuf_6_preio/PADIN                    PRE_IO_PIN_TYPE_000001     0      540                FALL  1       
A_ibuf_6_preio/DIN0                     PRE_IO_PIN_TYPE_000001     463    1003               FALL  1       
I__560/I                                LocalMux                   0      1003               FALL  1       
I__560/O                                LocalMux                   309    1311               FALL  1       
I__562/I                                InMux                      0      1311               FALL  1       
I__562/O                                InMux                      217    1529               FALL  1       
alu_out_RNO_3_5_LC_1_12_4/in1           LogicCell40_SEQ_MODE_0000  0      1529               FALL  1       
alu_out_RNO_3_5_LC_1_12_4/lcout         LogicCell40_SEQ_MODE_0000  379    1908               FALL  1       
I__191/I                                LocalMux                   0      1908               FALL  1       
I__191/O                                LocalMux                   309    2216               FALL  1       
I__192/I                                InMux                      0      2216               FALL  1       
I__192/O                                InMux                      217    2434               FALL  1       
alu_out_RNO_0_5_LC_1_12_7/in3           LogicCell40_SEQ_MODE_0000  0      2434               FALL  1       
alu_out_RNO_0_5_LC_1_12_7/lcout         LogicCell40_SEQ_MODE_0000  288    2721               FALL  1       
I__188/I                                Odrv12                     0      2721               FALL  1       
I__188/O                                Odrv12                     540    3261               FALL  1       
I__189/I                                LocalMux                   0      3261               FALL  1       
I__189/O                                LocalMux                   309    3570               FALL  1       
I__190/I                                InMux                      0      3570               FALL  1       
I__190/O                                InMux                      217    3787               FALL  1       
alu_out_RNO_5_LC_1_9_3/in3              LogicCell40_SEQ_MODE_0000  0      3787               FALL  1       
alu_out_RNO_5_LC_1_9_3/lcout            LogicCell40_SEQ_MODE_0000  288    4075               FALL  1       
I__160/I                                LocalMux                   0      4075               FALL  1       
I__160/O                                LocalMux                   309    4383               FALL  1       
I__161/I                                IoInMux                    0      4383               FALL  1       
I__161/O                                IoInMux                    217    4601               FALL  1       
alu_out_obuf_5_preio/DOUT0(alu_out[5])  PRE_IO_PIN_TYPE_010101     0      4601               FALL  1       

Capture Clock Path
pin name                                          model name              delay  cummulative delay  edge  Fanout  
------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
clk                                               alu_behavioral          0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                  0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                  590    590                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF             0      590                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF             1408   1998               RISE  1       
I__105/I                                          gio2CtrlBuf             0      1998               RISE  1       
I__105/O                                          gio2CtrlBuf             0      1998               RISE  1       
I__106/I                                          GlobalMux               0      1998               RISE  1       
I__106/O                                          GlobalMux               154    2153               RISE  1       
I__107/I                                          ClkMux                  0      2153               RISE  1       
I__107/O                                          ClkMux                  309    2461               RISE  1       
alu_out_obuf_5_preio/OUTPUTCLK                    PRE_IO_PIN_TYPE_010101  0      2461               RISE  1       

6.4.8::Path details for port: A[7]      
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : A[7]
Clock Port        : clk
Clock Reference   : alu_behavioral|clk:R
Hold Time         : -2981


Capture Clock Path Delay       2461
+ Hold  Time                      0
- Data Path Delay             -5442
---------------------------- ------
Hold Time                     -2981

Data Path
pin name                                model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------  -------------------------  -----  -----------------  ----  ------  
A[7]                                    alu_behavioral             0      0                  FALL  1       
A_ibuf_7_iopad/PACKAGEPIN:in            IO_PAD                     0      0                  FALL  1       
A_ibuf_7_iopad/DOUT                     IO_PAD                     540    540                FALL  1       
A_ibuf_7_preio/PADIN                    PRE_IO_PIN_TYPE_000001     0      540                FALL  1       
A_ibuf_7_preio/DIN0                     PRE_IO_PIN_TYPE_000001     463    1003               FALL  1       
I__533/I                                Odrv12                     0      1003               FALL  1       
I__533/O                                Odrv12                     540    1543               FALL  1       
I__536/I                                LocalMux                   0      1543               FALL  1       
I__536/O                                LocalMux                   309    1852               FALL  1       
I__539/I                                InMux                      0      1852               FALL  1       
I__539/O                                InMux                      217    2069               FALL  1       
alu_out_RNO_3_0_LC_1_11_5/in0           LogicCell40_SEQ_MODE_0000  0      2069               FALL  1       
alu_out_RNO_3_0_LC_1_11_5/lcout         LogicCell40_SEQ_MODE_0000  386    2455               FALL  1       
I__172/I                                LocalMux                   0      2455               FALL  1       
I__172/O                                LocalMux                   309    2763               FALL  1       
I__173/I                                InMux                      0      2763               FALL  1       
I__173/O                                InMux                      217    2981               FALL  1       
alu_out_RNO_0_0_LC_1_11_4/in3           LogicCell40_SEQ_MODE_0000  0      2981               FALL  1       
alu_out_RNO_0_0_LC_1_11_4/lcout         LogicCell40_SEQ_MODE_0000  288    3268               FALL  1       
I__174/I                                LocalMux                   0      3268               FALL  1       
I__174/O                                LocalMux                   309    3577               FALL  1       
I__175/I                                InMux                      0      3577               FALL  1       
I__175/O                                InMux                      217    3794               FALL  1       
alu_out_RNO_0_LC_1_10_3/in3             LogicCell40_SEQ_MODE_0000  0      3794               FALL  1       
alu_out_RNO_0_LC_1_10_3/lcout           LogicCell40_SEQ_MODE_0000  288    4082               FALL  1       
I__149/I                                Odrv4                      0      4082               FALL  1       
I__149/O                                Odrv4                      372    4454               FALL  1       
I__150/I                                Span4Mux_s0_h              0      4454               FALL  1       
I__150/O                                Span4Mux_s0_h              140    4594               FALL  1       
I__151/I                                IoSpan4Mux                 0      4594               FALL  1       
I__151/O                                IoSpan4Mux                 323    4916               FALL  1       
I__152/I                                LocalMux                   0      4916               FALL  1       
I__152/O                                LocalMux                   309    5225               FALL  1       
I__153/I                                IoInMux                    0      5225               FALL  1       
I__153/O                                IoInMux                    217    5442               FALL  1       
alu_out_obuf_0_preio/DOUT0(alu_out[0])  PRE_IO_PIN_TYPE_010101     0      5442               FALL  1       

Capture Clock Path
pin name                                          model name              delay  cummulative delay  edge  Fanout  
------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
clk                                               alu_behavioral          0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                  0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                  590    590                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF             0      590                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF             1408   1998               RISE  1       
I__105/I                                          gio2CtrlBuf             0      1998               RISE  1       
I__105/O                                          gio2CtrlBuf             0      1998               RISE  1       
I__106/I                                          GlobalMux               0      1998               RISE  1       
I__106/O                                          GlobalMux               154    2153               RISE  1       
I__110/I                                          ClkMux                  0      2153               RISE  1       
I__110/O                                          ClkMux                  309    2461               RISE  1       
alu_out_obuf_0_preio/OUTPUTCLK                    PRE_IO_PIN_TYPE_010101  0      2461               RISE  1       

6.4.9::Path details for port: B[0]      
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : B[0]
Clock Port        : clk
Clock Reference   : alu_behavioral|clk:R
Hold Time         : -2441


Capture Clock Path Delay       2461
+ Hold  Time                      0
- Data Path Delay             -4902
---------------------------- ------
Hold Time                     -2441

Data Path
pin name                                model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------  -------------------------  -----  -----------------  ----  ------  
B[0]                                    alu_behavioral             0      0                  FALL  1       
B_ibuf_0_iopad/PACKAGEPIN:in            IO_PAD                     0      0                  FALL  1       
B_ibuf_0_iopad/DOUT                     IO_PAD                     540    540                FALL  1       
B_ibuf_0_preio/PADIN                    PRE_IO_PIN_TYPE_000001     0      540                FALL  1       
B_ibuf_0_preio/DIN0                     PRE_IO_PIN_TYPE_000001     463    1003               FALL  1       
I__177/I                                Odrv12                     0      1003               FALL  1       
I__177/O                                Odrv12                     540    1543               FALL  1       
I__178/I                                LocalMux                   0      1543               FALL  1       
I__178/O                                LocalMux                   309    1852               FALL  1       
I__181/I                                InMux                      0      1852               FALL  1       
I__181/O                                InMux                      217    2069               FALL  1       
I__183/I                                CascadeMux                 0      2069               FALL  1       
I__183/O                                CascadeMux                 0      2069               FALL  1       
alu_out_RNO_2_0_LC_1_11_3/in2           LogicCell40_SEQ_MODE_0000  0      2069               FALL  1       
alu_out_RNO_2_0_LC_1_11_3/ltout         LogicCell40_SEQ_MODE_0000  309    2378               RISE  1       
I__176/I                                CascadeMux                 0      2378               RISE  1       
I__176/O                                CascadeMux                 0      2378               RISE  1       
alu_out_RNO_0_0_LC_1_11_4/in2           LogicCell40_SEQ_MODE_0000  0      2378               RISE  1       
alu_out_RNO_0_0_LC_1_11_4/lcout         LogicCell40_SEQ_MODE_0000  351    2728               FALL  1       
I__174/I                                LocalMux                   0      2728               FALL  1       
I__174/O                                LocalMux                   309    3037               FALL  1       
I__175/I                                InMux                      0      3037               FALL  1       
I__175/O                                InMux                      217    3254               FALL  1       
alu_out_RNO_0_LC_1_10_3/in3             LogicCell40_SEQ_MODE_0000  0      3254               FALL  1       
alu_out_RNO_0_LC_1_10_3/lcout           LogicCell40_SEQ_MODE_0000  288    3542               FALL  1       
I__149/I                                Odrv4                      0      3542               FALL  1       
I__149/O                                Odrv4                      372    3913               FALL  1       
I__150/I                                Span4Mux_s0_h              0      3913               FALL  1       
I__150/O                                Span4Mux_s0_h              140    4054               FALL  1       
I__151/I                                IoSpan4Mux                 0      4054               FALL  1       
I__151/O                                IoSpan4Mux                 323    4376               FALL  1       
I__152/I                                LocalMux                   0      4376               FALL  1       
I__152/O                                LocalMux                   309    4685               FALL  1       
I__153/I                                IoInMux                    0      4685               FALL  1       
I__153/O                                IoInMux                    217    4902               FALL  1       
alu_out_obuf_0_preio/DOUT0(alu_out[0])  PRE_IO_PIN_TYPE_010101     0      4902               FALL  1       

Capture Clock Path
pin name                                          model name              delay  cummulative delay  edge  Fanout  
------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
clk                                               alu_behavioral          0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                  0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                  590    590                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF             0      590                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF             1408   1998               RISE  1       
I__105/I                                          gio2CtrlBuf             0      1998               RISE  1       
I__105/O                                          gio2CtrlBuf             0      1998               RISE  1       
I__106/I                                          GlobalMux               0      1998               RISE  1       
I__106/O                                          GlobalMux               154    2153               RISE  1       
I__110/I                                          ClkMux                  0      2153               RISE  1       
I__110/O                                          ClkMux                  309    2461               RISE  1       
alu_out_obuf_0_preio/OUTPUTCLK                    PRE_IO_PIN_TYPE_010101  0      2461               RISE  1       

6.4.10::Path details for port: B[1]     
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : B[1]
Clock Port        : clk
Clock Reference   : alu_behavioral|clk:R
Hold Time         : -2561


Capture Clock Path Delay       2461
+ Hold  Time                      0
- Data Path Delay             -5022
---------------------------- ------
Hold Time                     -2561

Data Path
pin name                                model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------  -------------------------  -----  -----------------  ----  ------  
B[1]                                    alu_behavioral             0      0                  FALL  1       
B_ibuf_1_iopad/PACKAGEPIN:in            IO_PAD                     0      0                  FALL  1       
B_ibuf_1_iopad/DOUT                     IO_PAD                     540    540                FALL  1       
B_ibuf_1_preio/PADIN                    PRE_IO_PIN_TYPE_000001     0      540                FALL  1       
B_ibuf_1_preio/DIN0                     PRE_IO_PIN_TYPE_000001     463    1003               FALL  1       
I__162/I                                Odrv4                      0      1003               FALL  1       
I__162/O                                Odrv4                      372    1375               FALL  1       
I__163/I                                Span4Mux_v                 0      1375               FALL  1       
I__163/O                                Span4Mux_v                 372    1746               FALL  1       
I__164/I                                Span4Mux_v                 0      1746               FALL  1       
I__164/O                                Span4Mux_v                 372    2118               FALL  1       
I__165/I                                LocalMux                   0      2118               FALL  1       
I__165/O                                LocalMux                   309    2427               FALL  1       
I__167/I                                InMux                      0      2427               FALL  1       
I__167/O                                InMux                      217    2644               FALL  1       
I__169/I                                CascadeMux                 0      2644               FALL  1       
I__169/O                                CascadeMux                 0      2644               FALL  1       
alu_out_RNO_2_1_LC_1_8_0/in2            LogicCell40_SEQ_MODE_0000  0      2644               FALL  1       
alu_out_RNO_2_1_LC_1_8_0/ltout          LogicCell40_SEQ_MODE_0000  309    2953               RISE  1       
I__104/I                                CascadeMux                 0      2953               RISE  1       
I__104/O                                CascadeMux                 0      2953               RISE  1       
alu_out_RNO_0_1_LC_1_8_1/in2            LogicCell40_SEQ_MODE_0000  0      2953               RISE  1       
alu_out_RNO_0_1_LC_1_8_1/ltout          LogicCell40_SEQ_MODE_0000  309    3261               RISE  1       
I__143/I                                CascadeMux                 0      3261               RISE  1       
I__143/O                                CascadeMux                 0      3261               RISE  1       
alu_out_RNO_1_LC_1_8_2/in2              LogicCell40_SEQ_MODE_0000  0      3261               RISE  1       
alu_out_RNO_1_LC_1_8_2/lcout            LogicCell40_SEQ_MODE_0000  351    3612               FALL  1       
I__138/I                                Odrv4                      0      3612               FALL  1       
I__138/O                                Odrv4                      372    3984               FALL  1       
I__139/I                                Span4Mux_v                 0      3984               FALL  1       
I__139/O                                Span4Mux_v                 372    4355               FALL  1       
I__140/I                                Span4Mux_s0_h              0      4355               FALL  1       
I__140/O                                Span4Mux_s0_h              140    4496               FALL  1       
I__141/I                                LocalMux                   0      4496               FALL  1       
I__141/O                                LocalMux                   309    4804               FALL  1       
I__142/I                                IoInMux                    0      4804               FALL  1       
I__142/O                                IoInMux                    217    5022               FALL  1       
alu_out_obuf_1_preio/DOUT0(alu_out[1])  PRE_IO_PIN_TYPE_010101     0      5022               FALL  1       

Capture Clock Path
pin name                                          model name              delay  cummulative delay  edge  Fanout  
------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
clk                                               alu_behavioral          0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                  0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                  590    590                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF             0      590                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF             1408   1998               RISE  1       
I__105/I                                          gio2CtrlBuf             0      1998               RISE  1       
I__105/O                                          gio2CtrlBuf             0      1998               RISE  1       
I__106/I                                          GlobalMux               0      1998               RISE  1       
I__106/O                                          GlobalMux               154    2153               RISE  1       
I__111/I                                          ClkMux                  0      2153               RISE  1       
I__111/O                                          ClkMux                  309    2461               RISE  1       
alu_out_obuf_1_preio/OUTPUTCLK                    PRE_IO_PIN_TYPE_010101  0      2461               RISE  1       

6.4.11::Path details for port: B[2]     
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : B[2]
Clock Port        : clk
Clock Reference   : alu_behavioral|clk:R
Hold Time         : -2813


Capture Clock Path Delay       2461
+ Hold  Time                      0
- Data Path Delay             -5274
---------------------------- ------
Hold Time                     -2813

Data Path
pin name                                model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------  -------------------------  -----  -----------------  ----  ------  
B[2]                                    alu_behavioral             0      0                  FALL  1       
B_ibuf_2_iopad/PACKAGEPIN:in            IO_PAD                     0      0                  FALL  1       
B_ibuf_2_iopad/DOUT                     IO_PAD                     540    540                FALL  1       
B_ibuf_2_preio/PADIN                    PRE_IO_PIN_TYPE_000001     0      540                FALL  1       
B_ibuf_2_preio/DIN0                     PRE_IO_PIN_TYPE_000001     463    1003               FALL  1       
I__397/I                                Odrv4                      0      1003               FALL  1       
I__397/O                                Odrv4                      372    1375               FALL  1       
I__398/I                                Span4Mux_v                 0      1375               FALL  1       
I__398/O                                Span4Mux_v                 372    1746               FALL  1       
I__400/I                                Span4Mux_v                 0      1746               FALL  1       
I__400/O                                Span4Mux_v                 372    2118               FALL  1       
I__402/I                                LocalMux                   0      2118               FALL  1       
I__402/O                                LocalMux                   309    2427               FALL  1       
I__404/I                                InMux                      0      2427               FALL  1       
I__404/O                                InMux                      217    2644               FALL  1       
alu_out_RNO_2_2_LC_2_9_4/in3            LogicCell40_SEQ_MODE_0000  0      2644               FALL  1       
alu_out_RNO_2_2_LC_2_9_4/lcout          LogicCell40_SEQ_MODE_0000  288    2932               FALL  1       
I__238/I                                LocalMux                   0      2932               FALL  1       
I__238/O                                LocalMux                   309    3240               FALL  1       
I__239/I                                InMux                      0      3240               FALL  1       
I__239/O                                InMux                      217    3458               FALL  1       
alu_out_RNO_0_2_LC_2_9_6/in3            LogicCell40_SEQ_MODE_0000  0      3458               FALL  1       
alu_out_RNO_0_2_LC_2_9_6/ltout          LogicCell40_SEQ_MODE_0000  267    3724               RISE  1       
I__237/I                                CascadeMux                 0      3724               RISE  1       
I__237/O                                CascadeMux                 0      3724               RISE  1       
alu_out_RNO_2_LC_2_9_7/in2              LogicCell40_SEQ_MODE_0000  0      3724               RISE  1       
alu_out_RNO_2_LC_2_9_7/lcout            LogicCell40_SEQ_MODE_0000  351    4075               FALL  1       
I__233/I                                Odrv12                     0      4075               FALL  1       
I__233/O                                Odrv12                     540    4615               FALL  1       
I__234/I                                Span12Mux_s1_h             0      4615               FALL  1       
I__234/O                                Span12Mux_s1_h             133    4748               FALL  1       
I__235/I                                LocalMux                   0      4748               FALL  1       
I__235/O                                LocalMux                   309    5057               FALL  1       
I__236/I                                IoInMux                    0      5057               FALL  1       
I__236/O                                IoInMux                    217    5274               FALL  1       
alu_out_obuf_2_preio/DOUT0(alu_out[2])  PRE_IO_PIN_TYPE_010101     0      5274               FALL  1       

Capture Clock Path
pin name                                          model name              delay  cummulative delay  edge  Fanout  
------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
clk                                               alu_behavioral          0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                  0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                  590    590                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF             0      590                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF             1408   1998               RISE  1       
I__105/I                                          gio2CtrlBuf             0      1998               RISE  1       
I__105/O                                          gio2CtrlBuf             0      1998               RISE  1       
I__106/I                                          GlobalMux               0      1998               RISE  1       
I__106/O                                          GlobalMux               154    2153               RISE  1       
I__110/I                                          ClkMux                  0      2153               RISE  1       
I__110/O                                          ClkMux                  309    2461               RISE  1       
alu_out_obuf_2_preio/OUTPUTCLK                    PRE_IO_PIN_TYPE_010101  0      2461               RISE  1       

6.4.12::Path details for port: B[3]     
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : B[3]
Clock Port        : clk
Clock Reference   : alu_behavioral|clk:R
Hold Time         : -1677


Capture Clock Path Delay       2461
+ Hold  Time                      0
- Data Path Delay             -4138
---------------------------- ------
Hold Time                     -1677

Data Path
pin name                                model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------  -------------------------  -----  -----------------  ----  ------  
B[3]                                    alu_behavioral             0      0                  FALL  1       
B_ibuf_3_iopad/PACKAGEPIN:in            IO_PAD                     0      0                  FALL  1       
B_ibuf_3_iopad/DOUT                     IO_PAD                     540    540                FALL  1       
B_ibuf_3_preio/PADIN                    PRE_IO_PIN_TYPE_000001     0      540                FALL  1       
B_ibuf_3_preio/DIN0                     PRE_IO_PIN_TYPE_000001     463    1003               FALL  1       
I__587/I                                Odrv12                     0      1003               FALL  1       
I__587/O                                Odrv12                     540    1543               FALL  1       
I__590/I                                LocalMux                   0      1543               FALL  1       
I__590/O                                LocalMux                   309    1852               FALL  1       
I__593/I                                InMux                      0      1852               FALL  1       
I__593/O                                InMux                      217    2069               FALL  1       
I__595/I                                CascadeMux                 0      2069               FALL  1       
I__595/O                                CascadeMux                 0      2069               FALL  1       
alu_out_RNO_2_3_LC_2_9_0/in2            LogicCell40_SEQ_MODE_0000  0      2069               FALL  1       
alu_out_RNO_2_3_LC_2_9_0/ltout          LogicCell40_SEQ_MODE_0000  309    2378               RISE  1       
I__268/I                                CascadeMux                 0      2378               RISE  1       
I__268/O                                CascadeMux                 0      2378               RISE  1       
alu_out_RNO_0_3_LC_2_9_1/in2            LogicCell40_SEQ_MODE_0000  0      2378               RISE  1       
alu_out_RNO_0_3_LC_2_9_1/ltout          LogicCell40_SEQ_MODE_0000  309    2686               RISE  1       
I__265/I                                CascadeMux                 0      2686               RISE  1       
I__265/O                                CascadeMux                 0      2686               RISE  1       
alu_out_RNO_3_LC_2_9_2/in2              LogicCell40_SEQ_MODE_0000  0      2686               RISE  1       
alu_out_RNO_3_LC_2_9_2/lcout            LogicCell40_SEQ_MODE_0000  351    3037               FALL  1       
I__261/I                                Odrv4                      0      3037               FALL  1       
I__261/O                                Odrv4                      372    3409               FALL  1       
I__262/I                                Span4Mux_s2_h              0      3409               FALL  1       
I__262/O                                Span4Mux_s2_h              203    3612               FALL  1       
I__263/I                                LocalMux                   0      3612               FALL  1       
I__263/O                                LocalMux                   309    3920               FALL  1       
I__264/I                                IoInMux                    0      3920               FALL  1       
I__264/O                                IoInMux                    217    4138               FALL  1       
alu_out_obuf_3_preio/DOUT0(alu_out[3])  PRE_IO_PIN_TYPE_010101     0      4138               FALL  1       

Capture Clock Path
pin name                                          model name              delay  cummulative delay  edge  Fanout  
------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
clk                                               alu_behavioral          0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                  0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                  590    590                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF             0      590                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF             1408   1998               RISE  1       
I__105/I                                          gio2CtrlBuf             0      1998               RISE  1       
I__105/O                                          gio2CtrlBuf             0      1998               RISE  1       
I__106/I                                          GlobalMux               0      1998               RISE  1       
I__106/O                                          GlobalMux               154    2153               RISE  1       
I__108/I                                          ClkMux                  0      2153               RISE  1       
I__108/O                                          ClkMux                  309    2461               RISE  1       
alu_out_obuf_3_preio/OUTPUTCLK                    PRE_IO_PIN_TYPE_010101  0      2461               RISE  1       

6.4.13::Path details for port: B[4]     
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : B[4]
Clock Port        : clk
Clock Reference   : alu_behavioral|clk:R
Hold Time         : -2273


Capture Clock Path Delay       2461
+ Hold  Time                      0
- Data Path Delay             -4734
---------------------------- ------
Hold Time                     -2273

Data Path
pin name                                model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------  -------------------------  -----  -----------------  ----  ------  
B[4]                                    alu_behavioral             0      0                  FALL  1       
B_ibuf_4_iopad/PACKAGEPIN:in            IO_PAD                     0      0                  FALL  1       
B_ibuf_4_iopad/DOUT                     IO_PAD                     540    540                FALL  1       
B_ibuf_4_preio/PADIN                    PRE_IO_PIN_TYPE_000001     0      540                FALL  1       
B_ibuf_4_preio/DIN0                     PRE_IO_PIN_TYPE_000001     463    1003               FALL  1       
I__211/I                                LocalMux                   0      1003               FALL  1       
I__211/O                                LocalMux                   309    1311               FALL  1       
I__213/I                                InMux                      0      1311               FALL  1       
I__213/O                                InMux                      217    1529               FALL  1       
I__215/I                                CascadeMux                 0      1529               FALL  1       
I__215/O                                CascadeMux                 0      1529               FALL  1       
alu_out_RNO_2_4_LC_1_12_2/in2           LogicCell40_SEQ_MODE_0000  0      1529               FALL  1       
alu_out_RNO_2_4_LC_1_12_2/ltout         LogicCell40_SEQ_MODE_0000  309    1837               RISE  1       
I__208/I                                CascadeMux                 0      1837               RISE  1       
I__208/O                                CascadeMux                 0      1837               RISE  1       
alu_out_RNO_0_4_LC_1_12_3/in2           LogicCell40_SEQ_MODE_0000  0      1837               RISE  1       
alu_out_RNO_0_4_LC_1_12_3/lcout         LogicCell40_SEQ_MODE_0000  351    2188               FALL  1       
I__205/I                                Odrv4                      0      2188               FALL  1       
I__205/O                                Odrv4                      372    2560               FALL  1       
I__206/I                                LocalMux                   0      2560               FALL  1       
I__206/O                                LocalMux                   309    2868               FALL  1       
I__207/I                                InMux                      0      2868               FALL  1       
I__207/O                                InMux                      217    3086               FALL  1       
alu_out_RNO_4_LC_1_10_0/in3             LogicCell40_SEQ_MODE_0000  0      3086               FALL  1       
alu_out_RNO_4_LC_1_10_0/lcout           LogicCell40_SEQ_MODE_0000  288    3373               FALL  1       
I__154/I                                Odrv4                      0      3373               FALL  1       
I__154/O                                Odrv4                      372    3745               FALL  1       
I__155/I                                Span4Mux_s0_h              0      3745               FALL  1       
I__155/O                                Span4Mux_s0_h              140    3885               FALL  1       
I__156/I                                IoSpan4Mux                 0      3885               FALL  1       
I__156/O                                IoSpan4Mux                 323    4208               FALL  1       
I__157/I                                LocalMux                   0      4208               FALL  1       
I__157/O                                LocalMux                   309    4517               FALL  1       
I__158/I                                IoInMux                    0      4517               FALL  1       
I__158/O                                IoInMux                    217    4734               FALL  1       
alu_out_obuf_4_preio/DOUT0(alu_out[4])  PRE_IO_PIN_TYPE_010101     0      4734               FALL  1       

Capture Clock Path
pin name                                          model name              delay  cummulative delay  edge  Fanout  
------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
clk                                               alu_behavioral          0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                  0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                  590    590                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF             0      590                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF             1408   1998               RISE  1       
I__105/I                                          gio2CtrlBuf             0      1998               RISE  1       
I__105/O                                          gio2CtrlBuf             0      1998               RISE  1       
I__106/I                                          GlobalMux               0      1998               RISE  1       
I__106/O                                          GlobalMux               154    2153               RISE  1       
I__109/I                                          ClkMux                  0      2153               RISE  1       
I__109/O                                          ClkMux                  309    2461               RISE  1       
alu_out_obuf_4_preio/OUTPUTCLK                    PRE_IO_PIN_TYPE_010101  0      2461               RISE  1       

6.4.14::Path details for port: B[5]     
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : B[5]
Clock Port        : clk
Clock Reference   : alu_behavioral|clk:R
Hold Time         : -1607


Capture Clock Path Delay       2461
+ Hold  Time                      0
- Data Path Delay             -4068
---------------------------- ------
Hold Time                     -1607

Data Path
pin name                                model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------  -------------------------  -----  -----------------  ----  ------  
B[5]                                    alu_behavioral             0      0                  FALL  1       
B_ibuf_5_iopad/PACKAGEPIN:in            IO_PAD                     0      0                  FALL  1       
B_ibuf_5_iopad/DOUT                     IO_PAD                     540    540                FALL  1       
B_ibuf_5_preio/PADIN                    PRE_IO_PIN_TYPE_000001     0      540                FALL  1       
B_ibuf_5_preio/DIN0                     PRE_IO_PIN_TYPE_000001     463    1003               FALL  1       
I__387/I                                LocalMux                   0      1003               FALL  1       
I__387/O                                LocalMux                   309    1311               FALL  1       
I__390/I                                InMux                      0      1311               FALL  1       
I__390/O                                InMux                      217    1529               FALL  1       
I__392/I                                CascadeMux                 0      1529               FALL  1       
I__392/O                                CascadeMux                 0      1529               FALL  1       
alu_out_RNO_2_5_LC_1_12_6/in2           LogicCell40_SEQ_MODE_0000  0      1529               FALL  1       
alu_out_RNO_2_5_LC_1_12_6/ltout         LogicCell40_SEQ_MODE_0000  309    1837               RISE  1       
I__193/I                                CascadeMux                 0      1837               RISE  1       
I__193/O                                CascadeMux                 0      1837               RISE  1       
alu_out_RNO_0_5_LC_1_12_7/in2           LogicCell40_SEQ_MODE_0000  0      1837               RISE  1       
alu_out_RNO_0_5_LC_1_12_7/lcout         LogicCell40_SEQ_MODE_0000  351    2188               FALL  1       
I__188/I                                Odrv12                     0      2188               FALL  1       
I__188/O                                Odrv12                     540    2728               FALL  1       
I__189/I                                LocalMux                   0      2728               FALL  1       
I__189/O                                LocalMux                   309    3037               FALL  1       
I__190/I                                InMux                      0      3037               FALL  1       
I__190/O                                InMux                      217    3254               FALL  1       
alu_out_RNO_5_LC_1_9_3/in3              LogicCell40_SEQ_MODE_0000  0      3254               FALL  1       
alu_out_RNO_5_LC_1_9_3/lcout            LogicCell40_SEQ_MODE_0000  288    3542               FALL  1       
I__160/I                                LocalMux                   0      3542               FALL  1       
I__160/O                                LocalMux                   309    3850               FALL  1       
I__161/I                                IoInMux                    0      3850               FALL  1       
I__161/O                                IoInMux                    217    4068               FALL  1       
alu_out_obuf_5_preio/DOUT0(alu_out[5])  PRE_IO_PIN_TYPE_010101     0      4068               FALL  1       

Capture Clock Path
pin name                                          model name              delay  cummulative delay  edge  Fanout  
------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
clk                                               alu_behavioral          0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                  0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                  590    590                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF             0      590                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF             1408   1998               RISE  1       
I__105/I                                          gio2CtrlBuf             0      1998               RISE  1       
I__105/O                                          gio2CtrlBuf             0      1998               RISE  1       
I__106/I                                          GlobalMux               0      1998               RISE  1       
I__106/O                                          GlobalMux               154    2153               RISE  1       
I__107/I                                          ClkMux                  0      2153               RISE  1       
I__107/O                                          ClkMux                  309    2461               RISE  1       
alu_out_obuf_5_preio/OUTPUTCLK                    PRE_IO_PIN_TYPE_010101  0      2461               RISE  1       

6.4.15::Path details for port: B[6]     
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : B[6]
Clock Port        : clk
Clock Reference   : alu_behavioral|clk:R
Hold Time         : -3185


Capture Clock Path Delay       2461
+ Hold  Time                      0
- Data Path Delay             -5646
---------------------------- ------
Hold Time                     -3185

Data Path
pin name                                model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------  -------------------------  -----  -----------------  ----  ------  
B[6]                                    alu_behavioral             0      0                  FALL  1       
B_ibuf_6_iopad/PACKAGEPIN:in            IO_PAD                     0      0                  FALL  1       
B_ibuf_6_iopad/DOUT                     IO_PAD                     540    540                FALL  1       
B_ibuf_6_preio/PADIN                    PRE_IO_PIN_TYPE_000001     0      540                FALL  1       
B_ibuf_6_preio/DIN0                     PRE_IO_PIN_TYPE_000001     463    1003               FALL  1       
I__551/I                                Odrv12                     0      1003               FALL  1       
I__551/O                                Odrv12                     540    1543               FALL  1       
I__553/I                                Span12Mux_s5_v             0      1543               FALL  1       
I__553/O                                Span12Mux_s5_v             267    1809               FALL  1       
I__555/I                                LocalMux                   0      1809               FALL  1       
I__555/O                                LocalMux                   309    2118               FALL  1       
I__558/I                                InMux                      0      2118               FALL  1       
I__558/O                                InMux                      217    2335               FALL  1       
alu_out_RNO_2_6_LC_2_12_2/in0           LogicCell40_SEQ_MODE_0000  0      2335               FALL  1       
alu_out_RNO_2_6_LC_2_12_2/ltout         LogicCell40_SEQ_MODE_0000  365    2700               RISE  1       
I__601/I                                CascadeMux                 0      2700               RISE  1       
I__601/O                                CascadeMux                 0      2700               RISE  1       
alu_out_RNO_0_6_LC_2_12_3/in2           LogicCell40_SEQ_MODE_0000  0      2700               RISE  1       
alu_out_RNO_0_6_LC_2_12_3/lcout         LogicCell40_SEQ_MODE_0000  351    3051               FALL  1       
I__596/I                                Odrv4                      0      3051               FALL  1       
I__596/O                                Odrv4                      372    3423               FALL  1       
I__597/I                                LocalMux                   0      3423               FALL  1       
I__597/O                                LocalMux                   309    3731               FALL  1       
I__598/I                                InMux                      0      3731               FALL  1       
I__598/O                                InMux                      217    3949               FALL  1       
alu_out_RNO_6_LC_1_10_5/in3             LogicCell40_SEQ_MODE_0000  0      3949               FALL  1       
alu_out_RNO_6_LC_1_10_5/lcout           LogicCell40_SEQ_MODE_0000  288    4236               FALL  1       
I__144/I                                Odrv4                      0      4236               FALL  1       
I__144/O                                Odrv4                      372    4608               FALL  1       
I__145/I                                Span4Mux_v                 0      4608               FALL  1       
I__145/O                                Span4Mux_v                 372    4980               FALL  1       
I__146/I                                Span4Mux_s0_h              0      4980               FALL  1       
I__146/O                                Span4Mux_s0_h              140    5120               FALL  1       
I__147/I                                LocalMux                   0      5120               FALL  1       
I__147/O                                LocalMux                   309    5428               FALL  1       
I__148/I                                IoInMux                    0      5428               FALL  1       
I__148/O                                IoInMux                    217    5646               FALL  1       
alu_out_obuf_6_preio/DOUT0(alu_out[6])  PRE_IO_PIN_TYPE_010101     0      5646               FALL  1       

Capture Clock Path
pin name                                          model name              delay  cummulative delay  edge  Fanout  
------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
clk                                               alu_behavioral          0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                  0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                  590    590                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF             0      590                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF             1408   1998               RISE  1       
I__105/I                                          gio2CtrlBuf             0      1998               RISE  1       
I__105/O                                          gio2CtrlBuf             0      1998               RISE  1       
I__106/I                                          GlobalMux               0      1998               RISE  1       
I__106/O                                          GlobalMux               154    2153               RISE  1       
I__109/I                                          ClkMux                  0      2153               RISE  1       
I__109/O                                          ClkMux                  309    2461               RISE  1       
alu_out_obuf_6_preio/OUTPUTCLK                    PRE_IO_PIN_TYPE_010101  0      2461               RISE  1       

6.4.16::Path details for port: B[7]     
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : B[7]
Clock Port        : clk
Clock Reference   : alu_behavioral|clk:R
Hold Time         : -3045


Capture Clock Path Delay       2461
+ Hold  Time                      0
- Data Path Delay             -5506
---------------------------- ------
Hold Time                     -3045

Data Path
pin name                                model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------  -------------------------  -----  -----------------  ----  ------  
B[7]                                    alu_behavioral             0      0                  FALL  1       
B_ibuf_7_iopad/PACKAGEPIN:in            IO_PAD                     0      0                  FALL  1       
B_ibuf_7_iopad/DOUT                     IO_PAD                     540    540                FALL  1       
B_ibuf_7_preio/PADIN                    PRE_IO_PIN_TYPE_000001     0      540                FALL  1       
B_ibuf_7_preio/DIN0                     PRE_IO_PIN_TYPE_000001     463    1003               FALL  1       
I__438/I                                Odrv4                      0      1003               FALL  1       
I__438/O                                Odrv4                      372    1375               FALL  1       
I__440/I                                Span4Mux_v                 0      1375               FALL  1       
I__440/O                                Span4Mux_v                 372    1746               FALL  1       
I__443/I                                LocalMux                   0      1746               FALL  1       
I__443/O                                LocalMux                   309    2055               FALL  1       
I__446/I                                InMux                      0      2055               FALL  1       
I__446/O                                InMux                      217    2272               FALL  1       
alu_out_RNO_4_7_LC_2_12_6/in3           LogicCell40_SEQ_MODE_0000  0      2272               FALL  1       
alu_out_RNO_4_7_LC_2_12_6/ltout         LogicCell40_SEQ_MODE_0000  267    2539               RISE  1       
I__415/I                                CascadeMux                 0      2539               RISE  1       
I__415/O                                CascadeMux                 0      2539               RISE  1       
alu_out_RNO_1_7_LC_2_12_7/in2           LogicCell40_SEQ_MODE_0000  0      2539               RISE  1       
alu_out_RNO_1_7_LC_2_12_7/lcout         LogicCell40_SEQ_MODE_0000  351    2890               FALL  1       
I__413/I                                LocalMux                   0      2890               FALL  1       
I__413/O                                LocalMux                   309    3198               FALL  1       
I__414/I                                InMux                      0      3198               FALL  1       
I__414/O                                InMux                      217    3416               FALL  1       
alu_out_RNO_7_LC_2_11_0/in0             LogicCell40_SEQ_MODE_0000  0      3416               FALL  1       
alu_out_RNO_7_LC_2_11_0/lcout           LogicCell40_SEQ_MODE_0000  386    3801               FALL  1       
I__271/I                                Odrv4                      0      3801               FALL  1       
I__271/O                                Odrv4                      372    4173               FALL  1       
I__272/I                                Span4Mux_h                 0      4173               FALL  1       
I__272/O                                Span4Mux_h                 316    4489               FALL  1       
I__273/I                                Span4Mux_s1_h              0      4489               FALL  1       
I__273/O                                Span4Mux_s1_h              168    4657               FALL  1       
I__274/I                                IoSpan4Mux                 0      4657               FALL  1       
I__274/O                                IoSpan4Mux                 323    4980               FALL  1       
I__275/I                                LocalMux                   0      4980               FALL  1       
I__275/O                                LocalMux                   309    5288               FALL  1       
I__276/I                                IoInMux                    0      5288               FALL  1       
I__276/O                                IoInMux                    217    5506               FALL  1       
alu_out_obuf_7_preio/DOUT0(alu_out[7])  PRE_IO_PIN_TYPE_010101     0      5506               FALL  1       

Capture Clock Path
pin name                                          model name              delay  cummulative delay  edge  Fanout  
------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
clk                                               alu_behavioral          0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                  0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                  590    590                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF             0      590                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF             1408   1998               RISE  1       
I__105/I                                          gio2CtrlBuf             0      1998               RISE  1       
I__105/O                                          gio2CtrlBuf             0      1998               RISE  1       
I__106/I                                          GlobalMux               0      1998               RISE  1       
I__106/O                                          GlobalMux               154    2153               RISE  1       
I__108/I                                          ClkMux                  0      2153               RISE  1       
I__108/O                                          ClkMux                  309    2461               RISE  1       
alu_out_obuf_7_preio/OUTPUTCLK                    PRE_IO_PIN_TYPE_010101  0      2461               RISE  1       

6.4.17::Path details for port: s[0]     
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : s[0]
Clock Port        : clk
Clock Reference   : alu_behavioral|clk:R
Hold Time         : -1600


Capture Clock Path Delay       2461
+ Hold  Time                      0
- Data Path Delay             -4061
---------------------------- ------
Hold Time                     -1600

Data Path
pin name                            model name                 delay  cummulative delay  edge  Fanout  
----------------------------------  -------------------------  -----  -----------------  ----  ------  
s[0]                                alu_behavioral             0      0                  FALL  1       
s_ibuf_0_iopad/PACKAGEPIN:in        IO_PAD                     0      0                  FALL  1       
s_ibuf_0_iopad/DOUT                 IO_PAD                     540    540                FALL  1       
s_ibuf_0_preio/PADIN                PRE_IO_PIN_TYPE_000001     0      540                FALL  1       
s_ibuf_0_preio/DIN0                 PRE_IO_PIN_TYPE_000001     463    1003               FALL  1       
I__450/I                            Odrv4                      0      1003               FALL  1       
I__450/O                            Odrv4                      372    1375               FALL  1       
I__464/I                            Span4Mux_v                 0      1375               FALL  1       
I__464/O                            Span4Mux_v                 372    1746               FALL  1       
I__470/I                            LocalMux                   0      1746               FALL  1       
I__470/O                            LocalMux                   309    2055               FALL  1       
I__481/I                            InMux                      0      2055               FALL  1       
I__481/O                            InMux                      217    2272               FALL  1       
s_ibuf_RNI667V1_0_2_LC_1_8_3/in3    LogicCell40_SEQ_MODE_0000  0      2272               FALL  1       
s_ibuf_RNI667V1_0_2_LC_1_8_3/ltout  LogicCell40_SEQ_MODE_0000  267    2539               RISE  1       
I__137/I                            CascadeMux                 0      2539               RISE  1       
I__137/O                            CascadeMux                 0      2539               RISE  1       
s_ibuf_RNID58E4_2_LC_1_8_4/in2      LogicCell40_SEQ_MODE_0000  0      2539               RISE  1       
s_ibuf_RNID58E4_2_LC_1_8_4/ltout    LogicCell40_SEQ_MODE_0000  309    2847               RISE  1       
I__136/I                            CascadeMux                 0      2847               RISE  1       
I__136/O                            CascadeMux                 0      2847               RISE  1       
s_ibuf_RNIJBFD6_2_LC_1_8_5/in2      LogicCell40_SEQ_MODE_0000  0      2847               RISE  1       
s_ibuf_RNIJBFD6_2_LC_1_8_5/lcout    LogicCell40_SEQ_MODE_0000  351    3198               FALL  8       
I__119/I                            LocalMux                   0      3198               FALL  1       
I__119/O                            LocalMux                   309    3507               FALL  1       
I__123/I                            CEMux                      0      3507               FALL  1       
I__123/O                            CEMux                      554    4061               FALL  1       
alu_out_obuf_5_preio/CLOCKENABLE    PRE_IO_PIN_TYPE_010101     0      4061               FALL  1       

Capture Clock Path
pin name                                          model name              delay  cummulative delay  edge  Fanout  
------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
clk                                               alu_behavioral          0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                  0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                  590    590                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF             0      590                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF             1408   1998               RISE  1       
I__105/I                                          gio2CtrlBuf             0      1998               RISE  1       
I__105/O                                          gio2CtrlBuf             0      1998               RISE  1       
I__106/I                                          GlobalMux               0      1998               RISE  1       
I__106/O                                          GlobalMux               154    2153               RISE  1       
I__107/I                                          ClkMux                  0      2153               RISE  1       
I__107/O                                          ClkMux                  309    2461               RISE  1       
alu_out_obuf_5_preio/OUTPUTCLK                    PRE_IO_PIN_TYPE_010101  0      2461               RISE  1       

6.4.18::Path details for port: s[1]     
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : s[1]
Clock Port        : clk
Clock Reference   : alu_behavioral|clk:R
Hold Time         : -898


Capture Clock Path Delay       2461
+ Hold  Time                      0
- Data Path Delay             -3359
---------------------------- ------
Hold Time                      -898

Data Path
pin name                            model name                 delay  cummulative delay  edge  Fanout  
----------------------------------  -------------------------  -----  -----------------  ----  ------  
s[1]                                alu_behavioral             0      0                  FALL  1       
s_ibuf_1_iopad/PACKAGEPIN:in        IO_PAD                     0      0                  FALL  1       
s_ibuf_1_iopad/DOUT                 IO_PAD                     540    540                FALL  1       
s_ibuf_1_preio/PADIN                PRE_IO_PIN_TYPE_000001     0      540                FALL  1       
s_ibuf_1_preio/DIN0                 PRE_IO_PIN_TYPE_000001     463    1003               FALL  1       
I__503/I                            LocalMux                   0      1003               FALL  1       
I__503/O                            LocalMux                   309    1311               FALL  1       
I__510/I                            InMux                      0      1311               FALL  1       
I__510/O                            InMux                      217    1529               FALL  1       
I__517/I                            CascadeMux                 0      1529               FALL  1       
I__517/O                            CascadeMux                 0      1529               FALL  1       
s_ibuf_RNI667V1_0_2_LC_1_8_3/in2    LogicCell40_SEQ_MODE_0000  0      1529               FALL  1       
s_ibuf_RNI667V1_0_2_LC_1_8_3/ltout  LogicCell40_SEQ_MODE_0000  309    1837               RISE  1       
I__137/I                            CascadeMux                 0      1837               RISE  1       
I__137/O                            CascadeMux                 0      1837               RISE  1       
s_ibuf_RNID58E4_2_LC_1_8_4/in2      LogicCell40_SEQ_MODE_0000  0      1837               RISE  1       
s_ibuf_RNID58E4_2_LC_1_8_4/ltout    LogicCell40_SEQ_MODE_0000  309    2146               RISE  1       
I__136/I                            CascadeMux                 0      2146               RISE  1       
I__136/O                            CascadeMux                 0      2146               RISE  1       
s_ibuf_RNIJBFD6_2_LC_1_8_5/in2      LogicCell40_SEQ_MODE_0000  0      2146               RISE  1       
s_ibuf_RNIJBFD6_2_LC_1_8_5/lcout    LogicCell40_SEQ_MODE_0000  351    2497               FALL  8       
I__119/I                            LocalMux                   0      2497               FALL  1       
I__119/O                            LocalMux                   309    2805               FALL  1       
I__123/I                            CEMux                      0      2805               FALL  1       
I__123/O                            CEMux                      554    3359               FALL  1       
alu_out_obuf_5_preio/CLOCKENABLE    PRE_IO_PIN_TYPE_010101     0      3359               FALL  1       

Capture Clock Path
pin name                                          model name              delay  cummulative delay  edge  Fanout  
------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
clk                                               alu_behavioral          0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                  0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                  590    590                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF             0      590                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF             1408   1998               RISE  1       
I__105/I                                          gio2CtrlBuf             0      1998               RISE  1       
I__105/O                                          gio2CtrlBuf             0      1998               RISE  1       
I__106/I                                          GlobalMux               0      1998               RISE  1       
I__106/O                                          GlobalMux               154    2153               RISE  1       
I__107/I                                          ClkMux                  0      2153               RISE  1       
I__107/O                                          ClkMux                  309    2461               RISE  1       
alu_out_obuf_5_preio/OUTPUTCLK                    PRE_IO_PIN_TYPE_010101  0      2461               RISE  1       

6.4.19::Path details for port: s[2]     
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : s[2]
Clock Port        : clk
Clock Reference   : alu_behavioral|clk:R
Hold Time         : -548


Capture Clock Path Delay       2461
+ Hold  Time                      0
- Data Path Delay             -3009
---------------------------- ------
Hold Time                      -548

Data Path
pin name                          model name                 delay  cummulative delay  edge  Fanout  
--------------------------------  -------------------------  -----  -----------------  ----  ------  
s[2]                              alu_behavioral             0      0                  FALL  1       
s_ibuf_2_iopad/PACKAGEPIN:in      IO_PAD                     0      0                  FALL  1       
s_ibuf_2_iopad/DOUT               IO_PAD                     540    540                FALL  1       
s_ibuf_2_preio/PADIN              PRE_IO_PIN_TYPE_000001     0      540                FALL  1       
s_ibuf_2_preio/DIN0               PRE_IO_PIN_TYPE_000001     463    1003               FALL  1       
I__418/I                          LocalMux                   0      1003               FALL  1       
I__418/O                          LocalMux                   309    1311               FALL  1       
I__424/I                          InMux                      0      1311               FALL  1       
I__424/O                          InMux                      217    1529               FALL  1       
s_ibuf_RNID58E4_2_LC_1_8_4/in3    LogicCell40_SEQ_MODE_0000  0      1529               FALL  1       
s_ibuf_RNID58E4_2_LC_1_8_4/ltout  LogicCell40_SEQ_MODE_0000  267    1795               RISE  1       
I__136/I                          CascadeMux                 0      1795               RISE  1       
I__136/O                          CascadeMux                 0      1795               RISE  1       
s_ibuf_RNIJBFD6_2_LC_1_8_5/in2    LogicCell40_SEQ_MODE_0000  0      1795               RISE  1       
s_ibuf_RNIJBFD6_2_LC_1_8_5/lcout  LogicCell40_SEQ_MODE_0000  351    2146               FALL  8       
I__119/I                          LocalMux                   0      2146               FALL  1       
I__119/O                          LocalMux                   309    2455               FALL  1       
I__123/I                          CEMux                      0      2455               FALL  1       
I__123/O                          CEMux                      554    3009               FALL  1       
alu_out_obuf_5_preio/CLOCKENABLE  PRE_IO_PIN_TYPE_010101     0      3009               FALL  1       

Capture Clock Path
pin name                                          model name              delay  cummulative delay  edge  Fanout  
------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
clk                                               alu_behavioral          0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                  0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                  590    590                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF             0      590                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF             1408   1998               RISE  1       
I__105/I                                          gio2CtrlBuf             0      1998               RISE  1       
I__105/O                                          gio2CtrlBuf             0      1998               RISE  1       
I__106/I                                          GlobalMux               0      1998               RISE  1       
I__106/O                                          GlobalMux               154    2153               RISE  1       
I__107/I                                          ClkMux                  0      2153               RISE  1       
I__107/O                                          ClkMux                  309    2461               RISE  1       
alu_out_obuf_5_preio/OUTPUTCLK                    PRE_IO_PIN_TYPE_010101  0      2461               RISE  1       

6.4.20::Path details for port: s[3]     
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : s[3]
Clock Port        : clk
Clock Reference   : alu_behavioral|clk:R
Hold Time         : 20


Capture Clock Path Delay       2461
+ Hold  Time                      0
- Data Path Delay             -2441
---------------------------- ------
Hold Time                        20

Data Path
pin name                                model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------  -------------------------  -----  -----------------  ----  ------  
s[3]                                    alu_behavioral             0      0                  FALL  1       
s_ibuf_3_iopad/PACKAGEPIN:in            IO_PAD                     0      0                  FALL  1       
s_ibuf_3_iopad/DOUT                     IO_PAD                     540    540                FALL  1       
s_ibuf_3_preio/PADIN                    PRE_IO_PIN_TYPE_000001     0      540                FALL  1       
s_ibuf_3_preio/DIN0                     PRE_IO_PIN_TYPE_000001     463    1003               FALL  1       
I__279/I                                LocalMux                   0      1003               FALL  1       
I__279/O                                LocalMux                   309    1311               FALL  1       
I__285/I                                InMux                      0      1311               FALL  1       
I__285/O                                InMux                      217    1529               FALL  1       
alu_out_RNO_5_LC_1_9_3/in0              LogicCell40_SEQ_MODE_0000  0      1529               FALL  1       
alu_out_RNO_5_LC_1_9_3/lcout            LogicCell40_SEQ_MODE_0000  386    1915               FALL  1       
I__160/I                                LocalMux                   0      1915               FALL  1       
I__160/O                                LocalMux                   309    2223               FALL  1       
I__161/I                                IoInMux                    0      2223               FALL  1       
I__161/O                                IoInMux                    217    2441               FALL  1       
alu_out_obuf_5_preio/DOUT0(alu_out[5])  PRE_IO_PIN_TYPE_010101     0      2441               FALL  1       

Capture Clock Path
pin name                                          model name              delay  cummulative delay  edge  Fanout  
------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
clk                                               alu_behavioral          0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                  0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                  590    590                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF             0      590                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF             1408   1998               RISE  1       
I__105/I                                          gio2CtrlBuf             0      1998               RISE  1       
I__105/O                                          gio2CtrlBuf             0      1998               RISE  1       
I__106/I                                          GlobalMux               0      1998               RISE  1       
I__106/O                                          GlobalMux               154    2153               RISE  1       
I__107/I                                          ClkMux                  0      2153               RISE  1       
I__107/O                                          ClkMux                  309    2461               RISE  1       
alu_out_obuf_5_preio/OUTPUTCLK                    PRE_IO_PIN_TYPE_010101  0      2461               RISE  1       

6.5::Min Clock to Out Path Details      
--------------------------------------------------

6.5.1::Path details for port: alu_out[0]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : alu_out[0]
Clock Port         : clk
Clock Reference    : alu_behavioral|clk:R
Clock to Out Delay : 4865


Launch Clock Path Delay        2461
+ Clock To Q Delay              112
+ Data Path Delay              2291
---------------------------- ------
Clock To Out Delay             4865

Launch Clock Path
pin name                                          model name              delay  cummulative delay  edge  Fanout  
------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
clk                                               alu_behavioral          0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                  0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                  590    590                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF             0      590                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF             1408   1998               RISE  1       
I__105/I                                          gio2CtrlBuf             0      1998               RISE  1       
I__105/O                                          gio2CtrlBuf             0      1998               RISE  1       
I__106/I                                          GlobalMux               0      1998               RISE  1       
I__106/O                                          GlobalMux               154    2153               RISE  1       
I__110/I                                          ClkMux                  0      2153               RISE  1       
I__110/O                                          ClkMux                  309    2461               RISE  1       
alu_out_obuf_0_preio/OUTPUTCLK                    PRE_IO_PIN_TYPE_010101  0      2461               RISE  1       

Data Path
pin name                                 model name              delay  cummulative delay  edge  Fanout  
---------------------------------------  ----------------------  -----  -----------------  ----  ------  
alu_out_obuf_0_preio/PADOUT(alu_out[0])  PRE_IO_PIN_TYPE_010101  112    2574               RISE  1       
alu_out_obuf_0_iopad/DIN                 IO_PAD                  0      2574               RISE  1       
alu_out_obuf_0_iopad/PACKAGEPIN:out      IO_PAD                  2292   4865               RISE  1       
alu_out[0]                               alu_behavioral          0      4865               RISE  1       

6.5.2::Path details for port: alu_out[1]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : alu_out[1]
Clock Port         : clk
Clock Reference    : alu_behavioral|clk:R
Clock to Out Delay : 4865


Launch Clock Path Delay        2461
+ Clock To Q Delay              112
+ Data Path Delay              2291
---------------------------- ------
Clock To Out Delay             4865

Launch Clock Path
pin name                                          model name              delay  cummulative delay  edge  Fanout  
------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
clk                                               alu_behavioral          0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                  0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                  590    590                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF             0      590                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF             1408   1998               RISE  1       
I__105/I                                          gio2CtrlBuf             0      1998               RISE  1       
I__105/O                                          gio2CtrlBuf             0      1998               RISE  1       
I__106/I                                          GlobalMux               0      1998               RISE  1       
I__106/O                                          GlobalMux               154    2153               RISE  1       
I__111/I                                          ClkMux                  0      2153               RISE  1       
I__111/O                                          ClkMux                  309    2461               RISE  1       
alu_out_obuf_1_preio/OUTPUTCLK                    PRE_IO_PIN_TYPE_010101  0      2461               RISE  1       

Data Path
pin name                                 model name              delay  cummulative delay  edge  Fanout  
---------------------------------------  ----------------------  -----  -----------------  ----  ------  
alu_out_obuf_1_preio/PADOUT(alu_out[1])  PRE_IO_PIN_TYPE_010101  112    2574               RISE  1       
alu_out_obuf_1_iopad/DIN                 IO_PAD                  0      2574               RISE  1       
alu_out_obuf_1_iopad/PACKAGEPIN:out      IO_PAD                  2292   4865               RISE  1       
alu_out[1]                               alu_behavioral          0      4865               RISE  1       

6.5.3::Path details for port: alu_out[2]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : alu_out[2]
Clock Port         : clk
Clock Reference    : alu_behavioral|clk:R
Clock to Out Delay : 4865


Launch Clock Path Delay        2461
+ Clock To Q Delay              112
+ Data Path Delay              2291
---------------------------- ------
Clock To Out Delay             4865

Launch Clock Path
pin name                                          model name              delay  cummulative delay  edge  Fanout  
------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
clk                                               alu_behavioral          0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                  0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                  590    590                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF             0      590                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF             1408   1998               RISE  1       
I__105/I                                          gio2CtrlBuf             0      1998               RISE  1       
I__105/O                                          gio2CtrlBuf             0      1998               RISE  1       
I__106/I                                          GlobalMux               0      1998               RISE  1       
I__106/O                                          GlobalMux               154    2153               RISE  1       
I__110/I                                          ClkMux                  0      2153               RISE  1       
I__110/O                                          ClkMux                  309    2461               RISE  1       
alu_out_obuf_2_preio/OUTPUTCLK                    PRE_IO_PIN_TYPE_010101  0      2461               RISE  1       

Data Path
pin name                                 model name              delay  cummulative delay  edge  Fanout  
---------------------------------------  ----------------------  -----  -----------------  ----  ------  
alu_out_obuf_2_preio/PADOUT(alu_out[2])  PRE_IO_PIN_TYPE_010101  112    2574               RISE  1       
alu_out_obuf_2_iopad/DIN                 IO_PAD                  0      2574               RISE  1       
alu_out_obuf_2_iopad/PACKAGEPIN:out      IO_PAD                  2292   4865               RISE  1       
alu_out[2]                               alu_behavioral          0      4865               RISE  1       

6.5.4::Path details for port: alu_out[3]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : alu_out[3]
Clock Port         : clk
Clock Reference    : alu_behavioral|clk:R
Clock to Out Delay : 4865


Launch Clock Path Delay        2461
+ Clock To Q Delay              112
+ Data Path Delay              2291
---------------------------- ------
Clock To Out Delay             4865

Launch Clock Path
pin name                                          model name              delay  cummulative delay  edge  Fanout  
------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
clk                                               alu_behavioral          0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                  0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                  590    590                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF             0      590                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF             1408   1998               RISE  1       
I__105/I                                          gio2CtrlBuf             0      1998               RISE  1       
I__105/O                                          gio2CtrlBuf             0      1998               RISE  1       
I__106/I                                          GlobalMux               0      1998               RISE  1       
I__106/O                                          GlobalMux               154    2153               RISE  1       
I__108/I                                          ClkMux                  0      2153               RISE  1       
I__108/O                                          ClkMux                  309    2461               RISE  1       
alu_out_obuf_3_preio/OUTPUTCLK                    PRE_IO_PIN_TYPE_010101  0      2461               RISE  1       

Data Path
pin name                                 model name              delay  cummulative delay  edge  Fanout  
---------------------------------------  ----------------------  -----  -----------------  ----  ------  
alu_out_obuf_3_preio/PADOUT(alu_out[3])  PRE_IO_PIN_TYPE_010101  112    2574               RISE  1       
alu_out_obuf_3_iopad/DIN                 IO_PAD                  0      2574               RISE  1       
alu_out_obuf_3_iopad/PACKAGEPIN:out      IO_PAD                  2292   4865               RISE  1       
alu_out[3]                               alu_behavioral          0      4865               RISE  1       

6.5.5::Path details for port: alu_out[4]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : alu_out[4]
Clock Port         : clk
Clock Reference    : alu_behavioral|clk:R
Clock to Out Delay : 4865


Launch Clock Path Delay        2461
+ Clock To Q Delay              112
+ Data Path Delay              2291
---------------------------- ------
Clock To Out Delay             4865

Launch Clock Path
pin name                                          model name              delay  cummulative delay  edge  Fanout  
------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
clk                                               alu_behavioral          0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                  0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                  590    590                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF             0      590                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF             1408   1998               RISE  1       
I__105/I                                          gio2CtrlBuf             0      1998               RISE  1       
I__105/O                                          gio2CtrlBuf             0      1998               RISE  1       
I__106/I                                          GlobalMux               0      1998               RISE  1       
I__106/O                                          GlobalMux               154    2153               RISE  1       
I__109/I                                          ClkMux                  0      2153               RISE  1       
I__109/O                                          ClkMux                  309    2461               RISE  1       
alu_out_obuf_4_preio/OUTPUTCLK                    PRE_IO_PIN_TYPE_010101  0      2461               RISE  1       

Data Path
pin name                                 model name              delay  cummulative delay  edge  Fanout  
---------------------------------------  ----------------------  -----  -----------------  ----  ------  
alu_out_obuf_4_preio/PADOUT(alu_out[4])  PRE_IO_PIN_TYPE_010101  112    2574               RISE  1       
alu_out_obuf_4_iopad/DIN                 IO_PAD                  0      2574               RISE  1       
alu_out_obuf_4_iopad/PACKAGEPIN:out      IO_PAD                  2292   4865               RISE  1       
alu_out[4]                               alu_behavioral          0      4865               RISE  1       

6.5.6::Path details for port: alu_out[5]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : alu_out[5]
Clock Port         : clk
Clock Reference    : alu_behavioral|clk:R
Clock to Out Delay : 4865


Launch Clock Path Delay        2461
+ Clock To Q Delay              112
+ Data Path Delay              2291
---------------------------- ------
Clock To Out Delay             4865

Launch Clock Path
pin name                                          model name              delay  cummulative delay  edge  Fanout  
------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
clk                                               alu_behavioral          0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                  0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                  590    590                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF             0      590                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF             1408   1998               RISE  1       
I__105/I                                          gio2CtrlBuf             0      1998               RISE  1       
I__105/O                                          gio2CtrlBuf             0      1998               RISE  1       
I__106/I                                          GlobalMux               0      1998               RISE  1       
I__106/O                                          GlobalMux               154    2153               RISE  1       
I__107/I                                          ClkMux                  0      2153               RISE  1       
I__107/O                                          ClkMux                  309    2461               RISE  1       
alu_out_obuf_5_preio/OUTPUTCLK                    PRE_IO_PIN_TYPE_010101  0      2461               RISE  1       

Data Path
pin name                                 model name              delay  cummulative delay  edge  Fanout  
---------------------------------------  ----------------------  -----  -----------------  ----  ------  
alu_out_obuf_5_preio/PADOUT(alu_out[5])  PRE_IO_PIN_TYPE_010101  112    2574               RISE  1       
alu_out_obuf_5_iopad/DIN                 IO_PAD                  0      2574               RISE  1       
alu_out_obuf_5_iopad/PACKAGEPIN:out      IO_PAD                  2292   4865               RISE  1       
alu_out[5]                               alu_behavioral          0      4865               RISE  1       

6.5.7::Path details for port: alu_out[6]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : alu_out[6]
Clock Port         : clk
Clock Reference    : alu_behavioral|clk:R
Clock to Out Delay : 4865


Launch Clock Path Delay        2461
+ Clock To Q Delay              112
+ Data Path Delay              2291
---------------------------- ------
Clock To Out Delay             4865

Launch Clock Path
pin name                                          model name              delay  cummulative delay  edge  Fanout  
------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
clk                                               alu_behavioral          0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                  0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                  590    590                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF             0      590                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF             1408   1998               RISE  1       
I__105/I                                          gio2CtrlBuf             0      1998               RISE  1       
I__105/O                                          gio2CtrlBuf             0      1998               RISE  1       
I__106/I                                          GlobalMux               0      1998               RISE  1       
I__106/O                                          GlobalMux               154    2153               RISE  1       
I__109/I                                          ClkMux                  0      2153               RISE  1       
I__109/O                                          ClkMux                  309    2461               RISE  1       
alu_out_obuf_6_preio/OUTPUTCLK                    PRE_IO_PIN_TYPE_010101  0      2461               RISE  1       

Data Path
pin name                                 model name              delay  cummulative delay  edge  Fanout  
---------------------------------------  ----------------------  -----  -----------------  ----  ------  
alu_out_obuf_6_preio/PADOUT(alu_out[6])  PRE_IO_PIN_TYPE_010101  112    2574               RISE  1       
alu_out_obuf_6_iopad/DIN                 IO_PAD                  0      2574               RISE  1       
alu_out_obuf_6_iopad/PACKAGEPIN:out      IO_PAD                  2292   4865               RISE  1       
alu_out[6]                               alu_behavioral          0      4865               RISE  1       

6.5.8::Path details for port: alu_out[7]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : alu_out[7]
Clock Port         : clk
Clock Reference    : alu_behavioral|clk:R
Clock to Out Delay : 4865


Launch Clock Path Delay        2461
+ Clock To Q Delay              112
+ Data Path Delay              2291
---------------------------- ------
Clock To Out Delay             4865

Launch Clock Path
pin name                                          model name              delay  cummulative delay  edge  Fanout  
------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
clk                                               alu_behavioral          0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                  0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                  590    590                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF             0      590                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF             1408   1998               RISE  1       
I__105/I                                          gio2CtrlBuf             0      1998               RISE  1       
I__105/O                                          gio2CtrlBuf             0      1998               RISE  1       
I__106/I                                          GlobalMux               0      1998               RISE  1       
I__106/O                                          GlobalMux               154    2153               RISE  1       
I__108/I                                          ClkMux                  0      2153               RISE  1       
I__108/O                                          ClkMux                  309    2461               RISE  1       
alu_out_obuf_7_preio/OUTPUTCLK                    PRE_IO_PIN_TYPE_010101  0      2461               RISE  1       

Data Path
pin name                                 model name              delay  cummulative delay  edge  Fanout  
---------------------------------------  ----------------------  -----  -----------------  ----  ------  
alu_out_obuf_7_preio/PADOUT(alu_out[7])  PRE_IO_PIN_TYPE_010101  112    2574               RISE  1       
alu_out_obuf_7_iopad/DIN                 IO_PAD                  0      2574               RISE  1       
alu_out_obuf_7_iopad/PACKAGEPIN:out      IO_PAD                  2292   4865               RISE  1       
alu_out[7]                               alu_behavioral          0      4865               RISE  1       


 =====================================================================
                    End of Path Details for Datasheet
 #####################################################################

##################################################################### 
                    Detailed Setup Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : B[7]
Path End         : alu_out_obuf_7_preio/DOUT0(alu_out[7])
Capture Clock    : alu_out_obuf_7_preio/OUTPUTCLK
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (alu_behavioral|clk:R#1)    +INF
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2461
- Setup Time                                            -70
---------------------------------------------------   ----- 
End-of-path required time (ps)                         +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5563
---------------------------------------   ---- 
End-of-path arrival time (ps)             5563
 
Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
B[7]                                    alu_behavioral                 0                 0   +INF  RISE       1
B_ibuf_7_iopad/PACKAGEPIN:in            IO_PAD                         0                 0   +INF  RISE       1
B_ibuf_7_iopad/DOUT                     IO_PAD                       590               590   +INF  RISE       1
B_ibuf_7_preio/PADIN                    PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
B_ibuf_7_preio/DIN0                     PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__438/I                                Odrv4                          0              1053   +INF  FALL       1
I__438/O                                Odrv4                        372              1425   +INF  FALL       1
I__440/I                                Span4Mux_v                     0              1425   +INF  FALL       1
I__440/O                                Span4Mux_v                   372              1796   +INF  FALL       1
I__443/I                                LocalMux                       0              1796   +INF  FALL       1
I__443/O                                LocalMux                     309              2105   +INF  FALL       1
I__446/I                                InMux                          0              2105   +INF  FALL       1
I__446/O                                InMux                        217              2322   +INF  FALL       1
alu_out_RNO_4_7_LC_2_12_6/in3           LogicCell40_SEQ_MODE_0000      0              2322   +INF  FALL       1
alu_out_RNO_4_7_LC_2_12_6/ltout         LogicCell40_SEQ_MODE_0000    274              2596   +INF  FALL       1
I__415/I                                CascadeMux                     0              2596   +INF  FALL       1
I__415/O                                CascadeMux                     0              2596   +INF  FALL       1
alu_out_RNO_1_7_LC_2_12_7/in2           LogicCell40_SEQ_MODE_0000      0              2596   +INF  FALL       1
alu_out_RNO_1_7_LC_2_12_7/lcout         LogicCell40_SEQ_MODE_0000    351              2947   +INF  FALL       1
I__413/I                                LocalMux                       0              2947   +INF  FALL       1
I__413/O                                LocalMux                     309              3255   +INF  FALL       1
I__414/I                                InMux                          0              3255   +INF  FALL       1
I__414/O                                InMux                        217              3473   +INF  FALL       1
alu_out_RNO_7_LC_2_11_0/in0             LogicCell40_SEQ_MODE_0000      0              3473   +INF  FALL       1
alu_out_RNO_7_LC_2_11_0/lcout           LogicCell40_SEQ_MODE_0000    386              3858   +INF  FALL       1
I__271/I                                Odrv4                          0              3858   +INF  FALL       1
I__271/O                                Odrv4                        372              4230   +INF  FALL       1
I__272/I                                Span4Mux_h                     0              4230   +INF  FALL       1
I__272/O                                Span4Mux_h                   316              4546   +INF  FALL       1
I__273/I                                Span4Mux_s1_h                  0              4546   +INF  FALL       1
I__273/O                                Span4Mux_s1_h                168              4714   +INF  FALL       1
I__274/I                                IoSpan4Mux                     0              4714   +INF  FALL       1
I__274/O                                IoSpan4Mux                   323              5037   +INF  FALL       1
I__275/I                                LocalMux                       0              5037   +INF  FALL       1
I__275/O                                LocalMux                     309              5345   +INF  FALL       1
I__276/I                                IoInMux                        0              5345   +INF  FALL       1
I__276/O                                IoInMux                      217              5563   +INF  FALL       1
alu_out_obuf_7_preio/DOUT0(alu_out[7])  PRE_IO_PIN_TYPE_010101         0              5563   +INF  FALL       1

Capture Clock Path
pin name                                          model name              delay  cumulative delay  edge  Fanout
------------------------------------------------  ----------------------  -----  ----------------  ----  ------
clk                                               alu_behavioral              0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                      0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                    590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                 0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF              1408              1998  RISE       1
I__105/I                                          gio2CtrlBuf                 0              1998  RISE       1
I__105/O                                          gio2CtrlBuf                 0              1998  RISE       1
I__106/I                                          GlobalMux                   0              1998  RISE       1
I__106/O                                          GlobalMux                 154              2153  RISE       1
I__108/I                                          ClkMux                      0              2153  RISE       1
I__108/O                                          ClkMux                    309              2461  RISE       1
alu_out_obuf_7_preio/OUTPUTCLK                    PRE_IO_PIN_TYPE_010101      0              2461  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : B[6]
Path End         : alu_out_obuf_6_preio/DOUT0(alu_out[6])
Capture Clock    : alu_out_obuf_6_preio/OUTPUTCLK
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (alu_behavioral|clk:R#1)    +INF
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2461
- Setup Time                                            -70
---------------------------------------------------   ----- 
End-of-path required time (ps)                         +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         6243
---------------------------------------   ---- 
End-of-path arrival time (ps)             6243
 
Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
B[6]                                    alu_behavioral                 0                 0   +INF  RISE       1
B_ibuf_6_iopad/PACKAGEPIN:in            IO_PAD                         0                 0   +INF  RISE       1
B_ibuf_6_iopad/DOUT                     IO_PAD                       590               590   +INF  RISE       1
B_ibuf_6_preio/PADIN                    PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
B_ibuf_6_preio/DIN0                     PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__551/I                                Odrv12                         0              1053   +INF  FALL       1
I__551/O                                Odrv12                       540              1593   +INF  FALL       1
I__553/I                                Span12Mux_s5_v                 0              1593   +INF  FALL       1
I__553/O                                Span12Mux_s5_v               267              1859   +INF  FALL       1
I__555/I                                LocalMux                       0              1859   +INF  FALL       1
I__555/O                                LocalMux                     309              2168   +INF  FALL       1
I__557/I                                InMux                          0              2168   +INF  FALL       1
I__557/O                                InMux                        217              2385   +INF  FALL       1
B_ibuf_RNIAIQF1_6_LC_2_12_5/in3         LogicCell40_SEQ_MODE_0000      0              2385   +INF  FALL       1
B_ibuf_RNIAIQF1_6_LC_2_12_5/lcout       LogicCell40_SEQ_MODE_0000    288              2673   +INF  FALL       1
I__547/I                                Odrv4                          0              2673   +INF  FALL       1
I__547/O                                Odrv4                        372              3045   +INF  FALL       1
I__548/I                                LocalMux                       0              3045   +INF  FALL       1
I__548/O                                LocalMux                     309              3353   +INF  FALL       1
I__549/I                                InMux                          0              3353   +INF  FALL       1
I__549/O                                InMux                        217              3571   +INF  FALL       1
I__550/I                                CascadeMux                     0              3571   +INF  FALL       1
I__550/O                                CascadeMux                     0              3571   +INF  FALL       1
alu_out_RNO_1_6_LC_2_10_7/in2           LogicCell40_SEQ_MODE_0000      0              3571   +INF  FALL       1
alu_out_RNO_1_6_LC_2_10_7/lcout         LogicCell40_SEQ_MODE_0000    351              3921   +INF  FALL       1
I__301/I                                LocalMux                       0              3921   +INF  FALL       1
I__301/O                                LocalMux                     309              4230   +INF  FALL       1
I__302/I                                InMux                          0              4230   +INF  FALL       1
I__302/O                                InMux                        217              4447   +INF  FALL       1
alu_out_RNO_6_LC_1_10_5/in0             LogicCell40_SEQ_MODE_0000      0              4447   +INF  FALL       1
alu_out_RNO_6_LC_1_10_5/lcout           LogicCell40_SEQ_MODE_0000    386              4833   +INF  FALL       1
I__144/I                                Odrv4                          0              4833   +INF  FALL       1
I__144/O                                Odrv4                        372              5205   +INF  FALL       1
I__145/I                                Span4Mux_v                     0              5205   +INF  FALL       1
I__145/O                                Span4Mux_v                   372              5577   +INF  FALL       1
I__146/I                                Span4Mux_s0_h                  0              5577   +INF  FALL       1
I__146/O                                Span4Mux_s0_h                140              5717   +INF  FALL       1
I__147/I                                LocalMux                       0              5717   +INF  FALL       1
I__147/O                                LocalMux                     309              6025   +INF  FALL       1
I__148/I                                IoInMux                        0              6025   +INF  FALL       1
I__148/O                                IoInMux                      217              6243   +INF  FALL       1
alu_out_obuf_6_preio/DOUT0(alu_out[6])  PRE_IO_PIN_TYPE_010101         0              6243   +INF  FALL       1

Capture Clock Path
pin name                                          model name              delay  cumulative delay  edge  Fanout
------------------------------------------------  ----------------------  -----  ----------------  ----  ------
clk                                               alu_behavioral              0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                      0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                    590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                 0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF              1408              1998  RISE       1
I__105/I                                          gio2CtrlBuf                 0              1998  RISE       1
I__105/O                                          gio2CtrlBuf                 0              1998  RISE       1
I__106/I                                          GlobalMux                   0              1998  RISE       1
I__106/O                                          GlobalMux                 154              2153  RISE       1
I__109/I                                          ClkMux                      0              2153  RISE       1
I__109/O                                          ClkMux                    309              2461  RISE       1
alu_out_obuf_6_preio/OUTPUTCLK                    PRE_IO_PIN_TYPE_010101      0              2461  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : B[5]
Path End         : alu_out_obuf_5_preio/DOUT0(alu_out[5])
Capture Clock    : alu_out_obuf_5_preio/OUTPUTCLK
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (alu_behavioral|clk:R#1)    +INF
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2461
- Setup Time                                            -70
---------------------------------------------------   ----- 
End-of-path required time (ps)                         +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4637
---------------------------------------   ---- 
End-of-path arrival time (ps)             4637
 
Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
B[5]                                    alu_behavioral                 0                 0   +INF  RISE       1
B_ibuf_5_iopad/PACKAGEPIN:in            IO_PAD                         0                 0   +INF  RISE       1
B_ibuf_5_iopad/DOUT                     IO_PAD                       590               590   +INF  RISE       1
B_ibuf_5_preio/PADIN                    PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
B_ibuf_5_preio/DIN0                     PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__387/I                                LocalMux                       0              1053   +INF  FALL       1
I__387/O                                LocalMux                     309              1361   +INF  FALL       1
I__389/I                                InMux                          0              1361   +INF  FALL       1
I__389/O                                InMux                        217              1579   +INF  FALL       1
B_ibuf_RNI8GQF1_5_LC_1_12_5/in1         LogicCell40_SEQ_MODE_0000      0              1579   +INF  FALL       1
B_ibuf_RNI8GQF1_5_LC_1_12_5/lcout       LogicCell40_SEQ_MODE_0000    379              1958   +INF  FALL       1
I__309/I                                Odrv4                          0              1958   +INF  FALL       1
I__309/O                                Odrv4                        372              2329   +INF  FALL       1
I__310/I                                LocalMux                       0              2329   +INF  FALL       1
I__310/O                                LocalMux                     309              2638   +INF  FALL       1
I__311/I                                InMux                          0              2638   +INF  FALL       1
I__311/O                                InMux                        217              2855   +INF  FALL       1
I__312/I                                CascadeMux                     0              2855   +INF  FALL       1
I__312/O                                CascadeMux                     0              2855   +INF  FALL       1
alu_out_RNO_1_5_LC_2_10_6/in2           LogicCell40_SEQ_MODE_0000      0              2855   +INF  FALL       1
alu_out_RNO_1_5_LC_2_10_6/lcout         LogicCell40_SEQ_MODE_0000    351              3206   +INF  FALL       1
I__307/I                                LocalMux                       0              3206   +INF  FALL       1
I__307/O                                LocalMux                     309              3515   +INF  FALL       1
I__308/I                                InMux                          0              3515   +INF  FALL       1
I__308/O                                InMux                        217              3732   +INF  FALL       1
alu_out_RNO_5_LC_1_9_3/in1              LogicCell40_SEQ_MODE_0000      0              3732   +INF  FALL       1
alu_out_RNO_5_LC_1_9_3/lcout            LogicCell40_SEQ_MODE_0000    379              4111   +INF  FALL       1
I__160/I                                LocalMux                       0              4111   +INF  FALL       1
I__160/O                                LocalMux                     309              4419   +INF  FALL       1
I__161/I                                IoInMux                        0              4419   +INF  FALL       1
I__161/O                                IoInMux                      217              4637   +INF  FALL       1
alu_out_obuf_5_preio/DOUT0(alu_out[5])  PRE_IO_PIN_TYPE_010101         0              4637   +INF  FALL       1

Capture Clock Path
pin name                                          model name              delay  cumulative delay  edge  Fanout
------------------------------------------------  ----------------------  -----  ----------------  ----  ------
clk                                               alu_behavioral              0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                      0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                    590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                 0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF              1408              1998  RISE       1
I__105/I                                          gio2CtrlBuf                 0              1998  RISE       1
I__105/O                                          gio2CtrlBuf                 0              1998  RISE       1
I__106/I                                          GlobalMux                   0              1998  RISE       1
I__106/O                                          GlobalMux                 154              2153  RISE       1
I__107/I                                          ClkMux                      0              2153  RISE       1
I__107/O                                          ClkMux                    309              2461  RISE       1
alu_out_obuf_5_preio/OUTPUTCLK                    PRE_IO_PIN_TYPE_010101      0              2461  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : B[4]
Path End         : alu_out_obuf_4_preio/DOUT0(alu_out[4])
Capture Clock    : alu_out_obuf_4_preio/OUTPUTCLK
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (alu_behavioral|clk:R#1)    +INF
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2461
- Setup Time                                            -70
---------------------------------------------------   ----- 
End-of-path required time (ps)                         +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4819
---------------------------------------   ---- 
End-of-path arrival time (ps)             4819
 
Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
B[4]                                    alu_behavioral                 0                 0   +INF  RISE       1
B_ibuf_4_iopad/PACKAGEPIN:in            IO_PAD                         0                 0   +INF  RISE       1
B_ibuf_4_iopad/DOUT                     IO_PAD                       590               590   +INF  RISE       1
B_ibuf_4_preio/PADIN                    PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
B_ibuf_4_preio/DIN0                     PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__211/I                                LocalMux                       0              1053   +INF  FALL       1
I__211/O                                LocalMux                     309              1361   +INF  FALL       1
I__213/I                                InMux                          0              1361   +INF  FALL       1
I__213/O                                InMux                        217              1579   +INF  FALL       1
I__215/I                                CascadeMux                     0              1579   +INF  FALL       1
I__215/O                                CascadeMux                     0              1579   +INF  FALL       1
alu_out_RNO_2_4_LC_1_12_2/in2           LogicCell40_SEQ_MODE_0000      0              1579   +INF  FALL       1
alu_out_RNO_2_4_LC_1_12_2/ltout         LogicCell40_SEQ_MODE_0000    344              1923   +INF  FALL       1
I__208/I                                CascadeMux                     0              1923   +INF  FALL       1
I__208/O                                CascadeMux                     0              1923   +INF  FALL       1
alu_out_RNO_0_4_LC_1_12_3/in2           LogicCell40_SEQ_MODE_0000      0              1923   +INF  FALL       1
alu_out_RNO_0_4_LC_1_12_3/lcout         LogicCell40_SEQ_MODE_0000    351              2273   +INF  FALL       1
I__205/I                                Odrv4                          0              2273   +INF  FALL       1
I__205/O                                Odrv4                        372              2645   +INF  FALL       1
I__206/I                                LocalMux                       0              2645   +INF  FALL       1
I__206/O                                LocalMux                     309              2954   +INF  FALL       1
I__207/I                                InMux                          0              2954   +INF  FALL       1
I__207/O                                InMux                        217              3171   +INF  FALL       1
alu_out_RNO_4_LC_1_10_0/in3             LogicCell40_SEQ_MODE_0000      0              3171   +INF  FALL       1
alu_out_RNO_4_LC_1_10_0/lcout           LogicCell40_SEQ_MODE_0000    288              3459   +INF  FALL       1
I__154/I                                Odrv4                          0              3459   +INF  FALL       1
I__154/O                                Odrv4                        372              3830   +INF  FALL       1
I__155/I                                Span4Mux_s0_h                  0              3830   +INF  FALL       1
I__155/O                                Span4Mux_s0_h                140              3970   +INF  FALL       1
I__156/I                                IoSpan4Mux                     0              3970   +INF  FALL       1
I__156/O                                IoSpan4Mux                   323              4293   +INF  FALL       1
I__157/I                                LocalMux                       0              4293   +INF  FALL       1
I__157/O                                LocalMux                     309              4602   +INF  FALL       1
I__158/I                                IoInMux                        0              4602   +INF  FALL       1
I__158/O                                IoInMux                      217              4819   +INF  FALL       1
alu_out_obuf_4_preio/DOUT0(alu_out[4])  PRE_IO_PIN_TYPE_010101         0              4819   +INF  FALL       1

Capture Clock Path
pin name                                          model name              delay  cumulative delay  edge  Fanout
------------------------------------------------  ----------------------  -----  ----------------  ----  ------
clk                                               alu_behavioral              0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                      0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                    590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                 0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF              1408              1998  RISE       1
I__105/I                                          gio2CtrlBuf                 0              1998  RISE       1
I__105/O                                          gio2CtrlBuf                 0              1998  RISE       1
I__106/I                                          GlobalMux                   0              1998  RISE       1
I__106/O                                          GlobalMux                 154              2153  RISE       1
I__109/I                                          ClkMux                      0              2153  RISE       1
I__109/O                                          ClkMux                    309              2461  RISE       1
alu_out_obuf_4_preio/OUTPUTCLK                    PRE_IO_PIN_TYPE_010101      0              2461  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : B[3]
Path End         : alu_out_obuf_3_preio/DOUT0(alu_out[3])
Capture Clock    : alu_out_obuf_3_preio/OUTPUTCLK
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (alu_behavioral|clk:R#1)    +INF
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2461
- Setup Time                                            -70
---------------------------------------------------   ----- 
End-of-path required time (ps)                         +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5766
---------------------------------------   ---- 
End-of-path arrival time (ps)             5766
 
Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
B[3]                                    alu_behavioral                 0                 0   +INF  RISE       1
B_ibuf_3_iopad/PACKAGEPIN:in            IO_PAD                         0                 0   +INF  RISE       1
B_ibuf_3_iopad/DOUT                     IO_PAD                       590               590   +INF  RISE       1
B_ibuf_3_preio/PADIN                    PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
B_ibuf_3_preio/DIN0                     PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__586/I                                Odrv12                         0              1053   +INF  FALL       1
I__586/O                                Odrv12                       540              1593   +INF  FALL       1
I__588/I                                LocalMux                       0              1593   +INF  FALL       1
I__588/O                                LocalMux                     309              1902   +INF  FALL       1
I__591/I                                InMux                          0              1902   +INF  FALL       1
I__591/O                                InMux                        217              2119   +INF  FALL       1
B_ibuf_RNI4CQF1_3_LC_2_12_4/in0         LogicCell40_SEQ_MODE_0000      0              2119   +INF  FALL       1
B_ibuf_RNI4CQF1_3_LC_2_12_4/lcout       LogicCell40_SEQ_MODE_0000    386              2505   +INF  FALL       1
I__568/I                                Odrv4                          0              2505   +INF  FALL       1
I__568/O                                Odrv4                        372              2876   +INF  FALL       1
I__569/I                                LocalMux                       0              2876   +INF  FALL       1
I__569/O                                LocalMux                     309              3185   +INF  FALL       1
I__570/I                                InMux                          0              3185   +INF  FALL       1
I__570/O                                InMux                        217              3402   +INF  FALL       1
I__571/I                                CascadeMux                     0              3402   +INF  FALL       1
I__571/O                                CascadeMux                     0              3402   +INF  FALL       1
alu_out_RNO_1_3_LC_2_10_4/in2           LogicCell40_SEQ_MODE_0000      0              3402   +INF  FALL       1
alu_out_RNO_1_3_LC_2_10_4/lcout         LogicCell40_SEQ_MODE_0000    351              3753   +INF  FALL       1
I__322/I                                LocalMux                       0              3753   +INF  FALL       1
I__322/O                                LocalMux                     309              4062   +INF  FALL       1
I__323/I                                InMux                          0              4062   +INF  FALL       1
I__323/O                                InMux                        217              4279   +INF  FALL       1
alu_out_RNO_3_LC_2_9_2/in0              LogicCell40_SEQ_MODE_0000      0              4279   +INF  FALL       1
alu_out_RNO_3_LC_2_9_2/lcout            LogicCell40_SEQ_MODE_0000    386              4665   +INF  FALL       1
I__261/I                                Odrv4                          0              4665   +INF  FALL       1
I__261/O                                Odrv4                        372              5037   +INF  FALL       1
I__262/I                                Span4Mux_s2_h                  0              5037   +INF  FALL       1
I__262/O                                Span4Mux_s2_h                203              5240   +INF  FALL       1
I__263/I                                LocalMux                       0              5240   +INF  FALL       1
I__263/O                                LocalMux                     309              5549   +INF  FALL       1
I__264/I                                IoInMux                        0              5549   +INF  FALL       1
I__264/O                                IoInMux                      217              5766   +INF  FALL       1
alu_out_obuf_3_preio/DOUT0(alu_out[3])  PRE_IO_PIN_TYPE_010101         0              5766   +INF  FALL       1

Capture Clock Path
pin name                                          model name              delay  cumulative delay  edge  Fanout
------------------------------------------------  ----------------------  -----  ----------------  ----  ------
clk                                               alu_behavioral              0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                      0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                    590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                 0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF              1408              1998  RISE       1
I__105/I                                          gio2CtrlBuf                 0              1998  RISE       1
I__105/O                                          gio2CtrlBuf                 0              1998  RISE       1
I__106/I                                          GlobalMux                   0              1998  RISE       1
I__106/O                                          GlobalMux                 154              2153  RISE       1
I__108/I                                          ClkMux                      0              2153  RISE       1
I__108/O                                          ClkMux                    309              2461  RISE       1
alu_out_obuf_3_preio/OUTPUTCLK                    PRE_IO_PIN_TYPE_010101      0              2461  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : B[2]
Path End         : alu_out_obuf_2_preio/DOUT0(alu_out[2])
Capture Clock    : alu_out_obuf_2_preio/OUTPUTCLK
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (alu_behavioral|clk:R#1)    +INF
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2461
- Setup Time                                            -70
---------------------------------------------------   ----- 
End-of-path required time (ps)                         +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         6713
---------------------------------------   ---- 
End-of-path arrival time (ps)             6713
 
Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
B[2]                                    alu_behavioral                 0                 0   +INF  RISE       1
B_ibuf_2_iopad/PACKAGEPIN:in            IO_PAD                         0                 0   +INF  RISE       1
B_ibuf_2_iopad/DOUT                     IO_PAD                       590               590   +INF  RISE       1
B_ibuf_2_preio/PADIN                    PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
B_ibuf_2_preio/DIN0                     PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__397/I                                Odrv4                          0              1053   +INF  FALL       1
I__397/O                                Odrv4                        372              1425   +INF  FALL       1
I__398/I                                Span4Mux_v                     0              1425   +INF  FALL       1
I__398/O                                Span4Mux_v                   372              1796   +INF  FALL       1
I__399/I                                LocalMux                       0              1796   +INF  FALL       1
I__399/O                                LocalMux                     309              2105   +INF  FALL       1
I__401/I                                InMux                          0              2105   +INF  FALL       1
I__401/O                                InMux                        217              2322   +INF  FALL       1
B_ibuf_RNIH8BS_2_LC_2_11_5/in3          LogicCell40_SEQ_MODE_0000      0              2322   +INF  FALL       1
B_ibuf_RNIH8BS_2_LC_2_11_5/lcout        LogicCell40_SEQ_MODE_0000    288              2610   +INF  FALL       1
I__395/I                                LocalMux                       0              2610   +INF  FALL       1
I__395/O                                LocalMux                     309              2918   +INF  FALL       1
I__396/I                                InMux                          0              2918   +INF  FALL       1
I__396/O                                InMux                        217              3136   +INF  FALL       1
B_ibuf_RNII15C1_2_LC_2_11_4/in3         LogicCell40_SEQ_MODE_0000      0              3136   +INF  FALL       1
B_ibuf_RNII15C1_2_LC_2_11_4/lcout       LogicCell40_SEQ_MODE_0000    288              3423   +INF  FALL       1
I__406/I                                Odrv4                          0              3423   +INF  FALL       1
I__406/O                                Odrv4                        372              3795   +INF  FALL       1
I__407/I                                LocalMux                       0              3795   +INF  FALL       1
I__407/O                                LocalMux                     309              4104   +INF  FALL       1
I__408/I                                InMux                          0              4104   +INF  FALL       1
I__408/O                                InMux                        217              4321   +INF  FALL       1
alu_out_RNO_1_2_LC_2_10_3/in1           LogicCell40_SEQ_MODE_0000      0              4321   +INF  FALL       1
alu_out_RNO_1_2_LC_2_10_3/lcout         LogicCell40_SEQ_MODE_0000    379              4700   +INF  FALL       1
I__327/I                                LocalMux                       0              4700   +INF  FALL       1
I__327/O                                LocalMux                     309              5008   +INF  FALL       1
I__328/I                                InMux                          0              5008   +INF  FALL       1
I__328/O                                InMux                        217              5226   +INF  FALL       1
alu_out_RNO_2_LC_2_9_7/in3              LogicCell40_SEQ_MODE_0000      0              5226   +INF  FALL       1
alu_out_RNO_2_LC_2_9_7/lcout            LogicCell40_SEQ_MODE_0000    288              5513   +INF  FALL       1
I__233/I                                Odrv12                         0              5513   +INF  FALL       1
I__233/O                                Odrv12                       540              6053   +INF  FALL       1
I__234/I                                Span12Mux_s1_h                 0              6053   +INF  FALL       1
I__234/O                                Span12Mux_s1_h               133              6187   +INF  FALL       1
I__235/I                                LocalMux                       0              6187   +INF  FALL       1
I__235/O                                LocalMux                     309              6495   +INF  FALL       1
I__236/I                                IoInMux                        0              6495   +INF  FALL       1
I__236/O                                IoInMux                      217              6713   +INF  FALL       1
alu_out_obuf_2_preio/DOUT0(alu_out[2])  PRE_IO_PIN_TYPE_010101         0              6713   +INF  FALL       1

Capture Clock Path
pin name                                          model name              delay  cumulative delay  edge  Fanout
------------------------------------------------  ----------------------  -----  ----------------  ----  ------
clk                                               alu_behavioral              0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                      0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                    590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                 0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF              1408              1998  RISE       1
I__105/I                                          gio2CtrlBuf                 0              1998  RISE       1
I__105/O                                          gio2CtrlBuf                 0              1998  RISE       1
I__106/I                                          GlobalMux                   0              1998  RISE       1
I__106/O                                          GlobalMux                 154              2153  RISE       1
I__110/I                                          ClkMux                      0              2153  RISE       1
I__110/O                                          ClkMux                    309              2461  RISE       1
alu_out_obuf_2_preio/OUTPUTCLK                    PRE_IO_PIN_TYPE_010101      0              2461  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : B[1]
Path End         : alu_out_obuf_1_preio/DOUT0(alu_out[1])
Capture Clock    : alu_out_obuf_1_preio/OUTPUTCLK
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (alu_behavioral|clk:R#1)    +INF
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2461
- Setup Time                                            -70
---------------------------------------------------   ----- 
End-of-path required time (ps)                         +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5142
---------------------------------------   ---- 
End-of-path arrival time (ps)             5142
 
Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
B[1]                                    alu_behavioral                 0                 0   +INF  RISE       1
B_ibuf_1_iopad/PACKAGEPIN:in            IO_PAD                         0                 0   +INF  RISE       1
B_ibuf_1_iopad/DOUT                     IO_PAD                       590               590   +INF  RISE       1
B_ibuf_1_preio/PADIN                    PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
B_ibuf_1_preio/DIN0                     PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__162/I                                Odrv4                          0              1053   +INF  FALL       1
I__162/O                                Odrv4                        372              1425   +INF  FALL       1
I__163/I                                Span4Mux_v                     0              1425   +INF  FALL       1
I__163/O                                Span4Mux_v                   372              1796   +INF  FALL       1
I__164/I                                Span4Mux_v                     0              1796   +INF  FALL       1
I__164/O                                Span4Mux_v                   372              2168   +INF  FALL       1
I__165/I                                LocalMux                       0              2168   +INF  FALL       1
I__165/O                                LocalMux                     309              2477   +INF  FALL       1
I__167/I                                InMux                          0              2477   +INF  FALL       1
I__167/O                                InMux                        217              2694   +INF  FALL       1
I__169/I                                CascadeMux                     0              2694   +INF  FALL       1
I__169/O                                CascadeMux                     0              2694   +INF  FALL       1
alu_out_RNO_2_1_LC_1_8_0/in2            LogicCell40_SEQ_MODE_0000      0              2694   +INF  FALL       1
alu_out_RNO_2_1_LC_1_8_0/ltout          LogicCell40_SEQ_MODE_0000    344              3038   +INF  FALL       1
I__104/I                                CascadeMux                     0              3038   +INF  FALL       1
I__104/O                                CascadeMux                     0              3038   +INF  FALL       1
alu_out_RNO_0_1_LC_1_8_1/in2            LogicCell40_SEQ_MODE_0000      0              3038   +INF  FALL       1
alu_out_RNO_0_1_LC_1_8_1/ltout          LogicCell40_SEQ_MODE_0000    344              3381   +INF  FALL       1
I__143/I                                CascadeMux                     0              3381   +INF  FALL       1
I__143/O                                CascadeMux                     0              3381   +INF  FALL       1
alu_out_RNO_1_LC_1_8_2/in2              LogicCell40_SEQ_MODE_0000      0              3381   +INF  FALL       1
alu_out_RNO_1_LC_1_8_2/lcout            LogicCell40_SEQ_MODE_0000    351              3732   +INF  FALL       1
I__138/I                                Odrv4                          0              3732   +INF  FALL       1
I__138/O                                Odrv4                        372              4104   +INF  FALL       1
I__139/I                                Span4Mux_v                     0              4104   +INF  FALL       1
I__139/O                                Span4Mux_v                   372              4475   +INF  FALL       1
I__140/I                                Span4Mux_s0_h                  0              4475   +INF  FALL       1
I__140/O                                Span4Mux_s0_h                140              4616   +INF  FALL       1
I__141/I                                LocalMux                       0              4616   +INF  FALL       1
I__141/O                                LocalMux                     309              4924   +INF  FALL       1
I__142/I                                IoInMux                        0              4924   +INF  FALL       1
I__142/O                                IoInMux                      217              5142   +INF  FALL       1
alu_out_obuf_1_preio/DOUT0(alu_out[1])  PRE_IO_PIN_TYPE_010101         0              5142   +INF  FALL       1

Capture Clock Path
pin name                                          model name              delay  cumulative delay  edge  Fanout
------------------------------------------------  ----------------------  -----  ----------------  ----  ------
clk                                               alu_behavioral              0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                      0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                    590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                 0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF              1408              1998  RISE       1
I__105/I                                          gio2CtrlBuf                 0              1998  RISE       1
I__105/O                                          gio2CtrlBuf                 0              1998  RISE       1
I__106/I                                          GlobalMux                   0              1998  RISE       1
I__106/O                                          GlobalMux                 154              2153  RISE       1
I__111/I                                          ClkMux                      0              2153  RISE       1
I__111/O                                          ClkMux                    309              2461  RISE       1
alu_out_obuf_1_preio/OUTPUTCLK                    PRE_IO_PIN_TYPE_010101      0              2461  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : B[0]
Path End         : alu_out_obuf_0_preio/DOUT0(alu_out[0])
Capture Clock    : alu_out_obuf_0_preio/OUTPUTCLK
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (alu_behavioral|clk:R#1)    +INF
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2461
- Setup Time                                            -70
---------------------------------------------------   ----- 
End-of-path required time (ps)                         +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5556
---------------------------------------   ---- 
End-of-path arrival time (ps)             5556
 
Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
B[0]                                    alu_behavioral                 0                 0   +INF  RISE       1
B_ibuf_0_iopad/PACKAGEPIN:in            IO_PAD                         0                 0   +INF  RISE       1
B_ibuf_0_iopad/DOUT                     IO_PAD                       590               590   +INF  RISE       1
B_ibuf_0_preio/PADIN                    PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
B_ibuf_0_preio/DIN0                     PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__177/I                                Odrv12                         0              1053   +INF  FALL       1
I__177/O                                Odrv12                       540              1593   +INF  FALL       1
I__178/I                                LocalMux                       0              1593   +INF  FALL       1
I__178/O                                LocalMux                     309              1902   +INF  FALL       1
I__179/I                                InMux                          0              1902   +INF  FALL       1
I__179/O                                InMux                        217              2119   +INF  FALL       1
B_ibuf_RNIE5VR2_0_LC_1_11_2/in3         LogicCell40_SEQ_MODE_0000      0              2119   +INF  FALL       1
B_ibuf_RNIE5VR2_0_LC_1_11_2/lcout       LogicCell40_SEQ_MODE_0000    288              2406   +INF  FALL       1
I__223/I                                LocalMux                       0              2406   +INF  FALL       1
I__223/O                                LocalMux                     309              2715   +INF  FALL       1
I__224/I                                InMux                          0              2715   +INF  FALL       1
I__224/O                                InMux                        217              2932   +INF  FALL       1
I__225/I                                CascadeMux                     0              2932   +INF  FALL       1
I__225/O                                CascadeMux                     0              2932   +INF  FALL       1
alu_out_RNO_1_0_LC_2_10_1/in2           LogicCell40_SEQ_MODE_0000      0              2932   +INF  FALL       1
alu_out_RNO_1_0_LC_2_10_1/lcout         LogicCell40_SEQ_MODE_0000    351              3283   +INF  FALL       1
I__221/I                                LocalMux                       0              3283   +INF  FALL       1
I__221/O                                LocalMux                     309              3592   +INF  FALL       1
I__222/I                                InMux                          0              3592   +INF  FALL       1
I__222/O                                InMux                        217              3809   +INF  FALL       1
alu_out_RNO_0_LC_1_10_3/in0             LogicCell40_SEQ_MODE_0000      0              3809   +INF  FALL       1
alu_out_RNO_0_LC_1_10_3/lcout           LogicCell40_SEQ_MODE_0000    386              4195   +INF  FALL       1
I__149/I                                Odrv4                          0              4195   +INF  FALL       1
I__149/O                                Odrv4                        372              4567   +INF  FALL       1
I__150/I                                Span4Mux_s0_h                  0              4567   +INF  FALL       1
I__150/O                                Span4Mux_s0_h                140              4707   +INF  FALL       1
I__151/I                                IoSpan4Mux                     0              4707   +INF  FALL       1
I__151/O                                IoSpan4Mux                   323              5030   +INF  FALL       1
I__152/I                                LocalMux                       0              5030   +INF  FALL       1
I__152/O                                LocalMux                     309              5338   +INF  FALL       1
I__153/I                                IoInMux                        0              5338   +INF  FALL       1
I__153/O                                IoInMux                      217              5556   +INF  FALL       1
alu_out_obuf_0_preio/DOUT0(alu_out[0])  PRE_IO_PIN_TYPE_010101         0              5556   +INF  FALL       1

Capture Clock Path
pin name                                          model name              delay  cumulative delay  edge  Fanout
------------------------------------------------  ----------------------  -----  ----------------  ----  ------
clk                                               alu_behavioral              0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                      0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                    590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                 0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF              1408              1998  RISE       1
I__105/I                                          gio2CtrlBuf                 0              1998  RISE       1
I__105/O                                          gio2CtrlBuf                 0              1998  RISE       1
I__106/I                                          GlobalMux                   0              1998  RISE       1
I__106/O                                          GlobalMux                 154              2153  RISE       1
I__110/I                                          ClkMux                      0              2153  RISE       1
I__110/O                                          ClkMux                    309              2461  RISE       1
alu_out_obuf_0_preio/OUTPUTCLK                    PRE_IO_PIN_TYPE_010101      0              2461  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : s[3]
Path End         : alu_out_obuf_5_preio/CLOCKENABLE
Capture Clock    : alu_out_obuf_5_preio/OUTPUTCLK
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (alu_behavioral|clk:R#1)    +INF
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2461
- Setup Time                                            -70
---------------------------------------------------   ----- 
End-of-path required time (ps)                         +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4826
---------------------------------------   ---- 
End-of-path arrival time (ps)             4826
 
Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
s[3]                              alu_behavioral                 0                 0   +INF  RISE       1
s_ibuf_3_iopad/PACKAGEPIN:in      IO_PAD                         0                 0   +INF  RISE       1
s_ibuf_3_iopad/DOUT               IO_PAD                       590               590   +INF  RISE       1
s_ibuf_3_preio/PADIN              PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
s_ibuf_3_preio/DIN0               PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__280/I                          Odrv4                          0              1053   +INF  FALL       1
I__280/O                          Odrv4                        372              1425   +INF  FALL       1
I__286/I                          Span4Mux_v                     0              1425   +INF  FALL       1
I__286/O                          Span4Mux_v                   372              1796   +INF  FALL       1
I__288/I                          LocalMux                       0              1796   +INF  FALL       1
I__288/O                          LocalMux                     309              2105   +INF  FALL       1
I__292/I                          InMux                          0              2105   +INF  FALL       1
I__292/O                          InMux                        217              2322   +INF  FALL       1
s_ibuf_RNI4CDF1_3_LC_1_8_7/in1    LogicCell40_SEQ_MODE_0000      0              2322   +INF  FALL       1
s_ibuf_RNI4CDF1_3_LC_1_8_7/lcout  LogicCell40_SEQ_MODE_0000    379              2701   +INF  FALL       1
I__115/I                          LocalMux                       0              2701   +INF  FALL       1
I__115/O                          LocalMux                     309              3010   +INF  FALL       1
I__116/I                          InMux                          0              3010   +INF  FALL       1
I__116/O                          InMux                        217              3227   +INF  FALL       1
s_ibuf_RNID58E4_2_LC_1_8_4/in0    LogicCell40_SEQ_MODE_0000      0              3227   +INF  FALL       1
s_ibuf_RNID58E4_2_LC_1_8_4/ltout  LogicCell40_SEQ_MODE_0000    386              3613   +INF  FALL       1
I__136/I                          CascadeMux                     0              3613   +INF  FALL       1
I__136/O                          CascadeMux                     0              3613   +INF  FALL       1
s_ibuf_RNIJBFD6_2_LC_1_8_5/in2    LogicCell40_SEQ_MODE_0000      0              3613   +INF  FALL       1
s_ibuf_RNIJBFD6_2_LC_1_8_5/lcout  LogicCell40_SEQ_MODE_0000    351              3963   +INF  FALL       8
I__119/I                          LocalMux                       0              3963   +INF  FALL       1
I__119/O                          LocalMux                     309              4272   +INF  FALL       1
I__123/I                          CEMux                          0              4272   +INF  FALL       1
I__123/O                          CEMux                        554              4826   +INF  FALL       1
alu_out_obuf_5_preio/CLOCKENABLE  PRE_IO_PIN_TYPE_010101         0              4826   +INF  FALL       1

Capture Clock Path
pin name                                          model name              delay  cumulative delay  edge  Fanout
------------------------------------------------  ----------------------  -----  ----------------  ----  ------
clk                                               alu_behavioral              0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                      0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                    590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                 0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF              1408              1998  RISE       1
I__105/I                                          gio2CtrlBuf                 0              1998  RISE       1
I__105/O                                          gio2CtrlBuf                 0              1998  RISE       1
I__106/I                                          GlobalMux                   0              1998  RISE       1
I__106/O                                          GlobalMux                 154              2153  RISE       1
I__107/I                                          ClkMux                      0              2153  RISE       1
I__107/O                                          ClkMux                    309              2461  RISE       1
alu_out_obuf_5_preio/OUTPUTCLK                    PRE_IO_PIN_TYPE_010101      0              2461  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : s[3]
Path End         : alu_out_obuf_7_preio/CLOCKENABLE
Capture Clock    : alu_out_obuf_7_preio/OUTPUTCLK
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (alu_behavioral|clk:R#1)    +INF
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2461
- Setup Time                                            -70
---------------------------------------------------   ----- 
End-of-path required time (ps)                         +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5288
---------------------------------------   ---- 
End-of-path arrival time (ps)             5288
 
Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
s[3]                              alu_behavioral                 0                 0   +INF  FALL       1
s_ibuf_3_iopad/PACKAGEPIN:in      IO_PAD                         0                 0   +INF  FALL       1
s_ibuf_3_iopad/DOUT               IO_PAD                       540               540   +INF  FALL       1
s_ibuf_3_preio/PADIN              PRE_IO_PIN_TYPE_000001         0               540   +INF  FALL       1
s_ibuf_3_preio/DIN0               PRE_IO_PIN_TYPE_000001       463              1003   +INF  FALL       1
I__280/I                          Odrv4                          0              1003   +INF  FALL       1
I__280/O                          Odrv4                        372              1375   +INF  FALL       1
I__286/I                          Span4Mux_v                     0              1375   +INF  FALL       1
I__286/O                          Span4Mux_v                   372              1746   +INF  FALL       1
I__288/I                          LocalMux                       0              1746   +INF  FALL       1
I__288/O                          LocalMux                     309              2055   +INF  FALL       1
I__292/I                          InMux                          0              2055   +INF  FALL       1
I__292/O                          InMux                        217              2272   +INF  FALL       1
s_ibuf_RNI4CDF1_3_LC_1_8_7/in1    LogicCell40_SEQ_MODE_0000      0              2272   +INF  FALL       1
s_ibuf_RNI4CDF1_3_LC_1_8_7/lcout  LogicCell40_SEQ_MODE_0000    379              2651   +INF  FALL       1
I__115/I                          LocalMux                       0              2651   +INF  FALL       1
I__115/O                          LocalMux                     309              2960   +INF  FALL       1
I__116/I                          InMux                          0              2960   +INF  FALL       1
I__116/O                          InMux                        217              3177   +INF  FALL       1
s_ibuf_RNID58E4_2_LC_1_8_4/in0    LogicCell40_SEQ_MODE_0000      0              3177   +INF  FALL       1
s_ibuf_RNID58E4_2_LC_1_8_4/ltout  LogicCell40_SEQ_MODE_0000    386              3563   +INF  FALL       1
I__136/I                          CascadeMux                     0              3563   +INF  FALL       1
I__136/O                          CascadeMux                     0              3563   +INF  FALL       1
s_ibuf_RNIJBFD6_2_LC_1_8_5/in2    LogicCell40_SEQ_MODE_0000      0              3563   +INF  FALL       1
s_ibuf_RNIJBFD6_2_LC_1_8_5/lcout  LogicCell40_SEQ_MODE_0000    351              3913   +INF  FALL       8
I__120/I                          Odrv4                          0              3913   +INF  FALL       1
I__120/O                          Odrv4                        372              4285   +INF  FALL       1
I__124/I                          Span4Mux_s0_h                  0              4285   +INF  FALL       1
I__124/O                          Span4Mux_s0_h                140              4425   +INF  FALL       1
I__127/I                          LocalMux                       0              4425   +INF  FALL       1
I__127/O                          LocalMux                     309              4734   +INF  FALL       1
I__131/I                          CEMux                          0              4734   +INF  FALL       1
I__131/O                          CEMux                        554              5288   +INF  FALL       1
alu_out_obuf_7_preio/CLOCKENABLE  PRE_IO_PIN_TYPE_010101         0              5288   +INF  FALL       1

Capture Clock Path
pin name                                          model name              delay  cumulative delay  edge  Fanout
------------------------------------------------  ----------------------  -----  ----------------  ----  ------
clk                                               alu_behavioral              0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                      0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                    590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                 0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF              1408              1998  RISE       1
I__105/I                                          gio2CtrlBuf                 0              1998  RISE       1
I__105/O                                          gio2CtrlBuf                 0              1998  RISE       1
I__106/I                                          GlobalMux                   0              1998  RISE       1
I__106/O                                          GlobalMux                 154              2153  RISE       1
I__108/I                                          ClkMux                      0              2153  RISE       1
I__108/O                                          ClkMux                    309              2461  RISE       1
alu_out_obuf_7_preio/OUTPUTCLK                    PRE_IO_PIN_TYPE_010101      0              2461  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : s[2]
Path End         : alu_out_obuf_3_preio/CLOCKENABLE
Capture Clock    : alu_out_obuf_3_preio/OUTPUTCLK
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (alu_behavioral|clk:R#1)    +INF
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2461
- Setup Time                                            -70
---------------------------------------------------   ----- 
End-of-path required time (ps)                         +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4034
---------------------------------------   ---- 
End-of-path arrival time (ps)             4034
 
Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
s[2]                                alu_behavioral                 0                 0   +INF  RISE       1
s_ibuf_2_iopad/PACKAGEPIN:in        IO_PAD                         0                 0   +INF  RISE       1
s_ibuf_2_iopad/DOUT                 IO_PAD                       590               590   +INF  RISE       1
s_ibuf_2_preio/PADIN                PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
s_ibuf_2_preio/DIN0                 PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__418/I                            LocalMux                       0              1053   +INF  FALL       1
I__418/O                            LocalMux                     309              1361   +INF  FALL       1
I__422/I                            InMux                          0              1361   +INF  FALL       1
I__422/O                            InMux                        217              1579   +INF  FALL       1
s_ibuf_RNI667V1_0_2_LC_1_8_3/in0    LogicCell40_SEQ_MODE_0000      0              1579   +INF  FALL       1
s_ibuf_RNI667V1_0_2_LC_1_8_3/ltout  LogicCell40_SEQ_MODE_0000    386              1965   +INF  FALL       1
I__137/I                            CascadeMux                     0              1965   +INF  FALL       1
I__137/O                            CascadeMux                     0              1965   +INF  FALL       1
s_ibuf_RNID58E4_2_LC_1_8_4/in2      LogicCell40_SEQ_MODE_0000      0              1965   +INF  FALL       1
s_ibuf_RNID58E4_2_LC_1_8_4/ltout    LogicCell40_SEQ_MODE_0000    344              2308   +INF  FALL       1
I__136/I                            CascadeMux                     0              2308   +INF  FALL       1
I__136/O                            CascadeMux                     0              2308   +INF  FALL       1
s_ibuf_RNIJBFD6_2_LC_1_8_5/in2      LogicCell40_SEQ_MODE_0000      0              2308   +INF  FALL       1
s_ibuf_RNIJBFD6_2_LC_1_8_5/lcout    LogicCell40_SEQ_MODE_0000    351              2659   +INF  FALL       8
I__120/I                            Odrv4                          0              2659   +INF  FALL       1
I__120/O                            Odrv4                        372              3031   +INF  FALL       1
I__124/I                            Span4Mux_s0_h                  0              3031   +INF  FALL       1
I__124/O                            Span4Mux_s0_h                140              3171   +INF  FALL       1
I__127/I                            LocalMux                       0              3171   +INF  FALL       1
I__127/O                            LocalMux                     309              3480   +INF  FALL       1
I__131/I                            CEMux                          0              3480   +INF  FALL       1
I__131/O                            CEMux                        554              4034   +INF  FALL       1
alu_out_obuf_3_preio/CLOCKENABLE    PRE_IO_PIN_TYPE_010101         0              4034   +INF  FALL       1

Capture Clock Path
pin name                                          model name              delay  cumulative delay  edge  Fanout
------------------------------------------------  ----------------------  -----  ----------------  ----  ------
clk                                               alu_behavioral              0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                      0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                    590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                 0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF              1408              1998  RISE       1
I__105/I                                          gio2CtrlBuf                 0              1998  RISE       1
I__105/O                                          gio2CtrlBuf                 0              1998  RISE       1
I__106/I                                          GlobalMux                   0              1998  RISE       1
I__106/O                                          GlobalMux                 154              2153  RISE       1
I__108/I                                          ClkMux                      0              2153  RISE       1
I__108/O                                          ClkMux                    309              2461  RISE       1
alu_out_obuf_3_preio/OUTPUTCLK                    PRE_IO_PIN_TYPE_010101      0              2461  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : s[2]
Path End         : alu_out_obuf_4_preio/CLOCKENABLE
Capture Clock    : alu_out_obuf_4_preio/OUTPUTCLK
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (alu_behavioral|clk:R#1)    +INF
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2461
- Setup Time                                            -70
---------------------------------------------------   ----- 
End-of-path required time (ps)                         +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4166
---------------------------------------   ---- 
End-of-path arrival time (ps)             4166
 
Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
s[2]                                alu_behavioral                 0                 0   +INF  FALL       1
s_ibuf_2_iopad/PACKAGEPIN:in        IO_PAD                         0                 0   +INF  FALL       1
s_ibuf_2_iopad/DOUT                 IO_PAD                       540               540   +INF  FALL       1
s_ibuf_2_preio/PADIN                PRE_IO_PIN_TYPE_000001         0               540   +INF  FALL       1
s_ibuf_2_preio/DIN0                 PRE_IO_PIN_TYPE_000001       463              1003   +INF  FALL       1
I__418/I                            LocalMux                       0              1003   +INF  FALL       1
I__418/O                            LocalMux                     309              1311   +INF  FALL       1
I__422/I                            InMux                          0              1311   +INF  FALL       1
I__422/O                            InMux                        217              1529   +INF  FALL       1
s_ibuf_RNI667V1_0_2_LC_1_8_3/in0    LogicCell40_SEQ_MODE_0000      0              1529   +INF  FALL       1
s_ibuf_RNI667V1_0_2_LC_1_8_3/ltout  LogicCell40_SEQ_MODE_0000    386              1915   +INF  FALL       1
I__137/I                            CascadeMux                     0              1915   +INF  FALL       1
I__137/O                            CascadeMux                     0              1915   +INF  FALL       1
s_ibuf_RNID58E4_2_LC_1_8_4/in2      LogicCell40_SEQ_MODE_0000      0              1915   +INF  FALL       1
s_ibuf_RNID58E4_2_LC_1_8_4/ltout    LogicCell40_SEQ_MODE_0000    344              2258   +INF  FALL       1
I__136/I                            CascadeMux                     0              2258   +INF  FALL       1
I__136/O                            CascadeMux                     0              2258   +INF  FALL       1
s_ibuf_RNIJBFD6_2_LC_1_8_5/in2      LogicCell40_SEQ_MODE_0000      0              2258   +INF  FALL       1
s_ibuf_RNIJBFD6_2_LC_1_8_5/lcout    LogicCell40_SEQ_MODE_0000    351              2609   +INF  FALL       8
I__121/I                            Odrv4                          0              2609   +INF  FALL       1
I__121/O                            Odrv4                        372              2981   +INF  FALL       1
I__125/I                            IoSpan4Mux                     0              2981   +INF  FALL       1
I__125/O                            IoSpan4Mux                   323              3303   +INF  FALL       1
I__128/I                            LocalMux                       0              3303   +INF  FALL       1
I__128/O                            LocalMux                     309              3612   +INF  FALL       1
I__132/I                            CEMux                          0              3612   +INF  FALL       1
I__132/O                            CEMux                        554              4166   +INF  FALL       1
alu_out_obuf_4_preio/CLOCKENABLE    PRE_IO_PIN_TYPE_010101         0              4166   +INF  FALL       1

Capture Clock Path
pin name                                          model name              delay  cumulative delay  edge  Fanout
------------------------------------------------  ----------------------  -----  ----------------  ----  ------
clk                                               alu_behavioral              0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                      0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                    590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                 0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF              1408              1998  RISE       1
I__105/I                                          gio2CtrlBuf                 0              1998  RISE       1
I__105/O                                          gio2CtrlBuf                 0              1998  RISE       1
I__106/I                                          GlobalMux                   0              1998  RISE       1
I__106/O                                          GlobalMux                 154              2153  RISE       1
I__109/I                                          ClkMux                      0              2153  RISE       1
I__109/O                                          ClkMux                    309              2461  RISE       1
alu_out_obuf_4_preio/OUTPUTCLK                    PRE_IO_PIN_TYPE_010101      0              2461  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : s[1]
Path End         : alu_out_obuf_6_preio/CLOCKENABLE
Capture Clock    : alu_out_obuf_6_preio/OUTPUTCLK
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (alu_behavioral|clk:R#1)    +INF
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2461
- Setup Time                                            -70
---------------------------------------------------   ----- 
End-of-path required time (ps)                         +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5969
---------------------------------------   ---- 
End-of-path arrival time (ps)             5969
 
Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
s[1]                              alu_behavioral                 0                 0   +INF  RISE       1
s_ibuf_1_iopad/PACKAGEPIN:in      IO_PAD                         0                 0   +INF  RISE       1
s_ibuf_1_iopad/DOUT               IO_PAD                       590               590   +INF  RISE       1
s_ibuf_1_preio/PADIN              PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
s_ibuf_1_preio/DIN0               PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__502/I                          LocalMux                       0              1053   +INF  FALL       1
I__502/O                          LocalMux                     309              1361   +INF  FALL       1
I__508/I                          InMux                          0              1361   +INF  FALL       1
I__508/O                          InMux                        217              1579   +INF  FALL       1
s_ibuf_RNI1PPF_1_LC_1_10_6/in3    LogicCell40_SEQ_MODE_0000      0              1579   +INF  FALL       1
s_ibuf_RNI1PPF_1_LC_1_10_6/lcout  LogicCell40_SEQ_MODE_0000    288              1866   +INF  FALL      12
I__366/I                          Odrv4                          0              1866   +INF  FALL       1
I__366/O                          Odrv4                        372              2238   +INF  FALL       1
I__375/I                          LocalMux                       0              2238   +INF  FALL       1
I__375/O                          LocalMux                     309              2547   +INF  FALL       1
I__381/I                          InMux                          0              2547   +INF  FALL       1
I__381/O                          InMux                        217              2764   +INF  FALL       1
s_ibuf_RNI4CDF1_3_LC_1_8_7/in0    LogicCell40_SEQ_MODE_0000      0              2764   +INF  FALL       1
s_ibuf_RNI4CDF1_3_LC_1_8_7/lcout  LogicCell40_SEQ_MODE_0000    386              3150   +INF  FALL       1
I__115/I                          LocalMux                       0              3150   +INF  FALL       1
I__115/O                          LocalMux                     309              3459   +INF  FALL       1
I__116/I                          InMux                          0              3459   +INF  FALL       1
I__116/O                          InMux                        217              3676   +INF  FALL       1
s_ibuf_RNID58E4_2_LC_1_8_4/in0    LogicCell40_SEQ_MODE_0000      0              3676   +INF  FALL       1
s_ibuf_RNID58E4_2_LC_1_8_4/ltout  LogicCell40_SEQ_MODE_0000    386              4062   +INF  FALL       1
I__136/I                          CascadeMux                     0              4062   +INF  FALL       1
I__136/O                          CascadeMux                     0              4062   +INF  FALL       1
s_ibuf_RNIJBFD6_2_LC_1_8_5/in2    LogicCell40_SEQ_MODE_0000      0              4062   +INF  FALL       1
s_ibuf_RNIJBFD6_2_LC_1_8_5/lcout  LogicCell40_SEQ_MODE_0000    351              4412   +INF  FALL       8
I__121/I                          Odrv4                          0              4412   +INF  FALL       1
I__121/O                          Odrv4                        372              4784   +INF  FALL       1
I__125/I                          IoSpan4Mux                     0              4784   +INF  FALL       1
I__125/O                          IoSpan4Mux                   323              5107   +INF  FALL       1
I__128/I                          LocalMux                       0              5107   +INF  FALL       1
I__128/O                          LocalMux                     309              5415   +INF  FALL       1
I__132/I                          CEMux                          0              5415   +INF  FALL       1
I__132/O                          CEMux                        554              5969   +INF  FALL       1
alu_out_obuf_6_preio/CLOCKENABLE  PRE_IO_PIN_TYPE_010101         0              5969   +INF  FALL       1

Capture Clock Path
pin name                                          model name              delay  cumulative delay  edge  Fanout
------------------------------------------------  ----------------------  -----  ----------------  ----  ------
clk                                               alu_behavioral              0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                      0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                    590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                 0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF              1408              1998  RISE       1
I__105/I                                          gio2CtrlBuf                 0              1998  RISE       1
I__105/O                                          gio2CtrlBuf                 0              1998  RISE       1
I__106/I                                          GlobalMux                   0              1998  RISE       1
I__106/O                                          GlobalMux                 154              2153  RISE       1
I__109/I                                          ClkMux                      0              2153  RISE       1
I__109/O                                          ClkMux                    309              2461  RISE       1
alu_out_obuf_6_preio/OUTPUTCLK                    PRE_IO_PIN_TYPE_010101      0              2461  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : s[1]
Path End         : alu_out_obuf_1_preio/CLOCKENABLE
Capture Clock    : alu_out_obuf_1_preio/OUTPUTCLK
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (alu_behavioral|clk:R#1)    +INF
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2461
- Setup Time                                            -70
---------------------------------------------------   ----- 
End-of-path required time (ps)                         +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         6242
---------------------------------------   ---- 
End-of-path arrival time (ps)             6242
 
Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
s[1]                              alu_behavioral                 0                 0   +INF  FALL       1
s_ibuf_1_iopad/PACKAGEPIN:in      IO_PAD                         0                 0   +INF  FALL       1
s_ibuf_1_iopad/DOUT               IO_PAD                       540               540   +INF  FALL       1
s_ibuf_1_preio/PADIN              PRE_IO_PIN_TYPE_000001         0               540   +INF  FALL       1
s_ibuf_1_preio/DIN0               PRE_IO_PIN_TYPE_000001       463              1003   +INF  FALL       1
I__502/I                          LocalMux                       0              1003   +INF  FALL       1
I__502/O                          LocalMux                     309              1311   +INF  FALL       1
I__508/I                          InMux                          0              1311   +INF  FALL       1
I__508/O                          InMux                        217              1529   +INF  FALL       1
s_ibuf_RNI1PPF_1_LC_1_10_6/in3    LogicCell40_SEQ_MODE_0000      0              1529   +INF  FALL       1
s_ibuf_RNI1PPF_1_LC_1_10_6/lcout  LogicCell40_SEQ_MODE_0000    288              1816   +INF  FALL      12
I__366/I                          Odrv4                          0              1816   +INF  FALL       1
I__366/O                          Odrv4                        372              2188   +INF  FALL       1
I__375/I                          LocalMux                       0              2188   +INF  FALL       1
I__375/O                          LocalMux                     309              2497   +INF  FALL       1
I__381/I                          InMux                          0              2497   +INF  FALL       1
I__381/O                          InMux                        217              2714   +INF  FALL       1
s_ibuf_RNI4CDF1_3_LC_1_8_7/in0    LogicCell40_SEQ_MODE_0000      0              2714   +INF  FALL       1
s_ibuf_RNI4CDF1_3_LC_1_8_7/lcout  LogicCell40_SEQ_MODE_0000    386              3100   +INF  FALL       1
I__115/I                          LocalMux                       0              3100   +INF  FALL       1
I__115/O                          LocalMux                     309              3409   +INF  FALL       1
I__116/I                          InMux                          0              3409   +INF  FALL       1
I__116/O                          InMux                        217              3626   +INF  FALL       1
s_ibuf_RNID58E4_2_LC_1_8_4/in0    LogicCell40_SEQ_MODE_0000      0              3626   +INF  FALL       1
s_ibuf_RNID58E4_2_LC_1_8_4/ltout  LogicCell40_SEQ_MODE_0000    386              4012   +INF  FALL       1
I__136/I                          CascadeMux                     0              4012   +INF  FALL       1
I__136/O                          CascadeMux                     0              4012   +INF  FALL       1
s_ibuf_RNIJBFD6_2_LC_1_8_5/in2    LogicCell40_SEQ_MODE_0000      0              4012   +INF  FALL       1
s_ibuf_RNIJBFD6_2_LC_1_8_5/lcout  LogicCell40_SEQ_MODE_0000    351              4362   +INF  FALL       8
I__121/I                          Odrv4                          0              4362   +INF  FALL       1
I__121/O                          Odrv4                        372              4734   +INF  FALL       1
I__125/I                          IoSpan4Mux                     0              4734   +INF  FALL       1
I__125/O                          IoSpan4Mux                   323              5057   +INF  FALL       1
I__129/I                          IoSpan4Mux                     0              5057   +INF  FALL       1
I__129/O                          IoSpan4Mux                   323              5379   +INF  FALL       1
I__133/I                          LocalMux                       0              5379   +INF  FALL       1
I__133/O                          LocalMux                     309              5688   +INF  FALL       1
I__135/I                          CEMux                          0              5688   +INF  FALL       1
I__135/O                          CEMux                        554              6242   +INF  FALL       1
alu_out_obuf_1_preio/CLOCKENABLE  PRE_IO_PIN_TYPE_010101         0              6242   +INF  FALL       1

Capture Clock Path
pin name                                          model name              delay  cumulative delay  edge  Fanout
------------------------------------------------  ----------------------  -----  ----------------  ----  ------
clk                                               alu_behavioral              0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                      0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                    590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                 0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF              1408              1998  RISE       1
I__105/I                                          gio2CtrlBuf                 0              1998  RISE       1
I__105/O                                          gio2CtrlBuf                 0              1998  RISE       1
I__106/I                                          GlobalMux                   0              1998  RISE       1
I__106/O                                          GlobalMux                 154              2153  RISE       1
I__111/I                                          ClkMux                      0              2153  RISE       1
I__111/O                                          ClkMux                    309              2461  RISE       1
alu_out_obuf_1_preio/OUTPUTCLK                    PRE_IO_PIN_TYPE_010101      0              2461  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : s[0]
Path End         : alu_out_obuf_2_preio/CLOCKENABLE
Capture Clock    : alu_out_obuf_2_preio/OUTPUTCLK
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (alu_behavioral|clk:R#1)    +INF
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2461
- Setup Time                                            -70
---------------------------------------------------   ----- 
End-of-path required time (ps)                         +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5275
---------------------------------------   ---- 
End-of-path arrival time (ps)             5275
 
Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
s[0]                              alu_behavioral                 0                 0   +INF  RISE       1
s_ibuf_0_iopad/PACKAGEPIN:in      IO_PAD                         0                 0   +INF  RISE       1
s_ibuf_0_iopad/DOUT               IO_PAD                       590               590   +INF  RISE       1
s_ibuf_0_preio/PADIN              PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
s_ibuf_0_preio/DIN0               PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__450/I                          Odrv4                          0              1053   +INF  FALL       1
I__450/O                          Odrv4                        372              1425   +INF  FALL       1
I__464/I                          Span4Mux_v                     0              1425   +INF  FALL       1
I__464/O                          Span4Mux_v                   372              1796   +INF  FALL       1
I__470/I                          LocalMux                       0              1796   +INF  FALL       1
I__470/O                          LocalMux                     309              2105   +INF  FALL       1
I__480/I                          InMux                          0              2105   +INF  FALL       1
I__480/O                          InMux                        217              2322   +INF  FALL       1
s_ibuf_RNI4CDF1_3_LC_1_8_7/in3    LogicCell40_SEQ_MODE_0000      0              2322   +INF  FALL       1
s_ibuf_RNI4CDF1_3_LC_1_8_7/lcout  LogicCell40_SEQ_MODE_0000    288              2610   +INF  FALL       1
I__115/I                          LocalMux                       0              2610   +INF  FALL       1
I__115/O                          LocalMux                     309              2918   +INF  FALL       1
I__116/I                          InMux                          0              2918   +INF  FALL       1
I__116/O                          InMux                        217              3136   +INF  FALL       1
s_ibuf_RNID58E4_2_LC_1_8_4/in0    LogicCell40_SEQ_MODE_0000      0              3136   +INF  FALL       1
s_ibuf_RNID58E4_2_LC_1_8_4/ltout  LogicCell40_SEQ_MODE_0000    386              3522   +INF  FALL       1
I__136/I                          CascadeMux                     0              3522   +INF  FALL       1
I__136/O                          CascadeMux                     0              3522   +INF  FALL       1
s_ibuf_RNIJBFD6_2_LC_1_8_5/in2    LogicCell40_SEQ_MODE_0000      0              3522   +INF  FALL       1
s_ibuf_RNIJBFD6_2_LC_1_8_5/lcout  LogicCell40_SEQ_MODE_0000    351              3872   +INF  FALL       8
I__122/I                          Odrv4                          0              3872   +INF  FALL       1
I__122/O                          Odrv4                        372              4244   +INF  FALL       1
I__126/I                          Span4Mux_s1_h                  0              4244   +INF  FALL       1
I__126/O                          Span4Mux_s1_h                168              4412   +INF  FALL       1
I__130/I                          LocalMux                       0              4412   +INF  FALL       1
I__130/O                          LocalMux                     309              4721   +INF  FALL       1
I__134/I                          CEMux                          0              4721   +INF  FALL       1
I__134/O                          CEMux                        554              5275   +INF  FALL       1
alu_out_obuf_2_preio/CLOCKENABLE  PRE_IO_PIN_TYPE_010101         0              5275   +INF  FALL       1

Capture Clock Path
pin name                                          model name              delay  cumulative delay  edge  Fanout
------------------------------------------------  ----------------------  -----  ----------------  ----  ------
clk                                               alu_behavioral              0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                      0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                    590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                 0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF              1408              1998  RISE       1
I__105/I                                          gio2CtrlBuf                 0              1998  RISE       1
I__105/O                                          gio2CtrlBuf                 0              1998  RISE       1
I__106/I                                          GlobalMux                   0              1998  RISE       1
I__106/O                                          GlobalMux                 154              2153  RISE       1
I__110/I                                          ClkMux                      0              2153  RISE       1
I__110/O                                          ClkMux                    309              2461  RISE       1
alu_out_obuf_2_preio/OUTPUTCLK                    PRE_IO_PIN_TYPE_010101      0              2461  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : s[0]
Path End         : alu_out_obuf_0_preio/CLOCKENABLE
Capture Clock    : alu_out_obuf_0_preio/OUTPUTCLK
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (alu_behavioral|clk:R#1)    +INF
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2461
- Setup Time                                            -70
---------------------------------------------------   ----- 
End-of-path required time (ps)                         +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5225
---------------------------------------   ---- 
End-of-path arrival time (ps)             5225
 
Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
s[0]                              alu_behavioral                 0                 0   +INF  FALL       1
s_ibuf_0_iopad/PACKAGEPIN:in      IO_PAD                         0                 0   +INF  FALL       1
s_ibuf_0_iopad/DOUT               IO_PAD                       540               540   +INF  FALL       1
s_ibuf_0_preio/PADIN              PRE_IO_PIN_TYPE_000001         0               540   +INF  FALL       1
s_ibuf_0_preio/DIN0               PRE_IO_PIN_TYPE_000001       463              1003   +INF  FALL       1
I__450/I                          Odrv4                          0              1003   +INF  FALL       1
I__450/O                          Odrv4                        372              1375   +INF  FALL       1
I__464/I                          Span4Mux_v                     0              1375   +INF  FALL       1
I__464/O                          Span4Mux_v                   372              1746   +INF  FALL       1
I__470/I                          LocalMux                       0              1746   +INF  FALL       1
I__470/O                          LocalMux                     309              2055   +INF  FALL       1
I__480/I                          InMux                          0              2055   +INF  FALL       1
I__480/O                          InMux                        217              2272   +INF  FALL       1
s_ibuf_RNI4CDF1_3_LC_1_8_7/in3    LogicCell40_SEQ_MODE_0000      0              2272   +INF  FALL       1
s_ibuf_RNI4CDF1_3_LC_1_8_7/lcout  LogicCell40_SEQ_MODE_0000    288              2560   +INF  FALL       1
I__115/I                          LocalMux                       0              2560   +INF  FALL       1
I__115/O                          LocalMux                     309              2868   +INF  FALL       1
I__116/I                          InMux                          0              2868   +INF  FALL       1
I__116/O                          InMux                        217              3086   +INF  FALL       1
s_ibuf_RNID58E4_2_LC_1_8_4/in0    LogicCell40_SEQ_MODE_0000      0              3086   +INF  FALL       1
s_ibuf_RNID58E4_2_LC_1_8_4/ltout  LogicCell40_SEQ_MODE_0000    386              3472   +INF  FALL       1
I__136/I                          CascadeMux                     0              3472   +INF  FALL       1
I__136/O                          CascadeMux                     0              3472   +INF  FALL       1
s_ibuf_RNIJBFD6_2_LC_1_8_5/in2    LogicCell40_SEQ_MODE_0000      0              3472   +INF  FALL       1
s_ibuf_RNIJBFD6_2_LC_1_8_5/lcout  LogicCell40_SEQ_MODE_0000    351              3822   +INF  FALL       8
I__122/I                          Odrv4                          0              3822   +INF  FALL       1
I__122/O                          Odrv4                        372              4194   +INF  FALL       1
I__126/I                          Span4Mux_s1_h                  0              4194   +INF  FALL       1
I__126/O                          Span4Mux_s1_h                168              4362   +INF  FALL       1
I__130/I                          LocalMux                       0              4362   +INF  FALL       1
I__130/O                          LocalMux                     309              4671   +INF  FALL       1
I__134/I                          CEMux                          0              4671   +INF  FALL       1
I__134/O                          CEMux                        554              5225   +INF  FALL       1
alu_out_obuf_0_preio/CLOCKENABLE  PRE_IO_PIN_TYPE_010101         0              5225   +INF  FALL       1

Capture Clock Path
pin name                                          model name              delay  cumulative delay  edge  Fanout
------------------------------------------------  ----------------------  -----  ----------------  ----  ------
clk                                               alu_behavioral              0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                      0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                    590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                 0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF              1408              1998  RISE       1
I__105/I                                          gio2CtrlBuf                 0              1998  RISE       1
I__105/O                                          gio2CtrlBuf                 0              1998  RISE       1
I__106/I                                          GlobalMux                   0              1998  RISE       1
I__106/O                                          GlobalMux                 154              2153  RISE       1
I__110/I                                          ClkMux                      0              2153  RISE       1
I__110/O                                          ClkMux                    309              2461  RISE       1
alu_out_obuf_0_preio/OUTPUTCLK                    PRE_IO_PIN_TYPE_010101      0              2461  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : alu_out_obuf_5_preio/PADOUT(alu_out[5])
Path End         : alu_out[5]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (alu_behavioral|clk:R#1)      0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            2461
+ Clock To Q                                          112
+ Data Path Delay                                    2291
--------------------------------------------------   ---- 
End-of-path arrival time (ps)                        4865
 
Launch Clock Path
pin name                                          model name              delay  cumulative delay  edge  Fanout
------------------------------------------------  ----------------------  -----  ----------------  ----  ------
clk                                               alu_behavioral              0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                      0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                    590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                 0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF              1408              1998  RISE       1
I__105/I                                          gio2CtrlBuf                 0              1998  RISE       1
I__105/O                                          gio2CtrlBuf                 0              1998  RISE       1
I__106/I                                          GlobalMux                   0              1998  RISE       1
I__106/O                                          GlobalMux                 154              2153  RISE       1
I__107/I                                          ClkMux                      0              2153  RISE       1
I__107/O                                          ClkMux                    309              2461  RISE       1
alu_out_obuf_5_preio/OUTPUTCLK                    PRE_IO_PIN_TYPE_010101      0              2461  RISE       1

Data path
pin name                                 model name              delay  cumulative delay  slack  edge  Fanout
---------------------------------------  ----------------------  -----  ----------------  -----  ----  ------
alu_out_obuf_5_preio/PADOUT(alu_out[5])  PRE_IO_PIN_TYPE_010101    112              2574   +INF  RISE       1
alu_out_obuf_5_iopad/DIN                 IO_PAD                      0              2574   +INF  RISE       1
alu_out_obuf_5_iopad/PACKAGEPIN:out      IO_PAD                   2292              4865   +INF  RISE       1
alu_out[5]                               alu_behavioral              0              4865   +INF  RISE       1


++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : alu_out_obuf_1_preio/PADOUT(alu_out[1])
Path End         : alu_out[1]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (alu_behavioral|clk:R#1)      0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            2461
+ Clock To Q                                          112
+ Data Path Delay                                    2291
--------------------------------------------------   ---- 
End-of-path arrival time (ps)                        4865
 
Launch Clock Path
pin name                                          model name              delay  cumulative delay  edge  Fanout
------------------------------------------------  ----------------------  -----  ----------------  ----  ------
clk                                               alu_behavioral              0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                      0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                    590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                 0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF              1408              1998  RISE       1
I__105/I                                          gio2CtrlBuf                 0              1998  RISE       1
I__105/O                                          gio2CtrlBuf                 0              1998  RISE       1
I__106/I                                          GlobalMux                   0              1998  RISE       1
I__106/O                                          GlobalMux                 154              2153  RISE       1
I__111/I                                          ClkMux                      0              2153  RISE       1
I__111/O                                          ClkMux                    309              2461  RISE       1
alu_out_obuf_1_preio/OUTPUTCLK                    PRE_IO_PIN_TYPE_010101      0              2461  RISE       1

Data path
pin name                                 model name              delay  cumulative delay  slack  edge  Fanout
---------------------------------------  ----------------------  -----  ----------------  -----  ----  ------
alu_out_obuf_1_preio/PADOUT(alu_out[1])  PRE_IO_PIN_TYPE_010101    112              2574   +INF  RISE       1
alu_out_obuf_1_iopad/DIN                 IO_PAD                      0              2574   +INF  RISE       1
alu_out_obuf_1_iopad/PACKAGEPIN:out      IO_PAD                   2292              4865   +INF  RISE       1
alu_out[1]                               alu_behavioral              0              4865   +INF  RISE       1


++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : alu_out_obuf_4_preio/PADOUT(alu_out[4])
Path End         : alu_out[4]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (alu_behavioral|clk:R#1)      0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            2461
+ Clock To Q                                          112
+ Data Path Delay                                    2291
--------------------------------------------------   ---- 
End-of-path arrival time (ps)                        4865
 
Launch Clock Path
pin name                                          model name              delay  cumulative delay  edge  Fanout
------------------------------------------------  ----------------------  -----  ----------------  ----  ------
clk                                               alu_behavioral              0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                      0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                    590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                 0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF              1408              1998  RISE       1
I__105/I                                          gio2CtrlBuf                 0              1998  RISE       1
I__105/O                                          gio2CtrlBuf                 0              1998  RISE       1
I__106/I                                          GlobalMux                   0              1998  RISE       1
I__106/O                                          GlobalMux                 154              2153  RISE       1
I__109/I                                          ClkMux                      0              2153  RISE       1
I__109/O                                          ClkMux                    309              2461  RISE       1
alu_out_obuf_4_preio/OUTPUTCLK                    PRE_IO_PIN_TYPE_010101      0              2461  RISE       1

Data path
pin name                                 model name              delay  cumulative delay  slack  edge  Fanout
---------------------------------------  ----------------------  -----  ----------------  -----  ----  ------
alu_out_obuf_4_preio/PADOUT(alu_out[4])  PRE_IO_PIN_TYPE_010101    112              2574   +INF  RISE       1
alu_out_obuf_4_iopad/DIN                 IO_PAD                      0              2574   +INF  RISE       1
alu_out_obuf_4_iopad/PACKAGEPIN:out      IO_PAD                   2292              4865   +INF  RISE       1
alu_out[4]                               alu_behavioral              0              4865   +INF  RISE       1


++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : alu_out_obuf_2_preio/PADOUT(alu_out[2])
Path End         : alu_out[2]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (alu_behavioral|clk:R#1)      0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            2461
+ Clock To Q                                          112
+ Data Path Delay                                    2291
--------------------------------------------------   ---- 
End-of-path arrival time (ps)                        4865
 
Launch Clock Path
pin name                                          model name              delay  cumulative delay  edge  Fanout
------------------------------------------------  ----------------------  -----  ----------------  ----  ------
clk                                               alu_behavioral              0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                      0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                    590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                 0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF              1408              1998  RISE       1
I__105/I                                          gio2CtrlBuf                 0              1998  RISE       1
I__105/O                                          gio2CtrlBuf                 0              1998  RISE       1
I__106/I                                          GlobalMux                   0              1998  RISE       1
I__106/O                                          GlobalMux                 154              2153  RISE       1
I__110/I                                          ClkMux                      0              2153  RISE       1
I__110/O                                          ClkMux                    309              2461  RISE       1
alu_out_obuf_2_preio/OUTPUTCLK                    PRE_IO_PIN_TYPE_010101      0              2461  RISE       1

Data path
pin name                                 model name              delay  cumulative delay  slack  edge  Fanout
---------------------------------------  ----------------------  -----  ----------------  -----  ----  ------
alu_out_obuf_2_preio/PADOUT(alu_out[2])  PRE_IO_PIN_TYPE_010101    112              2574   +INF  RISE       1
alu_out_obuf_2_iopad/DIN                 IO_PAD                      0              2574   +INF  RISE       1
alu_out_obuf_2_iopad/PACKAGEPIN:out      IO_PAD                   2292              4865   +INF  RISE       1
alu_out[2]                               alu_behavioral              0              4865   +INF  RISE       1


++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : alu_out_obuf_0_preio/PADOUT(alu_out[0])
Path End         : alu_out[0]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (alu_behavioral|clk:R#1)      0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            2461
+ Clock To Q                                          112
+ Data Path Delay                                    2291
--------------------------------------------------   ---- 
End-of-path arrival time (ps)                        4865
 
Launch Clock Path
pin name                                          model name              delay  cumulative delay  edge  Fanout
------------------------------------------------  ----------------------  -----  ----------------  ----  ------
clk                                               alu_behavioral              0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                      0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                    590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                 0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF              1408              1998  RISE       1
I__105/I                                          gio2CtrlBuf                 0              1998  RISE       1
I__105/O                                          gio2CtrlBuf                 0              1998  RISE       1
I__106/I                                          GlobalMux                   0              1998  RISE       1
I__106/O                                          GlobalMux                 154              2153  RISE       1
I__110/I                                          ClkMux                      0              2153  RISE       1
I__110/O                                          ClkMux                    309              2461  RISE       1
alu_out_obuf_0_preio/OUTPUTCLK                    PRE_IO_PIN_TYPE_010101      0              2461  RISE       1

Data path
pin name                                 model name              delay  cumulative delay  slack  edge  Fanout
---------------------------------------  ----------------------  -----  ----------------  -----  ----  ------
alu_out_obuf_0_preio/PADOUT(alu_out[0])  PRE_IO_PIN_TYPE_010101    112              2574   +INF  RISE       1
alu_out_obuf_0_iopad/DIN                 IO_PAD                      0              2574   +INF  RISE       1
alu_out_obuf_0_iopad/PACKAGEPIN:out      IO_PAD                   2292              4865   +INF  RISE       1
alu_out[0]                               alu_behavioral              0              4865   +INF  RISE       1


++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : alu_out_obuf_7_preio/PADOUT(alu_out[7])
Path End         : alu_out[7]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (alu_behavioral|clk:R#1)      0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            2461
+ Clock To Q                                          112
+ Data Path Delay                                    2291
--------------------------------------------------   ---- 
End-of-path arrival time (ps)                        4865
 
Launch Clock Path
pin name                                          model name              delay  cumulative delay  edge  Fanout
------------------------------------------------  ----------------------  -----  ----------------  ----  ------
clk                                               alu_behavioral              0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                      0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                    590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                 0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF              1408              1998  RISE       1
I__105/I                                          gio2CtrlBuf                 0              1998  RISE       1
I__105/O                                          gio2CtrlBuf                 0              1998  RISE       1
I__106/I                                          GlobalMux                   0              1998  RISE       1
I__106/O                                          GlobalMux                 154              2153  RISE       1
I__108/I                                          ClkMux                      0              2153  RISE       1
I__108/O                                          ClkMux                    309              2461  RISE       1
alu_out_obuf_7_preio/OUTPUTCLK                    PRE_IO_PIN_TYPE_010101      0              2461  RISE       1

Data path
pin name                                 model name              delay  cumulative delay  slack  edge  Fanout
---------------------------------------  ----------------------  -----  ----------------  -----  ----  ------
alu_out_obuf_7_preio/PADOUT(alu_out[7])  PRE_IO_PIN_TYPE_010101    112              2574   +INF  RISE       1
alu_out_obuf_7_iopad/DIN                 IO_PAD                      0              2574   +INF  RISE       1
alu_out_obuf_7_iopad/PACKAGEPIN:out      IO_PAD                   2292              4865   +INF  RISE       1
alu_out[7]                               alu_behavioral              0              4865   +INF  RISE       1


++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : alu_out_obuf_3_preio/PADOUT(alu_out[3])
Path End         : alu_out[3]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (alu_behavioral|clk:R#1)      0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            2461
+ Clock To Q                                          112
+ Data Path Delay                                    2291
--------------------------------------------------   ---- 
End-of-path arrival time (ps)                        4865
 
Launch Clock Path
pin name                                          model name              delay  cumulative delay  edge  Fanout
------------------------------------------------  ----------------------  -----  ----------------  ----  ------
clk                                               alu_behavioral              0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                      0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                    590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                 0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF              1408              1998  RISE       1
I__105/I                                          gio2CtrlBuf                 0              1998  RISE       1
I__105/O                                          gio2CtrlBuf                 0              1998  RISE       1
I__106/I                                          GlobalMux                   0              1998  RISE       1
I__106/O                                          GlobalMux                 154              2153  RISE       1
I__108/I                                          ClkMux                      0              2153  RISE       1
I__108/O                                          ClkMux                    309              2461  RISE       1
alu_out_obuf_3_preio/OUTPUTCLK                    PRE_IO_PIN_TYPE_010101      0              2461  RISE       1

Data path
pin name                                 model name              delay  cumulative delay  slack  edge  Fanout
---------------------------------------  ----------------------  -----  ----------------  -----  ----  ------
alu_out_obuf_3_preio/PADOUT(alu_out[3])  PRE_IO_PIN_TYPE_010101    112              2574   +INF  RISE       1
alu_out_obuf_3_iopad/DIN                 IO_PAD                      0              2574   +INF  RISE       1
alu_out_obuf_3_iopad/PACKAGEPIN:out      IO_PAD                   2292              4865   +INF  RISE       1
alu_out[3]                               alu_behavioral              0              4865   +INF  RISE       1


++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : alu_out_obuf_6_preio/PADOUT(alu_out[6])
Path End         : alu_out[6]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (alu_behavioral|clk:R#1)      0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            2461
+ Clock To Q                                          112
+ Data Path Delay                                    2291
--------------------------------------------------   ---- 
End-of-path arrival time (ps)                        4865
 
Launch Clock Path
pin name                                          model name              delay  cumulative delay  edge  Fanout
------------------------------------------------  ----------------------  -----  ----------------  ----  ------
clk                                               alu_behavioral              0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                      0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                    590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                 0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF              1408              1998  RISE       1
I__105/I                                          gio2CtrlBuf                 0              1998  RISE       1
I__105/O                                          gio2CtrlBuf                 0              1998  RISE       1
I__106/I                                          GlobalMux                   0              1998  RISE       1
I__106/O                                          GlobalMux                 154              2153  RISE       1
I__109/I                                          ClkMux                      0              2153  RISE       1
I__109/O                                          ClkMux                    309              2461  RISE       1
alu_out_obuf_6_preio/OUTPUTCLK                    PRE_IO_PIN_TYPE_010101      0              2461  RISE       1

Data path
pin name                                 model name              delay  cumulative delay  slack  edge  Fanout
---------------------------------------  ----------------------  -----  ----------------  -----  ----  ------
alu_out_obuf_6_preio/PADOUT(alu_out[6])  PRE_IO_PIN_TYPE_010101    112              2574   +INF  RISE       1
alu_out_obuf_6_iopad/DIN                 IO_PAD                      0              2574   +INF  RISE       1
alu_out_obuf_6_iopad/PACKAGEPIN:out      IO_PAD                   2292              4865   +INF  RISE       1
alu_out[6]                               alu_behavioral              0              4865   +INF  RISE       1

===================================================================== 
                    End of Detailed Setup Report for all timing paths 
##################################################################### 

##################################################################### 
                    Detailed Hold Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : B[7]
Path End         : alu_out_obuf_7_preio/DOUT0(alu_out[7])
Capture Clock    : alu_out_obuf_7_preio/OUTPUTCLK
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (alu_behavioral|clk:R#1)    -INF
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2461
- Setup Time                                              0
---------------------------------------------------   ----- 
End-of-path required time (ps)                         -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5563
---------------------------------------   ---- 
End-of-path arrival time (ps)             5563
 
Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
B[7]                                    alu_behavioral                 0                 0   +INF  RISE       1
B_ibuf_7_iopad/PACKAGEPIN:in            IO_PAD                         0                 0   +INF  RISE       1
B_ibuf_7_iopad/DOUT                     IO_PAD                       590               590   +INF  RISE       1
B_ibuf_7_preio/PADIN                    PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
B_ibuf_7_preio/DIN0                     PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__438/I                                Odrv4                          0              1053   +INF  FALL       1
I__438/O                                Odrv4                        372              1425   +INF  FALL       1
I__440/I                                Span4Mux_v                     0              1425   +INF  FALL       1
I__440/O                                Span4Mux_v                   372              1796   +INF  FALL       1
I__443/I                                LocalMux                       0              1796   +INF  FALL       1
I__443/O                                LocalMux                     309              2105   +INF  FALL       1
I__446/I                                InMux                          0              2105   +INF  FALL       1
I__446/O                                InMux                        217              2322   +INF  FALL       1
alu_out_RNO_4_7_LC_2_12_6/in3           LogicCell40_SEQ_MODE_0000      0              2322   +INF  FALL       1
alu_out_RNO_4_7_LC_2_12_6/ltout         LogicCell40_SEQ_MODE_0000    274              2596   +INF  FALL       1
I__415/I                                CascadeMux                     0              2596   +INF  FALL       1
I__415/O                                CascadeMux                     0              2596   +INF  FALL       1
alu_out_RNO_1_7_LC_2_12_7/in2           LogicCell40_SEQ_MODE_0000      0              2596   +INF  FALL       1
alu_out_RNO_1_7_LC_2_12_7/lcout         LogicCell40_SEQ_MODE_0000    351              2947   +INF  FALL       1
I__413/I                                LocalMux                       0              2947   +INF  FALL       1
I__413/O                                LocalMux                     309              3255   +INF  FALL       1
I__414/I                                InMux                          0              3255   +INF  FALL       1
I__414/O                                InMux                        217              3473   +INF  FALL       1
alu_out_RNO_7_LC_2_11_0/in0             LogicCell40_SEQ_MODE_0000      0              3473   +INF  FALL       1
alu_out_RNO_7_LC_2_11_0/lcout           LogicCell40_SEQ_MODE_0000    386              3858   +INF  FALL       1
I__271/I                                Odrv4                          0              3858   +INF  FALL       1
I__271/O                                Odrv4                        372              4230   +INF  FALL       1
I__272/I                                Span4Mux_h                     0              4230   +INF  FALL       1
I__272/O                                Span4Mux_h                   316              4546   +INF  FALL       1
I__273/I                                Span4Mux_s1_h                  0              4546   +INF  FALL       1
I__273/O                                Span4Mux_s1_h                168              4714   +INF  FALL       1
I__274/I                                IoSpan4Mux                     0              4714   +INF  FALL       1
I__274/O                                IoSpan4Mux                   323              5037   +INF  FALL       1
I__275/I                                LocalMux                       0              5037   +INF  FALL       1
I__275/O                                LocalMux                     309              5345   +INF  FALL       1
I__276/I                                IoInMux                        0              5345   +INF  FALL       1
I__276/O                                IoInMux                      217              5563   +INF  FALL       1
alu_out_obuf_7_preio/DOUT0(alu_out[7])  PRE_IO_PIN_TYPE_010101         0              5563   +INF  FALL       1

Capture Clock Path
pin name                                          model name              delay  cumulative delay  edge  Fanout
------------------------------------------------  ----------------------  -----  ----------------  ----  ------
clk                                               alu_behavioral              0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                      0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                    590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                 0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF              1408              1998  RISE       1
I__105/I                                          gio2CtrlBuf                 0              1998  RISE       1
I__105/O                                          gio2CtrlBuf                 0              1998  RISE       1
I__106/I                                          GlobalMux                   0              1998  RISE       1
I__106/O                                          GlobalMux                 154              2153  RISE       1
I__108/I                                          ClkMux                      0              2153  RISE       1
I__108/O                                          ClkMux                    309              2461  RISE       1
alu_out_obuf_7_preio/OUTPUTCLK                    PRE_IO_PIN_TYPE_010101      0              2461  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : B[6]
Path End         : alu_out_obuf_6_preio/DOUT0(alu_out[6])
Capture Clock    : alu_out_obuf_6_preio/OUTPUTCLK
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (alu_behavioral|clk:R#1)    -INF
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2461
- Setup Time                                              0
---------------------------------------------------   ----- 
End-of-path required time (ps)                         -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         6243
---------------------------------------   ---- 
End-of-path arrival time (ps)             6243
 
Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
B[6]                                    alu_behavioral                 0                 0   +INF  RISE       1
B_ibuf_6_iopad/PACKAGEPIN:in            IO_PAD                         0                 0   +INF  RISE       1
B_ibuf_6_iopad/DOUT                     IO_PAD                       590               590   +INF  RISE       1
B_ibuf_6_preio/PADIN                    PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
B_ibuf_6_preio/DIN0                     PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__551/I                                Odrv12                         0              1053   +INF  FALL       1
I__551/O                                Odrv12                       540              1593   +INF  FALL       1
I__553/I                                Span12Mux_s5_v                 0              1593   +INF  FALL       1
I__553/O                                Span12Mux_s5_v               267              1859   +INF  FALL       1
I__555/I                                LocalMux                       0              1859   +INF  FALL       1
I__555/O                                LocalMux                     309              2168   +INF  FALL       1
I__557/I                                InMux                          0              2168   +INF  FALL       1
I__557/O                                InMux                        217              2385   +INF  FALL       1
B_ibuf_RNIAIQF1_6_LC_2_12_5/in3         LogicCell40_SEQ_MODE_0000      0              2385   +INF  FALL       1
B_ibuf_RNIAIQF1_6_LC_2_12_5/lcout       LogicCell40_SEQ_MODE_0000    288              2673   +INF  FALL       1
I__547/I                                Odrv4                          0              2673   +INF  FALL       1
I__547/O                                Odrv4                        372              3045   +INF  FALL       1
I__548/I                                LocalMux                       0              3045   +INF  FALL       1
I__548/O                                LocalMux                     309              3353   +INF  FALL       1
I__549/I                                InMux                          0              3353   +INF  FALL       1
I__549/O                                InMux                        217              3571   +INF  FALL       1
I__550/I                                CascadeMux                     0              3571   +INF  FALL       1
I__550/O                                CascadeMux                     0              3571   +INF  FALL       1
alu_out_RNO_1_6_LC_2_10_7/in2           LogicCell40_SEQ_MODE_0000      0              3571   +INF  FALL       1
alu_out_RNO_1_6_LC_2_10_7/lcout         LogicCell40_SEQ_MODE_0000    351              3921   +INF  FALL       1
I__301/I                                LocalMux                       0              3921   +INF  FALL       1
I__301/O                                LocalMux                     309              4230   +INF  FALL       1
I__302/I                                InMux                          0              4230   +INF  FALL       1
I__302/O                                InMux                        217              4447   +INF  FALL       1
alu_out_RNO_6_LC_1_10_5/in0             LogicCell40_SEQ_MODE_0000      0              4447   +INF  FALL       1
alu_out_RNO_6_LC_1_10_5/lcout           LogicCell40_SEQ_MODE_0000    386              4833   +INF  FALL       1
I__144/I                                Odrv4                          0              4833   +INF  FALL       1
I__144/O                                Odrv4                        372              5205   +INF  FALL       1
I__145/I                                Span4Mux_v                     0              5205   +INF  FALL       1
I__145/O                                Span4Mux_v                   372              5577   +INF  FALL       1
I__146/I                                Span4Mux_s0_h                  0              5577   +INF  FALL       1
I__146/O                                Span4Mux_s0_h                140              5717   +INF  FALL       1
I__147/I                                LocalMux                       0              5717   +INF  FALL       1
I__147/O                                LocalMux                     309              6025   +INF  FALL       1
I__148/I                                IoInMux                        0              6025   +INF  FALL       1
I__148/O                                IoInMux                      217              6243   +INF  FALL       1
alu_out_obuf_6_preio/DOUT0(alu_out[6])  PRE_IO_PIN_TYPE_010101         0              6243   +INF  FALL       1

Capture Clock Path
pin name                                          model name              delay  cumulative delay  edge  Fanout
------------------------------------------------  ----------------------  -----  ----------------  ----  ------
clk                                               alu_behavioral              0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                      0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                    590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                 0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF              1408              1998  RISE       1
I__105/I                                          gio2CtrlBuf                 0              1998  RISE       1
I__105/O                                          gio2CtrlBuf                 0              1998  RISE       1
I__106/I                                          GlobalMux                   0              1998  RISE       1
I__106/O                                          GlobalMux                 154              2153  RISE       1
I__109/I                                          ClkMux                      0              2153  RISE       1
I__109/O                                          ClkMux                    309              2461  RISE       1
alu_out_obuf_6_preio/OUTPUTCLK                    PRE_IO_PIN_TYPE_010101      0              2461  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : B[5]
Path End         : alu_out_obuf_5_preio/DOUT0(alu_out[5])
Capture Clock    : alu_out_obuf_5_preio/OUTPUTCLK
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (alu_behavioral|clk:R#1)    -INF
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2461
- Setup Time                                              0
---------------------------------------------------   ----- 
End-of-path required time (ps)                         -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4637
---------------------------------------   ---- 
End-of-path arrival time (ps)             4637
 
Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
B[5]                                    alu_behavioral                 0                 0   +INF  RISE       1
B_ibuf_5_iopad/PACKAGEPIN:in            IO_PAD                         0                 0   +INF  RISE       1
B_ibuf_5_iopad/DOUT                     IO_PAD                       590               590   +INF  RISE       1
B_ibuf_5_preio/PADIN                    PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
B_ibuf_5_preio/DIN0                     PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__387/I                                LocalMux                       0              1053   +INF  FALL       1
I__387/O                                LocalMux                     309              1361   +INF  FALL       1
I__389/I                                InMux                          0              1361   +INF  FALL       1
I__389/O                                InMux                        217              1579   +INF  FALL       1
B_ibuf_RNI8GQF1_5_LC_1_12_5/in1         LogicCell40_SEQ_MODE_0000      0              1579   +INF  FALL       1
B_ibuf_RNI8GQF1_5_LC_1_12_5/lcout       LogicCell40_SEQ_MODE_0000    379              1958   +INF  FALL       1
I__309/I                                Odrv4                          0              1958   +INF  FALL       1
I__309/O                                Odrv4                        372              2329   +INF  FALL       1
I__310/I                                LocalMux                       0              2329   +INF  FALL       1
I__310/O                                LocalMux                     309              2638   +INF  FALL       1
I__311/I                                InMux                          0              2638   +INF  FALL       1
I__311/O                                InMux                        217              2855   +INF  FALL       1
I__312/I                                CascadeMux                     0              2855   +INF  FALL       1
I__312/O                                CascadeMux                     0              2855   +INF  FALL       1
alu_out_RNO_1_5_LC_2_10_6/in2           LogicCell40_SEQ_MODE_0000      0              2855   +INF  FALL       1
alu_out_RNO_1_5_LC_2_10_6/lcout         LogicCell40_SEQ_MODE_0000    351              3206   +INF  FALL       1
I__307/I                                LocalMux                       0              3206   +INF  FALL       1
I__307/O                                LocalMux                     309              3515   +INF  FALL       1
I__308/I                                InMux                          0              3515   +INF  FALL       1
I__308/O                                InMux                        217              3732   +INF  FALL       1
alu_out_RNO_5_LC_1_9_3/in1              LogicCell40_SEQ_MODE_0000      0              3732   +INF  FALL       1
alu_out_RNO_5_LC_1_9_3/lcout            LogicCell40_SEQ_MODE_0000    379              4111   +INF  FALL       1
I__160/I                                LocalMux                       0              4111   +INF  FALL       1
I__160/O                                LocalMux                     309              4419   +INF  FALL       1
I__161/I                                IoInMux                        0              4419   +INF  FALL       1
I__161/O                                IoInMux                      217              4637   +INF  FALL       1
alu_out_obuf_5_preio/DOUT0(alu_out[5])  PRE_IO_PIN_TYPE_010101         0              4637   +INF  FALL       1

Capture Clock Path
pin name                                          model name              delay  cumulative delay  edge  Fanout
------------------------------------------------  ----------------------  -----  ----------------  ----  ------
clk                                               alu_behavioral              0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                      0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                    590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                 0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF              1408              1998  RISE       1
I__105/I                                          gio2CtrlBuf                 0              1998  RISE       1
I__105/O                                          gio2CtrlBuf                 0              1998  RISE       1
I__106/I                                          GlobalMux                   0              1998  RISE       1
I__106/O                                          GlobalMux                 154              2153  RISE       1
I__107/I                                          ClkMux                      0              2153  RISE       1
I__107/O                                          ClkMux                    309              2461  RISE       1
alu_out_obuf_5_preio/OUTPUTCLK                    PRE_IO_PIN_TYPE_010101      0              2461  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : B[4]
Path End         : alu_out_obuf_4_preio/DOUT0(alu_out[4])
Capture Clock    : alu_out_obuf_4_preio/OUTPUTCLK
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (alu_behavioral|clk:R#1)    -INF
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2461
- Setup Time                                              0
---------------------------------------------------   ----- 
End-of-path required time (ps)                         -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4819
---------------------------------------   ---- 
End-of-path arrival time (ps)             4819
 
Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
B[4]                                    alu_behavioral                 0                 0   +INF  RISE       1
B_ibuf_4_iopad/PACKAGEPIN:in            IO_PAD                         0                 0   +INF  RISE       1
B_ibuf_4_iopad/DOUT                     IO_PAD                       590               590   +INF  RISE       1
B_ibuf_4_preio/PADIN                    PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
B_ibuf_4_preio/DIN0                     PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__211/I                                LocalMux                       0              1053   +INF  FALL       1
I__211/O                                LocalMux                     309              1361   +INF  FALL       1
I__213/I                                InMux                          0              1361   +INF  FALL       1
I__213/O                                InMux                        217              1579   +INF  FALL       1
I__215/I                                CascadeMux                     0              1579   +INF  FALL       1
I__215/O                                CascadeMux                     0              1579   +INF  FALL       1
alu_out_RNO_2_4_LC_1_12_2/in2           LogicCell40_SEQ_MODE_0000      0              1579   +INF  FALL       1
alu_out_RNO_2_4_LC_1_12_2/ltout         LogicCell40_SEQ_MODE_0000    344              1923   +INF  FALL       1
I__208/I                                CascadeMux                     0              1923   +INF  FALL       1
I__208/O                                CascadeMux                     0              1923   +INF  FALL       1
alu_out_RNO_0_4_LC_1_12_3/in2           LogicCell40_SEQ_MODE_0000      0              1923   +INF  FALL       1
alu_out_RNO_0_4_LC_1_12_3/lcout         LogicCell40_SEQ_MODE_0000    351              2273   +INF  FALL       1
I__205/I                                Odrv4                          0              2273   +INF  FALL       1
I__205/O                                Odrv4                        372              2645   +INF  FALL       1
I__206/I                                LocalMux                       0              2645   +INF  FALL       1
I__206/O                                LocalMux                     309              2954   +INF  FALL       1
I__207/I                                InMux                          0              2954   +INF  FALL       1
I__207/O                                InMux                        217              3171   +INF  FALL       1
alu_out_RNO_4_LC_1_10_0/in3             LogicCell40_SEQ_MODE_0000      0              3171   +INF  FALL       1
alu_out_RNO_4_LC_1_10_0/lcout           LogicCell40_SEQ_MODE_0000    288              3459   +INF  FALL       1
I__154/I                                Odrv4                          0              3459   +INF  FALL       1
I__154/O                                Odrv4                        372              3830   +INF  FALL       1
I__155/I                                Span4Mux_s0_h                  0              3830   +INF  FALL       1
I__155/O                                Span4Mux_s0_h                140              3970   +INF  FALL       1
I__156/I                                IoSpan4Mux                     0              3970   +INF  FALL       1
I__156/O                                IoSpan4Mux                   323              4293   +INF  FALL       1
I__157/I                                LocalMux                       0              4293   +INF  FALL       1
I__157/O                                LocalMux                     309              4602   +INF  FALL       1
I__158/I                                IoInMux                        0              4602   +INF  FALL       1
I__158/O                                IoInMux                      217              4819   +INF  FALL       1
alu_out_obuf_4_preio/DOUT0(alu_out[4])  PRE_IO_PIN_TYPE_010101         0              4819   +INF  FALL       1

Capture Clock Path
pin name                                          model name              delay  cumulative delay  edge  Fanout
------------------------------------------------  ----------------------  -----  ----------------  ----  ------
clk                                               alu_behavioral              0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                      0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                    590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                 0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF              1408              1998  RISE       1
I__105/I                                          gio2CtrlBuf                 0              1998  RISE       1
I__105/O                                          gio2CtrlBuf                 0              1998  RISE       1
I__106/I                                          GlobalMux                   0              1998  RISE       1
I__106/O                                          GlobalMux                 154              2153  RISE       1
I__109/I                                          ClkMux                      0              2153  RISE       1
I__109/O                                          ClkMux                    309              2461  RISE       1
alu_out_obuf_4_preio/OUTPUTCLK                    PRE_IO_PIN_TYPE_010101      0              2461  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : B[3]
Path End         : alu_out_obuf_3_preio/DOUT0(alu_out[3])
Capture Clock    : alu_out_obuf_3_preio/OUTPUTCLK
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (alu_behavioral|clk:R#1)    -INF
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2461
- Setup Time                                              0
---------------------------------------------------   ----- 
End-of-path required time (ps)                         -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5766
---------------------------------------   ---- 
End-of-path arrival time (ps)             5766
 
Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
B[3]                                    alu_behavioral                 0                 0   +INF  RISE       1
B_ibuf_3_iopad/PACKAGEPIN:in            IO_PAD                         0                 0   +INF  RISE       1
B_ibuf_3_iopad/DOUT                     IO_PAD                       590               590   +INF  RISE       1
B_ibuf_3_preio/PADIN                    PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
B_ibuf_3_preio/DIN0                     PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__586/I                                Odrv12                         0              1053   +INF  FALL       1
I__586/O                                Odrv12                       540              1593   +INF  FALL       1
I__588/I                                LocalMux                       0              1593   +INF  FALL       1
I__588/O                                LocalMux                     309              1902   +INF  FALL       1
I__591/I                                InMux                          0              1902   +INF  FALL       1
I__591/O                                InMux                        217              2119   +INF  FALL       1
B_ibuf_RNI4CQF1_3_LC_2_12_4/in0         LogicCell40_SEQ_MODE_0000      0              2119   +INF  FALL       1
B_ibuf_RNI4CQF1_3_LC_2_12_4/lcout       LogicCell40_SEQ_MODE_0000    386              2505   +INF  FALL       1
I__568/I                                Odrv4                          0              2505   +INF  FALL       1
I__568/O                                Odrv4                        372              2876   +INF  FALL       1
I__569/I                                LocalMux                       0              2876   +INF  FALL       1
I__569/O                                LocalMux                     309              3185   +INF  FALL       1
I__570/I                                InMux                          0              3185   +INF  FALL       1
I__570/O                                InMux                        217              3402   +INF  FALL       1
I__571/I                                CascadeMux                     0              3402   +INF  FALL       1
I__571/O                                CascadeMux                     0              3402   +INF  FALL       1
alu_out_RNO_1_3_LC_2_10_4/in2           LogicCell40_SEQ_MODE_0000      0              3402   +INF  FALL       1
alu_out_RNO_1_3_LC_2_10_4/lcout         LogicCell40_SEQ_MODE_0000    351              3753   +INF  FALL       1
I__322/I                                LocalMux                       0              3753   +INF  FALL       1
I__322/O                                LocalMux                     309              4062   +INF  FALL       1
I__323/I                                InMux                          0              4062   +INF  FALL       1
I__323/O                                InMux                        217              4279   +INF  FALL       1
alu_out_RNO_3_LC_2_9_2/in0              LogicCell40_SEQ_MODE_0000      0              4279   +INF  FALL       1
alu_out_RNO_3_LC_2_9_2/lcout            LogicCell40_SEQ_MODE_0000    386              4665   +INF  FALL       1
I__261/I                                Odrv4                          0              4665   +INF  FALL       1
I__261/O                                Odrv4                        372              5037   +INF  FALL       1
I__262/I                                Span4Mux_s2_h                  0              5037   +INF  FALL       1
I__262/O                                Span4Mux_s2_h                203              5240   +INF  FALL       1
I__263/I                                LocalMux                       0              5240   +INF  FALL       1
I__263/O                                LocalMux                     309              5549   +INF  FALL       1
I__264/I                                IoInMux                        0              5549   +INF  FALL       1
I__264/O                                IoInMux                      217              5766   +INF  FALL       1
alu_out_obuf_3_preio/DOUT0(alu_out[3])  PRE_IO_PIN_TYPE_010101         0              5766   +INF  FALL       1

Capture Clock Path
pin name                                          model name              delay  cumulative delay  edge  Fanout
------------------------------------------------  ----------------------  -----  ----------------  ----  ------
clk                                               alu_behavioral              0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                      0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                    590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                 0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF              1408              1998  RISE       1
I__105/I                                          gio2CtrlBuf                 0              1998  RISE       1
I__105/O                                          gio2CtrlBuf                 0              1998  RISE       1
I__106/I                                          GlobalMux                   0              1998  RISE       1
I__106/O                                          GlobalMux                 154              2153  RISE       1
I__108/I                                          ClkMux                      0              2153  RISE       1
I__108/O                                          ClkMux                    309              2461  RISE       1
alu_out_obuf_3_preio/OUTPUTCLK                    PRE_IO_PIN_TYPE_010101      0              2461  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : B[2]
Path End         : alu_out_obuf_2_preio/DOUT0(alu_out[2])
Capture Clock    : alu_out_obuf_2_preio/OUTPUTCLK
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (alu_behavioral|clk:R#1)    -INF
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2461
- Setup Time                                              0
---------------------------------------------------   ----- 
End-of-path required time (ps)                         -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         6713
---------------------------------------   ---- 
End-of-path arrival time (ps)             6713
 
Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
B[2]                                    alu_behavioral                 0                 0   +INF  RISE       1
B_ibuf_2_iopad/PACKAGEPIN:in            IO_PAD                         0                 0   +INF  RISE       1
B_ibuf_2_iopad/DOUT                     IO_PAD                       590               590   +INF  RISE       1
B_ibuf_2_preio/PADIN                    PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
B_ibuf_2_preio/DIN0                     PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__397/I                                Odrv4                          0              1053   +INF  FALL       1
I__397/O                                Odrv4                        372              1425   +INF  FALL       1
I__398/I                                Span4Mux_v                     0              1425   +INF  FALL       1
I__398/O                                Span4Mux_v                   372              1796   +INF  FALL       1
I__399/I                                LocalMux                       0              1796   +INF  FALL       1
I__399/O                                LocalMux                     309              2105   +INF  FALL       1
I__401/I                                InMux                          0              2105   +INF  FALL       1
I__401/O                                InMux                        217              2322   +INF  FALL       1
B_ibuf_RNIH8BS_2_LC_2_11_5/in3          LogicCell40_SEQ_MODE_0000      0              2322   +INF  FALL       1
B_ibuf_RNIH8BS_2_LC_2_11_5/lcout        LogicCell40_SEQ_MODE_0000    288              2610   +INF  FALL       1
I__395/I                                LocalMux                       0              2610   +INF  FALL       1
I__395/O                                LocalMux                     309              2918   +INF  FALL       1
I__396/I                                InMux                          0              2918   +INF  FALL       1
I__396/O                                InMux                        217              3136   +INF  FALL       1
B_ibuf_RNII15C1_2_LC_2_11_4/in3         LogicCell40_SEQ_MODE_0000      0              3136   +INF  FALL       1
B_ibuf_RNII15C1_2_LC_2_11_4/lcout       LogicCell40_SEQ_MODE_0000    288              3423   +INF  FALL       1
I__406/I                                Odrv4                          0              3423   +INF  FALL       1
I__406/O                                Odrv4                        372              3795   +INF  FALL       1
I__407/I                                LocalMux                       0              3795   +INF  FALL       1
I__407/O                                LocalMux                     309              4104   +INF  FALL       1
I__408/I                                InMux                          0              4104   +INF  FALL       1
I__408/O                                InMux                        217              4321   +INF  FALL       1
alu_out_RNO_1_2_LC_2_10_3/in1           LogicCell40_SEQ_MODE_0000      0              4321   +INF  FALL       1
alu_out_RNO_1_2_LC_2_10_3/lcout         LogicCell40_SEQ_MODE_0000    379              4700   +INF  FALL       1
I__327/I                                LocalMux                       0              4700   +INF  FALL       1
I__327/O                                LocalMux                     309              5008   +INF  FALL       1
I__328/I                                InMux                          0              5008   +INF  FALL       1
I__328/O                                InMux                        217              5226   +INF  FALL       1
alu_out_RNO_2_LC_2_9_7/in3              LogicCell40_SEQ_MODE_0000      0              5226   +INF  FALL       1
alu_out_RNO_2_LC_2_9_7/lcout            LogicCell40_SEQ_MODE_0000    288              5513   +INF  FALL       1
I__233/I                                Odrv12                         0              5513   +INF  FALL       1
I__233/O                                Odrv12                       540              6053   +INF  FALL       1
I__234/I                                Span12Mux_s1_h                 0              6053   +INF  FALL       1
I__234/O                                Span12Mux_s1_h               133              6187   +INF  FALL       1
I__235/I                                LocalMux                       0              6187   +INF  FALL       1
I__235/O                                LocalMux                     309              6495   +INF  FALL       1
I__236/I                                IoInMux                        0              6495   +INF  FALL       1
I__236/O                                IoInMux                      217              6713   +INF  FALL       1
alu_out_obuf_2_preio/DOUT0(alu_out[2])  PRE_IO_PIN_TYPE_010101         0              6713   +INF  FALL       1

Capture Clock Path
pin name                                          model name              delay  cumulative delay  edge  Fanout
------------------------------------------------  ----------------------  -----  ----------------  ----  ------
clk                                               alu_behavioral              0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                      0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                    590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                 0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF              1408              1998  RISE       1
I__105/I                                          gio2CtrlBuf                 0              1998  RISE       1
I__105/O                                          gio2CtrlBuf                 0              1998  RISE       1
I__106/I                                          GlobalMux                   0              1998  RISE       1
I__106/O                                          GlobalMux                 154              2153  RISE       1
I__110/I                                          ClkMux                      0              2153  RISE       1
I__110/O                                          ClkMux                    309              2461  RISE       1
alu_out_obuf_2_preio/OUTPUTCLK                    PRE_IO_PIN_TYPE_010101      0              2461  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : B[1]
Path End         : alu_out_obuf_1_preio/DOUT0(alu_out[1])
Capture Clock    : alu_out_obuf_1_preio/OUTPUTCLK
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (alu_behavioral|clk:R#1)    -INF
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2461
- Setup Time                                              0
---------------------------------------------------   ----- 
End-of-path required time (ps)                         -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5142
---------------------------------------   ---- 
End-of-path arrival time (ps)             5142
 
Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
B[1]                                    alu_behavioral                 0                 0   +INF  RISE       1
B_ibuf_1_iopad/PACKAGEPIN:in            IO_PAD                         0                 0   +INF  RISE       1
B_ibuf_1_iopad/DOUT                     IO_PAD                       590               590   +INF  RISE       1
B_ibuf_1_preio/PADIN                    PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
B_ibuf_1_preio/DIN0                     PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__162/I                                Odrv4                          0              1053   +INF  FALL       1
I__162/O                                Odrv4                        372              1425   +INF  FALL       1
I__163/I                                Span4Mux_v                     0              1425   +INF  FALL       1
I__163/O                                Span4Mux_v                   372              1796   +INF  FALL       1
I__164/I                                Span4Mux_v                     0              1796   +INF  FALL       1
I__164/O                                Span4Mux_v                   372              2168   +INF  FALL       1
I__165/I                                LocalMux                       0              2168   +INF  FALL       1
I__165/O                                LocalMux                     309              2477   +INF  FALL       1
I__167/I                                InMux                          0              2477   +INF  FALL       1
I__167/O                                InMux                        217              2694   +INF  FALL       1
I__169/I                                CascadeMux                     0              2694   +INF  FALL       1
I__169/O                                CascadeMux                     0              2694   +INF  FALL       1
alu_out_RNO_2_1_LC_1_8_0/in2            LogicCell40_SEQ_MODE_0000      0              2694   +INF  FALL       1
alu_out_RNO_2_1_LC_1_8_0/ltout          LogicCell40_SEQ_MODE_0000    344              3038   +INF  FALL       1
I__104/I                                CascadeMux                     0              3038   +INF  FALL       1
I__104/O                                CascadeMux                     0              3038   +INF  FALL       1
alu_out_RNO_0_1_LC_1_8_1/in2            LogicCell40_SEQ_MODE_0000      0              3038   +INF  FALL       1
alu_out_RNO_0_1_LC_1_8_1/ltout          LogicCell40_SEQ_MODE_0000    344              3381   +INF  FALL       1
I__143/I                                CascadeMux                     0              3381   +INF  FALL       1
I__143/O                                CascadeMux                     0              3381   +INF  FALL       1
alu_out_RNO_1_LC_1_8_2/in2              LogicCell40_SEQ_MODE_0000      0              3381   +INF  FALL       1
alu_out_RNO_1_LC_1_8_2/lcout            LogicCell40_SEQ_MODE_0000    351              3732   +INF  FALL       1
I__138/I                                Odrv4                          0              3732   +INF  FALL       1
I__138/O                                Odrv4                        372              4104   +INF  FALL       1
I__139/I                                Span4Mux_v                     0              4104   +INF  FALL       1
I__139/O                                Span4Mux_v                   372              4475   +INF  FALL       1
I__140/I                                Span4Mux_s0_h                  0              4475   +INF  FALL       1
I__140/O                                Span4Mux_s0_h                140              4616   +INF  FALL       1
I__141/I                                LocalMux                       0              4616   +INF  FALL       1
I__141/O                                LocalMux                     309              4924   +INF  FALL       1
I__142/I                                IoInMux                        0              4924   +INF  FALL       1
I__142/O                                IoInMux                      217              5142   +INF  FALL       1
alu_out_obuf_1_preio/DOUT0(alu_out[1])  PRE_IO_PIN_TYPE_010101         0              5142   +INF  FALL       1

Capture Clock Path
pin name                                          model name              delay  cumulative delay  edge  Fanout
------------------------------------------------  ----------------------  -----  ----------------  ----  ------
clk                                               alu_behavioral              0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                      0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                    590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                 0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF              1408              1998  RISE       1
I__105/I                                          gio2CtrlBuf                 0              1998  RISE       1
I__105/O                                          gio2CtrlBuf                 0              1998  RISE       1
I__106/I                                          GlobalMux                   0              1998  RISE       1
I__106/O                                          GlobalMux                 154              2153  RISE       1
I__111/I                                          ClkMux                      0              2153  RISE       1
I__111/O                                          ClkMux                    309              2461  RISE       1
alu_out_obuf_1_preio/OUTPUTCLK                    PRE_IO_PIN_TYPE_010101      0              2461  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : B[0]
Path End         : alu_out_obuf_0_preio/DOUT0(alu_out[0])
Capture Clock    : alu_out_obuf_0_preio/OUTPUTCLK
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (alu_behavioral|clk:R#1)    -INF
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2461
- Setup Time                                              0
---------------------------------------------------   ----- 
End-of-path required time (ps)                         -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5556
---------------------------------------   ---- 
End-of-path arrival time (ps)             5556
 
Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
B[0]                                    alu_behavioral                 0                 0   +INF  RISE       1
B_ibuf_0_iopad/PACKAGEPIN:in            IO_PAD                         0                 0   +INF  RISE       1
B_ibuf_0_iopad/DOUT                     IO_PAD                       590               590   +INF  RISE       1
B_ibuf_0_preio/PADIN                    PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
B_ibuf_0_preio/DIN0                     PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__177/I                                Odrv12                         0              1053   +INF  FALL       1
I__177/O                                Odrv12                       540              1593   +INF  FALL       1
I__178/I                                LocalMux                       0              1593   +INF  FALL       1
I__178/O                                LocalMux                     309              1902   +INF  FALL       1
I__179/I                                InMux                          0              1902   +INF  FALL       1
I__179/O                                InMux                        217              2119   +INF  FALL       1
B_ibuf_RNIE5VR2_0_LC_1_11_2/in3         LogicCell40_SEQ_MODE_0000      0              2119   +INF  FALL       1
B_ibuf_RNIE5VR2_0_LC_1_11_2/lcout       LogicCell40_SEQ_MODE_0000    288              2406   +INF  FALL       1
I__223/I                                LocalMux                       0              2406   +INF  FALL       1
I__223/O                                LocalMux                     309              2715   +INF  FALL       1
I__224/I                                InMux                          0              2715   +INF  FALL       1
I__224/O                                InMux                        217              2932   +INF  FALL       1
I__225/I                                CascadeMux                     0              2932   +INF  FALL       1
I__225/O                                CascadeMux                     0              2932   +INF  FALL       1
alu_out_RNO_1_0_LC_2_10_1/in2           LogicCell40_SEQ_MODE_0000      0              2932   +INF  FALL       1
alu_out_RNO_1_0_LC_2_10_1/lcout         LogicCell40_SEQ_MODE_0000    351              3283   +INF  FALL       1
I__221/I                                LocalMux                       0              3283   +INF  FALL       1
I__221/O                                LocalMux                     309              3592   +INF  FALL       1
I__222/I                                InMux                          0              3592   +INF  FALL       1
I__222/O                                InMux                        217              3809   +INF  FALL       1
alu_out_RNO_0_LC_1_10_3/in0             LogicCell40_SEQ_MODE_0000      0              3809   +INF  FALL       1
alu_out_RNO_0_LC_1_10_3/lcout           LogicCell40_SEQ_MODE_0000    386              4195   +INF  FALL       1
I__149/I                                Odrv4                          0              4195   +INF  FALL       1
I__149/O                                Odrv4                        372              4567   +INF  FALL       1
I__150/I                                Span4Mux_s0_h                  0              4567   +INF  FALL       1
I__150/O                                Span4Mux_s0_h                140              4707   +INF  FALL       1
I__151/I                                IoSpan4Mux                     0              4707   +INF  FALL       1
I__151/O                                IoSpan4Mux                   323              5030   +INF  FALL       1
I__152/I                                LocalMux                       0              5030   +INF  FALL       1
I__152/O                                LocalMux                     309              5338   +INF  FALL       1
I__153/I                                IoInMux                        0              5338   +INF  FALL       1
I__153/O                                IoInMux                      217              5556   +INF  FALL       1
alu_out_obuf_0_preio/DOUT0(alu_out[0])  PRE_IO_PIN_TYPE_010101         0              5556   +INF  FALL       1

Capture Clock Path
pin name                                          model name              delay  cumulative delay  edge  Fanout
------------------------------------------------  ----------------------  -----  ----------------  ----  ------
clk                                               alu_behavioral              0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                      0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                    590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                 0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF              1408              1998  RISE       1
I__105/I                                          gio2CtrlBuf                 0              1998  RISE       1
I__105/O                                          gio2CtrlBuf                 0              1998  RISE       1
I__106/I                                          GlobalMux                   0              1998  RISE       1
I__106/O                                          GlobalMux                 154              2153  RISE       1
I__110/I                                          ClkMux                      0              2153  RISE       1
I__110/O                                          ClkMux                    309              2461  RISE       1
alu_out_obuf_0_preio/OUTPUTCLK                    PRE_IO_PIN_TYPE_010101      0              2461  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : s[3]
Path End         : alu_out_obuf_5_preio/CLOCKENABLE
Capture Clock    : alu_out_obuf_5_preio/OUTPUTCLK
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (alu_behavioral|clk:R#1)    -INF
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2461
- Setup Time                                              0
---------------------------------------------------   ----- 
End-of-path required time (ps)                         -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4826
---------------------------------------   ---- 
End-of-path arrival time (ps)             4826
 
Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
s[3]                              alu_behavioral                 0                 0   +INF  RISE       1
s_ibuf_3_iopad/PACKAGEPIN:in      IO_PAD                         0                 0   +INF  RISE       1
s_ibuf_3_iopad/DOUT               IO_PAD                       590               590   +INF  RISE       1
s_ibuf_3_preio/PADIN              PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
s_ibuf_3_preio/DIN0               PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__280/I                          Odrv4                          0              1053   +INF  FALL       1
I__280/O                          Odrv4                        372              1425   +INF  FALL       1
I__286/I                          Span4Mux_v                     0              1425   +INF  FALL       1
I__286/O                          Span4Mux_v                   372              1796   +INF  FALL       1
I__288/I                          LocalMux                       0              1796   +INF  FALL       1
I__288/O                          LocalMux                     309              2105   +INF  FALL       1
I__292/I                          InMux                          0              2105   +INF  FALL       1
I__292/O                          InMux                        217              2322   +INF  FALL       1
s_ibuf_RNI4CDF1_3_LC_1_8_7/in1    LogicCell40_SEQ_MODE_0000      0              2322   +INF  FALL       1
s_ibuf_RNI4CDF1_3_LC_1_8_7/lcout  LogicCell40_SEQ_MODE_0000    379              2701   +INF  FALL       1
I__115/I                          LocalMux                       0              2701   +INF  FALL       1
I__115/O                          LocalMux                     309              3010   +INF  FALL       1
I__116/I                          InMux                          0              3010   +INF  FALL       1
I__116/O                          InMux                        217              3227   +INF  FALL       1
s_ibuf_RNID58E4_2_LC_1_8_4/in0    LogicCell40_SEQ_MODE_0000      0              3227   +INF  FALL       1
s_ibuf_RNID58E4_2_LC_1_8_4/ltout  LogicCell40_SEQ_MODE_0000    386              3613   +INF  FALL       1
I__136/I                          CascadeMux                     0              3613   +INF  FALL       1
I__136/O                          CascadeMux                     0              3613   +INF  FALL       1
s_ibuf_RNIJBFD6_2_LC_1_8_5/in2    LogicCell40_SEQ_MODE_0000      0              3613   +INF  FALL       1
s_ibuf_RNIJBFD6_2_LC_1_8_5/lcout  LogicCell40_SEQ_MODE_0000    351              3963   +INF  FALL       8
I__119/I                          LocalMux                       0              3963   +INF  FALL       1
I__119/O                          LocalMux                     309              4272   +INF  FALL       1
I__123/I                          CEMux                          0              4272   +INF  FALL       1
I__123/O                          CEMux                        554              4826   +INF  FALL       1
alu_out_obuf_5_preio/CLOCKENABLE  PRE_IO_PIN_TYPE_010101         0              4826   +INF  FALL       1

Capture Clock Path
pin name                                          model name              delay  cumulative delay  edge  Fanout
------------------------------------------------  ----------------------  -----  ----------------  ----  ------
clk                                               alu_behavioral              0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                      0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                    590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                 0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF              1408              1998  RISE       1
I__105/I                                          gio2CtrlBuf                 0              1998  RISE       1
I__105/O                                          gio2CtrlBuf                 0              1998  RISE       1
I__106/I                                          GlobalMux                   0              1998  RISE       1
I__106/O                                          GlobalMux                 154              2153  RISE       1
I__107/I                                          ClkMux                      0              2153  RISE       1
I__107/O                                          ClkMux                    309              2461  RISE       1
alu_out_obuf_5_preio/OUTPUTCLK                    PRE_IO_PIN_TYPE_010101      0              2461  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : s[3]
Path End         : alu_out_obuf_7_preio/CLOCKENABLE
Capture Clock    : alu_out_obuf_7_preio/OUTPUTCLK
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (alu_behavioral|clk:R#1)    -INF
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2461
- Setup Time                                              0
---------------------------------------------------   ----- 
End-of-path required time (ps)                         -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5288
---------------------------------------   ---- 
End-of-path arrival time (ps)             5288
 
Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
s[3]                              alu_behavioral                 0                 0   +INF  FALL       1
s_ibuf_3_iopad/PACKAGEPIN:in      IO_PAD                         0                 0   +INF  FALL       1
s_ibuf_3_iopad/DOUT               IO_PAD                       540               540   +INF  FALL       1
s_ibuf_3_preio/PADIN              PRE_IO_PIN_TYPE_000001         0               540   +INF  FALL       1
s_ibuf_3_preio/DIN0               PRE_IO_PIN_TYPE_000001       463              1003   +INF  FALL       1
I__280/I                          Odrv4                          0              1003   +INF  FALL       1
I__280/O                          Odrv4                        372              1375   +INF  FALL       1
I__286/I                          Span4Mux_v                     0              1375   +INF  FALL       1
I__286/O                          Span4Mux_v                   372              1746   +INF  FALL       1
I__288/I                          LocalMux                       0              1746   +INF  FALL       1
I__288/O                          LocalMux                     309              2055   +INF  FALL       1
I__292/I                          InMux                          0              2055   +INF  FALL       1
I__292/O                          InMux                        217              2272   +INF  FALL       1
s_ibuf_RNI4CDF1_3_LC_1_8_7/in1    LogicCell40_SEQ_MODE_0000      0              2272   +INF  FALL       1
s_ibuf_RNI4CDF1_3_LC_1_8_7/lcout  LogicCell40_SEQ_MODE_0000    379              2651   +INF  FALL       1
I__115/I                          LocalMux                       0              2651   +INF  FALL       1
I__115/O                          LocalMux                     309              2960   +INF  FALL       1
I__116/I                          InMux                          0              2960   +INF  FALL       1
I__116/O                          InMux                        217              3177   +INF  FALL       1
s_ibuf_RNID58E4_2_LC_1_8_4/in0    LogicCell40_SEQ_MODE_0000      0              3177   +INF  FALL       1
s_ibuf_RNID58E4_2_LC_1_8_4/ltout  LogicCell40_SEQ_MODE_0000    386              3563   +INF  FALL       1
I__136/I                          CascadeMux                     0              3563   +INF  FALL       1
I__136/O                          CascadeMux                     0              3563   +INF  FALL       1
s_ibuf_RNIJBFD6_2_LC_1_8_5/in2    LogicCell40_SEQ_MODE_0000      0              3563   +INF  FALL       1
s_ibuf_RNIJBFD6_2_LC_1_8_5/lcout  LogicCell40_SEQ_MODE_0000    351              3913   +INF  FALL       8
I__120/I                          Odrv4                          0              3913   +INF  FALL       1
I__120/O                          Odrv4                        372              4285   +INF  FALL       1
I__124/I                          Span4Mux_s0_h                  0              4285   +INF  FALL       1
I__124/O                          Span4Mux_s0_h                140              4425   +INF  FALL       1
I__127/I                          LocalMux                       0              4425   +INF  FALL       1
I__127/O                          LocalMux                     309              4734   +INF  FALL       1
I__131/I                          CEMux                          0              4734   +INF  FALL       1
I__131/O                          CEMux                        554              5288   +INF  FALL       1
alu_out_obuf_7_preio/CLOCKENABLE  PRE_IO_PIN_TYPE_010101         0              5288   +INF  FALL       1

Capture Clock Path
pin name                                          model name              delay  cumulative delay  edge  Fanout
------------------------------------------------  ----------------------  -----  ----------------  ----  ------
clk                                               alu_behavioral              0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                      0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                    590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                 0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF              1408              1998  RISE       1
I__105/I                                          gio2CtrlBuf                 0              1998  RISE       1
I__105/O                                          gio2CtrlBuf                 0              1998  RISE       1
I__106/I                                          GlobalMux                   0              1998  RISE       1
I__106/O                                          GlobalMux                 154              2153  RISE       1
I__108/I                                          ClkMux                      0              2153  RISE       1
I__108/O                                          ClkMux                    309              2461  RISE       1
alu_out_obuf_7_preio/OUTPUTCLK                    PRE_IO_PIN_TYPE_010101      0              2461  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : s[2]
Path End         : alu_out_obuf_3_preio/CLOCKENABLE
Capture Clock    : alu_out_obuf_3_preio/OUTPUTCLK
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (alu_behavioral|clk:R#1)    -INF
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2461
- Setup Time                                              0
---------------------------------------------------   ----- 
End-of-path required time (ps)                         -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4034
---------------------------------------   ---- 
End-of-path arrival time (ps)             4034
 
Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
s[2]                                alu_behavioral                 0                 0   +INF  RISE       1
s_ibuf_2_iopad/PACKAGEPIN:in        IO_PAD                         0                 0   +INF  RISE       1
s_ibuf_2_iopad/DOUT                 IO_PAD                       590               590   +INF  RISE       1
s_ibuf_2_preio/PADIN                PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
s_ibuf_2_preio/DIN0                 PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__418/I                            LocalMux                       0              1053   +INF  FALL       1
I__418/O                            LocalMux                     309              1361   +INF  FALL       1
I__422/I                            InMux                          0              1361   +INF  FALL       1
I__422/O                            InMux                        217              1579   +INF  FALL       1
s_ibuf_RNI667V1_0_2_LC_1_8_3/in0    LogicCell40_SEQ_MODE_0000      0              1579   +INF  FALL       1
s_ibuf_RNI667V1_0_2_LC_1_8_3/ltout  LogicCell40_SEQ_MODE_0000    386              1965   +INF  FALL       1
I__137/I                            CascadeMux                     0              1965   +INF  FALL       1
I__137/O                            CascadeMux                     0              1965   +INF  FALL       1
s_ibuf_RNID58E4_2_LC_1_8_4/in2      LogicCell40_SEQ_MODE_0000      0              1965   +INF  FALL       1
s_ibuf_RNID58E4_2_LC_1_8_4/ltout    LogicCell40_SEQ_MODE_0000    344              2308   +INF  FALL       1
I__136/I                            CascadeMux                     0              2308   +INF  FALL       1
I__136/O                            CascadeMux                     0              2308   +INF  FALL       1
s_ibuf_RNIJBFD6_2_LC_1_8_5/in2      LogicCell40_SEQ_MODE_0000      0              2308   +INF  FALL       1
s_ibuf_RNIJBFD6_2_LC_1_8_5/lcout    LogicCell40_SEQ_MODE_0000    351              2659   +INF  FALL       8
I__120/I                            Odrv4                          0              2659   +INF  FALL       1
I__120/O                            Odrv4                        372              3031   +INF  FALL       1
I__124/I                            Span4Mux_s0_h                  0              3031   +INF  FALL       1
I__124/O                            Span4Mux_s0_h                140              3171   +INF  FALL       1
I__127/I                            LocalMux                       0              3171   +INF  FALL       1
I__127/O                            LocalMux                     309              3480   +INF  FALL       1
I__131/I                            CEMux                          0              3480   +INF  FALL       1
I__131/O                            CEMux                        554              4034   +INF  FALL       1
alu_out_obuf_3_preio/CLOCKENABLE    PRE_IO_PIN_TYPE_010101         0              4034   +INF  FALL       1

Capture Clock Path
pin name                                          model name              delay  cumulative delay  edge  Fanout
------------------------------------------------  ----------------------  -----  ----------------  ----  ------
clk                                               alu_behavioral              0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                      0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                    590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                 0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF              1408              1998  RISE       1
I__105/I                                          gio2CtrlBuf                 0              1998  RISE       1
I__105/O                                          gio2CtrlBuf                 0              1998  RISE       1
I__106/I                                          GlobalMux                   0              1998  RISE       1
I__106/O                                          GlobalMux                 154              2153  RISE       1
I__108/I                                          ClkMux                      0              2153  RISE       1
I__108/O                                          ClkMux                    309              2461  RISE       1
alu_out_obuf_3_preio/OUTPUTCLK                    PRE_IO_PIN_TYPE_010101      0              2461  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : s[2]
Path End         : alu_out_obuf_4_preio/CLOCKENABLE
Capture Clock    : alu_out_obuf_4_preio/OUTPUTCLK
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (alu_behavioral|clk:R#1)    -INF
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2461
- Setup Time                                              0
---------------------------------------------------   ----- 
End-of-path required time (ps)                         -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4166
---------------------------------------   ---- 
End-of-path arrival time (ps)             4166
 
Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
s[2]                                alu_behavioral                 0                 0   +INF  FALL       1
s_ibuf_2_iopad/PACKAGEPIN:in        IO_PAD                         0                 0   +INF  FALL       1
s_ibuf_2_iopad/DOUT                 IO_PAD                       540               540   +INF  FALL       1
s_ibuf_2_preio/PADIN                PRE_IO_PIN_TYPE_000001         0               540   +INF  FALL       1
s_ibuf_2_preio/DIN0                 PRE_IO_PIN_TYPE_000001       463              1003   +INF  FALL       1
I__418/I                            LocalMux                       0              1003   +INF  FALL       1
I__418/O                            LocalMux                     309              1311   +INF  FALL       1
I__422/I                            InMux                          0              1311   +INF  FALL       1
I__422/O                            InMux                        217              1529   +INF  FALL       1
s_ibuf_RNI667V1_0_2_LC_1_8_3/in0    LogicCell40_SEQ_MODE_0000      0              1529   +INF  FALL       1
s_ibuf_RNI667V1_0_2_LC_1_8_3/ltout  LogicCell40_SEQ_MODE_0000    386              1915   +INF  FALL       1
I__137/I                            CascadeMux                     0              1915   +INF  FALL       1
I__137/O                            CascadeMux                     0              1915   +INF  FALL       1
s_ibuf_RNID58E4_2_LC_1_8_4/in2      LogicCell40_SEQ_MODE_0000      0              1915   +INF  FALL       1
s_ibuf_RNID58E4_2_LC_1_8_4/ltout    LogicCell40_SEQ_MODE_0000    344              2258   +INF  FALL       1
I__136/I                            CascadeMux                     0              2258   +INF  FALL       1
I__136/O                            CascadeMux                     0              2258   +INF  FALL       1
s_ibuf_RNIJBFD6_2_LC_1_8_5/in2      LogicCell40_SEQ_MODE_0000      0              2258   +INF  FALL       1
s_ibuf_RNIJBFD6_2_LC_1_8_5/lcout    LogicCell40_SEQ_MODE_0000    351              2609   +INF  FALL       8
I__121/I                            Odrv4                          0              2609   +INF  FALL       1
I__121/O                            Odrv4                        372              2981   +INF  FALL       1
I__125/I                            IoSpan4Mux                     0              2981   +INF  FALL       1
I__125/O                            IoSpan4Mux                   323              3303   +INF  FALL       1
I__128/I                            LocalMux                       0              3303   +INF  FALL       1
I__128/O                            LocalMux                     309              3612   +INF  FALL       1
I__132/I                            CEMux                          0              3612   +INF  FALL       1
I__132/O                            CEMux                        554              4166   +INF  FALL       1
alu_out_obuf_4_preio/CLOCKENABLE    PRE_IO_PIN_TYPE_010101         0              4166   +INF  FALL       1

Capture Clock Path
pin name                                          model name              delay  cumulative delay  edge  Fanout
------------------------------------------------  ----------------------  -----  ----------------  ----  ------
clk                                               alu_behavioral              0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                      0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                    590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                 0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF              1408              1998  RISE       1
I__105/I                                          gio2CtrlBuf                 0              1998  RISE       1
I__105/O                                          gio2CtrlBuf                 0              1998  RISE       1
I__106/I                                          GlobalMux                   0              1998  RISE       1
I__106/O                                          GlobalMux                 154              2153  RISE       1
I__109/I                                          ClkMux                      0              2153  RISE       1
I__109/O                                          ClkMux                    309              2461  RISE       1
alu_out_obuf_4_preio/OUTPUTCLK                    PRE_IO_PIN_TYPE_010101      0              2461  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : s[1]
Path End         : alu_out_obuf_6_preio/CLOCKENABLE
Capture Clock    : alu_out_obuf_6_preio/OUTPUTCLK
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (alu_behavioral|clk:R#1)    -INF
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2461
- Setup Time                                              0
---------------------------------------------------   ----- 
End-of-path required time (ps)                         -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5969
---------------------------------------   ---- 
End-of-path arrival time (ps)             5969
 
Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
s[1]                              alu_behavioral                 0                 0   +INF  RISE       1
s_ibuf_1_iopad/PACKAGEPIN:in      IO_PAD                         0                 0   +INF  RISE       1
s_ibuf_1_iopad/DOUT               IO_PAD                       590               590   +INF  RISE       1
s_ibuf_1_preio/PADIN              PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
s_ibuf_1_preio/DIN0               PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__502/I                          LocalMux                       0              1053   +INF  FALL       1
I__502/O                          LocalMux                     309              1361   +INF  FALL       1
I__508/I                          InMux                          0              1361   +INF  FALL       1
I__508/O                          InMux                        217              1579   +INF  FALL       1
s_ibuf_RNI1PPF_1_LC_1_10_6/in3    LogicCell40_SEQ_MODE_0000      0              1579   +INF  FALL       1
s_ibuf_RNI1PPF_1_LC_1_10_6/lcout  LogicCell40_SEQ_MODE_0000    288              1866   +INF  FALL      12
I__366/I                          Odrv4                          0              1866   +INF  FALL       1
I__366/O                          Odrv4                        372              2238   +INF  FALL       1
I__375/I                          LocalMux                       0              2238   +INF  FALL       1
I__375/O                          LocalMux                     309              2547   +INF  FALL       1
I__381/I                          InMux                          0              2547   +INF  FALL       1
I__381/O                          InMux                        217              2764   +INF  FALL       1
s_ibuf_RNI4CDF1_3_LC_1_8_7/in0    LogicCell40_SEQ_MODE_0000      0              2764   +INF  FALL       1
s_ibuf_RNI4CDF1_3_LC_1_8_7/lcout  LogicCell40_SEQ_MODE_0000    386              3150   +INF  FALL       1
I__115/I                          LocalMux                       0              3150   +INF  FALL       1
I__115/O                          LocalMux                     309              3459   +INF  FALL       1
I__116/I                          InMux                          0              3459   +INF  FALL       1
I__116/O                          InMux                        217              3676   +INF  FALL       1
s_ibuf_RNID58E4_2_LC_1_8_4/in0    LogicCell40_SEQ_MODE_0000      0              3676   +INF  FALL       1
s_ibuf_RNID58E4_2_LC_1_8_4/ltout  LogicCell40_SEQ_MODE_0000    386              4062   +INF  FALL       1
I__136/I                          CascadeMux                     0              4062   +INF  FALL       1
I__136/O                          CascadeMux                     0              4062   +INF  FALL       1
s_ibuf_RNIJBFD6_2_LC_1_8_5/in2    LogicCell40_SEQ_MODE_0000      0              4062   +INF  FALL       1
s_ibuf_RNIJBFD6_2_LC_1_8_5/lcout  LogicCell40_SEQ_MODE_0000    351              4412   +INF  FALL       8
I__121/I                          Odrv4                          0              4412   +INF  FALL       1
I__121/O                          Odrv4                        372              4784   +INF  FALL       1
I__125/I                          IoSpan4Mux                     0              4784   +INF  FALL       1
I__125/O                          IoSpan4Mux                   323              5107   +INF  FALL       1
I__128/I                          LocalMux                       0              5107   +INF  FALL       1
I__128/O                          LocalMux                     309              5415   +INF  FALL       1
I__132/I                          CEMux                          0              5415   +INF  FALL       1
I__132/O                          CEMux                        554              5969   +INF  FALL       1
alu_out_obuf_6_preio/CLOCKENABLE  PRE_IO_PIN_TYPE_010101         0              5969   +INF  FALL       1

Capture Clock Path
pin name                                          model name              delay  cumulative delay  edge  Fanout
------------------------------------------------  ----------------------  -----  ----------------  ----  ------
clk                                               alu_behavioral              0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                      0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                    590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                 0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF              1408              1998  RISE       1
I__105/I                                          gio2CtrlBuf                 0              1998  RISE       1
I__105/O                                          gio2CtrlBuf                 0              1998  RISE       1
I__106/I                                          GlobalMux                   0              1998  RISE       1
I__106/O                                          GlobalMux                 154              2153  RISE       1
I__109/I                                          ClkMux                      0              2153  RISE       1
I__109/O                                          ClkMux                    309              2461  RISE       1
alu_out_obuf_6_preio/OUTPUTCLK                    PRE_IO_PIN_TYPE_010101      0              2461  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : s[1]
Path End         : alu_out_obuf_1_preio/CLOCKENABLE
Capture Clock    : alu_out_obuf_1_preio/OUTPUTCLK
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (alu_behavioral|clk:R#1)    -INF
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2461
- Setup Time                                              0
---------------------------------------------------   ----- 
End-of-path required time (ps)                         -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         6242
---------------------------------------   ---- 
End-of-path arrival time (ps)             6242
 
Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
s[1]                              alu_behavioral                 0                 0   +INF  FALL       1
s_ibuf_1_iopad/PACKAGEPIN:in      IO_PAD                         0                 0   +INF  FALL       1
s_ibuf_1_iopad/DOUT               IO_PAD                       540               540   +INF  FALL       1
s_ibuf_1_preio/PADIN              PRE_IO_PIN_TYPE_000001         0               540   +INF  FALL       1
s_ibuf_1_preio/DIN0               PRE_IO_PIN_TYPE_000001       463              1003   +INF  FALL       1
I__502/I                          LocalMux                       0              1003   +INF  FALL       1
I__502/O                          LocalMux                     309              1311   +INF  FALL       1
I__508/I                          InMux                          0              1311   +INF  FALL       1
I__508/O                          InMux                        217              1529   +INF  FALL       1
s_ibuf_RNI1PPF_1_LC_1_10_6/in3    LogicCell40_SEQ_MODE_0000      0              1529   +INF  FALL       1
s_ibuf_RNI1PPF_1_LC_1_10_6/lcout  LogicCell40_SEQ_MODE_0000    288              1816   +INF  FALL      12
I__366/I                          Odrv4                          0              1816   +INF  FALL       1
I__366/O                          Odrv4                        372              2188   +INF  FALL       1
I__375/I                          LocalMux                       0              2188   +INF  FALL       1
I__375/O                          LocalMux                     309              2497   +INF  FALL       1
I__381/I                          InMux                          0              2497   +INF  FALL       1
I__381/O                          InMux                        217              2714   +INF  FALL       1
s_ibuf_RNI4CDF1_3_LC_1_8_7/in0    LogicCell40_SEQ_MODE_0000      0              2714   +INF  FALL       1
s_ibuf_RNI4CDF1_3_LC_1_8_7/lcout  LogicCell40_SEQ_MODE_0000    386              3100   +INF  FALL       1
I__115/I                          LocalMux                       0              3100   +INF  FALL       1
I__115/O                          LocalMux                     309              3409   +INF  FALL       1
I__116/I                          InMux                          0              3409   +INF  FALL       1
I__116/O                          InMux                        217              3626   +INF  FALL       1
s_ibuf_RNID58E4_2_LC_1_8_4/in0    LogicCell40_SEQ_MODE_0000      0              3626   +INF  FALL       1
s_ibuf_RNID58E4_2_LC_1_8_4/ltout  LogicCell40_SEQ_MODE_0000    386              4012   +INF  FALL       1
I__136/I                          CascadeMux                     0              4012   +INF  FALL       1
I__136/O                          CascadeMux                     0              4012   +INF  FALL       1
s_ibuf_RNIJBFD6_2_LC_1_8_5/in2    LogicCell40_SEQ_MODE_0000      0              4012   +INF  FALL       1
s_ibuf_RNIJBFD6_2_LC_1_8_5/lcout  LogicCell40_SEQ_MODE_0000    351              4362   +INF  FALL       8
I__121/I                          Odrv4                          0              4362   +INF  FALL       1
I__121/O                          Odrv4                        372              4734   +INF  FALL       1
I__125/I                          IoSpan4Mux                     0              4734   +INF  FALL       1
I__125/O                          IoSpan4Mux                   323              5057   +INF  FALL       1
I__129/I                          IoSpan4Mux                     0              5057   +INF  FALL       1
I__129/O                          IoSpan4Mux                   323              5379   +INF  FALL       1
I__133/I                          LocalMux                       0              5379   +INF  FALL       1
I__133/O                          LocalMux                     309              5688   +INF  FALL       1
I__135/I                          CEMux                          0              5688   +INF  FALL       1
I__135/O                          CEMux                        554              6242   +INF  FALL       1
alu_out_obuf_1_preio/CLOCKENABLE  PRE_IO_PIN_TYPE_010101         0              6242   +INF  FALL       1

Capture Clock Path
pin name                                          model name              delay  cumulative delay  edge  Fanout
------------------------------------------------  ----------------------  -----  ----------------  ----  ------
clk                                               alu_behavioral              0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                      0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                    590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                 0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF              1408              1998  RISE       1
I__105/I                                          gio2CtrlBuf                 0              1998  RISE       1
I__105/O                                          gio2CtrlBuf                 0              1998  RISE       1
I__106/I                                          GlobalMux                   0              1998  RISE       1
I__106/O                                          GlobalMux                 154              2153  RISE       1
I__111/I                                          ClkMux                      0              2153  RISE       1
I__111/O                                          ClkMux                    309              2461  RISE       1
alu_out_obuf_1_preio/OUTPUTCLK                    PRE_IO_PIN_TYPE_010101      0              2461  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : s[0]
Path End         : alu_out_obuf_2_preio/CLOCKENABLE
Capture Clock    : alu_out_obuf_2_preio/OUTPUTCLK
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (alu_behavioral|clk:R#1)    -INF
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2461
- Setup Time                                              0
---------------------------------------------------   ----- 
End-of-path required time (ps)                         -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5275
---------------------------------------   ---- 
End-of-path arrival time (ps)             5275
 
Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
s[0]                              alu_behavioral                 0                 0   +INF  RISE       1
s_ibuf_0_iopad/PACKAGEPIN:in      IO_PAD                         0                 0   +INF  RISE       1
s_ibuf_0_iopad/DOUT               IO_PAD                       590               590   +INF  RISE       1
s_ibuf_0_preio/PADIN              PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
s_ibuf_0_preio/DIN0               PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__450/I                          Odrv4                          0              1053   +INF  FALL       1
I__450/O                          Odrv4                        372              1425   +INF  FALL       1
I__464/I                          Span4Mux_v                     0              1425   +INF  FALL       1
I__464/O                          Span4Mux_v                   372              1796   +INF  FALL       1
I__470/I                          LocalMux                       0              1796   +INF  FALL       1
I__470/O                          LocalMux                     309              2105   +INF  FALL       1
I__480/I                          InMux                          0              2105   +INF  FALL       1
I__480/O                          InMux                        217              2322   +INF  FALL       1
s_ibuf_RNI4CDF1_3_LC_1_8_7/in3    LogicCell40_SEQ_MODE_0000      0              2322   +INF  FALL       1
s_ibuf_RNI4CDF1_3_LC_1_8_7/lcout  LogicCell40_SEQ_MODE_0000    288              2610   +INF  FALL       1
I__115/I                          LocalMux                       0              2610   +INF  FALL       1
I__115/O                          LocalMux                     309              2918   +INF  FALL       1
I__116/I                          InMux                          0              2918   +INF  FALL       1
I__116/O                          InMux                        217              3136   +INF  FALL       1
s_ibuf_RNID58E4_2_LC_1_8_4/in0    LogicCell40_SEQ_MODE_0000      0              3136   +INF  FALL       1
s_ibuf_RNID58E4_2_LC_1_8_4/ltout  LogicCell40_SEQ_MODE_0000    386              3522   +INF  FALL       1
I__136/I                          CascadeMux                     0              3522   +INF  FALL       1
I__136/O                          CascadeMux                     0              3522   +INF  FALL       1
s_ibuf_RNIJBFD6_2_LC_1_8_5/in2    LogicCell40_SEQ_MODE_0000      0              3522   +INF  FALL       1
s_ibuf_RNIJBFD6_2_LC_1_8_5/lcout  LogicCell40_SEQ_MODE_0000    351              3872   +INF  FALL       8
I__122/I                          Odrv4                          0              3872   +INF  FALL       1
I__122/O                          Odrv4                        372              4244   +INF  FALL       1
I__126/I                          Span4Mux_s1_h                  0              4244   +INF  FALL       1
I__126/O                          Span4Mux_s1_h                168              4412   +INF  FALL       1
I__130/I                          LocalMux                       0              4412   +INF  FALL       1
I__130/O                          LocalMux                     309              4721   +INF  FALL       1
I__134/I                          CEMux                          0              4721   +INF  FALL       1
I__134/O                          CEMux                        554              5275   +INF  FALL       1
alu_out_obuf_2_preio/CLOCKENABLE  PRE_IO_PIN_TYPE_010101         0              5275   +INF  FALL       1

Capture Clock Path
pin name                                          model name              delay  cumulative delay  edge  Fanout
------------------------------------------------  ----------------------  -----  ----------------  ----  ------
clk                                               alu_behavioral              0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                      0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                    590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                 0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF              1408              1998  RISE       1
I__105/I                                          gio2CtrlBuf                 0              1998  RISE       1
I__105/O                                          gio2CtrlBuf                 0              1998  RISE       1
I__106/I                                          GlobalMux                   0              1998  RISE       1
I__106/O                                          GlobalMux                 154              2153  RISE       1
I__110/I                                          ClkMux                      0              2153  RISE       1
I__110/O                                          ClkMux                    309              2461  RISE       1
alu_out_obuf_2_preio/OUTPUTCLK                    PRE_IO_PIN_TYPE_010101      0              2461  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : s[0]
Path End         : alu_out_obuf_0_preio/CLOCKENABLE
Capture Clock    : alu_out_obuf_0_preio/OUTPUTCLK
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (alu_behavioral|clk:R#1)    -INF
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2461
- Setup Time                                              0
---------------------------------------------------   ----- 
End-of-path required time (ps)                         -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5225
---------------------------------------   ---- 
End-of-path arrival time (ps)             5225
 
Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
s[0]                              alu_behavioral                 0                 0   +INF  FALL       1
s_ibuf_0_iopad/PACKAGEPIN:in      IO_PAD                         0                 0   +INF  FALL       1
s_ibuf_0_iopad/DOUT               IO_PAD                       540               540   +INF  FALL       1
s_ibuf_0_preio/PADIN              PRE_IO_PIN_TYPE_000001         0               540   +INF  FALL       1
s_ibuf_0_preio/DIN0               PRE_IO_PIN_TYPE_000001       463              1003   +INF  FALL       1
I__450/I                          Odrv4                          0              1003   +INF  FALL       1
I__450/O                          Odrv4                        372              1375   +INF  FALL       1
I__464/I                          Span4Mux_v                     0              1375   +INF  FALL       1
I__464/O                          Span4Mux_v                   372              1746   +INF  FALL       1
I__470/I                          LocalMux                       0              1746   +INF  FALL       1
I__470/O                          LocalMux                     309              2055   +INF  FALL       1
I__480/I                          InMux                          0              2055   +INF  FALL       1
I__480/O                          InMux                        217              2272   +INF  FALL       1
s_ibuf_RNI4CDF1_3_LC_1_8_7/in3    LogicCell40_SEQ_MODE_0000      0              2272   +INF  FALL       1
s_ibuf_RNI4CDF1_3_LC_1_8_7/lcout  LogicCell40_SEQ_MODE_0000    288              2560   +INF  FALL       1
I__115/I                          LocalMux                       0              2560   +INF  FALL       1
I__115/O                          LocalMux                     309              2868   +INF  FALL       1
I__116/I                          InMux                          0              2868   +INF  FALL       1
I__116/O                          InMux                        217              3086   +INF  FALL       1
s_ibuf_RNID58E4_2_LC_1_8_4/in0    LogicCell40_SEQ_MODE_0000      0              3086   +INF  FALL       1
s_ibuf_RNID58E4_2_LC_1_8_4/ltout  LogicCell40_SEQ_MODE_0000    386              3472   +INF  FALL       1
I__136/I                          CascadeMux                     0              3472   +INF  FALL       1
I__136/O                          CascadeMux                     0              3472   +INF  FALL       1
s_ibuf_RNIJBFD6_2_LC_1_8_5/in2    LogicCell40_SEQ_MODE_0000      0              3472   +INF  FALL       1
s_ibuf_RNIJBFD6_2_LC_1_8_5/lcout  LogicCell40_SEQ_MODE_0000    351              3822   +INF  FALL       8
I__122/I                          Odrv4                          0              3822   +INF  FALL       1
I__122/O                          Odrv4                        372              4194   +INF  FALL       1
I__126/I                          Span4Mux_s1_h                  0              4194   +INF  FALL       1
I__126/O                          Span4Mux_s1_h                168              4362   +INF  FALL       1
I__130/I                          LocalMux                       0              4362   +INF  FALL       1
I__130/O                          LocalMux                     309              4671   +INF  FALL       1
I__134/I                          CEMux                          0              4671   +INF  FALL       1
I__134/O                          CEMux                        554              5225   +INF  FALL       1
alu_out_obuf_0_preio/CLOCKENABLE  PRE_IO_PIN_TYPE_010101         0              5225   +INF  FALL       1

Capture Clock Path
pin name                                          model name              delay  cumulative delay  edge  Fanout
------------------------------------------------  ----------------------  -----  ----------------  ----  ------
clk                                               alu_behavioral              0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                      0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                    590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                 0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF              1408              1998  RISE       1
I__105/I                                          gio2CtrlBuf                 0              1998  RISE       1
I__105/O                                          gio2CtrlBuf                 0              1998  RISE       1
I__106/I                                          GlobalMux                   0              1998  RISE       1
I__106/O                                          GlobalMux                 154              2153  RISE       1
I__110/I                                          ClkMux                      0              2153  RISE       1
I__110/O                                          ClkMux                    309              2461  RISE       1
alu_out_obuf_0_preio/OUTPUTCLK                    PRE_IO_PIN_TYPE_010101      0              2461  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : alu_out_obuf_5_preio/PADOUT(alu_out[5])
Path End         : alu_out[5]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (alu_behavioral|clk:R#1)      0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            2461
+ Clock To Q                                          112
+ Data Path Delay                                    2291
--------------------------------------------------   ---- 
End-of-path arrival time (ps)                        4865
 
Launch Clock Path
pin name                                          model name              delay  cumulative delay  edge  Fanout
------------------------------------------------  ----------------------  -----  ----------------  ----  ------
clk                                               alu_behavioral              0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                      0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                    590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                 0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF              1408              1998  RISE       1
I__105/I                                          gio2CtrlBuf                 0              1998  RISE       1
I__105/O                                          gio2CtrlBuf                 0              1998  RISE       1
I__106/I                                          GlobalMux                   0              1998  RISE       1
I__106/O                                          GlobalMux                 154              2153  RISE       1
I__107/I                                          ClkMux                      0              2153  RISE       1
I__107/O                                          ClkMux                    309              2461  RISE       1
alu_out_obuf_5_preio/OUTPUTCLK                    PRE_IO_PIN_TYPE_010101      0              2461  RISE       1

Data path
pin name                                 model name              delay  cumulative delay  slack  edge  Fanout
---------------------------------------  ----------------------  -----  ----------------  -----  ----  ------
alu_out_obuf_5_preio/PADOUT(alu_out[5])  PRE_IO_PIN_TYPE_010101    112              2574   +INF  RISE       1
alu_out_obuf_5_iopad/DIN                 IO_PAD                      0              2574   +INF  RISE       1
alu_out_obuf_5_iopad/PACKAGEPIN:out      IO_PAD                   2292              4865   +INF  RISE       1
alu_out[5]                               alu_behavioral              0              4865   +INF  RISE       1


++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : alu_out_obuf_1_preio/PADOUT(alu_out[1])
Path End         : alu_out[1]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (alu_behavioral|clk:R#1)      0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            2461
+ Clock To Q                                          112
+ Data Path Delay                                    2291
--------------------------------------------------   ---- 
End-of-path arrival time (ps)                        4865
 
Launch Clock Path
pin name                                          model name              delay  cumulative delay  edge  Fanout
------------------------------------------------  ----------------------  -----  ----------------  ----  ------
clk                                               alu_behavioral              0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                      0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                    590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                 0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF              1408              1998  RISE       1
I__105/I                                          gio2CtrlBuf                 0              1998  RISE       1
I__105/O                                          gio2CtrlBuf                 0              1998  RISE       1
I__106/I                                          GlobalMux                   0              1998  RISE       1
I__106/O                                          GlobalMux                 154              2153  RISE       1
I__111/I                                          ClkMux                      0              2153  RISE       1
I__111/O                                          ClkMux                    309              2461  RISE       1
alu_out_obuf_1_preio/OUTPUTCLK                    PRE_IO_PIN_TYPE_010101      0              2461  RISE       1

Data path
pin name                                 model name              delay  cumulative delay  slack  edge  Fanout
---------------------------------------  ----------------------  -----  ----------------  -----  ----  ------
alu_out_obuf_1_preio/PADOUT(alu_out[1])  PRE_IO_PIN_TYPE_010101    112              2574   +INF  RISE       1
alu_out_obuf_1_iopad/DIN                 IO_PAD                      0              2574   +INF  RISE       1
alu_out_obuf_1_iopad/PACKAGEPIN:out      IO_PAD                   2292              4865   +INF  RISE       1
alu_out[1]                               alu_behavioral              0              4865   +INF  RISE       1


++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : alu_out_obuf_4_preio/PADOUT(alu_out[4])
Path End         : alu_out[4]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (alu_behavioral|clk:R#1)      0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            2461
+ Clock To Q                                          112
+ Data Path Delay                                    2291
--------------------------------------------------   ---- 
End-of-path arrival time (ps)                        4865
 
Launch Clock Path
pin name                                          model name              delay  cumulative delay  edge  Fanout
------------------------------------------------  ----------------------  -----  ----------------  ----  ------
clk                                               alu_behavioral              0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                      0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                    590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                 0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF              1408              1998  RISE       1
I__105/I                                          gio2CtrlBuf                 0              1998  RISE       1
I__105/O                                          gio2CtrlBuf                 0              1998  RISE       1
I__106/I                                          GlobalMux                   0              1998  RISE       1
I__106/O                                          GlobalMux                 154              2153  RISE       1
I__109/I                                          ClkMux                      0              2153  RISE       1
I__109/O                                          ClkMux                    309              2461  RISE       1
alu_out_obuf_4_preio/OUTPUTCLK                    PRE_IO_PIN_TYPE_010101      0              2461  RISE       1

Data path
pin name                                 model name              delay  cumulative delay  slack  edge  Fanout
---------------------------------------  ----------------------  -----  ----------------  -----  ----  ------
alu_out_obuf_4_preio/PADOUT(alu_out[4])  PRE_IO_PIN_TYPE_010101    112              2574   +INF  RISE       1
alu_out_obuf_4_iopad/DIN                 IO_PAD                      0              2574   +INF  RISE       1
alu_out_obuf_4_iopad/PACKAGEPIN:out      IO_PAD                   2292              4865   +INF  RISE       1
alu_out[4]                               alu_behavioral              0              4865   +INF  RISE       1


++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : alu_out_obuf_2_preio/PADOUT(alu_out[2])
Path End         : alu_out[2]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (alu_behavioral|clk:R#1)      0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            2461
+ Clock To Q                                          112
+ Data Path Delay                                    2291
--------------------------------------------------   ---- 
End-of-path arrival time (ps)                        4865
 
Launch Clock Path
pin name                                          model name              delay  cumulative delay  edge  Fanout
------------------------------------------------  ----------------------  -----  ----------------  ----  ------
clk                                               alu_behavioral              0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                      0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                    590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                 0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF              1408              1998  RISE       1
I__105/I                                          gio2CtrlBuf                 0              1998  RISE       1
I__105/O                                          gio2CtrlBuf                 0              1998  RISE       1
I__106/I                                          GlobalMux                   0              1998  RISE       1
I__106/O                                          GlobalMux                 154              2153  RISE       1
I__110/I                                          ClkMux                      0              2153  RISE       1
I__110/O                                          ClkMux                    309              2461  RISE       1
alu_out_obuf_2_preio/OUTPUTCLK                    PRE_IO_PIN_TYPE_010101      0              2461  RISE       1

Data path
pin name                                 model name              delay  cumulative delay  slack  edge  Fanout
---------------------------------------  ----------------------  -----  ----------------  -----  ----  ------
alu_out_obuf_2_preio/PADOUT(alu_out[2])  PRE_IO_PIN_TYPE_010101    112              2574   +INF  RISE       1
alu_out_obuf_2_iopad/DIN                 IO_PAD                      0              2574   +INF  RISE       1
alu_out_obuf_2_iopad/PACKAGEPIN:out      IO_PAD                   2292              4865   +INF  RISE       1
alu_out[2]                               alu_behavioral              0              4865   +INF  RISE       1


++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : alu_out_obuf_0_preio/PADOUT(alu_out[0])
Path End         : alu_out[0]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (alu_behavioral|clk:R#1)      0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            2461
+ Clock To Q                                          112
+ Data Path Delay                                    2291
--------------------------------------------------   ---- 
End-of-path arrival time (ps)                        4865
 
Launch Clock Path
pin name                                          model name              delay  cumulative delay  edge  Fanout
------------------------------------------------  ----------------------  -----  ----------------  ----  ------
clk                                               alu_behavioral              0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                      0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                    590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                 0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF              1408              1998  RISE       1
I__105/I                                          gio2CtrlBuf                 0              1998  RISE       1
I__105/O                                          gio2CtrlBuf                 0              1998  RISE       1
I__106/I                                          GlobalMux                   0              1998  RISE       1
I__106/O                                          GlobalMux                 154              2153  RISE       1
I__110/I                                          ClkMux                      0              2153  RISE       1
I__110/O                                          ClkMux                    309              2461  RISE       1
alu_out_obuf_0_preio/OUTPUTCLK                    PRE_IO_PIN_TYPE_010101      0              2461  RISE       1

Data path
pin name                                 model name              delay  cumulative delay  slack  edge  Fanout
---------------------------------------  ----------------------  -----  ----------------  -----  ----  ------
alu_out_obuf_0_preio/PADOUT(alu_out[0])  PRE_IO_PIN_TYPE_010101    112              2574   +INF  RISE       1
alu_out_obuf_0_iopad/DIN                 IO_PAD                      0              2574   +INF  RISE       1
alu_out_obuf_0_iopad/PACKAGEPIN:out      IO_PAD                   2292              4865   +INF  RISE       1
alu_out[0]                               alu_behavioral              0              4865   +INF  RISE       1


++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : alu_out_obuf_7_preio/PADOUT(alu_out[7])
Path End         : alu_out[7]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (alu_behavioral|clk:R#1)      0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            2461
+ Clock To Q                                          112
+ Data Path Delay                                    2291
--------------------------------------------------   ---- 
End-of-path arrival time (ps)                        4865
 
Launch Clock Path
pin name                                          model name              delay  cumulative delay  edge  Fanout
------------------------------------------------  ----------------------  -----  ----------------  ----  ------
clk                                               alu_behavioral              0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                      0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                    590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                 0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF              1408              1998  RISE       1
I__105/I                                          gio2CtrlBuf                 0              1998  RISE       1
I__105/O                                          gio2CtrlBuf                 0              1998  RISE       1
I__106/I                                          GlobalMux                   0              1998  RISE       1
I__106/O                                          GlobalMux                 154              2153  RISE       1
I__108/I                                          ClkMux                      0              2153  RISE       1
I__108/O                                          ClkMux                    309              2461  RISE       1
alu_out_obuf_7_preio/OUTPUTCLK                    PRE_IO_PIN_TYPE_010101      0              2461  RISE       1

Data path
pin name                                 model name              delay  cumulative delay  slack  edge  Fanout
---------------------------------------  ----------------------  -----  ----------------  -----  ----  ------
alu_out_obuf_7_preio/PADOUT(alu_out[7])  PRE_IO_PIN_TYPE_010101    112              2574   +INF  RISE       1
alu_out_obuf_7_iopad/DIN                 IO_PAD                      0              2574   +INF  RISE       1
alu_out_obuf_7_iopad/PACKAGEPIN:out      IO_PAD                   2292              4865   +INF  RISE       1
alu_out[7]                               alu_behavioral              0              4865   +INF  RISE       1


++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : alu_out_obuf_3_preio/PADOUT(alu_out[3])
Path End         : alu_out[3]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (alu_behavioral|clk:R#1)      0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            2461
+ Clock To Q                                          112
+ Data Path Delay                                    2291
--------------------------------------------------   ---- 
End-of-path arrival time (ps)                        4865
 
Launch Clock Path
pin name                                          model name              delay  cumulative delay  edge  Fanout
------------------------------------------------  ----------------------  -----  ----------------  ----  ------
clk                                               alu_behavioral              0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                      0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                    590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                 0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF              1408              1998  RISE       1
I__105/I                                          gio2CtrlBuf                 0              1998  RISE       1
I__105/O                                          gio2CtrlBuf                 0              1998  RISE       1
I__106/I                                          GlobalMux                   0              1998  RISE       1
I__106/O                                          GlobalMux                 154              2153  RISE       1
I__108/I                                          ClkMux                      0              2153  RISE       1
I__108/O                                          ClkMux                    309              2461  RISE       1
alu_out_obuf_3_preio/OUTPUTCLK                    PRE_IO_PIN_TYPE_010101      0              2461  RISE       1

Data path
pin name                                 model name              delay  cumulative delay  slack  edge  Fanout
---------------------------------------  ----------------------  -----  ----------------  -----  ----  ------
alu_out_obuf_3_preio/PADOUT(alu_out[3])  PRE_IO_PIN_TYPE_010101    112              2574   +INF  RISE       1
alu_out_obuf_3_iopad/DIN                 IO_PAD                      0              2574   +INF  RISE       1
alu_out_obuf_3_iopad/PACKAGEPIN:out      IO_PAD                   2292              4865   +INF  RISE       1
alu_out[3]                               alu_behavioral              0              4865   +INF  RISE       1


++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : alu_out_obuf_6_preio/PADOUT(alu_out[6])
Path End         : alu_out[6]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (alu_behavioral|clk:R#1)      0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            2461
+ Clock To Q                                          112
+ Data Path Delay                                    2291
--------------------------------------------------   ---- 
End-of-path arrival time (ps)                        4865
 
Launch Clock Path
pin name                                          model name              delay  cumulative delay  edge  Fanout
------------------------------------------------  ----------------------  -----  ----------------  ----  ------
clk                                               alu_behavioral              0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                      0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                    590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                 0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF              1408              1998  RISE       1
I__105/I                                          gio2CtrlBuf                 0              1998  RISE       1
I__105/O                                          gio2CtrlBuf                 0              1998  RISE       1
I__106/I                                          GlobalMux                   0              1998  RISE       1
I__106/O                                          GlobalMux                 154              2153  RISE       1
I__109/I                                          ClkMux                      0              2153  RISE       1
I__109/O                                          ClkMux                    309              2461  RISE       1
alu_out_obuf_6_preio/OUTPUTCLK                    PRE_IO_PIN_TYPE_010101      0              2461  RISE       1

Data path
pin name                                 model name              delay  cumulative delay  slack  edge  Fanout
---------------------------------------  ----------------------  -----  ----------------  -----  ----  ------
alu_out_obuf_6_preio/PADOUT(alu_out[6])  PRE_IO_PIN_TYPE_010101    112              2574   +INF  RISE       1
alu_out_obuf_6_iopad/DIN                 IO_PAD                      0              2574   +INF  RISE       1
alu_out_obuf_6_iopad/PACKAGEPIN:out      IO_PAD                   2292              4865   +INF  RISE       1
alu_out[6]                               alu_behavioral              0              4865   +INF  RISE       1

===================================================================== 
                    End of Detailed Hold Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

