#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:10 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Thu Sep  7 16:37:55 2017
# Process ID: 11692
# Current directory: /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1
# Command line: vivado -log block_design_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source block_design_wrapper.tcl
# Log file: /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/block_design_wrapper.vds
# Journal file: /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source block_design_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/storage/syncthing/work/pfs_ctrlr'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository '/storage/syncthing/work/pfs_ctrlr' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is '/storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1'.)
WARNING: [IP_Flow 19-3685] Ignored loading user repository '/storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.ip_user_files/pfs_daughtercard'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository '/storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.ip_user_files/simple_ip'. The path is contained within another repository.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/xilinx/Vivado/2017.2/data/ip'.
WARNING: [IP_Flow 19-3664] IP 'block_design_microblaze_0_0' generated file not found '/storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_microblaze_0_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'block_design_mdm_0_0' generated file not found '/storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mdm_0_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'block_design_mig_7series_0_0' generated file not found '/storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'block_design_rst_mig_7series_0_200M_0' generated file not found '/storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_rst_mig_7series_0_200M_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'block_design_axi_timer_0_0' generated file not found '/storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_axi_timer_0_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'block_design_axi_intc_0_0' generated file not found '/storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_axi_intc_0_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'block_design_dlmb_v10_0' generated file not found '/storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_dlmb_v10_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'block_design_ilmb_v10_0' generated file not found '/storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_ilmb_v10_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'block_design_dlmb_bram_if_cntlr_0' generated file not found '/storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_dlmb_bram_if_cntlr_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'block_design_ilmb_bram_if_cntlr_0' generated file not found '/storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_ilmb_bram_if_cntlr_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'block_design_lmb_bram_0' generated file not found '/storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_lmb_bram_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'block_design_proc_sys_reset_0_1' generated file not found '/storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_proc_sys_reset_0_1/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'block_design_axi_bram_ctrl_0_0' generated file not found '/storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_axi_bram_ctrl_0_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'block_design_blk_mem_gen_0_0' generated file not found '/storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_blk_mem_gen_0_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'block_design_xlconcat_0_0' generated file not found '/storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_xlconcat_0_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'bd_f793_eth_buf_0' generated file not found '/storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_axi_ethernet_0_0/bd_0/ip/ip_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'bd_f793_c_shift_ram_0_0' generated file not found '/storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_axi_ethernet_0_0/bd_0/ip/ip_2/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'bd_f793_c_counter_binary_0_0' generated file not found '/storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_axi_ethernet_0_0/bd_0/ip/ip_3/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'bd_f793_xlconstant_0_0' generated file not found '/storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_axi_ethernet_0_0/bd_0/ip/ip_4/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'bd_f793_util_vector_logic_0_0' generated file not found '/storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_axi_ethernet_0_0/bd_0/ip/ip_5/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'block_design_axi_dma_0_0' generated file not found '/storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_axi_dma_0_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'block_design_xbar_1' generated file not found '/storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_xbar_1/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'block_design_clk_wiz_0_0' generated file not found '/storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_clk_wiz_0_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'block_design_clk_wiz_1_0' generated file not found '/storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_clk_wiz_1_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'block_design_simple_ip_0_0' generated file not found '/storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_simple_ip_0_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'block_design_smartconnect_0_1' generated file not found '/storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_smartconnect_0_1/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'block_design_auto_ds_0' generated file not found '/storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_auto_ds_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'block_design_auto_cc_0' generated file not found '/storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_auto_cc_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'block_design_auto_us_4' generated file not found '/storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_auto_us_4/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'block_design_auto_us_3' generated file not found '/storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_auto_us_3/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'block_design_auto_us_2' generated file not found '/storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_auto_us_2/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'block_design_auto_us_1' generated file not found '/storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_auto_us_1/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'block_design_auto_us_0' generated file not found '/storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_auto_us_0/stats.txt'. Please regenerate to continue.
add_files: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1263.172 ; gain = 178.109 ; free physical = 1716 ; free virtual = 10493
Command: synth_design -top block_design_wrapper -part xc7k325tffg900-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k325t-ffg900'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k325t-ffg900'
INFO: [Common 17-1223] The version limit for your license is '2017.08' and will expire in -7 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 12043 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1345.172 ; gain = 71.000 ; free physical = 1634 ; free virtual = 10412
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'block_design_wrapper' [/storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/hdl/block_design_wrapper.v:12]
INFO: [Synth 8-638] synthesizing module 'block_design' [/storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/hdl/block_design.v:13]
INFO: [Synth 8-638] synthesizing module 'block_design_axi_bram_ctrl_0_0' [/storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/realtime/block_design_axi_bram_ctrl_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'block_design_axi_bram_ctrl_0_0' (1#1) [/storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/realtime/block_design_axi_bram_ctrl_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'block_design_axi_dma_0_0' [/storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/realtime/block_design_axi_dma_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'block_design_axi_dma_0_0' (2#1) [/storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/realtime/block_design_axi_dma_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'axi_dma_0' of module 'block_design_axi_dma_0_0' requires 106 connections, but only 105 given [/storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/hdl/block_design.v:614]
INFO: [Synth 8-638] synthesizing module 'block_design_axi_ethernet_0_0' [/storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/realtime/block_design_axi_ethernet_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'block_design_axi_ethernet_0_0' (3#1) [/storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/realtime/block_design_axi_ethernet_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'axi_ethernet_0' of module 'block_design_axi_ethernet_0_0' requires 62 connections, but only 61 given [/storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/hdl/block_design.v:720]
INFO: [Synth 8-638] synthesizing module 'block_design_axi_intc_0_0' [/storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/realtime/block_design_axi_intc_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'block_design_axi_intc_0_0' (4#1) [/storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/realtime/block_design_axi_intc_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'block_design_axi_interconnect_1_0' [/storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/hdl/block_design.v:1483]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_8VM9PK' [/storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/hdl/block_design.v:2927]
INFO: [Synth 8-638] synthesizing module 'block_design_auto_cc_0' [/storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/realtime/block_design_auto_cc_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'block_design_auto_cc_0' (5#1) [/storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/realtime/block_design_auto_cc_0_stub.v:6]
WARNING: [Synth 8-350] instance 'auto_cc' of module 'block_design_auto_cc_0' requires 82 connections, but only 80 given [/storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/hdl/block_design.v:3250]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_8VM9PK' (6#1) [/storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/hdl/block_design.v:2927]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_2GAWYW' [/storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/hdl/block_design.v:3333]
INFO: [Synth 8-638] synthesizing module 'block_design_auto_ds_0' [/storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/realtime/block_design_auto_ds_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'block_design_auto_ds_0' (7#1) [/storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/realtime/block_design_auto_ds_0_stub.v:6]
WARNING: [Synth 8-350] instance 'auto_ds' of module 'block_design_auto_ds_0' requires 76 connections, but only 72 given [/storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/hdl/block_design.v:3628]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_2GAWYW' (8#1) [/storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/hdl/block_design.v:3333]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_QE4JF' [/storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/hdl/block_design.v:3937]
INFO: [Synth 8-638] synthesizing module 'block_design_auto_us_0' [/storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/realtime/block_design_auto_us_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'block_design_auto_us_0' (9#1) [/storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/realtime/block_design_auto_us_0_stub.v:6]
WARNING: [Synth 8-350] instance 'auto_us' of module 'block_design_auto_us_0' requires 40 connections, but only 39 given [/storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/hdl/block_design.v:4088]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_QE4JF' (10#1) [/storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/hdl/block_design.v:3937]
INFO: [Synth 8-638] synthesizing module 's01_couplers_imp_5Z8723' [/storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/hdl/block_design.v:4130]
INFO: [Synth 8-638] synthesizing module 'block_design_auto_us_1' [/storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/realtime/block_design_auto_us_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'block_design_auto_us_1' (11#1) [/storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/realtime/block_design_auto_us_1_stub.v:6]
WARNING: [Synth 8-350] instance 'auto_us' of module 'block_design_auto_us_1' requires 34 connections, but only 33 given [/storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/hdl/block_design.v:4257]
INFO: [Synth 8-256] done synthesizing module 's01_couplers_imp_5Z8723' (12#1) [/storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/hdl/block_design.v:4130]
INFO: [Synth 8-638] synthesizing module 's02_couplers_imp_CH1REJ' [/storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/hdl/block_design.v:4293]
INFO: [Synth 8-638] synthesizing module 'block_design_auto_us_2' [/storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/realtime/block_design_auto_us_2_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'block_design_auto_us_2' (13#1) [/storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/realtime/block_design_auto_us_2_stub.v:6]
WARNING: [Synth 8-350] instance 'auto_us' of module 'block_design_auto_us_2' requires 72 connections, but only 70 given [/storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/hdl/block_design.v:4556]
INFO: [Synth 8-256] done synthesizing module 's02_couplers_imp_CH1REJ' (14#1) [/storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/hdl/block_design.v:4293]
INFO: [Synth 8-638] synthesizing module 's03_couplers_imp_GLY5H7' [/storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/hdl/block_design.v:4629]
INFO: [Synth 8-638] synthesizing module 'block_design_auto_us_3' [/storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/realtime/block_design_auto_us_3_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'block_design_auto_us_3' (15#1) [/storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/realtime/block_design_auto_us_3_stub.v:6]
WARNING: [Synth 8-350] instance 'auto_us' of module 'block_design_auto_us_3' requires 72 connections, but only 70 given [/storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/hdl/block_design.v:4908]
INFO: [Synth 8-256] done synthesizing module 's03_couplers_imp_GLY5H7' (16#1) [/storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/hdl/block_design.v:4629]
INFO: [Synth 8-638] synthesizing module 's04_couplers_imp_Q368HN' [/storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/hdl/block_design.v:4981]
INFO: [Synth 8-638] synthesizing module 'block_design_auto_us_4' [/storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/realtime/block_design_auto_us_4_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'block_design_auto_us_4' (17#1) [/storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/realtime/block_design_auto_us_4_stub.v:6]
WARNING: [Synth 8-350] instance 'auto_us' of module 'block_design_auto_us_4' requires 34 connections, but only 33 given [/storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/hdl/block_design.v:5116]
INFO: [Synth 8-256] done synthesizing module 's04_couplers_imp_Q368HN' (18#1) [/storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/hdl/block_design.v:4981]
INFO: [Synth 8-638] synthesizing module 'block_design_xbar_1' [/storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/realtime/block_design_xbar_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'block_design_xbar_1' (19#1) [/storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/realtime/block_design_xbar_1_stub.v:6]
WARNING: [Synth 8-689] width (4) of port connection 's_axi_awready' does not match port width (5) of module 'block_design_xbar_1' [/storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/hdl/block_design.v:2909]
WARNING: [Synth 8-689] width (8) of port connection 's_axi_bresp' does not match port width (10) of module 'block_design_xbar_1' [/storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/hdl/block_design.v:2913]
WARNING: [Synth 8-689] width (4) of port connection 's_axi_bvalid' does not match port width (5) of module 'block_design_xbar_1' [/storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/hdl/block_design.v:2914]
WARNING: [Synth 8-689] width (4) of port connection 's_axi_wready' does not match port width (5) of module 'block_design_xbar_1' [/storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/hdl/block_design.v:2922]
WARNING: [Synth 8-350] instance 'xbar' of module 'block_design_xbar_1' requires 78 connections, but only 76 given [/storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/hdl/block_design.v:2848]
INFO: [Synth 8-256] done synthesizing module 'block_design_axi_interconnect_1_0' (20#1) [/storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/hdl/block_design.v:1483]
INFO: [Synth 8-638] synthesizing module 'block_design_axi_timer_0_0' [/storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/realtime/block_design_axi_timer_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'block_design_axi_timer_0_0' (21#1) [/storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/realtime/block_design_axi_timer_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'axi_timer_0' of module 'block_design_axi_timer_0_0' requires 26 connections, but only 23 given [/storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/hdl/block_design.v:995]
INFO: [Synth 8-638] synthesizing module 'block_design_axi_uartlite_0_0' [/storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/realtime/block_design_axi_uartlite_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'block_design_axi_uartlite_0_0' (22#1) [/storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/realtime/block_design_axi_uartlite_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'block_design_blk_mem_gen_0_0' [/storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/realtime/block_design_blk_mem_gen_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'block_design_blk_mem_gen_0_0' (23#1) [/storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/realtime/block_design_blk_mem_gen_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'block_design_clk_wiz_0_0' [/storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/realtime/block_design_clk_wiz_0_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'block_design_clk_wiz_0_0' (24#1) [/storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/realtime/block_design_clk_wiz_0_0_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'block_design_mdm_0_0' [/storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/realtime/block_design_mdm_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'block_design_mdm_0_0' (25#1) [/storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/realtime/block_design_mdm_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'block_design_microblaze_0_0' [/storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/realtime/block_design_microblaze_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'block_design_microblaze_0_0' (26#1) [/storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/realtime/block_design_microblaze_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'microblaze_0' of module 'block_design_microblaze_0_0' requires 126 connections, but only 107 given [/storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/hdl/block_design.v:1067]
INFO: [Synth 8-638] synthesizing module 'microblaze_0_local_memory_imp_1MRBCIZ' [/storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/hdl/block_design.v:3703]
INFO: [Synth 8-638] synthesizing module 'block_design_dlmb_bram_if_cntlr_0' [/storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/realtime/block_design_dlmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'block_design_dlmb_bram_if_cntlr_0' (27#1) [/storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/realtime/block_design_dlmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'block_design_dlmb_v10_0' [/storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/realtime/block_design_dlmb_v10_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'block_design_dlmb_v10_0' (28#1) [/storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/realtime/block_design_dlmb_v10_0_stub.v:6]
WARNING: [Synth 8-350] instance 'dlmb_v10' of module 'block_design_dlmb_v10_0' requires 25 connections, but only 24 given [/storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/hdl/block_design.v:3849]
INFO: [Synth 8-638] synthesizing module 'block_design_ilmb_bram_if_cntlr_0' [/storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/realtime/block_design_ilmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'block_design_ilmb_bram_if_cntlr_0' (29#1) [/storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/realtime/block_design_ilmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'block_design_ilmb_v10_0' [/storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/realtime/block_design_ilmb_v10_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'block_design_ilmb_v10_0' (30#1) [/storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/realtime/block_design_ilmb_v10_0_stub.v:6]
WARNING: [Synth 8-350] instance 'ilmb_v10' of module 'block_design_ilmb_v10_0' requires 25 connections, but only 24 given [/storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/hdl/block_design.v:3895]
INFO: [Synth 8-638] synthesizing module 'block_design_lmb_bram_0' [/storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/realtime/block_design_lmb_bram_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'block_design_lmb_bram_0' (31#1) [/storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/realtime/block_design_lmb_bram_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'microblaze_0_local_memory_imp_1MRBCIZ' (32#1) [/storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/hdl/block_design.v:3703]
INFO: [Synth 8-638] synthesizing module 'block_design_mig_7series_0_0' [/storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/realtime/block_design_mig_7series_0_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'block_design_mig_7series_0_0' (33#1) [/storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/realtime/block_design_mig_7series_0_0_stub.v:5]
WARNING: [Synth 8-350] instance 'mig_7series_0' of module 'block_design_mig_7series_0_0' requires 69 connections, but only 60 given [/storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/hdl/block_design.v:1197]
INFO: [Synth 8-638] synthesizing module 'block_design_clk_wiz_1_0' [/storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/realtime/block_design_clk_wiz_1_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'block_design_clk_wiz_1_0' (34#1) [/storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/realtime/block_design_clk_wiz_1_0_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'block_design_pfs_daughtercard_0_0' [/storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/realtime/block_design_pfs_daughtercard_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'block_design_pfs_daughtercard_0_0' (35#1) [/storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/realtime/block_design_pfs_daughtercard_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'block_design_proc_sys_reset_0_1' [/storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/realtime/block_design_proc_sys_reset_0_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'block_design_proc_sys_reset_0_1' (36#1) [/storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/realtime/block_design_proc_sys_reset_0_1_stub.v:6]
WARNING: [Synth 8-350] instance 'proc_sys_reset_0' of module 'block_design_proc_sys_reset_0_1' requires 10 connections, but only 9 given [/storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/hdl/block_design.v:1291]
INFO: [Synth 8-638] synthesizing module 'block_design_rst_mig_7series_0_200M_0' [/storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/realtime/block_design_rst_mig_7series_0_200M_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'block_design_rst_mig_7series_0_200M_0' (37#1) [/storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/realtime/block_design_rst_mig_7series_0_200M_0_stub.v:6]
WARNING: [Synth 8-350] instance 'rst_mig_7series_0_200M' of module 'block_design_rst_mig_7series_0_200M_0' requires 10 connections, but only 6 given [/storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/hdl/block_design.v:1301]
INFO: [Synth 8-638] synthesizing module 'block_design_simple_ip_0_0' [/storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/realtime/block_design_simple_ip_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'block_design_simple_ip_0_0' (38#1) [/storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/realtime/block_design_simple_ip_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'block_design_smartconnect_0_1' [/storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/realtime/block_design_smartconnect_0_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'block_design_smartconnect_0_1' (39#1) [/storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/realtime/block_design_smartconnect_0_1_stub.v:6]
WARNING: [Synth 8-350] instance 'smartconnect_0' of module 'block_design_smartconnect_0_1' requires 154 connections, but only 143 given [/storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/hdl/block_design.v:1330]
INFO: [Synth 8-638] synthesizing module 'block_design_xlconcat_0_0' [/storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/realtime/block_design_xlconcat_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'block_design_xlconcat_0_0' (40#1) [/storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/realtime/block_design_xlconcat_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'block_design' (41#1) [/storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/hdl/block_design.v:13]
INFO: [Synth 8-638] synthesizing module 'IOBUF' [/tools/xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:17657]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-256] done synthesizing module 'IOBUF' (42#1) [/tools/xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:17657]
INFO: [Synth 8-256] done synthesizing module 'block_design_wrapper' (43#1) [/storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/hdl/block_design_wrapper.v:12]
WARNING: [Synth 8-3331] design s04_couplers_imp_Q368HN has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s04_couplers_imp_Q368HN has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design s03_couplers_imp_GLY5H7 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s03_couplers_imp_GLY5H7 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design s02_couplers_imp_CH1REJ has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s02_couplers_imp_CH1REJ has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design s01_couplers_imp_5Z8723 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s01_couplers_imp_5Z8723 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design s00_couplers_imp_QE4JF has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_QE4JF has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_2GAWYW has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_2GAWYW has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_2GAWYW has unconnected port S_AXI_araddr[31]
WARNING: [Synth 8-3331] design m01_couplers_imp_2GAWYW has unconnected port S_AXI_araddr[30]
WARNING: [Synth 8-3331] design m01_couplers_imp_2GAWYW has unconnected port S_AXI_araddr[29]
WARNING: [Synth 8-3331] design m01_couplers_imp_2GAWYW has unconnected port S_AXI_araddr[28]
WARNING: [Synth 8-3331] design m01_couplers_imp_2GAWYW has unconnected port S_AXI_araddr[27]
WARNING: [Synth 8-3331] design m01_couplers_imp_2GAWYW has unconnected port S_AXI_araddr[26]
WARNING: [Synth 8-3331] design m01_couplers_imp_2GAWYW has unconnected port S_AXI_araddr[25]
WARNING: [Synth 8-3331] design m01_couplers_imp_2GAWYW has unconnected port S_AXI_araddr[24]
WARNING: [Synth 8-3331] design m01_couplers_imp_2GAWYW has unconnected port S_AXI_araddr[23]
WARNING: [Synth 8-3331] design m01_couplers_imp_2GAWYW has unconnected port S_AXI_araddr[22]
WARNING: [Synth 8-3331] design m01_couplers_imp_2GAWYW has unconnected port S_AXI_araddr[21]
WARNING: [Synth 8-3331] design m01_couplers_imp_2GAWYW has unconnected port S_AXI_araddr[20]
WARNING: [Synth 8-3331] design m01_couplers_imp_2GAWYW has unconnected port S_AXI_awaddr[31]
WARNING: [Synth 8-3331] design m01_couplers_imp_2GAWYW has unconnected port S_AXI_awaddr[30]
WARNING: [Synth 8-3331] design m01_couplers_imp_2GAWYW has unconnected port S_AXI_awaddr[29]
WARNING: [Synth 8-3331] design m01_couplers_imp_2GAWYW has unconnected port S_AXI_awaddr[28]
WARNING: [Synth 8-3331] design m01_couplers_imp_2GAWYW has unconnected port S_AXI_awaddr[27]
WARNING: [Synth 8-3331] design m01_couplers_imp_2GAWYW has unconnected port S_AXI_awaddr[26]
WARNING: [Synth 8-3331] design m01_couplers_imp_2GAWYW has unconnected port S_AXI_awaddr[25]
WARNING: [Synth 8-3331] design m01_couplers_imp_2GAWYW has unconnected port S_AXI_awaddr[24]
WARNING: [Synth 8-3331] design m01_couplers_imp_2GAWYW has unconnected port S_AXI_awaddr[23]
WARNING: [Synth 8-3331] design m01_couplers_imp_2GAWYW has unconnected port S_AXI_awaddr[22]
WARNING: [Synth 8-3331] design m01_couplers_imp_2GAWYW has unconnected port S_AXI_awaddr[21]
WARNING: [Synth 8-3331] design m01_couplers_imp_2GAWYW has unconnected port S_AXI_awaddr[20]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1391.672 ; gain = 117.500 ; free physical = 1640 ; free virtual = 10420
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1391.672 ; gain = 117.500 ; free physical = 1643 ; free virtual = 10423
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7k325tffg900-2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/dcp75/block_design_microblaze_0_0_in_context.xdc] for cell 'block_design_i/microblaze_0'
Finished Parsing XDC File [/storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/dcp75/block_design_microblaze_0_0_in_context.xdc] for cell 'block_design_i/microblaze_0'
Parsing XDC File [/storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/dcp77/block_design_mdm_0_0_in_context.xdc] for cell 'block_design_i/mdm_0'
Finished Parsing XDC File [/storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/dcp77/block_design_mdm_0_0_in_context.xdc] for cell 'block_design_i/mdm_0'
Parsing XDC File [/storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/dcp79/block_design_mig_7series_0_0_in_context.xdc] for cell 'block_design_i/mig_7series_0'
Finished Parsing XDC File [/storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/dcp79/block_design_mig_7series_0_0_in_context.xdc] for cell 'block_design_i/mig_7series_0'
Parsing XDC File [/storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/dcp81/block_design_rst_mig_7series_0_200M_0_in_context.xdc] for cell 'block_design_i/rst_mig_7series_0_200M'
Finished Parsing XDC File [/storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/dcp81/block_design_rst_mig_7series_0_200M_0_in_context.xdc] for cell 'block_design_i/rst_mig_7series_0_200M'
Parsing XDC File [/storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/dcp83/block_design_axi_timer_0_0_in_context.xdc] for cell 'block_design_i/axi_timer_0'
Finished Parsing XDC File [/storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/dcp83/block_design_axi_timer_0_0_in_context.xdc] for cell 'block_design_i/axi_timer_0'
Parsing XDC File [/storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/dcp85/block_design_axi_intc_0_0_in_context.xdc] for cell 'block_design_i/axi_intc_0'
Finished Parsing XDC File [/storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/dcp85/block_design_axi_intc_0_0_in_context.xdc] for cell 'block_design_i/axi_intc_0'
Parsing XDC File [/storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/dcp87/block_design_dlmb_v10_0_in_context.xdc] for cell 'block_design_i/microblaze_0_local_memory/dlmb_v10'
Finished Parsing XDC File [/storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/dcp87/block_design_dlmb_v10_0_in_context.xdc] for cell 'block_design_i/microblaze_0_local_memory/dlmb_v10'
Parsing XDC File [/storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/dcp89/block_design_ilmb_v10_0_in_context.xdc] for cell 'block_design_i/microblaze_0_local_memory/ilmb_v10'
Finished Parsing XDC File [/storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/dcp89/block_design_ilmb_v10_0_in_context.xdc] for cell 'block_design_i/microblaze_0_local_memory/ilmb_v10'
Parsing XDC File [/storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/dcp91/block_design_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'block_design_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Finished Parsing XDC File [/storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/dcp91/block_design_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'block_design_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Parsing XDC File [/storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/dcp93/block_design_ilmb_bram_if_cntlr_0_in_context.xdc] for cell 'block_design_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Finished Parsing XDC File [/storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/dcp93/block_design_ilmb_bram_if_cntlr_0_in_context.xdc] for cell 'block_design_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Parsing XDC File [/storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/dcp95/block_design_lmb_bram_0_in_context.xdc] for cell 'block_design_i/microblaze_0_local_memory/lmb_bram'
Finished Parsing XDC File [/storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/dcp95/block_design_lmb_bram_0_in_context.xdc] for cell 'block_design_i/microblaze_0_local_memory/lmb_bram'
Parsing XDC File [/storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/dcp97/block_design_proc_sys_reset_0_1_in_context.xdc] for cell 'block_design_i/proc_sys_reset_0'
Finished Parsing XDC File [/storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/dcp97/block_design_proc_sys_reset_0_1_in_context.xdc] for cell 'block_design_i/proc_sys_reset_0'
Parsing XDC File [/storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/dcp99/block_design_axi_bram_ctrl_0_0_in_context.xdc] for cell 'block_design_i/axi_bram_ctrl_0'
Finished Parsing XDC File [/storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/dcp99/block_design_axi_bram_ctrl_0_0_in_context.xdc] for cell 'block_design_i/axi_bram_ctrl_0'
Parsing XDC File [/storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/dcp101/block_design_blk_mem_gen_0_0_in_context.xdc] for cell 'block_design_i/blk_mem_gen_0'
Finished Parsing XDC File [/storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/dcp101/block_design_blk_mem_gen_0_0_in_context.xdc] for cell 'block_design_i/blk_mem_gen_0'
Parsing XDC File [/storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/dcp103/block_design_xlconcat_0_0_in_context.xdc] for cell 'block_design_i/xlconcat_0'
Finished Parsing XDC File [/storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/dcp103/block_design_xlconcat_0_0_in_context.xdc] for cell 'block_design_i/xlconcat_0'
Parsing XDC File [/storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/dcp117/block_design_axi_ethernet_0_0_in_context.xdc] for cell 'block_design_i/axi_ethernet_0'
Finished Parsing XDC File [/storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/dcp117/block_design_axi_ethernet_0_0_in_context.xdc] for cell 'block_design_i/axi_ethernet_0'
Parsing XDC File [/storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/dcp119/block_design_axi_dma_0_0_in_context.xdc] for cell 'block_design_i/axi_dma_0'
Finished Parsing XDC File [/storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/dcp119/block_design_axi_dma_0_0_in_context.xdc] for cell 'block_design_i/axi_dma_0'
Parsing XDC File [/storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/dcp121/block_design_xbar_1_in_context.xdc] for cell 'block_design_i/axi_interconnect_1/xbar'
Finished Parsing XDC File [/storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/dcp121/block_design_xbar_1_in_context.xdc] for cell 'block_design_i/axi_interconnect_1/xbar'
Parsing XDC File [/storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/dcp123/block_design_clk_wiz_0_0_in_context.xdc] for cell 'block_design_i/clk_wiz_0'
Finished Parsing XDC File [/storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/dcp123/block_design_clk_wiz_0_0_in_context.xdc] for cell 'block_design_i/clk_wiz_0'
Parsing XDC File [/storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/dcp125/block_design_clk_wiz_1_0_in_context.xdc] for cell 'block_design_i/pfs_clk_gen'
Finished Parsing XDC File [/storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/dcp125/block_design_clk_wiz_1_0_in_context.xdc] for cell 'block_design_i/pfs_clk_gen'
Parsing XDC File [/storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/dcp127/block_design_axi_uartlite_0_0_in_context.xdc] for cell 'block_design_i/axi_uartlite_0'
Finished Parsing XDC File [/storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/dcp127/block_design_axi_uartlite_0_0_in_context.xdc] for cell 'block_design_i/axi_uartlite_0'
Parsing XDC File [/storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/dcp129/block_design_pfs_daughtercard_0_0_in_context.xdc] for cell 'block_design_i/pfs_daughtercard_0'
Finished Parsing XDC File [/storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/dcp129/block_design_pfs_daughtercard_0_0_in_context.xdc] for cell 'block_design_i/pfs_daughtercard_0'
Parsing XDC File [/storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/dcp131/block_design_simple_ip_0_0_in_context.xdc] for cell 'block_design_i/simple_ip_0'
Finished Parsing XDC File [/storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/dcp131/block_design_simple_ip_0_0_in_context.xdc] for cell 'block_design_i/simple_ip_0'
Parsing XDC File [/storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/dcp133/block_design_smartconnect_0_1_in_context.xdc] for cell 'block_design_i/smartconnect_0'
Finished Parsing XDC File [/storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/dcp133/block_design_smartconnect_0_1_in_context.xdc] for cell 'block_design_i/smartconnect_0'
Parsing XDC File [/storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/dcp135/block_design_auto_ds_0_in_context.xdc] for cell 'block_design_i/axi_interconnect_1/m01_couplers/auto_ds'
Finished Parsing XDC File [/storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/dcp135/block_design_auto_ds_0_in_context.xdc] for cell 'block_design_i/axi_interconnect_1/m01_couplers/auto_ds'
Parsing XDC File [/storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/dcp137/block_design_auto_cc_0_in_context.xdc] for cell 'block_design_i/axi_interconnect_1/m00_couplers/auto_cc'
Finished Parsing XDC File [/storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/dcp137/block_design_auto_cc_0_in_context.xdc] for cell 'block_design_i/axi_interconnect_1/m00_couplers/auto_cc'
Parsing XDC File [/storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/dcp139/block_design_auto_us_4_in_context.xdc] for cell 'block_design_i/axi_interconnect_1/s04_couplers/auto_us'
Finished Parsing XDC File [/storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/dcp139/block_design_auto_us_4_in_context.xdc] for cell 'block_design_i/axi_interconnect_1/s04_couplers/auto_us'
Parsing XDC File [/storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/dcp141/block_design_auto_us_1_in_context.xdc] for cell 'block_design_i/axi_interconnect_1/s03_couplers/auto_us'
Finished Parsing XDC File [/storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/dcp141/block_design_auto_us_1_in_context.xdc] for cell 'block_design_i/axi_interconnect_1/s03_couplers/auto_us'
Parsing XDC File [/storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/dcp143/block_design_auto_us_2_in_context.xdc] for cell 'block_design_i/axi_interconnect_1/s02_couplers/auto_us'
Finished Parsing XDC File [/storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/dcp143/block_design_auto_us_2_in_context.xdc] for cell 'block_design_i/axi_interconnect_1/s02_couplers/auto_us'
Parsing XDC File [/storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/dcp145/block_design_auto_us_1_in_context.xdc] for cell 'block_design_i/axi_interconnect_1/s01_couplers/auto_us'
Finished Parsing XDC File [/storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/dcp145/block_design_auto_us_1_in_context.xdc] for cell 'block_design_i/axi_interconnect_1/s01_couplers/auto_us'
Parsing XDC File [/storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/dcp147/block_design_auto_us_0_in_context.xdc] for cell 'block_design_i/axi_interconnect_1/s00_couplers/auto_us'
Finished Parsing XDC File [/storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/dcp147/block_design_auto_us_0_in_context.xdc] for cell 'block_design_i/axi_interconnect_1/s00_couplers/auto_us'
Parsing XDC File [/storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/constrs_1/new/system.xdc]
Finished Parsing XDC File [/storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/constrs_1/new/system.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/constrs_1/new/system.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/block_design_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/block_design_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/constrs_1/new/timing.xdc]
WARNING: [Vivado 12-508] No pins matched 'block_design_i/pfs_daughtercard_0/inst/genblk1[*].i_pfs_sector/serializer/tx_cnt_reg[*]/C'. [/storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/constrs_1/new/timing.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'block_design_i/pfs_daughtercard_0/inst/rd_data_reg[*]/D'. [/storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/constrs_1/new/timing.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'block_design_i/pfs_daughtercard_0/inst/counter_roll_reg/*'. [/storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/constrs_1/new/timing.xdc:5]
WARNING: [Vivado 12-508] No pins matched 'block_design_i/pfs_daughtercard_0/inst/counter_roll_z_reg[0]/D'. [/storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/constrs_1/new/timing.xdc:5]
WARNING: [Vivado 12-508] No pins matched 'block_design_i/pfs_daughtercard_0/inst/genblk1[*].i_pfs_sector/tx_fifo/FIFO_DUALCLOCK_MACRO_inst/genblk5_0.fifo_36_bl.fifo_36_bl/RDCLK'. [/storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/constrs_1/new/timing.xdc:7]
WARNING: [Vivado 12-508] No pins matched 'block_design_i/pfs_daughtercard_0/inst/genblk1[*].i_pfs_sector/status_reg_reg[*]/D'. [/storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/constrs_1/new/timing.xdc:7]
WARNING: [Vivado 12-508] No pins matched 'block_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C'. [/storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/constrs_1/new/timing.xdc:9]
WARNING: [Vivado 12-508] No pins matched 'block_design_i/pfs_daughtercard_0/inst/genblk1[*].i_pfs_sector/rst_pipe_reg[0]/S'. [/storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/constrs_1/new/timing.xdc:9]
WARNING: [Vivado 12-508] No pins matched 'block_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C'. [/storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/constrs_1/new/timing.xdc:11]
WARNING: [Vivado 12-508] No pins matched 'block_design_i/pfs_daughtercard_0/inst/genblk1[*].i_pfs_sector/rst_pipe_reg[0]/D'. [/storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/constrs_1/new/timing.xdc:11]
WARNING: [Vivado 12-508] No pins matched 'block_design_i/pfs_daughtercard_0/inst/genblk1[*].i_pfs_sector/ser_rst_reg/C'. [/storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/constrs_1/new/timing.xdc:13]
WARNING: [Vivado 12-508] No pins matched 'block_design_i/pfs_daughtercard_0/inst/genblk1[*].i_pfs_sector/tx_fifo/FIFO_DUALCLOCK_MACRO_inst/genblk5_0.fifo_36_bl.fifo_36_bl/RST'. [/storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/constrs_1/new/timing.xdc:13]
WARNING: [Vivado 12-508] No pins matched 'block_design_i/pfs_daughtercard_0/inst/genblk1[*].i_pfs_sector/ctrl_reg_reg[0]/C'. [/storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/constrs_1/new/timing.xdc:15]
WARNING: [Vivado 12-508] No pins matched 'block_design_i/pfs_daughtercard_0/inst/genblk1[*].i_pfs_sector/rst_pipe_reg[0]/D'. [/storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/constrs_1/new/timing.xdc:15]
Finished Parsing XDC File [/storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/constrs_1/new/timing.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [/storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/constrs_1/new/timing.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/block_design_wrapper_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
Parsing XDC File [/storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 1 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 1779.555 ; gain = 0.000 ; free physical = 1407 ; free virtual = 10187
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'block_design_i/blk_mem_gen_0' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'block_design_i/microblaze_0_local_memory/lmb_bram' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1779.555 ; gain = 505.383 ; free physical = 1526 ; free virtual = 10309
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k325tffg900-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1779.555 ; gain = 505.383 ; free physical = 1526 ; free virtual = 10309
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_addr[0]. (constraint file  /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/dcp79/block_design_mig_7series_0_0_in_context.xdc, line 8).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_addr[0]. (constraint file  /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/dcp79/block_design_mig_7series_0_0_in_context.xdc, line 9).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_addr[10]. (constraint file  /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/dcp79/block_design_mig_7series_0_0_in_context.xdc, line 10).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_addr[10]. (constraint file  /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/dcp79/block_design_mig_7series_0_0_in_context.xdc, line 11).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_addr[11]. (constraint file  /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/dcp79/block_design_mig_7series_0_0_in_context.xdc, line 12).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_addr[11]. (constraint file  /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/dcp79/block_design_mig_7series_0_0_in_context.xdc, line 13).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_addr[12]. (constraint file  /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/dcp79/block_design_mig_7series_0_0_in_context.xdc, line 14).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_addr[12]. (constraint file  /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/dcp79/block_design_mig_7series_0_0_in_context.xdc, line 15).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_addr[13]. (constraint file  /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/dcp79/block_design_mig_7series_0_0_in_context.xdc, line 16).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_addr[13]. (constraint file  /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/dcp79/block_design_mig_7series_0_0_in_context.xdc, line 17).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_addr[1]. (constraint file  /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/dcp79/block_design_mig_7series_0_0_in_context.xdc, line 18).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_addr[1]. (constraint file  /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/dcp79/block_design_mig_7series_0_0_in_context.xdc, line 19).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_addr[2]. (constraint file  /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/dcp79/block_design_mig_7series_0_0_in_context.xdc, line 20).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_addr[2]. (constraint file  /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/dcp79/block_design_mig_7series_0_0_in_context.xdc, line 21).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_addr[3]. (constraint file  /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/dcp79/block_design_mig_7series_0_0_in_context.xdc, line 22).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_addr[3]. (constraint file  /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/dcp79/block_design_mig_7series_0_0_in_context.xdc, line 23).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_addr[4]. (constraint file  /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/dcp79/block_design_mig_7series_0_0_in_context.xdc, line 24).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_addr[4]. (constraint file  /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/dcp79/block_design_mig_7series_0_0_in_context.xdc, line 25).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_addr[5]. (constraint file  /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/dcp79/block_design_mig_7series_0_0_in_context.xdc, line 26).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_addr[5]. (constraint file  /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/dcp79/block_design_mig_7series_0_0_in_context.xdc, line 27).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_addr[6]. (constraint file  /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/dcp79/block_design_mig_7series_0_0_in_context.xdc, line 28).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_addr[6]. (constraint file  /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/dcp79/block_design_mig_7series_0_0_in_context.xdc, line 29).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_addr[7]. (constraint file  /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/dcp79/block_design_mig_7series_0_0_in_context.xdc, line 30).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_addr[7]. (constraint file  /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/dcp79/block_design_mig_7series_0_0_in_context.xdc, line 31).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_addr[8]. (constraint file  /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/dcp79/block_design_mig_7series_0_0_in_context.xdc, line 32).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_addr[8]. (constraint file  /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/dcp79/block_design_mig_7series_0_0_in_context.xdc, line 33).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_addr[9]. (constraint file  /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/dcp79/block_design_mig_7series_0_0_in_context.xdc, line 34).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_addr[9]. (constraint file  /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/dcp79/block_design_mig_7series_0_0_in_context.xdc, line 35).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_ba[0]. (constraint file  /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/dcp79/block_design_mig_7series_0_0_in_context.xdc, line 36).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_ba[0]. (constraint file  /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/dcp79/block_design_mig_7series_0_0_in_context.xdc, line 37).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_ba[1]. (constraint file  /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/dcp79/block_design_mig_7series_0_0_in_context.xdc, line 38).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_ba[1]. (constraint file  /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/dcp79/block_design_mig_7series_0_0_in_context.xdc, line 39).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_ba[2]. (constraint file  /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/dcp79/block_design_mig_7series_0_0_in_context.xdc, line 40).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_ba[2]. (constraint file  /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/dcp79/block_design_mig_7series_0_0_in_context.xdc, line 41).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_cas_n. (constraint file  /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/dcp79/block_design_mig_7series_0_0_in_context.xdc, line 42).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_cas_n. (constraint file  /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/dcp79/block_design_mig_7series_0_0_in_context.xdc, line 43).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_cke[0]. (constraint file  /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/dcp79/block_design_mig_7series_0_0_in_context.xdc, line 44).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_cke[0]. (constraint file  /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/dcp79/block_design_mig_7series_0_0_in_context.xdc, line 45).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_cs_n[0]. (constraint file  /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/dcp79/block_design_mig_7series_0_0_in_context.xdc, line 46).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_cs_n[0]. (constraint file  /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/dcp79/block_design_mig_7series_0_0_in_context.xdc, line 47).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dm[0]. (constraint file  /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/dcp79/block_design_mig_7series_0_0_in_context.xdc, line 48).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dm[0]. (constraint file  /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/dcp79/block_design_mig_7series_0_0_in_context.xdc, line 49).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dm[1]. (constraint file  /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/dcp79/block_design_mig_7series_0_0_in_context.xdc, line 50).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dm[1]. (constraint file  /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/dcp79/block_design_mig_7series_0_0_in_context.xdc, line 51).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dm[2]. (constraint file  /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/dcp79/block_design_mig_7series_0_0_in_context.xdc, line 52).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dm[2]. (constraint file  /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/dcp79/block_design_mig_7series_0_0_in_context.xdc, line 53).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dm[3]. (constraint file  /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/dcp79/block_design_mig_7series_0_0_in_context.xdc, line 54).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dm[3]. (constraint file  /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/dcp79/block_design_mig_7series_0_0_in_context.xdc, line 55).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dm[4]. (constraint file  /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/dcp79/block_design_mig_7series_0_0_in_context.xdc, line 56).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dm[4]. (constraint file  /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/dcp79/block_design_mig_7series_0_0_in_context.xdc, line 57).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dm[5]. (constraint file  /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/dcp79/block_design_mig_7series_0_0_in_context.xdc, line 58).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dm[5]. (constraint file  /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/dcp79/block_design_mig_7series_0_0_in_context.xdc, line 59).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dm[6]. (constraint file  /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/dcp79/block_design_mig_7series_0_0_in_context.xdc, line 60).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dm[6]. (constraint file  /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/dcp79/block_design_mig_7series_0_0_in_context.xdc, line 61).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dm[7]. (constraint file  /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/dcp79/block_design_mig_7series_0_0_in_context.xdc, line 62).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dm[7]. (constraint file  /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/dcp79/block_design_mig_7series_0_0_in_context.xdc, line 63).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[0]. (constraint file  /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/dcp79/block_design_mig_7series_0_0_in_context.xdc, line 64).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[0]. (constraint file  /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/dcp79/block_design_mig_7series_0_0_in_context.xdc, line 65).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[10]. (constraint file  /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/dcp79/block_design_mig_7series_0_0_in_context.xdc, line 66).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[10]. (constraint file  /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/dcp79/block_design_mig_7series_0_0_in_context.xdc, line 67).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[11]. (constraint file  /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/dcp79/block_design_mig_7series_0_0_in_context.xdc, line 68).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[11]. (constraint file  /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/dcp79/block_design_mig_7series_0_0_in_context.xdc, line 69).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[12]. (constraint file  /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/dcp79/block_design_mig_7series_0_0_in_context.xdc, line 70).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[12]. (constraint file  /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/dcp79/block_design_mig_7series_0_0_in_context.xdc, line 71).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[13]. (constraint file  /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/dcp79/block_design_mig_7series_0_0_in_context.xdc, line 72).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[13]. (constraint file  /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/dcp79/block_design_mig_7series_0_0_in_context.xdc, line 73).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[14]. (constraint file  /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/dcp79/block_design_mig_7series_0_0_in_context.xdc, line 74).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[14]. (constraint file  /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/dcp79/block_design_mig_7series_0_0_in_context.xdc, line 75).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[15]. (constraint file  /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/dcp79/block_design_mig_7series_0_0_in_context.xdc, line 76).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[15]. (constraint file  /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/dcp79/block_design_mig_7series_0_0_in_context.xdc, line 77).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[16]. (constraint file  /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/dcp79/block_design_mig_7series_0_0_in_context.xdc, line 78).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[16]. (constraint file  /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/dcp79/block_design_mig_7series_0_0_in_context.xdc, line 79).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[17]. (constraint file  /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/dcp79/block_design_mig_7series_0_0_in_context.xdc, line 80).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[17]. (constraint file  /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/dcp79/block_design_mig_7series_0_0_in_context.xdc, line 81).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[18]. (constraint file  /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/dcp79/block_design_mig_7series_0_0_in_context.xdc, line 82).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[18]. (constraint file  /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/dcp79/block_design_mig_7series_0_0_in_context.xdc, line 83).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[19]. (constraint file  /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/dcp79/block_design_mig_7series_0_0_in_context.xdc, line 84).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[19]. (constraint file  /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/dcp79/block_design_mig_7series_0_0_in_context.xdc, line 85).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[1]. (constraint file  /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/dcp79/block_design_mig_7series_0_0_in_context.xdc, line 86).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[1]. (constraint file  /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/dcp79/block_design_mig_7series_0_0_in_context.xdc, line 87).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[20]. (constraint file  /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/dcp79/block_design_mig_7series_0_0_in_context.xdc, line 88).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[20]. (constraint file  /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/dcp79/block_design_mig_7series_0_0_in_context.xdc, line 89).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[21]. (constraint file  /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/dcp79/block_design_mig_7series_0_0_in_context.xdc, line 90).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[21]. (constraint file  /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/dcp79/block_design_mig_7series_0_0_in_context.xdc, line 91).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[22]. (constraint file  /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/dcp79/block_design_mig_7series_0_0_in_context.xdc, line 92).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[22]. (constraint file  /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/dcp79/block_design_mig_7series_0_0_in_context.xdc, line 93).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[23]. (constraint file  /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/dcp79/block_design_mig_7series_0_0_in_context.xdc, line 94).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[23]. (constraint file  /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/dcp79/block_design_mig_7series_0_0_in_context.xdc, line 95).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[24]. (constraint file  /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/dcp79/block_design_mig_7series_0_0_in_context.xdc, line 96).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[24]. (constraint file  /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/dcp79/block_design_mig_7series_0_0_in_context.xdc, line 97).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[25]. (constraint file  /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/dcp79/block_design_mig_7series_0_0_in_context.xdc, line 98).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[25]. (constraint file  /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/dcp79/block_design_mig_7series_0_0_in_context.xdc, line 99).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[26]. (constraint file  /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/dcp79/block_design_mig_7series_0_0_in_context.xdc, line 100).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[26]. (constraint file  /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/dcp79/block_design_mig_7series_0_0_in_context.xdc, line 101).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[27]. (constraint file  /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/dcp79/block_design_mig_7series_0_0_in_context.xdc, line 102).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[27]. (constraint file  /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/dcp79/block_design_mig_7series_0_0_in_context.xdc, line 103).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[28]. (constraint file  /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/dcp79/block_design_mig_7series_0_0_in_context.xdc, line 104).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[28]. (constraint file  /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/dcp79/block_design_mig_7series_0_0_in_context.xdc, line 105).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[29]. (constraint file  /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/dcp79/block_design_mig_7series_0_0_in_context.xdc, line 106).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[29]. (constraint file  /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/dcp79/block_design_mig_7series_0_0_in_context.xdc, line 107).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[2]. (constraint file  /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/dcp79/block_design_mig_7series_0_0_in_context.xdc, line 108).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[2]. (constraint file  /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/dcp79/block_design_mig_7series_0_0_in_context.xdc, line 109).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[30]. (constraint file  /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/dcp79/block_design_mig_7series_0_0_in_context.xdc, line 110).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[30]. (constraint file  /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/dcp79/block_design_mig_7series_0_0_in_context.xdc, line 111).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[31]. (constraint file  /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/dcp79/block_design_mig_7series_0_0_in_context.xdc, line 112).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[31]. (constraint file  /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/dcp79/block_design_mig_7series_0_0_in_context.xdc, line 113).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[32]. (constraint file  /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/dcp79/block_design_mig_7series_0_0_in_context.xdc, line 114).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[32]. (constraint file  /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/dcp79/block_design_mig_7series_0_0_in_context.xdc, line 115).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[33]. (constraint file  /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/dcp79/block_design_mig_7series_0_0_in_context.xdc, line 116).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[33]. (constraint file  /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/dcp79/block_design_mig_7series_0_0_in_context.xdc, line 117).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[34]. (constraint file  /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/dcp79/block_design_mig_7series_0_0_in_context.xdc, line 118).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[34]. (constraint file  /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/dcp79/block_design_mig_7series_0_0_in_context.xdc, line 119).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[35]. (constraint file  /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/dcp79/block_design_mig_7series_0_0_in_context.xdc, line 120).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[35]. (constraint file  /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/dcp79/block_design_mig_7series_0_0_in_context.xdc, line 121).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[36]. (constraint file  /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/dcp79/block_design_mig_7series_0_0_in_context.xdc, line 122).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[36]. (constraint file  /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/dcp79/block_design_mig_7series_0_0_in_context.xdc, line 123).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[37]. (constraint file  /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/dcp79/block_design_mig_7series_0_0_in_context.xdc, line 124).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[37]. (constraint file  /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/dcp79/block_design_mig_7series_0_0_in_context.xdc, line 125).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[38]. (constraint file  /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/dcp79/block_design_mig_7series_0_0_in_context.xdc, line 126).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[38]. (constraint file  /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/dcp79/block_design_mig_7series_0_0_in_context.xdc, line 127).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[39]. (constraint file  /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/dcp79/block_design_mig_7series_0_0_in_context.xdc, line 128).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[39]. (constraint file  /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/dcp79/block_design_mig_7series_0_0_in_context.xdc, line 129).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[3]. (constraint file  /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/dcp79/block_design_mig_7series_0_0_in_context.xdc, line 130).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[3]. (constraint file  /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/dcp79/block_design_mig_7series_0_0_in_context.xdc, line 131).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[40]. (constraint file  /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/dcp79/block_design_mig_7series_0_0_in_context.xdc, line 132).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[40]. (constraint file  /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/dcp79/block_design_mig_7series_0_0_in_context.xdc, line 133).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[41]. (constraint file  /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/dcp79/block_design_mig_7series_0_0_in_context.xdc, line 134).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[41]. (constraint file  /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/dcp79/block_design_mig_7series_0_0_in_context.xdc, line 135).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[42]. (constraint file  /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/dcp79/block_design_mig_7series_0_0_in_context.xdc, line 136).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[42]. (constraint file  /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/dcp79/block_design_mig_7series_0_0_in_context.xdc, line 137).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[43]. (constraint file  /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/dcp79/block_design_mig_7series_0_0_in_context.xdc, line 138).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[43]. (constraint file  /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/dcp79/block_design_mig_7series_0_0_in_context.xdc, line 139).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[44]. (constraint file  /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/dcp79/block_design_mig_7series_0_0_in_context.xdc, line 140).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[44]. (constraint file  /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/dcp79/block_design_mig_7series_0_0_in_context.xdc, line 141).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[45]. (constraint file  /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/dcp79/block_design_mig_7series_0_0_in_context.xdc, line 142).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[45]. (constraint file  /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/dcp79/block_design_mig_7series_0_0_in_context.xdc, line 143).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[46]. (constraint file  /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/dcp79/block_design_mig_7series_0_0_in_context.xdc, line 144).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[46]. (constraint file  /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/dcp79/block_design_mig_7series_0_0_in_context.xdc, line 145).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[47]. (constraint file  /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/dcp79/block_design_mig_7series_0_0_in_context.xdc, line 146).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[47]. (constraint file  /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/dcp79/block_design_mig_7series_0_0_in_context.xdc, line 147).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[48]. (constraint file  /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/dcp79/block_design_mig_7series_0_0_in_context.xdc, line 148).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[48]. (constraint file  /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/dcp79/block_design_mig_7series_0_0_in_context.xdc, line 149).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[49]. (constraint file  /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/dcp79/block_design_mig_7series_0_0_in_context.xdc, line 150).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[49]. (constraint file  /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/dcp79/block_design_mig_7series_0_0_in_context.xdc, line 151).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[4]. (constraint file  /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/dcp79/block_design_mig_7series_0_0_in_context.xdc, line 152).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[4]. (constraint file  /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/dcp79/block_design_mig_7series_0_0_in_context.xdc, line 153).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[50]. (constraint file  /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/dcp79/block_design_mig_7series_0_0_in_context.xdc, line 154).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[50]. (constraint file  /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/dcp79/block_design_mig_7series_0_0_in_context.xdc, line 155).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[51]. (constraint file  /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/dcp79/block_design_mig_7series_0_0_in_context.xdc, line 156).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[51]. (constraint file  /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/dcp79/block_design_mig_7series_0_0_in_context.xdc, line 157).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[52]. (constraint file  /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/dcp79/block_design_mig_7series_0_0_in_context.xdc, line 158).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[52]. (constraint file  /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/dcp79/block_design_mig_7series_0_0_in_context.xdc, line 159).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[53]. (constraint file  /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/dcp79/block_design_mig_7series_0_0_in_context.xdc, line 160).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[53]. (constraint file  /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/dcp79/block_design_mig_7series_0_0_in_context.xdc, line 161).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[54]. (constraint file  /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/dcp79/block_design_mig_7series_0_0_in_context.xdc, line 162).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[54]. (constraint file  /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/dcp79/block_design_mig_7series_0_0_in_context.xdc, line 163).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[55]. (constraint file  /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/dcp79/block_design_mig_7series_0_0_in_context.xdc, line 164).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[55]. (constraint file  /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/dcp79/block_design_mig_7series_0_0_in_context.xdc, line 165).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[56]. (constraint file  /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/dcp79/block_design_mig_7series_0_0_in_context.xdc, line 166).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[56]. (constraint file  /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/dcp79/block_design_mig_7series_0_0_in_context.xdc, line 167).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[57]. (constraint file  /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/dcp79/block_design_mig_7series_0_0_in_context.xdc, line 168).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[57]. (constraint file  /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/dcp79/block_design_mig_7series_0_0_in_context.xdc, line 169).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[58]. (constraint file  /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/dcp79/block_design_mig_7series_0_0_in_context.xdc, line 170).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[58]. (constraint file  /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/dcp79/block_design_mig_7series_0_0_in_context.xdc, line 171).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[59]. (constraint file  /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/dcp79/block_design_mig_7series_0_0_in_context.xdc, line 172).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[59]. (constraint file  /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/dcp79/block_design_mig_7series_0_0_in_context.xdc, line 173).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[5]. (constraint file  /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/dcp79/block_design_mig_7series_0_0_in_context.xdc, line 174).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[5]. (constraint file  /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/dcp79/block_design_mig_7series_0_0_in_context.xdc, line 175).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[60]. (constraint file  /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/dcp79/block_design_mig_7series_0_0_in_context.xdc, line 176).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[60]. (constraint file  /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/dcp79/block_design_mig_7series_0_0_in_context.xdc, line 177).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[61]. (constraint file  /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/dcp79/block_design_mig_7series_0_0_in_context.xdc, line 178).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[61]. (constraint file  /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/dcp79/block_design_mig_7series_0_0_in_context.xdc, line 179).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[62]. (constraint file  /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/dcp79/block_design_mig_7series_0_0_in_context.xdc, line 180).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[62]. (constraint file  /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/dcp79/block_design_mig_7series_0_0_in_context.xdc, line 181).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[63]. (constraint file  /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/dcp79/block_design_mig_7series_0_0_in_context.xdc, line 182).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[63]. (constraint file  /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/dcp79/block_design_mig_7series_0_0_in_context.xdc, line 183).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[6]. (constraint file  /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/dcp79/block_design_mig_7series_0_0_in_context.xdc, line 184).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[6]. (constraint file  /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/dcp79/block_design_mig_7series_0_0_in_context.xdc, line 185).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[7]. (constraint file  /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/dcp79/block_design_mig_7series_0_0_in_context.xdc, line 186).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[7]. (constraint file  /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/dcp79/block_design_mig_7series_0_0_in_context.xdc, line 187).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[8]. (constraint file  /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/dcp79/block_design_mig_7series_0_0_in_context.xdc, line 188).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[8]. (constraint file  /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/dcp79/block_design_mig_7series_0_0_in_context.xdc, line 189).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[9]. (constraint file  /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/dcp79/block_design_mig_7series_0_0_in_context.xdc, line 190).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[9]. (constraint file  /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/dcp79/block_design_mig_7series_0_0_in_context.xdc, line 191).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dqs_n[0]. (constraint file  /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/dcp79/block_design_mig_7series_0_0_in_context.xdc, line 192).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dqs_n[0]. (constraint file  /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/dcp79/block_design_mig_7series_0_0_in_context.xdc, line 193).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dqs_n[1]. (constraint file  /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/dcp79/block_design_mig_7series_0_0_in_context.xdc, line 194).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dqs_n[1]. (constraint file  /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/dcp79/block_design_mig_7series_0_0_in_context.xdc, line 195).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dqs_n[2]. (constraint file  /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/dcp79/block_design_mig_7series_0_0_in_context.xdc, line 196).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dqs_n[2]. (constraint file  /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/dcp79/block_design_mig_7series_0_0_in_context.xdc, line 197).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dqs_n[3]. (constraint file  /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/dcp79/block_design_mig_7series_0_0_in_context.xdc, line 198).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dqs_n[3]. (constraint file  /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/dcp79/block_design_mig_7series_0_0_in_context.xdc, line 199).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dqs_n[4]. (constraint file  /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/dcp79/block_design_mig_7series_0_0_in_context.xdc, line 200).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dqs_n[4]. (constraint file  /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/dcp79/block_design_mig_7series_0_0_in_context.xdc, line 201).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dqs_n[5]. (constraint file  /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/dcp79/block_design_mig_7series_0_0_in_context.xdc, line 202).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dqs_n[5]. (constraint file  /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/dcp79/block_design_mig_7series_0_0_in_context.xdc, line 203).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dqs_n[6]. (constraint file  /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/dcp79/block_design_mig_7series_0_0_in_context.xdc, line 204).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dqs_n[6]. (constraint file  /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/dcp79/block_design_mig_7series_0_0_in_context.xdc, line 205).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dqs_n[7]. (constraint file  /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/dcp79/block_design_mig_7series_0_0_in_context.xdc, line 206).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dqs_n[7]. (constraint file  /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/dcp79/block_design_mig_7series_0_0_in_context.xdc, line 207).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dqs_p[0]. (constraint file  /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/dcp79/block_design_mig_7series_0_0_in_context.xdc, line 208).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dqs_p[0]. (constraint file  /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/dcp79/block_design_mig_7series_0_0_in_context.xdc, line 209).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dqs_p[1]. (constraint file  /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/dcp79/block_design_mig_7series_0_0_in_context.xdc, line 210).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dqs_p[1]. (constraint file  /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/dcp79/block_design_mig_7series_0_0_in_context.xdc, line 211).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dqs_p[2]. (constraint file  /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/dcp79/block_design_mig_7series_0_0_in_context.xdc, line 212).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dqs_p[2]. (constraint file  /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/dcp79/block_design_mig_7series_0_0_in_context.xdc, line 213).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dqs_p[3]. (constraint file  /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/dcp79/block_design_mig_7series_0_0_in_context.xdc, line 214).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dqs_p[3]. (constraint file  /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/dcp79/block_design_mig_7series_0_0_in_context.xdc, line 215).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dqs_p[4]. (constraint file  /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/dcp79/block_design_mig_7series_0_0_in_context.xdc, line 216).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dqs_p[4]. (constraint file  /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/dcp79/block_design_mig_7series_0_0_in_context.xdc, line 217).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dqs_p[5]. (constraint file  /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/dcp79/block_design_mig_7series_0_0_in_context.xdc, line 218).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dqs_p[5]. (constraint file  /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/dcp79/block_design_mig_7series_0_0_in_context.xdc, line 219).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dqs_p[6]. (constraint file  /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/dcp79/block_design_mig_7series_0_0_in_context.xdc, line 220).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dqs_p[6]. (constraint file  /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/dcp79/block_design_mig_7series_0_0_in_context.xdc, line 221).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dqs_p[7]. (constraint file  /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/dcp79/block_design_mig_7series_0_0_in_context.xdc, line 222).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dqs_p[7]. (constraint file  /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/dcp79/block_design_mig_7series_0_0_in_context.xdc, line 223).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_odt[0]. (constraint file  /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/dcp79/block_design_mig_7series_0_0_in_context.xdc, line 224).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_odt[0]. (constraint file  /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/dcp79/block_design_mig_7series_0_0_in_context.xdc, line 225).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_ras_n. (constraint file  /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/dcp79/block_design_mig_7series_0_0_in_context.xdc, line 226).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_ras_n. (constraint file  /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/dcp79/block_design_mig_7series_0_0_in_context.xdc, line 227).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_reset_n. (constraint file  /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/dcp79/block_design_mig_7series_0_0_in_context.xdc, line 228).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_reset_n. (constraint file  /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/dcp79/block_design_mig_7series_0_0_in_context.xdc, line 229).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_we_n. (constraint file  /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/dcp79/block_design_mig_7series_0_0_in_context.xdc, line 230).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_we_n. (constraint file  /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/dcp79/block_design_mig_7series_0_0_in_context.xdc, line 231).
Applied set_property IO_BUFFER_TYPE = NONE for sys_diff_clock_clk_n. (constraint file  /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/dcp79/block_design_mig_7series_0_0_in_context.xdc, line 232).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_diff_clock_clk_n. (constraint file  /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/dcp79/block_design_mig_7series_0_0_in_context.xdc, line 233).
Applied set_property IO_BUFFER_TYPE = NONE for sys_diff_clock_clk_p. (constraint file  /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/dcp79/block_design_mig_7series_0_0_in_context.xdc, line 234).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_diff_clock_clk_p. (constraint file  /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/dcp79/block_design_mig_7series_0_0_in_context.xdc, line 235).
Applied set_property IO_BUFFER_TYPE = NONE for gmii_gtx_clk. (constraint file  /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/dcp117/block_design_axi_ethernet_0_0_in_context.xdc, line 22).
Applied set_property CLOCK_BUFFER_TYPE = NONE for gmii_gtx_clk. (constraint file  /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/dcp117/block_design_axi_ethernet_0_0_in_context.xdc, line 23).
Applied set_property IO_BUFFER_TYPE = NONE for gmii_rx_clk. (constraint file  /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/dcp117/block_design_axi_ethernet_0_0_in_context.xdc, line 24).
Applied set_property CLOCK_BUFFER_TYPE = NONE for gmii_rx_clk. (constraint file  /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/dcp117/block_design_axi_ethernet_0_0_in_context.xdc, line 25).
Applied set_property IO_BUFFER_TYPE = NONE for gmii_rx_dv. (constraint file  /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/dcp117/block_design_axi_ethernet_0_0_in_context.xdc, line 26).
Applied set_property CLOCK_BUFFER_TYPE = NONE for gmii_rx_dv. (constraint file  /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/dcp117/block_design_axi_ethernet_0_0_in_context.xdc, line 27).
Applied set_property IO_BUFFER_TYPE = NONE for gmii_rx_er. (constraint file  /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/dcp117/block_design_axi_ethernet_0_0_in_context.xdc, line 28).
Applied set_property CLOCK_BUFFER_TYPE = NONE for gmii_rx_er. (constraint file  /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/dcp117/block_design_axi_ethernet_0_0_in_context.xdc, line 29).
Applied set_property IO_BUFFER_TYPE = NONE for gmii_rxd[0]. (constraint file  /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/dcp117/block_design_axi_ethernet_0_0_in_context.xdc, line 30).
Applied set_property CLOCK_BUFFER_TYPE = NONE for gmii_rxd[0]. (constraint file  /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/dcp117/block_design_axi_ethernet_0_0_in_context.xdc, line 31).
Applied set_property IO_BUFFER_TYPE = NONE for gmii_rxd[1]. (constraint file  /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/dcp117/block_design_axi_ethernet_0_0_in_context.xdc, line 32).
Applied set_property CLOCK_BUFFER_TYPE = NONE for gmii_rxd[1]. (constraint file  /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/dcp117/block_design_axi_ethernet_0_0_in_context.xdc, line 33).
Applied set_property IO_BUFFER_TYPE = NONE for gmii_rxd[2]. (constraint file  /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/dcp117/block_design_axi_ethernet_0_0_in_context.xdc, line 34).
Applied set_property CLOCK_BUFFER_TYPE = NONE for gmii_rxd[2]. (constraint file  /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/dcp117/block_design_axi_ethernet_0_0_in_context.xdc, line 35).
Applied set_property IO_BUFFER_TYPE = NONE for gmii_rxd[3]. (constraint file  /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/dcp117/block_design_axi_ethernet_0_0_in_context.xdc, line 36).
Applied set_property CLOCK_BUFFER_TYPE = NONE for gmii_rxd[3]. (constraint file  /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/dcp117/block_design_axi_ethernet_0_0_in_context.xdc, line 37).
Applied set_property IO_BUFFER_TYPE = NONE for gmii_rxd[4]. (constraint file  /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/dcp117/block_design_axi_ethernet_0_0_in_context.xdc, line 38).
Applied set_property CLOCK_BUFFER_TYPE = NONE for gmii_rxd[4]. (constraint file  /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/dcp117/block_design_axi_ethernet_0_0_in_context.xdc, line 39).
Applied set_property IO_BUFFER_TYPE = NONE for gmii_rxd[5]. (constraint file  /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/dcp117/block_design_axi_ethernet_0_0_in_context.xdc, line 40).
Applied set_property CLOCK_BUFFER_TYPE = NONE for gmii_rxd[5]. (constraint file  /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/dcp117/block_design_axi_ethernet_0_0_in_context.xdc, line 41).
Applied set_property IO_BUFFER_TYPE = NONE for gmii_rxd[6]. (constraint file  /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/dcp117/block_design_axi_ethernet_0_0_in_context.xdc, line 42).
Applied set_property CLOCK_BUFFER_TYPE = NONE for gmii_rxd[6]. (constraint file  /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/dcp117/block_design_axi_ethernet_0_0_in_context.xdc, line 43).
Applied set_property IO_BUFFER_TYPE = NONE for gmii_rxd[7]. (constraint file  /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/dcp117/block_design_axi_ethernet_0_0_in_context.xdc, line 44).
Applied set_property CLOCK_BUFFER_TYPE = NONE for gmii_rxd[7]. (constraint file  /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/dcp117/block_design_axi_ethernet_0_0_in_context.xdc, line 45).
Applied set_property IO_BUFFER_TYPE = NONE for gmii_tx_clk. (constraint file  /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/dcp117/block_design_axi_ethernet_0_0_in_context.xdc, line 46).
Applied set_property CLOCK_BUFFER_TYPE = NONE for gmii_tx_clk. (constraint file  /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/dcp117/block_design_axi_ethernet_0_0_in_context.xdc, line 47).
Applied set_property IO_BUFFER_TYPE = NONE for gmii_tx_en. (constraint file  /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/dcp117/block_design_axi_ethernet_0_0_in_context.xdc, line 48).
Applied set_property CLOCK_BUFFER_TYPE = NONE for gmii_tx_en. (constraint file  /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/dcp117/block_design_axi_ethernet_0_0_in_context.xdc, line 49).
Applied set_property IO_BUFFER_TYPE = NONE for gmii_tx_er. (constraint file  /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/dcp117/block_design_axi_ethernet_0_0_in_context.xdc, line 50).
Applied set_property CLOCK_BUFFER_TYPE = NONE for gmii_tx_er. (constraint file  /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/dcp117/block_design_axi_ethernet_0_0_in_context.xdc, line 51).
Applied set_property IO_BUFFER_TYPE = NONE for gmii_txd[0]. (constraint file  /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/dcp117/block_design_axi_ethernet_0_0_in_context.xdc, line 52).
Applied set_property CLOCK_BUFFER_TYPE = NONE for gmii_txd[0]. (constraint file  /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/dcp117/block_design_axi_ethernet_0_0_in_context.xdc, line 53).
Applied set_property IO_BUFFER_TYPE = NONE for gmii_txd[1]. (constraint file  /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/dcp117/block_design_axi_ethernet_0_0_in_context.xdc, line 54).
Applied set_property CLOCK_BUFFER_TYPE = NONE for gmii_txd[1]. (constraint file  /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/dcp117/block_design_axi_ethernet_0_0_in_context.xdc, line 55).
Applied set_property IO_BUFFER_TYPE = NONE for gmii_txd[2]. (constraint file  /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/dcp117/block_design_axi_ethernet_0_0_in_context.xdc, line 56).
Applied set_property CLOCK_BUFFER_TYPE = NONE for gmii_txd[2]. (constraint file  /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/dcp117/block_design_axi_ethernet_0_0_in_context.xdc, line 57).
Applied set_property IO_BUFFER_TYPE = NONE for gmii_txd[3]. (constraint file  /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/dcp117/block_design_axi_ethernet_0_0_in_context.xdc, line 58).
Applied set_property CLOCK_BUFFER_TYPE = NONE for gmii_txd[3]. (constraint file  /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/dcp117/block_design_axi_ethernet_0_0_in_context.xdc, line 59).
Applied set_property IO_BUFFER_TYPE = NONE for gmii_txd[4]. (constraint file  /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/dcp117/block_design_axi_ethernet_0_0_in_context.xdc, line 60).
Applied set_property CLOCK_BUFFER_TYPE = NONE for gmii_txd[4]. (constraint file  /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/dcp117/block_design_axi_ethernet_0_0_in_context.xdc, line 61).
Applied set_property IO_BUFFER_TYPE = NONE for gmii_txd[5]. (constraint file  /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/dcp117/block_design_axi_ethernet_0_0_in_context.xdc, line 62).
Applied set_property CLOCK_BUFFER_TYPE = NONE for gmii_txd[5]. (constraint file  /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/dcp117/block_design_axi_ethernet_0_0_in_context.xdc, line 63).
Applied set_property IO_BUFFER_TYPE = NONE for gmii_txd[6]. (constraint file  /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/dcp117/block_design_axi_ethernet_0_0_in_context.xdc, line 64).
Applied set_property CLOCK_BUFFER_TYPE = NONE for gmii_txd[6]. (constraint file  /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/dcp117/block_design_axi_ethernet_0_0_in_context.xdc, line 65).
Applied set_property IO_BUFFER_TYPE = NONE for gmii_txd[7]. (constraint file  /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/dcp117/block_design_axi_ethernet_0_0_in_context.xdc, line 66).
Applied set_property CLOCK_BUFFER_TYPE = NONE for gmii_txd[7]. (constraint file  /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/.Xil/Vivado-11692-rumney-LMC-062144/dcp117/block_design_axi_ethernet_0_0_in_context.xdc, line 67).
Applied set_property DONT_TOUCH = true for block_design_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for block_design_i/axi_bram_ctrl_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for block_design_i/axi_dma_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for block_design_i/axi_ethernet_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for block_design_i/axi_intc_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for block_design_i/axi_interconnect_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for block_design_i/axi_interconnect_1/m00_couplers/auto_cc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for block_design_i/axi_interconnect_1/m01_couplers/auto_ds. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for block_design_i/axi_interconnect_1/s00_couplers/auto_us. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for block_design_i/axi_interconnect_1/s01_couplers/auto_us. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for block_design_i/axi_interconnect_1/s02_couplers/auto_us. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for block_design_i/axi_interconnect_1/s03_couplers/auto_us. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for block_design_i/axi_interconnect_1/s04_couplers/auto_us. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for block_design_i/axi_interconnect_1/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for block_design_i/axi_timer_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for block_design_i/axi_uartlite_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for block_design_i/blk_mem_gen_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for block_design_i/clk_wiz_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for block_design_i/mdm_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for block_design_i/microblaze_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for block_design_i/microblaze_0_local_memory/dlmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for block_design_i/microblaze_0_local_memory/dlmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for block_design_i/microblaze_0_local_memory/ilmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for block_design_i/microblaze_0_local_memory/ilmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for block_design_i/microblaze_0_local_memory/lmb_bram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for block_design_i/mig_7series_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for block_design_i/pfs_clk_gen. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for block_design_i/pfs_daughtercard_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for block_design_i/proc_sys_reset_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for block_design_i/rst_mig_7series_0_200M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for block_design_i/simple_ip_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for block_design_i/smartconnect_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for block_design_i/xlconcat_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1779.555 ; gain = 505.383 ; free physical = 1527 ; free virtual = 10310
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1779.555 ; gain = 505.383 ; free physical = 1527 ; free virtual = 10310
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 840 (col length:140)
BRAMs: 890 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3331] design block_design_axi_interconnect_1_0 has unconnected port M01_ACLK
WARNING: [Synth 8-3331] design block_design_axi_interconnect_1_0 has unconnected port M01_ARESETN
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1779.555 ; gain = 505.383 ; free physical = 1516 ; free virtual = 10300
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'block_design_i/mdm_0/Dbg_Clk_0' to pin 'block_design_i/mdm_0/bbstub_Dbg_Clk_0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'block_design_i/mdm_0/Dbg_Update_0' to pin 'block_design_i/mdm_0/bbstub_Dbg_Update_0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'block_design_i/mig_7series_0/ui_addn_clk_0' to pin 'block_design_i/mig_7series_0/bbstub_ui_addn_clk_0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'block_design_i/mig_7series_0/ui_addn_clk_1' to pin 'block_design_i/mig_7series_0/bbstub_ui_addn_clk_1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'block_design_i/mig_7series_0/ui_addn_clk_2' to pin 'block_design_i/mig_7series_0/bbstub_ui_addn_clk_2/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'block_design_i/mig_7series_0/ui_addn_clk_3' to pin 'block_design_i/mig_7series_0/bbstub_ui_addn_clk_3/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'block_design_i/mig_7series_0/ui_addn_clk_4' to pin 'block_design_i/mig_7series_0/bbstub_ui_addn_clk_4/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'block_design_i/mig_7series_0/ui_clk' to pin 'block_design_i/mig_7series_0/bbstub_ui_clk/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'block_design_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/BRAM_Clk_A' to pin 'block_design_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/bbstub_BRAM_Clk_A/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'block_design_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/BRAM_Clk_A' to pin 'block_design_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/bbstub_BRAM_Clk_A/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'block_design_i/axi_bram_ctrl_0/bram_clk_a' to pin 'block_design_i/axi_bram_ctrl_0/bbstub_bram_clk_a/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'block_design_i/axi_ethernet_0/gmii_tx_en' to pin 'block_design_i/axi_ethernet_0/bbstub_gmii_tx_en/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'block_design_i/axi_ethernet_0/gmii_tx_er' to pin 'block_design_i/axi_ethernet_0/bbstub_gmii_tx_er/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'block_design_i/axi_ethernet_0/interrupt' to pin 'block_design_i/axi_ethernet_0/bbstub_interrupt/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'block_design_i/axi_ethernet_0/m_axis_rxd_tlast' to pin 'block_design_i/axi_ethernet_0/bbstub_m_axis_rxd_tlast/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'block_design_i/axi_ethernet_0/m_axis_rxd_tvalid' to pin 'block_design_i/axi_ethernet_0/bbstub_m_axis_rxd_tvalid/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'block_design_i/axi_ethernet_0/m_axis_rxs_tlast' to pin 'block_design_i/axi_ethernet_0/bbstub_m_axis_rxs_tlast/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'block_design_i/axi_ethernet_0/m_axis_rxs_tvalid' to pin 'block_design_i/axi_ethernet_0/bbstub_m_axis_rxs_tvalid/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'block_design_i/axi_ethernet_0/mac_irq' to pin 'block_design_i/axi_ethernet_0/bbstub_mac_irq/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'block_design_i/axi_ethernet_0/mdio_mdc' to pin 'block_design_i/axi_ethernet_0/bbstub_mdio_mdc/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'block_design_i/axi_ethernet_0/mdio_mdio_o' to pin 'block_design_i/axi_ethernet_0/bbstub_mdio_mdio_o/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'block_design_i/axi_ethernet_0/mdio_mdio_t' to pin 'block_design_i/axi_ethernet_0/bbstub_mdio_mdio_t/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'block_design_i/axi_ethernet_0/s_axi_arready' to pin 'block_design_i/axi_ethernet_0/bbstub_s_axi_arready/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'block_design_i/axi_ethernet_0/s_axi_awready' to pin 'block_design_i/axi_ethernet_0/bbstub_s_axi_awready/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'block_design_i/axi_ethernet_0/s_axi_bvalid' to pin 'block_design_i/axi_ethernet_0/bbstub_s_axi_bvalid/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'block_design_i/axi_ethernet_0/s_axi_rvalid' to pin 'block_design_i/axi_ethernet_0/bbstub_s_axi_rvalid/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'block_design_i/axi_ethernet_0/s_axi_wready' to pin 'block_design_i/axi_ethernet_0/bbstub_s_axi_wready/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'block_design_i/axi_ethernet_0/s_axis_txc_tready' to pin 'block_design_i/axi_ethernet_0/bbstub_s_axis_txc_tready/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'block_design_i/axi_ethernet_0/s_axis_txd_tready' to pin 'block_design_i/axi_ethernet_0/bbstub_s_axis_txd_tready/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'block_design_i/axi_ethernet_0/gmii_gtx_clk' to pin 'block_design_i/axi_ethernet_0/bbstub_gmii_gtx_clk/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'block_design_i/axi_ethernet_0/gtx_clk' to 'block_design_i/clk_wiz_0/bbstub_clk_eth_gtx/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'block_design_i/clk_wiz_0/clk_in1' to pin 'block_design_i/mig_7series_0/bbstub_ui_addn_clk_0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'block_design_i/clk_wiz_0/clk_eth_gtx' to pin 'block_design_i/clk_wiz_0/bbstub_clk_eth_gtx/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'block_design_i/clk_wiz_0/clk_in1' to 'block_design_i/mig_7series_0/bbstub_ui_addn_clk_0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'block_design_i/clk_wiz_0/clk_eth_ref' to pin 'block_design_i/clk_wiz_0/bbstub_clk_eth_ref/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'block_design_i/clk_wiz_0/clk_in1' to 'block_design_i/mig_7series_0/bbstub_ui_addn_clk_0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'block_design_i/pfs_clk_gen/clk_in1' to pin 'block_design_i/mig_7series_0/bbstub_ui_clk/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'block_design_i/pfs_clk_gen/pfs_ser_clk' to pin 'block_design_i/pfs_clk_gen/bbstub_pfs_ser_clk/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'block_design_i/pfs_clk_gen/clk_in1' to 'block_design_i/mig_7series_0/bbstub_ui_clk/O'
INFO: [Synth 8-5819] Moved 36 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1779.555 ; gain = 505.383 ; free physical = 1348 ; free virtual = 10151
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1779.555 ; gain = 505.383 ; free physical = 1348 ; free virtual = 10151
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1779.555 ; gain = 505.383 ; free physical = 1346 ; free virtual = 10148
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1779.555 ; gain = 505.383 ; free physical = 1346 ; free virtual = 10147
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1779.555 ; gain = 505.383 ; free physical = 1346 ; free virtual = 10147
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1779.555 ; gain = 505.383 ; free physical = 1352 ; free virtual = 10154
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1779.555 ; gain = 505.383 ; free physical = 1352 ; free virtual = 10154
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1779.555 ; gain = 505.383 ; free physical = 1352 ; free virtual = 10154
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1779.555 ; gain = 505.383 ; free physical = 1352 ; free virtual = 10153
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------------------------------+----------+
|      |BlackBox name                         |Instances |
+------+--------------------------------------+----------+
|1     |block_design_xbar_1                   |         1|
|2     |block_design_auto_cc_0                |         1|
|3     |block_design_auto_ds_0                |         1|
|4     |block_design_auto_us_0                |         1|
|5     |block_design_auto_us_1                |         1|
|6     |block_design_auto_us_2                |         1|
|7     |block_design_auto_us_3                |         1|
|8     |block_design_auto_us_4                |         1|
|9     |block_design_axi_bram_ctrl_0_0        |         1|
|10    |block_design_axi_dma_0_0              |         1|
|11    |block_design_axi_ethernet_0_0         |         1|
|12    |block_design_axi_intc_0_0             |         1|
|13    |block_design_axi_timer_0_0            |         1|
|14    |block_design_axi_uartlite_0_0         |         1|
|15    |block_design_blk_mem_gen_0_0          |         1|
|16    |block_design_clk_wiz_0_0              |         1|
|17    |block_design_mdm_0_0                  |         1|
|18    |block_design_microblaze_0_0           |         1|
|19    |block_design_mig_7series_0_0          |         1|
|20    |block_design_clk_wiz_1_0              |         1|
|21    |block_design_pfs_daughtercard_0_0     |         1|
|22    |block_design_proc_sys_reset_0_1       |         1|
|23    |block_design_rst_mig_7series_0_200M_0 |         1|
|24    |block_design_simple_ip_0_0            |         1|
|25    |block_design_smartconnect_0_1         |         1|
|26    |block_design_xlconcat_0_0             |         1|
|27    |block_design_dlmb_bram_if_cntlr_0     |         1|
|28    |block_design_dlmb_v10_0               |         1|
|29    |block_design_ilmb_bram_if_cntlr_0     |         1|
|30    |block_design_ilmb_v10_0               |         1|
|31    |block_design_lmb_bram_0               |         1|
+------+--------------------------------------+----------+

Report Cell Usage: 
+------+--------------------------------------+------+
|      |Cell                                  |Count |
+------+--------------------------------------+------+
|1     |block_design_auto_cc_0                |     1|
|2     |block_design_auto_ds_0                |     1|
|3     |block_design_auto_us_0                |     1|
|4     |block_design_auto_us_1                |     1|
|5     |block_design_auto_us_2                |     1|
|6     |block_design_auto_us_3                |     1|
|7     |block_design_auto_us_4                |     1|
|8     |block_design_axi_bram_ctrl_0_0        |     1|
|9     |block_design_axi_dma_0_0              |     1|
|10    |block_design_axi_ethernet_0_0         |     1|
|11    |block_design_axi_intc_0_0             |     1|
|12    |block_design_axi_timer_0_0            |     1|
|13    |block_design_axi_uartlite_0_0         |     1|
|14    |block_design_blk_mem_gen_0_0          |     1|
|15    |block_design_clk_wiz_0_0              |     1|
|16    |block_design_clk_wiz_1_0              |     1|
|17    |block_design_dlmb_bram_if_cntlr_0     |     1|
|18    |block_design_dlmb_v10_0               |     1|
|19    |block_design_ilmb_bram_if_cntlr_0     |     1|
|20    |block_design_ilmb_v10_0               |     1|
|21    |block_design_lmb_bram_0               |     1|
|22    |block_design_mdm_0_0                  |     1|
|23    |block_design_microblaze_0_0           |     1|
|24    |block_design_mig_7series_0_0          |     1|
|25    |block_design_pfs_daughtercard_0_0     |     1|
|26    |block_design_proc_sys_reset_0_1       |     1|
|27    |block_design_rst_mig_7series_0_200M_0 |     1|
|28    |block_design_simple_ip_0_0            |     1|
|29    |block_design_smartconnect_0_1         |     1|
|30    |block_design_xbar_1                   |     1|
|31    |block_design_xlconcat_0_0             |     1|
|32    |IBUF                                  |    14|
|33    |IOBUF                                 |     1|
|34    |OBUF                                  |    35|
+------+--------------------------------------+------+

Report Instance Areas: 
+------+------------------------------+--------------------------------------+------+
|      |Instance                      |Module                                |Cells |
+------+------------------------------+--------------------------------------+------+
|1     |top                           |                                      | 11465|
|2     |  block_design_i              |block_design                          | 11415|
|3     |    axi_interconnect_1        |block_design_axi_interconnect_1_0     |  8304|
|4     |      m00_couplers            |m00_couplers_imp_8VM9PK               |  1238|
|5     |      m01_couplers            |m01_couplers_imp_2GAWYW               |   668|
|6     |      s00_couplers            |s00_couplers_imp_QE4JF                |   646|
|7     |      s01_couplers            |s01_couplers_imp_5Z8723               |   100|
|8     |      s02_couplers            |s02_couplers_imp_CH1REJ               |   746|
|9     |      s03_couplers            |s03_couplers_imp_GLY5H7               |   746|
|10    |      s04_couplers            |s04_couplers_imp_Q368HN               |   100|
|11    |    microblaze_0_local_memory |microblaze_0_local_memory_imp_1MRBCIZ |   494|
+------+------------------------------+--------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1779.555 ; gain = 505.383 ; free physical = 1351 ; free virtual = 10153
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1779.555 ; gain = 117.500 ; free physical = 1401 ; free virtual = 10202
Synthesis Optimization Complete : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1779.555 ; gain = 505.383 ; free physical = 1401 ; free virtual = 10202
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 15 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 1 instances

143 Infos, 113 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1779.555 ; gain = 516.383 ; free physical = 1381 ; free virtual = 10181
INFO: [Common 17-1381] The checkpoint '/storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.runs/synth_1/block_design_wrapper.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.13 . Memory (MB): peak = 1779.555 ; gain = 0.000 ; free physical = 1379 ; free virtual = 10182
INFO: [Common 17-206] Exiting Vivado at Thu Sep  7 16:38:33 2017...
