
*** Running vivado
    with args -log Wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Wrapper.tcl



****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source Wrapper.tcl -notrace
Command: synth_design -top Wrapper -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 1960
WARNING: [Synth 8-6901] identifier 'p_data_rdy' is used before its declaration [C:/Users/johnj/dev/ece350/processor/processor.v:220]
WARNING: [Synth 8-6901] identifier 'p_ir_final' is used before its declaration [C:/Users/johnj/dev/ece350/processor/processor.v:220]
WARNING: [Synth 8-6901] identifier 'p_data_rdy' is used before its declaration [C:/Users/johnj/dev/ece350/processor/processor.v:221]
WARNING: [Synth 8-6901] identifier 'p_data' is used before its declaration [C:/Users/johnj/dev/ece350/processor/processor.v:221]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 1080.250 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Wrapper' [C:/Users/johnj/dev/ece350/processor/Wrapper.v:27]
	Parameter INSTR_FILE bound to: C:/Users/johnj/dev/ece350/processor/Test Files/Memory Files/sort - type: string 
INFO: [Synth 8-6157] synthesizing module 'processor' [C:/Users/johnj/dev/ece350/processor/processor.v:20]
INFO: [Synth 8-6157] synthesizing module 'reg32' [C:/Users/johnj/dev/ece350/processor/my_modules/regfile/reg32.v:2]
INFO: [Synth 8-6157] synthesizing module 'dffe_ref' [C:/Users/johnj/dev/ece350/processor/Provided Behavioral Components/dffe_ref.v:1]
INFO: [Synth 8-6155] done synthesizing module 'dffe_ref' (1#1) [C:/Users/johnj/dev/ece350/processor/Provided Behavioral Components/dffe_ref.v:1]
INFO: [Synth 8-6155] done synthesizing module 'reg32' (2#1) [C:/Users/johnj/dev/ece350/processor/my_modules/regfile/reg32.v:2]
INFO: [Synth 8-6157] synthesizing module 'cla32bit' [C:/Users/johnj/dev/ece350/processor/my_modules/alu/cla/cla32bit.v:1]
INFO: [Synth 8-6157] synthesizing module 'cla8bit' [C:/Users/johnj/dev/ece350/processor/my_modules/alu/cla/cla8bit.v:1]
INFO: [Synth 8-6155] done synthesizing module 'cla8bit' (3#1) [C:/Users/johnj/dev/ece350/processor/my_modules/alu/cla/cla8bit.v:1]
INFO: [Synth 8-6155] done synthesizing module 'cla32bit' (4#1) [C:/Users/johnj/dev/ece350/processor/my_modules/alu/cla/cla32bit.v:1]
WARNING: [Synth 8-7071] port 'Cout' of module 'cla32bit' is unconnected for instance 'pc_incrementer' [C:/Users/johnj/dev/ece350/processor/processor.v:76]
WARNING: [Synth 8-7071] port 'and_32' of module 'cla32bit' is unconnected for instance 'pc_incrementer' [C:/Users/johnj/dev/ece350/processor/processor.v:76]
WARNING: [Synth 8-7071] port 'or_32' of module 'cla32bit' is unconnected for instance 'pc_incrementer' [C:/Users/johnj/dev/ece350/processor/processor.v:76]
WARNING: [Synth 8-7023] instance 'pc_incrementer' of module 'cla32bit' has 7 connections declared, but only 4 given [C:/Users/johnj/dev/ece350/processor/processor.v:76]
INFO: [Synth 8-6157] synthesizing module 'decoder32' [C:/Users/johnj/dev/ece350/processor/my_modules/regfile/decoder32.v:1]
INFO: [Synth 8-6155] done synthesizing module 'decoder32' (5#1) [C:/Users/johnj/dev/ece350/processor/my_modules/regfile/decoder32.v:1]
INFO: [Synth 8-6157] synthesizing module 'alu' [C:/Users/johnj/dev/ece350/processor/my_modules/alu/alu.v:1]
INFO: [Synth 8-6157] synthesizing module 'mux_32' [C:/Users/johnj/dev/ece350/processor/my_modules/alu/mux/mux_32.v:1]
INFO: [Synth 8-6157] synthesizing module 'mux_8' [C:/Users/johnj/dev/ece350/processor/my_modules/alu/mux/mux_8.v:1]
INFO: [Synth 8-6157] synthesizing module 'mux_4' [C:/Users/johnj/dev/ece350/processor/my_modules/alu/mux/mux_4.v:1]
INFO: [Synth 8-6157] synthesizing module 'mux_2' [C:/Users/johnj/dev/ece350/processor/my_modules/alu/mux/mux_2.v:1]
INFO: [Synth 8-6155] done synthesizing module 'mux_2' (6#1) [C:/Users/johnj/dev/ece350/processor/my_modules/alu/mux/mux_2.v:1]
INFO: [Synth 8-6155] done synthesizing module 'mux_4' (7#1) [C:/Users/johnj/dev/ece350/processor/my_modules/alu/mux/mux_4.v:1]
INFO: [Synth 8-6155] done synthesizing module 'mux_8' (8#1) [C:/Users/johnj/dev/ece350/processor/my_modules/alu/mux/mux_8.v:1]
INFO: [Synth 8-6155] done synthesizing module 'mux_32' (9#1) [C:/Users/johnj/dev/ece350/processor/my_modules/alu/mux/mux_32.v:1]
INFO: [Synth 8-6157] synthesizing module 'not_32' [C:/Users/johnj/dev/ece350/processor/my_modules/alu/not_32.v:1]
INFO: [Synth 8-6155] done synthesizing module 'not_32' (10#1) [C:/Users/johnj/dev/ece350/processor/my_modules/alu/not_32.v:1]
INFO: [Synth 8-6157] synthesizing module 'left_shift_32_barrel' [C:/Users/johnj/dev/ece350/processor/my_modules/alu/shifter/left_shift_32_barrel.v:1]
INFO: [Synth 8-6157] synthesizing module 'left_shift_16' [C:/Users/johnj/dev/ece350/processor/my_modules/alu/shifter/left_shift_16.v:1]
INFO: [Synth 8-6155] done synthesizing module 'left_shift_16' (11#1) [C:/Users/johnj/dev/ece350/processor/my_modules/alu/shifter/left_shift_16.v:1]
INFO: [Synth 8-6157] synthesizing module 'left_shift_8' [C:/Users/johnj/dev/ece350/processor/my_modules/alu/shifter/left_shift_8.v:1]
INFO: [Synth 8-6155] done synthesizing module 'left_shift_8' (12#1) [C:/Users/johnj/dev/ece350/processor/my_modules/alu/shifter/left_shift_8.v:1]
INFO: [Synth 8-6157] synthesizing module 'left_shift_4' [C:/Users/johnj/dev/ece350/processor/my_modules/alu/shifter/left_shift_4.v:1]
INFO: [Synth 8-6155] done synthesizing module 'left_shift_4' (13#1) [C:/Users/johnj/dev/ece350/processor/my_modules/alu/shifter/left_shift_4.v:1]
INFO: [Synth 8-6157] synthesizing module 'left_shift_2' [C:/Users/johnj/dev/ece350/processor/my_modules/alu/shifter/left_shift_2.v:1]
INFO: [Synth 8-6155] done synthesizing module 'left_shift_2' (14#1) [C:/Users/johnj/dev/ece350/processor/my_modules/alu/shifter/left_shift_2.v:1]
INFO: [Synth 8-6157] synthesizing module 'left_shift_1' [C:/Users/johnj/dev/ece350/processor/my_modules/alu/shifter/left_shift_1.v:1]
INFO: [Synth 8-6155] done synthesizing module 'left_shift_1' (15#1) [C:/Users/johnj/dev/ece350/processor/my_modules/alu/shifter/left_shift_1.v:1]
INFO: [Synth 8-6155] done synthesizing module 'left_shift_32_barrel' (16#1) [C:/Users/johnj/dev/ece350/processor/my_modules/alu/shifter/left_shift_32_barrel.v:1]
INFO: [Synth 8-6155] done synthesizing module 'alu' (17#1) [C:/Users/johnj/dev/ece350/processor/my_modules/alu/alu.v:1]
WARNING: [Synth 8-7071] port 'Cout' of module 'cla32bit' is unconnected for instance 'pc_adder' [C:/Users/johnj/dev/ece350/processor/processor.v:167]
WARNING: [Synth 8-7071] port 'and_32' of module 'cla32bit' is unconnected for instance 'pc_adder' [C:/Users/johnj/dev/ece350/processor/processor.v:167]
WARNING: [Synth 8-7071] port 'or_32' of module 'cla32bit' is unconnected for instance 'pc_adder' [C:/Users/johnj/dev/ece350/processor/processor.v:167]
WARNING: [Synth 8-7023] instance 'pc_adder' of module 'cla32bit' has 7 connections declared, but only 4 given [C:/Users/johnj/dev/ece350/processor/processor.v:167]
INFO: [Synth 8-6157] synthesizing module 'multdiv' [C:/Users/johnj/dev/ece350/processor/my_modules/multdiv/multdiv.v:1]
WARNING: [Synth 8-7071] port 'clr' of module 'dffe_ref' is unconnected for instance 'dividend_sign_latch' [C:/Users/johnj/dev/ece350/processor/my_modules/multdiv/multdiv.v:42]
WARNING: [Synth 8-7023] instance 'dividend_sign_latch' of module 'dffe_ref' has 5 connections declared, but only 4 given [C:/Users/johnj/dev/ece350/processor/my_modules/multdiv/multdiv.v:42]
INFO: [Synth 8-6157] synthesizing module 'tff' [C:/Users/johnj/dev/ece350/processor/my_modules/multdiv/t_flip-flop/tff.v:1]
INFO: [Synth 8-6155] done synthesizing module 'tff' (18#1) [C:/Users/johnj/dev/ece350/processor/my_modules/multdiv/t_flip-flop/tff.v:1]
WARNING: [Synth 8-7071] port 'qn' of module 'tff' is unconnected for instance 'toggle_running' [C:/Users/johnj/dev/ece350/processor/my_modules/multdiv/multdiv.v:45]
WARNING: [Synth 8-7023] instance 'toggle_running' of module 'tff' has 6 connections declared, but only 5 given [C:/Users/johnj/dev/ece350/processor/my_modules/multdiv/multdiv.v:45]
WARNING: [Synth 8-7071] port 'clear' of module 'reg32' is unconnected for instance 'M_reg' [C:/Users/johnj/dev/ece350/processor/my_modules/multdiv/multdiv.v:48]
WARNING: [Synth 8-7023] instance 'M_reg' of module 'reg32' has 5 connections declared, but only 4 given [C:/Users/johnj/dev/ece350/processor/my_modules/multdiv/multdiv.v:48]
INFO: [Synth 8-6157] synthesizing module 'negate_32' [C:/Users/johnj/dev/ece350/processor/my_modules/multdiv/negate_32.v:1]
WARNING: [Synth 8-7071] port 'Cout' of module 'cla32bit' is unconnected for instance 'adder' [C:/Users/johnj/dev/ece350/processor/my_modules/multdiv/negate_32.v:8]
WARNING: [Synth 8-7071] port 'and_32' of module 'cla32bit' is unconnected for instance 'adder' [C:/Users/johnj/dev/ece350/processor/my_modules/multdiv/negate_32.v:8]
WARNING: [Synth 8-7071] port 'or_32' of module 'cla32bit' is unconnected for instance 'adder' [C:/Users/johnj/dev/ece350/processor/my_modules/multdiv/negate_32.v:8]
WARNING: [Synth 8-7023] instance 'adder' of module 'cla32bit' has 7 connections declared, but only 4 given [C:/Users/johnj/dev/ece350/processor/my_modules/multdiv/negate_32.v:8]
INFO: [Synth 8-6155] done synthesizing module 'negate_32' (19#1) [C:/Users/johnj/dev/ece350/processor/my_modules/multdiv/negate_32.v:1]
WARNING: [Synth 8-7071] port 'overflow' of module 'negate_32' is unconnected for instance 'negate_dividend' [C:/Users/johnj/dev/ece350/processor/my_modules/multdiv/multdiv.v:53]
WARNING: [Synth 8-7023] instance 'negate_dividend' of module 'negate_32' has 4 connections declared, but only 3 given [C:/Users/johnj/dev/ece350/processor/my_modules/multdiv/multdiv.v:53]
INFO: [Synth 8-6157] synthesizing module 'reg65' [C:/Users/johnj/dev/ece350/processor/my_modules/multdiv/reg65.v:1]
INFO: [Synth 8-6155] done synthesizing module 'reg65' (20#1) [C:/Users/johnj/dev/ece350/processor/my_modules/multdiv/reg65.v:1]
WARNING: [Synth 8-7071] port 'clear' of module 'reg65' is unconnected for instance 'A_reg' [C:/Users/johnj/dev/ece350/processor/my_modules/multdiv/multdiv.v:63]
WARNING: [Synth 8-7023] instance 'A_reg' of module 'reg65' has 5 connections declared, but only 4 given [C:/Users/johnj/dev/ece350/processor/my_modules/multdiv/multdiv.v:63]
WARNING: [Synth 8-7071] port 'overflow' of module 'negate_32' is unconnected for instance 'result_negate' [C:/Users/johnj/dev/ece350/processor/my_modules/multdiv/multdiv.v:67]
WARNING: [Synth 8-7023] instance 'result_negate' of module 'negate_32' has 4 connections declared, but only 3 given [C:/Users/johnj/dev/ece350/processor/my_modules/multdiv/multdiv.v:67]
WARNING: [Synth 8-7071] port 'and_32' of module 'cla32bit' is unconnected for instance 'CLA32' [C:/Users/johnj/dev/ece350/processor/my_modules/multdiv/multdiv.v:81]
WARNING: [Synth 8-7071] port 'or_32' of module 'cla32bit' is unconnected for instance 'CLA32' [C:/Users/johnj/dev/ece350/processor/my_modules/multdiv/multdiv.v:81]
WARNING: [Synth 8-7023] instance 'CLA32' of module 'cla32bit' has 7 connections declared, but only 5 given [C:/Users/johnj/dev/ece350/processor/my_modules/multdiv/multdiv.v:81]
INFO: [Synth 8-6157] synthesizing module 'counter_mod32' [C:/Users/johnj/dev/ece350/processor/my_modules/multdiv/counter/counter_mod32.v:1]
WARNING: [Synth 8-7071] port 'qn' of module 'tff' is unconnected for instance 'tff1' [C:/Users/johnj/dev/ece350/processor/my_modules/multdiv/counter/counter_mod32.v:10]
WARNING: [Synth 8-7023] instance 'tff1' of module 'tff' has 6 connections declared, but only 5 given [C:/Users/johnj/dev/ece350/processor/my_modules/multdiv/counter/counter_mod32.v:10]
WARNING: [Synth 8-7071] port 'qn' of module 'tff' is unconnected for instance 'tff1' [C:/Users/johnj/dev/ece350/processor/my_modules/multdiv/counter/counter_mod32.v:10]
WARNING: [Synth 8-7023] instance 'tff1' of module 'tff' has 6 connections declared, but only 5 given [C:/Users/johnj/dev/ece350/processor/my_modules/multdiv/counter/counter_mod32.v:10]
WARNING: [Synth 8-7071] port 'qn' of module 'tff' is unconnected for instance 'tff1' [C:/Users/johnj/dev/ece350/processor/my_modules/multdiv/counter/counter_mod32.v:10]
WARNING: [Synth 8-7023] instance 'tff1' of module 'tff' has 6 connections declared, but only 5 given [C:/Users/johnj/dev/ece350/processor/my_modules/multdiv/counter/counter_mod32.v:10]
WARNING: [Synth 8-7071] port 'qn' of module 'tff' is unconnected for instance 'tff1' [C:/Users/johnj/dev/ece350/processor/my_modules/multdiv/counter/counter_mod32.v:10]
WARNING: [Synth 8-7023] instance 'tff1' of module 'tff' has 6 connections declared, but only 5 given [C:/Users/johnj/dev/ece350/processor/my_modules/multdiv/counter/counter_mod32.v:10]
WARNING: [Synth 8-7071] port 'qn' of module 'tff' is unconnected for instance 'tff1' [C:/Users/johnj/dev/ece350/processor/my_modules/multdiv/counter/counter_mod32.v:10]
WARNING: [Synth 8-7023] instance 'tff1' of module 'tff' has 6 connections declared, but only 5 given [C:/Users/johnj/dev/ece350/processor/my_modules/multdiv/counter/counter_mod32.v:10]
WARNING: [Synth 8-7071] port 'qn' of module 'tff' is unconnected for instance 'tff1' [C:/Users/johnj/dev/ece350/processor/my_modules/multdiv/counter/counter_mod32.v:10]
WARNING: [Synth 8-7023] instance 'tff1' of module 'tff' has 6 connections declared, but only 5 given [C:/Users/johnj/dev/ece350/processor/my_modules/multdiv/counter/counter_mod32.v:10]
INFO: [Synth 8-6155] done synthesizing module 'counter_mod32' (21#1) [C:/Users/johnj/dev/ece350/processor/my_modules/multdiv/counter/counter_mod32.v:1]
INFO: [Synth 8-6155] done synthesizing module 'multdiv' (22#1) [C:/Users/johnj/dev/ece350/processor/my_modules/multdiv/multdiv.v:1]
INFO: [Synth 8-6155] done synthesizing module 'processor' (23#1) [C:/Users/johnj/dev/ece350/processor/processor.v:20]
INFO: [Synth 8-6157] synthesizing module 'ROM' [C:/Users/johnj/dev/ece350/processor/ROM.v:2]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDRESS_WIDTH bound to: 12 - type: integer 
	Parameter DEPTH bound to: 4096 - type: integer 
	Parameter MEMFILE bound to: 544'b0100001100111010001011110101010101110011011001010111001001110011001011110110101001101111011010000110111001101010001011110110010001100101011101100010111101100101011000110110010100110011001101010011000000101111011100000111001001101111011000110110010101110011011100110110111101110010001011110101010001100101011100110111010000100000010001100110100101101100011001010111001100101111010011010110010101101101011011110111001001111001001000000100011001101001011011000110010101110011001011110111001101101111011100100111010000101110011011010110010101101101 
INFO: [Synth 8-3876] $readmem data file 'C:/Users/johnj/dev/ece350/processor/Test Files/Memory Files/sort.mem' is read successfully [C:/Users/johnj/dev/ece350/processor/ROM.v:11]
INFO: [Synth 8-6155] done synthesizing module 'ROM' (24#1) [C:/Users/johnj/dev/ece350/processor/ROM.v:2]
INFO: [Synth 8-6157] synthesizing module 'regfile' [C:/Users/johnj/dev/ece350/processor/my_modules/regfile/regfile.v:1]
INFO: [Synth 8-6155] done synthesizing module 'regfile' (25#1) [C:/Users/johnj/dev/ece350/processor/my_modules/regfile/regfile.v:1]
INFO: [Synth 8-6157] synthesizing module 'RAM' [C:/Users/johnj/dev/ece350/processor/RAM.v:2]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDRESS_WIDTH bound to: 12 - type: integer 
	Parameter DEPTH bound to: 4096 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'RAM' (26#1) [C:/Users/johnj/dev/ece350/processor/RAM.v:2]
INFO: [Synth 8-6155] done synthesizing module 'Wrapper' (27#1) [C:/Users/johnj/dev/ece350/processor/Wrapper.v:27]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1080.250 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1080.250 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1080.250 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.105 . Memory (MB): peak = 1080.250 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/johnj/dev/ece350/processor/master.xdc]
Finished Parsing XDC File [C:/Users/johnj/dev/ece350/processor/master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/johnj/dev/ece350/processor/master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1080.250 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 1080.250 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 1080.250 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 1080.250 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 1080.250 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 1080.250 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 192   
	   2 Input      1 Bit         XORs := 5     
+---XORs : 
	                3 Bit    Wide XORs := 1     
	                2 Bit    Wide XORs := 4     
+---Registers : 
	               32 Bit    Registers := 1     
	               30 Bit    Registers := 1     
	                1 Bit    Registers := 1547  
+---RAMs : 
	             128K Bit	(4096 X 32 bit)          RAMs := 1     
+---ROMs : 
	                    ROMs := 1     
+---Muxes : 
	   2 Input   65 Bit        Muxes := 4     
	   2 Input   32 Bit        Muxes := 63    
	   2 Input    5 Bit        Muxes := 8     
	   2 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 4     
	   2 Input    1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 1080.250 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping	Report
+------------+---------------------+---------------+----------------+
|Module Name | RTL Object          | Depth x Width | Implemented As | 
+------------+---------------------+---------------+----------------+
|Wrapper     | InstMem/dataOut_reg | 4096x30       | Block RAM      | 
+------------+---------------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:16 . Memory (MB): peak = 1080.250 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:16 . Memory (MB): peak = 1080.250 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:10 ; elapsed = 00:00:16 . Memory (MB): peak = 1080.250 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:11 ; elapsed = 00:00:18 . Memory (MB): peak = 1080.250 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:11 ; elapsed = 00:00:18 . Memory (MB): peak = 1080.250 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:11 ; elapsed = 00:00:18 . Memory (MB): peak = 1080.250 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:11 ; elapsed = 00:00:18 . Memory (MB): peak = 1080.250 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:18 . Memory (MB): peak = 1080.250 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:11 ; elapsed = 00:00:18 . Memory (MB): peak = 1080.250 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |IBUF |    16|
|2     |OBUF |    16|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:11 ; elapsed = 00:00:18 . Memory (MB): peak = 1080.250 ; gain = 0.000
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:07 ; elapsed = 00:00:16 . Memory (MB): peak = 1080.250 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:11 ; elapsed = 00:00:18 . Memory (MB): peak = 1080.250 ; gain = 0.000
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1080.250 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1080.250 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
68 Infos, 43 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:22 . Memory (MB): peak = 1080.250 ; gain = 66.836
INFO: [Common 17-1381] The checkpoint 'C:/Users/johnj/dev/ece350/FatMan/FatMan.runs/synth_1/Wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Wrapper_utilization_synth.rpt -pb Wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Mar 27 18:44:49 2023...
