Lattice Timing Report -  Setup  and Hold, Version Radiant Software (64-bit) 3.0.0.24.1

Thu Nov 18 15:12:33 2021

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2021 Lattice Semiconductor Corporation,  All rights reserved.

Command line:    timing -sethld -v 10 -u 10 -endpoints 10 -nperend 1 -html -rpt ModuloAlarmaTP2_impl_1.tws ModuloAlarmaTP2_impl_1_syn.udb -gui

-----------------------------------------
Design:          MainModule
Family:          iCE40UP
Device:          iCE40UP5K
Package:         SG48
Performance:     High-Performance_1.2V
Package Status:                     Preliminary    Version 1.5
-----------------------------------------


=====================================================================
                    Table of Contents
=====================================================================
    1  DESIGN CHECKING
        1.1  SDC Constraints
        1.2  Combinational Loop
    2  CLOCK SUMMARY
        2.1  Clock SERCLK_OUT_c
    3  TIMING ANALYSIS SUMMARY
        3.1  Overall (Setup and Hold)
            3.1.1  Constraint Coverage
            3.1.2  Timing Errors
            3.1.3  Total Timing Score
        3.2  Setup Summary Report
        3.3  Hold Summary Report
        3.4  Unconstrained Report
            3.4.1  Unconstrained Start/End Points
            3.4.2  Start/End Points Without Timing Constraints
    4  DETAILED REPORT
        4.1  Setup Detailed Report
        4.2  Hold Detailed Report

=====================================================================
                    End of Table of Contents
=====================================================================

==============================================
1  DESIGN CHECKING
==============================================

1.1  SDC Constraints
=====================
create_clock -name {SERCLK_OUT_c} -period 100000 [get_pins {OSCInst1/CLKLF }] 

1.2  Combinational Loop
========================
Combinational Loops
-------------------
++++ Loop1
i454_4_lut/B	->	i454_4_lut/Z

++++ Loop2
i1776_4_lut/Z	->	i1_4_lut_adj_40/Z

++++ Loop3
i456_4_lut/A	->	i456_4_lut/Z

++++ Loop4
keyboard/i476_3_lut/A	->	keyboard/i476_3_lut/Z

++++ Loop5
keyboard/i478_3_lut/A	->	keyboard/i478_3_lut/Z

++++ Loop6
keyboard/i474_3_lut/A	->	keyboard/i474_3_lut/Z

++++ Loop7
keyboard/i472_3_lut/A	->	keyboard/i472_3_lut/Z

++++ Loop8
keyboard/i458_3_lut/A	->	keyboard/i458_3_lut/Z

++++ Loop9
keyboard/i462_3_lut/A	->	keyboard/i462_3_lut/Z

++++ Loop10
keyboard/i460_3_lut/A	->	keyboard/i460_3_lut/Z

++++ Loop11
keyboard/i464_3_lut/A	->	keyboard/i464_3_lut/Z

++++ Loop12
keyboard/i466_4_lut/A	->	keyboard/i466_4_lut/Z

++++ Loop13
keyboard/i1_2_lut/Z	->	keyboard/i12_4_lut/Z

==============================================
2  CLOCK SUMMARY
==============================================

2.1 Clock "SERCLK_OUT_c"
=======================
create_clock -name {SERCLK_OUT_c} -period 100000 [get_pins {OSCInst1/CLKLF }] 

Single Clock Domain
-------------------------------------------------------------------------------------------------------
           Clock SERCLK_OUT_c           |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From SERCLK_OUT_c                      |             Target |      100000.000 ns |          0.010 MHz 
                                        | Actual (all paths) |      100000.000 ns |          0.010 MHz 
OSCInst1/CLKLF (MPW)                    |   (50% duty cycle) |      100000.000 ns |          0.010 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing

==============================================
3  TIMING ANALYSIS SUMMARY
==============================================

3.1  Overall (Setup and Hold)
==============================

3.1.1  Constraint Coverage
---------------------------
Constraint Coverage: 95.0673%

3.1.2  Timing Errors
---------------------
Timing Errors: 0 endpoints (setup), 0 endpoints (hold)

3.1.3  Total Timing Score
--------------------------
Total Negative Slack: 0.000 ns (setup), 0.000 ns (hold)

3.2  Setup Summary Report
==========================

-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
STATE_OUT/j__i1/SR                       |99968.246 ns 
STATE_OUT/j__i0/SR                       |99968.246 ns 
STATE_OUT/j__i28/D                       |99968.550 ns 
STATE_OUT/j__i22/D                       |99968.550 ns 
STATE_OUT/j__i21/D                       |99968.550 ns 
STATE_OUT/j__i20/D                       |99968.550 ns 
STATE_OUT/j__i19/D                       |99968.550 ns 
STATE_OUT/waiting_c/D                    |99968.550 ns 
STATE_OUT/j__i25/D                       |99968.550 ns 
STATE_OUT/j__i18/D                       |99968.550 ns 
-------------------------------------------------------
                                         |             
Setup # of endpoints with negative slack:|           0 
                                         |             
-------------------------------------------------------

3.3  Hold Summary Report
=========================

-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
STATE_OUT/serial/temp_data_out_i0_i3/D   |    1.671 ns 
STATE_OUT/serial/status_send/DO0         |    1.671 ns 
mainTimer/clkCont_i14/D                  |    4.196 ns 
mainTimer/clkCont_i15/D                  |    4.196 ns 
mainTimer/clkCont_i16/D                  |    4.196 ns 
mainTimer/clkCont_i17/D                  |    4.196 ns 
mainTimer/state/D                        |    4.196 ns 
PREV_KEY_i0_i0/D                         |    4.196 ns 
Sreg_i1/D                                |    4.196 ns 
PREV_KEY_i0_i1/D                         |    4.196 ns 
-------------------------------------------------------
                                         |             
Hold # of endpoints with negative slack: |           0 
                                         |             
-------------------------------------------------------

3.4  Unconstrained Report
===========================

3.4.1  Unconstrained Start/End Points
--------------------------------------

Clocked but unconstrained timing start points
-------------------------------------------------------------------
         Listing 2 Start Points         |           Type           
-------------------------------------------------------------------
STATE_OUT/serial/status_out/Q           |          No required time
STATE_OUT/serial/status_send/PADDO      |          No required time
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing start po |                          
ints                                    |                         2
                                        |                          
-------------------------------------------------------------------

Clocked but unconstrained timing end points
-------------------------------------------------------------------
          Listing 6 End Points          |           Type           
-------------------------------------------------------------------
Sreg_i0/SR                              |           No arrival time
Sreg_i1/SR                              |           No arrival time
keyboard/counter_109__i0/D              |    No arrival or required
keyboard/counter_109__i1/D              |    No arrival or required
STATE_OUT/serial/temp_data_out_i0_i0/D  |           No arrival time
STATE_OUT/serial/temp_data_out_i0_i1/D  |           No arrival time
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing end poin |                          
ts                                      |                         6
                                        |                          
-------------------------------------------------------------------

3.4.2  Start/End Points Without Timing Constraints
---------------------------------------------------

I/O ports without constraint
----------------------------
Possible constraints to use on I/O ports are:
set_input_delay,
set_output_delay,
set_max_delay,
create_clock,
create_generated_clock,
...

-------------------------------------------------------------------
     Listing 10 Start or End Points     |           Type           
-------------------------------------------------------------------
SENSOR1_IN                              |                     input
SENSOR2_IN                              |                     input
KB_IN[1]                                |                     input
KB_IN[0]                                |                     input
KB_RECV                                 |                     input
RESET_IN                                |                     input
SIREN_OUT                               |                    output
STATUS_OUT                              |                    output
STATUS_SEND                             |                    output
SERCLK_OUT                              |                    output
-------------------------------------------------------------------
                                        |                          
Number of I/O ports without constraint  |                        15
                                        |                          
-------------------------------------------------------------------

Registers without clock definition
Define the clock for these registers.
--------------------------------------------------
There is no instance satisfying reporting criteria


==============================================
4  DETAILED REPORT
==============================================

4.1  Setup Detailed Report
===========================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : STATE_OUT/j__i0/Q  (FD1P3XZ)
Path End         : STATE_OUT/j__i1/SR  (FD1P3XZ)
Source Clock     : SERCLK_OUT_c (R)
Destination Clock: SERCLK_OUT_c (R)
Logic Level      : 36
Delay Ratio      : 61.0% (route), 39.0% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 100000.000 ns 
Path Slack       : 99968.246 ns  (Passed)

Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
OSCInst1/CLKLF                            LSOSC_CORE      CLOCK LATENCY  0.000         0.000  103     
SERCLK_OUT_c                                              NET DELAY      6.225         6.225  103     



STATE_OUT/j__i0/CK->STATE_OUT/j__i0/Q     FD1P3XZ         CK_TO_Q_DELAY     1.391         7.616  1       
STATE_OUT/j[0]_2                                          NET DELAY         2.075         9.691  1       
STATE_OUT/add_7_add_5_1/B1->STATE_OUT/add_7_add_5_1/CO1
                                          FA2             B1_TO_CO1_DELAY   0.358        10.049  2       
STATE_OUT/n1185                                           NET DELAY         0.280        10.329  2       
STATE_OUT/add_7_add_5_3/CI0->STATE_OUT/add_7_add_5_3/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        10.607  2       
STATE_OUT/n2984                                           NET DELAY         0.280        10.887  2       
STATE_OUT/add_7_add_5_3/CI1->STATE_OUT/add_7_add_5_3/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        11.165  2       
STATE_OUT/n1187                                           NET DELAY         0.280        11.445  2       
STATE_OUT/add_7_add_5_5/CI0->STATE_OUT/add_7_add_5_5/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        11.723  2       
STATE_OUT/n2987                                           NET DELAY         0.280        12.003  2       
STATE_OUT/add_7_add_5_5/CI1->STATE_OUT/add_7_add_5_5/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        12.281  2       
STATE_OUT/n1189                                           NET DELAY         0.280        12.561  2       
STATE_OUT/add_7_add_5_7/CI0->STATE_OUT/add_7_add_5_7/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        12.839  2       
STATE_OUT/n2990                                           NET DELAY         0.280        13.119  2       
STATE_OUT/add_7_add_5_7/CI1->STATE_OUT/add_7_add_5_7/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        13.397  2       
STATE_OUT/n1191                                           NET DELAY         0.280        13.677  2       
STATE_OUT/add_7_add_5_9/CI0->STATE_OUT/add_7_add_5_9/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        13.955  2       
STATE_OUT/n2993                                           NET DELAY         0.280        14.235  2       
STATE_OUT/add_7_add_5_9/CI1->STATE_OUT/add_7_add_5_9/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        14.513  2       
STATE_OUT/n1193                                           NET DELAY         0.280        14.793  2       
STATE_OUT/add_7_add_5_11/CI0->STATE_OUT/add_7_add_5_11/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        15.071  2       
STATE_OUT/n2996                                           NET DELAY         0.280        15.351  2       
STATE_OUT/add_7_add_5_11/CI1->STATE_OUT/add_7_add_5_11/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        15.629  2       
STATE_OUT/n1195                                           NET DELAY         0.280        15.909  2       
STATE_OUT/add_7_add_5_13/CI0->STATE_OUT/add_7_add_5_13/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        16.187  2       
STATE_OUT/n2999                                           NET DELAY         0.280        16.467  2       
STATE_OUT/add_7_add_5_13/CI1->STATE_OUT/add_7_add_5_13/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        16.745  2       
STATE_OUT/n1197                                           NET DELAY         0.280        17.025  2       
STATE_OUT/add_7_add_5_15/CI0->STATE_OUT/add_7_add_5_15/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        17.303  2       
STATE_OUT/n3002                                           NET DELAY         0.280        17.583  2       
STATE_OUT/add_7_add_5_15/CI1->STATE_OUT/add_7_add_5_15/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        17.861  2       
STATE_OUT/n1199                                           NET DELAY         0.280        18.141  2       
STATE_OUT/add_7_add_5_17/CI0->STATE_OUT/add_7_add_5_17/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        18.419  2       
STATE_OUT/n3005                                           NET DELAY         0.280        18.699  2       
STATE_OUT/add_7_add_5_17/CI1->STATE_OUT/add_7_add_5_17/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        18.977  2       
STATE_OUT/n1201                                           NET DELAY         0.280        19.257  2       
STATE_OUT/add_7_add_5_19/CI0->STATE_OUT/add_7_add_5_19/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        19.535  2       
STATE_OUT/n3008                                           NET DELAY         0.280        19.815  2       
STATE_OUT/add_7_add_5_19/CI1->STATE_OUT/add_7_add_5_19/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        20.093  2       
STATE_OUT/n1203                                           NET DELAY         0.280        20.373  2       
STATE_OUT/add_7_add_5_21/CI0->STATE_OUT/add_7_add_5_21/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        20.651  2       
STATE_OUT/n3011                                           NET DELAY         0.280        20.931  2       
STATE_OUT/add_7_add_5_21/CI1->STATE_OUT/add_7_add_5_21/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        21.209  2       
STATE_OUT/n1205                                           NET DELAY         0.280        21.489  2       
STATE_OUT/add_7_add_5_23/CI0->STATE_OUT/add_7_add_5_23/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        21.767  2       
STATE_OUT/n3014                                           NET DELAY         0.280        22.047  2       
STATE_OUT/add_7_add_5_23/CI1->STATE_OUT/add_7_add_5_23/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        22.325  2       
STATE_OUT/n1207                                           NET DELAY         0.280        22.605  2       
STATE_OUT/add_7_add_5_25/CI0->STATE_OUT/add_7_add_5_25/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        22.883  2       
STATE_OUT/n3017                                           NET DELAY         0.280        23.163  2       
STATE_OUT/add_7_add_5_25/CI1->STATE_OUT/add_7_add_5_25/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        23.441  2       
STATE_OUT/n1209                                           NET DELAY         0.280        23.721  2       
STATE_OUT/add_7_add_5_27/CI0->STATE_OUT/add_7_add_5_27/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        23.999  2       
STATE_OUT/n3020                                           NET DELAY         0.280        24.279  2       
STATE_OUT/add_7_add_5_27/CI1->STATE_OUT/add_7_add_5_27/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        24.557  2       
STATE_OUT/n1211                                           NET DELAY         0.280        24.837  2       
STATE_OUT/add_7_add_5_29/CI0->STATE_OUT/add_7_add_5_29/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        25.115  2       
STATE_OUT/n3023                                           NET DELAY         0.280        25.395  2       
STATE_OUT/add_7_add_5_29/CI1->STATE_OUT/add_7_add_5_29/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        25.673  2       
STATE_OUT/n1213                                           NET DELAY         0.280        25.953  2       
STATE_OUT/add_7_add_5_31/CI0->STATE_OUT/add_7_add_5_31/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        26.231  2       
STATE_OUT/n3026                                           NET DELAY         0.280        26.511  2       
STATE_OUT/add_7_add_5_31/D1->STATE_OUT/add_7_add_5_31/S1
                                          FA2             D1_TO_S1_DELAY    0.477        26.988  2       
waiting_N_142[30]                                         NET DELAY         0.280        27.268  2       
STATE_OUT/i21_4_lut/A->STATE_OUT/i21_4_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.477        27.745  1       
STATE_OUT/n50                                             NET DELAY         2.075        29.820  1       
STATE_OUT/i27_4_lut/D->STATE_OUT/i27_4_lut/Z
                                          LUT4            D_TO_Z_DELAY      0.477        30.297  1       
STATE_OUT/n56                                             NET DELAY         2.075        32.372  1       
STATE_OUT/i640_4_lut/C->STATE_OUT/i640_4_lut/Z
                                          LUT4            C_TO_Z_DELAY      0.477        32.849  32      
waiting_N_141                                             NET DELAY         2.075        34.924  32      
STATE_OUT/i112_2_lut/B->STATE_OUT/i112_2_lut/Z
                                          LUT4            B_TO_Z_DELAY      0.450        35.374  2       
STATE_OUT/n141_c ( SR )                                   NET DELAY         2.075        37.449  2       


                                                          CONSTRAINT     0.000    100000.000  1       
OSCInst1/CLKLF                            LSOSC_CORE      CLOCK LATENCY  0.000    100000.000  103     
SERCLK_OUT_c ( CK )                                       NET DELAY      6.225    100006.225  103     
                                                          Uncertainty    0.000    100006.225  
                                                          Setup time     0.530    100005.695  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Required Time                                                                     100005.695  
Arrival Time                                                                         -37.449  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                               99968.246  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : STATE_OUT/j__i0/Q  (FD1P3XZ)
Path End         : STATE_OUT/j__i0/SR  (FD1P3XZ)
Source Clock     : SERCLK_OUT_c (R)
Destination Clock: SERCLK_OUT_c (R)
Logic Level      : 36
Delay Ratio      : 61.0% (route), 39.0% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 100000.000 ns 
Path Slack       : 99968.246 ns  (Passed)

Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
OSCInst1/CLKLF                            LSOSC_CORE      CLOCK LATENCY  0.000         0.000  103     
SERCLK_OUT_c ( CK )                                       NET DELAY      6.225         6.225  103     



STATE_OUT/j__i0/CK->STATE_OUT/j__i0/Q     FD1P3XZ         CK_TO_Q_DELAY     1.391         7.616  1       
STATE_OUT/j[0]_2                                          NET DELAY         2.075         9.691  1       
STATE_OUT/add_7_add_5_1/B1->STATE_OUT/add_7_add_5_1/CO1
                                          FA2             B1_TO_CO1_DELAY   0.358        10.049  2       
STATE_OUT/n1185                                           NET DELAY         0.280        10.329  2       
STATE_OUT/add_7_add_5_3/CI0->STATE_OUT/add_7_add_5_3/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        10.607  2       
STATE_OUT/n2984                                           NET DELAY         0.280        10.887  2       
STATE_OUT/add_7_add_5_3/CI1->STATE_OUT/add_7_add_5_3/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        11.165  2       
STATE_OUT/n1187                                           NET DELAY         0.280        11.445  2       
STATE_OUT/add_7_add_5_5/CI0->STATE_OUT/add_7_add_5_5/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        11.723  2       
STATE_OUT/n2987                                           NET DELAY         0.280        12.003  2       
STATE_OUT/add_7_add_5_5/CI1->STATE_OUT/add_7_add_5_5/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        12.281  2       
STATE_OUT/n1189                                           NET DELAY         0.280        12.561  2       
STATE_OUT/add_7_add_5_7/CI0->STATE_OUT/add_7_add_5_7/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        12.839  2       
STATE_OUT/n2990                                           NET DELAY         0.280        13.119  2       
STATE_OUT/add_7_add_5_7/CI1->STATE_OUT/add_7_add_5_7/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        13.397  2       
STATE_OUT/n1191                                           NET DELAY         0.280        13.677  2       
STATE_OUT/add_7_add_5_9/CI0->STATE_OUT/add_7_add_5_9/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        13.955  2       
STATE_OUT/n2993                                           NET DELAY         0.280        14.235  2       
STATE_OUT/add_7_add_5_9/CI1->STATE_OUT/add_7_add_5_9/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        14.513  2       
STATE_OUT/n1193                                           NET DELAY         0.280        14.793  2       
STATE_OUT/add_7_add_5_11/CI0->STATE_OUT/add_7_add_5_11/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        15.071  2       
STATE_OUT/n2996                                           NET DELAY         0.280        15.351  2       
STATE_OUT/add_7_add_5_11/CI1->STATE_OUT/add_7_add_5_11/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        15.629  2       
STATE_OUT/n1195                                           NET DELAY         0.280        15.909  2       
STATE_OUT/add_7_add_5_13/CI0->STATE_OUT/add_7_add_5_13/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        16.187  2       
STATE_OUT/n2999                                           NET DELAY         0.280        16.467  2       
STATE_OUT/add_7_add_5_13/CI1->STATE_OUT/add_7_add_5_13/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        16.745  2       
STATE_OUT/n1197                                           NET DELAY         0.280        17.025  2       
STATE_OUT/add_7_add_5_15/CI0->STATE_OUT/add_7_add_5_15/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        17.303  2       
STATE_OUT/n3002                                           NET DELAY         0.280        17.583  2       
STATE_OUT/add_7_add_5_15/CI1->STATE_OUT/add_7_add_5_15/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        17.861  2       
STATE_OUT/n1199                                           NET DELAY         0.280        18.141  2       
STATE_OUT/add_7_add_5_17/CI0->STATE_OUT/add_7_add_5_17/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        18.419  2       
STATE_OUT/n3005                                           NET DELAY         0.280        18.699  2       
STATE_OUT/add_7_add_5_17/CI1->STATE_OUT/add_7_add_5_17/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        18.977  2       
STATE_OUT/n1201                                           NET DELAY         0.280        19.257  2       
STATE_OUT/add_7_add_5_19/CI0->STATE_OUT/add_7_add_5_19/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        19.535  2       
STATE_OUT/n3008                                           NET DELAY         0.280        19.815  2       
STATE_OUT/add_7_add_5_19/CI1->STATE_OUT/add_7_add_5_19/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        20.093  2       
STATE_OUT/n1203                                           NET DELAY         0.280        20.373  2       
STATE_OUT/add_7_add_5_21/CI0->STATE_OUT/add_7_add_5_21/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        20.651  2       
STATE_OUT/n3011                                           NET DELAY         0.280        20.931  2       
STATE_OUT/add_7_add_5_21/CI1->STATE_OUT/add_7_add_5_21/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        21.209  2       
STATE_OUT/n1205                                           NET DELAY         0.280        21.489  2       
STATE_OUT/add_7_add_5_23/CI0->STATE_OUT/add_7_add_5_23/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        21.767  2       
STATE_OUT/n3014                                           NET DELAY         0.280        22.047  2       
STATE_OUT/add_7_add_5_23/CI1->STATE_OUT/add_7_add_5_23/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        22.325  2       
STATE_OUT/n1207                                           NET DELAY         0.280        22.605  2       
STATE_OUT/add_7_add_5_25/CI0->STATE_OUT/add_7_add_5_25/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        22.883  2       
STATE_OUT/n3017                                           NET DELAY         0.280        23.163  2       
STATE_OUT/add_7_add_5_25/CI1->STATE_OUT/add_7_add_5_25/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        23.441  2       
STATE_OUT/n1209                                           NET DELAY         0.280        23.721  2       
STATE_OUT/add_7_add_5_27/CI0->STATE_OUT/add_7_add_5_27/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        23.999  2       
STATE_OUT/n3020                                           NET DELAY         0.280        24.279  2       
STATE_OUT/add_7_add_5_27/CI1->STATE_OUT/add_7_add_5_27/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        24.557  2       
STATE_OUT/n1211                                           NET DELAY         0.280        24.837  2       
STATE_OUT/add_7_add_5_29/CI0->STATE_OUT/add_7_add_5_29/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        25.115  2       
STATE_OUT/n3023                                           NET DELAY         0.280        25.395  2       
STATE_OUT/add_7_add_5_29/CI1->STATE_OUT/add_7_add_5_29/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        25.673  2       
STATE_OUT/n1213                                           NET DELAY         0.280        25.953  2       
STATE_OUT/add_7_add_5_31/CI0->STATE_OUT/add_7_add_5_31/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        26.231  2       
STATE_OUT/n3026                                           NET DELAY         0.280        26.511  2       
STATE_OUT/add_7_add_5_31/D1->STATE_OUT/add_7_add_5_31/S1
                                          FA2             D1_TO_S1_DELAY    0.477        26.988  2       
waiting_N_142[30]                                         NET DELAY         0.280        27.268  2       
STATE_OUT/i21_4_lut/A->STATE_OUT/i21_4_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.477        27.745  1       
STATE_OUT/n50                                             NET DELAY         2.075        29.820  1       
STATE_OUT/i27_4_lut/D->STATE_OUT/i27_4_lut/Z
                                          LUT4            D_TO_Z_DELAY      0.477        30.297  1       
STATE_OUT/n56                                             NET DELAY         2.075        32.372  1       
STATE_OUT/i640_4_lut/C->STATE_OUT/i640_4_lut/Z
                                          LUT4            C_TO_Z_DELAY      0.477        32.849  32      
waiting_N_141                                             NET DELAY         2.075        34.924  32      
STATE_OUT/i112_2_lut/B->STATE_OUT/i112_2_lut/Z
                                          LUT4            B_TO_Z_DELAY      0.450        35.374  2       
STATE_OUT/n141_c ( SR )                                   NET DELAY         2.075        37.449  2       


                                                          CONSTRAINT     0.000    100000.000  1       
OSCInst1/CLKLF                            LSOSC_CORE      CLOCK LATENCY  0.000    100000.000  103     
SERCLK_OUT_c ( CK )                                       NET DELAY      6.225    100006.225  103     
                                                          Uncertainty    0.000    100006.225  
                                                          Setup time     0.530    100005.695  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Required Time                                                                     100005.695  
Arrival Time                                                                         -37.449  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                               99968.246  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : STATE_OUT/j__i0/Q  (FD1P3XZ)
Path End         : STATE_OUT/j__i28/D  (FD1P3XZ)
Source Clock     : SERCLK_OUT_c (R)
Destination Clock: SERCLK_OUT_c (R)
Logic Level      : 36
Delay Ratio      : 61.0% (route), 39.0% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 100000.000 ns 
Path Slack       : 99968.550 ns  (Passed)

Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
OSCInst1/CLKLF                            LSOSC_CORE      CLOCK LATENCY  0.000         0.000  103     
SERCLK_OUT_c                                              NET DELAY      6.225         6.225  103     



STATE_OUT/j__i0/CK->STATE_OUT/j__i0/Q     FD1P3XZ         CK_TO_Q_DELAY     1.391         7.616  1       
STATE_OUT/j[0]_2                                          NET DELAY         2.075         9.691  1       
STATE_OUT/add_7_add_5_1/B1->STATE_OUT/add_7_add_5_1/CO1
                                          FA2             B1_TO_CO1_DELAY   0.358        10.049  2       
STATE_OUT/n1185                                           NET DELAY         0.280        10.329  2       
STATE_OUT/add_7_add_5_3/CI0->STATE_OUT/add_7_add_5_3/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        10.607  2       
STATE_OUT/n2984                                           NET DELAY         0.280        10.887  2       
STATE_OUT/add_7_add_5_3/CI1->STATE_OUT/add_7_add_5_3/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        11.165  2       
STATE_OUT/n1187                                           NET DELAY         0.280        11.445  2       
STATE_OUT/add_7_add_5_5/CI0->STATE_OUT/add_7_add_5_5/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        11.723  2       
STATE_OUT/n2987                                           NET DELAY         0.280        12.003  2       
STATE_OUT/add_7_add_5_5/CI1->STATE_OUT/add_7_add_5_5/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        12.281  2       
STATE_OUT/n1189                                           NET DELAY         0.280        12.561  2       
STATE_OUT/add_7_add_5_7/CI0->STATE_OUT/add_7_add_5_7/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        12.839  2       
STATE_OUT/n2990                                           NET DELAY         0.280        13.119  2       
STATE_OUT/add_7_add_5_7/CI1->STATE_OUT/add_7_add_5_7/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        13.397  2       
STATE_OUT/n1191                                           NET DELAY         0.280        13.677  2       
STATE_OUT/add_7_add_5_9/CI0->STATE_OUT/add_7_add_5_9/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        13.955  2       
STATE_OUT/n2993                                           NET DELAY         0.280        14.235  2       
STATE_OUT/add_7_add_5_9/CI1->STATE_OUT/add_7_add_5_9/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        14.513  2       
STATE_OUT/n1193                                           NET DELAY         0.280        14.793  2       
STATE_OUT/add_7_add_5_11/CI0->STATE_OUT/add_7_add_5_11/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        15.071  2       
STATE_OUT/n2996                                           NET DELAY         0.280        15.351  2       
STATE_OUT/add_7_add_5_11/CI1->STATE_OUT/add_7_add_5_11/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        15.629  2       
STATE_OUT/n1195                                           NET DELAY         0.280        15.909  2       
STATE_OUT/add_7_add_5_13/CI0->STATE_OUT/add_7_add_5_13/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        16.187  2       
STATE_OUT/n2999                                           NET DELAY         0.280        16.467  2       
STATE_OUT/add_7_add_5_13/CI1->STATE_OUT/add_7_add_5_13/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        16.745  2       
STATE_OUT/n1197                                           NET DELAY         0.280        17.025  2       
STATE_OUT/add_7_add_5_15/CI0->STATE_OUT/add_7_add_5_15/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        17.303  2       
STATE_OUT/n3002                                           NET DELAY         0.280        17.583  2       
STATE_OUT/add_7_add_5_15/CI1->STATE_OUT/add_7_add_5_15/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        17.861  2       
STATE_OUT/n1199                                           NET DELAY         0.280        18.141  2       
STATE_OUT/add_7_add_5_17/CI0->STATE_OUT/add_7_add_5_17/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        18.419  2       
STATE_OUT/n3005                                           NET DELAY         0.280        18.699  2       
STATE_OUT/add_7_add_5_17/CI1->STATE_OUT/add_7_add_5_17/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        18.977  2       
STATE_OUT/n1201                                           NET DELAY         0.280        19.257  2       
STATE_OUT/add_7_add_5_19/CI0->STATE_OUT/add_7_add_5_19/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        19.535  2       
STATE_OUT/n3008                                           NET DELAY         0.280        19.815  2       
STATE_OUT/add_7_add_5_19/CI1->STATE_OUT/add_7_add_5_19/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        20.093  2       
STATE_OUT/n1203                                           NET DELAY         0.280        20.373  2       
STATE_OUT/add_7_add_5_21/CI0->STATE_OUT/add_7_add_5_21/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        20.651  2       
STATE_OUT/n3011                                           NET DELAY         0.280        20.931  2       
STATE_OUT/add_7_add_5_21/CI1->STATE_OUT/add_7_add_5_21/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        21.209  2       
STATE_OUT/n1205                                           NET DELAY         0.280        21.489  2       
STATE_OUT/add_7_add_5_23/CI0->STATE_OUT/add_7_add_5_23/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        21.767  2       
STATE_OUT/n3014                                           NET DELAY         0.280        22.047  2       
STATE_OUT/add_7_add_5_23/CI1->STATE_OUT/add_7_add_5_23/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        22.325  2       
STATE_OUT/n1207                                           NET DELAY         0.280        22.605  2       
STATE_OUT/add_7_add_5_25/CI0->STATE_OUT/add_7_add_5_25/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        22.883  2       
STATE_OUT/n3017                                           NET DELAY         0.280        23.163  2       
STATE_OUT/add_7_add_5_25/CI1->STATE_OUT/add_7_add_5_25/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        23.441  2       
STATE_OUT/n1209                                           NET DELAY         0.280        23.721  2       
STATE_OUT/add_7_add_5_27/CI0->STATE_OUT/add_7_add_5_27/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        23.999  2       
STATE_OUT/n3020                                           NET DELAY         0.280        24.279  2       
STATE_OUT/add_7_add_5_27/CI1->STATE_OUT/add_7_add_5_27/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        24.557  2       
STATE_OUT/n1211                                           NET DELAY         0.280        24.837  2       
STATE_OUT/add_7_add_5_29/CI0->STATE_OUT/add_7_add_5_29/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        25.115  2       
STATE_OUT/n3023                                           NET DELAY         0.280        25.395  2       
STATE_OUT/add_7_add_5_29/CI1->STATE_OUT/add_7_add_5_29/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        25.673  2       
STATE_OUT/n1213                                           NET DELAY         0.280        25.953  2       
STATE_OUT/add_7_add_5_31/CI0->STATE_OUT/add_7_add_5_31/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        26.231  2       
STATE_OUT/n3026                                           NET DELAY         0.280        26.511  2       
STATE_OUT/add_7_add_5_31/D1->STATE_OUT/add_7_add_5_31/S1
                                          FA2             D1_TO_S1_DELAY    0.477        26.988  2       
waiting_N_142[30]                                         NET DELAY         0.280        27.268  2       
STATE_OUT/i21_4_lut/A->STATE_OUT/i21_4_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.477        27.745  1       
STATE_OUT/n50                                             NET DELAY         2.075        29.820  1       
STATE_OUT/i27_4_lut/D->STATE_OUT/i27_4_lut/Z
                                          LUT4            D_TO_Z_DELAY      0.477        30.297  1       
STATE_OUT/n56                                             NET DELAY         2.075        32.372  1       
STATE_OUT/i640_4_lut/C->STATE_OUT/i640_4_lut/Z
                                          LUT4            C_TO_Z_DELAY      0.477        32.849  32      
waiting_N_141                                             NET DELAY         2.075        34.924  32      
i420_4_lut_4_lut/B->i420_4_lut_4_lut/Z    LUT4            B_TO_Z_DELAY      0.477        35.401  1       
n539 ( D )                                                NET DELAY         2.075        37.476  1       


                                                          CONSTRAINT     0.000    100000.000  1       
OSCInst1/CLKLF                            LSOSC_CORE      CLOCK LATENCY  0.000    100000.000  103     
SERCLK_OUT_c ( CK )                                       NET DELAY      6.225    100006.225  103     
                                                          Uncertainty    0.000    100006.225  
                                                          Setup time     0.199    100006.026  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Required Time                                                                     100006.026  
Arrival Time                                                                         -37.476  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                               99968.550  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : STATE_OUT/j__i0/Q  (FD1P3XZ)
Path End         : STATE_OUT/j__i22/D  (FD1P3XZ)
Source Clock     : SERCLK_OUT_c (R)
Destination Clock: SERCLK_OUT_c (R)
Logic Level      : 36
Delay Ratio      : 61.0% (route), 39.0% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 100000.000 ns 
Path Slack       : 99968.550 ns  (Passed)

Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
OSCInst1/CLKLF                            LSOSC_CORE      CLOCK LATENCY  0.000         0.000  103     
SERCLK_OUT_c                                              NET DELAY      6.225         6.225  103     



STATE_OUT/j__i0/CK->STATE_OUT/j__i0/Q     FD1P3XZ         CK_TO_Q_DELAY     1.391         7.616  1       
STATE_OUT/j[0]_2                                          NET DELAY         2.075         9.691  1       
STATE_OUT/add_7_add_5_1/B1->STATE_OUT/add_7_add_5_1/CO1
                                          FA2             B1_TO_CO1_DELAY   0.358        10.049  2       
STATE_OUT/n1185                                           NET DELAY         0.280        10.329  2       
STATE_OUT/add_7_add_5_3/CI0->STATE_OUT/add_7_add_5_3/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        10.607  2       
STATE_OUT/n2984                                           NET DELAY         0.280        10.887  2       
STATE_OUT/add_7_add_5_3/CI1->STATE_OUT/add_7_add_5_3/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        11.165  2       
STATE_OUT/n1187                                           NET DELAY         0.280        11.445  2       
STATE_OUT/add_7_add_5_5/CI0->STATE_OUT/add_7_add_5_5/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        11.723  2       
STATE_OUT/n2987                                           NET DELAY         0.280        12.003  2       
STATE_OUT/add_7_add_5_5/CI1->STATE_OUT/add_7_add_5_5/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        12.281  2       
STATE_OUT/n1189                                           NET DELAY         0.280        12.561  2       
STATE_OUT/add_7_add_5_7/CI0->STATE_OUT/add_7_add_5_7/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        12.839  2       
STATE_OUT/n2990                                           NET DELAY         0.280        13.119  2       
STATE_OUT/add_7_add_5_7/CI1->STATE_OUT/add_7_add_5_7/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        13.397  2       
STATE_OUT/n1191                                           NET DELAY         0.280        13.677  2       
STATE_OUT/add_7_add_5_9/CI0->STATE_OUT/add_7_add_5_9/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        13.955  2       
STATE_OUT/n2993                                           NET DELAY         0.280        14.235  2       
STATE_OUT/add_7_add_5_9/CI1->STATE_OUT/add_7_add_5_9/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        14.513  2       
STATE_OUT/n1193                                           NET DELAY         0.280        14.793  2       
STATE_OUT/add_7_add_5_11/CI0->STATE_OUT/add_7_add_5_11/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        15.071  2       
STATE_OUT/n2996                                           NET DELAY         0.280        15.351  2       
STATE_OUT/add_7_add_5_11/CI1->STATE_OUT/add_7_add_5_11/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        15.629  2       
STATE_OUT/n1195                                           NET DELAY         0.280        15.909  2       
STATE_OUT/add_7_add_5_13/CI0->STATE_OUT/add_7_add_5_13/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        16.187  2       
STATE_OUT/n2999                                           NET DELAY         0.280        16.467  2       
STATE_OUT/add_7_add_5_13/CI1->STATE_OUT/add_7_add_5_13/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        16.745  2       
STATE_OUT/n1197                                           NET DELAY         0.280        17.025  2       
STATE_OUT/add_7_add_5_15/CI0->STATE_OUT/add_7_add_5_15/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        17.303  2       
STATE_OUT/n3002                                           NET DELAY         0.280        17.583  2       
STATE_OUT/add_7_add_5_15/CI1->STATE_OUT/add_7_add_5_15/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        17.861  2       
STATE_OUT/n1199                                           NET DELAY         0.280        18.141  2       
STATE_OUT/add_7_add_5_17/CI0->STATE_OUT/add_7_add_5_17/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        18.419  2       
STATE_OUT/n3005                                           NET DELAY         0.280        18.699  2       
STATE_OUT/add_7_add_5_17/CI1->STATE_OUT/add_7_add_5_17/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        18.977  2       
STATE_OUT/n1201                                           NET DELAY         0.280        19.257  2       
STATE_OUT/add_7_add_5_19/CI0->STATE_OUT/add_7_add_5_19/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        19.535  2       
STATE_OUT/n3008                                           NET DELAY         0.280        19.815  2       
STATE_OUT/add_7_add_5_19/CI1->STATE_OUT/add_7_add_5_19/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        20.093  2       
STATE_OUT/n1203                                           NET DELAY         0.280        20.373  2       
STATE_OUT/add_7_add_5_21/CI0->STATE_OUT/add_7_add_5_21/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        20.651  2       
STATE_OUT/n3011                                           NET DELAY         0.280        20.931  2       
STATE_OUT/add_7_add_5_21/CI1->STATE_OUT/add_7_add_5_21/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        21.209  2       
STATE_OUT/n1205                                           NET DELAY         0.280        21.489  2       
STATE_OUT/add_7_add_5_23/CI0->STATE_OUT/add_7_add_5_23/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        21.767  2       
STATE_OUT/n3014                                           NET DELAY         0.280        22.047  2       
STATE_OUT/add_7_add_5_23/CI1->STATE_OUT/add_7_add_5_23/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        22.325  2       
STATE_OUT/n1207                                           NET DELAY         0.280        22.605  2       
STATE_OUT/add_7_add_5_25/CI0->STATE_OUT/add_7_add_5_25/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        22.883  2       
STATE_OUT/n3017                                           NET DELAY         0.280        23.163  2       
STATE_OUT/add_7_add_5_25/CI1->STATE_OUT/add_7_add_5_25/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        23.441  2       
STATE_OUT/n1209                                           NET DELAY         0.280        23.721  2       
STATE_OUT/add_7_add_5_27/CI0->STATE_OUT/add_7_add_5_27/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        23.999  2       
STATE_OUT/n3020                                           NET DELAY         0.280        24.279  2       
STATE_OUT/add_7_add_5_27/CI1->STATE_OUT/add_7_add_5_27/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        24.557  2       
STATE_OUT/n1211                                           NET DELAY         0.280        24.837  2       
STATE_OUT/add_7_add_5_29/CI0->STATE_OUT/add_7_add_5_29/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        25.115  2       
STATE_OUT/n3023                                           NET DELAY         0.280        25.395  2       
STATE_OUT/add_7_add_5_29/CI1->STATE_OUT/add_7_add_5_29/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        25.673  2       
STATE_OUT/n1213                                           NET DELAY         0.280        25.953  2       
STATE_OUT/add_7_add_5_31/CI0->STATE_OUT/add_7_add_5_31/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        26.231  2       
STATE_OUT/n3026                                           NET DELAY         0.280        26.511  2       
STATE_OUT/add_7_add_5_31/D1->STATE_OUT/add_7_add_5_31/S1
                                          FA2             D1_TO_S1_DELAY    0.477        26.988  2       
waiting_N_142[30]                                         NET DELAY         0.280        27.268  2       
STATE_OUT/i21_4_lut/A->STATE_OUT/i21_4_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.477        27.745  1       
STATE_OUT/n50                                             NET DELAY         2.075        29.820  1       
STATE_OUT/i27_4_lut/D->STATE_OUT/i27_4_lut/Z
                                          LUT4            D_TO_Z_DELAY      0.477        30.297  1       
STATE_OUT/n56                                             NET DELAY         2.075        32.372  1       
STATE_OUT/i640_4_lut/C->STATE_OUT/i640_4_lut/Z
                                          LUT4            C_TO_Z_DELAY      0.477        32.849  32      
waiting_N_141                                             NET DELAY         2.075        34.924  32      
i408_4_lut_4_lut/B->i408_4_lut_4_lut/Z    LUT4            B_TO_Z_DELAY      0.477        35.401  1       
n527 ( D )                                                NET DELAY         2.075        37.476  1       


                                                          CONSTRAINT     0.000    100000.000  1       
OSCInst1/CLKLF                            LSOSC_CORE      CLOCK LATENCY  0.000    100000.000  103     
SERCLK_OUT_c ( CK )                                       NET DELAY      6.225    100006.225  103     
                                                          Uncertainty    0.000    100006.225  
                                                          Setup time     0.199    100006.026  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Required Time                                                                     100006.026  
Arrival Time                                                                         -37.476  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                               99968.550  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : STATE_OUT/j__i0/Q  (FD1P3XZ)
Path End         : STATE_OUT/j__i21/D  (FD1P3XZ)
Source Clock     : SERCLK_OUT_c (R)
Destination Clock: SERCLK_OUT_c (R)
Logic Level      : 36
Delay Ratio      : 61.0% (route), 39.0% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 100000.000 ns 
Path Slack       : 99968.550 ns  (Passed)

Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
OSCInst1/CLKLF                            LSOSC_CORE      CLOCK LATENCY  0.000         0.000  103     
SERCLK_OUT_c                                              NET DELAY      6.225         6.225  103     



STATE_OUT/j__i0/CK->STATE_OUT/j__i0/Q     FD1P3XZ         CK_TO_Q_DELAY     1.391         7.616  1       
STATE_OUT/j[0]_2                                          NET DELAY         2.075         9.691  1       
STATE_OUT/add_7_add_5_1/B1->STATE_OUT/add_7_add_5_1/CO1
                                          FA2             B1_TO_CO1_DELAY   0.358        10.049  2       
STATE_OUT/n1185                                           NET DELAY         0.280        10.329  2       
STATE_OUT/add_7_add_5_3/CI0->STATE_OUT/add_7_add_5_3/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        10.607  2       
STATE_OUT/n2984                                           NET DELAY         0.280        10.887  2       
STATE_OUT/add_7_add_5_3/CI1->STATE_OUT/add_7_add_5_3/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        11.165  2       
STATE_OUT/n1187                                           NET DELAY         0.280        11.445  2       
STATE_OUT/add_7_add_5_5/CI0->STATE_OUT/add_7_add_5_5/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        11.723  2       
STATE_OUT/n2987                                           NET DELAY         0.280        12.003  2       
STATE_OUT/add_7_add_5_5/CI1->STATE_OUT/add_7_add_5_5/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        12.281  2       
STATE_OUT/n1189                                           NET DELAY         0.280        12.561  2       
STATE_OUT/add_7_add_5_7/CI0->STATE_OUT/add_7_add_5_7/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        12.839  2       
STATE_OUT/n2990                                           NET DELAY         0.280        13.119  2       
STATE_OUT/add_7_add_5_7/CI1->STATE_OUT/add_7_add_5_7/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        13.397  2       
STATE_OUT/n1191                                           NET DELAY         0.280        13.677  2       
STATE_OUT/add_7_add_5_9/CI0->STATE_OUT/add_7_add_5_9/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        13.955  2       
STATE_OUT/n2993                                           NET DELAY         0.280        14.235  2       
STATE_OUT/add_7_add_5_9/CI1->STATE_OUT/add_7_add_5_9/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        14.513  2       
STATE_OUT/n1193                                           NET DELAY         0.280        14.793  2       
STATE_OUT/add_7_add_5_11/CI0->STATE_OUT/add_7_add_5_11/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        15.071  2       
STATE_OUT/n2996                                           NET DELAY         0.280        15.351  2       
STATE_OUT/add_7_add_5_11/CI1->STATE_OUT/add_7_add_5_11/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        15.629  2       
STATE_OUT/n1195                                           NET DELAY         0.280        15.909  2       
STATE_OUT/add_7_add_5_13/CI0->STATE_OUT/add_7_add_5_13/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        16.187  2       
STATE_OUT/n2999                                           NET DELAY         0.280        16.467  2       
STATE_OUT/add_7_add_5_13/CI1->STATE_OUT/add_7_add_5_13/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        16.745  2       
STATE_OUT/n1197                                           NET DELAY         0.280        17.025  2       
STATE_OUT/add_7_add_5_15/CI0->STATE_OUT/add_7_add_5_15/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        17.303  2       
STATE_OUT/n3002                                           NET DELAY         0.280        17.583  2       
STATE_OUT/add_7_add_5_15/CI1->STATE_OUT/add_7_add_5_15/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        17.861  2       
STATE_OUT/n1199                                           NET DELAY         0.280        18.141  2       
STATE_OUT/add_7_add_5_17/CI0->STATE_OUT/add_7_add_5_17/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        18.419  2       
STATE_OUT/n3005                                           NET DELAY         0.280        18.699  2       
STATE_OUT/add_7_add_5_17/CI1->STATE_OUT/add_7_add_5_17/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        18.977  2       
STATE_OUT/n1201                                           NET DELAY         0.280        19.257  2       
STATE_OUT/add_7_add_5_19/CI0->STATE_OUT/add_7_add_5_19/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        19.535  2       
STATE_OUT/n3008                                           NET DELAY         0.280        19.815  2       
STATE_OUT/add_7_add_5_19/CI1->STATE_OUT/add_7_add_5_19/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        20.093  2       
STATE_OUT/n1203                                           NET DELAY         0.280        20.373  2       
STATE_OUT/add_7_add_5_21/CI0->STATE_OUT/add_7_add_5_21/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        20.651  2       
STATE_OUT/n3011                                           NET DELAY         0.280        20.931  2       
STATE_OUT/add_7_add_5_21/CI1->STATE_OUT/add_7_add_5_21/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        21.209  2       
STATE_OUT/n1205                                           NET DELAY         0.280        21.489  2       
STATE_OUT/add_7_add_5_23/CI0->STATE_OUT/add_7_add_5_23/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        21.767  2       
STATE_OUT/n3014                                           NET DELAY         0.280        22.047  2       
STATE_OUT/add_7_add_5_23/CI1->STATE_OUT/add_7_add_5_23/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        22.325  2       
STATE_OUT/n1207                                           NET DELAY         0.280        22.605  2       
STATE_OUT/add_7_add_5_25/CI0->STATE_OUT/add_7_add_5_25/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        22.883  2       
STATE_OUT/n3017                                           NET DELAY         0.280        23.163  2       
STATE_OUT/add_7_add_5_25/CI1->STATE_OUT/add_7_add_5_25/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        23.441  2       
STATE_OUT/n1209                                           NET DELAY         0.280        23.721  2       
STATE_OUT/add_7_add_5_27/CI0->STATE_OUT/add_7_add_5_27/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        23.999  2       
STATE_OUT/n3020                                           NET DELAY         0.280        24.279  2       
STATE_OUT/add_7_add_5_27/CI1->STATE_OUT/add_7_add_5_27/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        24.557  2       
STATE_OUT/n1211                                           NET DELAY         0.280        24.837  2       
STATE_OUT/add_7_add_5_29/CI0->STATE_OUT/add_7_add_5_29/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        25.115  2       
STATE_OUT/n3023                                           NET DELAY         0.280        25.395  2       
STATE_OUT/add_7_add_5_29/CI1->STATE_OUT/add_7_add_5_29/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        25.673  2       
STATE_OUT/n1213                                           NET DELAY         0.280        25.953  2       
STATE_OUT/add_7_add_5_31/CI0->STATE_OUT/add_7_add_5_31/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        26.231  2       
STATE_OUT/n3026                                           NET DELAY         0.280        26.511  2       
STATE_OUT/add_7_add_5_31/D1->STATE_OUT/add_7_add_5_31/S1
                                          FA2             D1_TO_S1_DELAY    0.477        26.988  2       
waiting_N_142[30]                                         NET DELAY         0.280        27.268  2       
STATE_OUT/i21_4_lut/A->STATE_OUT/i21_4_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.477        27.745  1       
STATE_OUT/n50                                             NET DELAY         2.075        29.820  1       
STATE_OUT/i27_4_lut/D->STATE_OUT/i27_4_lut/Z
                                          LUT4            D_TO_Z_DELAY      0.477        30.297  1       
STATE_OUT/n56                                             NET DELAY         2.075        32.372  1       
STATE_OUT/i640_4_lut/C->STATE_OUT/i640_4_lut/Z
                                          LUT4            C_TO_Z_DELAY      0.477        32.849  32      
waiting_N_141                                             NET DELAY         2.075        34.924  32      
i406_4_lut_4_lut/B->i406_4_lut_4_lut/Z    LUT4            B_TO_Z_DELAY      0.477        35.401  1       
n525 ( D )                                                NET DELAY         2.075        37.476  1       


                                                          CONSTRAINT     0.000    100000.000  1       
OSCInst1/CLKLF                            LSOSC_CORE      CLOCK LATENCY  0.000    100000.000  103     
SERCLK_OUT_c ( CK )                                       NET DELAY      6.225    100006.225  103     
                                                          Uncertainty    0.000    100006.225  
                                                          Setup time     0.199    100006.026  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Required Time                                                                     100006.026  
Arrival Time                                                                         -37.476  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                               99968.550  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : STATE_OUT/j__i0/Q  (FD1P3XZ)
Path End         : STATE_OUT/j__i20/D  (FD1P3XZ)
Source Clock     : SERCLK_OUT_c (R)
Destination Clock: SERCLK_OUT_c (R)
Logic Level      : 36
Delay Ratio      : 61.0% (route), 39.0% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 100000.000 ns 
Path Slack       : 99968.550 ns  (Passed)

Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
OSCInst1/CLKLF                            LSOSC_CORE      CLOCK LATENCY  0.000         0.000  103     
SERCLK_OUT_c                                              NET DELAY      6.225         6.225  103     



STATE_OUT/j__i0/CK->STATE_OUT/j__i0/Q     FD1P3XZ         CK_TO_Q_DELAY     1.391         7.616  1       
STATE_OUT/j[0]_2                                          NET DELAY         2.075         9.691  1       
STATE_OUT/add_7_add_5_1/B1->STATE_OUT/add_7_add_5_1/CO1
                                          FA2             B1_TO_CO1_DELAY   0.358        10.049  2       
STATE_OUT/n1185                                           NET DELAY         0.280        10.329  2       
STATE_OUT/add_7_add_5_3/CI0->STATE_OUT/add_7_add_5_3/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        10.607  2       
STATE_OUT/n2984                                           NET DELAY         0.280        10.887  2       
STATE_OUT/add_7_add_5_3/CI1->STATE_OUT/add_7_add_5_3/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        11.165  2       
STATE_OUT/n1187                                           NET DELAY         0.280        11.445  2       
STATE_OUT/add_7_add_5_5/CI0->STATE_OUT/add_7_add_5_5/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        11.723  2       
STATE_OUT/n2987                                           NET DELAY         0.280        12.003  2       
STATE_OUT/add_7_add_5_5/CI1->STATE_OUT/add_7_add_5_5/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        12.281  2       
STATE_OUT/n1189                                           NET DELAY         0.280        12.561  2       
STATE_OUT/add_7_add_5_7/CI0->STATE_OUT/add_7_add_5_7/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        12.839  2       
STATE_OUT/n2990                                           NET DELAY         0.280        13.119  2       
STATE_OUT/add_7_add_5_7/CI1->STATE_OUT/add_7_add_5_7/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        13.397  2       
STATE_OUT/n1191                                           NET DELAY         0.280        13.677  2       
STATE_OUT/add_7_add_5_9/CI0->STATE_OUT/add_7_add_5_9/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        13.955  2       
STATE_OUT/n2993                                           NET DELAY         0.280        14.235  2       
STATE_OUT/add_7_add_5_9/CI1->STATE_OUT/add_7_add_5_9/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        14.513  2       
STATE_OUT/n1193                                           NET DELAY         0.280        14.793  2       
STATE_OUT/add_7_add_5_11/CI0->STATE_OUT/add_7_add_5_11/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        15.071  2       
STATE_OUT/n2996                                           NET DELAY         0.280        15.351  2       
STATE_OUT/add_7_add_5_11/CI1->STATE_OUT/add_7_add_5_11/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        15.629  2       
STATE_OUT/n1195                                           NET DELAY         0.280        15.909  2       
STATE_OUT/add_7_add_5_13/CI0->STATE_OUT/add_7_add_5_13/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        16.187  2       
STATE_OUT/n2999                                           NET DELAY         0.280        16.467  2       
STATE_OUT/add_7_add_5_13/CI1->STATE_OUT/add_7_add_5_13/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        16.745  2       
STATE_OUT/n1197                                           NET DELAY         0.280        17.025  2       
STATE_OUT/add_7_add_5_15/CI0->STATE_OUT/add_7_add_5_15/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        17.303  2       
STATE_OUT/n3002                                           NET DELAY         0.280        17.583  2       
STATE_OUT/add_7_add_5_15/CI1->STATE_OUT/add_7_add_5_15/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        17.861  2       
STATE_OUT/n1199                                           NET DELAY         0.280        18.141  2       
STATE_OUT/add_7_add_5_17/CI0->STATE_OUT/add_7_add_5_17/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        18.419  2       
STATE_OUT/n3005                                           NET DELAY         0.280        18.699  2       
STATE_OUT/add_7_add_5_17/CI1->STATE_OUT/add_7_add_5_17/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        18.977  2       
STATE_OUT/n1201                                           NET DELAY         0.280        19.257  2       
STATE_OUT/add_7_add_5_19/CI0->STATE_OUT/add_7_add_5_19/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        19.535  2       
STATE_OUT/n3008                                           NET DELAY         0.280        19.815  2       
STATE_OUT/add_7_add_5_19/CI1->STATE_OUT/add_7_add_5_19/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        20.093  2       
STATE_OUT/n1203                                           NET DELAY         0.280        20.373  2       
STATE_OUT/add_7_add_5_21/CI0->STATE_OUT/add_7_add_5_21/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        20.651  2       
STATE_OUT/n3011                                           NET DELAY         0.280        20.931  2       
STATE_OUT/add_7_add_5_21/CI1->STATE_OUT/add_7_add_5_21/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        21.209  2       
STATE_OUT/n1205                                           NET DELAY         0.280        21.489  2       
STATE_OUT/add_7_add_5_23/CI0->STATE_OUT/add_7_add_5_23/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        21.767  2       
STATE_OUT/n3014                                           NET DELAY         0.280        22.047  2       
STATE_OUT/add_7_add_5_23/CI1->STATE_OUT/add_7_add_5_23/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        22.325  2       
STATE_OUT/n1207                                           NET DELAY         0.280        22.605  2       
STATE_OUT/add_7_add_5_25/CI0->STATE_OUT/add_7_add_5_25/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        22.883  2       
STATE_OUT/n3017                                           NET DELAY         0.280        23.163  2       
STATE_OUT/add_7_add_5_25/CI1->STATE_OUT/add_7_add_5_25/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        23.441  2       
STATE_OUT/n1209                                           NET DELAY         0.280        23.721  2       
STATE_OUT/add_7_add_5_27/CI0->STATE_OUT/add_7_add_5_27/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        23.999  2       
STATE_OUT/n3020                                           NET DELAY         0.280        24.279  2       
STATE_OUT/add_7_add_5_27/CI1->STATE_OUT/add_7_add_5_27/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        24.557  2       
STATE_OUT/n1211                                           NET DELAY         0.280        24.837  2       
STATE_OUT/add_7_add_5_29/CI0->STATE_OUT/add_7_add_5_29/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        25.115  2       
STATE_OUT/n3023                                           NET DELAY         0.280        25.395  2       
STATE_OUT/add_7_add_5_29/CI1->STATE_OUT/add_7_add_5_29/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        25.673  2       
STATE_OUT/n1213                                           NET DELAY         0.280        25.953  2       
STATE_OUT/add_7_add_5_31/CI0->STATE_OUT/add_7_add_5_31/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        26.231  2       
STATE_OUT/n3026                                           NET DELAY         0.280        26.511  2       
STATE_OUT/add_7_add_5_31/D1->STATE_OUT/add_7_add_5_31/S1
                                          FA2             D1_TO_S1_DELAY    0.477        26.988  2       
waiting_N_142[30]                                         NET DELAY         0.280        27.268  2       
STATE_OUT/i21_4_lut/A->STATE_OUT/i21_4_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.477        27.745  1       
STATE_OUT/n50                                             NET DELAY         2.075        29.820  1       
STATE_OUT/i27_4_lut/D->STATE_OUT/i27_4_lut/Z
                                          LUT4            D_TO_Z_DELAY      0.477        30.297  1       
STATE_OUT/n56                                             NET DELAY         2.075        32.372  1       
STATE_OUT/i640_4_lut/C->STATE_OUT/i640_4_lut/Z
                                          LUT4            C_TO_Z_DELAY      0.477        32.849  32      
waiting_N_141                                             NET DELAY         2.075        34.924  32      
i404_4_lut_4_lut/B->i404_4_lut_4_lut/Z    LUT4            B_TO_Z_DELAY      0.477        35.401  1       
n523 ( D )                                                NET DELAY         2.075        37.476  1       


                                                          CONSTRAINT     0.000    100000.000  1       
OSCInst1/CLKLF                            LSOSC_CORE      CLOCK LATENCY  0.000    100000.000  103     
SERCLK_OUT_c ( CK )                                       NET DELAY      6.225    100006.225  103     
                                                          Uncertainty    0.000    100006.225  
                                                          Setup time     0.199    100006.026  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Required Time                                                                     100006.026  
Arrival Time                                                                         -37.476  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                               99968.550  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : STATE_OUT/j__i0/Q  (FD1P3XZ)
Path End         : STATE_OUT/j__i19/D  (FD1P3XZ)
Source Clock     : SERCLK_OUT_c (R)
Destination Clock: SERCLK_OUT_c (R)
Logic Level      : 36
Delay Ratio      : 61.0% (route), 39.0% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 100000.000 ns 
Path Slack       : 99968.550 ns  (Passed)

Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
OSCInst1/CLKLF                            LSOSC_CORE      CLOCK LATENCY  0.000         0.000  103     
SERCLK_OUT_c                                              NET DELAY      6.225         6.225  103     



STATE_OUT/j__i0/CK->STATE_OUT/j__i0/Q     FD1P3XZ         CK_TO_Q_DELAY     1.391         7.616  1       
STATE_OUT/j[0]_2                                          NET DELAY         2.075         9.691  1       
STATE_OUT/add_7_add_5_1/B1->STATE_OUT/add_7_add_5_1/CO1
                                          FA2             B1_TO_CO1_DELAY   0.358        10.049  2       
STATE_OUT/n1185                                           NET DELAY         0.280        10.329  2       
STATE_OUT/add_7_add_5_3/CI0->STATE_OUT/add_7_add_5_3/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        10.607  2       
STATE_OUT/n2984                                           NET DELAY         0.280        10.887  2       
STATE_OUT/add_7_add_5_3/CI1->STATE_OUT/add_7_add_5_3/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        11.165  2       
STATE_OUT/n1187                                           NET DELAY         0.280        11.445  2       
STATE_OUT/add_7_add_5_5/CI0->STATE_OUT/add_7_add_5_5/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        11.723  2       
STATE_OUT/n2987                                           NET DELAY         0.280        12.003  2       
STATE_OUT/add_7_add_5_5/CI1->STATE_OUT/add_7_add_5_5/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        12.281  2       
STATE_OUT/n1189                                           NET DELAY         0.280        12.561  2       
STATE_OUT/add_7_add_5_7/CI0->STATE_OUT/add_7_add_5_7/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        12.839  2       
STATE_OUT/n2990                                           NET DELAY         0.280        13.119  2       
STATE_OUT/add_7_add_5_7/CI1->STATE_OUT/add_7_add_5_7/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        13.397  2       
STATE_OUT/n1191                                           NET DELAY         0.280        13.677  2       
STATE_OUT/add_7_add_5_9/CI0->STATE_OUT/add_7_add_5_9/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        13.955  2       
STATE_OUT/n2993                                           NET DELAY         0.280        14.235  2       
STATE_OUT/add_7_add_5_9/CI1->STATE_OUT/add_7_add_5_9/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        14.513  2       
STATE_OUT/n1193                                           NET DELAY         0.280        14.793  2       
STATE_OUT/add_7_add_5_11/CI0->STATE_OUT/add_7_add_5_11/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        15.071  2       
STATE_OUT/n2996                                           NET DELAY         0.280        15.351  2       
STATE_OUT/add_7_add_5_11/CI1->STATE_OUT/add_7_add_5_11/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        15.629  2       
STATE_OUT/n1195                                           NET DELAY         0.280        15.909  2       
STATE_OUT/add_7_add_5_13/CI0->STATE_OUT/add_7_add_5_13/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        16.187  2       
STATE_OUT/n2999                                           NET DELAY         0.280        16.467  2       
STATE_OUT/add_7_add_5_13/CI1->STATE_OUT/add_7_add_5_13/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        16.745  2       
STATE_OUT/n1197                                           NET DELAY         0.280        17.025  2       
STATE_OUT/add_7_add_5_15/CI0->STATE_OUT/add_7_add_5_15/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        17.303  2       
STATE_OUT/n3002                                           NET DELAY         0.280        17.583  2       
STATE_OUT/add_7_add_5_15/CI1->STATE_OUT/add_7_add_5_15/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        17.861  2       
STATE_OUT/n1199                                           NET DELAY         0.280        18.141  2       
STATE_OUT/add_7_add_5_17/CI0->STATE_OUT/add_7_add_5_17/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        18.419  2       
STATE_OUT/n3005                                           NET DELAY         0.280        18.699  2       
STATE_OUT/add_7_add_5_17/CI1->STATE_OUT/add_7_add_5_17/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        18.977  2       
STATE_OUT/n1201                                           NET DELAY         0.280        19.257  2       
STATE_OUT/add_7_add_5_19/CI0->STATE_OUT/add_7_add_5_19/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        19.535  2       
STATE_OUT/n3008                                           NET DELAY         0.280        19.815  2       
STATE_OUT/add_7_add_5_19/CI1->STATE_OUT/add_7_add_5_19/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        20.093  2       
STATE_OUT/n1203                                           NET DELAY         0.280        20.373  2       
STATE_OUT/add_7_add_5_21/CI0->STATE_OUT/add_7_add_5_21/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        20.651  2       
STATE_OUT/n3011                                           NET DELAY         0.280        20.931  2       
STATE_OUT/add_7_add_5_21/CI1->STATE_OUT/add_7_add_5_21/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        21.209  2       
STATE_OUT/n1205                                           NET DELAY         0.280        21.489  2       
STATE_OUT/add_7_add_5_23/CI0->STATE_OUT/add_7_add_5_23/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        21.767  2       
STATE_OUT/n3014                                           NET DELAY         0.280        22.047  2       
STATE_OUT/add_7_add_5_23/CI1->STATE_OUT/add_7_add_5_23/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        22.325  2       
STATE_OUT/n1207                                           NET DELAY         0.280        22.605  2       
STATE_OUT/add_7_add_5_25/CI0->STATE_OUT/add_7_add_5_25/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        22.883  2       
STATE_OUT/n3017                                           NET DELAY         0.280        23.163  2       
STATE_OUT/add_7_add_5_25/CI1->STATE_OUT/add_7_add_5_25/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        23.441  2       
STATE_OUT/n1209                                           NET DELAY         0.280        23.721  2       
STATE_OUT/add_7_add_5_27/CI0->STATE_OUT/add_7_add_5_27/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        23.999  2       
STATE_OUT/n3020                                           NET DELAY         0.280        24.279  2       
STATE_OUT/add_7_add_5_27/CI1->STATE_OUT/add_7_add_5_27/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        24.557  2       
STATE_OUT/n1211                                           NET DELAY         0.280        24.837  2       
STATE_OUT/add_7_add_5_29/CI0->STATE_OUT/add_7_add_5_29/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        25.115  2       
STATE_OUT/n3023                                           NET DELAY         0.280        25.395  2       
STATE_OUT/add_7_add_5_29/CI1->STATE_OUT/add_7_add_5_29/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        25.673  2       
STATE_OUT/n1213                                           NET DELAY         0.280        25.953  2       
STATE_OUT/add_7_add_5_31/CI0->STATE_OUT/add_7_add_5_31/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        26.231  2       
STATE_OUT/n3026                                           NET DELAY         0.280        26.511  2       
STATE_OUT/add_7_add_5_31/D1->STATE_OUT/add_7_add_5_31/S1
                                          FA2             D1_TO_S1_DELAY    0.477        26.988  2       
waiting_N_142[30]                                         NET DELAY         0.280        27.268  2       
STATE_OUT/i21_4_lut/A->STATE_OUT/i21_4_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.477        27.745  1       
STATE_OUT/n50                                             NET DELAY         2.075        29.820  1       
STATE_OUT/i27_4_lut/D->STATE_OUT/i27_4_lut/Z
                                          LUT4            D_TO_Z_DELAY      0.477        30.297  1       
STATE_OUT/n56                                             NET DELAY         2.075        32.372  1       
STATE_OUT/i640_4_lut/C->STATE_OUT/i640_4_lut/Z
                                          LUT4            C_TO_Z_DELAY      0.477        32.849  32      
waiting_N_141                                             NET DELAY         2.075        34.924  32      
i402_4_lut_4_lut/B->i402_4_lut_4_lut/Z    LUT4            B_TO_Z_DELAY      0.477        35.401  1       
n521 ( D )                                                NET DELAY         2.075        37.476  1       


                                                          CONSTRAINT     0.000    100000.000  1       
OSCInst1/CLKLF                            LSOSC_CORE      CLOCK LATENCY  0.000    100000.000  103     
SERCLK_OUT_c ( CK )                                       NET DELAY      6.225    100006.225  103     
                                                          Uncertainty    0.000    100006.225  
                                                          Setup time     0.199    100006.026  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Required Time                                                                     100006.026  
Arrival Time                                                                         -37.476  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                               99968.550  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : STATE_OUT/j__i0/Q  (FD1P3XZ)
Path End         : STATE_OUT/waiting_c/D  (FD1P3XZ)
Source Clock     : SERCLK_OUT_c (R)
Destination Clock: SERCLK_OUT_c (R)
Logic Level      : 36
Delay Ratio      : 61.0% (route), 39.0% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 100000.000 ns 
Path Slack       : 99968.550 ns  (Passed)

Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
OSCInst1/CLKLF                            LSOSC_CORE      CLOCK LATENCY  0.000         0.000  103     
SERCLK_OUT_c                                              NET DELAY      6.225         6.225  103     



STATE_OUT/j__i0/CK->STATE_OUT/j__i0/Q     FD1P3XZ         CK_TO_Q_DELAY     1.391         7.616  1       
STATE_OUT/j[0]_2                                          NET DELAY         2.075         9.691  1       
STATE_OUT/add_7_add_5_1/B1->STATE_OUT/add_7_add_5_1/CO1
                                          FA2             B1_TO_CO1_DELAY   0.358        10.049  2       
STATE_OUT/n1185                                           NET DELAY         0.280        10.329  2       
STATE_OUT/add_7_add_5_3/CI0->STATE_OUT/add_7_add_5_3/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        10.607  2       
STATE_OUT/n2984                                           NET DELAY         0.280        10.887  2       
STATE_OUT/add_7_add_5_3/CI1->STATE_OUT/add_7_add_5_3/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        11.165  2       
STATE_OUT/n1187                                           NET DELAY         0.280        11.445  2       
STATE_OUT/add_7_add_5_5/CI0->STATE_OUT/add_7_add_5_5/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        11.723  2       
STATE_OUT/n2987                                           NET DELAY         0.280        12.003  2       
STATE_OUT/add_7_add_5_5/CI1->STATE_OUT/add_7_add_5_5/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        12.281  2       
STATE_OUT/n1189                                           NET DELAY         0.280        12.561  2       
STATE_OUT/add_7_add_5_7/CI0->STATE_OUT/add_7_add_5_7/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        12.839  2       
STATE_OUT/n2990                                           NET DELAY         0.280        13.119  2       
STATE_OUT/add_7_add_5_7/CI1->STATE_OUT/add_7_add_5_7/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        13.397  2       
STATE_OUT/n1191                                           NET DELAY         0.280        13.677  2       
STATE_OUT/add_7_add_5_9/CI0->STATE_OUT/add_7_add_5_9/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        13.955  2       
STATE_OUT/n2993                                           NET DELAY         0.280        14.235  2       
STATE_OUT/add_7_add_5_9/CI1->STATE_OUT/add_7_add_5_9/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        14.513  2       
STATE_OUT/n1193                                           NET DELAY         0.280        14.793  2       
STATE_OUT/add_7_add_5_11/CI0->STATE_OUT/add_7_add_5_11/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        15.071  2       
STATE_OUT/n2996                                           NET DELAY         0.280        15.351  2       
STATE_OUT/add_7_add_5_11/CI1->STATE_OUT/add_7_add_5_11/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        15.629  2       
STATE_OUT/n1195                                           NET DELAY         0.280        15.909  2       
STATE_OUT/add_7_add_5_13/CI0->STATE_OUT/add_7_add_5_13/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        16.187  2       
STATE_OUT/n2999                                           NET DELAY         0.280        16.467  2       
STATE_OUT/add_7_add_5_13/CI1->STATE_OUT/add_7_add_5_13/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        16.745  2       
STATE_OUT/n1197                                           NET DELAY         0.280        17.025  2       
STATE_OUT/add_7_add_5_15/CI0->STATE_OUT/add_7_add_5_15/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        17.303  2       
STATE_OUT/n3002                                           NET DELAY         0.280        17.583  2       
STATE_OUT/add_7_add_5_15/CI1->STATE_OUT/add_7_add_5_15/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        17.861  2       
STATE_OUT/n1199                                           NET DELAY         0.280        18.141  2       
STATE_OUT/add_7_add_5_17/CI0->STATE_OUT/add_7_add_5_17/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        18.419  2       
STATE_OUT/n3005                                           NET DELAY         0.280        18.699  2       
STATE_OUT/add_7_add_5_17/CI1->STATE_OUT/add_7_add_5_17/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        18.977  2       
STATE_OUT/n1201                                           NET DELAY         0.280        19.257  2       
STATE_OUT/add_7_add_5_19/CI0->STATE_OUT/add_7_add_5_19/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        19.535  2       
STATE_OUT/n3008                                           NET DELAY         0.280        19.815  2       
STATE_OUT/add_7_add_5_19/CI1->STATE_OUT/add_7_add_5_19/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        20.093  2       
STATE_OUT/n1203                                           NET DELAY         0.280        20.373  2       
STATE_OUT/add_7_add_5_21/CI0->STATE_OUT/add_7_add_5_21/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        20.651  2       
STATE_OUT/n3011                                           NET DELAY         0.280        20.931  2       
STATE_OUT/add_7_add_5_21/CI1->STATE_OUT/add_7_add_5_21/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        21.209  2       
STATE_OUT/n1205                                           NET DELAY         0.280        21.489  2       
STATE_OUT/add_7_add_5_23/CI0->STATE_OUT/add_7_add_5_23/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        21.767  2       
STATE_OUT/n3014                                           NET DELAY         0.280        22.047  2       
STATE_OUT/add_7_add_5_23/CI1->STATE_OUT/add_7_add_5_23/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        22.325  2       
STATE_OUT/n1207                                           NET DELAY         0.280        22.605  2       
STATE_OUT/add_7_add_5_25/CI0->STATE_OUT/add_7_add_5_25/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        22.883  2       
STATE_OUT/n3017                                           NET DELAY         0.280        23.163  2       
STATE_OUT/add_7_add_5_25/CI1->STATE_OUT/add_7_add_5_25/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        23.441  2       
STATE_OUT/n1209                                           NET DELAY         0.280        23.721  2       
STATE_OUT/add_7_add_5_27/CI0->STATE_OUT/add_7_add_5_27/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        23.999  2       
STATE_OUT/n3020                                           NET DELAY         0.280        24.279  2       
STATE_OUT/add_7_add_5_27/CI1->STATE_OUT/add_7_add_5_27/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        24.557  2       
STATE_OUT/n1211                                           NET DELAY         0.280        24.837  2       
STATE_OUT/add_7_add_5_29/CI0->STATE_OUT/add_7_add_5_29/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        25.115  2       
STATE_OUT/n3023                                           NET DELAY         0.280        25.395  2       
STATE_OUT/add_7_add_5_29/CI1->STATE_OUT/add_7_add_5_29/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        25.673  2       
STATE_OUT/n1213                                           NET DELAY         0.280        25.953  2       
STATE_OUT/add_7_add_5_31/CI0->STATE_OUT/add_7_add_5_31/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        26.231  2       
STATE_OUT/n3026                                           NET DELAY         0.280        26.511  2       
STATE_OUT/add_7_add_5_31/D1->STATE_OUT/add_7_add_5_31/S1
                                          FA2             D1_TO_S1_DELAY    0.477        26.988  2       
waiting_N_142[30]                                         NET DELAY         0.280        27.268  2       
STATE_OUT/i21_4_lut/A->STATE_OUT/i21_4_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.477        27.745  1       
STATE_OUT/n50                                             NET DELAY         2.075        29.820  1       
STATE_OUT/i27_4_lut/D->STATE_OUT/i27_4_lut/Z
                                          LUT4            D_TO_Z_DELAY      0.477        30.297  1       
STATE_OUT/n56                                             NET DELAY         2.075        32.372  1       
STATE_OUT/i640_4_lut/C->STATE_OUT/i640_4_lut/Z
                                          LUT4            C_TO_Z_DELAY      0.477        32.849  32      
waiting_N_141                                             NET DELAY         2.075        34.924  32      
STATE_OUT/i12_3_lut/A->STATE_OUT/i12_3_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.477        35.401  1       
STATE_OUT/n1616 ( D )                                     NET DELAY         2.075        37.476  1       


                                                          CONSTRAINT     0.000    100000.000  1       
OSCInst1/CLKLF                            LSOSC_CORE      CLOCK LATENCY  0.000    100000.000  103     
SERCLK_OUT_c ( CK )                                       NET DELAY      6.225    100006.225  103     
                                                          Uncertainty    0.000    100006.225  
                                                          Setup time     0.199    100006.026  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Required Time                                                                     100006.026  
Arrival Time                                                                         -37.476  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                               99968.550  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : STATE_OUT/j__i0/Q  (FD1P3XZ)
Path End         : STATE_OUT/j__i25/D  (FD1P3XZ)
Source Clock     : SERCLK_OUT_c (R)
Destination Clock: SERCLK_OUT_c (R)
Logic Level      : 36
Delay Ratio      : 61.0% (route), 39.0% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 100000.000 ns 
Path Slack       : 99968.550 ns  (Passed)

Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
OSCInst1/CLKLF                            LSOSC_CORE      CLOCK LATENCY  0.000         0.000  103     
SERCLK_OUT_c                                              NET DELAY      6.225         6.225  103     



STATE_OUT/j__i0/CK->STATE_OUT/j__i0/Q     FD1P3XZ         CK_TO_Q_DELAY     1.391         7.616  1       
STATE_OUT/j[0]_2                                          NET DELAY         2.075         9.691  1       
STATE_OUT/add_7_add_5_1/B1->STATE_OUT/add_7_add_5_1/CO1
                                          FA2             B1_TO_CO1_DELAY   0.358        10.049  2       
STATE_OUT/n1185                                           NET DELAY         0.280        10.329  2       
STATE_OUT/add_7_add_5_3/CI0->STATE_OUT/add_7_add_5_3/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        10.607  2       
STATE_OUT/n2984                                           NET DELAY         0.280        10.887  2       
STATE_OUT/add_7_add_5_3/CI1->STATE_OUT/add_7_add_5_3/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        11.165  2       
STATE_OUT/n1187                                           NET DELAY         0.280        11.445  2       
STATE_OUT/add_7_add_5_5/CI0->STATE_OUT/add_7_add_5_5/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        11.723  2       
STATE_OUT/n2987                                           NET DELAY         0.280        12.003  2       
STATE_OUT/add_7_add_5_5/CI1->STATE_OUT/add_7_add_5_5/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        12.281  2       
STATE_OUT/n1189                                           NET DELAY         0.280        12.561  2       
STATE_OUT/add_7_add_5_7/CI0->STATE_OUT/add_7_add_5_7/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        12.839  2       
STATE_OUT/n2990                                           NET DELAY         0.280        13.119  2       
STATE_OUT/add_7_add_5_7/CI1->STATE_OUT/add_7_add_5_7/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        13.397  2       
STATE_OUT/n1191                                           NET DELAY         0.280        13.677  2       
STATE_OUT/add_7_add_5_9/CI0->STATE_OUT/add_7_add_5_9/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        13.955  2       
STATE_OUT/n2993                                           NET DELAY         0.280        14.235  2       
STATE_OUT/add_7_add_5_9/CI1->STATE_OUT/add_7_add_5_9/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        14.513  2       
STATE_OUT/n1193                                           NET DELAY         0.280        14.793  2       
STATE_OUT/add_7_add_5_11/CI0->STATE_OUT/add_7_add_5_11/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        15.071  2       
STATE_OUT/n2996                                           NET DELAY         0.280        15.351  2       
STATE_OUT/add_7_add_5_11/CI1->STATE_OUT/add_7_add_5_11/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        15.629  2       
STATE_OUT/n1195                                           NET DELAY         0.280        15.909  2       
STATE_OUT/add_7_add_5_13/CI0->STATE_OUT/add_7_add_5_13/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        16.187  2       
STATE_OUT/n2999                                           NET DELAY         0.280        16.467  2       
STATE_OUT/add_7_add_5_13/CI1->STATE_OUT/add_7_add_5_13/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        16.745  2       
STATE_OUT/n1197                                           NET DELAY         0.280        17.025  2       
STATE_OUT/add_7_add_5_15/CI0->STATE_OUT/add_7_add_5_15/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        17.303  2       
STATE_OUT/n3002                                           NET DELAY         0.280        17.583  2       
STATE_OUT/add_7_add_5_15/CI1->STATE_OUT/add_7_add_5_15/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        17.861  2       
STATE_OUT/n1199                                           NET DELAY         0.280        18.141  2       
STATE_OUT/add_7_add_5_17/CI0->STATE_OUT/add_7_add_5_17/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        18.419  2       
STATE_OUT/n3005                                           NET DELAY         0.280        18.699  2       
STATE_OUT/add_7_add_5_17/CI1->STATE_OUT/add_7_add_5_17/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        18.977  2       
STATE_OUT/n1201                                           NET DELAY         0.280        19.257  2       
STATE_OUT/add_7_add_5_19/CI0->STATE_OUT/add_7_add_5_19/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        19.535  2       
STATE_OUT/n3008                                           NET DELAY         0.280        19.815  2       
STATE_OUT/add_7_add_5_19/CI1->STATE_OUT/add_7_add_5_19/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        20.093  2       
STATE_OUT/n1203                                           NET DELAY         0.280        20.373  2       
STATE_OUT/add_7_add_5_21/CI0->STATE_OUT/add_7_add_5_21/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        20.651  2       
STATE_OUT/n3011                                           NET DELAY         0.280        20.931  2       
STATE_OUT/add_7_add_5_21/CI1->STATE_OUT/add_7_add_5_21/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        21.209  2       
STATE_OUT/n1205                                           NET DELAY         0.280        21.489  2       
STATE_OUT/add_7_add_5_23/CI0->STATE_OUT/add_7_add_5_23/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        21.767  2       
STATE_OUT/n3014                                           NET DELAY         0.280        22.047  2       
STATE_OUT/add_7_add_5_23/CI1->STATE_OUT/add_7_add_5_23/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        22.325  2       
STATE_OUT/n1207                                           NET DELAY         0.280        22.605  2       
STATE_OUT/add_7_add_5_25/CI0->STATE_OUT/add_7_add_5_25/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        22.883  2       
STATE_OUT/n3017                                           NET DELAY         0.280        23.163  2       
STATE_OUT/add_7_add_5_25/CI1->STATE_OUT/add_7_add_5_25/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        23.441  2       
STATE_OUT/n1209                                           NET DELAY         0.280        23.721  2       
STATE_OUT/add_7_add_5_27/CI0->STATE_OUT/add_7_add_5_27/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        23.999  2       
STATE_OUT/n3020                                           NET DELAY         0.280        24.279  2       
STATE_OUT/add_7_add_5_27/CI1->STATE_OUT/add_7_add_5_27/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        24.557  2       
STATE_OUT/n1211                                           NET DELAY         0.280        24.837  2       
STATE_OUT/add_7_add_5_29/CI0->STATE_OUT/add_7_add_5_29/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        25.115  2       
STATE_OUT/n3023                                           NET DELAY         0.280        25.395  2       
STATE_OUT/add_7_add_5_29/CI1->STATE_OUT/add_7_add_5_29/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        25.673  2       
STATE_OUT/n1213                                           NET DELAY         0.280        25.953  2       
STATE_OUT/add_7_add_5_31/CI0->STATE_OUT/add_7_add_5_31/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        26.231  2       
STATE_OUT/n3026                                           NET DELAY         0.280        26.511  2       
STATE_OUT/add_7_add_5_31/D1->STATE_OUT/add_7_add_5_31/S1
                                          FA2             D1_TO_S1_DELAY    0.477        26.988  2       
waiting_N_142[30]                                         NET DELAY         0.280        27.268  2       
STATE_OUT/i21_4_lut/A->STATE_OUT/i21_4_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.477        27.745  1       
STATE_OUT/n50                                             NET DELAY         2.075        29.820  1       
STATE_OUT/i27_4_lut/D->STATE_OUT/i27_4_lut/Z
                                          LUT4            D_TO_Z_DELAY      0.477        30.297  1       
STATE_OUT/n56                                             NET DELAY         2.075        32.372  1       
STATE_OUT/i640_4_lut/C->STATE_OUT/i640_4_lut/Z
                                          LUT4            C_TO_Z_DELAY      0.477        32.849  32      
waiting_N_141                                             NET DELAY         2.075        34.924  32      
i414_4_lut_4_lut/B->i414_4_lut_4_lut/Z    LUT4            B_TO_Z_DELAY      0.477        35.401  1       
n533 ( D )                                                NET DELAY         2.075        37.476  1       


                                                          CONSTRAINT     0.000    100000.000  1       
OSCInst1/CLKLF                            LSOSC_CORE      CLOCK LATENCY  0.000    100000.000  103     
SERCLK_OUT_c ( CK )                                       NET DELAY      6.225    100006.225  103     
                                                          Uncertainty    0.000    100006.225  
                                                          Setup time     0.199    100006.026  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Required Time                                                                     100006.026  
Arrival Time                                                                         -37.476  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                               99968.550  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : STATE_OUT/j__i0/Q  (FD1P3XZ)
Path End         : STATE_OUT/j__i18/D  (FD1P3XZ)
Source Clock     : SERCLK_OUT_c (R)
Destination Clock: SERCLK_OUT_c (R)
Logic Level      : 36
Delay Ratio      : 61.0% (route), 39.0% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 100000.000 ns 
Path Slack       : 99968.550 ns  (Passed)

Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
OSCInst1/CLKLF                            LSOSC_CORE      CLOCK LATENCY  0.000         0.000  103     
SERCLK_OUT_c                                              NET DELAY      6.225         6.225  103     



STATE_OUT/j__i0/CK->STATE_OUT/j__i0/Q     FD1P3XZ         CK_TO_Q_DELAY     1.391         7.616  1       
STATE_OUT/j[0]_2                                          NET DELAY         2.075         9.691  1       
STATE_OUT/add_7_add_5_1/B1->STATE_OUT/add_7_add_5_1/CO1
                                          FA2             B1_TO_CO1_DELAY   0.358        10.049  2       
STATE_OUT/n1185                                           NET DELAY         0.280        10.329  2       
STATE_OUT/add_7_add_5_3/CI0->STATE_OUT/add_7_add_5_3/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        10.607  2       
STATE_OUT/n2984                                           NET DELAY         0.280        10.887  2       
STATE_OUT/add_7_add_5_3/CI1->STATE_OUT/add_7_add_5_3/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        11.165  2       
STATE_OUT/n1187                                           NET DELAY         0.280        11.445  2       
STATE_OUT/add_7_add_5_5/CI0->STATE_OUT/add_7_add_5_5/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        11.723  2       
STATE_OUT/n2987                                           NET DELAY         0.280        12.003  2       
STATE_OUT/add_7_add_5_5/CI1->STATE_OUT/add_7_add_5_5/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        12.281  2       
STATE_OUT/n1189                                           NET DELAY         0.280        12.561  2       
STATE_OUT/add_7_add_5_7/CI0->STATE_OUT/add_7_add_5_7/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        12.839  2       
STATE_OUT/n2990                                           NET DELAY         0.280        13.119  2       
STATE_OUT/add_7_add_5_7/CI1->STATE_OUT/add_7_add_5_7/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        13.397  2       
STATE_OUT/n1191                                           NET DELAY         0.280        13.677  2       
STATE_OUT/add_7_add_5_9/CI0->STATE_OUT/add_7_add_5_9/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        13.955  2       
STATE_OUT/n2993                                           NET DELAY         0.280        14.235  2       
STATE_OUT/add_7_add_5_9/CI1->STATE_OUT/add_7_add_5_9/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        14.513  2       
STATE_OUT/n1193                                           NET DELAY         0.280        14.793  2       
STATE_OUT/add_7_add_5_11/CI0->STATE_OUT/add_7_add_5_11/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        15.071  2       
STATE_OUT/n2996                                           NET DELAY         0.280        15.351  2       
STATE_OUT/add_7_add_5_11/CI1->STATE_OUT/add_7_add_5_11/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        15.629  2       
STATE_OUT/n1195                                           NET DELAY         0.280        15.909  2       
STATE_OUT/add_7_add_5_13/CI0->STATE_OUT/add_7_add_5_13/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        16.187  2       
STATE_OUT/n2999                                           NET DELAY         0.280        16.467  2       
STATE_OUT/add_7_add_5_13/CI1->STATE_OUT/add_7_add_5_13/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        16.745  2       
STATE_OUT/n1197                                           NET DELAY         0.280        17.025  2       
STATE_OUT/add_7_add_5_15/CI0->STATE_OUT/add_7_add_5_15/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        17.303  2       
STATE_OUT/n3002                                           NET DELAY         0.280        17.583  2       
STATE_OUT/add_7_add_5_15/CI1->STATE_OUT/add_7_add_5_15/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        17.861  2       
STATE_OUT/n1199                                           NET DELAY         0.280        18.141  2       
STATE_OUT/add_7_add_5_17/CI0->STATE_OUT/add_7_add_5_17/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        18.419  2       
STATE_OUT/n3005                                           NET DELAY         0.280        18.699  2       
STATE_OUT/add_7_add_5_17/CI1->STATE_OUT/add_7_add_5_17/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        18.977  2       
STATE_OUT/n1201                                           NET DELAY         0.280        19.257  2       
STATE_OUT/add_7_add_5_19/CI0->STATE_OUT/add_7_add_5_19/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        19.535  2       
STATE_OUT/n3008                                           NET DELAY         0.280        19.815  2       
STATE_OUT/add_7_add_5_19/CI1->STATE_OUT/add_7_add_5_19/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        20.093  2       
STATE_OUT/n1203                                           NET DELAY         0.280        20.373  2       
STATE_OUT/add_7_add_5_21/CI0->STATE_OUT/add_7_add_5_21/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        20.651  2       
STATE_OUT/n3011                                           NET DELAY         0.280        20.931  2       
STATE_OUT/add_7_add_5_21/CI1->STATE_OUT/add_7_add_5_21/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        21.209  2       
STATE_OUT/n1205                                           NET DELAY         0.280        21.489  2       
STATE_OUT/add_7_add_5_23/CI0->STATE_OUT/add_7_add_5_23/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        21.767  2       
STATE_OUT/n3014                                           NET DELAY         0.280        22.047  2       
STATE_OUT/add_7_add_5_23/CI1->STATE_OUT/add_7_add_5_23/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        22.325  2       
STATE_OUT/n1207                                           NET DELAY         0.280        22.605  2       
STATE_OUT/add_7_add_5_25/CI0->STATE_OUT/add_7_add_5_25/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        22.883  2       
STATE_OUT/n3017                                           NET DELAY         0.280        23.163  2       
STATE_OUT/add_7_add_5_25/CI1->STATE_OUT/add_7_add_5_25/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        23.441  2       
STATE_OUT/n1209                                           NET DELAY         0.280        23.721  2       
STATE_OUT/add_7_add_5_27/CI0->STATE_OUT/add_7_add_5_27/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        23.999  2       
STATE_OUT/n3020                                           NET DELAY         0.280        24.279  2       
STATE_OUT/add_7_add_5_27/CI1->STATE_OUT/add_7_add_5_27/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        24.557  2       
STATE_OUT/n1211                                           NET DELAY         0.280        24.837  2       
STATE_OUT/add_7_add_5_29/CI0->STATE_OUT/add_7_add_5_29/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        25.115  2       
STATE_OUT/n3023                                           NET DELAY         0.280        25.395  2       
STATE_OUT/add_7_add_5_29/CI1->STATE_OUT/add_7_add_5_29/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        25.673  2       
STATE_OUT/n1213                                           NET DELAY         0.280        25.953  2       
STATE_OUT/add_7_add_5_31/CI0->STATE_OUT/add_7_add_5_31/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        26.231  2       
STATE_OUT/n3026                                           NET DELAY         0.280        26.511  2       
STATE_OUT/add_7_add_5_31/D1->STATE_OUT/add_7_add_5_31/S1
                                          FA2             D1_TO_S1_DELAY    0.477        26.988  2       
waiting_N_142[30]                                         NET DELAY         0.280        27.268  2       
STATE_OUT/i21_4_lut/A->STATE_OUT/i21_4_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.477        27.745  1       
STATE_OUT/n50                                             NET DELAY         2.075        29.820  1       
STATE_OUT/i27_4_lut/D->STATE_OUT/i27_4_lut/Z
                                          LUT4            D_TO_Z_DELAY      0.477        30.297  1       
STATE_OUT/n56                                             NET DELAY         2.075        32.372  1       
STATE_OUT/i640_4_lut/C->STATE_OUT/i640_4_lut/Z
                                          LUT4            C_TO_Z_DELAY      0.477        32.849  32      
waiting_N_141                                             NET DELAY         2.075        34.924  32      
i400_4_lut_4_lut/B->i400_4_lut_4_lut/Z    LUT4            B_TO_Z_DELAY      0.477        35.401  1       
n519 ( D )                                                NET DELAY         2.075        37.476  1       


                                                          CONSTRAINT     0.000    100000.000  1       
OSCInst1/CLKLF                            LSOSC_CORE      CLOCK LATENCY  0.000    100000.000  103     
SERCLK_OUT_c ( CK )                                       NET DELAY      6.225    100006.225  103     
                                                          Uncertainty    0.000    100006.225  
                                                          Setup time     0.199    100006.026  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Required Time                                                                     100006.026  
Arrival Time                                                                         -37.476  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                               99968.550  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################

4.2  Hold Detailed Report
==========================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Sreg_i1/Q  (FD1P3XZ)
Path End         : STATE_OUT/serial/temp_data_out_i0_i3/D  (FD1P3XZ)
Source Clock     : SERCLK_OUT_c (R)
Destination Clock: SERCLK_OUT_c (R)
Logic Level      : 1
Delay Ratio      : 16.8% (route), 83.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.671 ns  (Passed)

Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
OSCInst1/CLKLF                            LSOSC_CORE      CLOCK LATENCY  0.000         0.000  103     
SERCLK_OUT_c                                              NET DELAY      6.225         6.225  103     



Sreg_i1/CK->Sreg_i1/Q                     FD1P3XZ         CK_TO_Q_DELAY  1.391         7.616  9       
Sreg[1] ( D )                                             NET DELAY      0.280         7.896  9       


                                                          CONSTRAINT     0.000         0.000  1       
OSCInst1/CLKLF                            LSOSC_CORE      CLOCK LATENCY  0.000         0.000  103     
SERCLK_OUT_c ( CK )                                       NET DELAY      6.225         6.225  103     
                                                          Uncertainty    0.000         6.225  
                                                          Hold time      0.000         6.225  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Required Time                                                                         -6.225  
Arrival Time                                                                           7.896  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                   1.671  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : STATE_OUT/init_c/Q  (FD1P3XZ)
Path End         : STATE_OUT/serial/status_send/DO0  (IOL_B)
Source Clock     : SERCLK_OUT_c (R)
Destination Clock: SERCLK_OUT_c (R)
Logic Level      : 1
Delay Ratio      : 16.8% (route), 83.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.671 ns  (Passed)

Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
OSCInst1/CLKLF                            LSOSC_CORE      CLOCK LATENCY  0.000         0.000  103     
SERCLK_OUT_c                                              NET DELAY      6.225         6.225  103     



STATE_OUT/init_c/CK->STATE_OUT/init_c/Q   FD1P3XZ         CK_TO_Q_DELAY  1.391         7.616  4       
init ( DO0 )                                              NET DELAY      0.280         7.896  4       


                                                          CONSTRAINT     0.000         0.000  1       
OSCInst1/CLKLF                            LSOSC_CORE      CLOCK LATENCY  0.000         0.000  103     
SERCLK_OUT_c ( OUTCLK )                                   NET DELAY      6.225         6.225  103     
                                                          Uncertainty    0.000         6.225  
                                                          Hold time      0.000         6.225  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Required Time                                                                         -6.225  
Arrival Time                                                                           7.896  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                   1.671  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : mainTimer/state/Q  (FD1P3XZ)
Path End         : mainTimer/clkCont_i14/D  (FD1P3XZ)
Source Clock     : SERCLK_OUT_c (R)
Destination Clock: SERCLK_OUT_c (R)
Logic Level      : 2
Delay Ratio      : 56.1% (route), 43.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 4.196 ns  (Passed)

Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
OSCInst1/CLKLF                            LSOSC_CORE      CLOCK LATENCY  0.000         0.000  103     
SERCLK_OUT_c                                              NET DELAY      6.225         6.225  103     



mainTimer/state/CK->mainTimer/state/Q     FD1P3XZ         CK_TO_Q_DELAY  1.391         7.616  25      
timeout_c                                                 NET DELAY      0.280         7.896  25      
mainTimer/i628_2_lut/B->mainTimer/i628_2_lut/Z
                                          LUT4            B_TO_Z_DELAY   0.450         8.346  1       
mainTimer/clkCont_17__N_21[14] ( D )                      NET DELAY      2.075        10.421  1       


                                                          CONSTRAINT     0.000         0.000  1       
OSCInst1/CLKLF                            LSOSC_CORE      CLOCK LATENCY  0.000         0.000  103     
SERCLK_OUT_c ( CK )                                       NET DELAY      6.225         6.225  103     
                                                          Uncertainty    0.000         6.225  
                                                          Hold time      0.000         6.225  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Required Time                                                                         -6.225  
Arrival Time                                                                          10.421  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                   4.196  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : mainTimer/state/Q  (FD1P3XZ)
Path End         : mainTimer/clkCont_i15/D  (FD1P3XZ)
Source Clock     : SERCLK_OUT_c (R)
Destination Clock: SERCLK_OUT_c (R)
Logic Level      : 2
Delay Ratio      : 56.1% (route), 43.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 4.196 ns  (Passed)

Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
OSCInst1/CLKLF                            LSOSC_CORE      CLOCK LATENCY  0.000         0.000  103     
SERCLK_OUT_c                                              NET DELAY      6.225         6.225  103     



mainTimer/state/CK->mainTimer/state/Q     FD1P3XZ         CK_TO_Q_DELAY  1.391         7.616  25      
timeout_c                                                 NET DELAY      0.280         7.896  25      
mainTimer/i627_2_lut/B->mainTimer/i627_2_lut/Z
                                          LUT4            B_TO_Z_DELAY   0.450         8.346  1       
mainTimer/clkCont_17__N_21[15] ( D )                      NET DELAY      2.075        10.421  1       


                                                          CONSTRAINT     0.000         0.000  1       
OSCInst1/CLKLF                            LSOSC_CORE      CLOCK LATENCY  0.000         0.000  103     
SERCLK_OUT_c ( CK )                                       NET DELAY      6.225         6.225  103     
                                                          Uncertainty    0.000         6.225  
                                                          Hold time      0.000         6.225  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Required Time                                                                         -6.225  
Arrival Time                                                                          10.421  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                   4.196  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : mainTimer/state/Q  (FD1P3XZ)
Path End         : mainTimer/clkCont_i16/D  (FD1P3XZ)
Source Clock     : SERCLK_OUT_c (R)
Destination Clock: SERCLK_OUT_c (R)
Logic Level      : 2
Delay Ratio      : 56.1% (route), 43.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 4.196 ns  (Passed)

Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
OSCInst1/CLKLF                            LSOSC_CORE      CLOCK LATENCY  0.000         0.000  103     
SERCLK_OUT_c                                              NET DELAY      6.225         6.225  103     



mainTimer/state/CK->mainTimer/state/Q     FD1P3XZ         CK_TO_Q_DELAY  1.391         7.616  25      
timeout_c                                                 NET DELAY      0.280         7.896  25      
mainTimer/i626_2_lut/B->mainTimer/i626_2_lut/Z
                                          LUT4            B_TO_Z_DELAY   0.450         8.346  1       
mainTimer/clkCont_17__N_21[16] ( D )                      NET DELAY      2.075        10.421  1       


                                                          CONSTRAINT     0.000         0.000  1       
OSCInst1/CLKLF                            LSOSC_CORE      CLOCK LATENCY  0.000         0.000  103     
SERCLK_OUT_c ( CK )                                       NET DELAY      6.225         6.225  103     
                                                          Uncertainty    0.000         6.225  
                                                          Hold time      0.000         6.225  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Required Time                                                                         -6.225  
Arrival Time                                                                          10.421  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                   4.196  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : mainTimer/state/Q  (FD1P3XZ)
Path End         : mainTimer/clkCont_i17/D  (FD1P3XZ)
Source Clock     : SERCLK_OUT_c (R)
Destination Clock: SERCLK_OUT_c (R)
Logic Level      : 2
Delay Ratio      : 56.1% (route), 43.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 4.196 ns  (Passed)

Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
OSCInst1/CLKLF                            LSOSC_CORE      CLOCK LATENCY  0.000         0.000  103     
SERCLK_OUT_c                                              NET DELAY      6.225         6.225  103     



mainTimer/state/CK->mainTimer/state/Q     FD1P3XZ         CK_TO_Q_DELAY  1.391         7.616  25      
timeout_c                                                 NET DELAY      0.280         7.896  25      
mainTimer/i625_2_lut/B->mainTimer/i625_2_lut/Z
                                          LUT4            B_TO_Z_DELAY   0.450         8.346  1       
mainTimer/clkCont_17__N_21[17] ( D )                      NET DELAY      2.075        10.421  1       


                                                          CONSTRAINT     0.000         0.000  1       
OSCInst1/CLKLF                            LSOSC_CORE      CLOCK LATENCY  0.000         0.000  103     
SERCLK_OUT_c ( CK )                                       NET DELAY      6.225         6.225  103     
                                                          Uncertainty    0.000         6.225  
                                                          Hold time      0.000         6.225  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Required Time                                                                         -6.225  
Arrival Time                                                                          10.421  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                   4.196  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : mainTimer/clkCont_i3/Q  (FD1P3XZ)
Path End         : mainTimer/state/D  (FD1P3XZ)
Source Clock     : SERCLK_OUT_c (R)
Destination Clock: SERCLK_OUT_c (R)
Logic Level      : 2
Delay Ratio      : 56.1% (route), 43.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 4.196 ns  (Passed)

Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
OSCInst1/CLKLF                            LSOSC_CORE      CLOCK LATENCY  0.000         0.000  103     
SERCLK_OUT_c                                              NET DELAY      6.225         6.225  103     



mainTimer/clkCont_i3/CK->mainTimer/clkCont_i3/Q
                                          FD1P3XZ         CK_TO_Q_DELAY  1.391         7.616  2       
mainTimer/clkCont[3]                                      NET DELAY      0.280         7.896  2       
mainTimer/i5_4_lut/A->mainTimer/i5_4_lut/Z
                                          LUT4            A_TO_Z_DELAY   0.450         8.346  1       
mainTimer/n2687 ( D )                                     NET DELAY      2.075        10.421  1       


                                                          CONSTRAINT     0.000         0.000  1       
OSCInst1/CLKLF                            LSOSC_CORE      CLOCK LATENCY  0.000         0.000  103     
SERCLK_OUT_c ( CK )                                       NET DELAY      6.225         6.225  103     
                                                          Uncertainty    0.000         6.225  
                                                          Hold time      0.000         6.225  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Required Time                                                                         -6.225  
Arrival Time                                                                          10.421  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                   4.196  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : keyboard/state_i0/Q  (FD1P3XZ)
Path End         : PREV_KEY_i0_i0/D  (FD1P3XZ)
Source Clock     : SERCLK_OUT_c (R)
Destination Clock: SERCLK_OUT_c (R)
Logic Level      : 2
Delay Ratio      : 56.1% (route), 43.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 4.196 ns  (Passed)

Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
OSCInst1/CLKLF                            LSOSC_CORE      CLOCK LATENCY  0.000         0.000  103     
SERCLK_OUT_c                                              NET DELAY      6.225         6.225  103     



keyboard/state_i0/CK->keyboard/state_i0/Q
                                          FD1P3XZ         CK_TO_Q_DELAY  1.391         7.616  12      
state[0]                                                  NET DELAY      0.280         7.896  12      
i330_4_lut/B->i330_4_lut/Z                LUT4            B_TO_Z_DELAY   0.450         8.346  1       
n449 ( D )                                                NET DELAY      2.075        10.421  1       


                                                          CONSTRAINT     0.000         0.000  1       
OSCInst1/CLKLF                            LSOSC_CORE      CLOCK LATENCY  0.000         0.000  103     
SERCLK_OUT_c ( CK )                                       NET DELAY      6.225         6.225  103     
                                                          Uncertainty    0.000         6.225  
                                                          Hold time      0.000         6.225  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Required Time                                                                         -6.225  
Arrival Time                                                                          10.421  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                   4.196  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : keyboard/state_i1/Q  (FD1P3XZ)
Path End         : Sreg_i1/D  (FD1P3XZ)
Source Clock     : SERCLK_OUT_c (R)
Destination Clock: SERCLK_OUT_c (R)
Logic Level      : 2
Delay Ratio      : 56.1% (route), 43.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 4.196 ns  (Passed)

Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
OSCInst1/CLKLF                            LSOSC_CORE      CLOCK LATENCY  0.000         0.000  103     
SERCLK_OUT_c                                              NET DELAY      6.225         6.225  103     



keyboard/state_i1/CK->keyboard/state_i1/Q
                                          FD1P3XZ         CK_TO_Q_DELAY  1.391         7.616  12      
state[1]                                                  NET DELAY      0.280         7.896  12      
i1776_4_lut/A->i1776_4_lut/Z              LUT4            A_TO_Z_DELAY   0.450         8.346  3       
debug_c_1 ( D )                                           NET DELAY      2.075        10.421  3       


                                                          CONSTRAINT     0.000         0.000  1       
OSCInst1/CLKLF                            LSOSC_CORE      CLOCK LATENCY  0.000         0.000  103     
SERCLK_OUT_c ( CK )                                       NET DELAY      6.225         6.225  103     
                                                          Uncertainty    0.000         6.225  
                                                          Hold time      0.000         6.225  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Required Time                                                                         -6.225  
Arrival Time                                                                          10.421  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                   4.196  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PREV_KEY_i0_i1/Q  (FD1P3XZ)
Path End         : PREV_KEY_i0_i1/D  (FD1P3XZ)
Source Clock     : SERCLK_OUT_c (R)
Destination Clock: SERCLK_OUT_c (R)
Logic Level      : 2
Delay Ratio      : 56.1% (route), 43.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 4.196 ns  (Passed)

Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
OSCInst1/CLKLF                            LSOSC_CORE      CLOCK LATENCY  0.000         0.000  103     
SERCLK_OUT_c ( CK )                                       NET DELAY      6.225         6.225  103     



PREV_KEY_i0_i1/CK->PREV_KEY_i0_i1/Q       FD1P3XZ         CK_TO_Q_DELAY  1.391         7.616  2       
PREV_KEY[1]                                               NET DELAY      0.280         7.896  2       
i427_3_lut/A->i427_3_lut/Z                LUT4            A_TO_Z_DELAY   0.450         8.346  1       
n546 ( D )                                                NET DELAY      2.075        10.421  1       


                                                          CONSTRAINT     0.000         0.000  1       
OSCInst1/CLKLF                            LSOSC_CORE      CLOCK LATENCY  0.000         0.000  103     
SERCLK_OUT_c ( CK )                                       NET DELAY      6.225         6.225  103     
                                                          Uncertainty    0.000         6.225  
                                                          Hold time      0.000         6.225  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Required Time                                                                         -6.225  
Arrival Time                                                                          10.421  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                   4.196  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################

