

================================================================
== Vitis HLS Report for 'seq_align'
================================================================
* Date:           Sun Apr 16 22:11:28 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        local_seq_align_multiple_sa
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu5p-flva2104-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  6.044 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+---------+---------+---------+
    |  Latency (cycles) |  Latency (absolute) |      Interval     | Pipeline|
    |   min   |   max   |    min   |    max   |   min   |   max   |   Type  |
    +---------+---------+----------+----------+---------+---------+---------+
    |  1082351|  1082351|  6.542 ms|  6.542 ms|  1082351|  1082351|       no|
    +---------+---------+----------+----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------------------+-----------------------------------------------------+---------+---------+----------+----------+---------+---------+---------+
        |                                                                |                                                     |  Latency (cycles) |  Latency (absolute) |      Interval     | Pipeline|
        |                            Instance                            |                        Module                       |   min   |   max   |    min   |    max   |   min   |   max   |   Type  |
        +----------------------------------------------------------------+-----------------------------------------------------+---------+---------+----------+----------+---------+---------+---------+
        |grp_seq_align_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_623   |seq_align_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2   |  1048578|  1048578|  4.194 ms|  4.194 ms|  1048578|  1048578|       no|
        |grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629  |seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3  |       98|       98|  0.392 us|  0.392 us|       98|       98|       no|
        |grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696  |seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4  |       66|       66|  0.264 us|  0.264 us|       66|       66|       no|
        |grp_seq_align_Pipeline_VITIS_LOOP_100_5_fu_763                  |seq_align_Pipeline_VITIS_LOOP_100_5                  |     1026|     1026|  4.104 us|  4.104 us|     1026|     1026|       no|
        |grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771                  |seq_align_Pipeline_VITIS_LOOP_117_6                  |     1026|     1026|  4.104 us|  4.104 us|     1026|     1026|       no|
        |grp_seq_align_Pipeline_kernel_kernel1_fu_809                    |seq_align_Pipeline_kernel_kernel1                    |    33768|    33768|  0.204 ms|  0.204 ms|    33768|    33768|       no|
        +----------------------------------------------------------------+-----------------------------------------------------+---------+---------+----------+----------+---------+---------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|       2|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     -|     6276|   18919|    -|
|Memory               |       34|     -|       64|      32|    0|
|Multiplexer          |        -|     -|        -|     998|    -|
|Register             |        -|     -|       21|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |       34|     0|     6361|   19951|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1024|  1737|   600577|  300288|  235|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        3|     0|        1|       6|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2048|  3474|  1201154|  600577|  470|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        1|     0|       ~0|       3|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------------------------------+-----------------------------------------------------+---------+----+------+-------+-----+
    |                            Instance                            |                        Module                       | BRAM_18K| DSP|  FF  |  LUT  | URAM|
    +----------------------------------------------------------------+-----------------------------------------------------+---------+----+------+-------+-----+
    |grp_seq_align_Pipeline_VITIS_LOOP_100_5_fu_763                  |seq_align_Pipeline_VITIS_LOOP_100_5                  |        0|   0|    13|     57|    0|
    |grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771                  |seq_align_Pipeline_VITIS_LOOP_117_6                  |        0|   0|    24|     68|    0|
    |grp_seq_align_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_623   |seq_align_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2   |        0|   0|    64|    212|    0|
    |grp_seq_align_Pipeline_kernel_kernel1_fu_809                    |seq_align_Pipeline_kernel_kernel1                    |        0|   0|  6141|  18327|    0|
    |grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696  |seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4  |        0|   0|    17|    128|    0|
    |grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629  |seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3  |        0|   0|    17|    127|    0|
    +----------------------------------------------------------------+-----------------------------------------------------+---------+----+------+-------+-----+
    |Total                                                           |                                                     |        0|   0|  6276|  18919|    0|
    +----------------------------------------------------------------+-----------------------------------------------------+---------+----+------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    +------------------------+------------------------------------------------+---------+---+----+-----+-------+-----+------+-------------+
    |         Memory         |                     Module                     | BRAM_18K| FF| LUT| URAM| Words | Bits| Banks| W*Bits*Banks|
    +------------------------+------------------------------------------------+---------+---+----+-----+-------+-----+------+-------------+
    |dp_matrix_V_U           |seq_align_dp_matrix_V_RAM_AUTO_1R1W             |       32|  0|   0|    0|  65536|    9|     1|       589824|
    |last_pe_scoreIx_V_U     |seq_align_last_pe_scoreIx_V_RAM_AUTO_1R1W       |        1|  0|   0|    0|   1024|   10|     1|        10240|
    |last_pe_score_V_U       |seq_align_last_pe_score_V_RAM_AUTO_1R1W         |        1|  0|   0|    0|   1024|    9|     1|         9216|
    |local_reference_V_U     |seq_align_local_reference_V_RAM_1WNR_AUTO_1R1W  |        0|  4|   2|    0|     64|    2|     1|          128|
    |local_reference_V_1_U   |seq_align_local_reference_V_RAM_1WNR_AUTO_1R1W  |        0|  4|   2|    0|     64|    2|     1|          128|
    |local_reference_V_2_U   |seq_align_local_reference_V_RAM_1WNR_AUTO_1R1W  |        0|  4|   2|    0|     64|    2|     1|          128|
    |local_reference_V_3_U   |seq_align_local_reference_V_RAM_1WNR_AUTO_1R1W  |        0|  4|   2|    0|     64|    2|     1|          128|
    |local_reference_V_4_U   |seq_align_local_reference_V_RAM_1WNR_AUTO_1R1W  |        0|  4|   2|    0|     64|    2|     1|          128|
    |local_reference_V_5_U   |seq_align_local_reference_V_RAM_1WNR_AUTO_1R1W  |        0|  4|   2|    0|     64|    2|     1|          128|
    |local_reference_V_6_U   |seq_align_local_reference_V_RAM_1WNR_AUTO_1R1W  |        0|  4|   2|    0|     64|    2|     1|          128|
    |local_reference_V_7_U   |seq_align_local_reference_V_RAM_1WNR_AUTO_1R1W  |        0|  4|   2|    0|     64|    2|     1|          128|
    |local_reference_V_8_U   |seq_align_local_reference_V_RAM_1WNR_AUTO_1R1W  |        0|  4|   2|    0|     64|    2|     1|          128|
    |local_reference_V_9_U   |seq_align_local_reference_V_RAM_1WNR_AUTO_1R1W  |        0|  4|   2|    0|     64|    2|     1|          128|
    |local_reference_V_10_U  |seq_align_local_reference_V_RAM_1WNR_AUTO_1R1W  |        0|  4|   2|    0|     64|    2|     1|          128|
    |local_reference_V_11_U  |seq_align_local_reference_V_RAM_1WNR_AUTO_1R1W  |        0|  4|   2|    0|     64|    2|     1|          128|
    |local_reference_V_12_U  |seq_align_local_reference_V_RAM_1WNR_AUTO_1R1W  |        0|  4|   2|    0|     64|    2|     1|          128|
    |local_reference_V_13_U  |seq_align_local_reference_V_RAM_1WNR_AUTO_1R1W  |        0|  4|   2|    0|     64|    2|     1|          128|
    |local_reference_V_14_U  |seq_align_local_reference_V_RAM_1WNR_AUTO_1R1W  |        0|  4|   2|    0|     64|    2|     1|          128|
    |local_reference_V_15_U  |seq_align_local_reference_V_RAM_1WNR_AUTO_1R1W  |        0|  4|   2|    0|     64|    2|     1|          128|
    +------------------------+------------------------------------------------+---------+---+----+-----+-------+-----+------+-------------+
    |Total                   |                                                |       34| 64|  32|    0|  68608|   60|    19|       611328|
    +------------------------+------------------------------------------------+---------+---+----+-----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |ap_block_state2_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |Total                            |          |   0|  0|   2|           1|           1|
    +---------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------+----+-----------+-----+-----------+
    |              Name             | LUT| Input Size| Bits| Total Bits|
    +-------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                      |  37|          7|    1|          7|
    |ap_return                      |   9|          2|    9|         18|
    |dp_matrix_V_address0           |  20|          4|   16|         64|
    |dp_matrix_V_ce0                |  20|          4|    1|          4|
    |dp_matrix_V_ce1                |   9|          2|    1|          2|
    |dp_matrix_V_d0                 |  14|          3|    9|         27|
    |dp_matrix_V_we0                |  14|          3|    1|          3|
    |dp_matrix_V_we1                |   9|          2|    1|          2|
    |last_pe_scoreIx_V_address0     |  14|          3|   10|         30|
    |last_pe_scoreIx_V_ce0          |  14|          3|    1|          3|
    |last_pe_scoreIx_V_ce1          |   9|          2|    1|          2|
    |last_pe_scoreIx_V_d0           |  14|          3|   10|         30|
    |last_pe_scoreIx_V_we0          |  14|          3|    1|          3|
    |last_pe_score_V_address0       |  14|          3|   10|         30|
    |last_pe_score_V_ce0            |  14|          3|    1|          3|
    |last_pe_score_V_ce1            |   9|          2|    1|          2|
    |last_pe_score_V_d0             |  14|          3|    9|         27|
    |last_pe_score_V_we0            |  14|          3|    1|          3|
    |local_reference_V_10_address0  |  14|          3|    6|         18|
    |local_reference_V_10_ce0       |  14|          3|    1|          3|
    |local_reference_V_10_ce1       |   9|          2|    1|          2|
    |local_reference_V_10_we0       |   9|          2|    1|          2|
    |local_reference_V_11_address0  |  14|          3|    6|         18|
    |local_reference_V_11_ce0       |  14|          3|    1|          3|
    |local_reference_V_11_ce1       |   9|          2|    1|          2|
    |local_reference_V_11_we0       |   9|          2|    1|          2|
    |local_reference_V_12_address0  |  14|          3|    6|         18|
    |local_reference_V_12_ce0       |  14|          3|    1|          3|
    |local_reference_V_12_ce1       |   9|          2|    1|          2|
    |local_reference_V_12_we0       |   9|          2|    1|          2|
    |local_reference_V_13_address0  |  14|          3|    6|         18|
    |local_reference_V_13_ce0       |  14|          3|    1|          3|
    |local_reference_V_13_ce1       |   9|          2|    1|          2|
    |local_reference_V_13_we0       |   9|          2|    1|          2|
    |local_reference_V_14_address0  |  14|          3|    6|         18|
    |local_reference_V_14_ce0       |  14|          3|    1|          3|
    |local_reference_V_14_ce1       |   9|          2|    1|          2|
    |local_reference_V_14_we0       |   9|          2|    1|          2|
    |local_reference_V_15_address0  |  14|          3|    6|         18|
    |local_reference_V_15_ce0       |  14|          3|    1|          3|
    |local_reference_V_15_ce1       |   9|          2|    1|          2|
    |local_reference_V_15_we0       |   9|          2|    1|          2|
    |local_reference_V_1_address0   |  14|          3|    6|         18|
    |local_reference_V_1_ce0        |  14|          3|    1|          3|
    |local_reference_V_1_ce1        |   9|          2|    1|          2|
    |local_reference_V_1_we0        |   9|          2|    1|          2|
    |local_reference_V_2_address0   |  14|          3|    6|         18|
    |local_reference_V_2_ce0        |  14|          3|    1|          3|
    |local_reference_V_2_ce1        |   9|          2|    1|          2|
    |local_reference_V_2_we0        |   9|          2|    1|          2|
    |local_reference_V_3_address0   |  14|          3|    6|         18|
    |local_reference_V_3_ce0        |  14|          3|    1|          3|
    |local_reference_V_3_ce1        |   9|          2|    1|          2|
    |local_reference_V_3_we0        |   9|          2|    1|          2|
    |local_reference_V_4_address0   |  14|          3|    6|         18|
    |local_reference_V_4_ce0        |  14|          3|    1|          3|
    |local_reference_V_4_ce1        |   9|          2|    1|          2|
    |local_reference_V_4_we0        |   9|          2|    1|          2|
    |local_reference_V_5_address0   |  14|          3|    6|         18|
    |local_reference_V_5_ce0        |  14|          3|    1|          3|
    |local_reference_V_5_ce1        |   9|          2|    1|          2|
    |local_reference_V_5_we0        |   9|          2|    1|          2|
    |local_reference_V_6_address0   |  14|          3|    6|         18|
    |local_reference_V_6_ce0        |  14|          3|    1|          3|
    |local_reference_V_6_ce1        |   9|          2|    1|          2|
    |local_reference_V_6_we0        |   9|          2|    1|          2|
    |local_reference_V_7_address0   |  14|          3|    6|         18|
    |local_reference_V_7_ce0        |  14|          3|    1|          3|
    |local_reference_V_7_ce1        |   9|          2|    1|          2|
    |local_reference_V_7_we0        |   9|          2|    1|          2|
    |local_reference_V_8_address0   |  14|          3|    6|         18|
    |local_reference_V_8_ce0        |  14|          3|    1|          3|
    |local_reference_V_8_ce1        |   9|          2|    1|          2|
    |local_reference_V_8_we0        |   9|          2|    1|          2|
    |local_reference_V_9_address0   |  14|          3|    6|         18|
    |local_reference_V_9_ce0        |  14|          3|    1|          3|
    |local_reference_V_9_ce1        |   9|          2|    1|          2|
    |local_reference_V_9_we0        |   9|          2|    1|          2|
    |local_reference_V_address0     |  14|          3|    6|         18|
    |local_reference_V_ce0          |  14|          3|    1|          3|
    |local_reference_V_ce1          |   9|          2|    1|          2|
    |local_reference_V_we0          |   9|          2|    1|          2|
    +-------------------------------+----+-----------+-----+-----------+
    |Total                          | 998|        215|  228|        660|
    +-------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------------------------+---+----+-----+-----------+
    |                                     Name                                    | FF| LUT| Bits| Const Bits|
    +-----------------------------------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                                                    |  6|   0|    6|          0|
    |ap_return_preg                                                               |  9|   0|    9|          0|
    |grp_seq_align_Pipeline_VITIS_LOOP_100_5_fu_763_ap_start_reg                  |  1|   0|    1|          0|
    |grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_ap_start_reg                  |  1|   0|    1|          0|
    |grp_seq_align_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_623_ap_start_reg   |  1|   0|    1|          0|
    |grp_seq_align_Pipeline_kernel_kernel1_fu_809_ap_start_reg                    |  1|   0|    1|          0|
    |grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_ap_start_reg  |  1|   0|    1|          0|
    |grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_ap_start_reg  |  1|   0|    1|          0|
    +-----------------------------------------------------------------------------+---+----+-----+-----------+
    |Total                                                                        | 21|   0|   21|          0|
    +-----------------------------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------+-----+-----+------------+--------------+--------------+
|ap_clk           |   in|    1|  ap_ctrl_hs|     seq_align|  return value|
|ap_rst           |   in|    1|  ap_ctrl_hs|     seq_align|  return value|
|ap_start         |   in|    1|  ap_ctrl_hs|     seq_align|  return value|
|ap_done          |  out|    1|  ap_ctrl_hs|     seq_align|  return value|
|ap_idle          |  out|    1|  ap_ctrl_hs|     seq_align|  return value|
|ap_ready         |  out|    1|  ap_ctrl_hs|     seq_align|  return value|
|ap_return        |  out|    9|  ap_ctrl_hs|     seq_align|  return value|
|chunk1_address0  |  out|   10|   ap_memory|        chunk1|         array|
|chunk1_ce0       |  out|    1|   ap_memory|        chunk1|         array|
|chunk1_q0        |   in|    2|   ap_memory|        chunk1|         array|
|ref1_address0    |  out|   10|   ap_memory|          ref1|         array|
|ref1_ce0         |  out|    1|   ap_memory|          ref1|         array|
|ref1_q0          |   in|    2|   ap_memory|          ref1|         array|
+-----------------+-----+-----+------------+--------------+--------------+

