$date
	Tue Feb 13 16:32:50 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module dff_ram_4x72_tb $end
$var wire 72 ! rdata [71:0] $end
$var reg 2 " add [1:0] $end
$var reg 1 # clk $end
$var reg 1 $ en_n $end
$var reg 72 % wdata [71:0] $end
$var reg 1 & wr_n $end
$scope module u_dff_ram_4x72_tb0 $end
$var wire 2 ' add [1:0] $end
$var wire 1 # clk $end
$var wire 1 $ en_n $end
$var wire 72 ( wdata [71:0] $end
$var wire 1 & wr_n $end
$var reg 72 ) rdata [71:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx )
bx (
b0 '
1&
bx %
1$
0#
b0 "
bx !
$end
#5000
1#
#10000
0#
b1 %
b1 (
0&
0$
#15000
1#
#20000
0#
1&
#25000
b1 !
b1 )
1#
#30000
0#
b10 %
b10 (
0&
b11 "
b11 '
#35000
1#
#40000
0#
1&
#45000
b10 !
b10 )
1#
#50000
0#
#55000
1#
#60000
0#
#65000
1#
#70000
0#
