{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1737196090387 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1737196090394 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jan 18 15:58:10 2025 " "Processing started: Sat Jan 18 15:58:10 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1737196090394 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737196090394 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Half_SAM -c Half_SAM " "Command: quartus_map --read_settings_files=on --write_settings_files=off Half_SAM -c Half_SAM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737196090394 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1737196090847 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1737196090854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rcas.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rcas.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RCAS-struct " "Found design unit 1: RCAS-struct" {  } { { "RCAS.vhd" "" { Text "C:/Users/manan/Documents/EE721/Half_SAM/RCAS.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737196100667 ""} { "Info" "ISGN_ENTITY_NAME" "1 RCAS " "Found entity 1: RCAS" {  } { { "RCAS.vhd" "" { Text "C:/Users/manan/Documents/EE721/Half_SAM/RCAS.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737196100667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737196100667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder_nand.vhd 2 1 " "Found 2 design units, including 1 entities, in source file full_adder_nand.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 full_adder_nand-struct " "Found design unit 1: full_adder_nand-struct" {  } { { "full_adder_nand.vhd" "" { Text "C:/Users/manan/Documents/EE721/Half_SAM/full_adder_nand.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737196100672 ""} { "Info" "ISGN_ENTITY_NAME" "1 full_adder_nand " "Found entity 1: full_adder_nand" {  } { { "full_adder_nand.vhd" "" { Text "C:/Users/manan/Documents/EE721/Half_SAM/full_adder_nand.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737196100672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737196100672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel.vhd 2 1 " "Found 2 design units, including 1 entities, in source file toplevel.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Toplevel-str " "Found design unit 1: Toplevel-str" {  } { { "Toplevel.vhd" "" { Text "C:/Users/manan/Documents/EE721/Half_SAM/Toplevel.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737196100675 ""} { "Info" "ISGN_ENTITY_NAME" "1 Toplevel " "Found entity 1: Toplevel" {  } { { "Toplevel.vhd" "" { Text "C:/Users/manan/Documents/EE721/Half_SAM/Toplevel.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737196100675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737196100675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipo_register.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pipo_register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pipo_register-ha " "Found design unit 1: pipo_register-ha" {  } { { "PIPO_Register.vhd" "" { Text "C:/Users/manan/Documents/EE721/Half_SAM/PIPO_Register.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737196100677 ""} { "Info" "ISGN_ENTITY_NAME" "1 pipo_register " "Found entity 1: pipo_register" {  } { { "PIPO_Register.vhd" "" { Text "C:/Users/manan/Documents/EE721/Half_SAM/PIPO_Register.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737196100677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737196100677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "not_8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file not_8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 NOT_8-str " "Found design unit 1: NOT_8-str" {  } { { "Not_8.vhd" "" { Text "C:/Users/manan/Documents/EE721/Half_SAM/Not_8.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737196100681 ""} { "Info" "ISGN_ENTITY_NAME" "1 NOT_8 " "Found entity 1: NOT_8" {  } { { "Not_8.vhd" "" { Text "C:/Users/manan/Documents/EE721/Half_SAM/Not_8.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737196100681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737196100681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datapath-beh " "Found design unit 1: datapath-beh" {  } { { "Datapath.vhd" "" { Text "C:/Users/manan/Documents/EE721/Half_SAM/Datapath.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737196100687 ""} { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "Datapath.vhd" "" { Text "C:/Users/manan/Documents/EE721/Half_SAM/Datapath.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737196100687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737196100687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_flip_flop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file d_flip_flop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 d_ff-beh " "Found design unit 1: d_ff-beh" {  } { { "D_Flip_Flop.vhd" "" { Text "C:/Users/manan/Documents/EE721/Half_SAM/D_Flip_Flop.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737196100688 ""} { "Info" "ISGN_ENTITY_NAME" "1 d_ff " "Found entity 1: d_ff" {  } { { "D_Flip_Flop.vhd" "" { Text "C:/Users/manan/Documents/EE721/Half_SAM/D_Flip_Flop.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737196100688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737196100688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_testbench.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpu_testbench.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU_testbench-behav " "Found design unit 1: CPU_testbench-behav" {  } { { "CPU_testbench.vhd" "" { Text "C:/Users/manan/Documents/EE721/Half_SAM/CPU_testbench.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737196100692 ""} { "Info" "ISGN_ENTITY_NAME" "1 CPU_testbench " "Found entity 1: CPU_testbench" {  } { { "CPU_testbench.vhd" "" { Text "C:/Users/manan/Documents/EE721/Half_SAM/CPU_testbench.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737196100692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737196100692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu-cpuArch " "Found design unit 1: cpu-cpuArch" {  } { { "CPU.vhd" "" { Text "C:/Users/manan/Documents/EE721/Half_SAM/CPU.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737196100697 ""} { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "CPU.vhd" "" { Text "C:/Users/manan/Documents/EE721/Half_SAM/CPU.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737196100697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737196100697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file and_8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AND_8-str " "Found design unit 1: AND_8-str" {  } { { "And_8.vhd" "" { Text "C:/Users/manan/Documents/EE721/Half_SAM/And_8.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737196100697 ""} { "Info" "ISGN_ENTITY_NAME" "1 AND_8 " "Found entity 1: AND_8" {  } { { "And_8.vhd" "" { Text "C:/Users/manan/Documents/EE721/Half_SAM/And_8.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737196100697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737196100697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-str " "Found design unit 1: ALU-str" {  } { { "ALU.vhd" "" { Text "C:/Users/manan/Documents/EE721/Half_SAM/ALU.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737196100704 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.vhd" "" { Text "C:/Users/manan/Documents/EE721/Half_SAM/ALU.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737196100704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737196100704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "4_x_1_mux_8_bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file 4_x_1_mux_8_bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_4x1_8bit-beh " "Found design unit 1: mux_4x1_8bit-beh" {  } { { "4_X_1_Mux_8_bit.vhd" "" { Text "C:/Users/manan/Documents/EE721/Half_SAM/4_X_1_Mux_8_bit.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737196100707 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_4x1_8bit " "Found entity 1: mux_4x1_8bit" {  } { { "4_X_1_Mux_8_bit.vhd" "" { Text "C:/Users/manan/Documents/EE721/Half_SAM/4_X_1_Mux_8_bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737196100707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737196100707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "2_x_1_mux_8_bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file 2_x_1_mux_8_bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_2x1_8bit-beh " "Found design unit 1: mux_2x1_8bit-beh" {  } { { "2_X_1_Mux_8_Bit.vhd" "" { Text "C:/Users/manan/Documents/EE721/Half_SAM/2_X_1_Mux_8_Bit.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737196100707 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_2x1_8bit " "Found entity 1: mux_2x1_8bit" {  } { { "2_X_1_Mux_8_Bit.vhd" "" { Text "C:/Users/manan/Documents/EE721/Half_SAM/2_X_1_Mux_8_Bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737196100707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737196100707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "2_x_1_mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file 2_x_1_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_2x1-beh " "Found design unit 1: mux_2x1-beh" {  } { { "2_X_1_Mux.vhd" "" { Text "C:/Users/manan/Documents/EE721/Half_SAM/2_X_1_Mux.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737196100713 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_2x1 " "Found entity 1: mux_2x1" {  } { { "2_X_1_Mux.vhd" "" { Text "C:/Users/manan/Documents/EE721/Half_SAM/2_X_1_Mux.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737196100713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737196100713 ""}
{ "Error" "EVRFX_VHDL_STRING_TYPE_MISMATCH" "std_ulogic Datapath.vhd(66) " "VHDL type mismatch error at Datapath.vhd(66): std_ulogic type does not match string literal" {  } { { "Datapath.vhd" "" { Text "C:/Users/manan/Documents/EE721/Half_SAM/Datapath.vhd" 66 0 0 } }  } 0 10515 "VHDL type mismatch error at %2!s!: %1!s! type does not match string literal" 0 0 "Analysis & Synthesis" 0 -1 1737196100719 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4781 " "Peak virtual memory: 4781 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1737196100827 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Jan 18 15:58:20 2025 " "Processing ended: Sat Jan 18 15:58:20 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1737196100827 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1737196100827 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1737196100827 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1737196100827 ""}
