# CS-F342-Computer-Architecture_Lab

This repository contains solutions for the Computer Architecture Labs. The labsheets cover various topics related to computer architecture and provide hands-on exercises to reinforce your understanding.

## Lab Sheets

**Lab Sheet 1:** Introduction to Verilog
**Lab Sheet 2:** Combinational Circuit Modeling
**Lab Sheet 3:** Sequential Circuit Modeling
**Lab Sheet 4:** ALU Design
**Lab Sheet 5:** Register File Implementation
**Lab Sheet 6:** Single Cycle Datapath Design
**Lab Sheet 7:** Designing Main controller for MIPS multicycle implementation
**Lab Sheet 8:** Pipeline Design

## Getting Started

Each lab sheet contains a set of exercises and questions. You can find the corresponding solutions in this repository. Clone or download the repository to access the solutions.

## Usage

Feel free to use these solutions as a reference to check your work or to better understand the concepts covered in the labs. However, it's essential to attempt the exercises on your own before consulting the solutions.

## Contributing

If you have more efficient or alternative solutions to the labs, contributions are welcome! Please fork the repository, make your changes, and submit a pull request.

## License

This project is licensed under the MIT License - see the [LICENSE](LICENSE) file for details.
