// Seed: 2064319508
module module_0;
  wire id_2;
  assign module_3.type_22 = 0;
endmodule
module module_1 (
    input tri1 id_0,
    output uwire id_1,
    output supply1 id_2,
    output wire id_3,
    input supply1 id_4
    , id_6
);
  wire id_7;
  xor primCall (id_1, id_4, id_6, id_7);
  assign id_1 = 1;
  module_0 modCall_1 ();
endmodule
module module_2 (
    input wand id_0,
    input supply0 id_1
);
  wire id_3;
  module_0 modCall_1 ();
endmodule
module module_3 (
    input supply0 id_0,
    input supply1 id_1,
    input supply0 id_2,
    input wor id_3,
    output tri0 id_4,
    input tri id_5,
    output wand id_6,
    input wire id_7,
    input supply0 id_8,
    output supply0 id_9,
    input tri0 id_10,
    input wire id_11,
    input tri id_12,
    input wor id_13,
    input tri1 id_14
    , id_18,
    output uwire id_15,
    output tri0 id_16
);
  initial begin : LABEL_0
    if ({id_18[1'b0 : 1], id_2 * 1, 1'b0}) disable id_19;
  end
  module_0 modCall_1 ();
endmodule
