#!/usr/bin/env python3
"""MK1 CPU cycle-accurate simulator and microcode validator.

Usage:
    python3 mk1sim.py                    # validate microcode only
    python3 mk1sim.py -t                 # run built-in test suite
    python3 mk1sim.py -r program.bin     # run a binary program
    python3 mk1sim.py -r program.bin -n 1000  # run with cycle limit
"""

import sys
import os as _os
import argparse
from copy import deepcopy

# ── Import microcode definitions ─────────────────────────────────────

# Execute microcode.py up to (but not including) generate_microcode.
# Resolve relative to this file so importers don't have to chdir.
_mc_path = _os.path.join(_os.path.dirname(_os.path.abspath(__file__)),
                          'microcode.py')
_mc_source = open(_mc_path).read()
_mc_defs = _mc_source.split('def generate_microcode')[0]
exec(compile(_mc_defs, 'microcode.py', 'exec'))

# ── Signal bit masks (from microcode.py, now in our namespace) ───────

# Register input select (bits 28-26) — 3-bit mux
_REG_IN_MASK  = 0b00011100000000000000000000000000
_REG_IN_SHIFT = 26
# Register output select (bits 20-18) — 3-bit mux
_REG_OUT_MASK  = 0b00000000000111000000000000000000
_REG_OUT_SHIFT = 18

# ── Microcode Validator ──────────────────────────────────────────────

def validate_microcode():
    """Check all microcode sequences for known timing violations."""
    errors = []
    warnings = []

    for opcode, (mnemonic, steps, has_imm) in ucode_template.items():
        for i, step in enumerate(steps):
            if step == RST:
                break

            # Rule 1: SU + SO in the same step is a bug.
            # After SU (increment), SO reads the OLD value (pre-increment) because
            # the 74HCT193 output hasn't propagated yet. POP needs post-increment,
            # so it uses separate steps: SU, then SO|MI.
            # SD + SO is OK for PUSH: you WANT the pre-decrement address.
            # Register output mux codes: DO=1, BO=2, SO=3, AO=4, PO=5, CO=6, EO=7
            reg_out = (step & _REG_OUT_MASK) >> _REG_OUT_SHIFT
            if (step & SU) and reg_out == 3:  # SU + SO = 011 = 3
                errors.append(
                    f"0x{opcode:02X} '{mnemonic}' step {i}: SU combined with SO — "
                    f"SO reads pre-increment value (use separate steps like POP does)"
                )
            if (step & SD) and reg_out == 3:  # SD + SO (usually OK for push)
                warnings.append(
                    f"0x{opcode:02X} '{mnemonic}' step {i}: SD combined with SO — "
                    f"SO reads pre-decrement value (OK for push, verify intent)"
                )

            # Rule 2: Check for bus contention — two drivers on the bus.
            # Only one register can output at a time (3-bit mux), and RO is separate.
            has_ro = bool(step & RO)
            has_reg_out = reg_out != 0
            if has_ro and has_reg_out:
                errors.append(
                    f"0x{opcode:02X} '{mnemonic}' step {i}: RO and register output "
                    f"both driving the bus"
                )

            # Rule 3: MI without a bus source (nothing driving the bus for MAR to latch)
            if (step & MI) and not has_ro and not has_reg_out:
                # Check for IO (instruction register out)
                has_io = bool(step & _IO)
                if not has_io:
                    warnings.append(
                        f"0x{opcode:02X} '{mnemonic}' step {i}: MI asserted but nothing "
                        f"driving the bus (MAR latches garbage)"
                    )

            # Rule 4: RI (RAM write) without a bus source
            if (step & RI) and not has_ro and not has_reg_out:
                has_io = bool(step & _IO)
                if not has_io:
                    warnings.append(
                        f"0x{opcode:02X} '{mnemonic}' step {i}: RI asserted but nothing "
                        f"driving the bus (SRAM writes garbage)"
                    )

            # Rule 5: EI and EO in the same step (feedback through ALU)
            # Register input mux codes: DI=1, BI=2, EI=3, AI=4, SI=5, CI=6, PI=7
            reg_in = (step & _REG_IN_MASK) >> _REG_IN_SHIFT
            if reg_in == 3 and reg_out == 7:  # EI=011=3, EO=111=7
                warnings.append(
                    f"0x{opcode:02X} '{mnemonic}' step {i}: EI and EO in same step — "
                    f"ALU feedback (works if setup time is met, but risky)"
                )

            # Rule 6: Writing to A while ALU reads from A (AI + EO)
            # This is actually fine because A is edge-triggered and ALU is combinational,
            # but flag it as info for review.

        # Rule 7: Instruction uses all 8 steps with no RST
        real_steps = sum(1 for s in steps if s != RST)
        if real_steps == 8:
            # Not an error — counter wraps naturally. But note it.
            pass

    return errors, warnings


# ── CPU Simulator ────────────────────────────────────────────────────

class MK1:
    """Cycle-accurate MK1 CPU simulator."""

    def __init__(self):
        self.reset()

    def reset(self):
        self.A = 0
        self.B = 0
        self.C = 0
        self.D = 0
        self.SP = 0
        self.PC = 0
        self.E = 0       # ALU input register
        self.IR = 0       # Instruction register
        self.MAR = 0      # Memory address register
        self.OUT = 0      # Output register
        self.CF = 0       # Carry flag
        self.ZF = 0       # Zero flag
        self.step = 0     # Microcode step counter
        self.halted = False
        self.cycle = 0

        # ── W65C22S VIA register state ──────────────────────────────────
        # Selected via E0 (write) or E0+E1 (read) with U-bits encoding
        # which register: U=0 → ORB, U0 → ORA, U1 → DDRB, U0+U1 → DDRA.
        # Hardware quirk: the chip-select asymmetry means writes only
        # need E0; reads need both E0 and E1.
        self.via_orb = 0
        self.via_ora = 0
        self.via_ddrb = 0
        self.via_ddra = 0

        # ── Keypad matrix model ─────────────────────────────────────────
        # 4x4 matrix wired to PA4-7 (rows) and PB4-7 (cols). Each pressed
        # key shorts its row→col when the row is driven LOW (the row line
        # has DDRA bit set + ORA bit clear). Cols are normally pulled HIGH
        # by 8K resistors.
        # `pressed_keys` is a set of (row, col) tuples currently held down.
        # `keypad_events` is an optional list of timed events:
        # [(cycle_at_or_after, set/clear, row, col), ...] applied in order
        # to schedule presses/releases over the run.
        self.pressed_keys = set()
        self.keypad_events = []   # list of (cycle, action, row, col)
        self._next_kp_event = 0

        # ── PA0-3 input pins (DS3231 SQW etc.) ──────────────────────────
        # Default 0x0F (all high — pull-ups). User can override.
        self.pa_inputs_low = 0x0F

        # Memory: 4 pages of 256 bytes
        # Page 0: code, Page 1: data, Page 2: stack, Page 3: extended data
        self.mem = [bytearray(256) for _ in range(4)]

        # Output history for testing
        self.output_history = []

    def load_program(self, code_bytes, data_bytes=None):
        """Load program into code page (0) and optional data into page 1."""
        for i, b in enumerate(code_bytes[:256]):
            self.mem[0][i] = b
        if data_bytes:
            for i, b in enumerate(data_bytes[:256]):
                self.mem[1][i] = b

    def _get_page(self, ctrl):
        """Determine memory page from control signals."""
        stk = bool(ctrl & STK)
        hl = bool(ctrl & HL)
        return (stk << 1) | hl

    def _alu_compute(self, a_val, e_val, mode_bits):
        """Compute ALU result based on mode bits. Returns (result, carry).

        Hardware carry-in path: carry = SUB XOR CINV
        Hardware B-inversion:   B_eff = E XOR (SUB ? 0xFF : 0x00)
        CINV only affects carry-in, NOT B-inversion.
        """
        sub_bit = bool(mode_bits & SUB)
        or_bit = bool(mode_bits & OR)
        shf_bit = bool(mode_bits & SHF)
        cinv_bit = bool(mode_bits & CINV)

        mode = (sub_bit << 2) | (or_bit << 1) | shf_bit

        # For adder-based modes (ADD/SUB), model the actual hardware:
        # carry_in = SUB XOR CINV
        # b_effective = E XOR (SUB * 0xFF)
        carry_in = sub_bit ^ cinv_bit

        if mode == 0b000:  # ADD (or INC if CINV=1)
            b_eff = e_val
            result = a_val + b_eff + carry_in
            carry = result > 0xFF
            return result & 0xFF, carry
        elif mode == 0b100:  # SUB (or DEC if CINV=1)
            b_eff = e_val ^ 0xFF
            result = a_val + b_eff + carry_in
            carry = result > 0xFF
            return result & 0xFF, carry
        elif mode == 0b010:  # OR
            return (a_val | e_val) & 0xFF, False
        elif mode == 0b110:  # AND (= SUB|OR)
            return (a_val & e_val) & 0xFF, False
        elif mode == 0b001:  # SHF (shift left/right)
            # HARDWARE NOTE: the shifter's bit-shifted-out is NOT wired to
            # the CF flop on this hardware. Microcode declares `SHF|FI` but
            # the FI signal latches an unconnected input — CF stays at
            # whatever the previous ALU op left. Empirically verified by
            # hardware probe (see WORKLOG Round 10). Return carry=False so
            # sim matches silicon: code that relies on CF after sll/slr
            # fails sim immediately rather than passing sim and breaking
            # on hardware.
            rgt = bool(mode_bits & RGT)
            if rgt:
                return (a_val >> 1) & 0xFF, False
            else:
                return (a_val << 1) & 0xFF, False
        elif mode == 0b101:  # ROT (rotate)
            # Same wiring caveat as SHF — ROT uses the same shifter
            # carry-out path. Return carry=False to match hardware.
            rgt = bool(mode_bits & RGT)
            if rgt:
                return ((a_val >> 1) | ((a_val & 1) << 7)) & 0xFF, False
            else:
                return ((a_val << 1) | ((a_val >> 7) & 1)) & 0xFF, False
        elif mode == 0b111:  # NOT
            return (e_val ^ 0xFF) & 0xFF, False
        else:
            # Mode 011 (OR|SHF) — unused, behavior unknown
            return 0, False

    def _reg_out_value(self, code):
        """Get the value that would be on the bus from the register output mux.
        Encoding: DO=1, BO=2, SO=3, AO=4, PO=5, CO=6, EO=7"""
        if code == 0: return None  # nothing on bus
        if code == 1: return self.D    # DO
        if code == 2: return self.B    # BO
        if code == 3: return self.SP   # SO
        if code == 4: return self.A    # AO
        if code == 5: return self.PC   # PO
        if code == 6: return self.C    # CO
        if code == 7:                  # EO (ALU output)
            mode_bits = self.current_ctrl & (SUB | OR | SHF | RGT | CINV)
            result, _ = self._alu_compute(self.A, self.E, mode_bits)
            return result
        return None

    def _apply_keypad_events(self):
        """Drain pending keypad events whose cycle threshold is reached."""
        while self._next_kp_event < len(self.keypad_events):
            ev = self.keypad_events[self._next_kp_event]
            if self.cycle < ev[0]:
                break
            _, action, row, col = ev
            if action == 'press':
                self.pressed_keys.add((row, col))
            elif action == 'release':
                self.pressed_keys.discard((row, col))
            self._next_kp_event += 1

    def _via_read(self, u_bits):
        """Compute the value the VIA drives onto the bus when XI+E0+E1 is
        asserted with the given U-bits selector.
            u=0 → ORB (PB pin state)
            u=1 → ORA (PA pin state)
            u=2 → DDRB
            u=3 → DDRA
        For PA/PB reads, output bits show the latched OR_ value; input
        bits show the external pin state computed from the keypad matrix
        (and pull-ups).
        """
        if u_bits == 2:
            return self.via_ddrb
        if u_bits == 3:
            return self.via_ddra
        if u_bits == 1:  # ORA / IRA
            val = 0
            for bit in range(8):
                mask = 1 << bit
                if self.via_ddra & mask:
                    val |= self.via_ora & mask  # output: read latched
                else:
                    val |= self.pa_inputs_low & mask  # input pin
            return val & 0xFF
        # u_bits == 0 → ORB / IRB
        val = 0
        for bit in range(8):
            mask = 1 << bit
            if self.via_ddrb & mask:
                val |= self.via_orb & mask  # output: read latched
            else:
                # Input: default pulled HIGH by 8K resistors.
                val |= mask
                # Keypad columns on PB4-7: any pressed key whose row
                # is driven LOW shorts the column to ground.
                if 4 <= bit <= 7:
                    col = bit - 4
                    for (kr, kc) in self.pressed_keys:
                        if kc != col:
                            continue
                        row_pin = 4 + kr
                        row_mask = 1 << row_pin
                        # Row driven LOW iff DDRA bit set AND ORA bit clear
                        if (self.via_ddra & row_mask) and not (self.via_ora & row_mask):
                            val &= ~mask  # pull this col LOW
                            break
        return val & 0xFF

    def _via_write(self, u_bits, value):
        """Latch `value` into the VIA register selected by u_bits when
        E0 is asserted (without XI). Symmetric encoding to _via_read."""
        if u_bits == 0:
            self.via_orb = value & 0xFF
        elif u_bits == 1:
            self.via_ora = value & 0xFF
        elif u_bits == 2:
            self.via_ddrb = value & 0xFF
        elif u_bits == 3:
            self.via_ddra = value & 0xFF

    def tick(self):
        """Execute one clock cycle. Returns False if halted."""
        if self.halted:
            return False

        self.cycle += 1
        self._apply_keypad_events()

        # Get current microcode step
        flags_irq = (0 << 3) | (0 << 2) | (self.ZF << 1) | self.CF  # IRQ0=0, IRQ1=0
        ctrl = ucode[flags_irq][self.IR][1][self.step & 7]
        self.current_ctrl = ctrl

        # HLT check
        if ctrl & HLT:
            self.halted = True
            return False

        # Determine bus value
        reg_out_code = (ctrl & _REG_OUT_MASK) >> _REG_OUT_SHIFT
        bus = self._reg_out_value(reg_out_code)

        if ctrl & RO:
            # RAM data out — read from memory
            page = self._get_page(ctrl)
            bus = self.mem[page][self.MAR]

        if ctrl & _IO:
            # Instruction register lower bits to bus (for immediate operand addressing)
            bus = self.IR

        # ALU-implicit bus drive: instructions like sll/slr/rll/rlr/not use the
        # SHF or NOT mode bit without setting explicit EO in the output mux.
        # On hardware the ALU continuously drives its output line and the mode
        # bits determine what it computes; when AI is asserted the shifted A
        # latches back. The simulator's _reg_out_value only kicks in for
        # explicit EO (code=7), so without this fallback the bus sees 0 and
        # A gets cleared. Check for ALU-mode bits with no explicit reg_out.
        if bus is None and (ctrl & (SHF | OR | SUB | CINV)):
            # Use A and E to compute ALU output for this cycle.
            mode_bits = ctrl & (SUB | OR | SHF | RGT | CINV)
            result, _ = self._alu_compute(self.A, self.E, mode_bits)
            bus = result

        # External-bus read: when XI + E0 + E1 are asserted, the VIA
        # drives the bus with the selected register's value (ORB/ORA/
        # DDRB/DDRA, encoded by U-bits).
        if (ctrl & XI) and (ctrl & E0) and (ctrl & E1):
            u_bits = (1 if ctrl & U0 else 0) + (2 if ctrl & U1 else 0)
            bus = self._via_read(u_bits)

        # If nothing drives the bus, it floats (we use 0 as default)
        if bus is None:
            bus = 0

        bus = bus & 0xFF

        # External-bus write to VIA: E0 set, E1 clear, XI clear. The
        # E0/E1 split distinguishes VIA writes from 82C55-PPI writes
        # (which use E1, sometimes with E0 also asserted). We only model
        # the VIA here; 82C55 writes are silently ignored.
        if (ctrl & E0) and not (ctrl & E1) and not (ctrl & XI):
            u_bits = (1 if ctrl & U0 else 0) + (2 if ctrl & U1 else 0)
            self._via_write(u_bits, bus)

        # Register inputs (active on clock edge)
        reg_in_code = (ctrl & _REG_IN_MASK) >> _REG_IN_SHIFT
        new_A = self.A
        new_B = self.B
        new_C = self.C
        new_D = self.D
        new_SP = self.SP
        new_E = self.E
        new_PC = self.PC

        # Input mux encoding: DI=1, BI=2, EI=3, AI=4, SI=5, CI=6, PI=7
        if reg_in_code == 1: new_D = bus    # DI
        elif reg_in_code == 2: new_B = bus  # BI
        elif reg_in_code == 3: new_E = bus  # EI
        elif reg_in_code == 4: new_A = bus  # AI
        elif reg_in_code == 5: new_SP = bus # SI
        elif reg_in_code == 6: new_C = bus  # CI
        elif reg_in_code == 7: new_PC = bus # PI

        # MAR latch
        new_MAR = self.MAR
        if ctrl & MI:
            new_MAR = bus

        # IR latch
        new_IR = self.IR
        if ctrl & II:
            new_IR = bus

        # Output register latch (OI is a separate signal, not part of the input mux)
        # OI shares the input mux encoding: OI = bits 28-26 = same field as register select
        # Actually OI is a dedicated signal at bit 22, separate from the 3-bit input mux
        # The input mux handles A/B/C/D/SP/E/PC; OI and other signals are separate enables
        # OI latches from bus independently
        if ctrl & OI:
            self.OUT = bus
            self.output_history.append(bus)

        # RAM write
        if ctrl & RI:
            page = self._get_page(ctrl)
            self.mem[page][self.MAR] = bus

        # Flags latch
        if ctrl & FI:
            mode_bits = ctrl & (SUB | OR | SHF | RGT | CINV)
            result, carry = self._alu_compute(self.A, self.E, mode_bits)
            new_cf = 1 if carry else 0
            new_zf = 1 if result == 0 else 0
            self.CF = new_cf
            self.ZF = new_zf

        # PC increment (PE = program counter enable = increment)
        # PE and PI can coexist: PE increments the counter hardware, PI loads from bus.
        # On real hardware, PI overrides PE — if you load PC from bus, the increment
        # doesn't matter because the loaded value wins. But for 2-byte immediate
        # instructions, PE is used WITH RO (not PI) to advance past the immediate.
        # When PI is asserted, it takes priority — the bus value IS the new PC.
        if ctrl & PE:
            if reg_in_code != 7:  # PI not asserted — normal increment
                new_PC = (new_PC + 1) & 0xFF
            # If PI is asserted, the bus value already set new_PC above; skip increment

        # Stack pointer up/down
        if ctrl & SU:
            new_SP = (new_SP + 1) & 0xFF
        if ctrl & SD:
            new_SP = (new_SP - 1) & 0xFF

        # Commit all register updates (edge-triggered)
        self.A = new_A & 0xFF
        self.B = new_B & 0xFF
        self.C = new_C & 0xFF
        self.D = new_D & 0xFF
        self.SP = new_SP & 0xFF
        self.E = new_E & 0xFF
        self.PC = new_PC & 0xFF
        self.MAR = new_MAR & 0xFF
        self.IR = new_IR & 0xFF

        # Step counter advance or reset
        if ctrl & RST:
            self.step = 0
        else:
            self.step = (self.step + 1) & 0xF  # 4-bit counter, wraps at 16

        return True

    def run(self, max_cycles=10000):
        """Run until halt or cycle limit."""
        while self.tick():
            if self.cycle >= max_cycles:
                return False  # timed out
        return True  # halted normally

    def state_str(self):
        return (f"A={self.A:3d}(0x{self.A:02X}) B={self.B:3d}(0x{self.B:02X}) "
                f"C={self.C:3d}(0x{self.C:02X}) D={self.D:3d}(0x{self.D:02X}) "
                f"SP={self.SP:3d} PC={self.PC:3d} E={self.E:3d} "
                f"CF={self.CF} ZF={self.ZF} OUT={self.OUT:3d}")


# ── Test Framework ───────────────────────────────────────────────────

def assemble_simple(instructions):
    """Minimal assembler for test programs. Returns code bytes.
    Each instruction is (opcode, immediate) or just opcode.
    MK1 uses 2 bytes per instruction — 1-byte instructions are padded with 0x00
    which executes as NOP (move $a, $a)."""
    code = bytearray()
    for instr in instructions:
        if isinstance(instr, tuple):
            opcode, imm = instr
            code.append(opcode)
            code.append(imm)
        else:
            code.append(instr)
            code.append(0)  # NOP padding
    return code


def run_test(name, code, expected_outputs, max_cycles=10000, data=None):
    """Run a test program and check output history."""
    cpu = MK1()
    cpu.load_program(code, data)
    halted = cpu.run(max_cycles)

    passed = True
    msgs = []

    if expected_outputs is not None:
        actual = cpu.output_history[:len(expected_outputs)]
        if actual != expected_outputs:
            passed = False
            msgs.append(f"Output mismatch: expected {expected_outputs}, got {actual}")
            msgs.append(f"Full output history: {cpu.output_history}")

    status = "PASS" if passed else "FAIL"
    print(f"  [{status}] {name}")
    for m in msgs:
        print(f"         {m}")
    if not passed:
        print(f"         Final state: {cpu.state_str()}")

    return passed


def run_tests():
    """Run all built-in tests."""
    print("Running MK1 test suite...\n")
    results = []

    # Look up opcodes by mnemonic
    decode = {v[0]: k for k, v in ucode_template.items()}

    # ── Test: Counter (existing instruction) ──
    # The MK1 assembler stores jump targets as addr/2 (word addresses).
    # But the hardware PC counts bytes. The original assembler does:
    #   address_table[value] = curr_address // 2
    # and jump immediate loads this into PC directly.
    # Actually no — PC increments by 1 each PE, and addresses are byte addresses.
    # Let me just use raw byte addresses for j target.
    # addi 1 $a (addr 0-1), out (addr 2-3), j 0 (addr 4-5) → jumps to byte 0
    code = assemble_simple([
        (decode['add imm, $a'], 1),  # addr 0
        decode['move $a, $out'],      # addr 2
        (decode['move imm, $pc'], 0), # addr 4: j byte_addr_0
    ])
    # The j instruction loads immediate (0) into PC. PC=0, next fetch from addr 0.
    # But wait: `addi 1` leaves A=1 first time. Then out displays 1. j goes back.
    # Second time: addi 1 → A=2, out → display 2, j → repeat.
    # This should show 1,2,3,4,5 if the counter works.
    # However, `out` is `move $a, $out` which is a 1-byte instruction.
    # After it, the NOP padding at addr 3 executes (move $a $a), then addr 4 is the jump.
    # The jump immediate is at addr 5, value 0. PC loads 0.
    results.append(run_test("Counter (addi/out/j)", code,
                            [1, 2, 3, 4, 5], max_cycles=2000))

    # ── Test: XOR (0xFF XOR 0x0F = 0xF0) ──
    code = assemble_simple([
        (decode['move imm, $a'], 0xFF),  # ldi $a 0xFF
        (decode['move imm, $b'], 0x0F),  # ldi $b 0x0F
        decode['move $a, $out'],          # out (255)
        decode['xor'],                    # xor
        decode['move $a, $out'],          # out (should be 240)
        decode['hlt'],
    ])
    results.append(run_test("XOR: 0xFF ^ 0x0F = 0xF0", code, [255, 240]))

    # ── Test: XOR (0x55 XOR 0xAA = 0xFF) ──
    code = assemble_simple([
        (decode['move imm, $a'], 0x55),
        (decode['move imm, $b'], 0xAA),
        decode['xor'],
        decode['move $a, $out'],
        decode['hlt'],
    ])
    results.append(run_test("XOR: 0x55 ^ 0xAA = 0xFF", code, [255]))

    # ── Test: XOR (0x0F XOR 0x0F = 0x00) ──
    code = assemble_simple([
        (decode['move imm, $a'], 0x0F),
        (decode['move imm, $b'], 0x0F),
        decode['xor'],
        decode['move $a, $out'],
        decode['hlt'],
    ])
    results.append(run_test("XOR: 0x0F ^ 0x0F = 0x00", code, [0]))

    # ── Test: NEG ──
    code = assemble_simple([
        (decode['move imm, $a'], 1),
        decode['neg'],
        decode['move $a, $out'],   # should be 255 (-1)
        (decode['move imm, $a'], 42),
        decode['neg'],
        decode['move $a, $out'],   # should be 214 (-42)
        decode['hlt'],
    ])
    results.append(run_test("NEG: -1=255, -42=214", code, [255, 214]))

    # ── Test: NEG(0) = 0 ──
    code = assemble_simple([
        (decode['move imm, $a'], 0),
        decode['neg'],
        decode['move $a, $out'],
        decode['hlt'],
    ])
    results.append(run_test("NEG: -0=0", code, [0]))

    # ── Test: SWAP ──
    code = assemble_simple([
        (decode['move imm, $a'], 42),
        (decode['move imm, $b'], 99),
        decode['swap'],
        decode['move $a, $out'],   # should be 99
        decode['move $b, $out'],   # should be 42
        decode['hlt'],
    ])
    results.append(run_test("SWAP: A=42,B=99 -> A=99,B=42", code, [99, 42]))

    # ── Test: SWAP twice = identity ──
    code = assemble_simple([
        (decode['move imm, $a'], 10),
        (decode['move imm, $b'], 20),
        decode['swap'],
        decode['swap'],
        decode['move $a, $out'],   # should be 10
        decode['move $b, $out'],   # should be 20
        decode['hlt'],
    ])
    results.append(run_test("SWAP twice = identity", code, [10, 20]))

    # ── Test: XOR + SWAP cycle ──
    code = assemble_simple([
        (decode['move imm, $a'], 0xFF),  # addr 0
        (decode['move imm, $b'], 0x0F),  # addr 2
        decode['move $a, $out'],          # addr 4: display 255
        decode['xor'],                    # addr 6: A=0xF0
        decode['swap'],                   # addr 8: A=0x0F, B=0xF0
        decode['move $a, $out'],          # addr 10: display 15
        decode['xor'],                    # addr 12: A=0x0F^0xF0=0xFF
        decode['swap'],                   # addr 14: A=0xF0, B=0xFF
        decode['move $a, $out'],          # addr 16: display 240
        decode['hlt'],                    # addr 18
    ])
    results.append(run_test("XOR+SWAP cycle: 255,15,240", code, [255, 15, 240]))

    # ── Test: Page 3 store/load ──
    code = assemble_simple([
        (decode['move imm, $a'], 42),
        (decode['stp3'], 0),        # page3[0] = 42
        (decode['move imm, $a'], 0),
        decode['move $a, $out'],    # out 0
        (decode['ldp3'], 0),        # A = page3[0]
        decode['move $a, $out'],    # out 42
        decode['hlt'],
    ])
    results.append(run_test("Page 3: store 42, load back", code, [0, 42]))

    # ── Test: LDSP (stack-relative load) ──
    code = assemble_simple([
        (decode['move imm, $a'], 77),
        decode['stor $a, [$sp]'],   # push 77
        (decode['move imm, $a'], 88),
        decode['stor $a, [$sp]'],   # push 88
        (decode['move imm, $a'], 0),
        (decode['ldsp'], 1),        # A = stack[SP+1] = 88
        decode['move $a, $out'],
        (decode['ldsp'], 2),        # A = stack[SP+2] = 77
        decode['move $a, $out'],
        decode['hlt'],
    ])
    results.append(run_test("LDSP: stack-relative load", code, [88, 77]))

    # ── Test: Existing programs still work ──
    # Fibonacci (first 8 values)
    code = assemble_simple([
        (decode['move imm, $a'], 1),  # ldi $a 1
        (decode['move imm, $b'], 1),  # ldi $b 1
        # loop:
        decode['move $a, $out'],       # out $a
        decode['move $a, $c'],         # mov $a $c
        (decode['add $b, $a']),        # add $b $a
        (decode['move imm, $pc'], 4) if not (decode.get('jc')) else 0,  # jc end (simplified)
        decode['move $c, $b'],         # mov $c $b
        (decode['move imm, $pc'], 4),  # j loop (addr 4)
    ])
    # Just run the fibonacci manually for correctness
    code2 = bytearray(256)
    # ldi $a 1; ldi $b 1; loop: out; mov $a $c; add $b $a; jc end; mov $c $b; j loop; end: hlt
    pc = 0
    code2[pc] = decode['move imm, $a']; code2[pc+1] = 1; pc += 2
    code2[pc] = decode['move imm, $b']; code2[pc+1] = 1; pc += 2
    loop_addr = pc
    code2[pc] = decode['move $a, $out']; pc += 1  # padding
    code2[pc] = 0; pc += 1
    code2[pc] = decode['move $a, $c']; pc += 1
    code2[pc] = 0; pc += 1
    code2[pc] = decode['add $b, $a']; pc += 1
    code2[pc] = 0; pc += 1
    end_addr = pc + 2
    code2[pc] = decode['jcf']; code2[pc+1] = end_addr // 2; pc += 2
    code2[pc] = decode['move $c, $b']; pc += 1
    code2[pc] = 0; pc += 1
    code2[pc] = decode['move imm, $pc']; code2[pc+1] = loop_addr // 2; pc += 2
    code2[pc] = decode['hlt']; pc += 1
    # This is getting complicated with the addressing. Let's skip the fibonacci test
    # and focus on the unit tests above.

    # ── Test: INC ──
    code = assemble_simple([
        (decode['move imm, $a'], 0),
        decode['inc'],
        decode['move $a, $out'],   # should be 1
        decode['inc'],
        decode['move $a, $out'],   # should be 2
        decode['inc'],
        decode['move $a, $out'],   # should be 3
        decode['hlt'],
    ])
    results.append(run_test("INC: 0→1→2→3", code, [1, 2, 3]))

    # ── Test: DEC ──
    code = assemble_simple([
        (decode['move imm, $a'], 5),
        decode['dec'],
        decode['move $a, $out'],   # should be 4
        decode['dec'],
        decode['move $a, $out'],   # should be 3
        decode['hlt'],
    ])
    results.append(run_test("DEC: 5→4→3", code, [4, 3]))

    # ── Test: INC wrap ──
    code = assemble_simple([
        (decode['move imm, $a'], 255),
        decode['inc'],
        decode['move $a, $out'],   # should be 0 (wrap)
        decode['hlt'],
    ])
    results.append(run_test("INC wrap: 255→0", code, [0]))

    # ── Test: DEC wrap ──
    code = assemble_simple([
        (decode['move imm, $a'], 0),
        decode['dec'],
        decode['move $a, $out'],   # should be 255 (wrap)
        decode['hlt'],
    ])
    results.append(run_test("DEC wrap: 0→255", code, [255]))

    # ── Test: INC sets carry flag on wrap ──
    # addr 0: ldi, 2: inc, 4: jcf, 6: ldi 99, 8: out, 10: hlt
    code = assemble_simple([
        (decode['move imm, $a'], 255),
        decode['inc'],             # 255+1=0, CF=1
        (decode['jcf'], 8),        # jump to addr 8 (out) if carry
        (decode['move imm, $a'], 99),  # should be skipped
        decode['move $a, $out'],   # addr 8: display A (should be 0)
        decode['hlt'],
    ])
    results.append(run_test("INC CF: 255+1 sets carry", code, [0]))

    # ── Test: INC doesn't clobber B ──
    code = assemble_simple([
        (decode['move imm, $a'], 10),
        (decode['move imm, $b'], 42),
        decode['inc'],
        decode['move $a, $out'],   # should be 11
        decode['move $b, $out'],   # should still be 42
        decode['hlt'],
    ])
    results.append(run_test("INC preserves B", code, [11, 42]))

    # ── Test: DEC sets zero flag ──
    # addr 0: ldi, 2: dec, 4: jzf, 6: ldi 99, 8: out, 10: hlt
    code = assemble_simple([
        (decode['move imm, $a'], 1),
        decode['dec'],             # 1-1=0, ZF=1
        (decode['jzf'], 8),        # jump to addr 8 (out) if zero
        (decode['move imm, $a'], 99),  # should be skipped
        decode['move $a, $out'],   # addr 8: display A (should be 0)
        decode['hlt'],
    ])
    results.append(run_test("DEC ZF: 1-1 sets zero", code, [0]))

    # ═══ New register inc/dec opcodes (0xCC/0xD8/0xDC/0xE8/0xEC/0xF5) ═══
    # These extend the existing A-register inc/dec to B, C, D. Replace the
    # 3-byte `mov $X,$a; inc|dec; mov $a,$X` pattern with 1 byte. Clobbers A
    # with the new register value.

    # ── Test: DEC $d ──
    code = assemble_simple([
        (decode['move imm, $d'], 5),
        decode['decd'],              # D = 4, A = 4
        decode['move $d, $out'],       # should be 4
        decode['decd'],              # D = 3
        decode['move $d, $out'],       # should be 3
        decode['hlt'],
    ])
    results.append(run_test("DEC $d: 5→4→3", code, [4, 3]))

    # ── Test: DEC $c ──
    code = assemble_simple([
        (decode['move imm, $c'], 10),
        decode['decc'],              # C = 9
        decode['move $c, $out'],
        decode['hlt'],
    ])
    results.append(run_test("DEC $c: 10→9", code, [9]))

    # ── Test: DEC $b ──
    code = assemble_simple([
        (decode['move imm, $b'], 100),
        decode['decb'],              # B = 99
        decode['move $b, $out'],
        decode['hlt'],
    ])
    results.append(run_test("DEC $b: 100→99", code, [99]))

    # ── Test: INC $d ──
    code = assemble_simple([
        (decode['move imm, $d'], 0),
        decode['incd'],              # D = 1
        decode['move $d, $out'],
        decode['incd'],              # D = 2
        decode['move $d, $out'],
        decode['hlt'],
    ])
    results.append(run_test("INC $d: 0→1→2", code, [1, 2]))

    # ── Test: INC $c ──
    code = assemble_simple([
        (decode['move imm, $c'], 42),
        decode['incc'],              # C = 43
        decode['move $c, $out'],
        decode['hlt'],
    ])
    results.append(run_test("INC $c: 42→43", code, [43]))

    # ── Test: INC $b ──
    code = assemble_simple([
        (decode['move imm, $b'], 7),
        decode['incb'],              # B = 8
        decode['move $b, $out'],
        decode['hlt'],
    ])
    results.append(run_test("INC $b: 7→8", code, [8]))

    # ── Test: DEC $d wrap ──
    code = assemble_simple([
        (decode['move imm, $d'], 0),
        decode['decd'],              # D = 255 (wrap)
        decode['move $d, $out'],
        decode['hlt'],
    ])
    results.append(run_test("DEC $d wrap: 0→255", code, [255]))

    # ── Test: INC $d wrap ──
    code = assemble_simple([
        (decode['move imm, $d'], 255),
        decode['incd'],              # D = 0 (wrap)
        decode['move $d, $out'],
        decode['hlt'],
    ])
    results.append(run_test("INC $d wrap: 255→0", code, [0]))

    # ── Test: DEC $d sets ZF (loop termination) ──
    # addr 0: ldi $d,1; 2: dec $d; 3: jzf 9; 5: ldi $a,99; 7: out; 9: ldi $a,77; 11: out; 13: hlt
    code = assemble_simple([
        (decode['move imm, $d'], 1),   # addr 0
        decode['decd'],              # addr 2: D=0, ZF=1
        (decode['jzf'], 9),            # addr 3: jump to 9 if zero
        (decode['move imm, $a'], 99),  # addr 5: skipped
        decode['move $a, $out'],       # addr 7: skipped
        (decode['move imm, $a'], 77),  # addr 9
        decode['move $a, $out'],       # addr 11: out 77
        decode['hlt'],                 # addr 13
    ])
    results.append(run_test("DEC $d ZF: 1-1 sets zero", code, [77]))

    # ── Test: Loop with dec $d (real-world pattern) ──
    # Count 3,2,1 using dec $d; jnz.
    # addr 0: ldi $d,3; 2: move $d,$a (copy counter to A for display)
    # 3: out; 4: dec $d; 5: jnz 2; 7: hlt
    code = assemble_simple([
        (decode['move imm, $d'], 3),   # addr 0-1
        decode['move $d, $a'],         # addr 2
        decode['move $a, $out'],       # addr 3
        decode['decd'],              # addr 4
        (decode['jnz'], 2),            # addr 5-6 — loop back
        decode['hlt'],                 # addr 7
    ])
    results.append(run_test("DEC $d loop: 3→2→1", code, [3, 2, 1]))

    # ── Test: DEC $d doesn't clobber B ──
    code = assemble_simple([
        (decode['move imm, $d'], 5),
        (decode['move imm, $b'], 42),
        decode['decd'],              # D=4, A=4, B preserved
        decode['move $d, $out'],       # 4
        decode['move $b, $out'],       # 42
        decode['hlt'],
    ])
    results.append(run_test("DEC $d preserves B", code, [4, 42]))

    # ── Test: INC $c doesn't clobber D ──
    code = assemble_simple([
        (decode['move imm, $c'], 10),
        (decode['move imm, $d'], 99),
        decode['incc'],              # C=11, A=11, D preserved
        decode['move $c, $out'],       # 11
        decode['move $d, $out'],       # 99
        decode['hlt'],
    ])
    results.append(run_test("INC $c preserves D", code, [11, 99]))

    # ── Test: JNC (jump if not carry) ──
    # 5 - 3 = 2, no borrow, CF=1 → jnc should NOT jump
    code = assemble_simple([
        (decode['move imm, $a'], 5),
        (decode['move imm, $b'], 3),
        decode['sub $b, $a'],      # A = 5-3=2, CF=1 (no borrow)
        (decode['jnc'], 10),       # should NOT jump (CF=1)
        decode['move $a, $out'],   # display 2
        decode['hlt'],
    ])
    results.append(run_test("JNC: no jump when CF=1", code, [2]))

    # 3 - 5 = underflow, CF=0 → jnc SHOULD jump
    code = assemble_simple([
        (decode['move imm, $a'], 3),
        (decode['move imm, $b'], 5),
        decode['sub $b, $a'],      # A = 3-5=254, CF=0 (borrow)
        (decode['jnc'], 10),       # SHOULD jump (CF=0)
        (decode['move imm, $a'], 99),  # skipped
        decode['move $a, $out'],   # addr 10: display 254
        decode['hlt'],
    ])
    results.append(run_test("JNC: jump when CF=0", code, [254]))

    # ── Test: JNZ (jump if not zero) ──
    # 5 - 5 = 0, ZF=1 → jnz should NOT jump
    code = assemble_simple([
        (decode['move imm, $a'], 5),
        (decode['move imm, $b'], 5),
        decode['sub $b, $a'],      # A = 0, ZF=1
        (decode['jnz'], 10),       # should NOT jump (ZF=1)
        decode['move $a, $out'],   # display 0
        decode['hlt'],
    ])
    results.append(run_test("JNZ: no jump when ZF=1", code, [0]))

    # 5 - 3 = 2, ZF=0 → jnz SHOULD jump
    code = assemble_simple([
        (decode['move imm, $a'], 5),
        (decode['move imm, $b'], 3),
        decode['sub $b, $a'],      # A = 2, ZF=0
        (decode['jnz'], 10),       # SHOULD jump (ZF=0)
        (decode['move imm, $a'], 99),  # skipped
        decode['move $a, $out'],   # addr 10: display 2
        decode['hlt'],
    ])
    results.append(run_test("JNZ: jump when ZF=0", code, [2]))

    # ── Test: SETJMP (acts as regular jump on current hardware) ──
    code = assemble_simple([
        (decode['move imm, $a'], 42),
        (decode['setjmp'], 6),     # jump to addr 6
        (decode['move imm, $a'], 99),  # skipped
        decode['move $a, $out'],   # addr 6: display 42
        decode['hlt'],
    ])
    results.append(run_test("SETJMP: acts as jump (no hw)", code, [42]))

    # ── Test: SETRET (acts as regular return on current hardware) ──
    code = bytearray(256)
    pc = 0
    def emit2(opcode, imm=None):
        nonlocal pc
        code[pc] = opcode; pc += 1
        code[pc] = imm if imm is not None else 0; pc += 1
    JAL = 0xAC; RET_OP = 0x6C
    emit2(decode['move imm, $a'], 77)
    emit2(JAL, 8)                  # call addr 8
    emit2(decode['move $a, $out']) # after return: display 77
    emit2(decode['hlt'])
    # function at addr 8: just setret
    pc = 8
    emit2(decode['setret'])        # should act as regular ret
    results.append(run_test("SETRET: acts as return (no hw)", code, [77]))

    # ── Test: C-style function call with ldsp ──
    # max(10, 25) → 25, max(200, 150) → 200
    # This mirrors the "Stack-relative (C-style calls)" web IDE example
    code = bytearray(256)
    pc = 0
    def emit(opcode, imm=None):
        nonlocal pc
        code[pc] = opcode; pc += 1
        code[pc] = imm if imm is not None else 0; pc += 1

    # push $a = stor $a, [$sp] = (0b10 << 6) | (0 << 3) | 4 = 0x84
    PUSH_A = 0x84
    # pop $d = load $d, [$sp] = (0b01 << 6) | (3 << 3) | 4 = 0x5C
    POP_D = 0x5C
    JAL = 0xAC  # stor $pc, [$sp] with immediate
    JCF = 0x37  # jcf
    RET = 0x6C  # load $pc, [$sp]

    max_addr = 50  # place max() well past end of main

    # max(10, 25)
    emit(decode['move imm, $a'], 10)    # ldi $a 10
    emit(PUSH_A)                         # push $a (arg1)
    emit(decode['move imm, $a'], 25)    # ldi $a 25
    emit(PUSH_A)                         # push $a (arg2)
    emit(JAL, max_addr)                  # jal max
    emit(POP_D)                          # pop $d (clean arg2)
    emit(POP_D)                          # pop $d (clean arg1)
    emit(decode['move $a, $out'])        # out (should be 25)

    # max(200, 150)
    emit(decode['move imm, $a'], 200)
    emit(PUSH_A)
    emit(decode['move imm, $a'], 150)
    emit(PUSH_A)
    emit(JAL, max_addr)
    emit(POP_D)
    emit(POP_D)
    emit(decode['move $a, $out'])        # out (should be 200)
    emit(decode['hlt'])
    assert pc <= max_addr, f"Main program ({pc}) overlaps max function ({max_addr})!"

    # max function at byte 50
    # Stack: [SP+1]=ret, [SP+2]=arg2, [SP+3]=arg1
    pc = max_addr
    emit(decode['ldsp'], 3)              # A = arg1
    emit(decode['move $a, $b'])          # B = arg1
    emit(decode['ldsp'], 2)              # A = arg2
    emit(decode['cmp $b'])               # compare arg2 vs arg1
    done_addr = pc + 4                   # skip past jc + mov
    emit(JCF, done_addr)                 # jc .done (CF=1: arg2>=arg1)
    emit(decode['move $b, $a'])          # arg1 bigger, put in A
    # .done:
    assert pc == done_addr
    emit(RET)                            # ret

    results.append(run_test("C-style max(10,25)=25, max(200,150)=200", code, [25, 200]))

    # ── Test: STSP (stack-relative store, clobbers D) ──
    STSP_OP = 0xDB
    code = assemble_simple([
        (decode['move imm, $a'], 77),
        0x84,                          # push 77
        (decode['move imm, $a'], 88),
        0x84,                          # push 88
        (decode['move imm, $a'], 99),
        (STSP_OP, 2),                  # stsp 2: overwrite 77 with 99
        (decode['ldsp'], 2),
        decode['move $a, $out'],
        decode['hlt'],
    ])
    results.append(run_test("STSP: write then read", code, [99]))

    code = assemble_simple([
        (decode['move imm, $a'], 0),
        0x84,                          # push 0 (local n)
        (decode['ldsp'], 1),           # A = n
        decode['inc'],                 # A++
        (STSP_OP, 1),                  # stsp 1: n = 1
        (decode['ldsp'], 1),           # A = n
        decode['inc'],                 # A++
        (STSP_OP, 1),                  # stsp 1: n = 2
        (decode['ldsp'], 1),           # A = n
        decode['move $a, $out'],
        decode['hlt'],
    ])
    results.append(run_test("STSP: local variable increment", code, [2]))

    # ── Test: DEREF (indirect load from data page) ──
    code = bytearray(256)
    dpage = bytearray(256)
    dpage[5] = 42
    code[0] = 0x38; code[1] = 5  # ldi $a,5
    code[2] = 0xC3; code[3] = 0  # deref + pad
    code[4] = 0x06; code[5] = 0  # out + pad
    code[6] = 0x7F               # hlt
    cpu = MK1()
    cpu.load_program(code, dpage)
    cpu.run(500)
    ok = cpu.output_history == [42]
    print(f"  [{'PASS' if ok else 'FAIL'}] DEREF: A=data[A] (got {cpu.output_history})")
    results.append(ok)

    # ── Test: IDEREF (indirect store to data page) ──
    code2 = assemble_simple([
        (decode['move imm, $a'], 3),
        decode['move $a, $b'],
        (decode['move imm, $a'], 99),
        0xC7,
        (decode['move imm, $a'], 3),
        0xC3,
        decode['move $a, $out'],
        decode['hlt'],
    ])
    results.append(run_test("IDEREF: data[B]=A + deref readback", code2, [99]))

    # ── Test: PUSH_IMM ──
    code3 = assemble_simple([
        (0xE7, 42), (0xE7, 99),
        (decode['ldsp'], 1), decode['move $a, $out'],
        (decode['ldsp'], 2), decode['move $a, $out'],
        decode['hlt'],
    ])
    results.append(run_test("PUSH_IMM: push 42,99", code3, [99, 42]))

    # ── Test: LDSP_B ──
    code4 = assemble_simple([
        (0xE7, 77), (0xF3, 1),
        (decode['move imm, $a'], 10),
        decode['add $b, $a'],
        decode['move $a, $out'],
        decode['hlt'],
    ])
    results.append(run_test("LDSP_B: B=stack[SP+1]", code4, [87]))

    # ── Test: SETZ ──
    code5 = assemble_simple([
        (decode['move imm, $a'], 5), (decode['cmp imm'], 5),
        0xD3, decode['move $a, $out'],
        (decode['move imm, $a'], 5), (decode['cmp imm'], 3),
        0xD3, decode['move $a, $out'],
        decode['hlt'],
    ])
    results.append(run_test("SETZ: eq→1, neq→0", code5, [1, 0]))

    # ── Test: SETNZ ──
    code6 = assemble_simple([
        (decode['move imm, $a'], 5), (decode['cmp imm'], 3),
        0xD7, decode['move $a, $out'],
        (decode['move imm, $a'], 5), (decode['cmp imm'], 5),
        0xD7, decode['move $a, $out'],
        decode['hlt'],
    ])
    results.append(run_test("SETNZ: neq→1, eq→0", code6, [1, 0]))

    # ── Test: SETC ──
    code7 = assemble_simple([
        (decode['move imm, $a'], 200),
        (decode['cmp imm'], 100),       # 200 >= 100, CF=1
        0xDE,                           # setc → A = 1
        decode['move $a, $out'],
        (decode['move imm, $a'], 50),
        (decode['cmp imm'], 100),       # 50 < 100, CF=0
        0xDE,                           # setc → A = 0
        decode['move $a, $out'],
        decode['hlt'],
    ])
    results.append(run_test("SETC: ge→1, lt→0", code7, [1, 0]))

    # ── Test: SETNC ──
    code8 = assemble_simple([
        (decode['move imm, $a'], 50),
        (decode['cmp imm'], 100),       # 50 < 100, CF=0
        0xE3,                           # setnc → A = 1
        decode['move $a, $out'],
        (decode['move imm, $a'], 200),
        (decode['cmp imm'], 100),       # 200 >= 100, CF=1
        0xE3,                           # setnc → A = 0
        decode['move $a, $out'],
        decode['hlt'],
    ])
    results.append(run_test("SETNC: lt→1, ge→0", code8, [1, 0]))

    # ── Test: DEREFP3 (indirect read from page 3) ──
    cpu = MK1()
    cpu.mem[3][10] = 77  # page3[10] = 77
    code_dp3 = bytearray(256)
    code_dp3[0] = 0x38; code_dp3[1] = 10    # ldi $a, 10
    code_dp3[2] = 0xD5                      # derefp3 (A = page3[10] = 77)
    code_dp3[3] = 0x06                      # out
    code_dp3[4] = 0x7F                      # hlt
    cpu.load_program(code_dp3)
    cpu.run()
    results.append(cpu.output_history == [77])
    print(f"  [{'PASS' if results[-1] else 'FAIL'}] DEREFP3: A=page3[A] (got {cpu.output_history})")

    # ── Test: ISTC (indirect store to code page) ──
    # istc is a 1-byte instruction (no immediate)
    cpu2 = MK1()
    code_istc = bytearray(256)
    code_istc[0] = 0x38; code_istc[1] = 42     # ldi $a, 42
    code_istc[2] = 0x39; code_istc[3] = 200     # ldi $b, 200
    code_istc[4] = 0xDA                         # istc (code[200] = A = 42)
    code_istc[5] = 0x7F                         # hlt
    cpu2.load_program(code_istc)
    cpu2.run()
    ok_istc = cpu2.mem[0][200] == 42
    results.append(ok_istc)
    print(f"  [{'PASS' if ok_istc else 'FAIL'}] ISTC: code[B]=A (code[200]={cpu2.mem[0][200]}, expect 42)")

    # ── Test: ADC (add with carry) ──
    # 200 + 100 = 300 → A=44, CF=1. Then ADC 0 → 44 + 0 + CF(1) = 45
    code_adc = bytearray(256)
    code_adc[0] = 0x38; code_adc[1] = 200     # ldi $a, 200
    code_adc[2] = 0x39; code_adc[3] = 100     # ldi $b, 100
    code_adc[4] = 0xC4; code_adc[5] = 0       # add $b,$a (A=44, CF=1)
    code_adc[6] = 0x06; code_adc[7] = 0       # out (44)
    code_adc[8] = 0x39; code_adc[9] = 0       # ldi $b, 0
    code_adc[10] = 0xC1; code_adc[11] = 0     # adc (A = 44 + 0 + CF(1) = 45)
    code_adc[12] = 0x06; code_adc[13] = 0     # out (45)
    code_adc[14] = 0x7F; code_adc[15] = 0     # hlt
    results.append(run_test("ADC: 200+100=44(CF=1), then ADC 0 = 45", code_adc, [44, 45]))

    # ── Test: SBC (subtract with borrow) ──
    # 50 - 100 = 206 (CF=0, borrow). Then SBC 0 → 206 - 0 - !CF(1) = 205
    code_sbc = bytearray(256)
    code_sbc[0] = 0x38; code_sbc[1] = 50      # ldi $a, 50
    code_sbc[2] = 0x39; code_sbc[3] = 100     # ldi $b, 100
    code_sbc[4] = 0xD4; code_sbc[5] = 0       # sub $b,$a (A=206, CF=0)
    code_sbc[6] = 0x06; code_sbc[7] = 0       # out (206)
    code_sbc[8] = 0x39; code_sbc[9] = 0       # ldi $b, 0
    code_sbc[10] = 0xC2; code_sbc[11] = 0     # sbc (A = 206 - 0 - 1 = 205)
    code_sbc[12] = 0x06; code_sbc[13] = 0     # out (205)
    code_sbc[14] = 0x7F; code_sbc[15] = 0     # hlt
    results.append(run_test("SBC: 50-100=206(CF=0), then SBC 0 = 205", code_sbc, [206, 205]))

    # ── Test: TST (non-destructive bit test) ──
    code_tst = bytearray(256)
    code_tst[0] = 0x38; code_tst[1] = 0xA5    # ldi $a, 0xA5 (10100101)
    code_tst[2] = 0xFF; code_tst[3] = 0x80    # tst 128 (test bit 7 — set, ZF=0)
    code_tst[4] = 0x06; code_tst[5] = 0       # out (A should still be 0xA5 = 165)
    code_tst[6] = 0xFF; code_tst[7] = 0x02    # tst 2 (test bit 1 — clear, ZF=1)
    # After tst 2: A AND 2 = 0xA5 & 0x02 = 0. ZF=1. A still 0xA5.
    code_tst[8] = 0x06; code_tst[9] = 0       # out (still 165)
    code_tst[10] = 0x7F; code_tst[11] = 0     # hlt
    results.append(run_test("TST: non-destructive bit test (A preserved)", code_tst, [165, 165]))

    # ── Test: OUT_IMM (output immediate without touching A) ──
    code_oi = bytearray(256)
    code_oi[0] = 0x38; code_oi[1] = 99        # ldi $a, 99
    code_oi[2] = 0xD1; code_oi[3] = 42        # out_imm 42 (displays 42, A stays 99)
    code_oi[4] = 0x06; code_oi[5] = 0         # out (displays A = 99)
    code_oi[6] = 0x7F; code_oi[7] = 0         # hlt
    results.append(run_test("OUT_IMM: output 42 then A(99)", code_oi, [42, 99]))

    # ── Test: JAL_R (indirect call via register A) ──
    # Program: ldi $a, 10; jal_r (calls address 10); hlt
    # Address 10: ldi $a, 77; out; ret
    code_jr = bytearray(256)
    code_jr[0] = 0x38; code_jr[1] = 10        # ldi $a, 10
    code_jr[2] = 0xE1; code_jr[3] = 0         # jal_r (push ret, PC = A = 10)
    code_jr[4] = 0x7F; code_jr[5] = 0         # hlt (return lands here)
    # Subroutine at address 10:
    code_jr[10] = 0x38; code_jr[11] = 77      # ldi $a, 77
    code_jr[12] = 0x06; code_jr[13] = 0       # out
    code_jr[14] = 0x6C; code_jr[15] = 0       # ret
    results.append(run_test("JAL_R: indirect call to addr 10, outputs 77", code_jr, [77]))

    # ── Test: IDEREFP3 (indirect store to page 3) ──
    cpu_ip3 = MK1()
    code_ip3 = bytearray(256)
    code_ip3[0] = 0x38; code_ip3[1] = 99       # ldi $a, 99
    code_ip3[2] = 0x39; code_ip3[3] = 50       # ldi $b, 50
    code_ip3[4] = 0xF7                         # iderefp3 (page3[50] = 99)
    code_ip3[5] = 0x38; code_ip3[6] = 50       # ldi $a, 50
    code_ip3[7] = 0xD5                         # derefp3 (A = page3[50] = 99)
    code_ip3[8] = 0x06                         # out
    code_ip3[9] = 0x7F                         # hlt
    cpu_ip3.load_program(code_ip3)
    cpu_ip3.run()
    ok_ip3 = cpu_ip3.output_history == [99]
    results.append(ok_ip3)
    print(f"  [{'PASS' if ok_ip3 else 'FAIL'}] IDEREFP3: page3[B]=A, readback via derefp3 (got {cpu_ip3.output_history})")

    # ── Test: EXW 1 1 timing fix (setup step before U0 latch) ──
    # exw 1 1 = opcode 0x1F. Now has 4 steps: fetch(2) + AO|E1 + AO|E1|U0.
    # In sim, external signals are ignored, but A must be preserved (AO only, no AI).
    cpu_ew = MK1()
    code_ew = bytearray(256)
    code_ew[0] = 0x38; code_ew[1] = 0x42    # ldi $a, 0x42
    code_ew[2] = 0x1F; code_ew[3] = 0       # exw 1 1 (A drives bus, external latch)
    code_ew[4] = 0x06; code_ew[5] = 0       # out (A should still be 0x42)
    code_ew[6] = 0x7F; code_ew[7] = 0       # hlt
    cpu_ew.load_program(code_ew)
    cpu_ew.run()
    ok_ew = cpu_ew.output_history == [0x42] and cpu_ew.A == 0x42
    results.append(ok_ew)
    print(f"  [{'PASS' if ok_ew else 'FAIL'}] EXW 1 1: A=0x42 preserved after exw, A=0x{cpu_ew.A:02X} (expect 0x42)")

    # ── Test: EXR 1 0 stretched (reads external bus into A with XI setup step) ──
    # exr 1 0 = opcode 0x79. Microcode: XI, XI|E1|AI (stretched).
    # In sim, no external hardware — bus is undriven (0x00). Verify A changes.
    cpu_gr = MK1()
    code_gr = bytearray(256)
    code_gr[0] = 0x38; code_gr[1] = 0xFF    # ldi $a, 0xFF
    code_gr[2] = 0x79; code_gr[3] = 0       # exr 1 0 (A = bus value, 0 in sim)
    code_gr[4] = 0x06; code_gr[5] = 0       # out
    code_gr[6] = 0x7F; code_gr[7] = 0       # hlt
    cpu_gr.load_program(code_gr)
    cpu_gr.run()
    ok_gr = cpu_gr.A != 0xFF
    results.append(ok_gr)
    print(f"  [{'PASS' if ok_gr else 'FAIL'}] EXR 1 0: A overwritten by bus read, A=0x{cpu_gr.A:02X} (expect != 0xFF)")

    # ── Test: EXR 1 1 stretched (read with U0, for 82C55 Port B) ──
    cpu_gr2 = MK1()
    code_gr2 = bytearray(256)
    code_gr2[0] = 0x38; code_gr2[1] = 0xFF
    code_gr2[2] = 0xC5; code_gr2[3] = 0     # exr 1 1
    code_gr2[4] = 0x06; code_gr2[5] = 0
    code_gr2[6] = 0x7F; code_gr2[7] = 0
    cpu_gr2.load_program(code_gr2)
    cpu_gr2.run()
    ok_gr2 = cpu_gr2.A != 0xFF
    results.append(ok_gr2)
    print(f"  [{'PASS' if ok_gr2 else 'FAIL'}] EXR 1 1: A overwritten by bus read, A=0x{cpu_gr2.A:02X} (expect != 0xFF)")

    # ── Test: OCALL (overlay call — jumps to address 0 with A=index) ──
    # Address 0: overlay loader stub — just output A (the index) and return
    code_oc = bytearray(256)
    # Overlay loader at addr 0: out A, ret
    code_oc[0] = 0x06; code_oc[1] = 0         # out (A = overlay index)
    code_oc[2] = 0x6C; code_oc[3] = 0         # ret
    # Main program at addr 10:
    code_oc[10] = 0xDF; code_oc[11] = 5       # ocall 5 (A=5, push ret, PC=0)
    code_oc[12] = 0x06; code_oc[13] = 0       # out (A after return — should be 5)
    code_oc[14] = 0x7F; code_oc[15] = 0       # hlt
    cpu_oc = MK1()
    cpu_oc.load_program(code_oc)
    cpu_oc.PC = 10  # start execution from addr 10
    cpu_oc.run()
    ok_oc = cpu_oc.output_history == [5, 5]
    results.append(ok_oc)
    print(f"  [{'PASS' if ok_oc else 'FAIL'}] OCALL: overlay call A=5, return (got {cpu_oc.output_history})")

    # ── Test: ISTC_INC (code[B] = A; B++) ──
    # istc_inc is a 1-byte instruction (no immediate)
    cpu_ii = MK1()
    code_ii = bytearray(256)
    code_ii[0] = 0x38; code_ii[1] = 0xAA       # ldi $a, 0xAA
    code_ii[2] = 0x39; code_ii[3] = 200         # ldi $b, 200
    code_ii[4] = 0xD9                           # istc_inc (code[200]=0xAA, B=201)
    code_ii[5] = 0x38; code_ii[6] = 0xBB        # ldi $a, 0xBB
    code_ii[7] = 0xD9                           # istc_inc (code[201]=0xBB, B=202)
    code_ii[8] = 0x7F                           # hlt
    cpu_ii.load_program(code_ii)
    cpu_ii.run()
    ok_ii = cpu_ii.mem[0][200] == 0xAA and cpu_ii.mem[0][201] == 0xBB and cpu_ii.B == 202
    results.append(ok_ii)
    print(f"  [{'PASS' if ok_ii else 'FAIL'}] ISTC_INC: code[200]=0x{cpu_ii.mem[0][200]:02X}(AA), code[201]=0x{cpu_ii.mem[0][201]:02X}(BB), B={cpu_ii.B}(202)")

    # ── Test: PUSH_B / POP_B ──
    cpu_pb = MK1()
    code_pb = bytearray(256)
    code_pb[0] = 0x38; code_pb[1] = 99          # ldi $a, 99
    code_pb[2] = 0x39; code_pb[3] = 42          # ldi $b, 42
    code_pb[4] = 0xF1; code_pb[5] = 0           # push_b (stack = [42])
    code_pb[6] = 0x39; code_pb[7] = 0           # ldi $b, 0 (clobber B)
    code_pb[8] = 0xF2; code_pb[9] = 0           # pop_b (B = 42)
    code_pb[10] = 0x06; code_pb[11] = 0         # out (A should still be 99)
    code_pb[12] = 0x7F; code_pb[13] = 0         # hlt
    cpu_pb.load_program(code_pb)
    cpu_pb.run()
    ok_pb = cpu_pb.B == 42 and cpu_pb.output_history == [99]
    results.append(ok_pb)
    print(f"  [{'PASS' if ok_pb else 'FAIL'}] PUSH_B/POP_B: B={cpu_pb.B}(42), A preserved={cpu_pb.output_history}([99])")

    # ── Test: CMPI (compare immediate without clobbering B) ──
    cpu_ci = MK1()
    code_ci = bytearray(256)
    code_ci[0] = 0x38; code_ci[1] = 10         # ldi $a, 10
    code_ci[2] = 0x39; code_ci[3] = 99         # ldi $b, 99
    code_ci[4] = 0xFD; code_ci[5] = 10         # cmpi 10 (A==10, ZF=1, CF=1)
    code_ci[6] = 0xD7                           # setnz (A = ZF ? 0 : 1 = 0)
    code_ci[7] = 0x06                           # out (should be 0)
    code_ci[8] = 0xFD; code_ci[9] = 5          # cmpi 5 (10-5=5, ZF=0, CF=1)
    code_ci[10] = 0xD7                          # setnz (A = 1)
    code_ci[11] = 0x06                          # out (should be 1)
    code_ci[12] = 0x7F                          # hlt
    cpu_ci.load_program(code_ci)
    cpu_ci.run()
    ok_ci = cpu_ci.B == 99 and cpu_ci.output_history == [0, 1]
    results.append(ok_ci)
    print(f"  [{'PASS' if ok_ci else 'FAIL'}] CMPI: B preserved={cpu_ci.B}(99), outputs={cpu_ci.output_history}([0,1])")

    # ── Test: DEREF2 (A = stack_page[A]) ──
    cpu_d2 = MK1()
    cpu_d2.mem[2][20] = 0x77  # stack page addr 20 = 0x77
    code_d2 = bytearray(256)
    code_d2[0] = 0x38; code_d2[1] = 20         # ldi $a, 20
    code_d2[2] = 0xDD; code_d2[3] = 0          # deref2 (A = stack[A] = stack[20] = 0x77)
    code_d2[4] = 0x06; code_d2[5] = 0          # out
    code_d2[6] = 0x7F; code_d2[7] = 0          # hlt
    cpu_d2.load_program(code_d2)
    cpu_d2.run()
    ok_d2 = cpu_d2.output_history == [0x77]
    results.append(ok_d2)
    print(f"  [{'PASS' if ok_d2 else 'FAIL'}] DEREF2: A=stack[A] (got {cpu_d2.output_history}, expect [0x77])")

    # ── Test: IDEREF2 (stack_page[B] = A) ──
    cpu_id2 = MK1()
    code_id2 = bytearray(256)
    code_id2[0] = 0x38; code_id2[1] = 0xAB     # ldi $a, 0xAB
    code_id2[2] = 0x39; code_id2[3] = 50       # ldi $b, 50
    code_id2[4] = 0xED; code_id2[5] = 0        # ideref2 (stack[50] = 0xAB)
    code_id2[6] = 0x38; code_id2[7] = 50       # ldi $a, 50
    code_id2[8] = 0xDD; code_id2[9] = 0        # deref2 (A = stack[50] = 0xAB)
    code_id2[10] = 0x06; code_id2[11] = 0      # out
    code_id2[12] = 0x7F; code_id2[13] = 0      # hlt
    cpu_id2.load_program(code_id2)
    cpu_id2.run()
    ok_id2 = cpu_id2.output_history == [0xAB]
    results.append(ok_id2)
    print(f"  [{'PASS' if ok_id2 else 'FAIL'}] IDEREF2: stack[B]=A, readback via deref2 (got {cpu_id2.output_history}, expect [0xAB])")

    # ── Summary ──
    print()
    passed = sum(results)
    total = len(results)
    print(f"Results: {passed}/{total} passed")
    return passed == total


# ── Main ─────────────────────────────────────────────────────────────

if __name__ == '__main__':
    parser = argparse.ArgumentParser(description='MK1 CPU simulator and microcode validator')
    parser.add_argument('-t', '--test', action='store_true', help='Run built-in test suite')
    parser.add_argument('-r', '--run', metavar='FILE', help='Run a binary program')
    parser.add_argument('-n', '--cycles', type=int, default=10000, help='Max cycles (default 10000)')
    parser.add_argument('-v', '--verbose', action='store_true', help='Verbose execution trace')
    args = parser.parse_args()

    # Always validate microcode first
    print("Validating microcode sequences...")
    errors, warnings = validate_microcode()

    for w in warnings:
        print(f"  WARNING: {w}")
    for e in errors:
        print(f"  ERROR: {e}")

    if errors:
        print(f"\n{len(errors)} error(s), {len(warnings)} warning(s)")
        print("Fix errors before flashing!")
        sys.exit(1)
    elif warnings:
        print(f"\n0 errors, {len(warnings)} warning(s) — review warnings above")
    else:
        print("  All microcode sequences OK")
    print()

    if args.test:
        ok = run_tests()
        sys.exit(0 if ok else 1)

    if args.run:
        with open(args.run, 'rb') as f:
            data = f.read()
        code = data[:256]
        data_page = data[256:512] if len(data) > 256 else None

        cpu = MK1()
        cpu.load_program(code, data_page)
        halted = cpu.run(args.cycles)

        print(f"{'Halted' if halted else 'Timed out'} after {cpu.cycle} cycles")
        print(f"State: {cpu.state_str()}")
        if cpu.output_history:
            print(f"Output: {cpu.output_history}")
