{"vcs1":{"timestamp_begin":1684351939.514506005, "rt":1.32, "ut":0.39, "st":0.22}}
{"vcselab":{"timestamp_begin":1684351940.924341076, "rt":1.22, "ut":0.45, "st":0.16}}
{"link":{"timestamp_begin":1684351942.217235754, "rt":0.52, "ut":0.23, "st":0.17}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1684351938.862666010}
{"VCS_COMP_START_TIME": 1684351938.862666010}
{"VCS_COMP_END_TIME": 1684351945.068541718}
{"VCS_USER_OPTIONS": "testbench.v SRAM.v -full64 -R -debug_access+all +v2k +neg_tchk"}
{"vcs1": {"peak_mem": 330252}}
{"stitch_vcselab": {"peak_mem": 228276}}
