// Seed: 1653136873
`define pp_0 0
module module_0 ();
  reg id_1;
  reg id_2;
  always id_2 <= id_1;
  type_7 id_3 (
      id_1 / 1,
      1
  );
  logic id_4 = 1'b0;
  assign id_4 = 1;
endmodule
`define pp_1 0
