
Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: V-2023.09M
Install: C:\Microchip\Libero_SoC_v2024.1\SynplifyPro
OS: Windows 10 or later
Hostname: DESKTOP-L1LCKI7

Implementation : synthesis
Synopsys HDL compiler and linker, Version comp202309synp1, Build 146R, Built Jan  4 2024 08:15:03, @

Modified Files: 1
FID:  path (prevtimestamp, timestamp)
8        C:\Users\Clara\STM32CubeIDE\workspace_1.16.0\nascerr\libero_project\SmartFusionSRAM\component\work\SFSRAM\SFSRAM.v (2024-09-02 15:48:46, 2024-09-02 15:55:08)

*******************************************************************
Modules that may have changed as a result of file changes: 14
MID:  lib.cell.view
0        work.CoreResetP.verilog may have changed because the following files changed:
                        C:\Users\Clara\STM32CubeIDE\workspace_1.16.0\nascerr\libero_project\SmartFusionSRAM\component\work\SFSRAM\SFSRAM.v (2024-09-02 15:48:46, 2024-09-02 15:55:08) <-- (may instantiate this module)
1        work.MSS_005.verilog may have changed because the following files changed:
                        C:\Users\Clara\STM32CubeIDE\workspace_1.16.0\nascerr\libero_project\SmartFusionSRAM\component\work\SFSRAM\SFSRAM.v (2024-09-02 15:48:46, 2024-09-02 15:55:08) <-- (may instantiate this module)
2        work.RCOSC_1MHZ.verilog may have changed because the following files changed:
                        C:\Users\Clara\STM32CubeIDE\workspace_1.16.0\nascerr\libero_project\SmartFusionSRAM\component\work\SFSRAM\SFSRAM.v (2024-09-02 15:48:46, 2024-09-02 15:55:08) <-- (may instantiate this module)
3        work.RCOSC_1MHZ_FAB.verilog may have changed because the following files changed:
                        C:\Users\Clara\STM32CubeIDE\workspace_1.16.0\nascerr\libero_project\SmartFusionSRAM\component\work\SFSRAM\SFSRAM.v (2024-09-02 15:48:46, 2024-09-02 15:55:08) <-- (may instantiate this module)
4        work.RCOSC_25_50MHZ.verilog may have changed because the following files changed:
                        C:\Users\Clara\STM32CubeIDE\workspace_1.16.0\nascerr\libero_project\SmartFusionSRAM\component\work\SFSRAM\SFSRAM.v (2024-09-02 15:48:46, 2024-09-02 15:55:08) <-- (may instantiate this module)
5        work.RCOSC_25_50MHZ_FAB.verilog may have changed because the following files changed:
                        C:\Users\Clara\STM32CubeIDE\workspace_1.16.0\nascerr\libero_project\SmartFusionSRAM\component\work\SFSRAM\SFSRAM.v (2024-09-02 15:48:46, 2024-09-02 15:55:08) <-- (may instantiate this module)
6        work.SFSRAM.verilog may have changed because the following files changed:
                        C:\Users\Clara\STM32CubeIDE\workspace_1.16.0\nascerr\libero_project\SmartFusionSRAM\component\work\SFSRAM\SFSRAM.v (2024-09-02 15:48:46, 2024-09-02 15:55:08) <-- (module definition)
7        work.SFSRAM_sb.verilog may have changed because the following files changed:
                        C:\Users\Clara\STM32CubeIDE\workspace_1.16.0\nascerr\libero_project\SmartFusionSRAM\component\work\SFSRAM\SFSRAM.v (2024-09-02 15:48:46, 2024-09-02 15:55:08) <-- (may instantiate this module)
8        work.SFSRAM_sb_CCC_0_FCCC.verilog may have changed because the following files changed:
                        C:\Users\Clara\STM32CubeIDE\workspace_1.16.0\nascerr\libero_project\SmartFusionSRAM\component\work\SFSRAM\SFSRAM.v (2024-09-02 15:48:46, 2024-09-02 15:55:08) <-- (may instantiate this module)
9        work.SFSRAM_sb_FABOSC_0_OSC.verilog may have changed because the following files changed:
                        C:\Users\Clara\STM32CubeIDE\workspace_1.16.0\nascerr\libero_project\SmartFusionSRAM\component\work\SFSRAM\SFSRAM.v (2024-09-02 15:48:46, 2024-09-02 15:55:08) <-- (may instantiate this module)
10       work.SFSRAM_sb_MSS.verilog may have changed because the following files changed:
                        C:\Users\Clara\STM32CubeIDE\workspace_1.16.0\nascerr\libero_project\SmartFusionSRAM\component\work\SFSRAM\SFSRAM.v (2024-09-02 15:48:46, 2024-09-02 15:55:08) <-- (may instantiate this module)
11       work.XTLOSC.verilog may have changed because the following files changed:
                        C:\Users\Clara\STM32CubeIDE\workspace_1.16.0\nascerr\libero_project\SmartFusionSRAM\component\work\SFSRAM\SFSRAM.v (2024-09-02 15:48:46, 2024-09-02 15:55:08) <-- (may instantiate this module)
12       work.XTLOSC_FAB.verilog may have changed because the following files changed:
                        C:\Users\Clara\STM32CubeIDE\workspace_1.16.0\nascerr\libero_project\SmartFusionSRAM\component\work\SFSRAM\SFSRAM.v (2024-09-02 15:48:46, 2024-09-02 15:55:08) <-- (may instantiate this module)
13       work.coreresetp_pcie_hotreset.verilog may have changed because the following files changed:
                        C:\Users\Clara\STM32CubeIDE\workspace_1.16.0\nascerr\libero_project\SmartFusionSRAM\component\work\SFSRAM\SFSRAM.v (2024-09-02 15:48:46, 2024-09-02 15:55:08) <-- (may instantiate this module)

*******************************************************************
Unmodified files: 13
FID:  path (timestamp)
0        C:\Microchip\Libero_SoC_v2024.1\SynplifyPro\lib\generic\smartfusion2.v (2024-01-04 13:11:02)
1        C:\Microchip\Libero_SoC_v2024.1\SynplifyPro\lib\vlog\hypermods.v (2024-01-04 13:04:40)
2        C:\Microchip\Libero_SoC_v2024.1\SynplifyPro\lib\vlog\scemi_objects.v (2024-01-04 13:04:40)
3        C:\Microchip\Libero_SoC_v2024.1\SynplifyPro\lib\vlog\scemi_pipes.svh (2024-01-04 13:04:40)
4        C:\Microchip\Libero_SoC_v2024.1\SynplifyPro\lib\vlog\umr_capim.v (2024-01-04 13:08:34)
5        C:\Users\Clara\STM32CubeIDE\workspace_1.16.0\nascerr\libero_project\SmartFusionSRAM\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v (2024-07-03 13:50:42)
6        C:\Users\Clara\STM32CubeIDE\workspace_1.16.0\nascerr\libero_project\SmartFusionSRAM\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp_pcie_hotreset.v (2024-07-03 13:50:42)
7        C:\Users\Clara\STM32CubeIDE\workspace_1.16.0\nascerr\libero_project\SmartFusionSRAM\component\Actel\SgCore\OSC\2.0.101\osc_comps.v (2024-07-03 13:50:44)
9        C:\Users\Clara\STM32CubeIDE\workspace_1.16.0\nascerr\libero_project\SmartFusionSRAM\component\work\SFSRAM_sb\CCC_0\SFSRAM_sb_CCC_0_FCCC.v (2024-09-02 14:30:05)
10       C:\Users\Clara\STM32CubeIDE\workspace_1.16.0\nascerr\libero_project\SmartFusionSRAM\component\work\SFSRAM_sb\FABOSC_0\SFSRAM_sb_FABOSC_0_OSC.v (2024-09-02 14:30:07)
11       C:\Users\Clara\STM32CubeIDE\workspace_1.16.0\nascerr\libero_project\SmartFusionSRAM\component\work\SFSRAM_sb\SFSRAM_sb.v (2024-09-02 14:30:07)
12       C:\Users\Clara\STM32CubeIDE\workspace_1.16.0\nascerr\libero_project\SmartFusionSRAM\component\work\SFSRAM_sb_MSS\SFSRAM_sb_MSS.v (2024-09-02 14:30:02)
13       C:\Users\Clara\STM32CubeIDE\workspace_1.16.0\nascerr\libero_project\SmartFusionSRAM\component\work\SFSRAM_sb_MSS\SFSRAM_sb_MSS_syn.v (2024-09-02 14:30:02)

*******************************************************************
Unchanged modules: 0
MID:  lib.cell.view
