Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Tue Oct 18 12:48:43 2022
| Host         : martin-MS-7996 running 64-bit Ubuntu 22.04.1 LTS
| Command      : report_control_sets -verbose -file red_pitaya_top_control_sets_placed.rpt
| Design       : red_pitaya_top
| Device       : xc7z010
-------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     5 |
|    Minimum number of control sets                        |     5 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    16 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     5 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              23 |            7 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              35 |           11 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               6 |            1 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------+---------------------------------------------------+----------------------------------------------------------+------------------+----------------+--------------+
|                Clock Signal               |                   Enable Signal                   |                     Set/Reset Signal                     | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------------------------+---------------------------------------------------+----------------------------------------------------------+------------------+----------------+--------------+
|  system_wrapper_i/clk_wiz_0/inst/clk_out1 |                                                   |                                                          |                2 |              3 |         1.50 |
|  system_wrapper_i/clk_wiz_0/inst/clk_out2 |                                                   | system_wrapper_i/proc_sys_reset/U0/EXT_LPF/lpf_int       |                3 |              4 |         1.33 |
|  system_wrapper_i/clk_wiz_0/inst/clk_out2 | system_wrapper_i/proc_sys_reset/U0/SEQ/seq_cnt_en | system_wrapper_i/proc_sys_reset/U0/SEQ/SEQ_COUNTER/clear |                1 |              6 |         6.00 |
|  system_wrapper_i/clk_wiz_0/inst/clk_out2 |                                                   |                                                          |                6 |             21 |         3.50 |
|  system_wrapper_i/clk_wiz_0/inst/clk_out1 |                                                   | system_wrapper_i/acquire_top_0/inst/U_cnt/dec_cnt[0]     |                8 |             31 |         3.88 |
+-------------------------------------------+---------------------------------------------------+----------------------------------------------------------+------------------+----------------+--------------+


