
---------- Begin Simulation Statistics ----------
final_tick                                80479401000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 184613                       # Simulator instruction rate (inst/s)
host_mem_usage                                 672524                       # Number of bytes of host memory used
host_op_rate                                   184975                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   541.67                       # Real time elapsed on the host
host_tick_rate                              148575233                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100196356                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.080479                       # Number of seconds simulated
sim_ticks                                 80479401000                       # Number of ticks simulated
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100196356                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.609588                       # CPI: cycles per instruction
system.cpu.discardedOps                        189318                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                        28538748                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.621277                       # IPC: instructions per cycle
system.cpu.numCycles                        160958802                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46526863     46.44%     46.44% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20723      0.02%     46.46% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::MemRead               42690537     42.61%     89.06% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10958215     10.94%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100196356                       # Class of committed instruction
system.cpu.tickCycles                       132420054                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    85                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       116618                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        299118                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           61                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            9                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       460349                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          535                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       923247                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            544                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                 4485893                       # Number of BP lookups
system.cpu.branchPred.condPredicted           3735607                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             81006                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              2103772                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 2101776                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.905123                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                   65378                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 14                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             693                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                288                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              405                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          171                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     51551667                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51551667                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51552177                       # number of overall hits
system.cpu.dcache.overall_hits::total        51552177                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       516308                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         516308                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       524217                       # number of overall misses
system.cpu.dcache.overall_misses::total        524217                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  20016261500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  20016261500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  20016261500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  20016261500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52067975                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52067975                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52076394                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52076394                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.009916                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.009916                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.010066                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.010066                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 38768.063830                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 38768.063830                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 38183.159836                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 38183.159836                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       268909                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              2833                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    94.920226                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       405366                       # number of writebacks
system.cpu.dcache.writebacks::total            405366                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        62050                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        62050                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        62050                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        62050                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       454258                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       454258                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       462163                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       462163                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  17948505000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  17948505000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  18749887499                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  18749887499                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.008724                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.008724                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.008875                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.008875                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 39511.698198                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 39511.698198                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 40569.858468                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 40569.858468                       # average overall mshr miss latency
system.cpu.dcache.replacements                 460115                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40888627                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40888627                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       230266                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        230266                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   5996839500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   5996839500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41118893                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41118893                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.005600                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.005600                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 26043.095811                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 26043.095811                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          335                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          335                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       229931                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       229931                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   5743167500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   5743167500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.005592                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.005592                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 24977.786814                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 24977.786814                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10663040                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10663040                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       286042                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       286042                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  14019422000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  14019422000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10949082                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10949082                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.026125                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.026125                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 49011.760511                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 49011.760511                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        61715                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        61715                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       224327                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       224327                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  12205337500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  12205337500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.020488                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.020488                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 54408.686872                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 54408.686872                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          510                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           510                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         7909                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         7909                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.939423                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.939423                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         7905                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         7905                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    801382499                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    801382499                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.938948                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.938948                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 101376.660215                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 101376.660215                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  80479401000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          2010.997201                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52014416                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            462163                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            112.545608                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  2010.997201                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.981932                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.981932                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         2048                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          148                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          715                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2         1161                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           22                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        1666909203                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       1666909203                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  80479401000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  80479401000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  80479401000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            42685767                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           43474817                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions          11024763                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst     10277652                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         10277652                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     10277652                       # number of overall hits
system.cpu.icache.overall_hits::total        10277652                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          737                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            737                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          737                       # number of overall misses
system.cpu.icache.overall_misses::total           737                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     53847000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     53847000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     53847000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     53847000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     10278389                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     10278389                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     10278389                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     10278389                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000072                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000072                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000072                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000072                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 73062.415197                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 73062.415197                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 73062.415197                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 73062.415197                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          232                       # number of writebacks
system.cpu.icache.writebacks::total               232                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          737                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          737                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          737                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          737                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     53110000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     53110000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     53110000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     53110000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000072                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000072                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000072                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000072                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 72062.415197                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 72062.415197                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 72062.415197                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 72062.415197                       # average overall mshr miss latency
system.cpu.icache.replacements                    232                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     10277652                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        10277652                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          737                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           737                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     53847000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     53847000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     10278389                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     10278389                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000072                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000072                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 73062.415197                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 73062.415197                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          737                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          737                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     53110000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     53110000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000072                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000072                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 72062.415197                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 72062.415197                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  80479401000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           406.646107                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            10278389                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               737                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          13946.253731                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   406.646107                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.397115                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.397115                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          505                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          107                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          398                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.493164                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          10279126                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         10279126                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  80479401000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  80479401000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  80479401000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON  80479401000                       # Cumulative time (in ticks) in various power states
system.cpu.thread0.numInsts                 100000001                       # Number of Instructions committed
system.cpu.thread0.numOps                   100196356                       # Number of Ops committed
system.cpu.thread0.numMemRefs                       0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                   74                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               280315                       # number of demand (read+write) hits
system.l2.demand_hits::total                   280389                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  74                       # number of overall hits
system.l2.overall_hits::.cpu.data              280315                       # number of overall hits
system.l2.overall_hits::total                  280389                       # number of overall hits
system.l2.demand_misses::.cpu.inst                663                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             181848                       # number of demand (read+write) misses
system.l2.demand_misses::total                 182511                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               663                       # number of overall misses
system.l2.overall_misses::.cpu.data            181848                       # number of overall misses
system.l2.overall_misses::total                182511                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     51207000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  15112197500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      15163404500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     51207000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  15112197500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     15163404500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              737                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           462163                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               462900                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             737                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          462163                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              462900                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.899593                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.393472                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.394277                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.899593                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.393472                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.394277                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 77235.294118                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 83103.457283                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 83082.140255                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 77235.294118                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 83103.457283                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 83082.140255                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               63273                       # number of writebacks
system.l2.writebacks::total                     63273                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   6                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  6                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           663                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        181842                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            182505                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          663                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       181842                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           182505                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     44577000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  13293400000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  13337977000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     44577000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  13293400000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  13337977000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.899593                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.393459                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.394264                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.899593                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.393459                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.394264                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 67235.294118                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 73104.123360                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 73082.803211                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 67235.294118                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 73104.123360                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 73082.803211                       # average overall mshr miss latency
system.l2.replacements                         117142                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       405366                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           405366                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       405366                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       405366                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          220                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              220                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          220                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          220                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           15                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            15                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data             96605                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 96605                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          127722                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              127722                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  10853912500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   10853912500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        224327                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            224327                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.569356                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.569356                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 84980.758992                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 84980.758992                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       127722                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         127722                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   9576692500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   9576692500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.569356                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.569356                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 74980.758992                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 74980.758992                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             74                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 74                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          663                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              663                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     51207000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     51207000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          737                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            737                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.899593                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.899593                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 77235.294118                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 77235.294118                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          663                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          663                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     44577000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     44577000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.899593                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.899593                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 67235.294118                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 67235.294118                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        183710                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            183710                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        54126                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           54126                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   4258285000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   4258285000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       237836                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        237836                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.227577                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.227577                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 78673.557994                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 78673.557994                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        54120                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        54120                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   3716707500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   3716707500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.227552                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.227552                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 68675.304878                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 68675.304878                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  80479401000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 52450.603867                       # Cycle average of tags in use
system.l2.tags.total_refs                      923165                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    182560                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      5.056776                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      10.004068                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       204.092651                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     52236.507148                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000153                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.003114                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.797066                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.800333                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         65418                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            8                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         5776                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        59629                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.998199                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1105746                       # Number of tag accesses
system.l2.tags.data_accesses                  1105746                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  80479401000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples     63272.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       663.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    181829.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.002890152500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         3807                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         3807                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              442090                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              59518                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      182505                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      63273                       # Number of write requests accepted
system.mem_ctrls.readBursts                    182505                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    63273                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     13                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     1                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.84                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                182505                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                63273                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  121866                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   57169                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    2890                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     566                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1102                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1118                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   3361                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   3658                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   3732                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   3819                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   3830                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   3846                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   3846                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   3846                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   4003                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   3862                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   3863                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   3908                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   3857                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   3840                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   3933                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   3831                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         3807                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      47.915682                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     24.326236                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    126.672060                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          3577     93.96%     93.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511           97      2.55%     96.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767          128      3.36%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023            3      0.08%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1535            1      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4352-4607            1      0.03%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          3807                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         3807                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.615708                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.587987                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.980201                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             2689     70.63%     70.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               17      0.45%     71.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              997     26.19%     97.27% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               89      2.34%     99.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                9      0.24%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                6      0.16%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          3807                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                     832                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                11680320                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              4049472                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    145.13                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     50.32                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   80399544500                       # Total gap between requests
system.mem_ctrls.avgGap                     327122.62                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        42432                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data     11637056                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      4048384                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 527240.504685167805                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 144596702.453091055155                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 50303356.507337816060                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          663                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       181842                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks        63273                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     17416500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   5795755000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 1775447324000                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     26269.23                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     31872.48                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  28060109.75                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        42432                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data     11637888                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      11680320                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        42432                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        42432                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      4049472                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      4049472                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          663                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       181842                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         182505                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        63273                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         63273                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       527241                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    144607041                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        145134281                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       527241                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       527241                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     50316875                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        50316875                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     50316875                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       527241                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    144607041                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       195451157                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               182492                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts               63256                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        11519                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        11546                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        11534                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        11546                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        11493                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        11376                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        11353                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        11254                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        11418                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        11140                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        11423                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        11447                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        11372                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        11452                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        11338                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        11281                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         3929                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         4093                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         4054                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         4054                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         4075                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         4027                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         4080                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         3934                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         3885                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         3867                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         3877                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         3887                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         3864                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         3885                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         3878                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         3867                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              2391446500                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             912460000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         5813171500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                13104.39                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           31854.39                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              133673                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              40893                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            73.25                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           64.65                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        71182                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   220.952938                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   122.335408                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   283.062374                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        45553     64.00%     64.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         7816     10.98%     74.98% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         1145      1.61%     76.58% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          919      1.29%     77.88% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         8568     12.04%     89.91% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767         1658      2.33%     92.24% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          236      0.33%     92.57% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          293      0.41%     92.98% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         4994      7.02%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        71182                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              11679488                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            4048384                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              145.123943                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               50.303357                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    1.53                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                1.13                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.39                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               71.03                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  80479401000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       258068160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       137166480                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      654173940                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     168324120                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 6352919040.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  19053682410                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  14858883840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   41483217990                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   515.451376                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  38438549250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   2687360000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  39353491750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       250171320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       132969210                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      648818940                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     161872200                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 6352919040.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  18540028050                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  15291434880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   41378213640                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   514.146640                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  39569247750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   2687360000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  38222793250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  80479401000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              54783                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        63273                       # Transaction distribution
system.membus.trans_dist::CleanEvict            53340                       # Transaction distribution
system.membus.trans_dist::ReadExReq            127722                       # Transaction distribution
system.membus.trans_dist::ReadExResp           127722                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         54783                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       481623                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 481623                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     15729792                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                15729792                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            182505                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  182505    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              182505                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  80479401000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy           585654500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy          980873750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.2                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            238573                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       468639                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          232                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          108618                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           224327                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          224327                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           737                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       237836                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         1706                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      1384441                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               1386147                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        62016                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     55521856                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               55583872                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          117142                       # Total snoops (count)
system.tol2bus.snoopTraffic                   4049472                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           580042                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001062                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.033044                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 579435     99.90%     99.90% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    598      0.10%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      9      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             580042                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  80479401000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          867221500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1105500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         693247494                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.9                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
