<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.4 Trace  (nt64)</twExecVer><twCopyright>Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>C:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 5
-n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf
-ucf list1.ucf

</twCmdLine><twDesign>MainPage1.ncd</twDesign><twDesignPath>MainPage1.ncd</twDesignPath><twPCF>MainPage1.pcf</twPCF><twPcfPath>MainPage1.pcf</twPcfPath><twDevInfo arch="spartan3e" pkg="pq208"><twDevName>xc3s500e</twDevName><twSpeedGrade>-5</twSpeedGrade><twSpeedVer>PRODUCTION 1.27 2012-12-04</twSpeedVer></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="3">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="4">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twInfo anchorID="5">INFO:Timing:3390 - This architecture does not support a default System Jitter value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock Uncertainty calculation.</twInfo><twInfo anchorID="6">INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 'Phase Error' calculations, these terms will be zero in the Clock Uncertainty calculation.  Please make appropriate modification to SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase Error.</twInfo><twBody><twVerboseRpt><twConst anchorID="7" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="TIMESPEC TS_F20MHz = PERIOD &quot;F20MHz&quot; 50 ns HIGH 50%;" ScopeName="">TS_F20MHz = PERIOD TIMEGRP &quot;F20MHz&quot; 50 ns HIGH 50%;</twConstName><twItemCnt>107</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>27</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>20.000</twMinPer></twConstHead><twPathRptBanner iPaths="7" iCriticalPaths="0" sType="EndPoint">Paths for end point XLXI_6/XLXI_11/fr1 (SLICE_X37Y81.SR), 7 paths
</twPathRptBanner><twPathRpt anchorID="8"><twConstPath anchorID="9" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>44.892</twSlack><twSrc BELType="FF">XLXI_6/XLXI_11/tik1_4</twSrc><twDest BELType="FF">XLXI_6/XLXI_11/fr1</twDest><twTotPathDel>5.108</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>50.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>XLXI_6/XLXI_11/tik1_4</twSrc><twDest BELType='FF'>XLXI_6/XLXI_11/fr1</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X17Y90.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">F20MHz_IBUFG</twSrcClk><twPathDel><twSite>SLICE_X17Y90.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.514</twDelInfo><twComp>XLXI_6/XLXI_11/tik1&lt;4&gt;</twComp><twBEL>XLXI_6/XLXI_11/tik1_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y90.G2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.516</twDelInfo><twComp>XLXI_6/XLXI_11/tik1&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y90.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>XLXI_6/XLXI_11/fr1_not0001</twComp><twBEL>XLXI_6/XLXI_11/fr1_not0001_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y90.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.020</twDelInfo><twComp>N01</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y90.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>XLXI_6/XLXI_11/fr1_not0001</twComp><twBEL>XLXI_6/XLXI_11/fr1_not0001</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y81.SR</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.944</twDelInfo><twComp>XLXI_6/XLXI_11/fr1_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y81.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.794</twDelInfo><twComp>XLXI_6/XLXI_11/fr1</twComp><twBEL>XLXI_6/XLXI_11/fr1</twBEL></twPathDel><twLogDel>2.628</twLogDel><twRouteDel>2.480</twRouteDel><twTotDel>5.108</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="50.000">F20MHz_IBUFG</twDestClk><twPctLog>51.4</twPctLog><twPctRoute>48.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="10"><twConstPath anchorID="11" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>44.926</twSlack><twSrc BELType="FF">XLXI_6/XLXI_11/tik1_3</twSrc><twDest BELType="FF">XLXI_6/XLXI_11/fr1</twDest><twTotPathDel>5.074</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>50.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>XLXI_6/XLXI_11/tik1_3</twSrc><twDest BELType='FF'>XLXI_6/XLXI_11/fr1</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X17Y89.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">F20MHz_IBUFG</twSrcClk><twPathDel><twSite>SLICE_X17Y89.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.511</twDelInfo><twComp>XLXI_6/XLXI_11/tik1&lt;2&gt;</twComp><twBEL>XLXI_6/XLXI_11/tik1_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y90.G1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.485</twDelInfo><twComp>XLXI_6/XLXI_11/tik1&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y90.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>XLXI_6/XLXI_11/fr1_not0001</twComp><twBEL>XLXI_6/XLXI_11/fr1_not0001_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y90.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.020</twDelInfo><twComp>N01</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y90.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>XLXI_6/XLXI_11/fr1_not0001</twComp><twBEL>XLXI_6/XLXI_11/fr1_not0001</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y81.SR</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.944</twDelInfo><twComp>XLXI_6/XLXI_11/fr1_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y81.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.794</twDelInfo><twComp>XLXI_6/XLXI_11/fr1</twComp><twBEL>XLXI_6/XLXI_11/fr1</twBEL></twPathDel><twLogDel>2.625</twLogDel><twRouteDel>2.449</twRouteDel><twTotDel>5.074</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="50.000">F20MHz_IBUFG</twDestClk><twPctLog>51.7</twPctLog><twPctRoute>48.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="12"><twConstPath anchorID="13" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>44.951</twSlack><twSrc BELType="FF">XLXI_6/XLXI_11/tik1_1</twSrc><twDest BELType="FF">XLXI_6/XLXI_11/fr1</twDest><twTotPathDel>5.049</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>50.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>XLXI_6/XLXI_11/tik1_1</twSrc><twDest BELType='FF'>XLXI_6/XLXI_11/fr1</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X17Y88.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">F20MHz_IBUFG</twSrcClk><twPathDel><twSite>SLICE_X17Y88.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.511</twDelInfo><twComp>XLXI_6/XLXI_11/tik1&lt;0&gt;</twComp><twBEL>XLXI_6/XLXI_11/tik1_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y90.G4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.460</twDelInfo><twComp>XLXI_6/XLXI_11/tik1&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y90.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>XLXI_6/XLXI_11/fr1_not0001</twComp><twBEL>XLXI_6/XLXI_11/fr1_not0001_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y90.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.020</twDelInfo><twComp>N01</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y90.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>XLXI_6/XLXI_11/fr1_not0001</twComp><twBEL>XLXI_6/XLXI_11/fr1_not0001</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y81.SR</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.944</twDelInfo><twComp>XLXI_6/XLXI_11/fr1_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y81.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.794</twDelInfo><twComp>XLXI_6/XLXI_11/fr1</twComp><twBEL>XLXI_6/XLXI_11/fr1</twBEL></twPathDel><twLogDel>2.625</twLogDel><twRouteDel>2.424</twRouteDel><twTotDel>5.049</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="50.000">F20MHz_IBUFG</twDestClk><twPctLog>52.0</twPctLog><twPctRoute>48.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="8" iCriticalPaths="0" sType="EndPoint">Paths for end point XLXI_6/XLXI_11/tik1_0 (SLICE_X17Y88.SR), 8 paths
</twPathRptBanner><twPathRpt anchorID="14"><twConstPath anchorID="15" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>45.823</twSlack><twSrc BELType="FF">XLXI_6/XLXI_11/tik1_2</twSrc><twDest BELType="FF">XLXI_6/XLXI_11/tik1_0</twDest><twTotPathDel>4.177</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>50.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>XLXI_6/XLXI_11/tik1_2</twSrc><twDest BELType='FF'>XLXI_6/XLXI_11/tik1_0</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X17Y89.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">F20MHz_IBUFG</twSrcClk><twPathDel><twSite>SLICE_X17Y89.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.514</twDelInfo><twComp>XLXI_6/XLXI_11/tik1&lt;2&gt;</twComp><twBEL>XLXI_6/XLXI_11/tik1_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y91.F1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.701</twDelInfo><twComp>XLXI_6/XLXI_11/tik1&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y91.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>XLXI_6/XLXI_11/tik1_and00008</twComp><twBEL>XLXI_6/XLXI_11/tik1_and00008</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y91.F2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.348</twDelInfo><twComp>XLXI_6/XLXI_11/tik1_and00008</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y91.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>XLXI_6/XLXI_11/tik1_and0000</twComp><twBEL>XLXI_6/XLXI_11/tik1_and000021</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y88.SR</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.500</twDelInfo><twComp>XLXI_6/XLXI_11/tik1_and0000</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y88.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.794</twDelInfo><twComp>XLXI_6/XLXI_11/tik1&lt;0&gt;</twComp><twBEL>XLXI_6/XLXI_11/tik1_0</twBEL></twPathDel><twLogDel>2.628</twLogDel><twRouteDel>1.549</twRouteDel><twTotDel>4.177</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="50.000">F20MHz_IBUFG</twDestClk><twPctLog>62.9</twPctLog><twPctRoute>37.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="16"><twConstPath anchorID="17" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>45.913</twSlack><twSrc BELType="FF">XLXI_6/XLXI_11/tik1_1</twSrc><twDest BELType="FF">XLXI_6/XLXI_11/tik1_0</twDest><twTotPathDel>4.087</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>50.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>XLXI_6/XLXI_11/tik1_1</twSrc><twDest BELType='FF'>XLXI_6/XLXI_11/tik1_0</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X17Y88.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">F20MHz_IBUFG</twSrcClk><twPathDel><twSite>SLICE_X17Y88.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.511</twDelInfo><twComp>XLXI_6/XLXI_11/tik1&lt;0&gt;</twComp><twBEL>XLXI_6/XLXI_11/tik1_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y91.F3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.614</twDelInfo><twComp>XLXI_6/XLXI_11/tik1&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y91.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>XLXI_6/XLXI_11/tik1_and00008</twComp><twBEL>XLXI_6/XLXI_11/tik1_and00008</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y91.F2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.348</twDelInfo><twComp>XLXI_6/XLXI_11/tik1_and00008</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y91.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>XLXI_6/XLXI_11/tik1_and0000</twComp><twBEL>XLXI_6/XLXI_11/tik1_and000021</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y88.SR</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.500</twDelInfo><twComp>XLXI_6/XLXI_11/tik1_and0000</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y88.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.794</twDelInfo><twComp>XLXI_6/XLXI_11/tik1&lt;0&gt;</twComp><twBEL>XLXI_6/XLXI_11/tik1_0</twBEL></twPathDel><twLogDel>2.625</twLogDel><twRouteDel>1.462</twRouteDel><twTotDel>4.087</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="50.000">F20MHz_IBUFG</twDestClk><twPctLog>64.2</twPctLog><twPctRoute>35.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="18"><twConstPath anchorID="19" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>46.092</twSlack><twSrc BELType="FF">XLXI_6/XLXI_11/tik1_3</twSrc><twDest BELType="FF">XLXI_6/XLXI_11/tik1_0</twDest><twTotPathDel>3.908</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>50.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>XLXI_6/XLXI_11/tik1_3</twSrc><twDest BELType='FF'>XLXI_6/XLXI_11/tik1_0</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X17Y89.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">F20MHz_IBUFG</twSrcClk><twPathDel><twSite>SLICE_X17Y89.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.511</twDelInfo><twComp>XLXI_6/XLXI_11/tik1&lt;2&gt;</twComp><twBEL>XLXI_6/XLXI_11/tik1_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y91.F4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.435</twDelInfo><twComp>XLXI_6/XLXI_11/tik1&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y91.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>XLXI_6/XLXI_11/tik1_and00008</twComp><twBEL>XLXI_6/XLXI_11/tik1_and00008</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y91.F2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.348</twDelInfo><twComp>XLXI_6/XLXI_11/tik1_and00008</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y91.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>XLXI_6/XLXI_11/tik1_and0000</twComp><twBEL>XLXI_6/XLXI_11/tik1_and000021</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y88.SR</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.500</twDelInfo><twComp>XLXI_6/XLXI_11/tik1_and0000</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y88.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.794</twDelInfo><twComp>XLXI_6/XLXI_11/tik1&lt;0&gt;</twComp><twBEL>XLXI_6/XLXI_11/tik1_0</twBEL></twPathDel><twLogDel>2.625</twLogDel><twRouteDel>1.283</twRouteDel><twTotDel>3.908</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="50.000">F20MHz_IBUFG</twDestClk><twPctLog>67.2</twPctLog><twPctRoute>32.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="8" iCriticalPaths="0" sType="EndPoint">Paths for end point XLXI_6/XLXI_11/tik1_1 (SLICE_X17Y88.SR), 8 paths
</twPathRptBanner><twPathRpt anchorID="20"><twConstPath anchorID="21" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>45.823</twSlack><twSrc BELType="FF">XLXI_6/XLXI_11/tik1_2</twSrc><twDest BELType="FF">XLXI_6/XLXI_11/tik1_1</twDest><twTotPathDel>4.177</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>50.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>XLXI_6/XLXI_11/tik1_2</twSrc><twDest BELType='FF'>XLXI_6/XLXI_11/tik1_1</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X17Y89.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">F20MHz_IBUFG</twSrcClk><twPathDel><twSite>SLICE_X17Y89.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.514</twDelInfo><twComp>XLXI_6/XLXI_11/tik1&lt;2&gt;</twComp><twBEL>XLXI_6/XLXI_11/tik1_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y91.F1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.701</twDelInfo><twComp>XLXI_6/XLXI_11/tik1&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y91.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>XLXI_6/XLXI_11/tik1_and00008</twComp><twBEL>XLXI_6/XLXI_11/tik1_and00008</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y91.F2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.348</twDelInfo><twComp>XLXI_6/XLXI_11/tik1_and00008</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y91.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>XLXI_6/XLXI_11/tik1_and0000</twComp><twBEL>XLXI_6/XLXI_11/tik1_and000021</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y88.SR</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.500</twDelInfo><twComp>XLXI_6/XLXI_11/tik1_and0000</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y88.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.794</twDelInfo><twComp>XLXI_6/XLXI_11/tik1&lt;0&gt;</twComp><twBEL>XLXI_6/XLXI_11/tik1_1</twBEL></twPathDel><twLogDel>2.628</twLogDel><twRouteDel>1.549</twRouteDel><twTotDel>4.177</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="50.000">F20MHz_IBUFG</twDestClk><twPctLog>62.9</twPctLog><twPctRoute>37.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="22"><twConstPath anchorID="23" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>45.913</twSlack><twSrc BELType="FF">XLXI_6/XLXI_11/tik1_1</twSrc><twDest BELType="FF">XLXI_6/XLXI_11/tik1_1</twDest><twTotPathDel>4.087</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>50.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>XLXI_6/XLXI_11/tik1_1</twSrc><twDest BELType='FF'>XLXI_6/XLXI_11/tik1_1</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X17Y88.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">F20MHz_IBUFG</twSrcClk><twPathDel><twSite>SLICE_X17Y88.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.511</twDelInfo><twComp>XLXI_6/XLXI_11/tik1&lt;0&gt;</twComp><twBEL>XLXI_6/XLXI_11/tik1_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y91.F3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.614</twDelInfo><twComp>XLXI_6/XLXI_11/tik1&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y91.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>XLXI_6/XLXI_11/tik1_and00008</twComp><twBEL>XLXI_6/XLXI_11/tik1_and00008</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y91.F2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.348</twDelInfo><twComp>XLXI_6/XLXI_11/tik1_and00008</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y91.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>XLXI_6/XLXI_11/tik1_and0000</twComp><twBEL>XLXI_6/XLXI_11/tik1_and000021</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y88.SR</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.500</twDelInfo><twComp>XLXI_6/XLXI_11/tik1_and0000</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y88.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.794</twDelInfo><twComp>XLXI_6/XLXI_11/tik1&lt;0&gt;</twComp><twBEL>XLXI_6/XLXI_11/tik1_1</twBEL></twPathDel><twLogDel>2.625</twLogDel><twRouteDel>1.462</twRouteDel><twTotDel>4.087</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="50.000">F20MHz_IBUFG</twDestClk><twPctLog>64.2</twPctLog><twPctRoute>35.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="24"><twConstPath anchorID="25" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>46.092</twSlack><twSrc BELType="FF">XLXI_6/XLXI_11/tik1_3</twSrc><twDest BELType="FF">XLXI_6/XLXI_11/tik1_1</twDest><twTotPathDel>3.908</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>50.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>XLXI_6/XLXI_11/tik1_3</twSrc><twDest BELType='FF'>XLXI_6/XLXI_11/tik1_1</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X17Y89.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">F20MHz_IBUFG</twSrcClk><twPathDel><twSite>SLICE_X17Y89.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.511</twDelInfo><twComp>XLXI_6/XLXI_11/tik1&lt;2&gt;</twComp><twBEL>XLXI_6/XLXI_11/tik1_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y91.F4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.435</twDelInfo><twComp>XLXI_6/XLXI_11/tik1&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y91.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>XLXI_6/XLXI_11/tik1_and00008</twComp><twBEL>XLXI_6/XLXI_11/tik1_and00008</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y91.F2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.348</twDelInfo><twComp>XLXI_6/XLXI_11/tik1_and00008</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y91.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>XLXI_6/XLXI_11/tik1_and0000</twComp><twBEL>XLXI_6/XLXI_11/tik1_and000021</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y88.SR</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.500</twDelInfo><twComp>XLXI_6/XLXI_11/tik1_and0000</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y88.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.794</twDelInfo><twComp>XLXI_6/XLXI_11/tik1&lt;0&gt;</twComp><twBEL>XLXI_6/XLXI_11/tik1_1</twBEL></twPathDel><twLogDel>2.625</twLogDel><twRouteDel>1.283</twRouteDel><twTotDel>3.908</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="50.000">F20MHz_IBUFG</twDestClk><twPctLog>67.2</twPctLog><twPctRoute>32.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_F20MHz = PERIOD TIMEGRP &quot;F20MHz&quot; 50 ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point XLXI_6/XLXI_11/tik1_2 (SLICE_X17Y89.F3), 1 path
</twPathRptBanner><twPathRpt anchorID="26"><twConstPath anchorID="27" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>1.418</twSlack><twSrc BELType="FF">XLXI_6/XLXI_11/tik1_2</twSrc><twDest BELType="FF">XLXI_6/XLXI_11/tik1_2</twDest><twTotPathDel>1.418</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>XLXI_6/XLXI_11/tik1_2</twSrc><twDest BELType='FF'>XLXI_6/XLXI_11/tik1_2</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X17Y89.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="50.000">F20MHz_IBUFG</twSrcClk><twPathDel><twSite>SLICE_X17Y89.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.411</twDelInfo><twComp>XLXI_6/XLXI_11/tik1&lt;2&gt;</twComp><twBEL>XLXI_6/XLXI_11/tik1_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y89.F3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.311</twDelInfo><twComp>XLXI_6/XLXI_11/tik1&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X17Y89.CLK</twSite><twDelType>Tckf</twDelType><twDelInfo twEdge="twFalling">0.696</twDelInfo><twComp>XLXI_6/XLXI_11/tik1&lt;2&gt;</twComp><twBEL>XLXI_6/XLXI_11/tik1&lt;2&gt;_rt</twBEL><twBEL>XLXI_6/XLXI_11/Mcount_tik1_xor&lt;2&gt;</twBEL><twBEL>XLXI_6/XLXI_11/tik1_2</twBEL></twPathDel><twLogDel>1.107</twLogDel><twRouteDel>0.311</twRouteDel><twTotDel>1.418</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="50.000">F20MHz_IBUFG</twDestClk><twPctLog>78.1</twPctLog><twPctRoute>21.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point XLXI_6/XLXI_11/tik1_4 (SLICE_X17Y90.F3), 1 path
</twPathRptBanner><twPathRpt anchorID="28"><twConstPath anchorID="29" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>1.458</twSlack><twSrc BELType="FF">XLXI_6/XLXI_11/tik1_4</twSrc><twDest BELType="FF">XLXI_6/XLXI_11/tik1_4</twDest><twTotPathDel>1.458</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>XLXI_6/XLXI_11/tik1_4</twSrc><twDest BELType='FF'>XLXI_6/XLXI_11/tik1_4</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X17Y90.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="50.000">F20MHz_IBUFG</twSrcClk><twPathDel><twSite>SLICE_X17Y90.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.411</twDelInfo><twComp>XLXI_6/XLXI_11/tik1&lt;4&gt;</twComp><twBEL>XLXI_6/XLXI_11/tik1_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y90.F3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.351</twDelInfo><twComp>XLXI_6/XLXI_11/tik1&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X17Y90.CLK</twSite><twDelType>Tckf</twDelType><twDelInfo twEdge="twFalling">0.696</twDelInfo><twComp>XLXI_6/XLXI_11/tik1&lt;4&gt;</twComp><twBEL>XLXI_6/XLXI_11/tik1&lt;4&gt;_rt</twBEL><twBEL>XLXI_6/XLXI_11/Mcount_tik1_xor&lt;4&gt;</twBEL><twBEL>XLXI_6/XLXI_11/tik1_4</twBEL></twPathDel><twLogDel>1.107</twLogDel><twRouteDel>0.351</twRouteDel><twTotDel>1.458</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="50.000">F20MHz_IBUFG</twDestClk><twPctLog>75.9</twPctLog><twPctRoute>24.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point XLXI_6/XLXI_11/tik1_0 (SLICE_X17Y88.F1), 1 path
</twPathRptBanner><twPathRpt anchorID="30"><twConstPath anchorID="31" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>1.490</twSlack><twSrc BELType="FF">XLXI_6/XLXI_11/tik1_0</twSrc><twDest BELType="FF">XLXI_6/XLXI_11/tik1_0</twDest><twTotPathDel>1.490</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>XLXI_6/XLXI_11/tik1_0</twSrc><twDest BELType='FF'>XLXI_6/XLXI_11/tik1_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X17Y88.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="50.000">F20MHz_IBUFG</twSrcClk><twPathDel><twSite>SLICE_X17Y88.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.411</twDelInfo><twComp>XLXI_6/XLXI_11/tik1&lt;0&gt;</twComp><twBEL>XLXI_6/XLXI_11/tik1_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y88.F1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.383</twDelInfo><twComp>XLXI_6/XLXI_11/tik1&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X17Y88.CLK</twSite><twDelType>Tckf</twDelType><twDelInfo twEdge="twFalling">0.696</twDelInfo><twComp>XLXI_6/XLXI_11/tik1&lt;0&gt;</twComp><twBEL>XLXI_6/XLXI_11/Mcount_tik1_lut&lt;0&gt;_INV_0</twBEL><twBEL>XLXI_6/XLXI_11/Mcount_tik1_xor&lt;0&gt;</twBEL><twBEL>XLXI_6/XLXI_11/tik1_0</twBEL></twPathDel><twLogDel>1.107</twLogDel><twRouteDel>0.383</twRouteDel><twTotDel>1.490</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="50.000">F20MHz_IBUFG</twDestClk><twPctLog>74.3</twPctLog><twPctRoute>25.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="32"><twPinLimitBanner>Component Switching Limit Checks: TS_F20MHz = PERIOD TIMEGRP &quot;F20MHz&quot; 50 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="33" type="MINPERIOD" name="Tdcmpfx" slack="12.558" period="15.625" constraintValue="15.625" deviceLimit="3.067" freqLimit="326.052" physResource="XLXI_6/XLXI_12/DCM_SP_INST/CLKFX" logResource="XLXI_6/XLXI_12/DCM_SP_INST/CLKFX" locationPin="DCM_X1Y1.CLKFX" clockNet="XLXI_6/XLXI_12/CLKFX_BUF"/><twPinLimit anchorID="34" type="MINLOWPULSE" name="Tdcmpw_CLKIN_10_25" slack="30.000" period="50.000" constraintValue="25.000" deviceLimit="10.000" physResource="XLXI_6/XLXI_12/DCM_SP_INST/CLKIN" logResource="XLXI_6/XLXI_12/DCM_SP_INST/CLKIN" locationPin="DCM_X1Y1.CLKIN" clockNet="F20MHz_IBUFG1"/><twPinLimit anchorID="35" type="MINHIGHPULSE" name="Tdcmpw_CLKIN_10_25" slack="30.000" period="50.000" constraintValue="25.000" deviceLimit="10.000" physResource="XLXI_6/XLXI_12/DCM_SP_INST/CLKIN" logResource="XLXI_6/XLXI_12/DCM_SP_INST/CLKIN" locationPin="DCM_X1Y1.CLKIN" clockNet="F20MHz_IBUFG1"/></twPinLimitRpt></twConst><twConst anchorID="36" twConstType="PERIOD" ><twConstHead uID="2"><twConstName UCFConstName="TIMESPEC TS_F20MHz = PERIOD &quot;F20MHz&quot; 50 ns HIGH 50%;" ScopeName="">TS_XLXI_6_XLXI_12_CLK0_BUF = PERIOD TIMEGRP &quot;XLXI_6_XLXI_12_CLK0_BUF&quot;         TS_F20MHz HIGH 50%;</twConstName><twItemCnt>3623</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>335</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>7.140</twMinPer></twConstHead><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point XLXI_318/fs1_r (SLICE_X25Y88.SR), 3 paths
</twPathRptBanner><twPathRpt anchorID="37"><twConstPath anchorID="38" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>21.645</twSlack><twSrc BELType="FF">XLXI_318/fs_fr_1</twSrc><twDest BELType="FF">XLXI_318/fs1_r</twDest><twTotPathDel>3.355</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>25.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>XLXI_318/fs_fr_1</twSrc><twDest BELType='FF'>XLXI_318/fs1_r</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X25Y89.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">XLXN_703</twSrcClk><twPathDel><twSite>SLICE_X25Y89.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.514</twDelInfo><twComp>XLXI_318/fs_fr&lt;1&gt;</twComp><twBEL>XLXI_318/fs_fr_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y88.G1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.842</twDelInfo><twComp>XLXI_318/fs_fr&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y88.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>XLXI_318/fs1_r_cmp_eq0000</twComp><twBEL>XLXI_318/fs1_r_cmp_eq00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y88.SR</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.545</twDelInfo><twComp>XLXI_318/fs1_r_cmp_eq0000</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y88.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.794</twDelInfo><twComp>XLXI_318/fs1_r</twComp><twBEL>XLXI_318/fs1_r</twBEL></twPathDel><twLogDel>1.968</twLogDel><twRouteDel>1.387</twRouteDel><twTotDel>3.355</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="25.000">XLXN_703</twDestClk><twPctLog>58.7</twPctLog><twPctRoute>41.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="39"><twConstPath anchorID="40" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>22.028</twSlack><twSrc BELType="FF">XLXI_318/fs_fr_2</twSrc><twDest BELType="FF">XLXI_318/fs1_r</twDest><twTotPathDel>2.972</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>25.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>XLXI_318/fs_fr_2</twSrc><twDest BELType='FF'>XLXI_318/fs1_r</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X24Y89.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">XLXN_703</twSrcClk><twPathDel><twSite>SLICE_X24Y89.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.567</twDelInfo><twComp>XLXI_318/fs_fr&lt;2&gt;</twComp><twBEL>XLXI_318/fs_fr_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y88.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.406</twDelInfo><twComp>XLXI_318/fs_fr&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y88.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>XLXI_318/fs1_r_cmp_eq0000</twComp><twBEL>XLXI_318/fs1_r_cmp_eq00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y88.SR</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.545</twDelInfo><twComp>XLXI_318/fs1_r_cmp_eq0000</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y88.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.794</twDelInfo><twComp>XLXI_318/fs1_r</twComp><twBEL>XLXI_318/fs1_r</twBEL></twPathDel><twLogDel>2.021</twLogDel><twRouteDel>0.951</twRouteDel><twTotDel>2.972</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="25.000">XLXN_703</twDestClk><twPctLog>68.0</twPctLog><twPctRoute>32.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="41"><twConstPath anchorID="42" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>22.130</twSlack><twSrc BELType="FF">XLXI_318/fs_fr_0</twSrc><twDest BELType="FF">XLXI_318/fs1_r</twDest><twTotPathDel>2.870</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>25.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>XLXI_318/fs_fr_0</twSrc><twDest BELType='FF'>XLXI_318/fs1_r</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X25Y89.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">XLXN_703</twSrcClk><twPathDel><twSite>SLICE_X25Y89.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.511</twDelInfo><twComp>XLXI_318/fs_fr&lt;1&gt;</twComp><twBEL>XLXI_318/fs_fr_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y88.G3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.360</twDelInfo><twComp>XLXI_318/fs_fr&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y88.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>XLXI_318/fs1_r_cmp_eq0000</twComp><twBEL>XLXI_318/fs1_r_cmp_eq00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y88.SR</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.545</twDelInfo><twComp>XLXI_318/fs1_r_cmp_eq0000</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y88.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.794</twDelInfo><twComp>XLXI_318/fs1_r</twComp><twBEL>XLXI_318/fs1_r</twBEL></twPathDel><twLogDel>1.965</twLogDel><twRouteDel>0.905</twRouteDel><twTotDel>2.870</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="25.000">XLXN_703</twDestClk><twPctLog>68.5</twPctLog><twPctRoute>31.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="50" iCriticalPaths="0" sType="EndPoint">Paths for end point XLXI_196/flag_pwr (SLICE_X55Y10.SR), 50 paths
</twPathRptBanner><twPathRpt anchorID="43"><twConstPath anchorID="44" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>42.860</twSlack><twSrc BELType="FF">XLXI_196/a_2</twSrc><twDest BELType="FF">XLXI_196/flag_pwr</twDest><twTotPathDel>7.140</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>50.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>XLXI_196/a_2</twSrc><twDest BELType='FF'>XLXI_196/flag_pwr</twDest><twLogLvls>9</twLogLvls><twSrcSite>SLICE_X47Y17.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">XLXN_703</twSrcClk><twPathDel><twSite>SLICE_X47Y17.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.514</twDelInfo><twComp>XLXI_196/a&lt;2&gt;</twComp><twBEL>XLXI_196/a_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y21.F2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.853</twDelInfo><twComp>XLXI_196/a&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y21.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.011</twDelInfo><twComp>XLXI_196/Mcompar_flag_pwr_cmp_gt0000_cy&lt;1&gt;</twComp><twBEL>XLXI_196/Mcompar_flag_pwr_cmp_gt0000_lut&lt;0&gt;</twBEL><twBEL>XLXI_196/Mcompar_flag_pwr_cmp_gt0000_cy&lt;0&gt;</twBEL><twBEL>XLXI_196/Mcompar_flag_pwr_cmp_gt0000_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y22.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>XLXI_196/Mcompar_flag_pwr_cmp_gt0000_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y22.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.113</twDelInfo><twComp>XLXI_196/Mcompar_flag_pwr_cmp_gt0000_cy&lt;3&gt;</twComp><twBEL>XLXI_196/Mcompar_flag_pwr_cmp_gt0000_cy&lt;2&gt;</twBEL><twBEL>XLXI_196/Mcompar_flag_pwr_cmp_gt0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y23.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>XLXI_196/Mcompar_flag_pwr_cmp_gt0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y23.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.113</twDelInfo><twComp>XLXI_196/Mcompar_flag_pwr_cmp_gt0000_cy&lt;5&gt;</twComp><twBEL>XLXI_196/Mcompar_flag_pwr_cmp_gt0000_cy&lt;4&gt;</twBEL><twBEL>XLXI_196/Mcompar_flag_pwr_cmp_gt0000_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y24.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>XLXI_196/Mcompar_flag_pwr_cmp_gt0000_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y24.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.113</twDelInfo><twComp>XLXI_196/Mcompar_flag_pwr_cmp_gt0000_cy&lt;7&gt;</twComp><twBEL>XLXI_196/Mcompar_flag_pwr_cmp_gt0000_cy&lt;6&gt;</twBEL><twBEL>XLXI_196/Mcompar_flag_pwr_cmp_gt0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y25.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>XLXI_196/Mcompar_flag_pwr_cmp_gt0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y25.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.113</twDelInfo><twComp>XLXI_196/Mcompar_flag_pwr_cmp_gt0000_cy&lt;9&gt;</twComp><twBEL>XLXI_196/Mcompar_flag_pwr_cmp_gt0000_cy&lt;8&gt;</twBEL><twBEL>XLXI_196/Mcompar_flag_pwr_cmp_gt0000_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y26.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>XLXI_196/Mcompar_flag_pwr_cmp_gt0000_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y26.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.113</twDelInfo><twComp>XLXI_196/Mcompar_flag_pwr_cmp_gt0000_cy&lt;11&gt;</twComp><twBEL>XLXI_196/Mcompar_flag_pwr_cmp_gt0000_cy&lt;10&gt;</twBEL><twBEL>XLXI_196/Mcompar_flag_pwr_cmp_gt0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y27.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>XLXI_196/Mcompar_flag_pwr_cmp_gt0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y27.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.113</twDelInfo><twComp>XLXI_196/Mcompar_flag_pwr_cmp_gt0000_cy&lt;13&gt;</twComp><twBEL>XLXI_196/Mcompar_flag_pwr_cmp_gt0000_cy&lt;12&gt;</twBEL><twBEL>XLXI_196/Mcompar_flag_pwr_cmp_gt0000_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y28.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>XLXI_196/Mcompar_flag_pwr_cmp_gt0000_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y28.XB</twSite><twDelType>Tcinxb</twDelType><twDelInfo twEdge="twRising">0.431</twDelInfo><twComp>XLXI_196/Mcompar_flag_pwr_cmp_gt0000_cy&lt;14&gt;</twComp><twBEL>XLXI_196/Mcompar_flag_pwr_cmp_gt0000_cy&lt;14&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y29.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.957</twDelInfo><twComp>XLXI_196/Mcompar_flag_pwr_cmp_gt0000_cy&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y29.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.612</twDelInfo><twComp>XLXI_196/flag_pwr_not0001</twComp><twBEL>XLXI_196/flag_pwr_not00011</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y10.SR</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.290</twDelInfo><twComp>XLXI_196/flag_pwr_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y10.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.794</twDelInfo><twComp>XLXI_196/flag_pwr</twComp><twBEL>XLXI_196/flag_pwr</twBEL></twPathDel><twLogDel>4.040</twLogDel><twRouteDel>3.100</twRouteDel><twTotDel>7.140</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="50.000">XLXN_703</twDestClk><twPctLog>56.6</twPctLog><twPctRoute>43.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="45"><twConstPath anchorID="46" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>42.902</twSlack><twSrc BELType="FF">XLXI_196/a_7</twSrc><twDest BELType="FF">XLXI_196/flag_pwr</twDest><twTotPathDel>7.098</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>50.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>XLXI_196/a_7</twSrc><twDest BELType='FF'>XLXI_196/flag_pwr</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X47Y19.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">XLXN_703</twSrcClk><twPathDel><twSite>SLICE_X47Y19.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.511</twDelInfo><twComp>XLXI_196/a&lt;6&gt;</twComp><twBEL>XLXI_196/a_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y22.F1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.927</twDelInfo><twComp>XLXI_196/a&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y22.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.011</twDelInfo><twComp>XLXI_196/Mcompar_flag_pwr_cmp_gt0000_cy&lt;3&gt;</twComp><twBEL>XLXI_196/a&lt;7&gt;_rt.1</twBEL><twBEL>XLXI_196/Mcompar_flag_pwr_cmp_gt0000_cy&lt;2&gt;</twBEL><twBEL>XLXI_196/Mcompar_flag_pwr_cmp_gt0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y23.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>XLXI_196/Mcompar_flag_pwr_cmp_gt0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y23.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.113</twDelInfo><twComp>XLXI_196/Mcompar_flag_pwr_cmp_gt0000_cy&lt;5&gt;</twComp><twBEL>XLXI_196/Mcompar_flag_pwr_cmp_gt0000_cy&lt;4&gt;</twBEL><twBEL>XLXI_196/Mcompar_flag_pwr_cmp_gt0000_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y24.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>XLXI_196/Mcompar_flag_pwr_cmp_gt0000_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y24.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.113</twDelInfo><twComp>XLXI_196/Mcompar_flag_pwr_cmp_gt0000_cy&lt;7&gt;</twComp><twBEL>XLXI_196/Mcompar_flag_pwr_cmp_gt0000_cy&lt;6&gt;</twBEL><twBEL>XLXI_196/Mcompar_flag_pwr_cmp_gt0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y25.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>XLXI_196/Mcompar_flag_pwr_cmp_gt0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y25.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.113</twDelInfo><twComp>XLXI_196/Mcompar_flag_pwr_cmp_gt0000_cy&lt;9&gt;</twComp><twBEL>XLXI_196/Mcompar_flag_pwr_cmp_gt0000_cy&lt;8&gt;</twBEL><twBEL>XLXI_196/Mcompar_flag_pwr_cmp_gt0000_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y26.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>XLXI_196/Mcompar_flag_pwr_cmp_gt0000_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y26.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.113</twDelInfo><twComp>XLXI_196/Mcompar_flag_pwr_cmp_gt0000_cy&lt;11&gt;</twComp><twBEL>XLXI_196/Mcompar_flag_pwr_cmp_gt0000_cy&lt;10&gt;</twBEL><twBEL>XLXI_196/Mcompar_flag_pwr_cmp_gt0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y27.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>XLXI_196/Mcompar_flag_pwr_cmp_gt0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y27.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.113</twDelInfo><twComp>XLXI_196/Mcompar_flag_pwr_cmp_gt0000_cy&lt;13&gt;</twComp><twBEL>XLXI_196/Mcompar_flag_pwr_cmp_gt0000_cy&lt;12&gt;</twBEL><twBEL>XLXI_196/Mcompar_flag_pwr_cmp_gt0000_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y28.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>XLXI_196/Mcompar_flag_pwr_cmp_gt0000_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y28.XB</twSite><twDelType>Tcinxb</twDelType><twDelInfo twEdge="twRising">0.431</twDelInfo><twComp>XLXI_196/Mcompar_flag_pwr_cmp_gt0000_cy&lt;14&gt;</twComp><twBEL>XLXI_196/Mcompar_flag_pwr_cmp_gt0000_cy&lt;14&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y29.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.957</twDelInfo><twComp>XLXI_196/Mcompar_flag_pwr_cmp_gt0000_cy&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y29.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.612</twDelInfo><twComp>XLXI_196/flag_pwr_not0001</twComp><twBEL>XLXI_196/flag_pwr_not00011</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y10.SR</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.290</twDelInfo><twComp>XLXI_196/flag_pwr_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y10.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.794</twDelInfo><twComp>XLXI_196/flag_pwr</twComp><twBEL>XLXI_196/flag_pwr</twBEL></twPathDel><twLogDel>3.924</twLogDel><twRouteDel>3.174</twRouteDel><twTotDel>7.098</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="50.000">XLXN_703</twDestClk><twPctLog>55.3</twPctLog><twPctRoute>44.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="47"><twConstPath anchorID="48" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>43.036</twSlack><twSrc BELType="FF">XLXI_196/a_1</twSrc><twDest BELType="FF">XLXI_196/flag_pwr</twDest><twTotPathDel>6.964</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>50.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>XLXI_196/a_1</twSrc><twDest BELType='FF'>XLXI_196/flag_pwr</twDest><twLogLvls>9</twLogLvls><twSrcSite>SLICE_X47Y16.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">XLXN_703</twSrcClk><twPathDel><twSite>SLICE_X47Y16.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.511</twDelInfo><twComp>XLXI_196/a&lt;0&gt;</twComp><twBEL>XLXI_196/a_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y21.F1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.680</twDelInfo><twComp>XLXI_196/a&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y21.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.011</twDelInfo><twComp>XLXI_196/Mcompar_flag_pwr_cmp_gt0000_cy&lt;1&gt;</twComp><twBEL>XLXI_196/Mcompar_flag_pwr_cmp_gt0000_lut&lt;0&gt;</twBEL><twBEL>XLXI_196/Mcompar_flag_pwr_cmp_gt0000_cy&lt;0&gt;</twBEL><twBEL>XLXI_196/Mcompar_flag_pwr_cmp_gt0000_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y22.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>XLXI_196/Mcompar_flag_pwr_cmp_gt0000_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y22.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.113</twDelInfo><twComp>XLXI_196/Mcompar_flag_pwr_cmp_gt0000_cy&lt;3&gt;</twComp><twBEL>XLXI_196/Mcompar_flag_pwr_cmp_gt0000_cy&lt;2&gt;</twBEL><twBEL>XLXI_196/Mcompar_flag_pwr_cmp_gt0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y23.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>XLXI_196/Mcompar_flag_pwr_cmp_gt0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y23.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.113</twDelInfo><twComp>XLXI_196/Mcompar_flag_pwr_cmp_gt0000_cy&lt;5&gt;</twComp><twBEL>XLXI_196/Mcompar_flag_pwr_cmp_gt0000_cy&lt;4&gt;</twBEL><twBEL>XLXI_196/Mcompar_flag_pwr_cmp_gt0000_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y24.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>XLXI_196/Mcompar_flag_pwr_cmp_gt0000_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y24.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.113</twDelInfo><twComp>XLXI_196/Mcompar_flag_pwr_cmp_gt0000_cy&lt;7&gt;</twComp><twBEL>XLXI_196/Mcompar_flag_pwr_cmp_gt0000_cy&lt;6&gt;</twBEL><twBEL>XLXI_196/Mcompar_flag_pwr_cmp_gt0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y25.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>XLXI_196/Mcompar_flag_pwr_cmp_gt0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y25.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.113</twDelInfo><twComp>XLXI_196/Mcompar_flag_pwr_cmp_gt0000_cy&lt;9&gt;</twComp><twBEL>XLXI_196/Mcompar_flag_pwr_cmp_gt0000_cy&lt;8&gt;</twBEL><twBEL>XLXI_196/Mcompar_flag_pwr_cmp_gt0000_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y26.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>XLXI_196/Mcompar_flag_pwr_cmp_gt0000_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y26.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.113</twDelInfo><twComp>XLXI_196/Mcompar_flag_pwr_cmp_gt0000_cy&lt;11&gt;</twComp><twBEL>XLXI_196/Mcompar_flag_pwr_cmp_gt0000_cy&lt;10&gt;</twBEL><twBEL>XLXI_196/Mcompar_flag_pwr_cmp_gt0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y27.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>XLXI_196/Mcompar_flag_pwr_cmp_gt0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y27.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.113</twDelInfo><twComp>XLXI_196/Mcompar_flag_pwr_cmp_gt0000_cy&lt;13&gt;</twComp><twBEL>XLXI_196/Mcompar_flag_pwr_cmp_gt0000_cy&lt;12&gt;</twBEL><twBEL>XLXI_196/Mcompar_flag_pwr_cmp_gt0000_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y28.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>XLXI_196/Mcompar_flag_pwr_cmp_gt0000_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y28.XB</twSite><twDelType>Tcinxb</twDelType><twDelInfo twEdge="twRising">0.431</twDelInfo><twComp>XLXI_196/Mcompar_flag_pwr_cmp_gt0000_cy&lt;14&gt;</twComp><twBEL>XLXI_196/Mcompar_flag_pwr_cmp_gt0000_cy&lt;14&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y29.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.957</twDelInfo><twComp>XLXI_196/Mcompar_flag_pwr_cmp_gt0000_cy&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y29.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.612</twDelInfo><twComp>XLXI_196/flag_pwr_not0001</twComp><twBEL>XLXI_196/flag_pwr_not00011</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y10.SR</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.290</twDelInfo><twComp>XLXI_196/flag_pwr_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y10.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.794</twDelInfo><twComp>XLXI_196/flag_pwr</twComp><twBEL>XLXI_196/flag_pwr</twBEL></twPathDel><twLogDel>4.037</twLogDel><twRouteDel>2.927</twRouteDel><twTotDel>6.964</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="50.000">XLXN_703</twDestClk><twPctLog>58.0</twPctLog><twPctRoute>42.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="29" iCriticalPaths="0" sType="EndPoint">Paths for end point XLXI_196/flag_r (SLICE_X66Y1.SR), 29 paths
</twPathRptBanner><twPathRpt anchorID="49"><twConstPath anchorID="50" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>43.826</twSlack><twSrc BELType="FF">XLXI_196/a_25</twSrc><twDest BELType="FF">XLXI_196/flag_r</twDest><twTotPathDel>6.174</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>50.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>XLXI_196/a_25</twSrc><twDest BELType='FF'>XLXI_196/flag_r</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X47Y28.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">XLXN_703</twSrcClk><twPathDel><twSite>SLICE_X47Y28.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.511</twDelInfo><twComp>XLXI_196/a&lt;24&gt;</twComp><twBEL>XLXI_196/a_25</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y27.F2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.380</twDelInfo><twComp>XLXI_196/a&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y27.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.011</twDelInfo><twComp>XLXI_196/a_not0000</twComp><twBEL>XLXI_196/a_not0000_wg_lut&lt;6&gt;</twBEL><twBEL>XLXI_196/a_not0000_wg_cy&lt;6&gt;</twBEL><twBEL>XLXI_196/a_not0000_wg_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y1.SR</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">2.478</twDelInfo><twComp>XLXI_196/a_not0000</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y1.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.794</twDelInfo><twComp>XLXI_196/flag_r</twComp><twBEL>XLXI_196/flag_r</twBEL></twPathDel><twLogDel>2.316</twLogDel><twRouteDel>3.858</twRouteDel><twTotDel>6.174</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="50.000">XLXN_703</twDestClk><twPctLog>37.5</twPctLog><twPctRoute>62.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="51"><twConstPath anchorID="52" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>44.023</twSlack><twSrc BELType="FF">XLXI_196/a_2</twSrc><twDest BELType="FF">XLXI_196/flag_r</twDest><twTotPathDel>5.977</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>50.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>XLXI_196/a_2</twSrc><twDest BELType='FF'>XLXI_196/flag_r</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X47Y17.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">XLXN_703</twSrcClk><twPathDel><twSite>SLICE_X47Y17.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.514</twDelInfo><twComp>XLXI_196/a&lt;2&gt;</twComp><twBEL>XLXI_196/a_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y27.G2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.320</twDelInfo><twComp>XLXI_196/a&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y27.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">0.871</twDelInfo><twComp>XLXI_196/a_not0000</twComp><twBEL>XLXI_196/a_not0000_wg_lut&lt;7&gt;</twBEL><twBEL>XLXI_196/a_not0000_wg_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y1.SR</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">2.478</twDelInfo><twComp>XLXI_196/a_not0000</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y1.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.794</twDelInfo><twComp>XLXI_196/flag_r</twComp><twBEL>XLXI_196/flag_r</twBEL></twPathDel><twLogDel>2.179</twLogDel><twRouteDel>3.798</twRouteDel><twTotDel>5.977</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="50.000">XLXN_703</twDestClk><twPctLog>36.5</twPctLog><twPctRoute>63.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="53"><twConstPath anchorID="54" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>44.084</twSlack><twSrc BELType="FF">XLXI_196/a_6</twSrc><twDest BELType="FF">XLXI_196/flag_r</twDest><twTotPathDel>5.916</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>50.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>XLXI_196/a_6</twSrc><twDest BELType='FF'>XLXI_196/flag_r</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X47Y19.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">XLXN_703</twSrcClk><twPathDel><twSite>SLICE_X47Y19.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.514</twDelInfo><twComp>XLXI_196/a&lt;6&gt;</twComp><twBEL>XLXI_196/a_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y25.G1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.053</twDelInfo><twComp>XLXI_196/a&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y25.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">0.871</twDelInfo><twComp>XLXI_196/a_not0000_wg_cy&lt;3&gt;</twComp><twBEL>XLXI_196/a_not0000_wg_lut&lt;3&gt;</twBEL><twBEL>XLXI_196/a_not0000_wg_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y26.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>XLXI_196/a_not0000_wg_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y26.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>XLXI_196/a_not0000_wg_cy&lt;5&gt;</twComp><twBEL>XLXI_196/a_not0000_wg_cy&lt;4&gt;</twBEL><twBEL>XLXI_196/a_not0000_wg_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y27.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>XLXI_196/a_not0000_wg_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y27.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>XLXI_196/a_not0000</twComp><twBEL>XLXI_196/a_not0000_wg_cy&lt;6&gt;</twBEL><twBEL>XLXI_196/a_not0000_wg_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y1.SR</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">2.478</twDelInfo><twComp>XLXI_196/a_not0000</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y1.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.794</twDelInfo><twComp>XLXI_196/flag_r</twComp><twBEL>XLXI_196/flag_r</twBEL></twPathDel><twLogDel>2.385</twLogDel><twRouteDel>3.531</twRouteDel><twTotDel>5.916</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="50.000">XLXN_703</twDestClk><twPctLog>40.3</twPctLog><twPctRoute>59.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_XLXI_6_XLXI_12_CLK0_BUF = PERIOD TIMEGRP &quot;XLXI_6_XLXI_12_CLK0_BUF&quot;
        TS_F20MHz HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point XLXI_318/fs_fr_1 (SLICE_X25Y89.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="55"><twConstPath anchorID="56" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.918</twSlack><twSrc BELType="FF">XLXI_318/fs_fr_0</twSrc><twDest BELType="FF">XLXI_318/fs_fr_1</twDest><twTotPathDel>0.918</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>XLXI_318/fs_fr_0</twSrc><twDest BELType='FF'>XLXI_318/fs_fr_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X25Y89.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="50.000">XLXN_703</twSrcClk><twPathDel><twSite>SLICE_X25Y89.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.409</twDelInfo><twComp>XLXI_318/fs_fr&lt;1&gt;</twComp><twBEL>XLXI_318/fs_fr_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y89.BX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.429</twDelInfo><twComp>XLXI_318/fs_fr&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X25Y89.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.080</twDelInfo><twComp>XLXI_318/fs_fr&lt;1&gt;</twComp><twBEL>XLXI_318/fs_fr_1</twBEL></twPathDel><twLogDel>0.489</twLogDel><twRouteDel>0.429</twRouteDel><twTotDel>0.918</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="50.000">XLXN_703</twDestClk><twPctLog>53.3</twPctLog><twPctRoute>46.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point XLXI_318/fs1_r (SLICE_X25Y88.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="57"><twConstPath anchorID="58" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.980</twSlack><twSrc BELType="FF">XLXI_318/fs1_r</twSrc><twDest BELType="FF">XLXI_318/fs1_r</twDest><twTotPathDel>0.980</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>XLXI_318/fs1_r</twSrc><twDest BELType='FF'>XLXI_318/fs1_r</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X25Y88.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="75.000">XLXN_703</twSrcClk><twPathDel><twSite>SLICE_X25Y88.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.409</twDelInfo><twComp>XLXI_318/fs1_r</twComp><twBEL>XLXI_318/fs1_r</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y88.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.500</twDelInfo><twComp>XLXI_318/fs1_r</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X25Y88.CLK</twSite><twDelType>Tckce</twDelType><twDelInfo twEdge="twFalling">0.071</twDelInfo><twComp>XLXI_318/fs1_r</twComp><twBEL>XLXI_318/fs1_r</twBEL></twPathDel><twLogDel>0.480</twLogDel><twRouteDel>0.500</twRouteDel><twTotDel>0.980</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="75.000">XLXN_703</twDestClk><twPctLog>49.0</twPctLog><twPctRoute>51.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point XLXI_54/c_6 (SLICE_X41Y8.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="59"><twConstPath anchorID="60" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>1.085</twSlack><twSrc BELType="FF">XLXI_54/a_6</twSrc><twDest BELType="FF">XLXI_54/c_6</twDest><twTotPathDel>1.080</twTotPathDel><twClkSkew dest = "0.033" src = "0.038">0.005</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>XLXI_54/a_6</twSrc><twDest BELType='FF'>XLXI_54/c_6</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X35Y11.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="50.000">XLXN_703</twSrcClk><twPathDel><twSite>SLICE_X35Y11.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.411</twDelInfo><twComp>XLXI_54/a&lt;6&gt;</twComp><twBEL>XLXI_54/a_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y8.BY</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.552</twDelInfo><twComp>XLXI_54/a&lt;6&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X41Y8.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.117</twDelInfo><twComp>XLXI_54/c&lt;10&gt;</twComp><twBEL>XLXI_54/c_6</twBEL></twPathDel><twLogDel>0.528</twLogDel><twRouteDel>0.552</twRouteDel><twTotDel>1.080</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="50.000">XLXN_703</twDestClk><twPctLog>48.9</twPctLog><twPctRoute>51.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="61"><twPinLimitBanner>Component Switching Limit Checks: TS_XLXI_6_XLXI_12_CLK0_BUF = PERIOD TIMEGRP &quot;XLXI_6_XLXI_12_CLK0_BUF&quot;
        TS_F20MHz HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="62" type="MINLOWPULSE" name="Tcl" slack="48.562" period="50.000" constraintValue="25.000" deviceLimit="0.719" physResource="XLXI_318/fs_fr&lt;2&gt;/CLK" logResource="XLXI_318/fs_fr_2/CK" locationPin="SLICE_X24Y89.CLK" clockNet="XLXN_703"/><twPinLimit anchorID="63" type="MINHIGHPULSE" name="Tch" slack="48.562" period="50.000" constraintValue="25.000" deviceLimit="0.719" physResource="XLXI_318/fs_fr&lt;2&gt;/CLK" logResource="XLXI_318/fs_fr_2/CK" locationPin="SLICE_X24Y89.CLK" clockNet="XLXN_703"/><twPinLimit anchorID="64" type="MINLOWPULSE" name="Tcl" slack="48.562" period="50.000" constraintValue="25.000" deviceLimit="0.719" physResource="XLXI_54/c&lt;23&gt;/CLK" logResource="XLXI_54/c_23/CK" locationPin="SLICE_X50Y4.CLK" clockNet="XLXN_703"/></twPinLimitRpt></twConst><twConst anchorID="65" twConstType="PERIOD" ><twConstHead uID="3"><twConstName UCFConstName="TIMESPEC TS_F20MHz = PERIOD &quot;F20MHz&quot; 50 ns HIGH 50%;" ScopeName="">TS_XLXI_6_XLXI_12_CLKFX_BUF = PERIOD TIMEGRP &quot;XLXI_6_XLXI_12_CLKFX_BUF&quot;         TS_F20MHz / 3.2 HIGH 50%;</twConstName><twItemCnt>15756</twItemCnt><twErrCntSetup>1</twErrCntSetup><twErrCntEndPt>1</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1340</twEndPtCnt><twPathErrCnt>1</twPathErrCnt><twMinPer>17.685</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point XLXI_12/front_t1us_0 (SLICE_X37Y83.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="66"><twConstPath anchorID="67" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.412</twSlack><twSrc BELType="FF">XLXI_6/XLXI_11/fr1</twSrc><twDest BELType="FF">XLXI_12/front_t1us_0</twDest><twTotPathDel>1.258</twTotPathDel><twClkSkew dest = "-0.633" src = "1.646">2.279</twClkSkew><twDelConst>3.125</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>XLXI_6/XLXI_11/fr1</twSrc><twDest BELType='FF'>XLXI_12/front_t1us_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X37Y81.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="200.000">F20MHz_IBUFG</twSrcClk><twPathDel><twSite>SLICE_X37Y81.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.511</twDelInfo><twComp>XLXI_6/XLXI_11/fr1</twComp><twBEL>XLXI_6/XLXI_11/fr1</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y83.BY</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>XLXI_6/XLXI_11/fr1</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y83.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.314</twDelInfo><twComp>XLXI_12/front_t1us&lt;1&gt;</twComp><twBEL>XLXI_12/front_t1us_0</twBEL></twPathDel><twLogDel>0.825</twLogDel><twRouteDel>0.433</twRouteDel><twTotDel>1.258</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="203.125">XLXN_697</twDestClk><twPctLog>65.6</twPctLog><twPctRoute>34.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="39" iCriticalPaths="0" sType="EndPoint">Paths for end point XLXI_300/delay_tki_16 (SLICE_X23Y84.SR), 39 paths
</twPathRptBanner><twPathRpt anchorID="68"><twConstPath anchorID="69" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.330</twSlack><twSrc BELType="FF">XLXI_300/tick1_0</twSrc><twDest BELType="FF">XLXI_300/delay_tki_16</twDest><twTotPathDel>7.478</twTotPathDel><twClkSkew dest = "0.082" src = "0.086">0.004</twClkSkew><twDelConst>7.812</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>XLXI_300/tick1_0</twSrc><twDest BELType='FF'>XLXI_300/delay_tki_16</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X31Y46.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">XLXN_697</twSrcClk><twPathDel><twSite>SLICE_X31Y46.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.514</twDelInfo><twComp>XLXI_300/tick1&lt;0&gt;</twComp><twBEL>XLXI_300/tick1_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y58.F3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.199</twDelInfo><twComp>XLXI_300/tick1&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y58.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>XLXI_300/N01</twComp><twBEL>XLXI_300/control_not000111</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y80.F3</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.910</twDelInfo><twComp>XLXI_300/N01</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y80.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>XLXI_300/delay_tki_or0000</twComp><twBEL>XLXI_300/delay_tki_or00002</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y84.SR</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.741</twDelInfo><twComp>XLXI_300/delay_tki_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y84.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.794</twDelInfo><twComp>XLXI_300/delay_tki&lt;16&gt;</twComp><twBEL>XLXI_300/delay_tki_16</twBEL></twPathDel><twLogDel>2.628</twLogDel><twRouteDel>4.850</twRouteDel><twTotDel>7.478</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="7.812">XLXN_697</twDestClk><twPctLog>35.1</twPctLog><twPctRoute>64.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="70"><twConstPath anchorID="71" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.332</twSlack><twSrc BELType="FF">XLXI_300/tick1_1</twSrc><twDest BELType="FF">XLXI_300/delay_tki_16</twDest><twTotPathDel>7.476</twTotPathDel><twClkSkew dest = "0.082" src = "0.086">0.004</twClkSkew><twDelConst>7.812</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>XLXI_300/tick1_1</twSrc><twDest BELType='FF'>XLXI_300/delay_tki_16</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X31Y46.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">XLXN_697</twSrcClk><twPathDel><twSite>SLICE_X31Y46.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.511</twDelInfo><twComp>XLXI_300/tick1&lt;0&gt;</twComp><twBEL>XLXI_300/tick1_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y58.F2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.200</twDelInfo><twComp>XLXI_300/tick1&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y58.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>XLXI_300/N01</twComp><twBEL>XLXI_300/control_not000111</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y80.F3</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.910</twDelInfo><twComp>XLXI_300/N01</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y80.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>XLXI_300/delay_tki_or0000</twComp><twBEL>XLXI_300/delay_tki_or00002</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y84.SR</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.741</twDelInfo><twComp>XLXI_300/delay_tki_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y84.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.794</twDelInfo><twComp>XLXI_300/delay_tki&lt;16&gt;</twComp><twBEL>XLXI_300/delay_tki_16</twBEL></twPathDel><twLogDel>2.625</twLogDel><twRouteDel>4.851</twRouteDel><twTotDel>7.476</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="7.812">XLXN_697</twDestClk><twPctLog>35.1</twPctLog><twPctRoute>64.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="72"><twConstPath anchorID="73" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.974</twSlack><twSrc BELType="FF">XLXI_300/tick1_2</twSrc><twDest BELType="FF">XLXI_300/delay_tki_16</twDest><twTotPathDel>6.838</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>7.812</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>XLXI_300/tick1_2</twSrc><twDest BELType='FF'>XLXI_300/delay_tki_16</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X38Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">XLXN_697</twSrcClk><twPathDel><twSite>SLICE_X38Y59.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.567</twDelInfo><twComp>XLXI_300/tick1&lt;2&gt;</twComp><twBEL>XLXI_300/tick1_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y58.F1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.506</twDelInfo><twComp>XLXI_300/tick1&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y58.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>XLXI_300/N01</twComp><twBEL>XLXI_300/control_not000111</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y80.F3</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.910</twDelInfo><twComp>XLXI_300/N01</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y80.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>XLXI_300/delay_tki_or0000</twComp><twBEL>XLXI_300/delay_tki_or00002</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y84.SR</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.741</twDelInfo><twComp>XLXI_300/delay_tki_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y84.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.794</twDelInfo><twComp>XLXI_300/delay_tki&lt;16&gt;</twComp><twBEL>XLXI_300/delay_tki_16</twBEL></twPathDel><twLogDel>2.681</twLogDel><twRouteDel>4.157</twRouteDel><twTotDel>6.838</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="7.812">XLXN_697</twDestClk><twPctLog>39.2</twPctLog><twPctRoute>60.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="39" iCriticalPaths="0" sType="EndPoint">Paths for end point XLXI_300/delay_tki_17 (SLICE_X23Y84.SR), 39 paths
</twPathRptBanner><twPathRpt anchorID="74"><twConstPath anchorID="75" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.330</twSlack><twSrc BELType="FF">XLXI_300/tick1_0</twSrc><twDest BELType="FF">XLXI_300/delay_tki_17</twDest><twTotPathDel>7.478</twTotPathDel><twClkSkew dest = "0.082" src = "0.086">0.004</twClkSkew><twDelConst>7.812</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>XLXI_300/tick1_0</twSrc><twDest BELType='FF'>XLXI_300/delay_tki_17</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X31Y46.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">XLXN_697</twSrcClk><twPathDel><twSite>SLICE_X31Y46.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.514</twDelInfo><twComp>XLXI_300/tick1&lt;0&gt;</twComp><twBEL>XLXI_300/tick1_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y58.F3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.199</twDelInfo><twComp>XLXI_300/tick1&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y58.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>XLXI_300/N01</twComp><twBEL>XLXI_300/control_not000111</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y80.F3</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.910</twDelInfo><twComp>XLXI_300/N01</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y80.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>XLXI_300/delay_tki_or0000</twComp><twBEL>XLXI_300/delay_tki_or00002</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y84.SR</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.741</twDelInfo><twComp>XLXI_300/delay_tki_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y84.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.794</twDelInfo><twComp>XLXI_300/delay_tki&lt;16&gt;</twComp><twBEL>XLXI_300/delay_tki_17</twBEL></twPathDel><twLogDel>2.628</twLogDel><twRouteDel>4.850</twRouteDel><twTotDel>7.478</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="7.812">XLXN_697</twDestClk><twPctLog>35.1</twPctLog><twPctRoute>64.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="76"><twConstPath anchorID="77" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.332</twSlack><twSrc BELType="FF">XLXI_300/tick1_1</twSrc><twDest BELType="FF">XLXI_300/delay_tki_17</twDest><twTotPathDel>7.476</twTotPathDel><twClkSkew dest = "0.082" src = "0.086">0.004</twClkSkew><twDelConst>7.812</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>XLXI_300/tick1_1</twSrc><twDest BELType='FF'>XLXI_300/delay_tki_17</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X31Y46.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">XLXN_697</twSrcClk><twPathDel><twSite>SLICE_X31Y46.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.511</twDelInfo><twComp>XLXI_300/tick1&lt;0&gt;</twComp><twBEL>XLXI_300/tick1_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y58.F2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.200</twDelInfo><twComp>XLXI_300/tick1&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y58.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>XLXI_300/N01</twComp><twBEL>XLXI_300/control_not000111</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y80.F3</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.910</twDelInfo><twComp>XLXI_300/N01</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y80.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>XLXI_300/delay_tki_or0000</twComp><twBEL>XLXI_300/delay_tki_or00002</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y84.SR</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.741</twDelInfo><twComp>XLXI_300/delay_tki_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y84.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.794</twDelInfo><twComp>XLXI_300/delay_tki&lt;16&gt;</twComp><twBEL>XLXI_300/delay_tki_17</twBEL></twPathDel><twLogDel>2.625</twLogDel><twRouteDel>4.851</twRouteDel><twTotDel>7.476</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="7.812">XLXN_697</twDestClk><twPctLog>35.1</twPctLog><twPctRoute>64.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="78"><twConstPath anchorID="79" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.974</twSlack><twSrc BELType="FF">XLXI_300/tick1_2</twSrc><twDest BELType="FF">XLXI_300/delay_tki_17</twDest><twTotPathDel>6.838</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>7.812</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>XLXI_300/tick1_2</twSrc><twDest BELType='FF'>XLXI_300/delay_tki_17</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X38Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">XLXN_697</twSrcClk><twPathDel><twSite>SLICE_X38Y59.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.567</twDelInfo><twComp>XLXI_300/tick1&lt;2&gt;</twComp><twBEL>XLXI_300/tick1_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y58.F1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.506</twDelInfo><twComp>XLXI_300/tick1&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y58.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>XLXI_300/N01</twComp><twBEL>XLXI_300/control_not000111</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y80.F3</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.910</twDelInfo><twComp>XLXI_300/N01</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y80.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>XLXI_300/delay_tki_or0000</twComp><twBEL>XLXI_300/delay_tki_or00002</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y84.SR</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.741</twDelInfo><twComp>XLXI_300/delay_tki_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y84.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.794</twDelInfo><twComp>XLXI_300/delay_tki&lt;16&gt;</twComp><twBEL>XLXI_300/delay_tki_17</twBEL></twPathDel><twLogDel>2.681</twLogDel><twRouteDel>4.157</twRouteDel><twTotDel>6.838</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="7.812">XLXN_697</twDestClk><twPctLog>39.2</twPctLog><twPctRoute>60.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_XLXI_6_XLXI_12_CLKFX_BUF = PERIOD TIMEGRP &quot;XLXI_6_XLXI_12_CLKFX_BUF&quot;
        TS_F20MHz / 3.2 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point XLXI_300/control (SLICE_X40Y58.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="80"><twConstPath anchorID="81" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.871</twSlack><twSrc BELType="FF">XLXI_300/tnp_end</twSrc><twDest BELType="FF">XLXI_300/control</twDest><twTotPathDel>0.871</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>XLXI_300/tnp_end</twSrc><twDest BELType='FF'>XLXI_300/control</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X41Y59.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="23.437">XLXN_697</twSrcClk><twPathDel><twSite>SLICE_X41Y59.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.409</twDelInfo><twComp>XLXI_300/tnp_end</twComp><twBEL>XLXI_300/tnp_end</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y58.BY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.330</twDelInfo><twComp>XLXI_300/tnp_end</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X40Y58.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.132</twDelInfo><twComp>XLXI_300/control</twComp><twBEL>XLXI_300/control</twBEL></twPathDel><twLogDel>0.541</twLogDel><twRouteDel>0.330</twRouteDel><twTotDel>0.871</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="23.437">XLXN_697</twDestClk><twPctLog>62.1</twPctLog><twPctRoute>37.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point XLXI_300/tick1_1 (SLICE_X31Y46.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="82"><twConstPath anchorID="83" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.894</twSlack><twSrc BELType="FF">XLXI_300/tick1_0</twSrc><twDest BELType="FF">XLXI_300/tick1_1</twDest><twTotPathDel>0.894</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>XLXI_300/tick1_0</twSrc><twDest BELType='FF'>XLXI_300/tick1_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X31Y46.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="15.625">XLXN_697</twSrcClk><twPathDel><twSite>SLICE_X31Y46.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.411</twDelInfo><twComp>XLXI_300/tick1&lt;0&gt;</twComp><twBEL>XLXI_300/tick1_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y46.BY</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twFalling">0.366</twDelInfo><twComp>XLXI_300/tick1&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X31Y46.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.117</twDelInfo><twComp>XLXI_300/tick1&lt;0&gt;</twComp><twBEL>XLXI_300/tick1_1</twBEL></twPathDel><twLogDel>0.528</twLogDel><twRouteDel>0.366</twRouteDel><twTotDel>0.894</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.625">XLXN_697</twDestClk><twPctLog>59.1</twPctLog><twPctRoute>40.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point XLXI_344/tx/clock_counter_3 (SLICE_X22Y22.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="84"><twConstPath anchorID="85" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.951</twSlack><twSrc BELType="FF">XLXI_344/clock_counter_16</twSrc><twDest BELType="FF">XLXI_344/tx/clock_counter_3</twDest><twTotPathDel>0.945</twTotPathDel><twClkSkew dest = "0.020" src = "0.026">0.006</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>XLXI_344/clock_counter_16</twSrc><twDest BELType='FF'>XLXI_344/tx/clock_counter_3</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X25Y23.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="15.625">XLXN_697</twSrcClk><twPathDel><twSite>SLICE_X25Y23.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.411</twDelInfo><twComp>XLXI_344/clock_counter&lt;16&gt;</twComp><twBEL>XLXI_344/clock_counter_16</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y22.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.463</twDelInfo><twComp>XLXI_344/clock_counter&lt;16&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X22Y22.CLK</twSite><twDelType>Tckce</twDelType><twDelInfo twEdge="twFalling">0.071</twDelInfo><twComp>XLXI_344/tx/clock_counter&lt;3&gt;</twComp><twBEL>XLXI_344/tx/clock_counter_3</twBEL></twPathDel><twLogDel>0.482</twLogDel><twRouteDel>0.463</twRouteDel><twTotDel>0.945</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.625">XLXN_697</twDestClk><twPctLog>51.0</twPctLog><twPctRoute>49.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="86"><twPinLimitBanner>Component Switching Limit Checks: TS_XLXI_6_XLXI_12_CLKFX_BUF = PERIOD TIMEGRP &quot;XLXI_6_XLXI_12_CLKFX_BUF&quot;
        TS_F20MHz / 3.2 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="87" type="MINLOWPULSE" name="Trpw" slack="12.849" period="15.625" constraintValue="7.812" deviceLimit="1.388" physResource="XLXI_344/clock_counter&lt;0&gt;/SR" logResource="XLXI_344/clock_counter_0/SR" locationPin="SLICE_X25Y15.SR" clockNet="XLXI_333/a&lt;0&gt;"/><twPinLimit anchorID="88" type="MINHIGHPULSE" name="Trpw" slack="12.849" period="15.625" constraintValue="7.812" deviceLimit="1.388" physResource="XLXI_344/clock_counter&lt;0&gt;/SR" logResource="XLXI_344/clock_counter_0/SR" locationPin="SLICE_X25Y15.SR" clockNet="XLXI_333/a&lt;0&gt;"/><twPinLimit anchorID="89" type="MINLOWPULSE" name="Trpw" slack="12.849" period="15.625" constraintValue="7.812" deviceLimit="1.388" physResource="XLXI_344/clock_counter&lt;0&gt;/SR" logResource="XLXI_344/clock_counter_1/SR" locationPin="SLICE_X25Y15.SR" clockNet="XLXI_333/a&lt;0&gt;"/></twPinLimitRpt></twConst><twConst anchorID="90" twConstType="OFFSETINDELAY" ><twConstHead uID="4"><twConstName UCFConstName="OFFSET = IN 50 ns VALID 50 ns BEFORE &quot;F20MHz&quot; RISING;" ScopeName="">OFFSET = IN 50 ns VALID 50 ns BEFORE COMP &quot;F20MHz&quot; &quot;RISING&quot;;</twConstName><twItemCnt>2</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>8.841</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point XLXI_318/fs_fr_0 (SLICE_X25Y89.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="91"><twConstOffIn anchorID="92" twDataPathType="twDataPathMaxDelay"><twSlack>41.159</twSlack><twSrc BELType="PAD">data_ppi8</twSrc><twDest BELType="FF">XLXI_318/fs_fr_0</twDest><twClkDel>3.673</twClkDel><twClkSrc>F20MHz</twClkSrc><twClkDest>XLXI_318/fs_fr&lt;1&gt;</twClkDest><twOff>50.000</twOff><twOffSrc>data_ppi8</twOffSrc><twOffDest>F20MHz</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="16"><twSrc BELType='PAD'>data_ppi8</twSrc><twDest BELType='FF'>XLXI_318/fs_fr_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>P184.PAD</twSrcSite><twPathDel><twSite>P184.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">1.548</twDelInfo><twComp>data_ppi8</twComp><twBEL>data_ppi8</twBEL><twBEL>XLXI_76</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y89.BY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">10.652</twDelInfo><twComp>XLXN_403</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y89.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twFalling">0.314</twDelInfo><twComp>XLXI_318/fs_fr&lt;1&gt;</twComp><twBEL>XLXI_318/fs_fr_0</twBEL></twPathDel><twLogDel>1.862</twLogDel><twRouteDel>10.652</twRouteDel><twTotDel>12.514</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">XLXN_703</twDestClk><twPctLog>14.9</twPctLog><twPctRoute>85.1</twPctRoute></twDataPath><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>F20MHz</twSrc><twDest BELType='FF'>XLXI_318/fs_fr_0</twDest><twLogLvls>4</twLogLvls><twSrcSite>P180.PAD</twSrcSite><twPathDel><twSite>P180.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.322</twDelInfo><twComp>F20MHz</twComp><twBEL>F20MHz</twBEL><twBEL>F20MHz_IBUFG</twBEL></twPathDel><twPathDel><twSite>DCM_X1Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.533</twDelInfo><twComp>F20MHz_IBUFG1</twComp></twPathDel><twPathDel><twSite>DCM_X1Y1.CLK0</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-3.399</twDelInfo><twComp>XLXI_6/XLXI_12/DCM_SP_INST</twComp><twBEL>XLXI_6/XLXI_12/DCM_SP_INST</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y11.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.282</twDelInfo><twComp>XLXI_6/XLXI_12/CLK0_BUF</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y11.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">1.166</twDelInfo><twComp>XLXI_6/XLXI_12/CLK0_BUFG_INST</twComp><twBEL>XLXI_6/XLXI_12/CLK0_BUFG_INST.GCLKMUX</twBEL><twBEL>XLXI_6/XLXI_12/CLK0_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X1Y0.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.477</twDelInfo><twComp>XLXI_6/XLXN_35</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X1Y0.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">1.166</twDelInfo><twComp>XLXI_6/XLXI_19</twComp><twBEL>XLXI_6/XLXI_19.GCLKMUX</twBEL><twBEL>XLXI_6/XLXI_19</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y89.CLK</twSite><twDelType>net</twDelType><twFanCnt>66</twFanCnt><twDelInfo twEdge="twRising">0.126</twDelInfo><twComp>XLXN_703</twComp></twPathDel><twLogDel>0.255</twLogDel><twRouteDel>3.418</twRouteDel><twTotDel>3.673</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point XLXI_12/r_sync_0 (SLICE_X2Y39.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="93"><twConstOffIn anchorID="94" twDataPathType="twDataPathMaxDelay"><twSlack>46.235</twSlack><twSrc BELType="PAD">T_5MIN_sinhro</twSrc><twDest BELType="FF">XLXI_12/r_sync_0</twDest><twClkDel>0.037</twClkDel><twClkSrc>F20MHz</twClkSrc><twClkDest>XLXI_12/r_sync&lt;1&gt;</twClkDest><twOff>50.000</twOff><twOffSrc>T_5MIN_sinhro</twOffSrc><twOffDest>F20MHz</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="15"><twSrc BELType='PAD'>T_5MIN_sinhro</twSrc><twDest BELType='FF'>XLXI_12/r_sync_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>P43.PAD</twSrcSite><twPathDel><twSite>P43.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">1.548</twDelInfo><twComp>T_5MIN_sinhro</twComp><twBEL>T_5MIN_sinhro</twBEL><twBEL>XLXI_6/XLXI_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y39.BY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">1.921</twDelInfo><twComp>XLXN_550</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y39.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twFalling">0.333</twDelInfo><twComp>XLXI_12/r_sync&lt;1&gt;</twComp><twBEL>XLXI_12/r_sync_0</twBEL></twPathDel><twLogDel>1.881</twLogDel><twRouteDel>1.921</twRouteDel><twTotDel>3.802</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">XLXN_697</twDestClk><twPctLog>49.5</twPctLog><twPctRoute>50.5</twPctRoute></twDataPath><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>F20MHz</twSrc><twDest BELType='FF'>XLXI_12/r_sync_0</twDest><twLogLvls>3</twLogLvls><twSrcSite>P180.PAD</twSrcSite><twPathDel><twSite>P180.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.322</twDelInfo><twComp>F20MHz</twComp><twBEL>F20MHz</twBEL><twBEL>F20MHz_IBUFG</twBEL></twPathDel><twPathDel><twSite>DCM_X1Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.533</twDelInfo><twComp>F20MHz_IBUFG1</twComp></twPathDel><twPathDel><twSite>DCM_X1Y1.CLKFX</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-3.399</twDelInfo><twComp>XLXI_6/XLXI_12/DCM_SP_INST</twComp><twBEL>XLXI_6/XLXI_12/DCM_SP_INST</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X1Y10.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.282</twDelInfo><twComp>XLXI_6/XLXI_12/CLKFX_BUF</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X1Y10.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">1.166</twDelInfo><twComp>XLXI_6/XLXI_12/CLKFX_BUFG_INST</twComp><twBEL>XLXI_6/XLXI_12/CLKFX_BUFG_INST.GCLKMUX</twBEL><twBEL>XLXI_6/XLXI_12/CLKFX_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y39.CLK</twSite><twDelType>net</twDelType><twFanCnt>171</twFanCnt><twDelInfo twEdge="twRising">0.133</twDelInfo><twComp>XLXN_697</twComp></twPathDel><twLogDel>-0.911</twLogDel><twRouteDel>0.948</twRouteDel><twTotDel>0.037</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: OFFSET = IN 50 ns VALID 50 ns BEFORE COMP &quot;F20MHz&quot; &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point XLXI_12/r_sync_0 (SLICE_X2Y39.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="95"><twConstOffIn anchorID="96" twDataPathType="twDataPathMinDelay"><twSlack>2.072</twSlack><twSrc BELType="PAD">T_5MIN_sinhro</twSrc><twDest BELType="FF">XLXI_12/r_sync_0</twDest><twClkDel>0.919</twClkDel><twClkSrc>F20MHz</twClkSrc><twClkDest>XLXI_12/r_sync&lt;1&gt;</twClkDest><twOff>0.000</twOff><twOffSrc>T_5MIN_sinhro</twOffSrc><twOffDest>F20MHz</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="15"><twSrc BELType='PAD'>T_5MIN_sinhro</twSrc><twDest BELType='FF'>XLXI_12/r_sync_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>P43.PAD</twSrcSite><twPathDel><twSite>P43.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">1.322</twDelInfo><twComp>T_5MIN_sinhro</twComp><twBEL>T_5MIN_sinhro</twBEL><twBEL>XLXI_6/XLXI_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y39.BY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">1.537</twDelInfo><twComp>XLXN_550</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X2Y39.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.132</twDelInfo><twComp>XLXI_12/r_sync&lt;1&gt;</twComp><twBEL>XLXI_12/r_sync_0</twBEL></twPathDel><twLogDel>1.454</twLogDel><twRouteDel>1.537</twRouteDel><twTotDel>2.991</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">XLXN_697</twDestClk><twPctLog>48.6</twPctLog><twPctRoute>51.4</twPctRoute></twDataPath><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>F20MHz</twSrc><twDest BELType='FF'>XLXI_12/r_sync_0</twDest><twLogLvls>3</twLogLvls><twSrcSite>P180.PAD</twSrcSite><twPathDel><twSite>P180.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.548</twDelInfo><twComp>F20MHz</twComp><twBEL>F20MHz</twBEL><twBEL>F20MHz_IBUFG</twBEL></twPathDel><twPathDel><twSite>DCM_X1Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.666</twDelInfo><twComp>F20MHz_IBUFG1</twComp></twPathDel><twPathDel><twSite>DCM_X1Y1.CLKFX</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-3.261</twDelInfo><twComp>XLXI_6/XLXI_12/DCM_SP_INST</twComp><twBEL>XLXI_6/XLXI_12/DCM_SP_INST</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X1Y10.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.353</twDelInfo><twComp>XLXI_6/XLXI_12/CLKFX_BUF</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X1Y10.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">1.457</twDelInfo><twComp>XLXI_6/XLXI_12/CLKFX_BUFG_INST</twComp><twBEL>XLXI_6/XLXI_12/CLKFX_BUFG_INST.GCLKMUX</twBEL><twBEL>XLXI_6/XLXI_12/CLKFX_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y39.CLK</twSite><twDelType>net</twDelType><twFanCnt>171</twFanCnt><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>XLXN_697</twComp></twPathDel><twLogDel>-0.256</twLogDel><twRouteDel>1.175</twRouteDel><twTotDel>0.919</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point XLXI_318/fs_fr_0 (SLICE_X25Y89.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="97"><twConstOffIn anchorID="98" twDataPathType="twDataPathMinDelay"><twSlack>4.678</twSlack><twSrc BELType="PAD">data_ppi8</twSrc><twDest BELType="FF">XLXI_318/fs_fr_0</twDest><twClkDel>5.282</twClkDel><twClkSrc>F20MHz</twClkSrc><twClkDest>XLXI_318/fs_fr&lt;1&gt;</twClkDest><twOff>0.000</twOff><twOffSrc>data_ppi8</twOffSrc><twOffDest>F20MHz</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="16"><twSrc BELType='PAD'>data_ppi8</twSrc><twDest BELType='FF'>XLXI_318/fs_fr_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>P184.PAD</twSrcSite><twPathDel><twSite>P184.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">1.322</twDelInfo><twComp>data_ppi8</twComp><twBEL>data_ppi8</twBEL><twBEL>XLXI_76</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y89.BY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">8.521</twDelInfo><twComp>XLXN_403</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X25Y89.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.117</twDelInfo><twComp>XLXI_318/fs_fr&lt;1&gt;</twComp><twBEL>XLXI_318/fs_fr_0</twBEL></twPathDel><twLogDel>1.439</twLogDel><twRouteDel>8.521</twRouteDel><twTotDel>9.960</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">XLXN_703</twDestClk><twPctLog>14.4</twPctLog><twPctRoute>85.6</twPctRoute></twDataPath><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>F20MHz</twSrc><twDest BELType='FF'>XLXI_318/fs_fr_0</twDest><twLogLvls>4</twLogLvls><twSrcSite>P180.PAD</twSrcSite><twPathDel><twSite>P180.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.548</twDelInfo><twComp>F20MHz</twComp><twBEL>F20MHz</twBEL><twBEL>F20MHz_IBUFG</twBEL></twPathDel><twPathDel><twSite>DCM_X1Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.666</twDelInfo><twComp>F20MHz_IBUFG1</twComp></twPathDel><twPathDel><twSite>DCM_X1Y1.CLK0</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-3.261</twDelInfo><twComp>XLXI_6/XLXI_12/DCM_SP_INST</twComp><twBEL>XLXI_6/XLXI_12/DCM_SP_INST</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y11.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.353</twDelInfo><twComp>XLXI_6/XLXI_12/CLK0_BUF</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y11.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">1.457</twDelInfo><twComp>XLXI_6/XLXI_12/CLK0_BUFG_INST</twComp><twBEL>XLXI_6/XLXI_12/CLK0_BUFG_INST.GCLKMUX</twBEL><twBEL>XLXI_6/XLXI_12/CLK0_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X1Y0.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.914</twDelInfo><twComp>XLXI_6/XLXN_35</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X1Y0.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">1.457</twDelInfo><twComp>XLXI_6/XLXI_19</twComp><twBEL>XLXI_6/XLXI_19.GCLKMUX</twBEL><twBEL>XLXI_6/XLXI_19</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y89.CLK</twSite><twDelType>net</twDelType><twFanCnt>66</twFanCnt><twDelInfo twEdge="twRising">0.148</twDelInfo><twComp>XLXN_703</twComp></twPathDel><twLogDel>1.201</twLogDel><twRouteDel>4.081</twRouteDel><twTotDel>5.282</twTotDel></twClkPath></twConstOffIn></twPathRpt></twConst><twConstRollupTable uID="1" anchorID="99"><twConstRollup name="TS_F20MHz" fullName="TS_F20MHz = PERIOD TIMEGRP &quot;F20MHz&quot; 50 ns HIGH 50%;" type="origin" depth="0" requirement="50.000" prefType="period" actual="20.000" actualRollup="56.592" errors="0" errorRollup="1" items="107" itemsRollup="19379"/><twConstRollup name="TS_XLXI_6_XLXI_12_CLK0_BUF" fullName="TS_XLXI_6_XLXI_12_CLK0_BUF = PERIOD TIMEGRP &quot;XLXI_6_XLXI_12_CLK0_BUF&quot;         TS_F20MHz HIGH 50%;" type="child" depth="1" requirement="50.000" prefType="period" actual="7.140" actualRollup="N/A" errors="0" errorRollup="0" items="3623" itemsRollup="0"/><twConstRollup name="TS_XLXI_6_XLXI_12_CLKFX_BUF" fullName="TS_XLXI_6_XLXI_12_CLKFX_BUF = PERIOD TIMEGRP &quot;XLXI_6_XLXI_12_CLKFX_BUF&quot;         TS_F20MHz / 3.2 HIGH 50%;" type="child" depth="1" requirement="15.625" prefType="period" actual="17.685" actualRollup="N/A" errors="1" errorRollup="0" items="15756" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="100">1</twUnmetConstCnt><twDataSheet anchorID="101" twNameLen="15"><twSUH2ClkList anchorID="102" twDestWidth="13" twPhaseWidth="8"><twDest>F20MHz</twDest><twSUH2Clk ><twSrc>T_5MIN_sinhro</twSrc><twSUHTime twInternalClk ="XLXN_697" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.765</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-2.072</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>data_ppi8</twSrc><twSUHTime twInternalClk ="XLXN_703" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">8.841</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-4.678</twH2ClkTime></twSUHTime></twSUH2Clk></twSUH2ClkList><twClk2SUList anchorID="103" twDestWidth="6"><twDest>F20MHz</twDest><twClk2SU><twSrc>F20MHz</twSrc><twRiseRise>9.661</twRiseRise><twFallRise>2.788</twFallRise><twRiseFall>7.482</twRiseFall><twFallFall>7.665</twFallFall></twClk2SU></twClk2SUList><twOffsetTables><twOffsetInTable anchorID="104" twDestWidth="13" twWorstWindow="6.769" twWorstSetup="8.841" twWorstHold="-2.072" twWorstSetupSlack="41.159" twWorstHoldSlack="2.072" ><twConstName>OFFSET = IN 50 ns VALID 50 ns BEFORE COMP &quot;F20MHz&quot; &quot;RISING&quot;;</twConstName><twOffInTblRow ><twSrc>T_5MIN_sinhro</twSrc><twSUHSlackTime twSetupSlack = "46.235" twHoldSlack = "2.072" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.765</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-2.072</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>data_ppi8</twSrc><twSUHSlackTime twSetupSlack = "41.159" twHoldSlack = "4.678" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">8.841</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-4.678</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="105"><twErrCnt>1</twErrCnt><twScore>412</twScore><twSetupScore>412</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>19488</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>1932</twConnCnt></twConstCov><twStats anchorID="106"><twMinPer>20.000</twMinPer><twFootnote number="1" /><twMaxFreq>50.000</twMaxFreq><twMinInBeforeClk>8.841</twMinInBeforeClk></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Fri Nov 08 17:11:19 2013 </twTimestamp></twFoot><twClientInfo anchorID="107"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 179 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
