[View]
Entity=MAC_tb
Architecture=
TopLevelType=3
[file:.\src\HDL_Source\Verilog\MAC_PKG.v]
Enabled=1
[file:.\src\HDL_Source\Verilog\TEST.v]
Enabled=1
[file:.\src\HDL_Source\Verilog\MAC.v]
Enabled=1
SIM.FUNC.INDEX=0
SIM.FUNC.INCLUDED=1
[file:.\src\TestBench\MAC_TB.v]
Enabled=1
LIB=
SIM.FUNC.INDEX=1
SIM.FUNC.INCLUDED=1
[file:.\src\TestBench\MAC_TB_runtest.do]
Enabled=1
