
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003246                       # Number of seconds simulated
sim_ticks                                  3245729091                       # Number of ticks simulated
final_tick                               574748652210                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 136975                       # Simulator instruction rate (inst/s)
host_op_rate                                   179899                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 211280                       # Simulator tick rate (ticks/s)
host_mem_usage                               16917524                       # Number of bytes of host memory used
host_seconds                                 15362.21                       # Real time elapsed on the host
sim_insts                                  2104237244                       # Number of instructions simulated
sim_ops                                    2763649345                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data        61312                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data        38528                       # Number of bytes read from this memory
system.physmem.bytes_read::total               103296                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3456                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       101120                       # Number of bytes written to this memory
system.physmem.bytes_written::total            101120                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data          479                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data          301                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                   807                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks             790                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                  790                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst       552110                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     18890055                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst       512674                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     11870368                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                31825207                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst       552110                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst       512674                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            1064784                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          31154787                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               31154787                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          31154787                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst       552110                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     18890055                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst       512674                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     11870368                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               62979994                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                 7783524                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         2873277                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2509642                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       185580                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1410663                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1372264                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          207504                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         5815                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3381906                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              15972815                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            2873277                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1579768                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3288525                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles         908873                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        334461                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles           18                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1667266                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        74360                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      7727164                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.382314                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.178929                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4438639     57.44%     57.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          163757      2.12%     59.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          297684      3.85%     63.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          280284      3.63%     67.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          456357      5.91%     72.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          475711      6.16%     79.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          113676      1.47%     80.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7           85936      1.11%     81.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1415120     18.31%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      7727164                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.369149                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.052132                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3488801                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       323601                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3180337                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        12868                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        721547                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       313854                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          721                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      17880523                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1299                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        721547                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3636588                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles          88741                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        40805                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3043168                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       196306                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      17398605                       # Number of instructions processed by rename
system.switch_cpus0.rename.IQFullEvents         68977                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        75722                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands     23115802                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     79207933                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     79207933                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     14913019                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps         8202752                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         2050                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1001                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           537109                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      2666652                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       583167                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads         9548                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       190793                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          16447323                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         2001                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         13840149                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        18759                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      5030686                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     13770922                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved            1                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      7727164                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.791103                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.843615                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      2674639     34.61%     34.61% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1439546     18.63%     53.24% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1248609     16.16%     69.40% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       775623     10.04%     79.44% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       807645     10.45%     89.89% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       474220      6.14%     96.03% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       211782      2.74%     98.77% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        56656      0.73%     99.50% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        38444      0.50%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      7727164                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          55026     66.20%     66.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         17931     21.57%     87.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        10161     12.22%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     10861036     78.47%     78.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       109550      0.79%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1000      0.01%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      2372628     17.14%     96.42% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       495935      3.58%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      13840149                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.778134                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt              83118                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.006006                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     35509338                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     21480059                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     13377932                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      13923267                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        34290                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       781698                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           96                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation           49                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       144226                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        721547                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles          39836                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         4699                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     16449327                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        20001                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      2666652                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       583167                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1001                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          3142                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents           23                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents           49                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect        97165                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       110835                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       208000                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     13574494                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      2277893                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       265654                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2761393                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2048041                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            483500                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.744004                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              13393633                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             13377932                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          8220108                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         20105875                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.718750                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.408841                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000002                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     11371778                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      5077611                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         2000                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       185875                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7005617                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.623237                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.314911                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      3210217     45.82%     45.82% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      1493842     21.32%     67.15% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       833608     11.90%     79.05% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       283811      4.05%     83.10% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       271928      3.88%     86.98% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       113378      1.62%     88.60% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       298696      4.26%     92.86% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        88587      1.26%     94.13% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       411550      5.87%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7005617                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000002                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      11371778                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2323892                       # Number of memory references committed
system.switch_cpus0.commit.loads              1884951                       # Number of loads committed
system.switch_cpus0.commit.membars               1000                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1779029                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts          9931216                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       154874                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       411550                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            23043456                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           33620991                       # The number of ROB writes
system.switch_cpus0.timesIdled                   2133                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                  56360                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000002                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             11371778                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000002                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.778352                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.778352                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.284765                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.284765                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        62763883                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       17546700                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       18397486                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          2000                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                 7783524                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         2867497                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2334495                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       193276                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1217643                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1126003                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          293569                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         8596                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3167855                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              15672221                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            2867497                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1419572                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3290313                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles         989602                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        457662                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines          1548507                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        77997                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      7709000                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.504148                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.305064                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4418687     57.32%     57.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          178629      2.32%     59.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          230063      2.98%     62.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          347307      4.51%     67.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          337518      4.38%     71.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          256099      3.32%     74.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          151618      1.97%     76.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          229108      2.97%     79.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1559971     20.24%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      7709000                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.368406                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.013512                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3273583                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       447714                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3169595                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        25141                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        792965                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       484411                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          219                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      18739498                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1196                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        792965                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3448820                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles          94681                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles        99581                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3015460                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       257491                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      18183247                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           78                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        111497                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        80849                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     25347196                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     84673642                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     84673642                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     15694500                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps         9652656                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         3739                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         2086                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           735648                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1687652                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       889258                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        17474                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       324921                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          16891637                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3587                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         13579368                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        25951                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      5527651                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     16834822                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          519                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      7709000                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.761495                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.894656                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      2655453     34.45%     34.45% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1703853     22.10%     56.55% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1109227     14.39%     70.94% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       745451      9.67%     80.61% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       696993      9.04%     89.65% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       373233      4.84%     94.49% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       275150      3.57%     98.06% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        81449      1.06%     99.12% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        68191      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      7709000                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          66607     69.53%     69.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     69.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     69.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     69.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     69.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     69.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     69.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     69.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     69.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     69.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     69.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     69.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     69.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     69.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     69.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     69.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     69.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     69.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     69.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     69.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     69.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     69.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     69.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     69.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     69.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     69.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     69.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     69.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         13654     14.25%     83.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        15532     16.21%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     11301639     83.23%     83.23% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       191718      1.41%     84.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1533      0.01%     84.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1342209      9.88%     94.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       742269      5.47%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      13579368                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.744630                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt              95793                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.007054                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     34989476                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     22422960                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     13194361                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      13675161                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        45840                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       651992                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          229                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation           89                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       225492                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        792965                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          54995                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         9194                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     16895224                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       116381                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1687652                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       889258                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         2053                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          6998                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents           89                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       117792                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       108981                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       226773                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     13316323                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1261826                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       263041                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             1988032                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         1864964                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            726206                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.710835                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              13197989                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             13194361                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          8475491                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         23800401                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.695165                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.356107                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts      9191663                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     11297090                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      5598175                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3068                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       196158                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      6916035                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.633463                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.150274                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      2647723     38.28%     38.28% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      1998995     28.90%     67.19% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       734019     10.61%     77.80% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       419573      6.07%     83.87% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       351555      5.08%     88.95% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       178972      2.59%     91.54% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       168861      2.44%     93.98% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        73604      1.06%     95.04% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       342733      4.96%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      6916035                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts      9191663                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      11297090                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1699423                       # Number of memory references committed
system.switch_cpus1.commit.loads              1035657                       # Number of loads committed
system.switch_cpus1.commit.membars               1534                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1620364                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         10182729                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       230533                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       342733                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            23468567                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           34583972                       # The number of ROB writes
system.switch_cpus1.timesIdled                   2841                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                  74524                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts            9191663                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             11297090                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total      9191663                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.846803                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.846803                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.180913                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.180913                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        59920077                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       18229942                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       17307923                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3068                       # number of misc regfile writes
system.l2.replacements                            807                       # number of replacements
system.l2.tagsinuse                      131071.897683                       # Cycle average of tags in use
system.l2.total_refs                           959717                       # Total number of references to valid blocks.
system.l2.sampled_refs                         131879                       # Sample count of references to valid blocks.
system.l2.avg_refs                           7.277254                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks         81338.484591                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     13.916481                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data    269.939260                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     12.969284                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data    154.297970                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.inst                   203                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data          21306.650457                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.inst                     1                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data          27771.639640                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.620563                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000106                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.002059                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000099                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.001177                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.inst             0.001549                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.162557                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.inst             0.000008                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.211881                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999999                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data         4541                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data         4481                       # number of ReadReq hits
system.l2.ReadReq_hits::total                    9023                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             4585                       # number of Writeback hits
system.l2.Writeback_hits::total                  4585                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data         4541                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         4481                       # number of demand (read+write) hits
system.l2.demand_hits::total                     9023                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data         4541                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         4481                       # number of overall hits
system.l2.overall_hits::total                    9023                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data          479                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data          300                       # number of ReadReq misses
system.l2.ReadReq_misses::total                   806                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus1.data            1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   1                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data          479                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data          301                       # number of demand (read+write) misses
system.l2.demand_misses::total                    807                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data          479                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data          301                       # number of overall misses
system.l2.overall_misses::total                   807                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst       743135                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data     29046232                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst       915982                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data     17676410                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total        48381759                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus1.data        82274                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total         82274                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst       743135                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data     29046232                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst       915982                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data     17758684                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         48464033                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst       743135                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data     29046232                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst       915982                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data     17758684                       # number of overall miss cycles
system.l2.overall_miss_latency::total        48464033                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           15                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data         5020                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data         4781                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total                9829                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         4585                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              4585                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data            1                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                 1                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           15                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data         5020                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         4782                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 9830                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           15                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data         5020                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         4782                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                9830                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.933333                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.095418                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.062748                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.082002                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.933333                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.095418                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.062944                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.082096                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.933333                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.095418                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.062944                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.082096                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 53081.071429                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 60639.315240                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 70460.153846                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 58921.366667                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 60026.996278                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus1.data        82274                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total        82274                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 53081.071429                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 60639.315240                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 70460.153846                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 58998.950166                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 60054.563817                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 53081.071429                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 60639.315240                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 70460.153846                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 58998.950166                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 60054.563817                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                  790                       # number of writebacks
system.l2.writebacks::total                       790                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data          479                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data          300                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total              806                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus1.data            1                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              1                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data          479                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data          301                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total               807                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data          479                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data          301                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total              807                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst       661112                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data     26263541                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst       841287                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data     15935385                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total     43701325                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus1.data        76729                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total        76729                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst       661112                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data     26263541                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst       841287                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data     16012114                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     43778054                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst       661112                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data     26263541                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst       841287                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data     16012114                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     43778054                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.933333                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.095418                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.062748                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.082002                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus1.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.933333                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.095418                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.062944                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.082096                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.933333                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.095418                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.062944                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.082096                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 47222.285714                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 54829.939457                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 64714.384615                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 53117.950000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 54220.006203                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data        76729                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total        76729                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 47222.285714                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 54829.939457                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 64714.384615                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 53196.392027                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 54247.898389                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 47222.285714                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 54829.939457                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 64714.384615                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 53196.392027                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 54247.898389                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               541.913072                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001699365                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   542                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1848153.809963                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    14.913072                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          527                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.023899                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.844551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.868450                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1667251                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1667251                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1667251                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1667251                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1667251                       # number of overall hits
system.cpu0.icache.overall_hits::total        1667251                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           15                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           15                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           15                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            15                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           15                       # number of overall misses
system.cpu0.icache.overall_misses::total           15                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst       844396                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total       844396                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst       844396                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total       844396                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst       844396                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total       844396                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1667266                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1667266                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1667266                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1667266                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1667266                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1667266                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000009                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000009                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000009                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000009                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000009                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000009                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 56293.066667                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 56293.066667                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 56293.066667                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 56293.066667                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 56293.066667                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 56293.066667                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           15                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           15                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           15                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst       791356                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total       791356                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst       791356                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total       791356                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst       791356                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total       791356                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000009                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000009                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000009                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000009                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 52757.066667                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 52757.066667                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 52757.066667                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 52757.066667                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 52757.066667                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 52757.066667                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  5020                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               223937950                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  5276                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              42444.645565                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   198.855761                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    57.144239                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.776780                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.223220                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      2069593                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        2069593                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       436940                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        436940                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1001                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1001                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1000                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1000                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      2506533                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         2506533                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      2506533                       # number of overall hits
system.cpu0.dcache.overall_hits::total        2506533                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        12139                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        12139                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        12139                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         12139                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        12139                       # number of overall misses
system.cpu0.dcache.overall_misses::total        12139                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data    341031745                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    341031745                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data    341031745                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    341031745                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data    341031745                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    341031745                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      2081732                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      2081732                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       436940                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       436940                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1001                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1001                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1000                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1000                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      2518672                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      2518672                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      2518672                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      2518672                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.005831                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.005831                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.004820                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.004820                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.004820                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.004820                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 28093.891177                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 28093.891177                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 28093.891177                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 28093.891177                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 28093.891177                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 28093.891177                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         2162                       # number of writebacks
system.cpu0.dcache.writebacks::total             2162                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data         7119                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         7119                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data         7119                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         7119                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data         7119                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         7119                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         5020                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         5020                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         5020                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         5020                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         5020                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         5020                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data     61360832                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total     61360832                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data     61360832                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total     61360832                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data     61360832                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total     61360832                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002411                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002411                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.001993                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.001993                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.001993                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.001993                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 12223.273307                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 12223.273307                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 12223.273307                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 12223.273307                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 12223.273307                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 12223.273307                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               495.969260                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1086601684                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2190729.201613                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.969260                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          483                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020784                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.774038                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.794823                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1548489                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1548489                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1548489                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1548489                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1548489                       # number of overall hits
system.cpu1.icache.overall_hits::total        1548489                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           18                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           18                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           18                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            18                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           18                       # number of overall misses
system.cpu1.icache.overall_misses::total           18                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      1130495                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      1130495                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      1130495                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      1130495                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      1130495                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      1130495                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1548507                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1548507                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1548507                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1548507                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1548507                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1548507                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000012                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000012                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000012                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000012                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000012                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000012                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 62805.277778                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 62805.277778                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 62805.277778                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 62805.277778                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 62805.277778                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 62805.277778                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            5                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            5                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            5                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst       929652                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total       929652                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst       929652                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total       929652                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst       929652                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total       929652                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000008                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000008                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000008                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000008                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 71511.692308                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 71511.692308                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 71511.692308                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 71511.692308                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 71511.692308                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 71511.692308                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  4782                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               170705229                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  5038                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              33883.530965                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   226.301518                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    29.698482                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.883990                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.116010                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data       960549                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         960549                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       660350                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        660350                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1617                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1617                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1534                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1534                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1620899                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1620899                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1620899                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1620899                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        12193                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        12193                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          264                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          264                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        12457                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         12457                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        12457                       # number of overall misses
system.cpu1.dcache.overall_misses::total        12457                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    312753044                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    312753044                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data     16738100                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     16738100                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    329491144                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    329491144                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    329491144                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    329491144                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data       972742                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       972742                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       660614                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       660614                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1617                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1617                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1534                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1534                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1633356                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1633356                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1633356                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1633356                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.012535                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.012535                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000400                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000400                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.007627                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.007627                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.007627                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.007627                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 25650.212745                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 25650.212745                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 63401.893939                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 63401.893939                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 26450.280485                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 26450.280485                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 26450.280485                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 26450.280485                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         2423                       # number of writebacks
system.cpu1.dcache.writebacks::total             2423                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         7412                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         7412                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          263                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          263                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         7675                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         7675                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         7675                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         7675                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         4781                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         4781                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data            1                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total            1                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         4782                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         4782                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         4782                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         4782                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data     56173701                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total     56173701                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data        83274                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total        83274                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data     56256975                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total     56256975                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data     56256975                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total     56256975                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.004915                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.004915                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000002                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002928                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002928                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002928                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002928                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 11749.362267                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 11749.362267                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data        83274                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total        83274                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 11764.319322                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 11764.319322                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 11764.319322                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 11764.319322                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
