
AMS_Firmware.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000184  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000df64  08000188  08000188  00010188  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000007d4  0800e0f0  0800e0f0  0001e0f0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800e8c4  0800e8c4  00020390  2**0
                  CONTENTS
  4 .ARM          00000008  0800e8c4  0800e8c4  0001e8c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800e8cc  0800e8cc  00020390  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800e8cc  0800e8cc  0001e8cc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800e8d0  0800e8d0  0001e8d0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000390  20000000  0800e8d4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001a70  20000390  0800ec64  00020390  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20001e00  0800ec64  00021e00  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020390  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  000203b9  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001a5b1  00000000  00000000  000203fc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00004a61  00000000  00000000  0003a9ad  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001750  00000000  00000000  0003f410  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000011b4  00000000  00000000  00040b60  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0002400b  00000000  00000000  00041d14  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001e537  00000000  00000000  00065d1f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000c55d2  00000000  00000000  00084256  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00007120  00000000  00000000  00149828  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006f  00000000  00000000  00150948  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000390 	.word	0x20000390
 80001a4:	00000000 	.word	0x00000000
 80001a8:	0800e0d4 	.word	0x0800e0d4

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000394 	.word	0x20000394
 80001c4:	0800e0d4 	.word	0x0800e0d4

080001c8 <strlen>:
 80001c8:	4603      	mov	r3, r0
 80001ca:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001ce:	2a00      	cmp	r2, #0
 80001d0:	d1fb      	bne.n	80001ca <strlen+0x2>
 80001d2:	1a18      	subs	r0, r3, r0
 80001d4:	3801      	subs	r0, #1
 80001d6:	4770      	bx	lr

080001d8 <__aeabi_drsub>:
 80001d8:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80001dc:	e002      	b.n	80001e4 <__adddf3>
 80001de:	bf00      	nop

080001e0 <__aeabi_dsub>:
 80001e0:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080001e4 <__adddf3>:
 80001e4:	b530      	push	{r4, r5, lr}
 80001e6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001ea:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001ee:	ea94 0f05 	teq	r4, r5
 80001f2:	bf08      	it	eq
 80001f4:	ea90 0f02 	teqeq	r0, r2
 80001f8:	bf1f      	itttt	ne
 80001fa:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001fe:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000202:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000206:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800020a:	f000 80e2 	beq.w	80003d2 <__adddf3+0x1ee>
 800020e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000212:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000216:	bfb8      	it	lt
 8000218:	426d      	neglt	r5, r5
 800021a:	dd0c      	ble.n	8000236 <__adddf3+0x52>
 800021c:	442c      	add	r4, r5
 800021e:	ea80 0202 	eor.w	r2, r0, r2
 8000222:	ea81 0303 	eor.w	r3, r1, r3
 8000226:	ea82 0000 	eor.w	r0, r2, r0
 800022a:	ea83 0101 	eor.w	r1, r3, r1
 800022e:	ea80 0202 	eor.w	r2, r0, r2
 8000232:	ea81 0303 	eor.w	r3, r1, r3
 8000236:	2d36      	cmp	r5, #54	; 0x36
 8000238:	bf88      	it	hi
 800023a:	bd30      	pophi	{r4, r5, pc}
 800023c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000240:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000244:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000248:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800024c:	d002      	beq.n	8000254 <__adddf3+0x70>
 800024e:	4240      	negs	r0, r0
 8000250:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000254:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000258:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800025c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000260:	d002      	beq.n	8000268 <__adddf3+0x84>
 8000262:	4252      	negs	r2, r2
 8000264:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000268:	ea94 0f05 	teq	r4, r5
 800026c:	f000 80a7 	beq.w	80003be <__adddf3+0x1da>
 8000270:	f1a4 0401 	sub.w	r4, r4, #1
 8000274:	f1d5 0e20 	rsbs	lr, r5, #32
 8000278:	db0d      	blt.n	8000296 <__adddf3+0xb2>
 800027a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800027e:	fa22 f205 	lsr.w	r2, r2, r5
 8000282:	1880      	adds	r0, r0, r2
 8000284:	f141 0100 	adc.w	r1, r1, #0
 8000288:	fa03 f20e 	lsl.w	r2, r3, lr
 800028c:	1880      	adds	r0, r0, r2
 800028e:	fa43 f305 	asr.w	r3, r3, r5
 8000292:	4159      	adcs	r1, r3
 8000294:	e00e      	b.n	80002b4 <__adddf3+0xd0>
 8000296:	f1a5 0520 	sub.w	r5, r5, #32
 800029a:	f10e 0e20 	add.w	lr, lr, #32
 800029e:	2a01      	cmp	r2, #1
 80002a0:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002a4:	bf28      	it	cs
 80002a6:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002aa:	fa43 f305 	asr.w	r3, r3, r5
 80002ae:	18c0      	adds	r0, r0, r3
 80002b0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002b4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002b8:	d507      	bpl.n	80002ca <__adddf3+0xe6>
 80002ba:	f04f 0e00 	mov.w	lr, #0
 80002be:	f1dc 0c00 	rsbs	ip, ip, #0
 80002c2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002c6:	eb6e 0101 	sbc.w	r1, lr, r1
 80002ca:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80002ce:	d31b      	bcc.n	8000308 <__adddf3+0x124>
 80002d0:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80002d4:	d30c      	bcc.n	80002f0 <__adddf3+0x10c>
 80002d6:	0849      	lsrs	r1, r1, #1
 80002d8:	ea5f 0030 	movs.w	r0, r0, rrx
 80002dc:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002e0:	f104 0401 	add.w	r4, r4, #1
 80002e4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002e8:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80002ec:	f080 809a 	bcs.w	8000424 <__adddf3+0x240>
 80002f0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80002f4:	bf08      	it	eq
 80002f6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002fa:	f150 0000 	adcs.w	r0, r0, #0
 80002fe:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000302:	ea41 0105 	orr.w	r1, r1, r5
 8000306:	bd30      	pop	{r4, r5, pc}
 8000308:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800030c:	4140      	adcs	r0, r0
 800030e:	eb41 0101 	adc.w	r1, r1, r1
 8000312:	3c01      	subs	r4, #1
 8000314:	bf28      	it	cs
 8000316:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 800031a:	d2e9      	bcs.n	80002f0 <__adddf3+0x10c>
 800031c:	f091 0f00 	teq	r1, #0
 8000320:	bf04      	itt	eq
 8000322:	4601      	moveq	r1, r0
 8000324:	2000      	moveq	r0, #0
 8000326:	fab1 f381 	clz	r3, r1
 800032a:	bf08      	it	eq
 800032c:	3320      	addeq	r3, #32
 800032e:	f1a3 030b 	sub.w	r3, r3, #11
 8000332:	f1b3 0220 	subs.w	r2, r3, #32
 8000336:	da0c      	bge.n	8000352 <__adddf3+0x16e>
 8000338:	320c      	adds	r2, #12
 800033a:	dd08      	ble.n	800034e <__adddf3+0x16a>
 800033c:	f102 0c14 	add.w	ip, r2, #20
 8000340:	f1c2 020c 	rsb	r2, r2, #12
 8000344:	fa01 f00c 	lsl.w	r0, r1, ip
 8000348:	fa21 f102 	lsr.w	r1, r1, r2
 800034c:	e00c      	b.n	8000368 <__adddf3+0x184>
 800034e:	f102 0214 	add.w	r2, r2, #20
 8000352:	bfd8      	it	le
 8000354:	f1c2 0c20 	rsble	ip, r2, #32
 8000358:	fa01 f102 	lsl.w	r1, r1, r2
 800035c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000360:	bfdc      	itt	le
 8000362:	ea41 010c 	orrle.w	r1, r1, ip
 8000366:	4090      	lslle	r0, r2
 8000368:	1ae4      	subs	r4, r4, r3
 800036a:	bfa2      	ittt	ge
 800036c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000370:	4329      	orrge	r1, r5
 8000372:	bd30      	popge	{r4, r5, pc}
 8000374:	ea6f 0404 	mvn.w	r4, r4
 8000378:	3c1f      	subs	r4, #31
 800037a:	da1c      	bge.n	80003b6 <__adddf3+0x1d2>
 800037c:	340c      	adds	r4, #12
 800037e:	dc0e      	bgt.n	800039e <__adddf3+0x1ba>
 8000380:	f104 0414 	add.w	r4, r4, #20
 8000384:	f1c4 0220 	rsb	r2, r4, #32
 8000388:	fa20 f004 	lsr.w	r0, r0, r4
 800038c:	fa01 f302 	lsl.w	r3, r1, r2
 8000390:	ea40 0003 	orr.w	r0, r0, r3
 8000394:	fa21 f304 	lsr.w	r3, r1, r4
 8000398:	ea45 0103 	orr.w	r1, r5, r3
 800039c:	bd30      	pop	{r4, r5, pc}
 800039e:	f1c4 040c 	rsb	r4, r4, #12
 80003a2:	f1c4 0220 	rsb	r2, r4, #32
 80003a6:	fa20 f002 	lsr.w	r0, r0, r2
 80003aa:	fa01 f304 	lsl.w	r3, r1, r4
 80003ae:	ea40 0003 	orr.w	r0, r0, r3
 80003b2:	4629      	mov	r1, r5
 80003b4:	bd30      	pop	{r4, r5, pc}
 80003b6:	fa21 f004 	lsr.w	r0, r1, r4
 80003ba:	4629      	mov	r1, r5
 80003bc:	bd30      	pop	{r4, r5, pc}
 80003be:	f094 0f00 	teq	r4, #0
 80003c2:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003c6:	bf06      	itte	eq
 80003c8:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80003cc:	3401      	addeq	r4, #1
 80003ce:	3d01      	subne	r5, #1
 80003d0:	e74e      	b.n	8000270 <__adddf3+0x8c>
 80003d2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003d6:	bf18      	it	ne
 80003d8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003dc:	d029      	beq.n	8000432 <__adddf3+0x24e>
 80003de:	ea94 0f05 	teq	r4, r5
 80003e2:	bf08      	it	eq
 80003e4:	ea90 0f02 	teqeq	r0, r2
 80003e8:	d005      	beq.n	80003f6 <__adddf3+0x212>
 80003ea:	ea54 0c00 	orrs.w	ip, r4, r0
 80003ee:	bf04      	itt	eq
 80003f0:	4619      	moveq	r1, r3
 80003f2:	4610      	moveq	r0, r2
 80003f4:	bd30      	pop	{r4, r5, pc}
 80003f6:	ea91 0f03 	teq	r1, r3
 80003fa:	bf1e      	ittt	ne
 80003fc:	2100      	movne	r1, #0
 80003fe:	2000      	movne	r0, #0
 8000400:	bd30      	popne	{r4, r5, pc}
 8000402:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000406:	d105      	bne.n	8000414 <__adddf3+0x230>
 8000408:	0040      	lsls	r0, r0, #1
 800040a:	4149      	adcs	r1, r1
 800040c:	bf28      	it	cs
 800040e:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000412:	bd30      	pop	{r4, r5, pc}
 8000414:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000418:	bf3c      	itt	cc
 800041a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800041e:	bd30      	popcc	{r4, r5, pc}
 8000420:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000424:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000428:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800042c:	f04f 0000 	mov.w	r0, #0
 8000430:	bd30      	pop	{r4, r5, pc}
 8000432:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000436:	bf1a      	itte	ne
 8000438:	4619      	movne	r1, r3
 800043a:	4610      	movne	r0, r2
 800043c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000440:	bf1c      	itt	ne
 8000442:	460b      	movne	r3, r1
 8000444:	4602      	movne	r2, r0
 8000446:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800044a:	bf06      	itte	eq
 800044c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000450:	ea91 0f03 	teqeq	r1, r3
 8000454:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000458:	bd30      	pop	{r4, r5, pc}
 800045a:	bf00      	nop

0800045c <__aeabi_ui2d>:
 800045c:	f090 0f00 	teq	r0, #0
 8000460:	bf04      	itt	eq
 8000462:	2100      	moveq	r1, #0
 8000464:	4770      	bxeq	lr
 8000466:	b530      	push	{r4, r5, lr}
 8000468:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800046c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000470:	f04f 0500 	mov.w	r5, #0
 8000474:	f04f 0100 	mov.w	r1, #0
 8000478:	e750      	b.n	800031c <__adddf3+0x138>
 800047a:	bf00      	nop

0800047c <__aeabi_i2d>:
 800047c:	f090 0f00 	teq	r0, #0
 8000480:	bf04      	itt	eq
 8000482:	2100      	moveq	r1, #0
 8000484:	4770      	bxeq	lr
 8000486:	b530      	push	{r4, r5, lr}
 8000488:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800048c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000490:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000494:	bf48      	it	mi
 8000496:	4240      	negmi	r0, r0
 8000498:	f04f 0100 	mov.w	r1, #0
 800049c:	e73e      	b.n	800031c <__adddf3+0x138>
 800049e:	bf00      	nop

080004a0 <__aeabi_f2d>:
 80004a0:	0042      	lsls	r2, r0, #1
 80004a2:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004a6:	ea4f 0131 	mov.w	r1, r1, rrx
 80004aa:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004ae:	bf1f      	itttt	ne
 80004b0:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004b4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004b8:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004bc:	4770      	bxne	lr
 80004be:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80004c2:	bf08      	it	eq
 80004c4:	4770      	bxeq	lr
 80004c6:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80004ca:	bf04      	itt	eq
 80004cc:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80004d0:	4770      	bxeq	lr
 80004d2:	b530      	push	{r4, r5, lr}
 80004d4:	f44f 7460 	mov.w	r4, #896	; 0x380
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80004e0:	e71c      	b.n	800031c <__adddf3+0x138>
 80004e2:	bf00      	nop

080004e4 <__aeabi_ul2d>:
 80004e4:	ea50 0201 	orrs.w	r2, r0, r1
 80004e8:	bf08      	it	eq
 80004ea:	4770      	bxeq	lr
 80004ec:	b530      	push	{r4, r5, lr}
 80004ee:	f04f 0500 	mov.w	r5, #0
 80004f2:	e00a      	b.n	800050a <__aeabi_l2d+0x16>

080004f4 <__aeabi_l2d>:
 80004f4:	ea50 0201 	orrs.w	r2, r0, r1
 80004f8:	bf08      	it	eq
 80004fa:	4770      	bxeq	lr
 80004fc:	b530      	push	{r4, r5, lr}
 80004fe:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8000502:	d502      	bpl.n	800050a <__aeabi_l2d+0x16>
 8000504:	4240      	negs	r0, r0
 8000506:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800050a:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800050e:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000512:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000516:	f43f aed8 	beq.w	80002ca <__adddf3+0xe6>
 800051a:	f04f 0203 	mov.w	r2, #3
 800051e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000522:	bf18      	it	ne
 8000524:	3203      	addne	r2, #3
 8000526:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800052a:	bf18      	it	ne
 800052c:	3203      	addne	r2, #3
 800052e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000532:	f1c2 0320 	rsb	r3, r2, #32
 8000536:	fa00 fc03 	lsl.w	ip, r0, r3
 800053a:	fa20 f002 	lsr.w	r0, r0, r2
 800053e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000542:	ea40 000e 	orr.w	r0, r0, lr
 8000546:	fa21 f102 	lsr.w	r1, r1, r2
 800054a:	4414      	add	r4, r2
 800054c:	e6bd      	b.n	80002ca <__adddf3+0xe6>
 800054e:	bf00      	nop

08000550 <__aeabi_dmul>:
 8000550:	b570      	push	{r4, r5, r6, lr}
 8000552:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000556:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800055a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800055e:	bf1d      	ittte	ne
 8000560:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000564:	ea94 0f0c 	teqne	r4, ip
 8000568:	ea95 0f0c 	teqne	r5, ip
 800056c:	f000 f8de 	bleq	800072c <__aeabi_dmul+0x1dc>
 8000570:	442c      	add	r4, r5
 8000572:	ea81 0603 	eor.w	r6, r1, r3
 8000576:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800057a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800057e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000582:	bf18      	it	ne
 8000584:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000588:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800058c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000590:	d038      	beq.n	8000604 <__aeabi_dmul+0xb4>
 8000592:	fba0 ce02 	umull	ip, lr, r0, r2
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800059e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80005a2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005a6:	f04f 0600 	mov.w	r6, #0
 80005aa:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005ae:	f09c 0f00 	teq	ip, #0
 80005b2:	bf18      	it	ne
 80005b4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005b8:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005bc:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80005c0:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80005c4:	d204      	bcs.n	80005d0 <__aeabi_dmul+0x80>
 80005c6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005ca:	416d      	adcs	r5, r5
 80005cc:	eb46 0606 	adc.w	r6, r6, r6
 80005d0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005d4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005d8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005dc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005e0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005e4:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80005e8:	bf88      	it	hi
 80005ea:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80005ee:	d81e      	bhi.n	800062e <__aeabi_dmul+0xde>
 80005f0:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80005f4:	bf08      	it	eq
 80005f6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005fa:	f150 0000 	adcs.w	r0, r0, #0
 80005fe:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000602:	bd70      	pop	{r4, r5, r6, pc}
 8000604:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000608:	ea46 0101 	orr.w	r1, r6, r1
 800060c:	ea40 0002 	orr.w	r0, r0, r2
 8000610:	ea81 0103 	eor.w	r1, r1, r3
 8000614:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000618:	bfc2      	ittt	gt
 800061a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800061e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000622:	bd70      	popgt	{r4, r5, r6, pc}
 8000624:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000628:	f04f 0e00 	mov.w	lr, #0
 800062c:	3c01      	subs	r4, #1
 800062e:	f300 80ab 	bgt.w	8000788 <__aeabi_dmul+0x238>
 8000632:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000636:	bfde      	ittt	le
 8000638:	2000      	movle	r0, #0
 800063a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800063e:	bd70      	pople	{r4, r5, r6, pc}
 8000640:	f1c4 0400 	rsb	r4, r4, #0
 8000644:	3c20      	subs	r4, #32
 8000646:	da35      	bge.n	80006b4 <__aeabi_dmul+0x164>
 8000648:	340c      	adds	r4, #12
 800064a:	dc1b      	bgt.n	8000684 <__aeabi_dmul+0x134>
 800064c:	f104 0414 	add.w	r4, r4, #20
 8000650:	f1c4 0520 	rsb	r5, r4, #32
 8000654:	fa00 f305 	lsl.w	r3, r0, r5
 8000658:	fa20 f004 	lsr.w	r0, r0, r4
 800065c:	fa01 f205 	lsl.w	r2, r1, r5
 8000660:	ea40 0002 	orr.w	r0, r0, r2
 8000664:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000668:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800066c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000670:	fa21 f604 	lsr.w	r6, r1, r4
 8000674:	eb42 0106 	adc.w	r1, r2, r6
 8000678:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800067c:	bf08      	it	eq
 800067e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000682:	bd70      	pop	{r4, r5, r6, pc}
 8000684:	f1c4 040c 	rsb	r4, r4, #12
 8000688:	f1c4 0520 	rsb	r5, r4, #32
 800068c:	fa00 f304 	lsl.w	r3, r0, r4
 8000690:	fa20 f005 	lsr.w	r0, r0, r5
 8000694:	fa01 f204 	lsl.w	r2, r1, r4
 8000698:	ea40 0002 	orr.w	r0, r0, r2
 800069c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006a0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006a4:	f141 0100 	adc.w	r1, r1, #0
 80006a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006ac:	bf08      	it	eq
 80006ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006b2:	bd70      	pop	{r4, r5, r6, pc}
 80006b4:	f1c4 0520 	rsb	r5, r4, #32
 80006b8:	fa00 f205 	lsl.w	r2, r0, r5
 80006bc:	ea4e 0e02 	orr.w	lr, lr, r2
 80006c0:	fa20 f304 	lsr.w	r3, r0, r4
 80006c4:	fa01 f205 	lsl.w	r2, r1, r5
 80006c8:	ea43 0302 	orr.w	r3, r3, r2
 80006cc:	fa21 f004 	lsr.w	r0, r1, r4
 80006d0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d4:	fa21 f204 	lsr.w	r2, r1, r4
 80006d8:	ea20 0002 	bic.w	r0, r0, r2
 80006dc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006e0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006e4:	bf08      	it	eq
 80006e6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f094 0f00 	teq	r4, #0
 80006f0:	d10f      	bne.n	8000712 <__aeabi_dmul+0x1c2>
 80006f2:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80006f6:	0040      	lsls	r0, r0, #1
 80006f8:	eb41 0101 	adc.w	r1, r1, r1
 80006fc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000700:	bf08      	it	eq
 8000702:	3c01      	subeq	r4, #1
 8000704:	d0f7      	beq.n	80006f6 <__aeabi_dmul+0x1a6>
 8000706:	ea41 0106 	orr.w	r1, r1, r6
 800070a:	f095 0f00 	teq	r5, #0
 800070e:	bf18      	it	ne
 8000710:	4770      	bxne	lr
 8000712:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000716:	0052      	lsls	r2, r2, #1
 8000718:	eb43 0303 	adc.w	r3, r3, r3
 800071c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000720:	bf08      	it	eq
 8000722:	3d01      	subeq	r5, #1
 8000724:	d0f7      	beq.n	8000716 <__aeabi_dmul+0x1c6>
 8000726:	ea43 0306 	orr.w	r3, r3, r6
 800072a:	4770      	bx	lr
 800072c:	ea94 0f0c 	teq	r4, ip
 8000730:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000734:	bf18      	it	ne
 8000736:	ea95 0f0c 	teqne	r5, ip
 800073a:	d00c      	beq.n	8000756 <__aeabi_dmul+0x206>
 800073c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000740:	bf18      	it	ne
 8000742:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000746:	d1d1      	bne.n	80006ec <__aeabi_dmul+0x19c>
 8000748:	ea81 0103 	eor.w	r1, r1, r3
 800074c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000750:	f04f 0000 	mov.w	r0, #0
 8000754:	bd70      	pop	{r4, r5, r6, pc}
 8000756:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800075a:	bf06      	itte	eq
 800075c:	4610      	moveq	r0, r2
 800075e:	4619      	moveq	r1, r3
 8000760:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000764:	d019      	beq.n	800079a <__aeabi_dmul+0x24a>
 8000766:	ea94 0f0c 	teq	r4, ip
 800076a:	d102      	bne.n	8000772 <__aeabi_dmul+0x222>
 800076c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000770:	d113      	bne.n	800079a <__aeabi_dmul+0x24a>
 8000772:	ea95 0f0c 	teq	r5, ip
 8000776:	d105      	bne.n	8000784 <__aeabi_dmul+0x234>
 8000778:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800077c:	bf1c      	itt	ne
 800077e:	4610      	movne	r0, r2
 8000780:	4619      	movne	r1, r3
 8000782:	d10a      	bne.n	800079a <__aeabi_dmul+0x24a>
 8000784:	ea81 0103 	eor.w	r1, r1, r3
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000790:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000794:	f04f 0000 	mov.w	r0, #0
 8000798:	bd70      	pop	{r4, r5, r6, pc}
 800079a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800079e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80007a2:	bd70      	pop	{r4, r5, r6, pc}

080007a4 <__aeabi_ddiv>:
 80007a4:	b570      	push	{r4, r5, r6, lr}
 80007a6:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80007aa:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80007ae:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007b2:	bf1d      	ittte	ne
 80007b4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007b8:	ea94 0f0c 	teqne	r4, ip
 80007bc:	ea95 0f0c 	teqne	r5, ip
 80007c0:	f000 f8a7 	bleq	8000912 <__aeabi_ddiv+0x16e>
 80007c4:	eba4 0405 	sub.w	r4, r4, r5
 80007c8:	ea81 0e03 	eor.w	lr, r1, r3
 80007cc:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007d0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007d4:	f000 8088 	beq.w	80008e8 <__aeabi_ddiv+0x144>
 80007d8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007dc:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80007e0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007e4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007e8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007ec:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007f0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007f4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007f8:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80007fc:	429d      	cmp	r5, r3
 80007fe:	bf08      	it	eq
 8000800:	4296      	cmpeq	r6, r2
 8000802:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 8000806:	f504 7440 	add.w	r4, r4, #768	; 0x300
 800080a:	d202      	bcs.n	8000812 <__aeabi_ddiv+0x6e>
 800080c:	085b      	lsrs	r3, r3, #1
 800080e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000812:	1ab6      	subs	r6, r6, r2
 8000814:	eb65 0503 	sbc.w	r5, r5, r3
 8000818:	085b      	lsrs	r3, r3, #1
 800081a:	ea4f 0232 	mov.w	r2, r2, rrx
 800081e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000822:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000826:	ebb6 0e02 	subs.w	lr, r6, r2
 800082a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800082e:	bf22      	ittt	cs
 8000830:	1ab6      	subcs	r6, r6, r2
 8000832:	4675      	movcs	r5, lr
 8000834:	ea40 000c 	orrcs.w	r0, r0, ip
 8000838:	085b      	lsrs	r3, r3, #1
 800083a:	ea4f 0232 	mov.w	r2, r2, rrx
 800083e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000842:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000846:	bf22      	ittt	cs
 8000848:	1ab6      	subcs	r6, r6, r2
 800084a:	4675      	movcs	r5, lr
 800084c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000850:	085b      	lsrs	r3, r3, #1
 8000852:	ea4f 0232 	mov.w	r2, r2, rrx
 8000856:	ebb6 0e02 	subs.w	lr, r6, r2
 800085a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800085e:	bf22      	ittt	cs
 8000860:	1ab6      	subcs	r6, r6, r2
 8000862:	4675      	movcs	r5, lr
 8000864:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000868:	085b      	lsrs	r3, r3, #1
 800086a:	ea4f 0232 	mov.w	r2, r2, rrx
 800086e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000872:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000876:	bf22      	ittt	cs
 8000878:	1ab6      	subcs	r6, r6, r2
 800087a:	4675      	movcs	r5, lr
 800087c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000880:	ea55 0e06 	orrs.w	lr, r5, r6
 8000884:	d018      	beq.n	80008b8 <__aeabi_ddiv+0x114>
 8000886:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800088a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800088e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000892:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000896:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800089a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800089e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008a2:	d1c0      	bne.n	8000826 <__aeabi_ddiv+0x82>
 80008a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008a8:	d10b      	bne.n	80008c2 <__aeabi_ddiv+0x11e>
 80008aa:	ea41 0100 	orr.w	r1, r1, r0
 80008ae:	f04f 0000 	mov.w	r0, #0
 80008b2:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008b6:	e7b6      	b.n	8000826 <__aeabi_ddiv+0x82>
 80008b8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008bc:	bf04      	itt	eq
 80008be:	4301      	orreq	r1, r0
 80008c0:	2000      	moveq	r0, #0
 80008c2:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80008c6:	bf88      	it	hi
 80008c8:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80008cc:	f63f aeaf 	bhi.w	800062e <__aeabi_dmul+0xde>
 80008d0:	ebb5 0c03 	subs.w	ip, r5, r3
 80008d4:	bf04      	itt	eq
 80008d6:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008da:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008de:	f150 0000 	adcs.w	r0, r0, #0
 80008e2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008e6:	bd70      	pop	{r4, r5, r6, pc}
 80008e8:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80008ec:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008f0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008f4:	bfc2      	ittt	gt
 80008f6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008fa:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008fe:	bd70      	popgt	{r4, r5, r6, pc}
 8000900:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000904:	f04f 0e00 	mov.w	lr, #0
 8000908:	3c01      	subs	r4, #1
 800090a:	e690      	b.n	800062e <__aeabi_dmul+0xde>
 800090c:	ea45 0e06 	orr.w	lr, r5, r6
 8000910:	e68d      	b.n	800062e <__aeabi_dmul+0xde>
 8000912:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000916:	ea94 0f0c 	teq	r4, ip
 800091a:	bf08      	it	eq
 800091c:	ea95 0f0c 	teqeq	r5, ip
 8000920:	f43f af3b 	beq.w	800079a <__aeabi_dmul+0x24a>
 8000924:	ea94 0f0c 	teq	r4, ip
 8000928:	d10a      	bne.n	8000940 <__aeabi_ddiv+0x19c>
 800092a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800092e:	f47f af34 	bne.w	800079a <__aeabi_dmul+0x24a>
 8000932:	ea95 0f0c 	teq	r5, ip
 8000936:	f47f af25 	bne.w	8000784 <__aeabi_dmul+0x234>
 800093a:	4610      	mov	r0, r2
 800093c:	4619      	mov	r1, r3
 800093e:	e72c      	b.n	800079a <__aeabi_dmul+0x24a>
 8000940:	ea95 0f0c 	teq	r5, ip
 8000944:	d106      	bne.n	8000954 <__aeabi_ddiv+0x1b0>
 8000946:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800094a:	f43f aefd 	beq.w	8000748 <__aeabi_dmul+0x1f8>
 800094e:	4610      	mov	r0, r2
 8000950:	4619      	mov	r1, r3
 8000952:	e722      	b.n	800079a <__aeabi_dmul+0x24a>
 8000954:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000958:	bf18      	it	ne
 800095a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800095e:	f47f aec5 	bne.w	80006ec <__aeabi_dmul+0x19c>
 8000962:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000966:	f47f af0d 	bne.w	8000784 <__aeabi_dmul+0x234>
 800096a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800096e:	f47f aeeb 	bne.w	8000748 <__aeabi_dmul+0x1f8>
 8000972:	e712      	b.n	800079a <__aeabi_dmul+0x24a>

08000974 <__gedf2>:
 8000974:	f04f 3cff 	mov.w	ip, #4294967295
 8000978:	e006      	b.n	8000988 <__cmpdf2+0x4>
 800097a:	bf00      	nop

0800097c <__ledf2>:
 800097c:	f04f 0c01 	mov.w	ip, #1
 8000980:	e002      	b.n	8000988 <__cmpdf2+0x4>
 8000982:	bf00      	nop

08000984 <__cmpdf2>:
 8000984:	f04f 0c01 	mov.w	ip, #1
 8000988:	f84d cd04 	str.w	ip, [sp, #-4]!
 800098c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000990:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000994:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000998:	bf18      	it	ne
 800099a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 800099e:	d01b      	beq.n	80009d8 <__cmpdf2+0x54>
 80009a0:	b001      	add	sp, #4
 80009a2:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80009a6:	bf0c      	ite	eq
 80009a8:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80009ac:	ea91 0f03 	teqne	r1, r3
 80009b0:	bf02      	ittt	eq
 80009b2:	ea90 0f02 	teqeq	r0, r2
 80009b6:	2000      	moveq	r0, #0
 80009b8:	4770      	bxeq	lr
 80009ba:	f110 0f00 	cmn.w	r0, #0
 80009be:	ea91 0f03 	teq	r1, r3
 80009c2:	bf58      	it	pl
 80009c4:	4299      	cmppl	r1, r3
 80009c6:	bf08      	it	eq
 80009c8:	4290      	cmpeq	r0, r2
 80009ca:	bf2c      	ite	cs
 80009cc:	17d8      	asrcs	r0, r3, #31
 80009ce:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80009d2:	f040 0001 	orr.w	r0, r0, #1
 80009d6:	4770      	bx	lr
 80009d8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009dc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009e0:	d102      	bne.n	80009e8 <__cmpdf2+0x64>
 80009e2:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80009e6:	d107      	bne.n	80009f8 <__cmpdf2+0x74>
 80009e8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009ec:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009f0:	d1d6      	bne.n	80009a0 <__cmpdf2+0x1c>
 80009f2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80009f6:	d0d3      	beq.n	80009a0 <__cmpdf2+0x1c>
 80009f8:	f85d 0b04 	ldr.w	r0, [sp], #4
 80009fc:	4770      	bx	lr
 80009fe:	bf00      	nop

08000a00 <__aeabi_cdrcmple>:
 8000a00:	4684      	mov	ip, r0
 8000a02:	4610      	mov	r0, r2
 8000a04:	4662      	mov	r2, ip
 8000a06:	468c      	mov	ip, r1
 8000a08:	4619      	mov	r1, r3
 8000a0a:	4663      	mov	r3, ip
 8000a0c:	e000      	b.n	8000a10 <__aeabi_cdcmpeq>
 8000a0e:	bf00      	nop

08000a10 <__aeabi_cdcmpeq>:
 8000a10:	b501      	push	{r0, lr}
 8000a12:	f7ff ffb7 	bl	8000984 <__cmpdf2>
 8000a16:	2800      	cmp	r0, #0
 8000a18:	bf48      	it	mi
 8000a1a:	f110 0f00 	cmnmi.w	r0, #0
 8000a1e:	bd01      	pop	{r0, pc}

08000a20 <__aeabi_dcmpeq>:
 8000a20:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a24:	f7ff fff4 	bl	8000a10 <__aeabi_cdcmpeq>
 8000a28:	bf0c      	ite	eq
 8000a2a:	2001      	moveq	r0, #1
 8000a2c:	2000      	movne	r0, #0
 8000a2e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a32:	bf00      	nop

08000a34 <__aeabi_dcmplt>:
 8000a34:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a38:	f7ff ffea 	bl	8000a10 <__aeabi_cdcmpeq>
 8000a3c:	bf34      	ite	cc
 8000a3e:	2001      	movcc	r0, #1
 8000a40:	2000      	movcs	r0, #0
 8000a42:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a46:	bf00      	nop

08000a48 <__aeabi_dcmple>:
 8000a48:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a4c:	f7ff ffe0 	bl	8000a10 <__aeabi_cdcmpeq>
 8000a50:	bf94      	ite	ls
 8000a52:	2001      	movls	r0, #1
 8000a54:	2000      	movhi	r0, #0
 8000a56:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a5a:	bf00      	nop

08000a5c <__aeabi_dcmpge>:
 8000a5c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a60:	f7ff ffce 	bl	8000a00 <__aeabi_cdrcmple>
 8000a64:	bf94      	ite	ls
 8000a66:	2001      	movls	r0, #1
 8000a68:	2000      	movhi	r0, #0
 8000a6a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a6e:	bf00      	nop

08000a70 <__aeabi_dcmpgt>:
 8000a70:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a74:	f7ff ffc4 	bl	8000a00 <__aeabi_cdrcmple>
 8000a78:	bf34      	ite	cc
 8000a7a:	2001      	movcc	r0, #1
 8000a7c:	2000      	movcs	r0, #0
 8000a7e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a82:	bf00      	nop

08000a84 <__aeabi_dcmpun>:
 8000a84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	d102      	bne.n	8000a94 <__aeabi_dcmpun+0x10>
 8000a8e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a92:	d10a      	bne.n	8000aaa <__aeabi_dcmpun+0x26>
 8000a94:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a98:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a9c:	d102      	bne.n	8000aa4 <__aeabi_dcmpun+0x20>
 8000a9e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aa2:	d102      	bne.n	8000aaa <__aeabi_dcmpun+0x26>
 8000aa4:	f04f 0000 	mov.w	r0, #0
 8000aa8:	4770      	bx	lr
 8000aaa:	f04f 0001 	mov.w	r0, #1
 8000aae:	4770      	bx	lr

08000ab0 <__aeabi_d2iz>:
 8000ab0:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000ab4:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000ab8:	d215      	bcs.n	8000ae6 <__aeabi_d2iz+0x36>
 8000aba:	d511      	bpl.n	8000ae0 <__aeabi_d2iz+0x30>
 8000abc:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ac0:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000ac4:	d912      	bls.n	8000aec <__aeabi_d2iz+0x3c>
 8000ac6:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aca:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000ace:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000ad2:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000ad6:	fa23 f002 	lsr.w	r0, r3, r2
 8000ada:	bf18      	it	ne
 8000adc:	4240      	negne	r0, r0
 8000ade:	4770      	bx	lr
 8000ae0:	f04f 0000 	mov.w	r0, #0
 8000ae4:	4770      	bx	lr
 8000ae6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000aea:	d105      	bne.n	8000af8 <__aeabi_d2iz+0x48>
 8000aec:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000af0:	bf08      	it	eq
 8000af2:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000af6:	4770      	bx	lr
 8000af8:	f04f 0000 	mov.w	r0, #0
 8000afc:	4770      	bx	lr
 8000afe:	bf00      	nop

08000b00 <__aeabi_d2uiz>:
 8000b00:	004a      	lsls	r2, r1, #1
 8000b02:	d211      	bcs.n	8000b28 <__aeabi_d2uiz+0x28>
 8000b04:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b08:	d211      	bcs.n	8000b2e <__aeabi_d2uiz+0x2e>
 8000b0a:	d50d      	bpl.n	8000b28 <__aeabi_d2uiz+0x28>
 8000b0c:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b10:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b14:	d40e      	bmi.n	8000b34 <__aeabi_d2uiz+0x34>
 8000b16:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b1a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b1e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b22:	fa23 f002 	lsr.w	r0, r3, r2
 8000b26:	4770      	bx	lr
 8000b28:	f04f 0000 	mov.w	r0, #0
 8000b2c:	4770      	bx	lr
 8000b2e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b32:	d102      	bne.n	8000b3a <__aeabi_d2uiz+0x3a>
 8000b34:	f04f 30ff 	mov.w	r0, #4294967295
 8000b38:	4770      	bx	lr
 8000b3a:	f04f 0000 	mov.w	r0, #0
 8000b3e:	4770      	bx	lr

08000b40 <__aeabi_uldivmod>:
 8000b40:	b953      	cbnz	r3, 8000b58 <__aeabi_uldivmod+0x18>
 8000b42:	b94a      	cbnz	r2, 8000b58 <__aeabi_uldivmod+0x18>
 8000b44:	2900      	cmp	r1, #0
 8000b46:	bf08      	it	eq
 8000b48:	2800      	cmpeq	r0, #0
 8000b4a:	bf1c      	itt	ne
 8000b4c:	f04f 31ff 	movne.w	r1, #4294967295
 8000b50:	f04f 30ff 	movne.w	r0, #4294967295
 8000b54:	f000 b972 	b.w	8000e3c <__aeabi_idiv0>
 8000b58:	f1ad 0c08 	sub.w	ip, sp, #8
 8000b5c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000b60:	f000 f806 	bl	8000b70 <__udivmoddi4>
 8000b64:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000b68:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000b6c:	b004      	add	sp, #16
 8000b6e:	4770      	bx	lr

08000b70 <__udivmoddi4>:
 8000b70:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000b74:	9e08      	ldr	r6, [sp, #32]
 8000b76:	460d      	mov	r5, r1
 8000b78:	4604      	mov	r4, r0
 8000b7a:	468e      	mov	lr, r1
 8000b7c:	2b00      	cmp	r3, #0
 8000b7e:	d14c      	bne.n	8000c1a <__udivmoddi4+0xaa>
 8000b80:	428a      	cmp	r2, r1
 8000b82:	4694      	mov	ip, r2
 8000b84:	d967      	bls.n	8000c56 <__udivmoddi4+0xe6>
 8000b86:	fab2 f382 	clz	r3, r2
 8000b8a:	b153      	cbz	r3, 8000ba2 <__udivmoddi4+0x32>
 8000b8c:	fa02 fc03 	lsl.w	ip, r2, r3
 8000b90:	f1c3 0220 	rsb	r2, r3, #32
 8000b94:	fa01 fe03 	lsl.w	lr, r1, r3
 8000b98:	fa20 f202 	lsr.w	r2, r0, r2
 8000b9c:	ea42 0e0e 	orr.w	lr, r2, lr
 8000ba0:	409c      	lsls	r4, r3
 8000ba2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000ba6:	fbbe f1f7 	udiv	r1, lr, r7
 8000baa:	fa1f f58c 	uxth.w	r5, ip
 8000bae:	fb07 ee11 	mls	lr, r7, r1, lr
 8000bb2:	fb01 f005 	mul.w	r0, r1, r5
 8000bb6:	0c22      	lsrs	r2, r4, #16
 8000bb8:	ea42 420e 	orr.w	r2, r2, lr, lsl #16
 8000bbc:	4290      	cmp	r0, r2
 8000bbe:	d90a      	bls.n	8000bd6 <__udivmoddi4+0x66>
 8000bc0:	eb1c 0202 	adds.w	r2, ip, r2
 8000bc4:	f101 3eff 	add.w	lr, r1, #4294967295
 8000bc8:	f080 8119 	bcs.w	8000dfe <__udivmoddi4+0x28e>
 8000bcc:	4290      	cmp	r0, r2
 8000bce:	f240 8116 	bls.w	8000dfe <__udivmoddi4+0x28e>
 8000bd2:	3902      	subs	r1, #2
 8000bd4:	4462      	add	r2, ip
 8000bd6:	1a12      	subs	r2, r2, r0
 8000bd8:	fbb2 f0f7 	udiv	r0, r2, r7
 8000bdc:	fb07 2210 	mls	r2, r7, r0, r2
 8000be0:	fb00 f505 	mul.w	r5, r0, r5
 8000be4:	b2a4      	uxth	r4, r4
 8000be6:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000bea:	42a5      	cmp	r5, r4
 8000bec:	d90a      	bls.n	8000c04 <__udivmoddi4+0x94>
 8000bee:	eb1c 0404 	adds.w	r4, ip, r4
 8000bf2:	f100 32ff 	add.w	r2, r0, #4294967295
 8000bf6:	f080 8104 	bcs.w	8000e02 <__udivmoddi4+0x292>
 8000bfa:	42a5      	cmp	r5, r4
 8000bfc:	f240 8101 	bls.w	8000e02 <__udivmoddi4+0x292>
 8000c00:	4464      	add	r4, ip
 8000c02:	3802      	subs	r0, #2
 8000c04:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000c08:	2100      	movs	r1, #0
 8000c0a:	1b64      	subs	r4, r4, r5
 8000c0c:	b11e      	cbz	r6, 8000c16 <__udivmoddi4+0xa6>
 8000c0e:	40dc      	lsrs	r4, r3
 8000c10:	2300      	movs	r3, #0
 8000c12:	e9c6 4300 	strd	r4, r3, [r6]
 8000c16:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c1a:	428b      	cmp	r3, r1
 8000c1c:	d908      	bls.n	8000c30 <__udivmoddi4+0xc0>
 8000c1e:	2e00      	cmp	r6, #0
 8000c20:	f000 80ea 	beq.w	8000df8 <__udivmoddi4+0x288>
 8000c24:	2100      	movs	r1, #0
 8000c26:	e9c6 0500 	strd	r0, r5, [r6]
 8000c2a:	4608      	mov	r0, r1
 8000c2c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c30:	fab3 f183 	clz	r1, r3
 8000c34:	2900      	cmp	r1, #0
 8000c36:	d148      	bne.n	8000cca <__udivmoddi4+0x15a>
 8000c38:	42ab      	cmp	r3, r5
 8000c3a:	d302      	bcc.n	8000c42 <__udivmoddi4+0xd2>
 8000c3c:	4282      	cmp	r2, r0
 8000c3e:	f200 80f8 	bhi.w	8000e32 <__udivmoddi4+0x2c2>
 8000c42:	1a84      	subs	r4, r0, r2
 8000c44:	eb65 0203 	sbc.w	r2, r5, r3
 8000c48:	2001      	movs	r0, #1
 8000c4a:	4696      	mov	lr, r2
 8000c4c:	2e00      	cmp	r6, #0
 8000c4e:	d0e2      	beq.n	8000c16 <__udivmoddi4+0xa6>
 8000c50:	e9c6 4e00 	strd	r4, lr, [r6]
 8000c54:	e7df      	b.n	8000c16 <__udivmoddi4+0xa6>
 8000c56:	b902      	cbnz	r2, 8000c5a <__udivmoddi4+0xea>
 8000c58:	deff      	udf	#255	; 0xff
 8000c5a:	fab2 f382 	clz	r3, r2
 8000c5e:	2b00      	cmp	r3, #0
 8000c60:	f040 808e 	bne.w	8000d80 <__udivmoddi4+0x210>
 8000c64:	1a88      	subs	r0, r1, r2
 8000c66:	2101      	movs	r1, #1
 8000c68:	0c17      	lsrs	r7, r2, #16
 8000c6a:	fa1f fe82 	uxth.w	lr, r2
 8000c6e:	fbb0 f5f7 	udiv	r5, r0, r7
 8000c72:	fb07 0015 	mls	r0, r7, r5, r0
 8000c76:	0c22      	lsrs	r2, r4, #16
 8000c78:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000c7c:	fb0e f005 	mul.w	r0, lr, r5
 8000c80:	4290      	cmp	r0, r2
 8000c82:	d908      	bls.n	8000c96 <__udivmoddi4+0x126>
 8000c84:	eb1c 0202 	adds.w	r2, ip, r2
 8000c88:	f105 38ff 	add.w	r8, r5, #4294967295
 8000c8c:	d202      	bcs.n	8000c94 <__udivmoddi4+0x124>
 8000c8e:	4290      	cmp	r0, r2
 8000c90:	f200 80cc 	bhi.w	8000e2c <__udivmoddi4+0x2bc>
 8000c94:	4645      	mov	r5, r8
 8000c96:	1a12      	subs	r2, r2, r0
 8000c98:	fbb2 f0f7 	udiv	r0, r2, r7
 8000c9c:	fb07 2210 	mls	r2, r7, r0, r2
 8000ca0:	fb0e fe00 	mul.w	lr, lr, r0
 8000ca4:	b2a4      	uxth	r4, r4
 8000ca6:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000caa:	45a6      	cmp	lr, r4
 8000cac:	d908      	bls.n	8000cc0 <__udivmoddi4+0x150>
 8000cae:	eb1c 0404 	adds.w	r4, ip, r4
 8000cb2:	f100 32ff 	add.w	r2, r0, #4294967295
 8000cb6:	d202      	bcs.n	8000cbe <__udivmoddi4+0x14e>
 8000cb8:	45a6      	cmp	lr, r4
 8000cba:	f200 80b4 	bhi.w	8000e26 <__udivmoddi4+0x2b6>
 8000cbe:	4610      	mov	r0, r2
 8000cc0:	eba4 040e 	sub.w	r4, r4, lr
 8000cc4:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000cc8:	e7a0      	b.n	8000c0c <__udivmoddi4+0x9c>
 8000cca:	f1c1 0720 	rsb	r7, r1, #32
 8000cce:	408b      	lsls	r3, r1
 8000cd0:	fa22 fc07 	lsr.w	ip, r2, r7
 8000cd4:	ea4c 0c03 	orr.w	ip, ip, r3
 8000cd8:	fa25 fa07 	lsr.w	sl, r5, r7
 8000cdc:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000ce0:	fbba f8f9 	udiv	r8, sl, r9
 8000ce4:	408d      	lsls	r5, r1
 8000ce6:	fa20 f307 	lsr.w	r3, r0, r7
 8000cea:	fb09 aa18 	mls	sl, r9, r8, sl
 8000cee:	fa1f fe8c 	uxth.w	lr, ip
 8000cf2:	432b      	orrs	r3, r5
 8000cf4:	fa00 f501 	lsl.w	r5, r0, r1
 8000cf8:	fb08 f00e 	mul.w	r0, r8, lr
 8000cfc:	0c1c      	lsrs	r4, r3, #16
 8000cfe:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 8000d02:	42a0      	cmp	r0, r4
 8000d04:	fa02 f201 	lsl.w	r2, r2, r1
 8000d08:	d90b      	bls.n	8000d22 <__udivmoddi4+0x1b2>
 8000d0a:	eb1c 0404 	adds.w	r4, ip, r4
 8000d0e:	f108 3aff 	add.w	sl, r8, #4294967295
 8000d12:	f080 8086 	bcs.w	8000e22 <__udivmoddi4+0x2b2>
 8000d16:	42a0      	cmp	r0, r4
 8000d18:	f240 8083 	bls.w	8000e22 <__udivmoddi4+0x2b2>
 8000d1c:	f1a8 0802 	sub.w	r8, r8, #2
 8000d20:	4464      	add	r4, ip
 8000d22:	1a24      	subs	r4, r4, r0
 8000d24:	b298      	uxth	r0, r3
 8000d26:	fbb4 f3f9 	udiv	r3, r4, r9
 8000d2a:	fb09 4413 	mls	r4, r9, r3, r4
 8000d2e:	fb03 fe0e 	mul.w	lr, r3, lr
 8000d32:	ea40 4404 	orr.w	r4, r0, r4, lsl #16
 8000d36:	45a6      	cmp	lr, r4
 8000d38:	d908      	bls.n	8000d4c <__udivmoddi4+0x1dc>
 8000d3a:	eb1c 0404 	adds.w	r4, ip, r4
 8000d3e:	f103 30ff 	add.w	r0, r3, #4294967295
 8000d42:	d26a      	bcs.n	8000e1a <__udivmoddi4+0x2aa>
 8000d44:	45a6      	cmp	lr, r4
 8000d46:	d968      	bls.n	8000e1a <__udivmoddi4+0x2aa>
 8000d48:	3b02      	subs	r3, #2
 8000d4a:	4464      	add	r4, ip
 8000d4c:	ea43 4008 	orr.w	r0, r3, r8, lsl #16
 8000d50:	fba0 9302 	umull	r9, r3, r0, r2
 8000d54:	eba4 040e 	sub.w	r4, r4, lr
 8000d58:	429c      	cmp	r4, r3
 8000d5a:	46c8      	mov	r8, r9
 8000d5c:	469e      	mov	lr, r3
 8000d5e:	d354      	bcc.n	8000e0a <__udivmoddi4+0x29a>
 8000d60:	d051      	beq.n	8000e06 <__udivmoddi4+0x296>
 8000d62:	2e00      	cmp	r6, #0
 8000d64:	d067      	beq.n	8000e36 <__udivmoddi4+0x2c6>
 8000d66:	ebb5 0308 	subs.w	r3, r5, r8
 8000d6a:	eb64 040e 	sbc.w	r4, r4, lr
 8000d6e:	40cb      	lsrs	r3, r1
 8000d70:	fa04 f707 	lsl.w	r7, r4, r7
 8000d74:	431f      	orrs	r7, r3
 8000d76:	40cc      	lsrs	r4, r1
 8000d78:	e9c6 7400 	strd	r7, r4, [r6]
 8000d7c:	2100      	movs	r1, #0
 8000d7e:	e74a      	b.n	8000c16 <__udivmoddi4+0xa6>
 8000d80:	fa02 fc03 	lsl.w	ip, r2, r3
 8000d84:	f1c3 0020 	rsb	r0, r3, #32
 8000d88:	40c1      	lsrs	r1, r0
 8000d8a:	409d      	lsls	r5, r3
 8000d8c:	fa24 f000 	lsr.w	r0, r4, r0
 8000d90:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d94:	4328      	orrs	r0, r5
 8000d96:	fbb1 f5f7 	udiv	r5, r1, r7
 8000d9a:	fb07 1115 	mls	r1, r7, r5, r1
 8000d9e:	fa1f fe8c 	uxth.w	lr, ip
 8000da2:	0c02      	lsrs	r2, r0, #16
 8000da4:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000da8:	fb05 f10e 	mul.w	r1, r5, lr
 8000dac:	4291      	cmp	r1, r2
 8000dae:	fa04 f403 	lsl.w	r4, r4, r3
 8000db2:	d908      	bls.n	8000dc6 <__udivmoddi4+0x256>
 8000db4:	eb1c 0202 	adds.w	r2, ip, r2
 8000db8:	f105 38ff 	add.w	r8, r5, #4294967295
 8000dbc:	d22f      	bcs.n	8000e1e <__udivmoddi4+0x2ae>
 8000dbe:	4291      	cmp	r1, r2
 8000dc0:	d92d      	bls.n	8000e1e <__udivmoddi4+0x2ae>
 8000dc2:	3d02      	subs	r5, #2
 8000dc4:	4462      	add	r2, ip
 8000dc6:	1a52      	subs	r2, r2, r1
 8000dc8:	fbb2 f1f7 	udiv	r1, r2, r7
 8000dcc:	fb07 2211 	mls	r2, r7, r1, r2
 8000dd0:	b280      	uxth	r0, r0
 8000dd2:	ea40 4002 	orr.w	r0, r0, r2, lsl #16
 8000dd6:	fb01 f20e 	mul.w	r2, r1, lr
 8000dda:	4282      	cmp	r2, r0
 8000ddc:	d908      	bls.n	8000df0 <__udivmoddi4+0x280>
 8000dde:	eb1c 0000 	adds.w	r0, ip, r0
 8000de2:	f101 38ff 	add.w	r8, r1, #4294967295
 8000de6:	d216      	bcs.n	8000e16 <__udivmoddi4+0x2a6>
 8000de8:	4282      	cmp	r2, r0
 8000dea:	d914      	bls.n	8000e16 <__udivmoddi4+0x2a6>
 8000dec:	3902      	subs	r1, #2
 8000dee:	4460      	add	r0, ip
 8000df0:	1a80      	subs	r0, r0, r2
 8000df2:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000df6:	e73a      	b.n	8000c6e <__udivmoddi4+0xfe>
 8000df8:	4631      	mov	r1, r6
 8000dfa:	4630      	mov	r0, r6
 8000dfc:	e70b      	b.n	8000c16 <__udivmoddi4+0xa6>
 8000dfe:	4671      	mov	r1, lr
 8000e00:	e6e9      	b.n	8000bd6 <__udivmoddi4+0x66>
 8000e02:	4610      	mov	r0, r2
 8000e04:	e6fe      	b.n	8000c04 <__udivmoddi4+0x94>
 8000e06:	454d      	cmp	r5, r9
 8000e08:	d2ab      	bcs.n	8000d62 <__udivmoddi4+0x1f2>
 8000e0a:	ebb9 0802 	subs.w	r8, r9, r2
 8000e0e:	eb63 0e0c 	sbc.w	lr, r3, ip
 8000e12:	3801      	subs	r0, #1
 8000e14:	e7a5      	b.n	8000d62 <__udivmoddi4+0x1f2>
 8000e16:	4641      	mov	r1, r8
 8000e18:	e7ea      	b.n	8000df0 <__udivmoddi4+0x280>
 8000e1a:	4603      	mov	r3, r0
 8000e1c:	e796      	b.n	8000d4c <__udivmoddi4+0x1dc>
 8000e1e:	4645      	mov	r5, r8
 8000e20:	e7d1      	b.n	8000dc6 <__udivmoddi4+0x256>
 8000e22:	46d0      	mov	r8, sl
 8000e24:	e77d      	b.n	8000d22 <__udivmoddi4+0x1b2>
 8000e26:	4464      	add	r4, ip
 8000e28:	3802      	subs	r0, #2
 8000e2a:	e749      	b.n	8000cc0 <__udivmoddi4+0x150>
 8000e2c:	3d02      	subs	r5, #2
 8000e2e:	4462      	add	r2, ip
 8000e30:	e731      	b.n	8000c96 <__udivmoddi4+0x126>
 8000e32:	4608      	mov	r0, r1
 8000e34:	e70a      	b.n	8000c4c <__udivmoddi4+0xdc>
 8000e36:	4631      	mov	r1, r6
 8000e38:	e6ed      	b.n	8000c16 <__udivmoddi4+0xa6>
 8000e3a:	bf00      	nop

08000e3c <__aeabi_idiv0>:
 8000e3c:	4770      	bx	lr
 8000e3e:	bf00      	nop

08000e40 <spi_write_array>:
 * @param len length of the data array
 * @param data pointer to the data array
 */

static inline void spi_write_array(uint8_t len, uint8_t data[])
{
 8000e40:	b580      	push	{r7, lr}
 8000e42:	b082      	sub	sp, #8
 8000e44:	af00      	add	r7, sp, #0
 8000e46:	4603      	mov	r3, r0
 8000e48:	6039      	str	r1, [r7, #0]
 8000e4a:	71fb      	strb	r3, [r7, #7]
  HAL_SPI_Transmit(&hspi3, data, len, HAL_MAX_DELAY);
 8000e4c:	79fb      	ldrb	r3, [r7, #7]
 8000e4e:	b29a      	uxth	r2, r3
 8000e50:	f04f 33ff 	mov.w	r3, #4294967295
 8000e54:	6839      	ldr	r1, [r7, #0]
 8000e56:	4803      	ldr	r0, [pc, #12]	; (8000e64 <spi_write_array+0x24>)
 8000e58:	f005 fd89 	bl	800696e <HAL_SPI_Transmit>
}
 8000e5c:	bf00      	nop
 8000e5e:	3708      	adds	r7, #8
 8000e60:	46bd      	mov	sp, r7
 8000e62:	bd80      	pop	{r7, pc}
 8000e64:	20000a40 	.word	0x20000a40

08000e68 <spi_write_read>:
 * @param tx_len length of the data array to be transmitted
 * @param rx_data pointer to the data array to be received
 * @param rx_len length of the data array to be received
 */
static inline void spi_write_read(uint8_t tx_Data[], uint8_t tx_len, uint8_t *rx_data, uint8_t rx_len)
{
 8000e68:	b580      	push	{r7, lr}
 8000e6a:	b084      	sub	sp, #16
 8000e6c:	af00      	add	r7, sp, #0
 8000e6e:	60f8      	str	r0, [r7, #12]
 8000e70:	607a      	str	r2, [r7, #4]
 8000e72:	461a      	mov	r2, r3
 8000e74:	460b      	mov	r3, r1
 8000e76:	72fb      	strb	r3, [r7, #11]
 8000e78:	4613      	mov	r3, r2
 8000e7a:	72bb      	strb	r3, [r7, #10]
  HAL_SPI_Transmit(&hspi3, tx_Data, tx_len, HAL_MAX_DELAY);
 8000e7c:	7afb      	ldrb	r3, [r7, #11]
 8000e7e:	b29a      	uxth	r2, r3
 8000e80:	f04f 33ff 	mov.w	r3, #4294967295
 8000e84:	68f9      	ldr	r1, [r7, #12]
 8000e86:	4807      	ldr	r0, [pc, #28]	; (8000ea4 <spi_write_read+0x3c>)
 8000e88:	f005 fd71 	bl	800696e <HAL_SPI_Transmit>
  HAL_SPI_Receive(&hspi3, rx_data, rx_len, HAL_MAX_DELAY);
 8000e8c:	7abb      	ldrb	r3, [r7, #10]
 8000e8e:	b29a      	uxth	r2, r3
 8000e90:	f04f 33ff 	mov.w	r3, #4294967295
 8000e94:	6879      	ldr	r1, [r7, #4]
 8000e96:	4803      	ldr	r0, [pc, #12]	; (8000ea4 <spi_write_read+0x3c>)
 8000e98:	f005 feac 	bl	8006bf4 <HAL_SPI_Receive>

}
 8000e9c:	bf00      	nop
 8000e9e:	3710      	adds	r7, #16
 8000ea0:	46bd      	mov	sp, r7
 8000ea2:	bd80      	pop	{r7, pc}
 8000ea4:	20000a40 	.word	0x20000a40

08000ea8 <LTC6811_initialize>:
uint8_t wakeup = 0x00;

/*@brief Initializes all command variables
 */
void LTC6811_initialize()
{
 8000ea8:	b580      	push	{r7, lr}
 8000eaa:	b082      	sub	sp, #8
 8000eac:	af02      	add	r7, sp, #8
  set_adc(MD_NORMAL, DCP_DISABLED, CELL_CH_ALL, AUX_CH_ALL, CHST_SC);
 8000eae:	2301      	movs	r3, #1
 8000eb0:	9300      	str	r3, [sp, #0]
 8000eb2:	2300      	movs	r3, #0
 8000eb4:	2200      	movs	r2, #0
 8000eb6:	2100      	movs	r1, #0
 8000eb8:	2002      	movs	r0, #2
 8000eba:	f000 f81f 	bl	8000efc <set_adc>
  //set_selftest(MD_NORMAL, ST_1);
}
 8000ebe:	bf00      	nop
 8000ec0:	46bd      	mov	sp, r7
 8000ec2:	bd80      	pop	{r7, pc}

08000ec4 <wakeup_idle>:

void wakeup_idle()
{
 8000ec4:	b580      	push	{r7, lr}
 8000ec6:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(SPI3_CS_GPIO_Port, SPI3_CS_Pin, GPIO_PIN_RESET);
 8000ec8:	2200      	movs	r2, #0
 8000eca:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000ece:	4808      	ldr	r0, [pc, #32]	; (8000ef0 <wakeup_idle+0x2c>)
 8000ed0:	f003 fe51 	bl	8004b76 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi3, &wakeup, 1, 1);
 8000ed4:	2301      	movs	r3, #1
 8000ed6:	2201      	movs	r2, #1
 8000ed8:	4906      	ldr	r1, [pc, #24]	; (8000ef4 <wakeup_idle+0x30>)
 8000eda:	4807      	ldr	r0, [pc, #28]	; (8000ef8 <wakeup_idle+0x34>)
 8000edc:	f005 fd47 	bl	800696e <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(SPI3_CS_GPIO_Port, SPI3_CS_Pin, GPIO_PIN_SET);
 8000ee0:	2201      	movs	r2, #1
 8000ee2:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000ee6:	4802      	ldr	r0, [pc, #8]	; (8000ef0 <wakeup_idle+0x2c>)
 8000ee8:	f003 fe45 	bl	8004b76 <HAL_GPIO_WritePin>
}
 8000eec:	bf00      	nop
 8000eee:	bd80      	pop	{r7, pc}
 8000ef0:	40020000 	.word	0x40020000
 8000ef4:	200003b2 	.word	0x200003b2
 8000ef8:	20000a40 	.word	0x20000a40

08000efc <set_adc>:
			|-----------|-------|-------|-------|-------|-------|-------|-------|-------|-------|-------|-------|
			|ADCV:	    |   0   |   1   | MD[1] | MD[2] |   1   |   1   |  DCP  |   0   | CH[2] | CH[1] | CH[0] |
			|ADAX:	    |   1   |   0   | MD[1] | MD[2] |   1   |   1   |  DCP  |   0   | CHG[2]| CHG[1]| CHG[0]|
 ******************************************************************************************************************/
void set_adc(uint8_t MD, uint8_t DCP, uint8_t CH, uint8_t CHG, uint8_t CHST)
{
 8000efc:	b490      	push	{r4, r7}
 8000efe:	b084      	sub	sp, #16
 8000f00:	af00      	add	r7, sp, #0
 8000f02:	4604      	mov	r4, r0
 8000f04:	4608      	mov	r0, r1
 8000f06:	4611      	mov	r1, r2
 8000f08:	461a      	mov	r2, r3
 8000f0a:	4623      	mov	r3, r4
 8000f0c:	71fb      	strb	r3, [r7, #7]
 8000f0e:	4603      	mov	r3, r0
 8000f10:	71bb      	strb	r3, [r7, #6]
 8000f12:	460b      	mov	r3, r1
 8000f14:	717b      	strb	r3, [r7, #5]
 8000f16:	4613      	mov	r3, r2
 8000f18:	713b      	strb	r3, [r7, #4]
  uint8_t md_bits;

  md_bits = (MD & 0x02) >> 1;
 8000f1a:	79fb      	ldrb	r3, [r7, #7]
 8000f1c:	105b      	asrs	r3, r3, #1
 8000f1e:	b2db      	uxtb	r3, r3
 8000f20:	f003 0301 	and.w	r3, r3, #1
 8000f24:	73fb      	strb	r3, [r7, #15]
  ADCV[0] = md_bits | 0x02;
 8000f26:	7bfb      	ldrb	r3, [r7, #15]
 8000f28:	f043 0302 	orr.w	r3, r3, #2
 8000f2c:	b2da      	uxtb	r2, r3
 8000f2e:	4b18      	ldr	r3, [pc, #96]	; (8000f90 <set_adc+0x94>)
 8000f30:	701a      	strb	r2, [r3, #0]
  md_bits = (MD & 0x01) << 7;
 8000f32:	79fb      	ldrb	r3, [r7, #7]
 8000f34:	01db      	lsls	r3, r3, #7
 8000f36:	73fb      	strb	r3, [r7, #15]
  ADCV[1] = md_bits | 0x60 | (DCP << 4) | CH;
 8000f38:	79bb      	ldrb	r3, [r7, #6]
 8000f3a:	011b      	lsls	r3, r3, #4
 8000f3c:	b2da      	uxtb	r2, r3
 8000f3e:	7bfb      	ldrb	r3, [r7, #15]
 8000f40:	4313      	orrs	r3, r2
 8000f42:	b2da      	uxtb	r2, r3
 8000f44:	797b      	ldrb	r3, [r7, #5]
 8000f46:	4313      	orrs	r3, r2
 8000f48:	b2db      	uxtb	r3, r3
 8000f4a:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8000f4e:	b2da      	uxtb	r2, r3
 8000f50:	4b0f      	ldr	r3, [pc, #60]	; (8000f90 <set_adc+0x94>)
 8000f52:	705a      	strb	r2, [r3, #1]

  md_bits = (MD & 0x02) >> 1;
 8000f54:	79fb      	ldrb	r3, [r7, #7]
 8000f56:	105b      	asrs	r3, r3, #1
 8000f58:	b2db      	uxtb	r3, r3
 8000f5a:	f003 0301 	and.w	r3, r3, #1
 8000f5e:	73fb      	strb	r3, [r7, #15]
  ADAX[0] = md_bits | 0x04;
 8000f60:	7bfb      	ldrb	r3, [r7, #15]
 8000f62:	f043 0304 	orr.w	r3, r3, #4
 8000f66:	b2da      	uxtb	r2, r3
 8000f68:	4b0a      	ldr	r3, [pc, #40]	; (8000f94 <set_adc+0x98>)
 8000f6a:	701a      	strb	r2, [r3, #0]
  md_bits = (MD & 0x01) << 7;
 8000f6c:	79fb      	ldrb	r3, [r7, #7]
 8000f6e:	01db      	lsls	r3, r3, #7
 8000f70:	73fb      	strb	r3, [r7, #15]
  ADAX[1] = md_bits | 0x60 | CHG;
 8000f72:	7bfa      	ldrb	r2, [r7, #15]
 8000f74:	793b      	ldrb	r3, [r7, #4]
 8000f76:	4313      	orrs	r3, r2
 8000f78:	b2db      	uxtb	r3, r3
 8000f7a:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8000f7e:	b2da      	uxtb	r2, r3
 8000f80:	4b04      	ldr	r3, [pc, #16]	; (8000f94 <set_adc+0x98>)
 8000f82:	705a      	strb	r2, [r3, #1]
  md_bits = (MD & 0x02) >> 1;
  ADSTAT[0] = md_bits | 0x04;
  md_bits = (MD & 0x01) << 7;
  ADSTAT[1] = md_bits | 0x68 | CHST;
  */
}
 8000f84:	bf00      	nop
 8000f86:	3710      	adds	r7, #16
 8000f88:	46bd      	mov	sp, r7
 8000f8a:	bc90      	pop	{r4, r7}
 8000f8c:	4770      	bx	lr
 8000f8e:	bf00      	nop
 8000f90:	200003ac 	.word	0x200003ac
 8000f94:	200003b0 	.word	0x200003b0

08000f98 <LTC6811_adcv>:
 | CH     | Determines which cell channels are converted |
 | DCP    | Determines if Discharge is Permitted	     |

***********************************************************************************************/
void LTC6811_adcv()
{
 8000f98:	b580      	push	{r7, lr}
 8000f9a:	b082      	sub	sp, #8
 8000f9c:	af00      	add	r7, sp, #0
	uint8_t cmd[4];
	uint16_t temp_pec;
	//1
	cmd[0] = ADCV[0];
 8000f9e:	4b1b      	ldr	r3, [pc, #108]	; (800100c <LTC6811_adcv+0x74>)
 8000fa0:	781b      	ldrb	r3, [r3, #0]
 8000fa2:	703b      	strb	r3, [r7, #0]
	cmd[1] = ADCV[1];
 8000fa4:	4b19      	ldr	r3, [pc, #100]	; (800100c <LTC6811_adcv+0x74>)
 8000fa6:	785b      	ldrb	r3, [r3, #1]
 8000fa8:	707b      	strb	r3, [r7, #1]
	//2
	temp_pec = pec15_calc(2, ADCV);
 8000faa:	4918      	ldr	r1, [pc, #96]	; (800100c <LTC6811_adcv+0x74>)
 8000fac:	2002      	movs	r0, #2
 8000fae:	f000 fb0d 	bl	80015cc <pec15_calc>
 8000fb2:	4603      	mov	r3, r0
 8000fb4:	80fb      	strh	r3, [r7, #6]
	cmd[2] = (uint8_t)(temp_pec >> 8);
 8000fb6:	88fb      	ldrh	r3, [r7, #6]
 8000fb8:	0a1b      	lsrs	r3, r3, #8
 8000fba:	b29b      	uxth	r3, r3
 8000fbc:	b2db      	uxtb	r3, r3
 8000fbe:	70bb      	strb	r3, [r7, #2]
	cmd[3] = (uint8_t)(temp_pec);
 8000fc0:	88fb      	ldrh	r3, [r7, #6]
 8000fc2:	b2db      	uxtb	r3, r3
 8000fc4:	70fb      	strb	r3, [r7, #3]
	//3
	wakeup_idle();
 8000fc6:	f7ff ff7d 	bl	8000ec4 <wakeup_idle>
	//4
	HAL_GPIO_WritePin(SPI3_CS_GPIO_Port, SPI3_CS_Pin, GPIO_PIN_RESET);
 8000fca:	2200      	movs	r2, #0
 8000fcc:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000fd0:	480f      	ldr	r0, [pc, #60]	; (8001010 <LTC6811_adcv+0x78>)
 8000fd2:	f003 fdd0 	bl	8004b76 <HAL_GPIO_WritePin>
	spi_write_array(4, cmd);
 8000fd6:	463b      	mov	r3, r7
 8000fd8:	4619      	mov	r1, r3
 8000fda:	2004      	movs	r0, #4
 8000fdc:	f7ff ff30 	bl	8000e40 <spi_write_array>
	HAL_GPIO_WritePin(SPI3_CS_GPIO_Port, SPI3_CS_Pin, GPIO_PIN_SET);
 8000fe0:	2201      	movs	r2, #1
 8000fe2:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000fe6:	480a      	ldr	r0, [pc, #40]	; (8001010 <LTC6811_adcv+0x78>)
 8000fe8:	f003 fdc5 	bl	8004b76 <HAL_GPIO_WritePin>

	HAL_SPI_Transmit(&hspi3, &wakeup, 1, 1);
 8000fec:	2301      	movs	r3, #1
 8000fee:	2201      	movs	r2, #1
 8000ff0:	4908      	ldr	r1, [pc, #32]	; (8001014 <LTC6811_adcv+0x7c>)
 8000ff2:	4809      	ldr	r0, [pc, #36]	; (8001018 <LTC6811_adcv+0x80>)
 8000ff4:	f005 fcbb 	bl	800696e <HAL_SPI_Transmit>
	HAL_SPI_Transmit(&hspi3, &wakeup, 1, 1);
 8000ff8:	2301      	movs	r3, #1
 8000ffa:	2201      	movs	r2, #1
 8000ffc:	4905      	ldr	r1, [pc, #20]	; (8001014 <LTC6811_adcv+0x7c>)
 8000ffe:	4806      	ldr	r0, [pc, #24]	; (8001018 <LTC6811_adcv+0x80>)
 8001000:	f005 fcb5 	bl	800696e <HAL_SPI_Transmit>
}
 8001004:	bf00      	nop
 8001006:	3708      	adds	r7, #8
 8001008:	46bd      	mov	sp, r7
 800100a:	bd80      	pop	{r7, pc}
 800100c:	200003ac 	.word	0x200003ac
 8001010:	40020000 	.word	0x40020000
 8001014:	200003b2 	.word	0x200003b2
 8001018:	20000a40 	.word	0x20000a40

0800101c <LTC6811_adax>:
 | MD     | Determines the filter corner of the ADC      |
 | CHG    | Determines which GPIO channels are converted |

*********************************************************************************************************/
void LTC6811_adax()
{
 800101c:	b580      	push	{r7, lr}
 800101e:	b082      	sub	sp, #8
 8001020:	af00      	add	r7, sp, #0
	uint8_t cmd[4];
	uint16_t temp_pec;

	//1
	cmd[0] = ADAX[0];
 8001022:	4b1b      	ldr	r3, [pc, #108]	; (8001090 <LTC6811_adax+0x74>)
 8001024:	781b      	ldrb	r3, [r3, #0]
 8001026:	703b      	strb	r3, [r7, #0]
	cmd[1] = ADAX[1];
 8001028:	4b19      	ldr	r3, [pc, #100]	; (8001090 <LTC6811_adax+0x74>)
 800102a:	785b      	ldrb	r3, [r3, #1]
 800102c:	707b      	strb	r3, [r7, #1]
	//2
	temp_pec = pec15_calc(2, ADAX);
 800102e:	4918      	ldr	r1, [pc, #96]	; (8001090 <LTC6811_adax+0x74>)
 8001030:	2002      	movs	r0, #2
 8001032:	f000 facb 	bl	80015cc <pec15_calc>
 8001036:	4603      	mov	r3, r0
 8001038:	80fb      	strh	r3, [r7, #6]
	cmd[2] = (uint8_t)(temp_pec >> 8);
 800103a:	88fb      	ldrh	r3, [r7, #6]
 800103c:	0a1b      	lsrs	r3, r3, #8
 800103e:	b29b      	uxth	r3, r3
 8001040:	b2db      	uxtb	r3, r3
 8001042:	70bb      	strb	r3, [r7, #2]
	cmd[3] = (uint8_t)(temp_pec);
 8001044:	88fb      	ldrh	r3, [r7, #6]
 8001046:	b2db      	uxtb	r3, r3
 8001048:	70fb      	strb	r3, [r7, #3]
	//3
	wakeup_idle();
 800104a:	f7ff ff3b 	bl	8000ec4 <wakeup_idle>
	//4
	HAL_GPIO_WritePin(SPI3_CS_GPIO_Port, SPI3_CS_Pin, GPIO_PIN_RESET);
 800104e:	2200      	movs	r2, #0
 8001050:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001054:	480f      	ldr	r0, [pc, #60]	; (8001094 <LTC6811_adax+0x78>)
 8001056:	f003 fd8e 	bl	8004b76 <HAL_GPIO_WritePin>
	spi_write_array(4, cmd);
 800105a:	463b      	mov	r3, r7
 800105c:	4619      	mov	r1, r3
 800105e:	2004      	movs	r0, #4
 8001060:	f7ff feee 	bl	8000e40 <spi_write_array>
	HAL_GPIO_WritePin(SPI3_CS_GPIO_Port, SPI3_CS_Pin, GPIO_PIN_SET);
 8001064:	2201      	movs	r2, #1
 8001066:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800106a:	480a      	ldr	r0, [pc, #40]	; (8001094 <LTC6811_adax+0x78>)
 800106c:	f003 fd83 	bl	8004b76 <HAL_GPIO_WritePin>

	HAL_SPI_Transmit(&hspi3, &wakeup, 1, 1);
 8001070:	2301      	movs	r3, #1
 8001072:	2201      	movs	r2, #1
 8001074:	4908      	ldr	r1, [pc, #32]	; (8001098 <LTC6811_adax+0x7c>)
 8001076:	4809      	ldr	r0, [pc, #36]	; (800109c <LTC6811_adax+0x80>)
 8001078:	f005 fc79 	bl	800696e <HAL_SPI_Transmit>
	HAL_SPI_Transmit(&hspi3, &wakeup, 1, 1);
 800107c:	2301      	movs	r3, #1
 800107e:	2201      	movs	r2, #1
 8001080:	4905      	ldr	r1, [pc, #20]	; (8001098 <LTC6811_adax+0x7c>)
 8001082:	4806      	ldr	r0, [pc, #24]	; (800109c <LTC6811_adax+0x80>)
 8001084:	f005 fc73 	bl	800696e <HAL_SPI_Transmit>
}
 8001088:	bf00      	nop
 800108a:	3708      	adds	r7, #8
 800108c:	46bd      	mov	sp, r7
 800108e:	bd80      	pop	{r7, pc}
 8001090:	200003b0 	.word	0x200003b0
 8001094:	40020000 	.word	0x40020000
 8001098:	200003b2 	.word	0x200003b2
 800109c:	20000a40 	.word	0x20000a40

080010a0 <LTC6811_wrcfg>:


void LTC6811_wrcfg(uint8_t nIC, uint8_t config [][6])

{
 80010a0:	b580      	push	{r7, lr}
 80010a2:	b086      	sub	sp, #24
 80010a4:	af00      	add	r7, sp, #0
 80010a6:	4603      	mov	r3, r0
 80010a8:	6039      	str	r1, [r7, #0]
 80010aa:	71fb      	strb	r3, [r7, #7]
	const uint8_t BYTES_IN_REG = 6;
 80010ac:	2306      	movs	r3, #6
 80010ae:	753b      	strb	r3, [r7, #20]
	const uint8_t CMD_LEN = 4 + (8 * nIC);
 80010b0:	79fb      	ldrb	r3, [r7, #7]
 80010b2:	00db      	lsls	r3, r3, #3
 80010b4:	b2db      	uxtb	r3, r3
 80010b6:	3304      	adds	r3, #4
 80010b8:	74fb      	strb	r3, [r7, #19]

	uint16_t temp_pec;
	uint8_t current_ic;
	uint8_t WRCFG_index = 4;
 80010ba:	2304      	movs	r3, #4
 80010bc:	75bb      	strb	r3, [r7, #22]
	uint8_t *WRCFG;


	WRCFG = (uint8_t *)malloc(CMD_LEN * sizeof(uint8_t));
 80010be:	7cfb      	ldrb	r3, [r7, #19]
 80010c0:	4618      	mov	r0, r3
 80010c2:	f00a f96d 	bl	800b3a0 <malloc>
 80010c6:	4603      	mov	r3, r0
 80010c8:	60fb      	str	r3, [r7, #12]

	for(current_ic = 0; current_ic < nIC; current_ic++)
 80010ca:	2300      	movs	r3, #0
 80010cc:	75fb      	strb	r3, [r7, #23]
 80010ce:	e03f      	b.n	8001150 <LTC6811_wrcfg+0xb0>
	{
		for(uint8_t current_byte = 0; current_byte < BYTES_IN_REG; current_byte++)
 80010d0:	2300      	movs	r3, #0
 80010d2:	757b      	strb	r3, [r7, #21]
 80010d4:	e013      	b.n	80010fe <LTC6811_wrcfg+0x5e>
		{
			WRCFG[WRCFG_index] = config[current_ic][current_byte];
 80010d6:	7dfa      	ldrb	r2, [r7, #23]
 80010d8:	4613      	mov	r3, r2
 80010da:	005b      	lsls	r3, r3, #1
 80010dc:	4413      	add	r3, r2
 80010de:	005b      	lsls	r3, r3, #1
 80010e0:	461a      	mov	r2, r3
 80010e2:	683b      	ldr	r3, [r7, #0]
 80010e4:	1899      	adds	r1, r3, r2
 80010e6:	7d7a      	ldrb	r2, [r7, #21]
 80010e8:	7dbb      	ldrb	r3, [r7, #22]
 80010ea:	68f8      	ldr	r0, [r7, #12]
 80010ec:	4403      	add	r3, r0
 80010ee:	5c8a      	ldrb	r2, [r1, r2]
 80010f0:	701a      	strb	r2, [r3, #0]
			WRCFG_index++;
 80010f2:	7dbb      	ldrb	r3, [r7, #22]
 80010f4:	3301      	adds	r3, #1
 80010f6:	75bb      	strb	r3, [r7, #22]
		for(uint8_t current_byte = 0; current_byte < BYTES_IN_REG; current_byte++)
 80010f8:	7d7b      	ldrb	r3, [r7, #21]
 80010fa:	3301      	adds	r3, #1
 80010fc:	757b      	strb	r3, [r7, #21]
 80010fe:	7d7a      	ldrb	r2, [r7, #21]
 8001100:	7d3b      	ldrb	r3, [r7, #20]
 8001102:	429a      	cmp	r2, r3
 8001104:	d3e7      	bcc.n	80010d6 <LTC6811_wrcfg+0x36>
		}

		temp_pec = (uint16_t)pec15_calc(BYTES_IN_REG, &config[current_ic][0]);
 8001106:	7dfa      	ldrb	r2, [r7, #23]
 8001108:	4613      	mov	r3, r2
 800110a:	005b      	lsls	r3, r3, #1
 800110c:	4413      	add	r3, r2
 800110e:	005b      	lsls	r3, r3, #1
 8001110:	461a      	mov	r2, r3
 8001112:	683b      	ldr	r3, [r7, #0]
 8001114:	4413      	add	r3, r2
 8001116:	461a      	mov	r2, r3
 8001118:	7d3b      	ldrb	r3, [r7, #20]
 800111a:	4611      	mov	r1, r2
 800111c:	4618      	mov	r0, r3
 800111e:	f000 fa55 	bl	80015cc <pec15_calc>
 8001122:	4603      	mov	r3, r0
 8001124:	817b      	strh	r3, [r7, #10]
		WRCFG[WRCFG_index] = (uint8_t)(temp_pec >> 8);
 8001126:	897b      	ldrh	r3, [r7, #10]
 8001128:	0a1b      	lsrs	r3, r3, #8
 800112a:	b299      	uxth	r1, r3
 800112c:	7dbb      	ldrb	r3, [r7, #22]
 800112e:	68fa      	ldr	r2, [r7, #12]
 8001130:	4413      	add	r3, r2
 8001132:	b2ca      	uxtb	r2, r1
 8001134:	701a      	strb	r2, [r3, #0]
		WRCFG[WRCFG_index + 1] = (uint8_t)temp_pec;
 8001136:	7dbb      	ldrb	r3, [r7, #22]
 8001138:	3301      	adds	r3, #1
 800113a:	68fa      	ldr	r2, [r7, #12]
 800113c:	4413      	add	r3, r2
 800113e:	897a      	ldrh	r2, [r7, #10]
 8001140:	b2d2      	uxtb	r2, r2
 8001142:	701a      	strb	r2, [r3, #0]
		WRCFG_index += 2;
 8001144:	7dbb      	ldrb	r3, [r7, #22]
 8001146:	3302      	adds	r3, #2
 8001148:	75bb      	strb	r3, [r7, #22]
	for(current_ic = 0; current_ic < nIC; current_ic++)
 800114a:	7dfb      	ldrb	r3, [r7, #23]
 800114c:	3301      	adds	r3, #1
 800114e:	75fb      	strb	r3, [r7, #23]
 8001150:	7dfa      	ldrb	r2, [r7, #23]
 8001152:	79fb      	ldrb	r3, [r7, #7]
 8001154:	429a      	cmp	r2, r3
 8001156:	d3bb      	bcc.n	80010d0 <LTC6811_wrcfg+0x30>
	}

	wakeup_idle();
 8001158:	f7ff feb4 	bl	8000ec4 <wakeup_idle>

	for(current_ic = 0; current_ic < nIC; current_ic++)
 800115c:	2300      	movs	r3, #0
 800115e:	75fb      	strb	r3, [r7, #23]
 8001160:	e045      	b.n	80011ee <LTC6811_wrcfg+0x14e>
	{
	    WRCFG[0] = 0x80 + (current_ic << 3); //Setting address
 8001162:	7dfb      	ldrb	r3, [r7, #23]
 8001164:	00db      	lsls	r3, r3, #3
 8001166:	b2db      	uxtb	r3, r3
 8001168:	3b80      	subs	r3, #128	; 0x80
 800116a:	b2da      	uxtb	r2, r3
 800116c:	68fb      	ldr	r3, [r7, #12]
 800116e:	701a      	strb	r2, [r3, #0]
	    WRCFG[1] = 0x01;
 8001170:	68fb      	ldr	r3, [r7, #12]
 8001172:	3301      	adds	r3, #1
 8001174:	2201      	movs	r2, #1
 8001176:	701a      	strb	r2, [r3, #0]
	    temp_pec = pec15_calc(2, WRCFG);
 8001178:	68f9      	ldr	r1, [r7, #12]
 800117a:	2002      	movs	r0, #2
 800117c:	f000 fa26 	bl	80015cc <pec15_calc>
 8001180:	4603      	mov	r3, r0
 8001182:	817b      	strh	r3, [r7, #10]
	    WRCFG[2] = (uint8_t)(temp_pec >> 8);
 8001184:	897b      	ldrh	r3, [r7, #10]
 8001186:	0a1b      	lsrs	r3, r3, #8
 8001188:	b29a      	uxth	r2, r3
 800118a:	68fb      	ldr	r3, [r7, #12]
 800118c:	3302      	adds	r3, #2
 800118e:	b2d2      	uxtb	r2, r2
 8001190:	701a      	strb	r2, [r3, #0]
	    WRCFG[3] = (uint8_t)(temp_pec);
 8001192:	68fb      	ldr	r3, [r7, #12]
 8001194:	3303      	adds	r3, #3
 8001196:	897a      	ldrh	r2, [r7, #10]
 8001198:	b2d2      	uxtb	r2, r2
 800119a:	701a      	strb	r2, [r3, #0]
		HAL_GPIO_WritePin(SPI3_CS_GPIO_Port, SPI3_CS_Pin, GPIO_PIN_RESET);
 800119c:	2200      	movs	r2, #0
 800119e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80011a2:	4818      	ldr	r0, [pc, #96]	; (8001204 <LTC6811_wrcfg+0x164>)
 80011a4:	f003 fce7 	bl	8004b76 <HAL_GPIO_WritePin>
		spi_write_array(4, WRCFG);
 80011a8:	68f9      	ldr	r1, [r7, #12]
 80011aa:	2004      	movs	r0, #4
 80011ac:	f7ff fe48 	bl	8000e40 <spi_write_array>
		spi_write_array(8, &WRCFG[4 + (8 * current_ic)]);
 80011b0:	7dfb      	ldrb	r3, [r7, #23]
 80011b2:	00db      	lsls	r3, r3, #3
 80011b4:	3304      	adds	r3, #4
 80011b6:	461a      	mov	r2, r3
 80011b8:	68fb      	ldr	r3, [r7, #12]
 80011ba:	4413      	add	r3, r2
 80011bc:	4619      	mov	r1, r3
 80011be:	2008      	movs	r0, #8
 80011c0:	f7ff fe3e 	bl	8000e40 <spi_write_array>
		HAL_GPIO_WritePin(SPI3_CS_GPIO_Port, SPI3_CS_Pin, GPIO_PIN_SET);
 80011c4:	2201      	movs	r2, #1
 80011c6:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80011ca:	480e      	ldr	r0, [pc, #56]	; (8001204 <LTC6811_wrcfg+0x164>)
 80011cc:	f003 fcd3 	bl	8004b76 <HAL_GPIO_WritePin>


		HAL_SPI_Transmit(&hspi3, &wakeup, 1, 1);
 80011d0:	2301      	movs	r3, #1
 80011d2:	2201      	movs	r2, #1
 80011d4:	490c      	ldr	r1, [pc, #48]	; (8001208 <LTC6811_wrcfg+0x168>)
 80011d6:	480d      	ldr	r0, [pc, #52]	; (800120c <LTC6811_wrcfg+0x16c>)
 80011d8:	f005 fbc9 	bl	800696e <HAL_SPI_Transmit>
		HAL_SPI_Transmit(&hspi3, &wakeup, 1, 1);
 80011dc:	2301      	movs	r3, #1
 80011de:	2201      	movs	r2, #1
 80011e0:	4909      	ldr	r1, [pc, #36]	; (8001208 <LTC6811_wrcfg+0x168>)
 80011e2:	480a      	ldr	r0, [pc, #40]	; (800120c <LTC6811_wrcfg+0x16c>)
 80011e4:	f005 fbc3 	bl	800696e <HAL_SPI_Transmit>
	for(current_ic = 0; current_ic < nIC; current_ic++)
 80011e8:	7dfb      	ldrb	r3, [r7, #23]
 80011ea:	3301      	adds	r3, #1
 80011ec:	75fb      	strb	r3, [r7, #23]
 80011ee:	7dfa      	ldrb	r2, [r7, #23]
 80011f0:	79fb      	ldrb	r3, [r7, #7]
 80011f2:	429a      	cmp	r2, r3
 80011f4:	d3b5      	bcc.n	8001162 <LTC6811_wrcfg+0xc2>

	}

	free(WRCFG);
 80011f6:	68f8      	ldr	r0, [r7, #12]
 80011f8:	f00a f8da 	bl	800b3b0 <free>
}
 80011fc:	bf00      	nop
 80011fe:	3718      	adds	r7, #24
 8001200:	46bd      	mov	sp, r7
 8001202:	bd80      	pop	{r7, pc}
 8001204:	40020000 	.word	0x40020000
 8001208:	200003b2 	.word	0x200003b2
 800120c:	20000a40 	.word	0x20000a40

08001210 <LTC6811_rdcv>:
	HAL_GPIO_WritePin(SPI3_CS_GPIO_Port, SPI3_CS_Pin, GPIO_PIN_SET);
}
*/

uint8_t LTC6811_rdcv(uint8_t reg, uint8_t nIC, uint16_t cell_codes[][12])
{
 8001210:	b580      	push	{r7, lr}
 8001212:	b088      	sub	sp, #32
 8001214:	af00      	add	r7, sp, #0
 8001216:	4603      	mov	r3, r0
 8001218:	603a      	str	r2, [r7, #0]
 800121a:	71fb      	strb	r3, [r7, #7]
 800121c:	460b      	mov	r3, r1
 800121e:	71bb      	strb	r3, [r7, #6]
	const uint8_t NUM_RX_BYT = 8;
 8001220:	2308      	movs	r3, #8
 8001222:	76bb      	strb	r3, [r7, #26]
	const uint8_t BYT_IN_REG = 6;
 8001224:	2306      	movs	r3, #6
 8001226:	767b      	strb	r3, [r7, #25]
	const uint8_t CELL_IN_REG = 3;
 8001228:	2303      	movs	r3, #3
 800122a:	763b      	strb	r3, [r7, #24]

	uint8_t pec_error = 0; //pec Error wenn -1
 800122c:	2300      	movs	r3, #0
 800122e:	77fb      	strb	r3, [r7, #31]
	uint16_t received_pec;
	uint16_t data_pec;
	uint8_t data_counter = 0;
 8001230:	2300      	movs	r3, #0
 8001232:	77bb      	strb	r3, [r7, #30]
	uint8_t *cell_data;
	cell_data = (uint8_t *)malloc((NUM_RX_BYT * nIC) * sizeof(uint8_t));
 8001234:	7ebb      	ldrb	r3, [r7, #26]
 8001236:	79ba      	ldrb	r2, [r7, #6]
 8001238:	fb02 f303 	mul.w	r3, r2, r3
 800123c:	4618      	mov	r0, r3
 800123e:	f00a f8af 	bl	800b3a0 <malloc>
 8001242:	4603      	mov	r3, r0
 8001244:	617b      	str	r3, [r7, #20]

	for(uint8_t cell_reg = 1; cell_reg < 5; cell_reg++)	//executes once for each of the LTC6804 cell voltage registers
 8001246:	2301      	movs	r3, #1
 8001248:	777b      	strb	r3, [r7, #29]
 800124a:	e068      	b.n	800131e <LTC6811_rdcv+0x10e>
	{
		data_counter = 0;
 800124c:	2300      	movs	r3, #0
 800124e:	77bb      	strb	r3, [r7, #30]
		LTC6811_rdcv_reg(cell_reg, nIC, cell_data);
 8001250:	79b9      	ldrb	r1, [r7, #6]
 8001252:	7f7b      	ldrb	r3, [r7, #29]
 8001254:	697a      	ldr	r2, [r7, #20]
 8001256:	4618      	mov	r0, r3
 8001258:	f000 f86c 	bl	8001334 <LTC6811_rdcv_reg>

		for(uint8_t current_ic = 0; current_ic < nIC; current_ic++)	// executes for every LTC6804 in the stack.
 800125c:	2300      	movs	r3, #0
 800125e:	773b      	strb	r3, [r7, #28]
 8001260:	e056      	b.n	8001310 <LTC6811_rdcv+0x100>
		{
			 // current_ic is used as an IC counter
			for(uint8_t current_cell = 0; current_cell < CELL_IN_REG; current_cell++)	// This loop parses the read back data. Loops once for each cell voltages in the register
 8001262:	2300      	movs	r3, #0
 8001264:	76fb      	strb	r3, [r7, #27]
 8001266:	e026      	b.n	80012b6 <LTC6811_rdcv+0xa6>
			{
				uint16_t parsed_cell = cell_data[data_counter] | (cell_data[data_counter + 1] << 8);
 8001268:	7fbb      	ldrb	r3, [r7, #30]
 800126a:	697a      	ldr	r2, [r7, #20]
 800126c:	4413      	add	r3, r2
 800126e:	781b      	ldrb	r3, [r3, #0]
 8001270:	b21a      	sxth	r2, r3
 8001272:	7fbb      	ldrb	r3, [r7, #30]
 8001274:	3301      	adds	r3, #1
 8001276:	6979      	ldr	r1, [r7, #20]
 8001278:	440b      	add	r3, r1
 800127a:	781b      	ldrb	r3, [r3, #0]
 800127c:	021b      	lsls	r3, r3, #8
 800127e:	b21b      	sxth	r3, r3
 8001280:	4313      	orrs	r3, r2
 8001282:	b21b      	sxth	r3, r3
 8001284:	81fb      	strh	r3, [r7, #14]
				cell_codes[current_ic][current_cell + ((cell_reg - 1) * CELL_IN_REG)] = parsed_cell;
 8001286:	7f3a      	ldrb	r2, [r7, #28]
 8001288:	4613      	mov	r3, r2
 800128a:	005b      	lsls	r3, r3, #1
 800128c:	4413      	add	r3, r2
 800128e:	00db      	lsls	r3, r3, #3
 8001290:	461a      	mov	r2, r3
 8001292:	683b      	ldr	r3, [r7, #0]
 8001294:	4413      	add	r3, r2
 8001296:	7ef9      	ldrb	r1, [r7, #27]
 8001298:	7f7a      	ldrb	r2, [r7, #29]
 800129a:	3a01      	subs	r2, #1
 800129c:	7e38      	ldrb	r0, [r7, #24]
 800129e:	fb00 f202 	mul.w	r2, r0, r2
 80012a2:	440a      	add	r2, r1
 80012a4:	89f9      	ldrh	r1, [r7, #14]
 80012a6:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
				data_counter = data_counter + 2;
 80012aa:	7fbb      	ldrb	r3, [r7, #30]
 80012ac:	3302      	adds	r3, #2
 80012ae:	77bb      	strb	r3, [r7, #30]
			for(uint8_t current_cell = 0; current_cell < CELL_IN_REG; current_cell++)	// This loop parses the read back data. Loops once for each cell voltages in the register
 80012b0:	7efb      	ldrb	r3, [r7, #27]
 80012b2:	3301      	adds	r3, #1
 80012b4:	76fb      	strb	r3, [r7, #27]
 80012b6:	7efa      	ldrb	r2, [r7, #27]
 80012b8:	7e3b      	ldrb	r3, [r7, #24]
 80012ba:	429a      	cmp	r2, r3
 80012bc:	d3d4      	bcc.n	8001268 <LTC6811_rdcv+0x58>
			}
			received_pec = (cell_data[data_counter] << 8) + cell_data[data_counter + 1];
 80012be:	7fbb      	ldrb	r3, [r7, #30]
 80012c0:	697a      	ldr	r2, [r7, #20]
 80012c2:	4413      	add	r3, r2
 80012c4:	781b      	ldrb	r3, [r3, #0]
 80012c6:	b29b      	uxth	r3, r3
 80012c8:	021b      	lsls	r3, r3, #8
 80012ca:	b29a      	uxth	r2, r3
 80012cc:	7fbb      	ldrb	r3, [r7, #30]
 80012ce:	3301      	adds	r3, #1
 80012d0:	6979      	ldr	r1, [r7, #20]
 80012d2:	440b      	add	r3, r1
 80012d4:	781b      	ldrb	r3, [r3, #0]
 80012d6:	b29b      	uxth	r3, r3
 80012d8:	4413      	add	r3, r2
 80012da:	827b      	strh	r3, [r7, #18]
			data_pec = pec15_calc(BYT_IN_REG, &cell_data[current_ic * NUM_RX_BYT]);
 80012dc:	7f3b      	ldrb	r3, [r7, #28]
 80012de:	7eba      	ldrb	r2, [r7, #26]
 80012e0:	fb02 f303 	mul.w	r3, r2, r3
 80012e4:	461a      	mov	r2, r3
 80012e6:	697b      	ldr	r3, [r7, #20]
 80012e8:	441a      	add	r2, r3
 80012ea:	7e7b      	ldrb	r3, [r7, #25]
 80012ec:	4611      	mov	r1, r2
 80012ee:	4618      	mov	r0, r3
 80012f0:	f000 f96c 	bl	80015cc <pec15_calc>
 80012f4:	4603      	mov	r3, r0
 80012f6:	823b      	strh	r3, [r7, #16]
			if (received_pec != data_pec)
 80012f8:	8a7a      	ldrh	r2, [r7, #18]
 80012fa:	8a3b      	ldrh	r3, [r7, #16]
 80012fc:	429a      	cmp	r2, r3
 80012fe:	d001      	beq.n	8001304 <LTC6811_rdcv+0xf4>
			{
			  pec_error = -1;
 8001300:	23ff      	movs	r3, #255	; 0xff
 8001302:	77fb      	strb	r3, [r7, #31]
			}
			data_counter = data_counter + 2;
 8001304:	7fbb      	ldrb	r3, [r7, #30]
 8001306:	3302      	adds	r3, #2
 8001308:	77bb      	strb	r3, [r7, #30]
		for(uint8_t current_ic = 0; current_ic < nIC; current_ic++)	// executes for every LTC6804 in the stack.
 800130a:	7f3b      	ldrb	r3, [r7, #28]
 800130c:	3301      	adds	r3, #1
 800130e:	773b      	strb	r3, [r7, #28]
 8001310:	7f3a      	ldrb	r2, [r7, #28]
 8001312:	79bb      	ldrb	r3, [r7, #6]
 8001314:	429a      	cmp	r2, r3
 8001316:	d3a4      	bcc.n	8001262 <LTC6811_rdcv+0x52>
	for(uint8_t cell_reg = 1; cell_reg < 5; cell_reg++)	//executes once for each of the LTC6804 cell voltage registers
 8001318:	7f7b      	ldrb	r3, [r7, #29]
 800131a:	3301      	adds	r3, #1
 800131c:	777b      	strb	r3, [r7, #29]
 800131e:	7f7b      	ldrb	r3, [r7, #29]
 8001320:	2b04      	cmp	r3, #4
 8001322:	d993      	bls.n	800124c <LTC6811_rdcv+0x3c>
		}
	}

	free(cell_data);
 8001324:	6978      	ldr	r0, [r7, #20]
 8001326:	f00a f843 	bl	800b3b0 <free>
	return(pec_error);
 800132a:	7ffb      	ldrb	r3, [r7, #31]
}
 800132c:	4618      	mov	r0, r3
 800132e:	3720      	adds	r7, #32
 8001330:	46bd      	mov	sp, r7
 8001332:	bd80      	pop	{r7, pc}

08001334 <LTC6811_rdcv_reg>:

void LTC6811_rdcv_reg(uint8_t reg, uint8_t nIC, uint8_t *data)
{
 8001334:	b580      	push	{r7, lr}
 8001336:	b084      	sub	sp, #16
 8001338:	af00      	add	r7, sp, #0
 800133a:	4603      	mov	r3, r0
 800133c:	603a      	str	r2, [r7, #0]
 800133e:	71fb      	strb	r3, [r7, #7]
 8001340:	460b      	mov	r3, r1
 8001342:	71bb      	strb	r3, [r7, #6]
	uint8_t RDCV[4];
	uint16_t temp_pec;

	switch(reg){
 8001344:	79fb      	ldrb	r3, [r7, #7]
 8001346:	3b01      	subs	r3, #1
 8001348:	2b03      	cmp	r3, #3
 800134a:	d817      	bhi.n	800137c <LTC6811_rdcv_reg+0x48>
 800134c:	a201      	add	r2, pc, #4	; (adr r2, 8001354 <LTC6811_rdcv_reg+0x20>)
 800134e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001352:	bf00      	nop
 8001354:	08001365 	.word	0x08001365
 8001358:	0800136b 	.word	0x0800136b
 800135c:	08001371 	.word	0x08001371
 8001360:	08001377 	.word	0x08001377
		case 1: RDCV[1] = 0x04; break;
 8001364:	2304      	movs	r3, #4
 8001366:	727b      	strb	r3, [r7, #9]
 8001368:	e008      	b.n	800137c <LTC6811_rdcv_reg+0x48>
		case 2: RDCV[1] = 0x06; break;
 800136a:	2306      	movs	r3, #6
 800136c:	727b      	strb	r3, [r7, #9]
 800136e:	e005      	b.n	800137c <LTC6811_rdcv_reg+0x48>
		case 3: RDCV[1] = 0x08; break;
 8001370:	2308      	movs	r3, #8
 8001372:	727b      	strb	r3, [r7, #9]
 8001374:	e002      	b.n	800137c <LTC6811_rdcv_reg+0x48>
		case 4: RDCV[1] = 0x0a; break;
 8001376:	230a      	movs	r3, #10
 8001378:	727b      	strb	r3, [r7, #9]
 800137a:	bf00      	nop
	}

	wakeup_idle();
 800137c:	f7ff fda2 	bl	8000ec4 <wakeup_idle>

    //Register A-D = reg 1-4
    for(uint8_t current_ic = 0; current_ic < nIC; current_ic++)
 8001380:	2300      	movs	r3, #0
 8001382:	73fb      	strb	r3, [r7, #15]
 8001384:	e02f      	b.n	80013e6 <LTC6811_rdcv_reg+0xb2>
    {
    	RDCV[0] = 0x80 + (current_ic << 3);
 8001386:	7bfb      	ldrb	r3, [r7, #15]
 8001388:	00db      	lsls	r3, r3, #3
 800138a:	b2db      	uxtb	r3, r3
 800138c:	3b80      	subs	r3, #128	; 0x80
 800138e:	b2db      	uxtb	r3, r3
 8001390:	723b      	strb	r3, [r7, #8]
        temp_pec = pec15_calc(2, RDCV);
 8001392:	f107 0308 	add.w	r3, r7, #8
 8001396:	4619      	mov	r1, r3
 8001398:	2002      	movs	r0, #2
 800139a:	f000 f917 	bl	80015cc <pec15_calc>
 800139e:	4603      	mov	r3, r0
 80013a0:	81bb      	strh	r3, [r7, #12]
        RDCV[2] = (uint8_t)(temp_pec >> 8);
 80013a2:	89bb      	ldrh	r3, [r7, #12]
 80013a4:	0a1b      	lsrs	r3, r3, #8
 80013a6:	b29b      	uxth	r3, r3
 80013a8:	b2db      	uxtb	r3, r3
 80013aa:	72bb      	strb	r3, [r7, #10]
        RDCV[3] = (uint8_t)(temp_pec);
 80013ac:	89bb      	ldrh	r3, [r7, #12]
 80013ae:	b2db      	uxtb	r3, r3
 80013b0:	72fb      	strb	r3, [r7, #11]
        HAL_GPIO_WritePin(SPI3_CS_GPIO_Port, SPI3_CS_Pin, GPIO_PIN_RESET);
 80013b2:	2200      	movs	r2, #0
 80013b4:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80013b8:	480f      	ldr	r0, [pc, #60]	; (80013f8 <LTC6811_rdcv_reg+0xc4>)
 80013ba:	f003 fbdc 	bl	8004b76 <HAL_GPIO_WritePin>
        spi_write_read(RDCV, 4, &data[current_ic * 8], 8);
 80013be:	7bfb      	ldrb	r3, [r7, #15]
 80013c0:	00db      	lsls	r3, r3, #3
 80013c2:	461a      	mov	r2, r3
 80013c4:	683b      	ldr	r3, [r7, #0]
 80013c6:	441a      	add	r2, r3
 80013c8:	f107 0008 	add.w	r0, r7, #8
 80013cc:	2308      	movs	r3, #8
 80013ce:	2104      	movs	r1, #4
 80013d0:	f7ff fd4a 	bl	8000e68 <spi_write_read>
        HAL_GPIO_WritePin(SPI3_CS_GPIO_Port, SPI3_CS_Pin, GPIO_PIN_SET);
 80013d4:	2201      	movs	r2, #1
 80013d6:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80013da:	4807      	ldr	r0, [pc, #28]	; (80013f8 <LTC6811_rdcv_reg+0xc4>)
 80013dc:	f003 fbcb 	bl	8004b76 <HAL_GPIO_WritePin>
    for(uint8_t current_ic = 0; current_ic < nIC; current_ic++)
 80013e0:	7bfb      	ldrb	r3, [r7, #15]
 80013e2:	3301      	adds	r3, #1
 80013e4:	73fb      	strb	r3, [r7, #15]
 80013e6:	7bfa      	ldrb	r2, [r7, #15]
 80013e8:	79bb      	ldrb	r3, [r7, #6]
 80013ea:	429a      	cmp	r2, r3
 80013ec:	d3cb      	bcc.n	8001386 <LTC6811_rdcv_reg+0x52>
    }
}
 80013ee:	bf00      	nop
 80013f0:	bf00      	nop
 80013f2:	3710      	adds	r7, #16
 80013f4:	46bd      	mov	sp, r7
 80013f6:	bd80      	pop	{r7, pc}
 80013f8:	40020000 	.word	0x40020000

080013fc <LTC6811_rdaux>:

int8_t LTC6811_rdaux(uint8_t reg, uint8_t nIC, uint16_t aux_codes[][6])
{
 80013fc:	b580      	push	{r7, lr}
 80013fe:	b088      	sub	sp, #32
 8001400:	af00      	add	r7, sp, #0
 8001402:	4603      	mov	r3, r0
 8001404:	603a      	str	r2, [r7, #0]
 8001406:	71fb      	strb	r3, [r7, #7]
 8001408:	460b      	mov	r3, r1
 800140a:	71bb      	strb	r3, [r7, #6]
	const uint8_t NUM_RX_BYT = 8;
 800140c:	2308      	movs	r3, #8
 800140e:	76bb      	strb	r3, [r7, #26]
	const uint8_t BYT_IN_REG = 6;
 8001410:	2306      	movs	r3, #6
 8001412:	767b      	strb	r3, [r7, #25]
	const uint8_t AUX_IN_REG = 3;
 8001414:	2303      	movs	r3, #3
 8001416:	763b      	strb	r3, [r7, #24]

	uint8_t pec_error = 0; //pec Error wenn -1
 8001418:	2300      	movs	r3, #0
 800141a:	77fb      	strb	r3, [r7, #31]
	uint16_t received_pec;
	uint16_t data_pec;
	uint8_t data_counter = 0;
 800141c:	2300      	movs	r3, #0
 800141e:	77bb      	strb	r3, [r7, #30]
	uint8_t *aux_data;

	aux_data = (uint8_t *)malloc((NUM_RX_BYT * nIC) * sizeof(uint8_t));
 8001420:	7ebb      	ldrb	r3, [r7, #26]
 8001422:	79ba      	ldrb	r2, [r7, #6]
 8001424:	fb02 f303 	mul.w	r3, r2, r3
 8001428:	4618      	mov	r0, r3
 800142a:	f009 ffb9 	bl	800b3a0 <malloc>
 800142e:	4603      	mov	r3, r0
 8001430:	617b      	str	r3, [r7, #20]

	for(uint8_t aux_reg = 1; aux_reg < AUX_IN_REG; aux_reg++)	//executes once for each of the LTC6804 cell voltage registers
 8001432:	2301      	movs	r3, #1
 8001434:	777b      	strb	r3, [r7, #29]
 8001436:	e068      	b.n	800150a <LTC6811_rdaux+0x10e>
	{
		data_counter = 0;
 8001438:	2300      	movs	r3, #0
 800143a:	77bb      	strb	r3, [r7, #30]
		LTC6811_rdaux_reg(aux_reg, nIC, aux_data);
 800143c:	79b9      	ldrb	r1, [r7, #6]
 800143e:	7f7b      	ldrb	r3, [r7, #29]
 8001440:	697a      	ldr	r2, [r7, #20]
 8001442:	4618      	mov	r0, r3
 8001444:	f000 f86e 	bl	8001524 <LTC6811_rdaux_reg>

		for(uint8_t current_ic = 0; current_ic < nIC; current_ic++)	// executes for every LTC6804 in the stack.
 8001448:	2300      	movs	r3, #0
 800144a:	773b      	strb	r3, [r7, #28]
 800144c:	e056      	b.n	80014fc <LTC6811_rdaux+0x100>
		{
			 // current_ic is used as an IC counter
			for(uint8_t current_cell = 0; current_cell < AUX_IN_REG; current_cell++)	// This loop parses the read back data. Loops once for each cell voltages in the register
 800144e:	2300      	movs	r3, #0
 8001450:	76fb      	strb	r3, [r7, #27]
 8001452:	e026      	b.n	80014a2 <LTC6811_rdaux+0xa6>
			{
				uint16_t parsed_cell = aux_data[data_counter] | (aux_data[data_counter + 1] << 8);
 8001454:	7fbb      	ldrb	r3, [r7, #30]
 8001456:	697a      	ldr	r2, [r7, #20]
 8001458:	4413      	add	r3, r2
 800145a:	781b      	ldrb	r3, [r3, #0]
 800145c:	b21a      	sxth	r2, r3
 800145e:	7fbb      	ldrb	r3, [r7, #30]
 8001460:	3301      	adds	r3, #1
 8001462:	6979      	ldr	r1, [r7, #20]
 8001464:	440b      	add	r3, r1
 8001466:	781b      	ldrb	r3, [r3, #0]
 8001468:	021b      	lsls	r3, r3, #8
 800146a:	b21b      	sxth	r3, r3
 800146c:	4313      	orrs	r3, r2
 800146e:	b21b      	sxth	r3, r3
 8001470:	81fb      	strh	r3, [r7, #14]
				aux_codes[current_ic][current_cell + ((aux_reg - 1) * AUX_IN_REG)] = parsed_cell;
 8001472:	7f3a      	ldrb	r2, [r7, #28]
 8001474:	4613      	mov	r3, r2
 8001476:	005b      	lsls	r3, r3, #1
 8001478:	4413      	add	r3, r2
 800147a:	009b      	lsls	r3, r3, #2
 800147c:	461a      	mov	r2, r3
 800147e:	683b      	ldr	r3, [r7, #0]
 8001480:	4413      	add	r3, r2
 8001482:	7ef9      	ldrb	r1, [r7, #27]
 8001484:	7f7a      	ldrb	r2, [r7, #29]
 8001486:	3a01      	subs	r2, #1
 8001488:	7e38      	ldrb	r0, [r7, #24]
 800148a:	fb00 f202 	mul.w	r2, r0, r2
 800148e:	440a      	add	r2, r1
 8001490:	89f9      	ldrh	r1, [r7, #14]
 8001492:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
				data_counter += 2;
 8001496:	7fbb      	ldrb	r3, [r7, #30]
 8001498:	3302      	adds	r3, #2
 800149a:	77bb      	strb	r3, [r7, #30]
			for(uint8_t current_cell = 0; current_cell < AUX_IN_REG; current_cell++)	// This loop parses the read back data. Loops once for each cell voltages in the register
 800149c:	7efb      	ldrb	r3, [r7, #27]
 800149e:	3301      	adds	r3, #1
 80014a0:	76fb      	strb	r3, [r7, #27]
 80014a2:	7efa      	ldrb	r2, [r7, #27]
 80014a4:	7e3b      	ldrb	r3, [r7, #24]
 80014a6:	429a      	cmp	r2, r3
 80014a8:	d3d4      	bcc.n	8001454 <LTC6811_rdaux+0x58>
			}
			received_pec = (aux_data[data_counter] << 8) + aux_data[data_counter + 1];
 80014aa:	7fbb      	ldrb	r3, [r7, #30]
 80014ac:	697a      	ldr	r2, [r7, #20]
 80014ae:	4413      	add	r3, r2
 80014b0:	781b      	ldrb	r3, [r3, #0]
 80014b2:	b29b      	uxth	r3, r3
 80014b4:	021b      	lsls	r3, r3, #8
 80014b6:	b29a      	uxth	r2, r3
 80014b8:	7fbb      	ldrb	r3, [r7, #30]
 80014ba:	3301      	adds	r3, #1
 80014bc:	6979      	ldr	r1, [r7, #20]
 80014be:	440b      	add	r3, r1
 80014c0:	781b      	ldrb	r3, [r3, #0]
 80014c2:	b29b      	uxth	r3, r3
 80014c4:	4413      	add	r3, r2
 80014c6:	827b      	strh	r3, [r7, #18]
			data_pec = pec15_calc(BYT_IN_REG, &aux_data[current_ic * NUM_RX_BYT]);
 80014c8:	7f3b      	ldrb	r3, [r7, #28]
 80014ca:	7eba      	ldrb	r2, [r7, #26]
 80014cc:	fb02 f303 	mul.w	r3, r2, r3
 80014d0:	461a      	mov	r2, r3
 80014d2:	697b      	ldr	r3, [r7, #20]
 80014d4:	441a      	add	r2, r3
 80014d6:	7e7b      	ldrb	r3, [r7, #25]
 80014d8:	4611      	mov	r1, r2
 80014da:	4618      	mov	r0, r3
 80014dc:	f000 f876 	bl	80015cc <pec15_calc>
 80014e0:	4603      	mov	r3, r0
 80014e2:	823b      	strh	r3, [r7, #16]
			if (received_pec != data_pec)
 80014e4:	8a7a      	ldrh	r2, [r7, #18]
 80014e6:	8a3b      	ldrh	r3, [r7, #16]
 80014e8:	429a      	cmp	r2, r3
 80014ea:	d001      	beq.n	80014f0 <LTC6811_rdaux+0xf4>
			{
			  pec_error = -1;
 80014ec:	23ff      	movs	r3, #255	; 0xff
 80014ee:	77fb      	strb	r3, [r7, #31]
			}
			data_counter += 2;
 80014f0:	7fbb      	ldrb	r3, [r7, #30]
 80014f2:	3302      	adds	r3, #2
 80014f4:	77bb      	strb	r3, [r7, #30]
		for(uint8_t current_ic = 0; current_ic < nIC; current_ic++)	// executes for every LTC6804 in the stack.
 80014f6:	7f3b      	ldrb	r3, [r7, #28]
 80014f8:	3301      	adds	r3, #1
 80014fa:	773b      	strb	r3, [r7, #28]
 80014fc:	7f3a      	ldrb	r2, [r7, #28]
 80014fe:	79bb      	ldrb	r3, [r7, #6]
 8001500:	429a      	cmp	r2, r3
 8001502:	d3a4      	bcc.n	800144e <LTC6811_rdaux+0x52>
	for(uint8_t aux_reg = 1; aux_reg < AUX_IN_REG; aux_reg++)	//executes once for each of the LTC6804 cell voltage registers
 8001504:	7f7b      	ldrb	r3, [r7, #29]
 8001506:	3301      	adds	r3, #1
 8001508:	777b      	strb	r3, [r7, #29]
 800150a:	7f7a      	ldrb	r2, [r7, #29]
 800150c:	7e3b      	ldrb	r3, [r7, #24]
 800150e:	429a      	cmp	r2, r3
 8001510:	d392      	bcc.n	8001438 <LTC6811_rdaux+0x3c>
		}
	}

	free(aux_data);
 8001512:	6978      	ldr	r0, [r7, #20]
 8001514:	f009 ff4c 	bl	800b3b0 <free>
	return(pec_error);
 8001518:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 800151c:	4618      	mov	r0, r3
 800151e:	3720      	adds	r7, #32
 8001520:	46bd      	mov	sp, r7
 8001522:	bd80      	pop	{r7, pc}

08001524 <LTC6811_rdaux_reg>:

void LTC6811_rdaux_reg(uint8_t reg, uint8_t nIC, uint8_t *data)
{
 8001524:	b580      	push	{r7, lr}
 8001526:	b084      	sub	sp, #16
 8001528:	af00      	add	r7, sp, #0
 800152a:	4603      	mov	r3, r0
 800152c:	603a      	str	r2, [r7, #0]
 800152e:	71fb      	strb	r3, [r7, #7]
 8001530:	460b      	mov	r3, r1
 8001532:	71bb      	strb	r3, [r7, #6]
	uint8_t RDAUX[4];
	uint16_t temp_pec;

	switch(reg){
 8001534:	79fb      	ldrb	r3, [r7, #7]
 8001536:	2b01      	cmp	r3, #1
 8001538:	d002      	beq.n	8001540 <LTC6811_rdaux_reg+0x1c>
 800153a:	2b02      	cmp	r3, #2
 800153c:	d003      	beq.n	8001546 <LTC6811_rdaux_reg+0x22>
 800153e:	e005      	b.n	800154c <LTC6811_rdaux_reg+0x28>
		case 1: RDAUX[1] = 0xC; break;
 8001540:	230c      	movs	r3, #12
 8001542:	727b      	strb	r3, [r7, #9]
 8001544:	e002      	b.n	800154c <LTC6811_rdaux_reg+0x28>
		case 2: RDAUX[1] = 0xE; break;
 8001546:	230e      	movs	r3, #14
 8001548:	727b      	strb	r3, [r7, #9]
 800154a:	bf00      	nop
	}

	wakeup_idle();
 800154c:	f7ff fcba 	bl	8000ec4 <wakeup_idle>

    //Register A-D = reg 1-4
    for(uint8_t current_ic = 0; current_ic < nIC; current_ic++)
 8001550:	2300      	movs	r3, #0
 8001552:	73fb      	strb	r3, [r7, #15]
 8001554:	e02f      	b.n	80015b6 <LTC6811_rdaux_reg+0x92>
    {
    	RDAUX[0] = 0x80 + (current_ic << 3);
 8001556:	7bfb      	ldrb	r3, [r7, #15]
 8001558:	00db      	lsls	r3, r3, #3
 800155a:	b2db      	uxtb	r3, r3
 800155c:	3b80      	subs	r3, #128	; 0x80
 800155e:	b2db      	uxtb	r3, r3
 8001560:	723b      	strb	r3, [r7, #8]
        temp_pec = pec15_calc(2, RDAUX);
 8001562:	f107 0308 	add.w	r3, r7, #8
 8001566:	4619      	mov	r1, r3
 8001568:	2002      	movs	r0, #2
 800156a:	f000 f82f 	bl	80015cc <pec15_calc>
 800156e:	4603      	mov	r3, r0
 8001570:	81bb      	strh	r3, [r7, #12]
        RDAUX[2] = (uint8_t)(temp_pec >> 8);
 8001572:	89bb      	ldrh	r3, [r7, #12]
 8001574:	0a1b      	lsrs	r3, r3, #8
 8001576:	b29b      	uxth	r3, r3
 8001578:	b2db      	uxtb	r3, r3
 800157a:	72bb      	strb	r3, [r7, #10]
        RDAUX[3] = (uint8_t)(temp_pec);
 800157c:	89bb      	ldrh	r3, [r7, #12]
 800157e:	b2db      	uxtb	r3, r3
 8001580:	72fb      	strb	r3, [r7, #11]
        HAL_GPIO_WritePin(SPI3_CS_GPIO_Port, SPI3_CS_Pin, GPIO_PIN_RESET);
 8001582:	2200      	movs	r2, #0
 8001584:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001588:	480f      	ldr	r0, [pc, #60]	; (80015c8 <LTC6811_rdaux_reg+0xa4>)
 800158a:	f003 faf4 	bl	8004b76 <HAL_GPIO_WritePin>
        spi_write_read(RDAUX, 4, &data[current_ic * 8], 8);
 800158e:	7bfb      	ldrb	r3, [r7, #15]
 8001590:	00db      	lsls	r3, r3, #3
 8001592:	461a      	mov	r2, r3
 8001594:	683b      	ldr	r3, [r7, #0]
 8001596:	441a      	add	r2, r3
 8001598:	f107 0008 	add.w	r0, r7, #8
 800159c:	2308      	movs	r3, #8
 800159e:	2104      	movs	r1, #4
 80015a0:	f7ff fc62 	bl	8000e68 <spi_write_read>
        HAL_GPIO_WritePin(SPI3_CS_GPIO_Port, SPI3_CS_Pin, GPIO_PIN_SET);
 80015a4:	2201      	movs	r2, #1
 80015a6:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80015aa:	4807      	ldr	r0, [pc, #28]	; (80015c8 <LTC6811_rdaux_reg+0xa4>)
 80015ac:	f003 fae3 	bl	8004b76 <HAL_GPIO_WritePin>
    for(uint8_t current_ic = 0; current_ic < nIC; current_ic++)
 80015b0:	7bfb      	ldrb	r3, [r7, #15]
 80015b2:	3301      	adds	r3, #1
 80015b4:	73fb      	strb	r3, [r7, #15]
 80015b6:	7bfa      	ldrb	r2, [r7, #15]
 80015b8:	79bb      	ldrb	r3, [r7, #6]
 80015ba:	429a      	cmp	r2, r3
 80015bc:	d3cb      	bcc.n	8001556 <LTC6811_rdaux_reg+0x32>
    }
}
 80015be:	bf00      	nop
 80015c0:	bf00      	nop
 80015c2:	3710      	adds	r7, #16
 80015c4:	46bd      	mov	sp, r7
 80015c6:	bd80      	pop	{r7, pc}
 80015c8:	40020000 	.word	0x40020000

080015cc <pec15_calc>:
}
*/

//char *data uint8_t *data , uint8_t len
uint16_t pec15_calc(uint8_t len, uint8_t *data)
 {
 80015cc:	b480      	push	{r7}
 80015ce:	b087      	sub	sp, #28
 80015d0:	af00      	add	r7, sp, #0
 80015d2:	4603      	mov	r3, r0
 80015d4:	6039      	str	r1, [r7, #0]
 80015d6:	71fb      	strb	r3, [r7, #7]
 uint16_t remainder, address;

 remainder = 16;//PEC seed
 80015d8:	2310      	movs	r3, #16
 80015da:	82fb      	strh	r3, [r7, #22]
 for (int i = 0; i < len; i++)
 80015dc:	2300      	movs	r3, #0
 80015de:	613b      	str	r3, [r7, #16]
 80015e0:	e018      	b.n	8001614 <pec15_calc+0x48>
 {
 address = ((remainder >> 7) ^ data[i]) & 0xff;//calculate PEC table address
 80015e2:	8afb      	ldrh	r3, [r7, #22]
 80015e4:	09db      	lsrs	r3, r3, #7
 80015e6:	b29a      	uxth	r2, r3
 80015e8:	693b      	ldr	r3, [r7, #16]
 80015ea:	6839      	ldr	r1, [r7, #0]
 80015ec:	440b      	add	r3, r1
 80015ee:	781b      	ldrb	r3, [r3, #0]
 80015f0:	b29b      	uxth	r3, r3
 80015f2:	4053      	eors	r3, r2
 80015f4:	b29b      	uxth	r3, r3
 80015f6:	b2db      	uxtb	r3, r3
 80015f8:	81fb      	strh	r3, [r7, #14]
 remainder = (remainder << 8 ) ^ pec15Table[address];
 80015fa:	8afb      	ldrh	r3, [r7, #22]
 80015fc:	021b      	lsls	r3, r3, #8
 80015fe:	b29a      	uxth	r2, r3
 8001600:	89fb      	ldrh	r3, [r7, #14]
 8001602:	490a      	ldr	r1, [pc, #40]	; (800162c <pec15_calc+0x60>)
 8001604:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8001608:	b29b      	uxth	r3, r3
 800160a:	4053      	eors	r3, r2
 800160c:	82fb      	strh	r3, [r7, #22]
 for (int i = 0; i < len; i++)
 800160e:	693b      	ldr	r3, [r7, #16]
 8001610:	3301      	adds	r3, #1
 8001612:	613b      	str	r3, [r7, #16]
 8001614:	79fb      	ldrb	r3, [r7, #7]
 8001616:	693a      	ldr	r2, [r7, #16]
 8001618:	429a      	cmp	r2, r3
 800161a:	dbe2      	blt.n	80015e2 <pec15_calc+0x16>
 }
 return (remainder*2);//The CRC15 has a 0 in the LSB so the final value must be multiplied by 2
 800161c:	8afb      	ldrh	r3, [r7, #22]
 800161e:	005b      	lsls	r3, r3, #1
 8001620:	b29b      	uxth	r3, r3
 }
 8001622:	4618      	mov	r0, r3
 8001624:	371c      	adds	r7, #28
 8001626:	46bd      	mov	sp, r7
 8001628:	bc80      	pop	{r7}
 800162a:	4770      	bx	lr
 800162c:	0800e144 	.word	0x0800e144

08001630 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
ADC_HandleTypeDef hadc2;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8001630:	b580      	push	{r7, lr}
 8001632:	b084      	sub	sp, #16
 8001634:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001636:	463b      	mov	r3, r7
 8001638:	2200      	movs	r2, #0
 800163a:	601a      	str	r2, [r3, #0]
 800163c:	605a      	str	r2, [r3, #4]
 800163e:	609a      	str	r2, [r3, #8]
 8001640:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8001642:	4b21      	ldr	r3, [pc, #132]	; (80016c8 <MX_ADC1_Init+0x98>)
 8001644:	4a21      	ldr	r2, [pc, #132]	; (80016cc <MX_ADC1_Init+0x9c>)
 8001646:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8001648:	4b1f      	ldr	r3, [pc, #124]	; (80016c8 <MX_ADC1_Init+0x98>)
 800164a:	2200      	movs	r2, #0
 800164c:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800164e:	4b1e      	ldr	r3, [pc, #120]	; (80016c8 <MX_ADC1_Init+0x98>)
 8001650:	2200      	movs	r2, #0
 8001652:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 8001654:	4b1c      	ldr	r3, [pc, #112]	; (80016c8 <MX_ADC1_Init+0x98>)
 8001656:	2200      	movs	r2, #0
 8001658:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 800165a:	4b1b      	ldr	r3, [pc, #108]	; (80016c8 <MX_ADC1_Init+0x98>)
 800165c:	2200      	movs	r2, #0
 800165e:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001660:	4b19      	ldr	r3, [pc, #100]	; (80016c8 <MX_ADC1_Init+0x98>)
 8001662:	2200      	movs	r2, #0
 8001664:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001668:	4b17      	ldr	r3, [pc, #92]	; (80016c8 <MX_ADC1_Init+0x98>)
 800166a:	2200      	movs	r2, #0
 800166c:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800166e:	4b16      	ldr	r3, [pc, #88]	; (80016c8 <MX_ADC1_Init+0x98>)
 8001670:	4a17      	ldr	r2, [pc, #92]	; (80016d0 <MX_ADC1_Init+0xa0>)
 8001672:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001674:	4b14      	ldr	r3, [pc, #80]	; (80016c8 <MX_ADC1_Init+0x98>)
 8001676:	2200      	movs	r2, #0
 8001678:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 800167a:	4b13      	ldr	r3, [pc, #76]	; (80016c8 <MX_ADC1_Init+0x98>)
 800167c:	2201      	movs	r2, #1
 800167e:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8001680:	4b11      	ldr	r3, [pc, #68]	; (80016c8 <MX_ADC1_Init+0x98>)
 8001682:	2200      	movs	r2, #0
 8001684:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001688:	4b0f      	ldr	r3, [pc, #60]	; (80016c8 <MX_ADC1_Init+0x98>)
 800168a:	2201      	movs	r2, #1
 800168c:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800168e:	480e      	ldr	r0, [pc, #56]	; (80016c8 <MX_ADC1_Init+0x98>)
 8001690:	f001 fd7a 	bl	8003188 <HAL_ADC_Init>
 8001694:	4603      	mov	r3, r0
 8001696:	2b00      	cmp	r3, #0
 8001698:	d001      	beq.n	800169e <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 800169a:	f001 fa74 	bl	8002b86 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_10;
 800169e:	230a      	movs	r3, #10
 80016a0:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 80016a2:	2301      	movs	r3, #1
 80016a4:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 80016a6:	2300      	movs	r3, #0
 80016a8:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80016aa:	463b      	mov	r3, r7
 80016ac:	4619      	mov	r1, r3
 80016ae:	4806      	ldr	r0, [pc, #24]	; (80016c8 <MX_ADC1_Init+0x98>)
 80016b0:	f001 ff20 	bl	80034f4 <HAL_ADC_ConfigChannel>
 80016b4:	4603      	mov	r3, r0
 80016b6:	2b00      	cmp	r3, #0
 80016b8:	d001      	beq.n	80016be <MX_ADC1_Init+0x8e>
  {
    Error_Handler();
 80016ba:	f001 fa64 	bl	8002b86 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80016be:	bf00      	nop
 80016c0:	3710      	adds	r7, #16
 80016c2:	46bd      	mov	sp, r7
 80016c4:	bd80      	pop	{r7, pc}
 80016c6:	bf00      	nop
 80016c8:	200003b4 	.word	0x200003b4
 80016cc:	40012000 	.word	0x40012000
 80016d0:	0f000001 	.word	0x0f000001

080016d4 <MX_ADC2_Init>:
/* ADC2 init function */
void MX_ADC2_Init(void)
{
 80016d4:	b580      	push	{r7, lr}
 80016d6:	b084      	sub	sp, #16
 80016d8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80016da:	463b      	mov	r3, r7
 80016dc:	2200      	movs	r2, #0
 80016de:	601a      	str	r2, [r3, #0]
 80016e0:	605a      	str	r2, [r3, #4]
 80016e2:	609a      	str	r2, [r3, #8]
 80016e4:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC2_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc2.Instance = ADC2;
 80016e6:	4b21      	ldr	r3, [pc, #132]	; (800176c <MX_ADC2_Init+0x98>)
 80016e8:	4a21      	ldr	r2, [pc, #132]	; (8001770 <MX_ADC2_Init+0x9c>)
 80016ea:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 80016ec:	4b1f      	ldr	r3, [pc, #124]	; (800176c <MX_ADC2_Init+0x98>)
 80016ee:	2200      	movs	r2, #0
 80016f0:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 80016f2:	4b1e      	ldr	r3, [pc, #120]	; (800176c <MX_ADC2_Init+0x98>)
 80016f4:	2200      	movs	r2, #0
 80016f6:	609a      	str	r2, [r3, #8]
  hadc2.Init.ScanConvMode = DISABLE;
 80016f8:	4b1c      	ldr	r3, [pc, #112]	; (800176c <MX_ADC2_Init+0x98>)
 80016fa:	2200      	movs	r2, #0
 80016fc:	611a      	str	r2, [r3, #16]
  hadc2.Init.ContinuousConvMode = DISABLE;
 80016fe:	4b1b      	ldr	r3, [pc, #108]	; (800176c <MX_ADC2_Init+0x98>)
 8001700:	2200      	movs	r2, #0
 8001702:	761a      	strb	r2, [r3, #24]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 8001704:	4b19      	ldr	r3, [pc, #100]	; (800176c <MX_ADC2_Init+0x98>)
 8001706:	2200      	movs	r2, #0
 8001708:	f883 2020 	strb.w	r2, [r3, #32]
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800170c:	4b17      	ldr	r3, [pc, #92]	; (800176c <MX_ADC2_Init+0x98>)
 800170e:	2200      	movs	r2, #0
 8001710:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001712:	4b16      	ldr	r3, [pc, #88]	; (800176c <MX_ADC2_Init+0x98>)
 8001714:	4a17      	ldr	r2, [pc, #92]	; (8001774 <MX_ADC2_Init+0xa0>)
 8001716:	629a      	str	r2, [r3, #40]	; 0x28
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001718:	4b14      	ldr	r3, [pc, #80]	; (800176c <MX_ADC2_Init+0x98>)
 800171a:	2200      	movs	r2, #0
 800171c:	60da      	str	r2, [r3, #12]
  hadc2.Init.NbrOfConversion = 1;
 800171e:	4b13      	ldr	r3, [pc, #76]	; (800176c <MX_ADC2_Init+0x98>)
 8001720:	2201      	movs	r2, #1
 8001722:	61da      	str	r2, [r3, #28]
  hadc2.Init.DMAContinuousRequests = DISABLE;
 8001724:	4b11      	ldr	r3, [pc, #68]	; (800176c <MX_ADC2_Init+0x98>)
 8001726:	2200      	movs	r2, #0
 8001728:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800172c:	4b0f      	ldr	r3, [pc, #60]	; (800176c <MX_ADC2_Init+0x98>)
 800172e:	2201      	movs	r2, #1
 8001730:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8001732:	480e      	ldr	r0, [pc, #56]	; (800176c <MX_ADC2_Init+0x98>)
 8001734:	f001 fd28 	bl	8003188 <HAL_ADC_Init>
 8001738:	4603      	mov	r3, r0
 800173a:	2b00      	cmp	r3, #0
 800173c:	d001      	beq.n	8001742 <MX_ADC2_Init+0x6e>
  {
    Error_Handler();
 800173e:	f001 fa22 	bl	8002b86 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_11;
 8001742:	230b      	movs	r3, #11
 8001744:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8001746:	2301      	movs	r3, #1
 8001748:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 800174a:	2300      	movs	r3, #0
 800174c:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 800174e:	463b      	mov	r3, r7
 8001750:	4619      	mov	r1, r3
 8001752:	4806      	ldr	r0, [pc, #24]	; (800176c <MX_ADC2_Init+0x98>)
 8001754:	f001 fece 	bl	80034f4 <HAL_ADC_ConfigChannel>
 8001758:	4603      	mov	r3, r0
 800175a:	2b00      	cmp	r3, #0
 800175c:	d001      	beq.n	8001762 <MX_ADC2_Init+0x8e>
  {
    Error_Handler();
 800175e:	f001 fa12 	bl	8002b86 <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 8001762:	bf00      	nop
 8001764:	3710      	adds	r7, #16
 8001766:	46bd      	mov	sp, r7
 8001768:	bd80      	pop	{r7, pc}
 800176a:	bf00      	nop
 800176c:	200003fc 	.word	0x200003fc
 8001770:	40012100 	.word	0x40012100
 8001774:	0f000001 	.word	0x0f000001

08001778 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8001778:	b580      	push	{r7, lr}
 800177a:	b08c      	sub	sp, #48	; 0x30
 800177c:	af00      	add	r7, sp, #0
 800177e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001780:	f107 031c 	add.w	r3, r7, #28
 8001784:	2200      	movs	r2, #0
 8001786:	601a      	str	r2, [r3, #0]
 8001788:	605a      	str	r2, [r3, #4]
 800178a:	609a      	str	r2, [r3, #8]
 800178c:	60da      	str	r2, [r3, #12]
 800178e:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 8001790:	687b      	ldr	r3, [r7, #4]
 8001792:	681b      	ldr	r3, [r3, #0]
 8001794:	4a2e      	ldr	r2, [pc, #184]	; (8001850 <HAL_ADC_MspInit+0xd8>)
 8001796:	4293      	cmp	r3, r2
 8001798:	d128      	bne.n	80017ec <HAL_ADC_MspInit+0x74>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800179a:	2300      	movs	r3, #0
 800179c:	61bb      	str	r3, [r7, #24]
 800179e:	4b2d      	ldr	r3, [pc, #180]	; (8001854 <HAL_ADC_MspInit+0xdc>)
 80017a0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80017a2:	4a2c      	ldr	r2, [pc, #176]	; (8001854 <HAL_ADC_MspInit+0xdc>)
 80017a4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80017a8:	6453      	str	r3, [r2, #68]	; 0x44
 80017aa:	4b2a      	ldr	r3, [pc, #168]	; (8001854 <HAL_ADC_MspInit+0xdc>)
 80017ac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80017ae:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80017b2:	61bb      	str	r3, [r7, #24]
 80017b4:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80017b6:	2300      	movs	r3, #0
 80017b8:	617b      	str	r3, [r7, #20]
 80017ba:	4b26      	ldr	r3, [pc, #152]	; (8001854 <HAL_ADC_MspInit+0xdc>)
 80017bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017be:	4a25      	ldr	r2, [pc, #148]	; (8001854 <HAL_ADC_MspInit+0xdc>)
 80017c0:	f043 0304 	orr.w	r3, r3, #4
 80017c4:	6313      	str	r3, [r2, #48]	; 0x30
 80017c6:	4b23      	ldr	r3, [pc, #140]	; (8001854 <HAL_ADC_MspInit+0xdc>)
 80017c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017ca:	f003 0304 	and.w	r3, r3, #4
 80017ce:	617b      	str	r3, [r7, #20]
 80017d0:	697b      	ldr	r3, [r7, #20]
    /**ADC1 GPIO Configuration
    PC0     ------> ADC1_IN10
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80017d2:	2301      	movs	r3, #1
 80017d4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80017d6:	2303      	movs	r3, #3
 80017d8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017da:	2300      	movs	r3, #0
 80017dc:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80017de:	f107 031c 	add.w	r3, r7, #28
 80017e2:	4619      	mov	r1, r3
 80017e4:	481c      	ldr	r0, [pc, #112]	; (8001858 <HAL_ADC_MspInit+0xe0>)
 80017e6:	f003 f811 	bl	800480c <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }
}
 80017ea:	e02c      	b.n	8001846 <HAL_ADC_MspInit+0xce>
  else if(adcHandle->Instance==ADC2)
 80017ec:	687b      	ldr	r3, [r7, #4]
 80017ee:	681b      	ldr	r3, [r3, #0]
 80017f0:	4a1a      	ldr	r2, [pc, #104]	; (800185c <HAL_ADC_MspInit+0xe4>)
 80017f2:	4293      	cmp	r3, r2
 80017f4:	d127      	bne.n	8001846 <HAL_ADC_MspInit+0xce>
    __HAL_RCC_ADC2_CLK_ENABLE();
 80017f6:	2300      	movs	r3, #0
 80017f8:	613b      	str	r3, [r7, #16]
 80017fa:	4b16      	ldr	r3, [pc, #88]	; (8001854 <HAL_ADC_MspInit+0xdc>)
 80017fc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80017fe:	4a15      	ldr	r2, [pc, #84]	; (8001854 <HAL_ADC_MspInit+0xdc>)
 8001800:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001804:	6453      	str	r3, [r2, #68]	; 0x44
 8001806:	4b13      	ldr	r3, [pc, #76]	; (8001854 <HAL_ADC_MspInit+0xdc>)
 8001808:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800180a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800180e:	613b      	str	r3, [r7, #16]
 8001810:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001812:	2300      	movs	r3, #0
 8001814:	60fb      	str	r3, [r7, #12]
 8001816:	4b0f      	ldr	r3, [pc, #60]	; (8001854 <HAL_ADC_MspInit+0xdc>)
 8001818:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800181a:	4a0e      	ldr	r2, [pc, #56]	; (8001854 <HAL_ADC_MspInit+0xdc>)
 800181c:	f043 0304 	orr.w	r3, r3, #4
 8001820:	6313      	str	r3, [r2, #48]	; 0x30
 8001822:	4b0c      	ldr	r3, [pc, #48]	; (8001854 <HAL_ADC_MspInit+0xdc>)
 8001824:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001826:	f003 0304 	and.w	r3, r3, #4
 800182a:	60fb      	str	r3, [r7, #12]
 800182c:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 800182e:	2302      	movs	r3, #2
 8001830:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001832:	2303      	movs	r3, #3
 8001834:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001836:	2300      	movs	r3, #0
 8001838:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800183a:	f107 031c 	add.w	r3, r7, #28
 800183e:	4619      	mov	r1, r3
 8001840:	4805      	ldr	r0, [pc, #20]	; (8001858 <HAL_ADC_MspInit+0xe0>)
 8001842:	f002 ffe3 	bl	800480c <HAL_GPIO_Init>
}
 8001846:	bf00      	nop
 8001848:	3730      	adds	r7, #48	; 0x30
 800184a:	46bd      	mov	sp, r7
 800184c:	bd80      	pop	{r7, pc}
 800184e:	bf00      	nop
 8001850:	40012000 	.word	0x40012000
 8001854:	40023800 	.word	0x40023800
 8001858:	40020800 	.word	0x40020800
 800185c:	40012100 	.word	0x40012100

08001860 <ADC_TS_Voltage>:
uint16_t adc_vehic_volt;
uint16_t diff_volt;
uint8_t pre = 0;

uint8_t ADC_TS_Voltage(uint16_t MAX_TS_VOLTAGE, uint16_t MIN_TS_VOLTAGE)
{
 8001860:	b5b0      	push	{r4, r5, r7, lr}
 8001862:	b082      	sub	sp, #8
 8001864:	af00      	add	r7, sp, #0
 8001866:	4603      	mov	r3, r0
 8001868:	460a      	mov	r2, r1
 800186a:	80fb      	strh	r3, [r7, #6]
 800186c:	4613      	mov	r3, r2
 800186e:	80bb      	strh	r3, [r7, #4]
	//Vehicle side
	HAL_ADC_Start(&hadc1);
 8001870:	4853      	ldr	r0, [pc, #332]	; (80019c0 <ADC_TS_Voltage+0x160>)
 8001872:	f001 fccd 	bl	8003210 <HAL_ADC_Start>
	HAL_ADC_PollForConversion(&hadc1, 100); // poll for conversion
 8001876:	2164      	movs	r1, #100	; 0x64
 8001878:	4851      	ldr	r0, [pc, #324]	; (80019c0 <ADC_TS_Voltage+0x160>)
 800187a:	f001 fdab 	bl	80033d4 <HAL_ADC_PollForConversion>
	raw_adc_vehic_volt = HAL_ADC_GetValue(&hadc1); // get the adc value
 800187e:	4850      	ldr	r0, [pc, #320]	; (80019c0 <ADC_TS_Voltage+0x160>)
 8001880:	f001 fe2c 	bl	80034dc <HAL_ADC_GetValue>
 8001884:	4603      	mov	r3, r0
 8001886:	b29a      	uxth	r2, r3
 8001888:	4b4e      	ldr	r3, [pc, #312]	; (80019c4 <ADC_TS_Voltage+0x164>)
 800188a:	801a      	strh	r2, [r3, #0]
	HAL_ADC_Stop(&hadc1); // stop adc
 800188c:	484c      	ldr	r0, [pc, #304]	; (80019c0 <ADC_TS_Voltage+0x160>)
 800188e:	f001 fd6f 	bl	8003370 <HAL_ADC_Stop>
	//Accu side
	HAL_ADC_Start(&hadc2);
 8001892:	484d      	ldr	r0, [pc, #308]	; (80019c8 <ADC_TS_Voltage+0x168>)
 8001894:	f001 fcbc 	bl	8003210 <HAL_ADC_Start>
	HAL_ADC_PollForConversion(&hadc2, 100); // poll for conversion
 8001898:	2164      	movs	r1, #100	; 0x64
 800189a:	484b      	ldr	r0, [pc, #300]	; (80019c8 <ADC_TS_Voltage+0x168>)
 800189c:	f001 fd9a 	bl	80033d4 <HAL_ADC_PollForConversion>
	raw_adc_accu_volt = HAL_ADC_GetValue(&hadc2); // get the adc value
 80018a0:	4849      	ldr	r0, [pc, #292]	; (80019c8 <ADC_TS_Voltage+0x168>)
 80018a2:	f001 fe1b 	bl	80034dc <HAL_ADC_GetValue>
 80018a6:	4603      	mov	r3, r0
 80018a8:	b29a      	uxth	r2, r3
 80018aa:	4b48      	ldr	r3, [pc, #288]	; (80019cc <ADC_TS_Voltage+0x16c>)
 80018ac:	801a      	strh	r2, [r3, #0]
	HAL_ADC_Stop(&hadc2); // stop adc
 80018ae:	4846      	ldr	r0, [pc, #280]	; (80019c8 <ADC_TS_Voltage+0x168>)
 80018b0:	f001 fd5e 	bl	8003370 <HAL_ADC_Stop>

	adc_accu_volt = (3.3/4095.0)* raw_adc_accu_volt * 175.5;
 80018b4:	4b45      	ldr	r3, [pc, #276]	; (80019cc <ADC_TS_Voltage+0x16c>)
 80018b6:	881b      	ldrh	r3, [r3, #0]
 80018b8:	4618      	mov	r0, r3
 80018ba:	f7fe fddf 	bl	800047c <__aeabi_i2d>
 80018be:	a33a      	add	r3, pc, #232	; (adr r3, 80019a8 <ADC_TS_Voltage+0x148>)
 80018c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80018c4:	f7fe fe44 	bl	8000550 <__aeabi_dmul>
 80018c8:	4602      	mov	r2, r0
 80018ca:	460b      	mov	r3, r1
 80018cc:	4610      	mov	r0, r2
 80018ce:	4619      	mov	r1, r3
 80018d0:	a337      	add	r3, pc, #220	; (adr r3, 80019b0 <ADC_TS_Voltage+0x150>)
 80018d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80018d6:	f7fe fe3b 	bl	8000550 <__aeabi_dmul>
 80018da:	4602      	mov	r2, r0
 80018dc:	460b      	mov	r3, r1
 80018de:	4610      	mov	r0, r2
 80018e0:	4619      	mov	r1, r3
 80018e2:	f7ff f90d 	bl	8000b00 <__aeabi_d2uiz>
 80018e6:	4603      	mov	r3, r0
 80018e8:	b29a      	uxth	r2, r3
 80018ea:	4b39      	ldr	r3, [pc, #228]	; (80019d0 <ADC_TS_Voltage+0x170>)
 80018ec:	801a      	strh	r2, [r3, #0]
	adc_vehic_volt = (3.3/4095.0)* raw_adc_vehic_volt * 175.5;
 80018ee:	4b35      	ldr	r3, [pc, #212]	; (80019c4 <ADC_TS_Voltage+0x164>)
 80018f0:	881b      	ldrh	r3, [r3, #0]
 80018f2:	4618      	mov	r0, r3
 80018f4:	f7fe fdc2 	bl	800047c <__aeabi_i2d>
 80018f8:	a32b      	add	r3, pc, #172	; (adr r3, 80019a8 <ADC_TS_Voltage+0x148>)
 80018fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80018fe:	f7fe fe27 	bl	8000550 <__aeabi_dmul>
 8001902:	4602      	mov	r2, r0
 8001904:	460b      	mov	r3, r1
 8001906:	4610      	mov	r0, r2
 8001908:	4619      	mov	r1, r3
 800190a:	a329      	add	r3, pc, #164	; (adr r3, 80019b0 <ADC_TS_Voltage+0x150>)
 800190c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001910:	f7fe fe1e 	bl	8000550 <__aeabi_dmul>
 8001914:	4602      	mov	r2, r0
 8001916:	460b      	mov	r3, r1
 8001918:	4610      	mov	r0, r2
 800191a:	4619      	mov	r1, r3
 800191c:	f7ff f8f0 	bl	8000b00 <__aeabi_d2uiz>
 8001920:	4603      	mov	r3, r0
 8001922:	b29a      	uxth	r2, r3
 8001924:	4b2b      	ldr	r3, [pc, #172]	; (80019d4 <ADC_TS_Voltage+0x174>)
 8001926:	801a      	strh	r2, [r3, #0]
	diff_volt = adc_accu_volt - adc_vehic_volt;
 8001928:	4b29      	ldr	r3, [pc, #164]	; (80019d0 <ADC_TS_Voltage+0x170>)
 800192a:	881a      	ldrh	r2, [r3, #0]
 800192c:	4b29      	ldr	r3, [pc, #164]	; (80019d4 <ADC_TS_Voltage+0x174>)
 800192e:	881b      	ldrh	r3, [r3, #0]
 8001930:	1ad3      	subs	r3, r2, r3
 8001932:	b29a      	uxth	r2, r3
 8001934:	4b28      	ldr	r3, [pc, #160]	; (80019d8 <ADC_TS_Voltage+0x178>)
 8001936:	801a      	strh	r2, [r3, #0]

	if(adc_accu_volt - adc_vehic_volt < 1) diff_volt = 0;
 8001938:	4b25      	ldr	r3, [pc, #148]	; (80019d0 <ADC_TS_Voltage+0x170>)
 800193a:	881b      	ldrh	r3, [r3, #0]
 800193c:	461a      	mov	r2, r3
 800193e:	4b25      	ldr	r3, [pc, #148]	; (80019d4 <ADC_TS_Voltage+0x174>)
 8001940:	881b      	ldrh	r3, [r3, #0]
 8001942:	1ad3      	subs	r3, r2, r3
 8001944:	2b00      	cmp	r3, #0
 8001946:	dc02      	bgt.n	800194e <ADC_TS_Voltage+0xee>
 8001948:	4b23      	ldr	r3, [pc, #140]	; (80019d8 <ADC_TS_Voltage+0x178>)
 800194a:	2200      	movs	r2, #0
 800194c:	801a      	strh	r2, [r3, #0]

	if(diff_volt <= 0.1 * MAX_TS_VOLTAGE && MIN_TS_VOLTAGE < adc_accu_volt)
 800194e:	4b22      	ldr	r3, [pc, #136]	; (80019d8 <ADC_TS_Voltage+0x178>)
 8001950:	881b      	ldrh	r3, [r3, #0]
 8001952:	4618      	mov	r0, r3
 8001954:	f7fe fd92 	bl	800047c <__aeabi_i2d>
 8001958:	4604      	mov	r4, r0
 800195a:	460d      	mov	r5, r1
 800195c:	88fb      	ldrh	r3, [r7, #6]
 800195e:	4618      	mov	r0, r3
 8001960:	f7fe fd8c 	bl	800047c <__aeabi_i2d>
 8001964:	a314      	add	r3, pc, #80	; (adr r3, 80019b8 <ADC_TS_Voltage+0x158>)
 8001966:	e9d3 2300 	ldrd	r2, r3, [r3]
 800196a:	f7fe fdf1 	bl	8000550 <__aeabi_dmul>
 800196e:	4602      	mov	r2, r0
 8001970:	460b      	mov	r3, r1
 8001972:	4620      	mov	r0, r4
 8001974:	4629      	mov	r1, r5
 8001976:	f7ff f867 	bl	8000a48 <__aeabi_dcmple>
 800197a:	4603      	mov	r3, r0
 800197c:	2b00      	cmp	r3, #0
 800197e:	d008      	beq.n	8001992 <ADC_TS_Voltage+0x132>
 8001980:	4b13      	ldr	r3, [pc, #76]	; (80019d0 <ADC_TS_Voltage+0x170>)
 8001982:	881b      	ldrh	r3, [r3, #0]
 8001984:	88ba      	ldrh	r2, [r7, #4]
 8001986:	429a      	cmp	r2, r3
 8001988:	d203      	bcs.n	8001992 <ADC_TS_Voltage+0x132>
		pre = 1;
 800198a:	4b14      	ldr	r3, [pc, #80]	; (80019dc <ADC_TS_Voltage+0x17c>)
 800198c:	2201      	movs	r2, #1
 800198e:	701a      	strb	r2, [r3, #0]
 8001990:	e002      	b.n	8001998 <ADC_TS_Voltage+0x138>
	else
		pre = 0;
 8001992:	4b12      	ldr	r3, [pc, #72]	; (80019dc <ADC_TS_Voltage+0x17c>)
 8001994:	2200      	movs	r2, #0
 8001996:	701a      	strb	r2, [r3, #0]

	return pre;
 8001998:	4b10      	ldr	r3, [pc, #64]	; (80019dc <ADC_TS_Voltage+0x17c>)
 800199a:	781b      	ldrb	r3, [r3, #0]
}
 800199c:	4618      	mov	r0, r3
 800199e:	3708      	adds	r7, #8
 80019a0:	46bd      	mov	sp, r7
 80019a2:	bdb0      	pop	{r4, r5, r7, pc}
 80019a4:	f3af 8000 	nop.w
 80019a8:	e734d9b4 	.word	0xe734d9b4
 80019ac:	3f4a680c 	.word	0x3f4a680c
 80019b0:	00000000 	.word	0x00000000
 80019b4:	4065f000 	.word	0x4065f000
 80019b8:	9999999a 	.word	0x9999999a
 80019bc:	3fb99999 	.word	0x3fb99999
 80019c0:	200003b4 	.word	0x200003b4
 80019c4:	20000448 	.word	0x20000448
 80019c8:	200003fc 	.word	0x200003fc
 80019cc:	20000444 	.word	0x20000444
 80019d0:	20000446 	.word	0x20000446
 80019d4:	2000044a 	.word	0x2000044a
 80019d8:	2000044c 	.word	0x2000044c
 80019dc:	2000044e 	.word	0x2000044e

080019e0 <HAL_TIM_PeriodElapsedCallback>:
 * HLCK 96 MHz
 * APB1 48 MHz
 */

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80019e0:	b580      	push	{r7, lr}
 80019e2:	b082      	sub	sp, #8
 80019e4:	af00      	add	r7, sp, #0
 80019e6:	6078      	str	r0, [r7, #4]

CAN_interrupt();
 80019e8:	f000 fa46 	bl	8001e78 <CAN_interrupt>
}
 80019ec:	bf00      	nop
 80019ee:	3708      	adds	r7, #8
 80019f0:	46bd      	mov	sp, r7
 80019f2:	bd80      	pop	{r7, pc}

080019f4 <HAL_CAN_RxFifo0MsgPendingCallback>:


void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan)
   {
 80019f4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80019f6:	b089      	sub	sp, #36	; 0x24
 80019f8:	af06      	add	r7, sp, #24
 80019fa:	6078      	str	r0, [r7, #4]
    CAN_RX(hcan1);
 80019fc:	4e0f      	ldr	r6, [pc, #60]	; (8001a3c <HAL_CAN_RxFifo0MsgPendingCallback+0x48>)
 80019fe:	466d      	mov	r5, sp
 8001a00:	f106 0410 	add.w	r4, r6, #16
 8001a04:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001a06:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001a08:	e894 0003 	ldmia.w	r4, {r0, r1}
 8001a0c:	e885 0003 	stmia.w	r5, {r0, r1}
 8001a10:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 8001a14:	f000 fc00 	bl	8002218 <CAN_RX>
    CAN_RX_IVT(hcan2);
 8001a18:	4e09      	ldr	r6, [pc, #36]	; (8001a40 <HAL_CAN_RxFifo0MsgPendingCallback+0x4c>)
 8001a1a:	466d      	mov	r5, sp
 8001a1c:	f106 0410 	add.w	r4, r6, #16
 8001a20:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001a22:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001a24:	e894 0003 	ldmia.w	r4, {r0, r1}
 8001a28:	e885 0003 	stmia.w	r5, {r0, r1}
 8001a2c:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 8001a30:	f000 fcaa 	bl	8002388 <CAN_RX_IVT>
   }
 8001a34:	bf00      	nop
 8001a36:	370c      	adds	r7, #12
 8001a38:	46bd      	mov	sp, r7
 8001a3a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001a3c:	200009e4 	.word	0x200009e4
 8001a40:	20000a0c 	.word	0x20000a0c

08001a44 <BMS_init>:
	CAN_RX_IVT(hcan2);
}
*/

void BMS_init()
{
 8001a44:	b580      	push	{r7, lr}
 8001a46:	af00      	add	r7, sp, #0
	LTC6811_initialize();
 8001a48:	f7ff fa2e 	bl	8000ea8 <LTC6811_initialize>
}
 8001a4c:	bf00      	nop
 8001a4e:	bd80      	pop	{r7, pc}

08001a50 <BMS>:

void BMS()		// Battery Management System function for main loop.
{
 8001a50:	b580      	push	{r7, lr}
 8001a52:	b082      	sub	sp, #8
 8001a54:	af00      	add	r7, sp, #0
	uint8_t pec = 0;
 8001a56:	2300      	movs	r3, #0
 8001a58:	713b      	strb	r3, [r7, #4]
	static uint8_t selTemp = 0;
	//uint16_t VOV = MAX_VOLTAGE/16;					// Formeln aus Datenblatt S.65
	//uint16_t VUV = (MIN_VOLTAGE/16)-1;

	//precharge = 1 when complete and 0 when still charging
	precharge = ADC_TS_Voltage(MAX_TS_VOLTAGE, MIN_TS_VOLTAGE);
 8001a5a:	f240 1157 	movw	r1, #343	; 0x157
 8001a5e:	f240 202a 	movw	r0, #554	; 0x22a
 8001a62:	f7ff fefd 	bl	8001860 <ADC_TS_Voltage>
 8001a66:	4603      	mov	r3, r0
 8001a68:	461a      	mov	r2, r3
 8001a6a:	4b87      	ldr	r3, [pc, #540]	; (8001c88 <BMS+0x238>)
 8001a6c:	701a      	strb	r2, [r3, #0]

	for (uint8_t i = 0; i < NUM_STACK; i++)
 8001a6e:	2300      	movs	r3, #0
 8001a70:	71fb      	strb	r3, [r7, #7]
 8001a72:	e0bc      	b.n	8001bee <BMS+0x19e>
		cfg[i][4] = 0x00 | OV_flag[i];
		cfg[i][5] = 0x00 | (OV_flag[i]>>8);

*/
		//Balancing without flags
		cfg[i][0] = 0x3C | ((selTemp << 6) & 0xC0);		//cfg : Databytes in config register of the LTC6811
 8001a74:	4b85      	ldr	r3, [pc, #532]	; (8001c8c <BMS+0x23c>)
 8001a76:	781b      	ldrb	r3, [r3, #0]
 8001a78:	019b      	lsls	r3, r3, #6
 8001a7a:	b25b      	sxtb	r3, r3
 8001a7c:	f043 033c 	orr.w	r3, r3, #60	; 0x3c
 8001a80:	b25b      	sxtb	r3, r3
 8001a82:	79fa      	ldrb	r2, [r7, #7]
 8001a84:	b2d8      	uxtb	r0, r3
 8001a86:	4982      	ldr	r1, [pc, #520]	; (8001c90 <BMS+0x240>)
 8001a88:	4613      	mov	r3, r2
 8001a8a:	005b      	lsls	r3, r3, #1
 8001a8c:	4413      	add	r3, r2
 8001a8e:	005b      	lsls	r3, r3, #1
 8001a90:	440b      	add	r3, r1
 8001a92:	4602      	mov	r2, r0
 8001a94:	701a      	strb	r2, [r3, #0]
		cfg[i][1] = 0x00;
 8001a96:	79fa      	ldrb	r2, [r7, #7]
 8001a98:	497d      	ldr	r1, [pc, #500]	; (8001c90 <BMS+0x240>)
 8001a9a:	4613      	mov	r3, r2
 8001a9c:	005b      	lsls	r3, r3, #1
 8001a9e:	4413      	add	r3, r2
 8001aa0:	005b      	lsls	r3, r3, #1
 8001aa2:	440b      	add	r3, r1
 8001aa4:	3301      	adds	r3, #1
 8001aa6:	2200      	movs	r2, #0
 8001aa8:	701a      	strb	r2, [r3, #0]
		cfg[i][2] = 0x00;
 8001aaa:	79fa      	ldrb	r2, [r7, #7]
 8001aac:	4978      	ldr	r1, [pc, #480]	; (8001c90 <BMS+0x240>)
 8001aae:	4613      	mov	r3, r2
 8001ab0:	005b      	lsls	r3, r3, #1
 8001ab2:	4413      	add	r3, r2
 8001ab4:	005b      	lsls	r3, r3, #1
 8001ab6:	440b      	add	r3, r1
 8001ab8:	3302      	adds	r3, #2
 8001aba:	2200      	movs	r2, #0
 8001abc:	701a      	strb	r2, [r3, #0]
		cfg[i][3] = 0x00;
 8001abe:	79fa      	ldrb	r2, [r7, #7]
 8001ac0:	4973      	ldr	r1, [pc, #460]	; (8001c90 <BMS+0x240>)
 8001ac2:	4613      	mov	r3, r2
 8001ac4:	005b      	lsls	r3, r3, #1
 8001ac6:	4413      	add	r3, r2
 8001ac8:	005b      	lsls	r3, r3, #1
 8001aca:	440b      	add	r3, r1
 8001acc:	3303      	adds	r3, #3
 8001ace:	2200      	movs	r2, #0
 8001ad0:	701a      	strb	r2, [r3, #0]
		cfg[i][4] = 0x00;
 8001ad2:	79fa      	ldrb	r2, [r7, #7]
 8001ad4:	496e      	ldr	r1, [pc, #440]	; (8001c90 <BMS+0x240>)
 8001ad6:	4613      	mov	r3, r2
 8001ad8:	005b      	lsls	r3, r3, #1
 8001ada:	4413      	add	r3, r2
 8001adc:	005b      	lsls	r3, r3, #1
 8001ade:	440b      	add	r3, r1
 8001ae0:	3304      	adds	r3, #4
 8001ae2:	2200      	movs	r2, #0
 8001ae4:	701a      	strb	r2, [r3, #0]
		cfg[i][5] = 0x00;
 8001ae6:	79fa      	ldrb	r2, [r7, #7]
 8001ae8:	4969      	ldr	r1, [pc, #420]	; (8001c90 <BMS+0x240>)
 8001aea:	4613      	mov	r3, r2
 8001aec:	005b      	lsls	r3, r3, #1
 8001aee:	4413      	add	r3, r2
 8001af0:	005b      	lsls	r3, r3, #1
 8001af2:	440b      	add	r3, r1
 8001af4:	3305      	adds	r3, #5
 8001af6:	2200      	movs	r2, #0
 8001af8:	701a      	strb	r2, [r3, #0]

		if(balancing)
 8001afa:	4b66      	ldr	r3, [pc, #408]	; (8001c94 <BMS+0x244>)
 8001afc:	781b      	ldrb	r3, [r3, #0]
 8001afe:	2b00      	cmp	r3, #0
 8001b00:	d072      	beq.n	8001be8 <BMS+0x198>
		{
			if(selTemp < 3)
 8001b02:	4b62      	ldr	r3, [pc, #392]	; (8001c8c <BMS+0x23c>)
 8001b04:	781b      	ldrb	r3, [r3, #0]
 8001b06:	2b02      	cmp	r3, #2
 8001b08:	d86e      	bhi.n	8001be8 <BMS+0x198>
			{
				for(uint8_t j = 0; j < 8; j++)
 8001b0a:	2300      	movs	r3, #0
 8001b0c:	71bb      	strb	r3, [r7, #6]
 8001b0e:	e030      	b.n	8001b72 <BMS+0x122>
				{
					if(cellVoltages[i * NUM_STACK + j] - MAX_VOLTAGE > balanceMargin)cfg[i][4] |= 1 << j;
 8001b10:	79fa      	ldrb	r2, [r7, #7]
 8001b12:	4613      	mov	r3, r2
 8001b14:	005b      	lsls	r3, r3, #1
 8001b16:	4413      	add	r3, r2
 8001b18:	009b      	lsls	r3, r3, #2
 8001b1a:	461a      	mov	r2, r3
 8001b1c:	79bb      	ldrb	r3, [r7, #6]
 8001b1e:	4413      	add	r3, r2
 8001b20:	4a5d      	ldr	r2, [pc, #372]	; (8001c98 <BMS+0x248>)
 8001b22:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001b26:	f5a3 4318 	sub.w	r3, r3, #38912	; 0x9800
 8001b2a:	3b58      	subs	r3, #88	; 0x58
 8001b2c:	4a5b      	ldr	r2, [pc, #364]	; (8001c9c <BMS+0x24c>)
 8001b2e:	8812      	ldrh	r2, [r2, #0]
 8001b30:	4293      	cmp	r3, r2
 8001b32:	dd1b      	ble.n	8001b6c <BMS+0x11c>
 8001b34:	79fa      	ldrb	r2, [r7, #7]
 8001b36:	4956      	ldr	r1, [pc, #344]	; (8001c90 <BMS+0x240>)
 8001b38:	4613      	mov	r3, r2
 8001b3a:	005b      	lsls	r3, r3, #1
 8001b3c:	4413      	add	r3, r2
 8001b3e:	005b      	lsls	r3, r3, #1
 8001b40:	440b      	add	r3, r1
 8001b42:	3304      	adds	r3, #4
 8001b44:	781b      	ldrb	r3, [r3, #0]
 8001b46:	b25a      	sxtb	r2, r3
 8001b48:	79bb      	ldrb	r3, [r7, #6]
 8001b4a:	2101      	movs	r1, #1
 8001b4c:	fa01 f303 	lsl.w	r3, r1, r3
 8001b50:	b25b      	sxtb	r3, r3
 8001b52:	4313      	orrs	r3, r2
 8001b54:	b25b      	sxtb	r3, r3
 8001b56:	79fa      	ldrb	r2, [r7, #7]
 8001b58:	b2d8      	uxtb	r0, r3
 8001b5a:	494d      	ldr	r1, [pc, #308]	; (8001c90 <BMS+0x240>)
 8001b5c:	4613      	mov	r3, r2
 8001b5e:	005b      	lsls	r3, r3, #1
 8001b60:	4413      	add	r3, r2
 8001b62:	005b      	lsls	r3, r3, #1
 8001b64:	440b      	add	r3, r1
 8001b66:	3304      	adds	r3, #4
 8001b68:	4602      	mov	r2, r0
 8001b6a:	701a      	strb	r2, [r3, #0]
				for(uint8_t j = 0; j < 8; j++)
 8001b6c:	79bb      	ldrb	r3, [r7, #6]
 8001b6e:	3301      	adds	r3, #1
 8001b70:	71bb      	strb	r3, [r7, #6]
 8001b72:	79bb      	ldrb	r3, [r7, #6]
 8001b74:	2b07      	cmp	r3, #7
 8001b76:	d9cb      	bls.n	8001b10 <BMS+0xc0>
				}
				for(uint8_t j = 0; j < 3; j++)
 8001b78:	2300      	movs	r3, #0
 8001b7a:	717b      	strb	r3, [r7, #5]
 8001b7c:	e031      	b.n	8001be2 <BMS+0x192>
				{
					if(cellVoltages[i * NUM_STACK + j + 8] - MAX_VOLTAGE > balanceMargin)cfg[i][5] |= 1 << j;
 8001b7e:	79fa      	ldrb	r2, [r7, #7]
 8001b80:	4613      	mov	r3, r2
 8001b82:	005b      	lsls	r3, r3, #1
 8001b84:	4413      	add	r3, r2
 8001b86:	009b      	lsls	r3, r3, #2
 8001b88:	461a      	mov	r2, r3
 8001b8a:	797b      	ldrb	r3, [r7, #5]
 8001b8c:	4413      	add	r3, r2
 8001b8e:	3308      	adds	r3, #8
 8001b90:	4a41      	ldr	r2, [pc, #260]	; (8001c98 <BMS+0x248>)
 8001b92:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001b96:	f5a3 4318 	sub.w	r3, r3, #38912	; 0x9800
 8001b9a:	3b58      	subs	r3, #88	; 0x58
 8001b9c:	4a3f      	ldr	r2, [pc, #252]	; (8001c9c <BMS+0x24c>)
 8001b9e:	8812      	ldrh	r2, [r2, #0]
 8001ba0:	4293      	cmp	r3, r2
 8001ba2:	dd1b      	ble.n	8001bdc <BMS+0x18c>
 8001ba4:	79fa      	ldrb	r2, [r7, #7]
 8001ba6:	493a      	ldr	r1, [pc, #232]	; (8001c90 <BMS+0x240>)
 8001ba8:	4613      	mov	r3, r2
 8001baa:	005b      	lsls	r3, r3, #1
 8001bac:	4413      	add	r3, r2
 8001bae:	005b      	lsls	r3, r3, #1
 8001bb0:	440b      	add	r3, r1
 8001bb2:	3305      	adds	r3, #5
 8001bb4:	781b      	ldrb	r3, [r3, #0]
 8001bb6:	b25a      	sxtb	r2, r3
 8001bb8:	797b      	ldrb	r3, [r7, #5]
 8001bba:	2101      	movs	r1, #1
 8001bbc:	fa01 f303 	lsl.w	r3, r1, r3
 8001bc0:	b25b      	sxtb	r3, r3
 8001bc2:	4313      	orrs	r3, r2
 8001bc4:	b25b      	sxtb	r3, r3
 8001bc6:	79fa      	ldrb	r2, [r7, #7]
 8001bc8:	b2d8      	uxtb	r0, r3
 8001bca:	4931      	ldr	r1, [pc, #196]	; (8001c90 <BMS+0x240>)
 8001bcc:	4613      	mov	r3, r2
 8001bce:	005b      	lsls	r3, r3, #1
 8001bd0:	4413      	add	r3, r2
 8001bd2:	005b      	lsls	r3, r3, #1
 8001bd4:	440b      	add	r3, r1
 8001bd6:	3305      	adds	r3, #5
 8001bd8:	4602      	mov	r2, r0
 8001bda:	701a      	strb	r2, [r3, #0]
				for(uint8_t j = 0; j < 3; j++)
 8001bdc:	797b      	ldrb	r3, [r7, #5]
 8001bde:	3301      	adds	r3, #1
 8001be0:	717b      	strb	r3, [r7, #5]
 8001be2:	797b      	ldrb	r3, [r7, #5]
 8001be4:	2b02      	cmp	r3, #2
 8001be6:	d9ca      	bls.n	8001b7e <BMS+0x12e>
	for (uint8_t i = 0; i < NUM_STACK; i++)
 8001be8:	79fb      	ldrb	r3, [r7, #7]
 8001bea:	3301      	adds	r3, #1
 8001bec:	71fb      	strb	r3, [r7, #7]
 8001bee:	79fb      	ldrb	r3, [r7, #7]
 8001bf0:	2b0b      	cmp	r3, #11
 8001bf2:	f67f af3f 	bls.w	8001a74 <BMS+0x24>
	/*
	LTC6811_clrstat();
	HAL_Delay(3);
*/

	LTC6811_wrcfg(NUM_STACK, (uint8_t(*)[6])cfg);		// Write config
 8001bf6:	4926      	ldr	r1, [pc, #152]	; (8001c90 <BMS+0x240>)
 8001bf8:	200c      	movs	r0, #12
 8001bfa:	f7ff fa51 	bl	80010a0 <LTC6811_wrcfg>
	HAL_Delay(3);
 8001bfe:	2003      	movs	r0, #3
 8001c00:	f001 fa9e 	bl	8003140 <HAL_Delay>

	//wakeup_idle();									// read config
	//LTC6811_rdcfg();
	//HAL_Delay(3);

	LTC6811_adcv();										// measure voltages
 8001c04:	f7ff f9c8 	bl	8000f98 <LTC6811_adcv>
	HAL_Delay(3);
 8001c08:	2003      	movs	r0, #3
 8001c0a:	f001 fa99 	bl	8003140 <HAL_Delay>

	pec += LTC6811_rdcv(0, NUM_STACK, (uint16_t(*)[12])cellVoltages);	//read voltages
 8001c0e:	4a22      	ldr	r2, [pc, #136]	; (8001c98 <BMS+0x248>)
 8001c10:	210c      	movs	r1, #12
 8001c12:	2000      	movs	r0, #0
 8001c14:	f7ff fafc 	bl	8001210 <LTC6811_rdcv>
 8001c18:	4603      	mov	r3, r0
 8001c1a:	461a      	mov	r2, r3
 8001c1c:	793b      	ldrb	r3, [r7, #4]
 8001c1e:	4413      	add	r3, r2
 8001c20:	713b      	strb	r3, [r7, #4]
	HAL_Delay(3);
 8001c22:	2003      	movs	r0, #3
 8001c24:	f001 fa8c 	bl	8003140 <HAL_Delay>

	LTC6811_adax();										// measure 3 celltemp
 8001c28:	f7ff f9f8 	bl	800101c <LTC6811_adax>
	HAL_Delay(3);
 8001c2c:	2003      	movs	r0, #3
 8001c2e:	f001 fa87 	bl	8003140 <HAL_Delay>

	pec += LTC6811_rdaux(0, NUM_STACK, (uint16_t(*)[6])slaveGPIOs);	// read celltemp
 8001c32:	4a1b      	ldr	r2, [pc, #108]	; (8001ca0 <BMS+0x250>)
 8001c34:	210c      	movs	r1, #12
 8001c36:	2000      	movs	r0, #0
 8001c38:	f7ff fbe0 	bl	80013fc <LTC6811_rdaux>
 8001c3c:	4603      	mov	r3, r0
 8001c3e:	b2da      	uxtb	r2, r3
 8001c40:	793b      	ldrb	r3, [r7, #4]
 8001c42:	4413      	add	r3, r2
 8001c44:	713b      	strb	r3, [r7, #4]
	HAL_Delay(3);
 8001c46:	2003      	movs	r0, #3
 8001c48:	f001 fa7a 	bl	8003140 <HAL_Delay>

	//pec += LTC6811_rdstatb(NUM_STACK, OV_flag, UV_flag, r_statb);
	//HAL_Delay(3);


	convertVoltage();
 8001c4c:	f000 f82a 	bl	8001ca4 <convertVoltage>

	convertTemperature(selTemp);
 8001c50:	4b0e      	ldr	r3, [pc, #56]	; (8001c8c <BMS+0x23c>)
 8001c52:	781b      	ldrb	r3, [r3, #0]
 8001c54:	4618      	mov	r0, r3
 8001c56:	f000 f97d 	bl	8001f54 <convertTemperature>

	wakeup_idle();
	LTC6811_rdstat();
*/

	if (selTemp < 3)		// Variable for cycling the multiplexers for temp measurement.
 8001c5a:	4b0c      	ldr	r3, [pc, #48]	; (8001c8c <BMS+0x23c>)
 8001c5c:	781b      	ldrb	r3, [r3, #0]
 8001c5e:	2b02      	cmp	r3, #2
 8001c60:	d806      	bhi.n	8001c70 <BMS+0x220>
	{
		selTemp++;
 8001c62:	4b0a      	ldr	r3, [pc, #40]	; (8001c8c <BMS+0x23c>)
 8001c64:	781b      	ldrb	r3, [r3, #0]
 8001c66:	3301      	adds	r3, #1
 8001c68:	b2da      	uxtb	r2, r3
 8001c6a:	4b08      	ldr	r3, [pc, #32]	; (8001c8c <BMS+0x23c>)
 8001c6c:	701a      	strb	r2, [r3, #0]
 8001c6e:	e002      	b.n	8001c76 <BMS+0x226>
		//CAN_interrupt();
	}


	else
		selTemp = 0;
 8001c70:	4b06      	ldr	r3, [pc, #24]	; (8001c8c <BMS+0x23c>)
 8001c72:	2200      	movs	r2, #0
 8001c74:	701a      	strb	r2, [r3, #0]

	can_put_data();
 8001c76:	f000 fb29 	bl	80022cc <can_put_data>

	send_usb();
 8001c7a:	f000 fa3b 	bl	80020f4 <send_usb>
}
 8001c7e:	bf00      	nop
 8001c80:	3708      	adds	r7, #8
 8001c82:	46bd      	mov	sp, r7
 8001c84:	bd80      	pop	{r7, pc}
 8001c86:	bf00      	nop
 8001c88:	2000044f 	.word	0x2000044f
 8001c8c:	200009d0 	.word	0x200009d0
 8001c90:	20000574 	.word	0x20000574
 8001c94:	20000450 	.word	0x20000450
 8001c98:	20000454 	.word	0x20000454
 8001c9c:	20000000 	.word	0x20000000
 8001ca0:	200005bc 	.word	0x200005bc

08001ca4 <convertVoltage>:

void convertVoltage()		//convert and sort Voltages
{
 8001ca4:	b480      	push	{r7}
 8001ca6:	b083      	sub	sp, #12
 8001ca8:	af00      	add	r7, sp, #0
	//double voltage[NUM_CELLS];


	for(uint8_t i = 0; i < NUM_CELLS; i++)
 8001caa:	2300      	movs	r3, #0
 8001cac:	71fb      	strb	r3, [r7, #7]
 8001cae:	e00f      	b.n	8001cd0 <convertVoltage+0x2c>
	{
		usb_voltages[i] = cellVoltages[i]/1000;
 8001cb0:	79fb      	ldrb	r3, [r7, #7]
 8001cb2:	4a3a      	ldr	r2, [pc, #232]	; (8001d9c <convertVoltage+0xf8>)
 8001cb4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001cb8:	4a39      	ldr	r2, [pc, #228]	; (8001da0 <convertVoltage+0xfc>)
 8001cba:	fba2 2303 	umull	r2, r3, r2, r3
 8001cbe:	099b      	lsrs	r3, r3, #6
 8001cc0:	b29a      	uxth	r2, r3
 8001cc2:	79fb      	ldrb	r3, [r7, #7]
 8001cc4:	b2d1      	uxtb	r1, r2
 8001cc6:	4a37      	ldr	r2, [pc, #220]	; (8001da4 <convertVoltage+0x100>)
 8001cc8:	54d1      	strb	r1, [r2, r3]
	for(uint8_t i = 0; i < NUM_CELLS; i++)
 8001cca:	79fb      	ldrb	r3, [r7, #7]
 8001ccc:	3301      	adds	r3, #1
 8001cce:	71fb      	strb	r3, [r7, #7]
 8001cd0:	79fb      	ldrb	r3, [r7, #7]
 8001cd2:	2b8f      	cmp	r3, #143	; 0x8f
 8001cd4:	d9ec      	bls.n	8001cb0 <convertVoltage+0xc>
	}

	//uint16_t cell_max = 42890;
	//uint16_t cell_min = 37789;

	uint16_t cell_max = cellVoltages[0];
 8001cd6:	4b31      	ldr	r3, [pc, #196]	; (8001d9c <convertVoltage+0xf8>)
 8001cd8:	881b      	ldrh	r3, [r3, #0]
 8001cda:	80bb      	strh	r3, [r7, #4]
	uint16_t cell_min = cellVoltages[0];
 8001cdc:	4b2f      	ldr	r3, [pc, #188]	; (8001d9c <convertVoltage+0xf8>)
 8001cde:	881b      	ldrh	r3, [r3, #0]
 8001ce0:	807b      	strh	r3, [r7, #2]
	for(uint8_t k = 0; k < NUM_STACK; k++)
 8001ce2:	2300      	movs	r3, #0
 8001ce4:	707b      	strb	r3, [r7, #1]
 8001ce6:	e03c      	b.n	8001d62 <convertVoltage+0xbe>
	{
		for(uint8_t i = 0; i < NUM_CELLS_STACK; i++)
 8001ce8:	2300      	movs	r3, #0
 8001cea:	703b      	strb	r3, [r7, #0]
 8001cec:	e033      	b.n	8001d56 <convertVoltage+0xb2>
		{
			if(cellVoltages[i + k * 12] > cell_max) cell_max = cellVoltages[i + k * 12];
 8001cee:	7839      	ldrb	r1, [r7, #0]
 8001cf0:	787a      	ldrb	r2, [r7, #1]
 8001cf2:	4613      	mov	r3, r2
 8001cf4:	005b      	lsls	r3, r3, #1
 8001cf6:	4413      	add	r3, r2
 8001cf8:	009b      	lsls	r3, r3, #2
 8001cfa:	440b      	add	r3, r1
 8001cfc:	4a27      	ldr	r2, [pc, #156]	; (8001d9c <convertVoltage+0xf8>)
 8001cfe:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001d02:	88ba      	ldrh	r2, [r7, #4]
 8001d04:	429a      	cmp	r2, r3
 8001d06:	d20b      	bcs.n	8001d20 <convertVoltage+0x7c>
 8001d08:	7839      	ldrb	r1, [r7, #0]
 8001d0a:	787a      	ldrb	r2, [r7, #1]
 8001d0c:	4613      	mov	r3, r2
 8001d0e:	005b      	lsls	r3, r3, #1
 8001d10:	4413      	add	r3, r2
 8001d12:	009b      	lsls	r3, r3, #2
 8001d14:	440b      	add	r3, r1
 8001d16:	4a21      	ldr	r2, [pc, #132]	; (8001d9c <convertVoltage+0xf8>)
 8001d18:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001d1c:	80bb      	strh	r3, [r7, #4]
 8001d1e:	e017      	b.n	8001d50 <convertVoltage+0xac>
			else if(cellVoltages[i + k * 12] < cell_min) cell_min = cellVoltages[i + k * 12];
 8001d20:	7839      	ldrb	r1, [r7, #0]
 8001d22:	787a      	ldrb	r2, [r7, #1]
 8001d24:	4613      	mov	r3, r2
 8001d26:	005b      	lsls	r3, r3, #1
 8001d28:	4413      	add	r3, r2
 8001d2a:	009b      	lsls	r3, r3, #2
 8001d2c:	440b      	add	r3, r1
 8001d2e:	4a1b      	ldr	r2, [pc, #108]	; (8001d9c <convertVoltage+0xf8>)
 8001d30:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001d34:	887a      	ldrh	r2, [r7, #2]
 8001d36:	429a      	cmp	r2, r3
 8001d38:	d90a      	bls.n	8001d50 <convertVoltage+0xac>
 8001d3a:	7839      	ldrb	r1, [r7, #0]
 8001d3c:	787a      	ldrb	r2, [r7, #1]
 8001d3e:	4613      	mov	r3, r2
 8001d40:	005b      	lsls	r3, r3, #1
 8001d42:	4413      	add	r3, r2
 8001d44:	009b      	lsls	r3, r3, #2
 8001d46:	440b      	add	r3, r1
 8001d48:	4a14      	ldr	r2, [pc, #80]	; (8001d9c <convertVoltage+0xf8>)
 8001d4a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001d4e:	807b      	strh	r3, [r7, #2]
		for(uint8_t i = 0; i < NUM_CELLS_STACK; i++)
 8001d50:	783b      	ldrb	r3, [r7, #0]
 8001d52:	3301      	adds	r3, #1
 8001d54:	703b      	strb	r3, [r7, #0]
 8001d56:	783b      	ldrb	r3, [r7, #0]
 8001d58:	2b0b      	cmp	r3, #11
 8001d5a:	d9c8      	bls.n	8001cee <convertVoltage+0x4a>
	for(uint8_t k = 0; k < NUM_STACK; k++)
 8001d5c:	787b      	ldrb	r3, [r7, #1]
 8001d5e:	3301      	adds	r3, #1
 8001d60:	707b      	strb	r3, [r7, #1]
 8001d62:	787b      	ldrb	r3, [r7, #1]
 8001d64:	2b0b      	cmp	r3, #11
 8001d66:	d9bf      	bls.n	8001ce8 <convertVoltage+0x44>
			//voltage[i + k * 12] = (double)cellVoltages[i + k * 12]/10000;
			//printf(" Stack %d Cell %d = %.4f V \r\n", k, i, voltage[i + k * 12]);
		}
	}

	AMS1_databytes[0] = cell_min;
 8001d68:	887b      	ldrh	r3, [r7, #2]
 8001d6a:	b2da      	uxtb	r2, r3
 8001d6c:	4b0e      	ldr	r3, [pc, #56]	; (8001da8 <convertVoltage+0x104>)
 8001d6e:	701a      	strb	r2, [r3, #0]
	AMS1_databytes[1] = (cell_min >> 8);
 8001d70:	887b      	ldrh	r3, [r7, #2]
 8001d72:	0a1b      	lsrs	r3, r3, #8
 8001d74:	b29b      	uxth	r3, r3
 8001d76:	b2da      	uxtb	r2, r3
 8001d78:	4b0b      	ldr	r3, [pc, #44]	; (8001da8 <convertVoltage+0x104>)
 8001d7a:	705a      	strb	r2, [r3, #1]
	AMS1_databytes[2] = cell_max;
 8001d7c:	88bb      	ldrh	r3, [r7, #4]
 8001d7e:	b2da      	uxtb	r2, r3
 8001d80:	4b09      	ldr	r3, [pc, #36]	; (8001da8 <convertVoltage+0x104>)
 8001d82:	709a      	strb	r2, [r3, #2]
	AMS1_databytes[3] = (cell_max >> 8);
 8001d84:	88bb      	ldrh	r3, [r7, #4]
 8001d86:	0a1b      	lsrs	r3, r3, #8
 8001d88:	b29b      	uxth	r3, r3
 8001d8a:	b2da      	uxtb	r2, r3
 8001d8c:	4b06      	ldr	r3, [pc, #24]	; (8001da8 <convertVoltage+0x104>)
 8001d8e:	70da      	strb	r2, [r3, #3]



}
 8001d90:	bf00      	nop
 8001d92:	370c      	adds	r7, #12
 8001d94:	46bd      	mov	sp, r7
 8001d96:	bc80      	pop	{r7}
 8001d98:	4770      	bx	lr
 8001d9a:	bf00      	nop
 8001d9c:	20000454 	.word	0x20000454
 8001da0:	10624dd3 	.word	0x10624dd3
 8001da4:	20000890 	.word	0x20000890
 8001da8:	200009b8 	.word	0x200009b8
 8001dac:	00000000 	.word	0x00000000

08001db0 <calculateTemperature>:


uint16_t calculateTemperature(uint16_t voltageCode, uint16_t referenceCode)		//convert temp
{
 8001db0:	b580      	push	{r7, lr}
 8001db2:	b084      	sub	sp, #16
 8001db4:	af00      	add	r7, sp, #0
 8001db6:	4603      	mov	r3, r0
 8001db8:	460a      	mov	r2, r1
 8001dba:	80fb      	strh	r3, [r7, #6]
 8001dbc:	4613      	mov	r3, r2
 8001dbe:	80bb      	strh	r3, [r7, #4]
	if(referenceCode - voltageCode != 0)
 8001dc0:	88ba      	ldrh	r2, [r7, #4]
 8001dc2:	88fb      	ldrh	r3, [r7, #6]
 8001dc4:	429a      	cmp	r2, r3
 8001dc6:	d03e      	beq.n	8001e46 <calculateTemperature+0x96>
	{
		uint32_t convert_R = (voltageCode * 100000)/(referenceCode - voltageCode);
 8001dc8:	88fb      	ldrh	r3, [r7, #6]
 8001dca:	4a29      	ldr	r2, [pc, #164]	; (8001e70 <calculateTemperature+0xc0>)
 8001dcc:	fb03 f202 	mul.w	r2, r3, r2
 8001dd0:	88b9      	ldrh	r1, [r7, #4]
 8001dd2:	88fb      	ldrh	r3, [r7, #6]
 8001dd4:	1acb      	subs	r3, r1, r3
 8001dd6:	fb92 f3f3 	sdiv	r3, r2, r3
 8001dda:	60fb      	str	r3, [r7, #12]
		return 1000.0 / ((1.0 / 298.15) - (log(10000.0 / convert_R) / 3435.0)) - 273150.0;
 8001ddc:	68f8      	ldr	r0, [r7, #12]
 8001dde:	f7fe fb3d 	bl	800045c <__aeabi_ui2d>
 8001de2:	4602      	mov	r2, r0
 8001de4:	460b      	mov	r3, r1
 8001de6:	a11a      	add	r1, pc, #104	; (adr r1, 8001e50 <calculateTemperature+0xa0>)
 8001de8:	e9d1 0100 	ldrd	r0, r1, [r1]
 8001dec:	f7fe fcda 	bl	80007a4 <__aeabi_ddiv>
 8001df0:	4602      	mov	r2, r0
 8001df2:	460b      	mov	r3, r1
 8001df4:	4610      	mov	r0, r2
 8001df6:	4619      	mov	r1, r3
 8001df8:	f00b ff80 	bl	800dcfc <log>
 8001dfc:	a316      	add	r3, pc, #88	; (adr r3, 8001e58 <calculateTemperature+0xa8>)
 8001dfe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001e02:	f7fe fccf 	bl	80007a4 <__aeabi_ddiv>
 8001e06:	4602      	mov	r2, r0
 8001e08:	460b      	mov	r3, r1
 8001e0a:	a115      	add	r1, pc, #84	; (adr r1, 8001e60 <calculateTemperature+0xb0>)
 8001e0c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8001e10:	f7fe f9e6 	bl	80001e0 <__aeabi_dsub>
 8001e14:	4602      	mov	r2, r0
 8001e16:	460b      	mov	r3, r1
 8001e18:	f04f 0000 	mov.w	r0, #0
 8001e1c:	4915      	ldr	r1, [pc, #84]	; (8001e74 <calculateTemperature+0xc4>)
 8001e1e:	f7fe fcc1 	bl	80007a4 <__aeabi_ddiv>
 8001e22:	4602      	mov	r2, r0
 8001e24:	460b      	mov	r3, r1
 8001e26:	4610      	mov	r0, r2
 8001e28:	4619      	mov	r1, r3
 8001e2a:	a30f      	add	r3, pc, #60	; (adr r3, 8001e68 <calculateTemperature+0xb8>)
 8001e2c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001e30:	f7fe f9d6 	bl	80001e0 <__aeabi_dsub>
 8001e34:	4602      	mov	r2, r0
 8001e36:	460b      	mov	r3, r1
 8001e38:	4610      	mov	r0, r2
 8001e3a:	4619      	mov	r1, r3
 8001e3c:	f7fe fe60 	bl	8000b00 <__aeabi_d2uiz>
 8001e40:	4603      	mov	r3, r0
 8001e42:	b29b      	uxth	r3, r3
 8001e44:	e000      	b.n	8001e48 <calculateTemperature+0x98>
	}
	else
		return 0x00;
 8001e46:	2300      	movs	r3, #0


}
 8001e48:	4618      	mov	r0, r3
 8001e4a:	3710      	adds	r7, #16
 8001e4c:	46bd      	mov	sp, r7
 8001e4e:	bd80      	pop	{r7, pc}
 8001e50:	00000000 	.word	0x00000000
 8001e54:	40c38800 	.word	0x40c38800
 8001e58:	00000000 	.word	0x00000000
 8001e5c:	40aad600 	.word	0x40aad600
 8001e60:	dcb5db83 	.word	0xdcb5db83
 8001e64:	3f6b79e1 	.word	0x3f6b79e1
 8001e68:	00000000 	.word	0x00000000
 8001e6c:	4110abf8 	.word	0x4110abf8
 8001e70:	000186a0 	.word	0x000186a0
 8001e74:	408f4000 	.word	0x408f4000

08001e78 <CAN_interrupt>:

void CAN_interrupt()
{
 8001e78:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001e7c:	b086      	sub	sp, #24
 8001e7e:	af00      	add	r7, sp, #0

	if (HAL_GetTick()>= last20 + 20)
 8001e80:	f001 f954 	bl	800312c <HAL_GetTick>
 8001e84:	4603      	mov	r3, r0
 8001e86:	2200      	movs	r2, #0
 8001e88:	613b      	str	r3, [r7, #16]
 8001e8a:	617a      	str	r2, [r7, #20]
 8001e8c:	4b2a      	ldr	r3, [pc, #168]	; (8001f38 <CAN_interrupt+0xc0>)
 8001e8e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001e92:	f112 0814 	adds.w	r8, r2, #20
 8001e96:	f143 0900 	adc.w	r9, r3, #0
 8001e9a:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8001e9e:	4611      	mov	r1, r2
 8001ea0:	4541      	cmp	r1, r8
 8001ea2:	eb73 0309 	sbcs.w	r3, r3, r9
 8001ea6:	d319      	bcc.n	8001edc <CAN_interrupt+0x64>
	{

		AMS0_databytes[6] |= (precharge << 4);
 8001ea8:	4b24      	ldr	r3, [pc, #144]	; (8001f3c <CAN_interrupt+0xc4>)
 8001eaa:	799b      	ldrb	r3, [r3, #6]
 8001eac:	b25a      	sxtb	r2, r3
 8001eae:	4b24      	ldr	r3, [pc, #144]	; (8001f40 <CAN_interrupt+0xc8>)
 8001eb0:	781b      	ldrb	r3, [r3, #0]
 8001eb2:	011b      	lsls	r3, r3, #4
 8001eb4:	b25b      	sxtb	r3, r3
 8001eb6:	4313      	orrs	r3, r2
 8001eb8:	b25b      	sxtb	r3, r3
 8001eba:	b2da      	uxtb	r2, r3
 8001ebc:	4b1f      	ldr	r3, [pc, #124]	; (8001f3c <CAN_interrupt+0xc4>)
 8001ebe:	719a      	strb	r2, [r3, #6]

		CAN_50(AMS0_databytes);
 8001ec0:	481e      	ldr	r0, [pc, #120]	; (8001f3c <CAN_interrupt+0xc4>)
 8001ec2:	f000 fa9d 	bl	8002400 <CAN_50>
		last20 = HAL_GetTick();
 8001ec6:	f001 f931 	bl	800312c <HAL_GetTick>
 8001eca:	4603      	mov	r3, r0
 8001ecc:	2200      	movs	r2, #0
 8001ece:	60bb      	str	r3, [r7, #8]
 8001ed0:	60fa      	str	r2, [r7, #12]
 8001ed2:	4b19      	ldr	r3, [pc, #100]	; (8001f38 <CAN_interrupt+0xc0>)
 8001ed4:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8001ed8:	e9c3 1200 	strd	r1, r2, [r3]

	}
	if (HAL_GetTick()>= last100 + 100)
 8001edc:	f001 f926 	bl	800312c <HAL_GetTick>
 8001ee0:	4603      	mov	r3, r0
 8001ee2:	2200      	movs	r2, #0
 8001ee4:	469a      	mov	sl, r3
 8001ee6:	4693      	mov	fp, r2
 8001ee8:	4b16      	ldr	r3, [pc, #88]	; (8001f44 <CAN_interrupt+0xcc>)
 8001eea:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001eee:	f112 0464 	adds.w	r4, r2, #100	; 0x64
 8001ef2:	f143 0500 	adc.w	r5, r3, #0
 8001ef6:	45a2      	cmp	sl, r4
 8001ef8:	eb7b 0305 	sbcs.w	r3, fp, r5
 8001efc:	d316      	bcc.n	8001f2c <CAN_interrupt+0xb4>
	{
		CAN_10(AMS1_databytes);
 8001efe:	4812      	ldr	r0, [pc, #72]	; (8001f48 <CAN_interrupt+0xd0>)
 8001f00:	f000 fac2 	bl	8002488 <CAN_10>

		HAL_GPIO_TogglePin(GPIOA, WDI_Pin);		// toggle watchdog
 8001f04:	2110      	movs	r1, #16
 8001f06:	4811      	ldr	r0, [pc, #68]	; (8001f4c <CAN_interrupt+0xd4>)
 8001f08:	f002 fe4d 	bl	8004ba6 <HAL_GPIO_TogglePin>
		HAL_GPIO_TogglePin(GPIOC, LED_GN_Pin);	// toggle LED
 8001f0c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001f10:	480f      	ldr	r0, [pc, #60]	; (8001f50 <CAN_interrupt+0xd8>)
 8001f12:	f002 fe48 	bl	8004ba6 <HAL_GPIO_TogglePin>
		last100 = HAL_GetTick();
 8001f16:	f001 f909 	bl	800312c <HAL_GetTick>
 8001f1a:	4603      	mov	r3, r0
 8001f1c:	2200      	movs	r2, #0
 8001f1e:	603b      	str	r3, [r7, #0]
 8001f20:	607a      	str	r2, [r7, #4]
 8001f22:	4b08      	ldr	r3, [pc, #32]	; (8001f44 <CAN_interrupt+0xcc>)
 8001f24:	e9d7 1200 	ldrd	r1, r2, [r7]
 8001f28:	e9c3 1200 	strd	r1, r2, [r3]
	}
}
 8001f2c:	bf00      	nop
 8001f2e:	3718      	adds	r7, #24
 8001f30:	46bd      	mov	sp, r7
 8001f32:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001f36:	bf00      	nop
 8001f38:	200009c0 	.word	0x200009c0
 8001f3c:	200009b0 	.word	0x200009b0
 8001f40:	2000044f 	.word	0x2000044f
 8001f44:	200009c8 	.word	0x200009c8
 8001f48:	200009b8 	.word	0x200009b8
 8001f4c:	40020000 	.word	0x40020000
 8001f50:	40020800 	.word	0x40020800

08001f54 <convertTemperature>:


void convertTemperature(uint8_t selTemp)		// sort temp
{
 8001f54:	b5b0      	push	{r4, r5, r7, lr}
 8001f56:	b088      	sub	sp, #32
 8001f58:	af00      	add	r7, sp, #0
 8001f5a:	4603      	mov	r3, r0
 8001f5c:	71fb      	strb	r3, [r7, #7]

	uint8_t indexOffset[12] = {9, 4, 11, 7, 6, 1, 0, 3, 10, 2, 5, 8};
 8001f5e:	4a5f      	ldr	r2, [pc, #380]	; (80020dc <convertTemperature+0x188>)
 8001f60:	f107 0308 	add.w	r3, r7, #8
 8001f64:	ca07      	ldmia	r2, {r0, r1, r2}
 8001f66:	e883 0007 	stmia.w	r3, {r0, r1, r2}
	for(uint8_t k = 0; k < NUM_STACK; k++)
 8001f6a:	2300      	movs	r3, #0
 8001f6c:	77fb      	strb	r3, [r7, #31]
 8001f6e:	e037      	b.n	8001fe0 <convertTemperature+0x8c>
	{
			for(uint8_t j = 0; j < 3; j++)
 8001f70:	2300      	movs	r3, #0
 8001f72:	77bb      	strb	r3, [r7, #30]
 8001f74:	e02e      	b.n	8001fd4 <convertTemperature+0x80>
			{
				temperature[k * NUM_CELLS_STACK + indexOffset[j + selTemp * 3]] = calculateTemperature(slaveGPIOs[j + k * 6], slaveGPIOs[5 + k * NUM_GPIO_STACK]);
 8001f76:	7fb9      	ldrb	r1, [r7, #30]
 8001f78:	7ffa      	ldrb	r2, [r7, #31]
 8001f7a:	4613      	mov	r3, r2
 8001f7c:	005b      	lsls	r3, r3, #1
 8001f7e:	4413      	add	r3, r2
 8001f80:	005b      	lsls	r3, r3, #1
 8001f82:	440b      	add	r3, r1
 8001f84:	4a56      	ldr	r2, [pc, #344]	; (80020e0 <convertTemperature+0x18c>)
 8001f86:	f832 0013 	ldrh.w	r0, [r2, r3, lsl #1]
 8001f8a:	7ffa      	ldrb	r2, [r7, #31]
 8001f8c:	4613      	mov	r3, r2
 8001f8e:	005b      	lsls	r3, r3, #1
 8001f90:	4413      	add	r3, r2
 8001f92:	005b      	lsls	r3, r3, #1
 8001f94:	3305      	adds	r3, #5
 8001f96:	4a52      	ldr	r2, [pc, #328]	; (80020e0 <convertTemperature+0x18c>)
 8001f98:	f832 5013 	ldrh.w	r5, [r2, r3, lsl #1]
 8001f9c:	7ffa      	ldrb	r2, [r7, #31]
 8001f9e:	4613      	mov	r3, r2
 8001fa0:	005b      	lsls	r3, r3, #1
 8001fa2:	4413      	add	r3, r2
 8001fa4:	009b      	lsls	r3, r3, #2
 8001fa6:	461c      	mov	r4, r3
 8001fa8:	7fb9      	ldrb	r1, [r7, #30]
 8001faa:	79fa      	ldrb	r2, [r7, #7]
 8001fac:	4613      	mov	r3, r2
 8001fae:	005b      	lsls	r3, r3, #1
 8001fb0:	4413      	add	r3, r2
 8001fb2:	440b      	add	r3, r1
 8001fb4:	3320      	adds	r3, #32
 8001fb6:	443b      	add	r3, r7
 8001fb8:	f813 3c18 	ldrb.w	r3, [r3, #-24]
 8001fbc:	441c      	add	r4, r3
 8001fbe:	4629      	mov	r1, r5
 8001fc0:	f7ff fef6 	bl	8001db0 <calculateTemperature>
 8001fc4:	4603      	mov	r3, r0
 8001fc6:	461a      	mov	r2, r3
 8001fc8:	4b46      	ldr	r3, [pc, #280]	; (80020e4 <convertTemperature+0x190>)
 8001fca:	f823 2014 	strh.w	r2, [r3, r4, lsl #1]
			for(uint8_t j = 0; j < 3; j++)
 8001fce:	7fbb      	ldrb	r3, [r7, #30]
 8001fd0:	3301      	adds	r3, #1
 8001fd2:	77bb      	strb	r3, [r7, #30]
 8001fd4:	7fbb      	ldrb	r3, [r7, #30]
 8001fd6:	2b02      	cmp	r3, #2
 8001fd8:	d9cd      	bls.n	8001f76 <convertTemperature+0x22>
	for(uint8_t k = 0; k < NUM_STACK; k++)
 8001fda:	7ffb      	ldrb	r3, [r7, #31]
 8001fdc:	3301      	adds	r3, #1
 8001fde:	77fb      	strb	r3, [r7, #31]
 8001fe0:	7ffb      	ldrb	r3, [r7, #31]
 8001fe2:	2b0b      	cmp	r3, #11
 8001fe4:	d9c4      	bls.n	8001f70 <convertTemperature+0x1c>
				}
			}
			*/
		//USB STUFF

	if(selTemp == 3)
 8001fe6:	79fb      	ldrb	r3, [r7, #7]
 8001fe8:	2b03      	cmp	r3, #3
 8001fea:	d172      	bne.n	80020d2 <convertTemperature+0x17e>
	{
		for(uint8_t i = 0; i < NUM_CELLS; i++)
 8001fec:	2300      	movs	r3, #0
 8001fee:	777b      	strb	r3, [r7, #29]
 8001ff0:	e00f      	b.n	8002012 <convertTemperature+0xbe>
		{
			usb_temperatures[i] = temperature[i]/1000;
 8001ff2:	7f7b      	ldrb	r3, [r7, #29]
 8001ff4:	4a3b      	ldr	r2, [pc, #236]	; (80020e4 <convertTemperature+0x190>)
 8001ff6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001ffa:	4a3b      	ldr	r2, [pc, #236]	; (80020e8 <convertTemperature+0x194>)
 8001ffc:	fba2 2303 	umull	r2, r3, r2, r3
 8002000:	099b      	lsrs	r3, r3, #6
 8002002:	b29a      	uxth	r2, r3
 8002004:	7f7b      	ldrb	r3, [r7, #29]
 8002006:	b2d1      	uxtb	r1, r2
 8002008:	4a38      	ldr	r2, [pc, #224]	; (80020ec <convertTemperature+0x198>)
 800200a:	54d1      	strb	r1, [r2, r3]
		for(uint8_t i = 0; i < NUM_CELLS; i++)
 800200c:	7f7b      	ldrb	r3, [r7, #29]
 800200e:	3301      	adds	r3, #1
 8002010:	777b      	strb	r3, [r7, #29]
 8002012:	7f7b      	ldrb	r3, [r7, #29]
 8002014:	2b8f      	cmp	r3, #143	; 0x8f
 8002016:	d9ec      	bls.n	8001ff2 <convertTemperature+0x9e>
		}

		//CAN stuff


		uint16_t temp_min = temperature[0];
 8002018:	4b32      	ldr	r3, [pc, #200]	; (80020e4 <convertTemperature+0x190>)
 800201a:	881b      	ldrh	r3, [r3, #0]
 800201c:	837b      	strh	r3, [r7, #26]
			uint16_t temp_max = temperature[0];
 800201e:	4b31      	ldr	r3, [pc, #196]	; (80020e4 <convertTemperature+0x190>)
 8002020:	881b      	ldrh	r3, [r3, #0]
 8002022:	833b      	strh	r3, [r7, #24]
		for(uint8_t k = 0; k < NUM_STACK; k++)
 8002024:	2300      	movs	r3, #0
 8002026:	75fb      	strb	r3, [r7, #23]
 8002028:	e050      	b.n	80020cc <convertTemperature+0x178>
			{
				for(uint8_t i = 0; i < NUM_CELLS_STACK; i++)
 800202a:	2300      	movs	r3, #0
 800202c:	75bb      	strb	r3, [r7, #22]
 800202e:	e033      	b.n	8002098 <convertTemperature+0x144>
				{
					if(temperature[i + k * 12] > temp_max) temp_max = temperature[i + k * 12];
 8002030:	7db9      	ldrb	r1, [r7, #22]
 8002032:	7dfa      	ldrb	r2, [r7, #23]
 8002034:	4613      	mov	r3, r2
 8002036:	005b      	lsls	r3, r3, #1
 8002038:	4413      	add	r3, r2
 800203a:	009b      	lsls	r3, r3, #2
 800203c:	440b      	add	r3, r1
 800203e:	4a29      	ldr	r2, [pc, #164]	; (80020e4 <convertTemperature+0x190>)
 8002040:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8002044:	8b3a      	ldrh	r2, [r7, #24]
 8002046:	429a      	cmp	r2, r3
 8002048:	d20b      	bcs.n	8002062 <convertTemperature+0x10e>
 800204a:	7db9      	ldrb	r1, [r7, #22]
 800204c:	7dfa      	ldrb	r2, [r7, #23]
 800204e:	4613      	mov	r3, r2
 8002050:	005b      	lsls	r3, r3, #1
 8002052:	4413      	add	r3, r2
 8002054:	009b      	lsls	r3, r3, #2
 8002056:	440b      	add	r3, r1
 8002058:	4a22      	ldr	r2, [pc, #136]	; (80020e4 <convertTemperature+0x190>)
 800205a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800205e:	833b      	strh	r3, [r7, #24]
 8002060:	e017      	b.n	8002092 <convertTemperature+0x13e>
					else if(temperature[i + k * 12] < temp_min) temp_min = temperature[i + k * 12];
 8002062:	7db9      	ldrb	r1, [r7, #22]
 8002064:	7dfa      	ldrb	r2, [r7, #23]
 8002066:	4613      	mov	r3, r2
 8002068:	005b      	lsls	r3, r3, #1
 800206a:	4413      	add	r3, r2
 800206c:	009b      	lsls	r3, r3, #2
 800206e:	440b      	add	r3, r1
 8002070:	4a1c      	ldr	r2, [pc, #112]	; (80020e4 <convertTemperature+0x190>)
 8002072:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8002076:	8b7a      	ldrh	r2, [r7, #26]
 8002078:	429a      	cmp	r2, r3
 800207a:	d90a      	bls.n	8002092 <convertTemperature+0x13e>
 800207c:	7db9      	ldrb	r1, [r7, #22]
 800207e:	7dfa      	ldrb	r2, [r7, #23]
 8002080:	4613      	mov	r3, r2
 8002082:	005b      	lsls	r3, r3, #1
 8002084:	4413      	add	r3, r2
 8002086:	009b      	lsls	r3, r3, #2
 8002088:	440b      	add	r3, r1
 800208a:	4a16      	ldr	r2, [pc, #88]	; (80020e4 <convertTemperature+0x190>)
 800208c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8002090:	837b      	strh	r3, [r7, #26]
				for(uint8_t i = 0; i < NUM_CELLS_STACK; i++)
 8002092:	7dbb      	ldrb	r3, [r7, #22]
 8002094:	3301      	adds	r3, #1
 8002096:	75bb      	strb	r3, [r7, #22]
 8002098:	7dbb      	ldrb	r3, [r7, #22]
 800209a:	2b0b      	cmp	r3, #11
 800209c:	d9c8      	bls.n	8002030 <convertTemperature+0xdc>
				}

				AMS1_databytes[4] = temp_min;
 800209e:	8b7b      	ldrh	r3, [r7, #26]
 80020a0:	b2da      	uxtb	r2, r3
 80020a2:	4b13      	ldr	r3, [pc, #76]	; (80020f0 <convertTemperature+0x19c>)
 80020a4:	711a      	strb	r2, [r3, #4]
				AMS1_databytes[5] = (temp_min >> 8);
 80020a6:	8b7b      	ldrh	r3, [r7, #26]
 80020a8:	0a1b      	lsrs	r3, r3, #8
 80020aa:	b29b      	uxth	r3, r3
 80020ac:	b2da      	uxtb	r2, r3
 80020ae:	4b10      	ldr	r3, [pc, #64]	; (80020f0 <convertTemperature+0x19c>)
 80020b0:	715a      	strb	r2, [r3, #5]
				AMS1_databytes[6] = temp_max;
 80020b2:	8b3b      	ldrh	r3, [r7, #24]
 80020b4:	b2da      	uxtb	r2, r3
 80020b6:	4b0e      	ldr	r3, [pc, #56]	; (80020f0 <convertTemperature+0x19c>)
 80020b8:	719a      	strb	r2, [r3, #6]
				AMS1_databytes[7] = (temp_max >> 8);
 80020ba:	8b3b      	ldrh	r3, [r7, #24]
 80020bc:	0a1b      	lsrs	r3, r3, #8
 80020be:	b29b      	uxth	r3, r3
 80020c0:	b2da      	uxtb	r2, r3
 80020c2:	4b0b      	ldr	r3, [pc, #44]	; (80020f0 <convertTemperature+0x19c>)
 80020c4:	71da      	strb	r2, [r3, #7]
		for(uint8_t k = 0; k < NUM_STACK; k++)
 80020c6:	7dfb      	ldrb	r3, [r7, #23]
 80020c8:	3301      	adds	r3, #1
 80020ca:	75fb      	strb	r3, [r7, #23]
 80020cc:	7dfb      	ldrb	r3, [r7, #23]
 80020ce:	2b0b      	cmp	r3, #11
 80020d0:	d9ab      	bls.n	800202a <convertTemperature+0xd6>
			}
	}
}
 80020d2:	bf00      	nop
 80020d4:	3720      	adds	r7, #32
 80020d6:	46bd      	mov	sp, r7
 80020d8:	bdb0      	pop	{r4, r5, r7, pc}
 80020da:	bf00      	nop
 80020dc:	0800e0f0 	.word	0x0800e0f0
 80020e0:	200005bc 	.word	0x200005bc
 80020e4:	2000064c 	.word	0x2000064c
 80020e8:	10624dd3 	.word	0x10624dd3
 80020ec:	20000920 	.word	0x20000920
 80020f0:	200009b8 	.word	0x200009b8

080020f4 <send_usb>:

void send_usb()
{
 80020f4:	b580      	push	{r7, lr}
 80020f6:	b082      	sub	sp, #8
 80020f8:	af00      	add	r7, sp, #0
	usb_data[NUM_CELLS * 2] = 0xff;
 80020fa:	4b11      	ldr	r3, [pc, #68]	; (8002140 <send_usb+0x4c>)
 80020fc:	22ff      	movs	r2, #255	; 0xff
 80020fe:	f883 2120 	strb.w	r2, [r3, #288]	; 0x120
	for(uint8_t i = 0; i < NUM_CELLS; i++)
 8002102:	2300      	movs	r3, #0
 8002104:	71fb      	strb	r3, [r7, #7]
 8002106:	e00f      	b.n	8002128 <send_usb+0x34>
	{
		usb_data[i] = usb_voltages[i];
 8002108:	79fa      	ldrb	r2, [r7, #7]
 800210a:	79fb      	ldrb	r3, [r7, #7]
 800210c:	490d      	ldr	r1, [pc, #52]	; (8002144 <send_usb+0x50>)
 800210e:	5c89      	ldrb	r1, [r1, r2]
 8002110:	4a0b      	ldr	r2, [pc, #44]	; (8002140 <send_usb+0x4c>)
 8002112:	54d1      	strb	r1, [r2, r3]
		usb_data[NUM_CELLS + i] = usb_temperatures[i];
 8002114:	79fa      	ldrb	r2, [r7, #7]
 8002116:	79fb      	ldrb	r3, [r7, #7]
 8002118:	3390      	adds	r3, #144	; 0x90
 800211a:	490b      	ldr	r1, [pc, #44]	; (8002148 <send_usb+0x54>)
 800211c:	5c89      	ldrb	r1, [r1, r2]
 800211e:	4a08      	ldr	r2, [pc, #32]	; (8002140 <send_usb+0x4c>)
 8002120:	54d1      	strb	r1, [r2, r3]
	for(uint8_t i = 0; i < NUM_CELLS; i++)
 8002122:	79fb      	ldrb	r3, [r7, #7]
 8002124:	3301      	adds	r3, #1
 8002126:	71fb      	strb	r3, [r7, #7]
 8002128:	79fb      	ldrb	r3, [r7, #7]
 800212a:	2b8f      	cmp	r3, #143	; 0x8f
 800212c:	d9ec      	bls.n	8002108 <send_usb+0x14>

	}

	CDC_Transmit_FS(usb_data, NUM_CELLS * 2 + 1);
 800212e:	f240 1121 	movw	r1, #289	; 0x121
 8002132:	4803      	ldr	r0, [pc, #12]	; (8002140 <send_usb+0x4c>)
 8002134:	f008 fcf4 	bl	800ab20 <CDC_Transmit_FS>
}
 8002138:	bf00      	nop
 800213a:	3708      	adds	r7, #8
 800213c:	46bd      	mov	sp, r7
 800213e:	bd80      	pop	{r7, pc}
 8002140:	2000076c 	.word	0x2000076c
 8002144:	20000890 	.word	0x20000890
 8002148:	20000920 	.word	0x20000920

0800214c <CAN_TX>:
CAN_TxHeaderTypeDef test_header = {0x069, 0 , CAN_ID_STD, CAN_RTR_DATA, 8};


	// transmit CAN Message
void CAN_TX(CAN_HandleTypeDef hcan, CAN_TxHeaderTypeDef TxHeader, uint8_t* TxData)
{
 800214c:	b084      	sub	sp, #16
 800214e:	b5b0      	push	{r4, r5, r7, lr}
 8002150:	b090      	sub	sp, #64	; 0x40
 8002152:	af0e      	add	r7, sp, #56	; 0x38
 8002154:	f107 0418 	add.w	r4, r7, #24
 8002158:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	uint32_t TxMailbox;
	if (HAL_CAN_AddTxMessage(&hcan, &TxHeader, TxData, &TxMailbox) != HAL_OK)
 800215c:	1d3b      	adds	r3, r7, #4
 800215e:	f107 0140 	add.w	r1, r7, #64	; 0x40
 8002162:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8002164:	f107 0018 	add.w	r0, r7, #24
 8002168:	f001 fe0a 	bl	8003d80 <HAL_CAN_AddTxMessage>
 800216c:	4603      	mov	r3, r0
 800216e:	2b00      	cmp	r3, #0
 8002170:	d018      	beq.n	80021a4 <CAN_TX+0x58>
	{
		CAN_TX(hcan, TxHeader, TxData);		//retry when failed
 8002172:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002174:	930c      	str	r3, [sp, #48]	; 0x30
 8002176:	ad06      	add	r5, sp, #24
 8002178:	f107 0440 	add.w	r4, r7, #64	; 0x40
 800217c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800217e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002180:	e894 0003 	ldmia.w	r4, {r0, r1}
 8002184:	e885 0003 	stmia.w	r5, {r0, r1}
 8002188:	466d      	mov	r5, sp
 800218a:	f107 0428 	add.w	r4, r7, #40	; 0x28
 800218e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002190:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002192:	e894 0003 	ldmia.w	r4, {r0, r1}
 8002196:	e885 0003 	stmia.w	r5, {r0, r1}
 800219a:	f107 0318 	add.w	r3, r7, #24
 800219e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80021a0:	f7ff ffd4 	bl	800214c <CAN_TX>
	}
}
 80021a4:	bf00      	nop
 80021a6:	3708      	adds	r7, #8
 80021a8:	46bd      	mov	sp, r7
 80021aa:	e8bd 40b0 	ldmia.w	sp!, {r4, r5, r7, lr}
 80021ae:	b004      	add	sp, #16
 80021b0:	4770      	bx	lr

080021b2 <CAN_TX_IVT>:

void CAN_TX_IVT(CAN_HandleTypeDef hcan, CAN_TxHeaderTypeDef TxHeader, uint8_t* TxData)
{
 80021b2:	b084      	sub	sp, #16
 80021b4:	b5b0      	push	{r4, r5, r7, lr}
 80021b6:	b090      	sub	sp, #64	; 0x40
 80021b8:	af0e      	add	r7, sp, #56	; 0x38
 80021ba:	f107 0418 	add.w	r4, r7, #24
 80021be:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	uint32_t TxMailbox2;
	if (HAL_CAN_AddTxMessage(&hcan, &TxHeader, TxData, &TxMailbox2) != HAL_OK)
 80021c2:	1d3b      	adds	r3, r7, #4
 80021c4:	f107 0140 	add.w	r1, r7, #64	; 0x40
 80021c8:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80021ca:	f107 0018 	add.w	r0, r7, #24
 80021ce:	f001 fdd7 	bl	8003d80 <HAL_CAN_AddTxMessage>
 80021d2:	4603      	mov	r3, r0
 80021d4:	2b00      	cmp	r3, #0
 80021d6:	d018      	beq.n	800220a <CAN_TX_IVT+0x58>
	{
		CAN_TX_IVT(hcan, TxHeader, TxData);		//retry when failed
 80021d8:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80021da:	930c      	str	r3, [sp, #48]	; 0x30
 80021dc:	ad06      	add	r5, sp, #24
 80021de:	f107 0440 	add.w	r4, r7, #64	; 0x40
 80021e2:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80021e4:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80021e6:	e894 0003 	ldmia.w	r4, {r0, r1}
 80021ea:	e885 0003 	stmia.w	r5, {r0, r1}
 80021ee:	466d      	mov	r5, sp
 80021f0:	f107 0428 	add.w	r4, r7, #40	; 0x28
 80021f4:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80021f6:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80021f8:	e894 0003 	ldmia.w	r4, {r0, r1}
 80021fc:	e885 0003 	stmia.w	r5, {r0, r1}
 8002200:	f107 0318 	add.w	r3, r7, #24
 8002204:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002206:	f7ff ffd4 	bl	80021b2 <CAN_TX_IVT>
	}
}
 800220a:	bf00      	nop
 800220c:	3708      	adds	r7, #8
 800220e:	46bd      	mov	sp, r7
 8002210:	e8bd 40b0 	ldmia.w	sp!, {r4, r5, r7, lr}
 8002214:	b004      	add	sp, #16
 8002216:	4770      	bx	lr

08002218 <CAN_RX>:

	// receive CAN Message
void CAN_RX(CAN_HandleTypeDef hcan)
{
 8002218:	b084      	sub	sp, #16
 800221a:	b580      	push	{r7, lr}
 800221c:	b08a      	sub	sp, #40	; 0x28
 800221e:	af00      	add	r7, sp, #0
 8002220:	f107 0c30 	add.w	ip, r7, #48	; 0x30
 8002224:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}

	CAN_RxHeaderTypeDef RxHeader;
	uint8_t RxData[8];

	if(read_sdc() == 0)
 8002228:	f000 fabc 	bl	80027a4 <read_sdc>
 800222c:	4603      	mov	r3, r0
 800222e:	2b00      	cmp	r3, #0
 8002230:	d111      	bne.n	8002256 <CAN_RX+0x3e>
			{
				ts_on = 0;
 8002232:	4b22      	ldr	r3, [pc, #136]	; (80022bc <CAN_RX+0xa4>)
 8002234:	2200      	movs	r2, #0
 8002236:	701a      	strb	r2, [r3, #0]
				ts_start = 0;
 8002238:	4b21      	ldr	r3, [pc, #132]	; (80022c0 <CAN_RX+0xa8>)
 800223a:	2200      	movs	r2, #0
 800223c:	701a      	strb	r2, [r3, #0]
				HAL_GPIO_WritePin(TS_ACTIVATE_GPIO_Port, TS_ACTIVATE_Pin, GPIO_PIN_RESET);
 800223e:	2200      	movs	r2, #0
 8002240:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002244:	481f      	ldr	r0, [pc, #124]	; (80022c4 <CAN_RX+0xac>)
 8002246:	f002 fc96 	bl	8004b76 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(AIR_P_SW_GPIO_Port, AIR_P_SW_Pin, GPIO_PIN_RESET);
 800224a:	2200      	movs	r2, #0
 800224c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002250:	481d      	ldr	r0, [pc, #116]	; (80022c8 <CAN_RX+0xb0>)
 8002252:	f002 fc90 	bl	8004b76 <HAL_GPIO_WritePin>
			}

	if (HAL_CAN_GetRxMessage(&hcan, CAN_RX_FIFO0, &RxHeader, RxData) != HAL_OK)
 8002256:	1d3b      	adds	r3, r7, #4
 8002258:	f107 020c 	add.w	r2, r7, #12
 800225c:	2100      	movs	r1, #0
 800225e:	f107 0030 	add.w	r0, r7, #48	; 0x30
 8002262:	f001 fe5c 	bl	8003f1e <HAL_CAN_GetRxMessage>
	{

	}

	if( RxHeader.StdId == 0x500)
 8002266:	68fb      	ldr	r3, [r7, #12]
 8002268:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 800226c:	d11f      	bne.n	80022ae <CAN_RX+0x96>
	{
		if(RxData[0] == 1)
 800226e:	793b      	ldrb	r3, [r7, #4]
 8002270:	2b01      	cmp	r3, #1
 8002272:	d108      	bne.n	8002286 <CAN_RX+0x6e>
		{

			HAL_GPIO_WritePin(TS_ACTIVATE_GPIO_Port, TS_ACTIVATE_Pin, GPIO_PIN_SET);
 8002274:	2201      	movs	r2, #1
 8002276:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800227a:	4812      	ldr	r0, [pc, #72]	; (80022c4 <CAN_RX+0xac>)
 800227c:	f002 fc7b 	bl	8004b76 <HAL_GPIO_WritePin>
			ts_on = 1;
 8002280:	4b0e      	ldr	r3, [pc, #56]	; (80022bc <CAN_RX+0xa4>)
 8002282:	2201      	movs	r2, #1
 8002284:	701a      	strb	r2, [r3, #0]
		}



		if(read_sdc() == 1)
 8002286:	f000 fa8d 	bl	80027a4 <read_sdc>
 800228a:	4603      	mov	r3, r0
 800228c:	2b01      	cmp	r3, #1
 800228e:	d108      	bne.n	80022a2 <CAN_RX+0x8a>
		{
			ts_on = 1;
 8002290:	4b0a      	ldr	r3, [pc, #40]	; (80022bc <CAN_RX+0xa4>)
 8002292:	2201      	movs	r2, #1
 8002294:	701a      	strb	r2, [r3, #0]

			if(RxData[1] == 1)
 8002296:	797b      	ldrb	r3, [r7, #5]
 8002298:	2b01      	cmp	r3, #1
 800229a:	d102      	bne.n	80022a2 <CAN_RX+0x8a>
					{
						ts_start = 1;
 800229c:	4b08      	ldr	r3, [pc, #32]	; (80022c0 <CAN_RX+0xa8>)
 800229e:	2201      	movs	r2, #1
 80022a0:	701a      	strb	r2, [r3, #0]
					}
		}


		if(RxData[1] == 1)
 80022a2:	797b      	ldrb	r3, [r7, #5]
 80022a4:	2b01      	cmp	r3, #1
 80022a6:	d102      	bne.n	80022ae <CAN_RX+0x96>
		{
			ts_start = 1;
 80022a8:	4b05      	ldr	r3, [pc, #20]	; (80022c0 <CAN_RX+0xa8>)
 80022aa:	2201      	movs	r2, #1
 80022ac:	701a      	strb	r2, [r3, #0]
		//AMS0_databytes[6]|= (ts_ready << 3);
	}

	// hier kann man weitere Nachrichten zum Empfangen hinzufügen

}
 80022ae:	bf00      	nop
 80022b0:	3728      	adds	r7, #40	; 0x28
 80022b2:	46bd      	mov	sp, r7
 80022b4:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80022b8:	b004      	add	sp, #16
 80022ba:	4770      	bx	lr
 80022bc:	200009e2 	.word	0x200009e2
 80022c0:	200009e3 	.word	0x200009e3
 80022c4:	40020400 	.word	0x40020400
 80022c8:	40020800 	.word	0x40020800

080022cc <can_put_data>:


void can_put_data()
{
 80022cc:	b598      	push	{r3, r4, r7, lr}
 80022ce:	af00      	add	r7, sp, #0
	AMS0_databytes[0] = adc_vehic_volt;
 80022d0:	4b24      	ldr	r3, [pc, #144]	; (8002364 <can_put_data+0x98>)
 80022d2:	881b      	ldrh	r3, [r3, #0]
 80022d4:	b2da      	uxtb	r2, r3
 80022d6:	4b24      	ldr	r3, [pc, #144]	; (8002368 <can_put_data+0x9c>)
 80022d8:	701a      	strb	r2, [r3, #0]
	AMS0_databytes[1] = (adc_vehic_volt >> 8);
 80022da:	4b22      	ldr	r3, [pc, #136]	; (8002364 <can_put_data+0x98>)
 80022dc:	881b      	ldrh	r3, [r3, #0]
 80022de:	0a1b      	lsrs	r3, r3, #8
 80022e0:	b29b      	uxth	r3, r3
 80022e2:	b2da      	uxtb	r2, r3
 80022e4:	4b20      	ldr	r3, [pc, #128]	; (8002368 <can_put_data+0x9c>)
 80022e6:	705a      	strb	r2, [r3, #1]
	AMS0_databytes[2] = current;
 80022e8:	4b20      	ldr	r3, [pc, #128]	; (800236c <can_put_data+0xa0>)
 80022ea:	881b      	ldrh	r3, [r3, #0]
 80022ec:	b2da      	uxtb	r2, r3
 80022ee:	4b1e      	ldr	r3, [pc, #120]	; (8002368 <can_put_data+0x9c>)
 80022f0:	709a      	strb	r2, [r3, #2]
	AMS0_databytes[3] = (current >> 8);
 80022f2:	4b1e      	ldr	r3, [pc, #120]	; (800236c <can_put_data+0xa0>)
 80022f4:	881b      	ldrh	r3, [r3, #0]
 80022f6:	0a1b      	lsrs	r3, r3, #8
 80022f8:	b29b      	uxth	r3, r3
 80022fa:	b2da      	uxtb	r2, r3
 80022fc:	4b1a      	ldr	r3, [pc, #104]	; (8002368 <can_put_data+0x9c>)
 80022fe:	70da      	strb	r2, [r3, #3]
	AMS0_databytes[6] =  0 |
			HAL_GPIO_ReadPin(SC_STATE_GPIO_Port, SC_STATE_Pin) |(HAL_GPIO_ReadPin(IMD_STATE_GPIO_Port, IMD_STATE_Pin)<<1) | (HAL_GPIO_ReadPin(TS_ACTIVATE_GPIO_Port, TS_ACTIVATE_Pin)<<2) | (get_ts_ready(ts_on, ts_start) << 3) | (precharge << 4);
 8002300:	2120      	movs	r1, #32
 8002302:	481b      	ldr	r0, [pc, #108]	; (8002370 <can_put_data+0xa4>)
 8002304:	f002 fc20 	bl	8004b48 <HAL_GPIO_ReadPin>
 8002308:	4603      	mov	r3, r0
 800230a:	b25c      	sxtb	r4, r3
 800230c:	2108      	movs	r1, #8
 800230e:	4819      	ldr	r0, [pc, #100]	; (8002374 <can_put_data+0xa8>)
 8002310:	f002 fc1a 	bl	8004b48 <HAL_GPIO_ReadPin>
 8002314:	4603      	mov	r3, r0
 8002316:	005b      	lsls	r3, r3, #1
 8002318:	b25b      	sxtb	r3, r3
 800231a:	4323      	orrs	r3, r4
 800231c:	b25c      	sxtb	r4, r3
 800231e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002322:	4815      	ldr	r0, [pc, #84]	; (8002378 <can_put_data+0xac>)
 8002324:	f002 fc10 	bl	8004b48 <HAL_GPIO_ReadPin>
 8002328:	4603      	mov	r3, r0
 800232a:	009b      	lsls	r3, r3, #2
 800232c:	b25b      	sxtb	r3, r3
 800232e:	4323      	orrs	r3, r4
 8002330:	b25c      	sxtb	r4, r3
 8002332:	4b12      	ldr	r3, [pc, #72]	; (800237c <can_put_data+0xb0>)
 8002334:	781b      	ldrb	r3, [r3, #0]
 8002336:	4a12      	ldr	r2, [pc, #72]	; (8002380 <can_put_data+0xb4>)
 8002338:	7812      	ldrb	r2, [r2, #0]
 800233a:	4611      	mov	r1, r2
 800233c:	4618      	mov	r0, r3
 800233e:	f000 fa87 	bl	8002850 <get_ts_ready>
 8002342:	4603      	mov	r3, r0
 8002344:	00db      	lsls	r3, r3, #3
 8002346:	b25b      	sxtb	r3, r3
 8002348:	4323      	orrs	r3, r4
 800234a:	b25a      	sxtb	r2, r3
 800234c:	4b0d      	ldr	r3, [pc, #52]	; (8002384 <can_put_data+0xb8>)
 800234e:	781b      	ldrb	r3, [r3, #0]
 8002350:	011b      	lsls	r3, r3, #4
 8002352:	b25b      	sxtb	r3, r3
 8002354:	4313      	orrs	r3, r2
 8002356:	b25b      	sxtb	r3, r3
 8002358:	b2da      	uxtb	r2, r3
	AMS0_databytes[6] =  0 |
 800235a:	4b03      	ldr	r3, [pc, #12]	; (8002368 <can_put_data+0x9c>)
 800235c:	719a      	strb	r2, [r3, #6]
}
 800235e:	bf00      	nop
 8002360:	bd98      	pop	{r3, r4, r7, pc}
 8002362:	bf00      	nop
 8002364:	2000044a 	.word	0x2000044a
 8002368:	200009b0 	.word	0x200009b0
 800236c:	200009e0 	.word	0x200009e0
 8002370:	40020800 	.word	0x40020800
 8002374:	40020000 	.word	0x40020000
 8002378:	40020400 	.word	0x40020400
 800237c:	200009e2 	.word	0x200009e2
 8002380:	200009e3 	.word	0x200009e3
 8002384:	2000044f 	.word	0x2000044f

08002388 <CAN_RX_IVT>:

void CAN_RX_IVT(CAN_HandleTypeDef hcan)
{
 8002388:	b084      	sub	sp, #16
 800238a:	b580      	push	{r7, lr}
 800238c:	b08a      	sub	sp, #40	; 0x28
 800238e:	af00      	add	r7, sp, #0
 8002390:	f107 0c30 	add.w	ip, r7, #48	; 0x30
 8002394:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
	CAN_RxHeaderTypeDef RxHeader;
	uint8_t RxData[6];

	if (HAL_CAN_GetRxMessage(&hcan, CAN_RX_FIFO0, &RxHeader, RxData) != HAL_OK)
 8002398:	1d3b      	adds	r3, r7, #4
 800239a:	f107 020c 	add.w	r2, r7, #12
 800239e:	2100      	movs	r1, #0
 80023a0:	f107 0030 	add.w	r0, r7, #48	; 0x30
 80023a4:	f001 fdbb 	bl	8003f1e <HAL_CAN_GetRxMessage>
	{

	}
	current_data = 0;
 80023a8:	4b12      	ldr	r3, [pc, #72]	; (80023f4 <CAN_RX_IVT+0x6c>)
 80023aa:	2200      	movs	r2, #0
 80023ac:	601a      	str	r2, [r3, #0]

	if(RxHeader.StdId == 0x521)
 80023ae:	68fb      	ldr	r3, [r7, #12]
 80023b0:	f240 5221 	movw	r2, #1313	; 0x521
 80023b4:	4293      	cmp	r3, r2
 80023b6:	d116      	bne.n	80023e6 <CAN_RX_IVT+0x5e>
		for(uint8_t i = 0; i < 5; i++)
		{
			current_data |= (RxData[5-i] << (i*8));
		}
*/
		current_data = RxData[5] | (RxData[4] << (1*8)) | (RxData[3] << (2*8)) | (RxData[2] << (3*8));
 80023b8:	7a7b      	ldrb	r3, [r7, #9]
 80023ba:	461a      	mov	r2, r3
 80023bc:	7a3b      	ldrb	r3, [r7, #8]
 80023be:	021b      	lsls	r3, r3, #8
 80023c0:	431a      	orrs	r2, r3
 80023c2:	79fb      	ldrb	r3, [r7, #7]
 80023c4:	041b      	lsls	r3, r3, #16
 80023c6:	431a      	orrs	r2, r3
 80023c8:	79bb      	ldrb	r3, [r7, #6]
 80023ca:	061b      	lsls	r3, r3, #24
 80023cc:	4313      	orrs	r3, r2
 80023ce:	461a      	mov	r2, r3
 80023d0:	4b08      	ldr	r3, [pc, #32]	; (80023f4 <CAN_RX_IVT+0x6c>)
 80023d2:	601a      	str	r2, [r3, #0]

		current = current_data/100;
 80023d4:	4b07      	ldr	r3, [pc, #28]	; (80023f4 <CAN_RX_IVT+0x6c>)
 80023d6:	681b      	ldr	r3, [r3, #0]
 80023d8:	4a07      	ldr	r2, [pc, #28]	; (80023f8 <CAN_RX_IVT+0x70>)
 80023da:	fba2 2303 	umull	r2, r3, r2, r3
 80023de:	095b      	lsrs	r3, r3, #5
 80023e0:	b29a      	uxth	r2, r3
 80023e2:	4b06      	ldr	r3, [pc, #24]	; (80023fc <CAN_RX_IVT+0x74>)
 80023e4:	801a      	strh	r2, [r3, #0]


	}


}
 80023e6:	bf00      	nop
 80023e8:	3728      	adds	r7, #40	; 0x28
 80023ea:	46bd      	mov	sp, r7
 80023ec:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80023f0:	b004      	add	sp, #16
 80023f2:	4770      	bx	lr
 80023f4:	200009dc 	.word	0x200009dc
 80023f8:	51eb851f 	.word	0x51eb851f
 80023fc:	200009e0 	.word	0x200009e0

08002400 <CAN_50>:

void CAN_50(uint8_t precharge_data[])		// CAN Messages transmitted with 50 Hz
{
 8002400:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002402:	b091      	sub	sp, #68	; 0x44
 8002404:	af0e      	add	r7, sp, #56	; 0x38
 8002406:	6078      	str	r0, [r7, #4]

	CAN_TX(hcan1, AMS0_header, precharge_data);
 8002408:	4e1a      	ldr	r6, [pc, #104]	; (8002474 <CAN_50+0x74>)
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	930c      	str	r3, [sp, #48]	; 0x30
 800240e:	4b1a      	ldr	r3, [pc, #104]	; (8002478 <CAN_50+0x78>)
 8002410:	ac06      	add	r4, sp, #24
 8002412:	461d      	mov	r5, r3
 8002414:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002416:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002418:	e895 0003 	ldmia.w	r5, {r0, r1}
 800241c:	e884 0003 	stmia.w	r4, {r0, r1}
 8002420:	466d      	mov	r5, sp
 8002422:	f106 0410 	add.w	r4, r6, #16
 8002426:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002428:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800242a:	e894 0003 	ldmia.w	r4, {r0, r1}
 800242e:	e885 0003 	stmia.w	r5, {r0, r1}
 8002432:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 8002436:	f7ff fe89 	bl	800214c <CAN_TX>
	CAN_TX_IVT(hcan2,test_header, test);
 800243a:	4e10      	ldr	r6, [pc, #64]	; (800247c <CAN_50+0x7c>)
 800243c:	4b10      	ldr	r3, [pc, #64]	; (8002480 <CAN_50+0x80>)
 800243e:	930c      	str	r3, [sp, #48]	; 0x30
 8002440:	4b10      	ldr	r3, [pc, #64]	; (8002484 <CAN_50+0x84>)
 8002442:	ac06      	add	r4, sp, #24
 8002444:	461d      	mov	r5, r3
 8002446:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002448:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800244a:	e895 0003 	ldmia.w	r5, {r0, r1}
 800244e:	e884 0003 	stmia.w	r4, {r0, r1}
 8002452:	466d      	mov	r5, sp
 8002454:	f106 0410 	add.w	r4, r6, #16
 8002458:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800245a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800245c:	e894 0003 	ldmia.w	r4, {r0, r1}
 8002460:	e885 0003 	stmia.w	r5, {r0, r1}
 8002464:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 8002468:	f7ff fea3 	bl	80021b2 <CAN_TX_IVT>
}
 800246c:	bf00      	nop
 800246e:	370c      	adds	r7, #12
 8002470:	46bd      	mov	sp, r7
 8002472:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002474:	200009e4 	.word	0x200009e4
 8002478:	20000004 	.word	0x20000004
 800247c:	20000a0c 	.word	0x20000a0c
 8002480:	200009d4 	.word	0x200009d4
 8002484:	20000034 	.word	0x20000034

08002488 <CAN_10>:

void CAN_10(uint8_t bms_data[])		// CAN Messages transmitted with 10 Hz
{
 8002488:	b5f0      	push	{r4, r5, r6, r7, lr}
 800248a:	b091      	sub	sp, #68	; 0x44
 800248c:	af0e      	add	r7, sp, #56	; 0x38
 800248e:	6078      	str	r0, [r7, #4]
	CAN_TX(hcan1, AMS1_header, bms_data);
 8002490:	4e0e      	ldr	r6, [pc, #56]	; (80024cc <CAN_10+0x44>)
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	930c      	str	r3, [sp, #48]	; 0x30
 8002496:	4b0e      	ldr	r3, [pc, #56]	; (80024d0 <CAN_10+0x48>)
 8002498:	ac06      	add	r4, sp, #24
 800249a:	461d      	mov	r5, r3
 800249c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800249e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80024a0:	e895 0003 	ldmia.w	r5, {r0, r1}
 80024a4:	e884 0003 	stmia.w	r4, {r0, r1}
 80024a8:	466d      	mov	r5, sp
 80024aa:	f106 0410 	add.w	r4, r6, #16
 80024ae:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80024b0:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80024b2:	e894 0003 	ldmia.w	r4, {r0, r1}
 80024b6:	e885 0003 	stmia.w	r5, {r0, r1}
 80024ba:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 80024be:	f7ff fe45 	bl	800214c <CAN_TX>
}
 80024c2:	bf00      	nop
 80024c4:	370c      	adds	r7, #12
 80024c6:	46bd      	mov	sp, r7
 80024c8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80024ca:	bf00      	nop
 80024cc:	200009e4 	.word	0x200009e4
 80024d0:	2000001c 	.word	0x2000001c

080024d4 <MX_CAN1_Init>:
CAN_HandleTypeDef hcan1;
CAN_HandleTypeDef hcan2;

/* CAN1 init function */
void MX_CAN1_Init(void)
{
 80024d4:	b580      	push	{r7, lr}
 80024d6:	b08a      	sub	sp, #40	; 0x28
 80024d8:	af00      	add	r7, sp, #0
  /* USER CODE END CAN1_Init 0 */

  /* USER CODE BEGIN CAN1_Init 1 */

  /* USER CODE END CAN1_Init 1 */
  hcan1.Instance = CAN1;
 80024da:	4b26      	ldr	r3, [pc, #152]	; (8002574 <MX_CAN1_Init+0xa0>)
 80024dc:	4a26      	ldr	r2, [pc, #152]	; (8002578 <MX_CAN1_Init+0xa4>)
 80024de:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 4;
 80024e0:	4b24      	ldr	r3, [pc, #144]	; (8002574 <MX_CAN1_Init+0xa0>)
 80024e2:	2204      	movs	r2, #4
 80024e4:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 80024e6:	4b23      	ldr	r3, [pc, #140]	; (8002574 <MX_CAN1_Init+0xa0>)
 80024e8:	2200      	movs	r2, #0
 80024ea:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 80024ec:	4b21      	ldr	r3, [pc, #132]	; (8002574 <MX_CAN1_Init+0xa0>)
 80024ee:	2200      	movs	r2, #0
 80024f0:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_3TQ;
 80024f2:	4b20      	ldr	r3, [pc, #128]	; (8002574 <MX_CAN1_Init+0xa0>)
 80024f4:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80024f8:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_2TQ;
 80024fa:	4b1e      	ldr	r3, [pc, #120]	; (8002574 <MX_CAN1_Init+0xa0>)
 80024fc:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8002500:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 8002502:	4b1c      	ldr	r3, [pc, #112]	; (8002574 <MX_CAN1_Init+0xa0>)
 8002504:	2200      	movs	r2, #0
 8002506:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = DISABLE;
 8002508:	4b1a      	ldr	r3, [pc, #104]	; (8002574 <MX_CAN1_Init+0xa0>)
 800250a:	2200      	movs	r2, #0
 800250c:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 800250e:	4b19      	ldr	r3, [pc, #100]	; (8002574 <MX_CAN1_Init+0xa0>)
 8002510:	2200      	movs	r2, #0
 8002512:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = DISABLE;
 8002514:	4b17      	ldr	r3, [pc, #92]	; (8002574 <MX_CAN1_Init+0xa0>)
 8002516:	2200      	movs	r2, #0
 8002518:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 800251a:	4b16      	ldr	r3, [pc, #88]	; (8002574 <MX_CAN1_Init+0xa0>)
 800251c:	2200      	movs	r2, #0
 800251e:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 8002520:	4b14      	ldr	r3, [pc, #80]	; (8002574 <MX_CAN1_Init+0xa0>)
 8002522:	2200      	movs	r2, #0
 8002524:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 8002526:	4813      	ldr	r0, [pc, #76]	; (8002574 <MX_CAN1_Init+0xa0>)
 8002528:	f001 fa0a 	bl	8003940 <HAL_CAN_Init>
 800252c:	4603      	mov	r3, r0
 800252e:	2b00      	cmp	r3, #0
 8002530:	d001      	beq.n	8002536 <MX_CAN1_Init+0x62>
  {
    Error_Handler();
 8002532:	f000 fb28 	bl	8002b86 <Error_Handler>
  }
  /* USER CODE BEGIN CAN1_Init 2 */

  CAN_FilterTypeDef canfilterconfig;

  canfilterconfig.FilterActivation = CAN_FILTER_ENABLE;
 8002536:	2301      	movs	r3, #1
 8002538:	623b      	str	r3, [r7, #32]
  canfilterconfig.FilterBank = 0;  // which filter bank to use from the assigned ones
 800253a:	2300      	movs	r3, #0
 800253c:	617b      	str	r3, [r7, #20]
  canfilterconfig.FilterFIFOAssignment = CAN_FILTER_FIFO0;
 800253e:	2300      	movs	r3, #0
 8002540:	613b      	str	r3, [r7, #16]
  canfilterconfig.FilterIdHigh = 0x500<<5;
 8002542:	f44f 4320 	mov.w	r3, #40960	; 0xa000
 8002546:	603b      	str	r3, [r7, #0]
  canfilterconfig.FilterIdLow = 0;
 8002548:	2300      	movs	r3, #0
 800254a:	607b      	str	r3, [r7, #4]
  canfilterconfig.FilterMaskIdHigh = 0x7FF<<5;
 800254c:	f64f 73e0 	movw	r3, #65504	; 0xffe0
 8002550:	60bb      	str	r3, [r7, #8]
  canfilterconfig.FilterMaskIdLow = 0x0000;
 8002552:	2300      	movs	r3, #0
 8002554:	60fb      	str	r3, [r7, #12]
  canfilterconfig.FilterMode = CAN_FILTERMODE_IDMASK;
 8002556:	2300      	movs	r3, #0
 8002558:	61bb      	str	r3, [r7, #24]
  canfilterconfig.FilterScale = CAN_FILTERSCALE_32BIT;
 800255a:	2301      	movs	r3, #1
 800255c:	61fb      	str	r3, [r7, #28]
  canfilterconfig.SlaveStartFilterBank = 14;  // how many filters to assign to the CAN1 (master can)
 800255e:	230e      	movs	r3, #14
 8002560:	627b      	str	r3, [r7, #36]	; 0x24

  HAL_CAN_ConfigFilter(&hcan1, &canfilterconfig);
 8002562:	463b      	mov	r3, r7
 8002564:	4619      	mov	r1, r3
 8002566:	4803      	ldr	r0, [pc, #12]	; (8002574 <MX_CAN1_Init+0xa0>)
 8002568:	f001 fae6 	bl	8003b38 <HAL_CAN_ConfigFilter>
  /* USER CODE END CAN1_Init 2 */

}
 800256c:	bf00      	nop
 800256e:	3728      	adds	r7, #40	; 0x28
 8002570:	46bd      	mov	sp, r7
 8002572:	bd80      	pop	{r7, pc}
 8002574:	200009e4 	.word	0x200009e4
 8002578:	40006400 	.word	0x40006400

0800257c <MX_CAN2_Init>:
/* CAN2 init function */
void MX_CAN2_Init(void)
{
 800257c:	b580      	push	{r7, lr}
 800257e:	b08a      	sub	sp, #40	; 0x28
 8002580:	af00      	add	r7, sp, #0
  /* USER CODE END CAN2_Init 0 */

  /* USER CODE BEGIN CAN2_Init 1 */

  /* USER CODE END CAN2_Init 1 */
  hcan2.Instance = CAN2;
 8002582:	4b26      	ldr	r3, [pc, #152]	; (800261c <MX_CAN2_Init+0xa0>)
 8002584:	4a26      	ldr	r2, [pc, #152]	; (8002620 <MX_CAN2_Init+0xa4>)
 8002586:	601a      	str	r2, [r3, #0]
  hcan2.Init.Prescaler = 8;
 8002588:	4b24      	ldr	r3, [pc, #144]	; (800261c <MX_CAN2_Init+0xa0>)
 800258a:	2208      	movs	r2, #8
 800258c:	605a      	str	r2, [r3, #4]
  hcan2.Init.Mode = CAN_MODE_NORMAL;
 800258e:	4b23      	ldr	r3, [pc, #140]	; (800261c <MX_CAN2_Init+0xa0>)
 8002590:	2200      	movs	r2, #0
 8002592:	609a      	str	r2, [r3, #8]
  hcan2.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8002594:	4b21      	ldr	r3, [pc, #132]	; (800261c <MX_CAN2_Init+0xa0>)
 8002596:	2200      	movs	r2, #0
 8002598:	60da      	str	r2, [r3, #12]
  hcan2.Init.TimeSeg1 = CAN_BS1_3TQ;
 800259a:	4b20      	ldr	r3, [pc, #128]	; (800261c <MX_CAN2_Init+0xa0>)
 800259c:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80025a0:	611a      	str	r2, [r3, #16]
  hcan2.Init.TimeSeg2 = CAN_BS2_2TQ;
 80025a2:	4b1e      	ldr	r3, [pc, #120]	; (800261c <MX_CAN2_Init+0xa0>)
 80025a4:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 80025a8:	615a      	str	r2, [r3, #20]
  hcan2.Init.TimeTriggeredMode = DISABLE;
 80025aa:	4b1c      	ldr	r3, [pc, #112]	; (800261c <MX_CAN2_Init+0xa0>)
 80025ac:	2200      	movs	r2, #0
 80025ae:	761a      	strb	r2, [r3, #24]
  hcan2.Init.AutoBusOff = DISABLE;
 80025b0:	4b1a      	ldr	r3, [pc, #104]	; (800261c <MX_CAN2_Init+0xa0>)
 80025b2:	2200      	movs	r2, #0
 80025b4:	765a      	strb	r2, [r3, #25]
  hcan2.Init.AutoWakeUp = DISABLE;
 80025b6:	4b19      	ldr	r3, [pc, #100]	; (800261c <MX_CAN2_Init+0xa0>)
 80025b8:	2200      	movs	r2, #0
 80025ba:	769a      	strb	r2, [r3, #26]
  hcan2.Init.AutoRetransmission = DISABLE;
 80025bc:	4b17      	ldr	r3, [pc, #92]	; (800261c <MX_CAN2_Init+0xa0>)
 80025be:	2200      	movs	r2, #0
 80025c0:	76da      	strb	r2, [r3, #27]
  hcan2.Init.ReceiveFifoLocked = DISABLE;
 80025c2:	4b16      	ldr	r3, [pc, #88]	; (800261c <MX_CAN2_Init+0xa0>)
 80025c4:	2200      	movs	r2, #0
 80025c6:	771a      	strb	r2, [r3, #28]
  hcan2.Init.TransmitFifoPriority = DISABLE;
 80025c8:	4b14      	ldr	r3, [pc, #80]	; (800261c <MX_CAN2_Init+0xa0>)
 80025ca:	2200      	movs	r2, #0
 80025cc:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan2) != HAL_OK)
 80025ce:	4813      	ldr	r0, [pc, #76]	; (800261c <MX_CAN2_Init+0xa0>)
 80025d0:	f001 f9b6 	bl	8003940 <HAL_CAN_Init>
 80025d4:	4603      	mov	r3, r0
 80025d6:	2b00      	cmp	r3, #0
 80025d8:	d001      	beq.n	80025de <MX_CAN2_Init+0x62>
  {
    Error_Handler();
 80025da:	f000 fad4 	bl	8002b86 <Error_Handler>
  }
  /* USER CODE BEGIN CAN2_Init 2 */

  CAN_FilterTypeDef canfilterconfig_ivt;

  canfilterconfig_ivt.FilterActivation = CAN_FILTER_ENABLE;
 80025de:	2301      	movs	r3, #1
 80025e0:	623b      	str	r3, [r7, #32]
  canfilterconfig_ivt.FilterBank = 14;  // which filter bank to use from the assigned ones
 80025e2:	230e      	movs	r3, #14
 80025e4:	617b      	str	r3, [r7, #20]
  canfilterconfig_ivt.FilterFIFOAssignment = CAN_FILTER_FIFO0;
 80025e6:	2300      	movs	r3, #0
 80025e8:	613b      	str	r3, [r7, #16]
  canfilterconfig_ivt.FilterIdHigh = 0x521<<5;
 80025ea:	f24a 4320 	movw	r3, #42016	; 0xa420
 80025ee:	603b      	str	r3, [r7, #0]
  canfilterconfig_ivt.FilterIdLow = 0;
 80025f0:	2300      	movs	r3, #0
 80025f2:	607b      	str	r3, [r7, #4]
  canfilterconfig_ivt.FilterMaskIdHigh = 0x7FF<<5;
 80025f4:	f64f 73e0 	movw	r3, #65504	; 0xffe0
 80025f8:	60bb      	str	r3, [r7, #8]
  canfilterconfig_ivt.FilterMaskIdLow = 0x0000;
 80025fa:	2300      	movs	r3, #0
 80025fc:	60fb      	str	r3, [r7, #12]
  canfilterconfig_ivt.FilterMode = CAN_FILTERMODE_IDMASK;
 80025fe:	2300      	movs	r3, #0
 8002600:	61bb      	str	r3, [r7, #24]
  canfilterconfig_ivt.FilterScale = CAN_FILTERSCALE_32BIT;
 8002602:	2301      	movs	r3, #1
 8002604:	61fb      	str	r3, [r7, #28]
  canfilterconfig_ivt.SlaveStartFilterBank = 14;  // how many filters to assign to the CAN1 (master can)
 8002606:	230e      	movs	r3, #14
 8002608:	627b      	str	r3, [r7, #36]	; 0x24

  HAL_CAN_ConfigFilter(&hcan2, &canfilterconfig_ivt);
 800260a:	463b      	mov	r3, r7
 800260c:	4619      	mov	r1, r3
 800260e:	4803      	ldr	r0, [pc, #12]	; (800261c <MX_CAN2_Init+0xa0>)
 8002610:	f001 fa92 	bl	8003b38 <HAL_CAN_ConfigFilter>
  /* USER CODE END CAN2_Init 2 */

}
 8002614:	bf00      	nop
 8002616:	3728      	adds	r7, #40	; 0x28
 8002618:	46bd      	mov	sp, r7
 800261a:	bd80      	pop	{r7, pc}
 800261c:	20000a0c 	.word	0x20000a0c
 8002620:	40006800 	.word	0x40006800

08002624 <HAL_CAN_MspInit>:

static uint32_t HAL_RCC_CAN1_CLK_ENABLED=0;

void HAL_CAN_MspInit(CAN_HandleTypeDef* canHandle)
{
 8002624:	b580      	push	{r7, lr}
 8002626:	b08c      	sub	sp, #48	; 0x30
 8002628:	af00      	add	r7, sp, #0
 800262a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800262c:	f107 031c 	add.w	r3, r7, #28
 8002630:	2200      	movs	r2, #0
 8002632:	601a      	str	r2, [r3, #0]
 8002634:	605a      	str	r2, [r3, #4]
 8002636:	609a      	str	r2, [r3, #8]
 8002638:	60da      	str	r2, [r3, #12]
 800263a:	611a      	str	r2, [r3, #16]
  if(canHandle->Instance==CAN1)
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	681b      	ldr	r3, [r3, #0]
 8002640:	4a53      	ldr	r2, [pc, #332]	; (8002790 <HAL_CAN_MspInit+0x16c>)
 8002642:	4293      	cmp	r3, r2
 8002644:	d146      	bne.n	80026d4 <HAL_CAN_MspInit+0xb0>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* CAN1 clock enable */
    HAL_RCC_CAN1_CLK_ENABLED++;
 8002646:	4b53      	ldr	r3, [pc, #332]	; (8002794 <HAL_CAN_MspInit+0x170>)
 8002648:	681b      	ldr	r3, [r3, #0]
 800264a:	3301      	adds	r3, #1
 800264c:	4a51      	ldr	r2, [pc, #324]	; (8002794 <HAL_CAN_MspInit+0x170>)
 800264e:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_CAN1_CLK_ENABLED==1){
 8002650:	4b50      	ldr	r3, [pc, #320]	; (8002794 <HAL_CAN_MspInit+0x170>)
 8002652:	681b      	ldr	r3, [r3, #0]
 8002654:	2b01      	cmp	r3, #1
 8002656:	d10d      	bne.n	8002674 <HAL_CAN_MspInit+0x50>
      __HAL_RCC_CAN1_CLK_ENABLE();
 8002658:	2300      	movs	r3, #0
 800265a:	61bb      	str	r3, [r7, #24]
 800265c:	4b4e      	ldr	r3, [pc, #312]	; (8002798 <HAL_CAN_MspInit+0x174>)
 800265e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002660:	4a4d      	ldr	r2, [pc, #308]	; (8002798 <HAL_CAN_MspInit+0x174>)
 8002662:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8002666:	6413      	str	r3, [r2, #64]	; 0x40
 8002668:	4b4b      	ldr	r3, [pc, #300]	; (8002798 <HAL_CAN_MspInit+0x174>)
 800266a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800266c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002670:	61bb      	str	r3, [r7, #24]
 8002672:	69bb      	ldr	r3, [r7, #24]
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002674:	2300      	movs	r3, #0
 8002676:	617b      	str	r3, [r7, #20]
 8002678:	4b47      	ldr	r3, [pc, #284]	; (8002798 <HAL_CAN_MspInit+0x174>)
 800267a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800267c:	4a46      	ldr	r2, [pc, #280]	; (8002798 <HAL_CAN_MspInit+0x174>)
 800267e:	f043 0302 	orr.w	r3, r3, #2
 8002682:	6313      	str	r3, [r2, #48]	; 0x30
 8002684:	4b44      	ldr	r3, [pc, #272]	; (8002798 <HAL_CAN_MspInit+0x174>)
 8002686:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002688:	f003 0302 	and.w	r3, r3, #2
 800268c:	617b      	str	r3, [r7, #20]
 800268e:	697b      	ldr	r3, [r7, #20]
    /**CAN1 GPIO Configuration
    PB8     ------> CAN1_RX
    PB9     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8002690:	f44f 7340 	mov.w	r3, #768	; 0x300
 8002694:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002696:	2302      	movs	r3, #2
 8002698:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800269a:	2300      	movs	r3, #0
 800269c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800269e:	2303      	movs	r3, #3
 80026a0:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 80026a2:	2309      	movs	r3, #9
 80026a4:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80026a6:	f107 031c 	add.w	r3, r7, #28
 80026aa:	4619      	mov	r1, r3
 80026ac:	483b      	ldr	r0, [pc, #236]	; (800279c <HAL_CAN_MspInit+0x178>)
 80026ae:	f002 f8ad 	bl	800480c <HAL_GPIO_Init>

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(CAN1_TX_IRQn, 0, 0);
 80026b2:	2200      	movs	r2, #0
 80026b4:	2100      	movs	r1, #0
 80026b6:	2013      	movs	r0, #19
 80026b8:	f002 f871 	bl	800479e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_TX_IRQn);
 80026bc:	2013      	movs	r0, #19
 80026be:	f002 f88a 	bl	80047d6 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN1_RX0_IRQn, 0, 0);
 80026c2:	2200      	movs	r2, #0
 80026c4:	2100      	movs	r1, #0
 80026c6:	2014      	movs	r0, #20
 80026c8:	f002 f869 	bl	800479e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX0_IRQn);
 80026cc:	2014      	movs	r0, #20
 80026ce:	f002 f882 	bl	80047d6 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(CAN2_RX0_IRQn);
  /* USER CODE BEGIN CAN2_MspInit 1 */

  /* USER CODE END CAN2_MspInit 1 */
  }
}
 80026d2:	e058      	b.n	8002786 <HAL_CAN_MspInit+0x162>
  else if(canHandle->Instance==CAN2)
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	681b      	ldr	r3, [r3, #0]
 80026d8:	4a31      	ldr	r2, [pc, #196]	; (80027a0 <HAL_CAN_MspInit+0x17c>)
 80026da:	4293      	cmp	r3, r2
 80026dc:	d153      	bne.n	8002786 <HAL_CAN_MspInit+0x162>
    __HAL_RCC_CAN2_CLK_ENABLE();
 80026de:	2300      	movs	r3, #0
 80026e0:	613b      	str	r3, [r7, #16]
 80026e2:	4b2d      	ldr	r3, [pc, #180]	; (8002798 <HAL_CAN_MspInit+0x174>)
 80026e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026e6:	4a2c      	ldr	r2, [pc, #176]	; (8002798 <HAL_CAN_MspInit+0x174>)
 80026e8:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80026ec:	6413      	str	r3, [r2, #64]	; 0x40
 80026ee:	4b2a      	ldr	r3, [pc, #168]	; (8002798 <HAL_CAN_MspInit+0x174>)
 80026f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026f2:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80026f6:	613b      	str	r3, [r7, #16]
 80026f8:	693b      	ldr	r3, [r7, #16]
    HAL_RCC_CAN1_CLK_ENABLED++;
 80026fa:	4b26      	ldr	r3, [pc, #152]	; (8002794 <HAL_CAN_MspInit+0x170>)
 80026fc:	681b      	ldr	r3, [r3, #0]
 80026fe:	3301      	adds	r3, #1
 8002700:	4a24      	ldr	r2, [pc, #144]	; (8002794 <HAL_CAN_MspInit+0x170>)
 8002702:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_CAN1_CLK_ENABLED==1){
 8002704:	4b23      	ldr	r3, [pc, #140]	; (8002794 <HAL_CAN_MspInit+0x170>)
 8002706:	681b      	ldr	r3, [r3, #0]
 8002708:	2b01      	cmp	r3, #1
 800270a:	d10d      	bne.n	8002728 <HAL_CAN_MspInit+0x104>
      __HAL_RCC_CAN1_CLK_ENABLE();
 800270c:	2300      	movs	r3, #0
 800270e:	60fb      	str	r3, [r7, #12]
 8002710:	4b21      	ldr	r3, [pc, #132]	; (8002798 <HAL_CAN_MspInit+0x174>)
 8002712:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002714:	4a20      	ldr	r2, [pc, #128]	; (8002798 <HAL_CAN_MspInit+0x174>)
 8002716:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800271a:	6413      	str	r3, [r2, #64]	; 0x40
 800271c:	4b1e      	ldr	r3, [pc, #120]	; (8002798 <HAL_CAN_MspInit+0x174>)
 800271e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002720:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002724:	60fb      	str	r3, [r7, #12]
 8002726:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002728:	2300      	movs	r3, #0
 800272a:	60bb      	str	r3, [r7, #8]
 800272c:	4b1a      	ldr	r3, [pc, #104]	; (8002798 <HAL_CAN_MspInit+0x174>)
 800272e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002730:	4a19      	ldr	r2, [pc, #100]	; (8002798 <HAL_CAN_MspInit+0x174>)
 8002732:	f043 0302 	orr.w	r3, r3, #2
 8002736:	6313      	str	r3, [r2, #48]	; 0x30
 8002738:	4b17      	ldr	r3, [pc, #92]	; (8002798 <HAL_CAN_MspInit+0x174>)
 800273a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800273c:	f003 0302 	and.w	r3, r3, #2
 8002740:	60bb      	str	r3, [r7, #8]
 8002742:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;
 8002744:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 8002748:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800274a:	2302      	movs	r3, #2
 800274c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800274e:	2300      	movs	r3, #0
 8002750:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002752:	2303      	movs	r3, #3
 8002754:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN2;
 8002756:	2309      	movs	r3, #9
 8002758:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800275a:	f107 031c 	add.w	r3, r7, #28
 800275e:	4619      	mov	r1, r3
 8002760:	480e      	ldr	r0, [pc, #56]	; (800279c <HAL_CAN_MspInit+0x178>)
 8002762:	f002 f853 	bl	800480c <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(CAN2_TX_IRQn, 0, 0);
 8002766:	2200      	movs	r2, #0
 8002768:	2100      	movs	r1, #0
 800276a:	203f      	movs	r0, #63	; 0x3f
 800276c:	f002 f817 	bl	800479e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN2_TX_IRQn);
 8002770:	203f      	movs	r0, #63	; 0x3f
 8002772:	f002 f830 	bl	80047d6 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN2_RX0_IRQn, 0, 0);
 8002776:	2200      	movs	r2, #0
 8002778:	2100      	movs	r1, #0
 800277a:	2040      	movs	r0, #64	; 0x40
 800277c:	f002 f80f 	bl	800479e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN2_RX0_IRQn);
 8002780:	2040      	movs	r0, #64	; 0x40
 8002782:	f002 f828 	bl	80047d6 <HAL_NVIC_EnableIRQ>
}
 8002786:	bf00      	nop
 8002788:	3730      	adds	r7, #48	; 0x30
 800278a:	46bd      	mov	sp, r7
 800278c:	bd80      	pop	{r7, pc}
 800278e:	bf00      	nop
 8002790:	40006400 	.word	0x40006400
 8002794:	20000a34 	.word	0x20000a34
 8002798:	40023800 	.word	0x40023800
 800279c:	40020400 	.word	0x40020400
 80027a0:	40006800 	.word	0x40006800

080027a4 <read_sdc>:
	HAL_GPIO_WritePin(SC_OPEN_GPIO_Port, SC_OPEN_Pin, GPIO_PIN_SET);

}

uint8_t read_sdc()
{
 80027a4:	b580      	push	{r7, lr}
 80027a6:	af00      	add	r7, sp, #0
	// returns 1 if closed
	// returns 0 if open
	return HAL_GPIO_ReadPin(GPIOC, AIR_N_INT_Pin);
 80027a8:	2180      	movs	r1, #128	; 0x80
 80027aa:	4803      	ldr	r0, [pc, #12]	; (80027b8 <read_sdc+0x14>)
 80027ac:	f002 f9cc 	bl	8004b48 <HAL_GPIO_ReadPin>
 80027b0:	4603      	mov	r3, r0
}
 80027b2:	4618      	mov	r0, r3
 80027b4:	bd80      	pop	{r7, pc}
 80027b6:	bf00      	nop
 80027b8:	40020800 	.word	0x40020800

080027bc <check_AIRs>:

uint8_t check_AIRs() 		// returns 1 if all AIRs are in their intended state
{
 80027bc:	b580      	push	{r7, lr}
 80027be:	af00      	add	r7, sp, #0


	// 1 if high and 0 if low
	// high = switched

	AIR_N_int = HAL_GPIO_ReadPin(GPIOC, AIR_N_INT_Pin);
 80027c0:	2180      	movs	r1, #128	; 0x80
 80027c2:	481c      	ldr	r0, [pc, #112]	; (8002834 <check_AIRs+0x78>)
 80027c4:	f002 f9c0 	bl	8004b48 <HAL_GPIO_ReadPin>
 80027c8:	4603      	mov	r3, r0
 80027ca:	461a      	mov	r2, r3
 80027cc:	4b1a      	ldr	r3, [pc, #104]	; (8002838 <check_AIRs+0x7c>)
 80027ce:	701a      	strb	r2, [r3, #0]
	AIR_N_act = HAL_GPIO_ReadPin(GPIOC, AIR_N_ACT_Pin);
 80027d0:	2140      	movs	r1, #64	; 0x40
 80027d2:	4818      	ldr	r0, [pc, #96]	; (8002834 <check_AIRs+0x78>)
 80027d4:	f002 f9b8 	bl	8004b48 <HAL_GPIO_ReadPin>
 80027d8:	4603      	mov	r3, r0
 80027da:	461a      	mov	r2, r3
 80027dc:	4b17      	ldr	r3, [pc, #92]	; (800283c <check_AIRs+0x80>)
 80027de:	701a      	strb	r2, [r3, #0]

	AIR_P_int = HAL_GPIO_ReadPin(GPIOB, AIR_P_INT_Pin);
 80027e0:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80027e4:	4816      	ldr	r0, [pc, #88]	; (8002840 <check_AIRs+0x84>)
 80027e6:	f002 f9af 	bl	8004b48 <HAL_GPIO_ReadPin>
 80027ea:	4603      	mov	r3, r0
 80027ec:	461a      	mov	r2, r3
 80027ee:	4b15      	ldr	r3, [pc, #84]	; (8002844 <check_AIRs+0x88>)
 80027f0:	701a      	strb	r2, [r3, #0]
	AIR_P_act = HAL_GPIO_ReadPin(GPIOB, AIR_P_ACT_Pin);
 80027f2:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80027f6:	4812      	ldr	r0, [pc, #72]	; (8002840 <check_AIRs+0x84>)
 80027f8:	f002 f9a6 	bl	8004b48 <HAL_GPIO_ReadPin>
 80027fc:	4603      	mov	r3, r0
 80027fe:	461a      	mov	r2, r3
 8002800:	4b11      	ldr	r3, [pc, #68]	; (8002848 <check_AIRs+0x8c>)
 8002802:	701a      	strb	r2, [r3, #0]

	if (AIR_N_int == AIR_N_act && AIR_P_int == AIR_P_act)
 8002804:	4b0c      	ldr	r3, [pc, #48]	; (8002838 <check_AIRs+0x7c>)
 8002806:	781a      	ldrb	r2, [r3, #0]
 8002808:	4b0c      	ldr	r3, [pc, #48]	; (800283c <check_AIRs+0x80>)
 800280a:	781b      	ldrb	r3, [r3, #0]
 800280c:	429a      	cmp	r2, r3
 800280e:	d109      	bne.n	8002824 <check_AIRs+0x68>
 8002810:	4b0c      	ldr	r3, [pc, #48]	; (8002844 <check_AIRs+0x88>)
 8002812:	781a      	ldrb	r2, [r3, #0]
 8002814:	4b0c      	ldr	r3, [pc, #48]	; (8002848 <check_AIRs+0x8c>)
 8002816:	781b      	ldrb	r3, [r3, #0]
 8002818:	429a      	cmp	r2, r3
 800281a:	d103      	bne.n	8002824 <check_AIRs+0x68>
	{
		AIR_OK = 1;
 800281c:	4b0b      	ldr	r3, [pc, #44]	; (800284c <check_AIRs+0x90>)
 800281e:	2201      	movs	r2, #1
 8002820:	701a      	strb	r2, [r3, #0]
 8002822:	e002      	b.n	800282a <check_AIRs+0x6e>
	}
	else
	{
		AIR_OK = 0;
 8002824:	4b09      	ldr	r3, [pc, #36]	; (800284c <check_AIRs+0x90>)
 8002826:	2200      	movs	r2, #0
 8002828:	701a      	strb	r2, [r3, #0]
			 HAL_GPIO_WritePin(GPIOC, AIR_P_SW_Pin, GPIO_PIN_SET);
			 HAL_GPIO_WritePin(GPIOC, LED_RD_Pin, GPIO_PIN_RESET);
		 }
*/

	 return AIR_OK;
 800282a:	4b08      	ldr	r3, [pc, #32]	; (800284c <check_AIRs+0x90>)
 800282c:	781b      	ldrb	r3, [r3, #0]
}
 800282e:	4618      	mov	r0, r3
 8002830:	bd80      	pop	{r7, pc}
 8002832:	bf00      	nop
 8002834:	40020800 	.word	0x40020800
 8002838:	20000a39 	.word	0x20000a39
 800283c:	20000a38 	.word	0x20000a38
 8002840:	40020400 	.word	0x40020400
 8002844:	20000a3b 	.word	0x20000a3b
 8002848:	20000a3a 	.word	0x20000a3a
 800284c:	20000a3c 	.word	0x20000a3c

08002850 <get_ts_ready>:
uint8_t get_ts_ready(uint8_t ts_on, uint8_t ts_start)
{
 8002850:	b580      	push	{r7, lr}
 8002852:	b082      	sub	sp, #8
 8002854:	af00      	add	r7, sp, #0
 8002856:	4603      	mov	r3, r0
 8002858:	460a      	mov	r2, r1
 800285a:	71fb      	strb	r3, [r7, #7]
 800285c:	4613      	mov	r3, r2
 800285e:	71bb      	strb	r3, [r7, #6]


	if(check_AIRs() && read_sdc() )//&& precharge)
 8002860:	f7ff ffac 	bl	80027bc <check_AIRs>
 8002864:	4603      	mov	r3, r0
 8002866:	2b00      	cmp	r3, #0
 8002868:	d020      	beq.n	80028ac <get_ts_ready+0x5c>
 800286a:	f7ff ff9b 	bl	80027a4 <read_sdc>
 800286e:	4603      	mov	r3, r0
 8002870:	2b00      	cmp	r3, #0
 8002872:	d01b      	beq.n	80028ac <get_ts_ready+0x5c>
	{
		if(ts_on)
 8002874:	79fb      	ldrb	r3, [r7, #7]
 8002876:	2b00      	cmp	r3, #0
 8002878:	d01c      	beq.n	80028b4 <get_ts_ready+0x64>
		{
			 ts_ready = 1;
 800287a:	4b12      	ldr	r3, [pc, #72]	; (80028c4 <get_ts_ready+0x74>)
 800287c:	2201      	movs	r2, #1
 800287e:	701a      	strb	r2, [r3, #0]
			 HAL_GPIO_WritePin(GPIOC, LED_YW_Pin, GPIO_PIN_RESET);
 8002880:	2200      	movs	r2, #0
 8002882:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8002886:	4810      	ldr	r0, [pc, #64]	; (80028c8 <get_ts_ready+0x78>)
 8002888:	f002 f975 	bl	8004b76 <HAL_GPIO_WritePin>

			 if(ts_start)
 800288c:	79bb      	ldrb	r3, [r7, #6]
 800288e:	2b00      	cmp	r3, #0
 8002890:	d010      	beq.n	80028b4 <get_ts_ready+0x64>
			 		{
			 			 HAL_GPIO_WritePin(GPIOC, AIR_P_SW_Pin, GPIO_PIN_SET);
 8002892:	2201      	movs	r2, #1
 8002894:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002898:	480b      	ldr	r0, [pc, #44]	; (80028c8 <get_ts_ready+0x78>)
 800289a:	f002 f96c 	bl	8004b76 <HAL_GPIO_WritePin>
			 			HAL_GPIO_WritePin(GPIOC, LED_RD_Pin, GPIO_PIN_RESET);
 800289e:	2200      	movs	r2, #0
 80028a0:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80028a4:	4808      	ldr	r0, [pc, #32]	; (80028c8 <get_ts_ready+0x78>)
 80028a6:	f002 f966 	bl	8004b76 <HAL_GPIO_WritePin>
		if(ts_on)
 80028aa:	e003      	b.n	80028b4 <get_ts_ready+0x64>
		}
	}

	else
	{
		ts_ready = 0;
 80028ac:	4b05      	ldr	r3, [pc, #20]	; (80028c4 <get_ts_ready+0x74>)
 80028ae:	2200      	movs	r2, #0
 80028b0:	701a      	strb	r2, [r3, #0]
 80028b2:	e000      	b.n	80028b6 <get_ts_ready+0x66>
		if(ts_on)
 80028b4:	bf00      	nop
			//HAL_GPIO_WritePin(TS_ACTIVATE_GPIO_Port, TS_ACTIVATE_Pin, GPIO_PIN_RESET);


	}

	return ts_ready;
 80028b6:	4b03      	ldr	r3, [pc, #12]	; (80028c4 <get_ts_ready+0x74>)
 80028b8:	781b      	ldrb	r3, [r3, #0]
}
 80028ba:	4618      	mov	r0, r3
 80028bc:	3708      	adds	r7, #8
 80028be:	46bd      	mov	sp, r7
 80028c0:	bd80      	pop	{r7, pc}
 80028c2:	bf00      	nop
 80028c4:	20000a3d 	.word	0x20000a3d
 80028c8:	40020800 	.word	0x40020800

080028cc <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80028cc:	b580      	push	{r7, lr}
 80028ce:	b08a      	sub	sp, #40	; 0x28
 80028d0:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80028d2:	f107 0314 	add.w	r3, r7, #20
 80028d6:	2200      	movs	r2, #0
 80028d8:	601a      	str	r2, [r3, #0]
 80028da:	605a      	str	r2, [r3, #4]
 80028dc:	609a      	str	r2, [r3, #8]
 80028de:	60da      	str	r2, [r3, #12]
 80028e0:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80028e2:	2300      	movs	r3, #0
 80028e4:	613b      	str	r3, [r7, #16]
 80028e6:	4b61      	ldr	r3, [pc, #388]	; (8002a6c <MX_GPIO_Init+0x1a0>)
 80028e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028ea:	4a60      	ldr	r2, [pc, #384]	; (8002a6c <MX_GPIO_Init+0x1a0>)
 80028ec:	f043 0304 	orr.w	r3, r3, #4
 80028f0:	6313      	str	r3, [r2, #48]	; 0x30
 80028f2:	4b5e      	ldr	r3, [pc, #376]	; (8002a6c <MX_GPIO_Init+0x1a0>)
 80028f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028f6:	f003 0304 	and.w	r3, r3, #4
 80028fa:	613b      	str	r3, [r7, #16]
 80028fc:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80028fe:	2300      	movs	r3, #0
 8002900:	60fb      	str	r3, [r7, #12]
 8002902:	4b5a      	ldr	r3, [pc, #360]	; (8002a6c <MX_GPIO_Init+0x1a0>)
 8002904:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002906:	4a59      	ldr	r2, [pc, #356]	; (8002a6c <MX_GPIO_Init+0x1a0>)
 8002908:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800290c:	6313      	str	r3, [r2, #48]	; 0x30
 800290e:	4b57      	ldr	r3, [pc, #348]	; (8002a6c <MX_GPIO_Init+0x1a0>)
 8002910:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002912:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002916:	60fb      	str	r3, [r7, #12]
 8002918:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800291a:	2300      	movs	r3, #0
 800291c:	60bb      	str	r3, [r7, #8]
 800291e:	4b53      	ldr	r3, [pc, #332]	; (8002a6c <MX_GPIO_Init+0x1a0>)
 8002920:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002922:	4a52      	ldr	r2, [pc, #328]	; (8002a6c <MX_GPIO_Init+0x1a0>)
 8002924:	f043 0301 	orr.w	r3, r3, #1
 8002928:	6313      	str	r3, [r2, #48]	; 0x30
 800292a:	4b50      	ldr	r3, [pc, #320]	; (8002a6c <MX_GPIO_Init+0x1a0>)
 800292c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800292e:	f003 0301 	and.w	r3, r3, #1
 8002932:	60bb      	str	r3, [r7, #8]
 8002934:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002936:	2300      	movs	r3, #0
 8002938:	607b      	str	r3, [r7, #4]
 800293a:	4b4c      	ldr	r3, [pc, #304]	; (8002a6c <MX_GPIO_Init+0x1a0>)
 800293c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800293e:	4a4b      	ldr	r2, [pc, #300]	; (8002a6c <MX_GPIO_Init+0x1a0>)
 8002940:	f043 0302 	orr.w	r3, r3, #2
 8002944:	6313      	str	r3, [r2, #48]	; 0x30
 8002946:	4b49      	ldr	r3, [pc, #292]	; (8002a6c <MX_GPIO_Init+0x1a0>)
 8002948:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800294a:	f003 0302 	and.w	r3, r3, #2
 800294e:	607b      	str	r3, [r7, #4]
 8002950:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002952:	2300      	movs	r3, #0
 8002954:	603b      	str	r3, [r7, #0]
 8002956:	4b45      	ldr	r3, [pc, #276]	; (8002a6c <MX_GPIO_Init+0x1a0>)
 8002958:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800295a:	4a44      	ldr	r2, [pc, #272]	; (8002a6c <MX_GPIO_Init+0x1a0>)
 800295c:	f043 0308 	orr.w	r3, r3, #8
 8002960:	6313      	str	r3, [r2, #48]	; 0x30
 8002962:	4b42      	ldr	r3, [pc, #264]	; (8002a6c <MX_GPIO_Init+0x1a0>)
 8002964:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002966:	f003 0308 	and.w	r3, r3, #8
 800296a:	603b      	str	r3, [r7, #0]
 800296c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  //HAL_GPIO_WritePin(GPIOC, LED_GN_Pin|LED_YW_Pin|LED_RD_Pin|AIR_P_SW_Pin, GPIO_PIN_RESET);
  HAL_GPIO_WritePin(GPIOC, LED_GN_Pin|LED_YW_Pin|LED_RD_Pin, GPIO_PIN_SET);
 800296e:	2201      	movs	r2, #1
 8002970:	f44f 4160 	mov.w	r1, #57344	; 0xe000
 8002974:	483e      	ldr	r0, [pc, #248]	; (8002a70 <MX_GPIO_Init+0x1a4>)
 8002976:	f002 f8fe 	bl	8004b76 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOC, AIR_P_SW_Pin, GPIO_PIN_RESET);
 800297a:	2200      	movs	r2, #0
 800297c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002980:	483b      	ldr	r0, [pc, #236]	; (8002a70 <MX_GPIO_Init+0x1a4>)
 8002982:	f002 f8f8 	bl	8004b76 <HAL_GPIO_WritePin>



  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, WDI_Pin|SPI3_CS_Pin, GPIO_PIN_RESET);
 8002986:	2200      	movs	r2, #0
 8002988:	f248 0110 	movw	r1, #32784	; 0x8010
 800298c:	4839      	ldr	r0, [pc, #228]	; (8002a74 <MX_GPIO_Init+0x1a8>)
 800298e:	f002 f8f2 	bl	8004b76 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SC_OPEN_GPIO_Port, SC_OPEN_Pin, GPIO_PIN_SET);
 8002992:	2201      	movs	r2, #1
 8002994:	2180      	movs	r1, #128	; 0x80
 8002996:	4837      	ldr	r0, [pc, #220]	; (8002a74 <MX_GPIO_Init+0x1a8>)
 8002998:	f002 f8ed 	bl	8004b76 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(TS_ACTIVATE_GPIO_Port, TS_ACTIVATE_Pin, GPIO_PIN_RESET);
 800299c:	2200      	movs	r2, #0
 800299e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80029a2:	4835      	ldr	r0, [pc, #212]	; (8002a78 <MX_GPIO_Init+0x1ac>)
 80029a4:	f002 f8e7 	bl	8004b76 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PCPin PCPin PCPin PCPin */
  GPIO_InitStruct.Pin = LED_GN_Pin|LED_YW_Pin|LED_RD_Pin|AIR_P_SW_Pin;
 80029a8:	f44f 4361 	mov.w	r3, #57600	; 0xe100
 80029ac:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80029ae:	2301      	movs	r3, #1
 80029b0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029b2:	2300      	movs	r3, #0
 80029b4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80029b6:	2300      	movs	r3, #0
 80029b8:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80029ba:	f107 0314 	add.w	r3, r7, #20
 80029be:	4619      	mov	r1, r3
 80029c0:	482b      	ldr	r0, [pc, #172]	; (8002a70 <MX_GPIO_Init+0x1a4>)
 80029c2:	f001 ff23 	bl	800480c <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = IMD_STATE_Pin|IMD_SAFE_Pin|SC_OPENING_Pin;
 80029c6:	2368      	movs	r3, #104	; 0x68
 80029c8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80029ca:	2300      	movs	r3, #0
 80029cc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029ce:	2300      	movs	r3, #0
 80029d0:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80029d2:	f107 0314 	add.w	r3, r7, #20
 80029d6:	4619      	mov	r1, r3
 80029d8:	4826      	ldr	r0, [pc, #152]	; (8002a74 <MX_GPIO_Init+0x1a8>)
 80029da:	f001 ff17 	bl	800480c <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = WDI_Pin|SC_OPEN_Pin|SPI3_CS_Pin;
 80029de:	f248 0390 	movw	r3, #32912	; 0x8090
 80029e2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80029e4:	2301      	movs	r3, #1
 80029e6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029e8:	2300      	movs	r3, #0
 80029ea:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80029ec:	2300      	movs	r3, #0
 80029ee:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80029f0:	f107 0314 	add.w	r3, r7, #20
 80029f4:	4619      	mov	r1, r3
 80029f6:	481f      	ldr	r0, [pc, #124]	; (8002a74 <MX_GPIO_Init+0x1a8>)
 80029f8:	f001 ff08 	bl	800480c <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin PCPin PCPin */
  GPIO_InitStruct.Pin = SC_CLOSING_Pin|SC_STATE_Pin|AIR_N_ACT_Pin|AIR_N_INT_Pin;
 80029fc:	23f0      	movs	r3, #240	; 0xf0
 80029fe:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002a00:	2300      	movs	r3, #0
 8002a02:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a04:	2300      	movs	r3, #0
 8002a06:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002a08:	f107 0314 	add.w	r3, r7, #20
 8002a0c:	4619      	mov	r1, r3
 8002a0e:	4818      	ldr	r0, [pc, #96]	; (8002a70 <MX_GPIO_Init+0x1a4>)
 8002a10:	f001 fefc 	bl	800480c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = TS_ACTIVATE_Pin;
 8002a14:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002a18:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002a1a:	2301      	movs	r3, #1
 8002a1c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a1e:	2300      	movs	r3, #0
 8002a20:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002a22:	2300      	movs	r3, #0
 8002a24:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(TS_ACTIVATE_GPIO_Port, &GPIO_InitStruct);
 8002a26:	f107 0314 	add.w	r3, r7, #20
 8002a2a:	4619      	mov	r1, r3
 8002a2c:	4812      	ldr	r0, [pc, #72]	; (8002a78 <MX_GPIO_Init+0x1ac>)
 8002a2e:	f001 feed 	bl	800480c <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = DANGER_V_Pin|AIR_P_ACT_Pin|AIR_P_INT_Pin;
 8002a32:	f44f 4348 	mov.w	r3, #51200	; 0xc800
 8002a36:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002a38:	2300      	movs	r3, #0
 8002a3a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a3c:	2300      	movs	r3, #0
 8002a3e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002a40:	f107 0314 	add.w	r3, r7, #20
 8002a44:	4619      	mov	r1, r3
 8002a46:	480c      	ldr	r0, [pc, #48]	; (8002a78 <MX_GPIO_Init+0x1ac>)
 8002a48:	f001 fee0 	bl	800480c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = PCHRG_ACT_Pin;
 8002a4c:	2304      	movs	r3, #4
 8002a4e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002a50:	2300      	movs	r3, #0
 8002a52:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a54:	2300      	movs	r3, #0
 8002a56:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(PCHRG_ACT_GPIO_Port, &GPIO_InitStruct);
 8002a58:	f107 0314 	add.w	r3, r7, #20
 8002a5c:	4619      	mov	r1, r3
 8002a5e:	4807      	ldr	r0, [pc, #28]	; (8002a7c <MX_GPIO_Init+0x1b0>)
 8002a60:	f001 fed4 	bl	800480c <HAL_GPIO_Init>

}
 8002a64:	bf00      	nop
 8002a66:	3728      	adds	r7, #40	; 0x28
 8002a68:	46bd      	mov	sp, r7
 8002a6a:	bd80      	pop	{r7, pc}
 8002a6c:	40023800 	.word	0x40023800
 8002a70:	40020800 	.word	0x40020800
 8002a74:	40020000 	.word	0x40020000
 8002a78:	40020400 	.word	0x40020400
 8002a7c:	40020c00 	.word	0x40020c00

08002a80 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002a80:	b580      	push	{r7, lr}
 8002a82:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002a84:	f000 faee 	bl	8003064 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002a88:	f000 f836 	bl	8002af8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002a8c:	f7ff ff1e 	bl	80028cc <MX_GPIO_Init>
  MX_SPI3_Init();
 8002a90:	f000 f87e 	bl	8002b90 <MX_SPI3_Init>
  MX_TIM2_Init();
 8002a94:	f000 fa4a 	bl	8002f2c <MX_TIM2_Init>
  MX_CAN1_Init();
 8002a98:	f7ff fd1c 	bl	80024d4 <MX_CAN1_Init>
  MX_CAN2_Init();
 8002a9c:	f7ff fd6e 	bl	800257c <MX_CAN2_Init>
  MX_USB_DEVICE_Init();
 8002aa0:	f007 ff80 	bl	800a9a4 <MX_USB_DEVICE_Init>
  MX_ADC1_Init();
 8002aa4:	f7fe fdc4 	bl	8001630 <MX_ADC1_Init>
  MX_ADC2_Init();
 8002aa8:	f7fe fe14 	bl	80016d4 <MX_ADC2_Init>
  /* USER CODE BEGIN 2 */
  // Start timer
  HAL_TIM_Base_Start_IT(&htim2);
 8002aac:	480f      	ldr	r0, [pc, #60]	; (8002aec <main+0x6c>)
 8002aae:	f004 fc93 	bl	80073d8 <HAL_TIM_Base_Start_IT>
  HAL_CAN_Start(&hcan1);
 8002ab2:	480f      	ldr	r0, [pc, #60]	; (8002af0 <main+0x70>)
 8002ab4:	f001 f920 	bl	8003cf8 <HAL_CAN_Start>
  HAL_CAN_Start(&hcan2);
 8002ab8:	480e      	ldr	r0, [pc, #56]	; (8002af4 <main+0x74>)
 8002aba:	f001 f91d 	bl	8003cf8 <HAL_CAN_Start>
  BMS_init();
 8002abe:	f7fe ffc1 	bl	8001a44 <BMS_init>

    if (HAL_CAN_ActivateNotification(&hcan1, CAN_IT_RX_FIFO0_MSG_PENDING) != HAL_OK)
 8002ac2:	2102      	movs	r1, #2
 8002ac4:	480a      	ldr	r0, [pc, #40]	; (8002af0 <main+0x70>)
 8002ac6:	f001 fb4b 	bl	8004160 <HAL_CAN_ActivateNotification>
 8002aca:	4603      	mov	r3, r0
 8002acc:	2b00      	cmp	r3, #0
 8002ace:	d001      	beq.n	8002ad4 <main+0x54>
    {
  	  Error_Handler();
 8002ad0:	f000 f859 	bl	8002b86 <Error_Handler>
    }

    if (HAL_CAN_ActivateNotification(&hcan2, CAN_IT_RX_FIFO0_MSG_PENDING) != HAL_OK)
 8002ad4:	2102      	movs	r1, #2
 8002ad6:	4807      	ldr	r0, [pc, #28]	; (8002af4 <main+0x74>)
 8002ad8:	f001 fb42 	bl	8004160 <HAL_CAN_ActivateNotification>
 8002adc:	4603      	mov	r3, r0
 8002ade:	2b00      	cmp	r3, #0
 8002ae0:	d001      	beq.n	8002ae6 <main+0x66>
    {
  	  Error_Handler();
 8002ae2:	f000 f850 	bl	8002b86 <Error_Handler>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	 BMS();
 8002ae6:	f7fe ffb3 	bl	8001a50 <BMS>
 8002aea:	e7fc      	b.n	8002ae6 <main+0x66>
 8002aec:	20000a9c 	.word	0x20000a9c
 8002af0:	200009e4 	.word	0x200009e4
 8002af4:	20000a0c 	.word	0x20000a0c

08002af8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002af8:	b580      	push	{r7, lr}
 8002afa:	b092      	sub	sp, #72	; 0x48
 8002afc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002afe:	f107 0318 	add.w	r3, r7, #24
 8002b02:	2230      	movs	r2, #48	; 0x30
 8002b04:	2100      	movs	r1, #0
 8002b06:	4618      	mov	r0, r3
 8002b08:	f009 fa69 	bl	800bfde <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002b0c:	1d3b      	adds	r3, r7, #4
 8002b0e:	2200      	movs	r2, #0
 8002b10:	601a      	str	r2, [r3, #0]
 8002b12:	605a      	str	r2, [r3, #4]
 8002b14:	609a      	str	r2, [r3, #8]
 8002b16:	60da      	str	r2, [r3, #12]
 8002b18:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8002b1a:	2302      	movs	r3, #2
 8002b1c:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002b1e:	2301      	movs	r3, #1
 8002b20:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002b22:	2310      	movs	r3, #16
 8002b24:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002b26:	2302      	movs	r3, #2
 8002b28:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8002b2a:	2300      	movs	r3, #0
 8002b2c:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLM = 8;
 8002b2e:	2308      	movs	r3, #8
 8002b30:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLN = 192;
 8002b32:	23c0      	movs	r3, #192	; 0xc0
 8002b34:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8002b36:	2304      	movs	r3, #4
 8002b38:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLQ = 8;
 8002b3a:	2308      	movs	r3, #8
 8002b3c:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002b3e:	f107 0318 	add.w	r3, r7, #24
 8002b42:	4618      	mov	r0, r3
 8002b44:	f003 fa7a 	bl	800603c <HAL_RCC_OscConfig>
 8002b48:	4603      	mov	r3, r0
 8002b4a:	2b00      	cmp	r3, #0
 8002b4c:	d001      	beq.n	8002b52 <SystemClock_Config+0x5a>
  {
    Error_Handler();
 8002b4e:	f000 f81a 	bl	8002b86 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002b52:	230f      	movs	r3, #15
 8002b54:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002b56:	2302      	movs	r3, #2
 8002b58:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002b5a:	2300      	movs	r3, #0
 8002b5c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8002b5e:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8002b62:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8002b64:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002b68:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8002b6a:	1d3b      	adds	r3, r7, #4
 8002b6c:	2103      	movs	r1, #3
 8002b6e:	4618      	mov	r0, r3
 8002b70:	f003 fcb8 	bl	80064e4 <HAL_RCC_ClockConfig>
 8002b74:	4603      	mov	r3, r0
 8002b76:	2b00      	cmp	r3, #0
 8002b78:	d001      	beq.n	8002b7e <SystemClock_Config+0x86>
  {
    Error_Handler();
 8002b7a:	f000 f804 	bl	8002b86 <Error_Handler>
  }
}
 8002b7e:	bf00      	nop
 8002b80:	3748      	adds	r7, #72	; 0x48
 8002b82:	46bd      	mov	sp, r7
 8002b84:	bd80      	pop	{r7, pc}

08002b86 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002b86:	b480      	push	{r7}
 8002b88:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002b8a:	b672      	cpsid	i
}
 8002b8c:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002b8e:	e7fe      	b.n	8002b8e <Error_Handler+0x8>

08002b90 <MX_SPI3_Init>:

SPI_HandleTypeDef hspi3;

/* SPI3 init function */
void MX_SPI3_Init(void)
{
 8002b90:	b580      	push	{r7, lr}
 8002b92:	af00      	add	r7, sp, #0
  /* USER CODE END SPI3_Init 0 */

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  hspi3.Instance = SPI3;
 8002b94:	4b17      	ldr	r3, [pc, #92]	; (8002bf4 <MX_SPI3_Init+0x64>)
 8002b96:	4a18      	ldr	r2, [pc, #96]	; (8002bf8 <MX_SPI3_Init+0x68>)
 8002b98:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 8002b9a:	4b16      	ldr	r3, [pc, #88]	; (8002bf4 <MX_SPI3_Init+0x64>)
 8002b9c:	f44f 7282 	mov.w	r2, #260	; 0x104
 8002ba0:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 8002ba2:	4b14      	ldr	r3, [pc, #80]	; (8002bf4 <MX_SPI3_Init+0x64>)
 8002ba4:	2200      	movs	r2, #0
 8002ba6:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 8002ba8:	4b12      	ldr	r3, [pc, #72]	; (8002bf4 <MX_SPI3_Init+0x64>)
 8002baa:	2200      	movs	r2, #0
 8002bac:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002bae:	4b11      	ldr	r3, [pc, #68]	; (8002bf4 <MX_SPI3_Init+0x64>)
 8002bb0:	2200      	movs	r2, #0
 8002bb2:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002bb4:	4b0f      	ldr	r3, [pc, #60]	; (8002bf4 <MX_SPI3_Init+0x64>)
 8002bb6:	2200      	movs	r2, #0
 8002bb8:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8002bba:	4b0e      	ldr	r3, [pc, #56]	; (8002bf4 <MX_SPI3_Init+0x64>)
 8002bbc:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002bc0:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 8002bc2:	4b0c      	ldr	r3, [pc, #48]	; (8002bf4 <MX_SPI3_Init+0x64>)
 8002bc4:	2220      	movs	r2, #32
 8002bc6:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002bc8:	4b0a      	ldr	r3, [pc, #40]	; (8002bf4 <MX_SPI3_Init+0x64>)
 8002bca:	2200      	movs	r2, #0
 8002bcc:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8002bce:	4b09      	ldr	r3, [pc, #36]	; (8002bf4 <MX_SPI3_Init+0x64>)
 8002bd0:	2200      	movs	r2, #0
 8002bd2:	625a      	str	r2, [r3, #36]	; 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002bd4:	4b07      	ldr	r3, [pc, #28]	; (8002bf4 <MX_SPI3_Init+0x64>)
 8002bd6:	2200      	movs	r2, #0
 8002bd8:	629a      	str	r2, [r3, #40]	; 0x28
  hspi3.Init.CRCPolynomial = 10;
 8002bda:	4b06      	ldr	r3, [pc, #24]	; (8002bf4 <MX_SPI3_Init+0x64>)
 8002bdc:	220a      	movs	r2, #10
 8002bde:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8002be0:	4804      	ldr	r0, [pc, #16]	; (8002bf4 <MX_SPI3_Init+0x64>)
 8002be2:	f003 fe3b 	bl	800685c <HAL_SPI_Init>
 8002be6:	4603      	mov	r3, r0
 8002be8:	2b00      	cmp	r3, #0
 8002bea:	d001      	beq.n	8002bf0 <MX_SPI3_Init+0x60>
  {
    Error_Handler();
 8002bec:	f7ff ffcb 	bl	8002b86 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 8002bf0:	bf00      	nop
 8002bf2:	bd80      	pop	{r7, pc}
 8002bf4:	20000a40 	.word	0x20000a40
 8002bf8:	40003c00 	.word	0x40003c00

08002bfc <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8002bfc:	b580      	push	{r7, lr}
 8002bfe:	b08a      	sub	sp, #40	; 0x28
 8002c00:	af00      	add	r7, sp, #0
 8002c02:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002c04:	f107 0314 	add.w	r3, r7, #20
 8002c08:	2200      	movs	r2, #0
 8002c0a:	601a      	str	r2, [r3, #0]
 8002c0c:	605a      	str	r2, [r3, #4]
 8002c0e:	609a      	str	r2, [r3, #8]
 8002c10:	60da      	str	r2, [r3, #12]
 8002c12:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI3)
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	681b      	ldr	r3, [r3, #0]
 8002c18:	4a19      	ldr	r2, [pc, #100]	; (8002c80 <HAL_SPI_MspInit+0x84>)
 8002c1a:	4293      	cmp	r3, r2
 8002c1c:	d12c      	bne.n	8002c78 <HAL_SPI_MspInit+0x7c>
  {
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
    /* SPI3 clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 8002c1e:	2300      	movs	r3, #0
 8002c20:	613b      	str	r3, [r7, #16]
 8002c22:	4b18      	ldr	r3, [pc, #96]	; (8002c84 <HAL_SPI_MspInit+0x88>)
 8002c24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c26:	4a17      	ldr	r2, [pc, #92]	; (8002c84 <HAL_SPI_MspInit+0x88>)
 8002c28:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002c2c:	6413      	str	r3, [r2, #64]	; 0x40
 8002c2e:	4b15      	ldr	r3, [pc, #84]	; (8002c84 <HAL_SPI_MspInit+0x88>)
 8002c30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c32:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002c36:	613b      	str	r3, [r7, #16]
 8002c38:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002c3a:	2300      	movs	r3, #0
 8002c3c:	60fb      	str	r3, [r7, #12]
 8002c3e:	4b11      	ldr	r3, [pc, #68]	; (8002c84 <HAL_SPI_MspInit+0x88>)
 8002c40:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c42:	4a10      	ldr	r2, [pc, #64]	; (8002c84 <HAL_SPI_MspInit+0x88>)
 8002c44:	f043 0304 	orr.w	r3, r3, #4
 8002c48:	6313      	str	r3, [r2, #48]	; 0x30
 8002c4a:	4b0e      	ldr	r3, [pc, #56]	; (8002c84 <HAL_SPI_MspInit+0x88>)
 8002c4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c4e:	f003 0304 	and.w	r3, r3, #4
 8002c52:	60fb      	str	r3, [r7, #12]
 8002c54:	68fb      	ldr	r3, [r7, #12]
    /**SPI3 GPIO Configuration
    PC10     ------> SPI3_SCK
    PC11     ------> SPI3_MISO
    PC12     ------> SPI3_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 8002c56:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 8002c5a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002c5c:	2302      	movs	r3, #2
 8002c5e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c60:	2300      	movs	r3, #0
 8002c62:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002c64:	2303      	movs	r3, #3
 8002c66:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8002c68:	2306      	movs	r3, #6
 8002c6a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002c6c:	f107 0314 	add.w	r3, r7, #20
 8002c70:	4619      	mov	r1, r3
 8002c72:	4805      	ldr	r0, [pc, #20]	; (8002c88 <HAL_SPI_MspInit+0x8c>)
 8002c74:	f001 fdca 	bl	800480c <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }
}
 8002c78:	bf00      	nop
 8002c7a:	3728      	adds	r7, #40	; 0x28
 8002c7c:	46bd      	mov	sp, r7
 8002c7e:	bd80      	pop	{r7, pc}
 8002c80:	40003c00 	.word	0x40003c00
 8002c84:	40023800 	.word	0x40023800
 8002c88:	40020800 	.word	0x40020800

08002c8c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002c8c:	b480      	push	{r7}
 8002c8e:	b083      	sub	sp, #12
 8002c90:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002c92:	2300      	movs	r3, #0
 8002c94:	607b      	str	r3, [r7, #4]
 8002c96:	4b0f      	ldr	r3, [pc, #60]	; (8002cd4 <HAL_MspInit+0x48>)
 8002c98:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002c9a:	4a0e      	ldr	r2, [pc, #56]	; (8002cd4 <HAL_MspInit+0x48>)
 8002c9c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002ca0:	6453      	str	r3, [r2, #68]	; 0x44
 8002ca2:	4b0c      	ldr	r3, [pc, #48]	; (8002cd4 <HAL_MspInit+0x48>)
 8002ca4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002ca6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002caa:	607b      	str	r3, [r7, #4]
 8002cac:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002cae:	2300      	movs	r3, #0
 8002cb0:	603b      	str	r3, [r7, #0]
 8002cb2:	4b08      	ldr	r3, [pc, #32]	; (8002cd4 <HAL_MspInit+0x48>)
 8002cb4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002cb6:	4a07      	ldr	r2, [pc, #28]	; (8002cd4 <HAL_MspInit+0x48>)
 8002cb8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002cbc:	6413      	str	r3, [r2, #64]	; 0x40
 8002cbe:	4b05      	ldr	r3, [pc, #20]	; (8002cd4 <HAL_MspInit+0x48>)
 8002cc0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002cc2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002cc6:	603b      	str	r3, [r7, #0]
 8002cc8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002cca:	bf00      	nop
 8002ccc:	370c      	adds	r7, #12
 8002cce:	46bd      	mov	sp, r7
 8002cd0:	bc80      	pop	{r7}
 8002cd2:	4770      	bx	lr
 8002cd4:	40023800 	.word	0x40023800

08002cd8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002cd8:	b480      	push	{r7}
 8002cda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002cdc:	e7fe      	b.n	8002cdc <NMI_Handler+0x4>

08002cde <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002cde:	b480      	push	{r7}
 8002ce0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002ce2:	e7fe      	b.n	8002ce2 <HardFault_Handler+0x4>

08002ce4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002ce4:	b480      	push	{r7}
 8002ce6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002ce8:	e7fe      	b.n	8002ce8 <MemManage_Handler+0x4>

08002cea <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002cea:	b480      	push	{r7}
 8002cec:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002cee:	e7fe      	b.n	8002cee <BusFault_Handler+0x4>

08002cf0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002cf0:	b480      	push	{r7}
 8002cf2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002cf4:	e7fe      	b.n	8002cf4 <UsageFault_Handler+0x4>

08002cf6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002cf6:	b480      	push	{r7}
 8002cf8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002cfa:	bf00      	nop
 8002cfc:	46bd      	mov	sp, r7
 8002cfe:	bc80      	pop	{r7}
 8002d00:	4770      	bx	lr

08002d02 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002d02:	b480      	push	{r7}
 8002d04:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002d06:	bf00      	nop
 8002d08:	46bd      	mov	sp, r7
 8002d0a:	bc80      	pop	{r7}
 8002d0c:	4770      	bx	lr

08002d0e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002d0e:	b480      	push	{r7}
 8002d10:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002d12:	bf00      	nop
 8002d14:	46bd      	mov	sp, r7
 8002d16:	bc80      	pop	{r7}
 8002d18:	4770      	bx	lr

08002d1a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002d1a:	b580      	push	{r7, lr}
 8002d1c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002d1e:	f000 f9f3 	bl	8003108 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002d22:	bf00      	nop
 8002d24:	bd80      	pop	{r7, pc}
	...

08002d28 <CAN1_TX_IRQHandler>:

/**
  * @brief This function handles CAN1 TX interrupts.
  */
void CAN1_TX_IRQHandler(void)
{
 8002d28:	b580      	push	{r7, lr}
 8002d2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_TX_IRQn 0 */

  /* USER CODE END CAN1_TX_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8002d2c:	4802      	ldr	r0, [pc, #8]	; (8002d38 <CAN1_TX_IRQHandler+0x10>)
 8002d2e:	f001 fa3c 	bl	80041aa <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_TX_IRQn 1 */

  /* USER CODE END CAN1_TX_IRQn 1 */
}
 8002d32:	bf00      	nop
 8002d34:	bd80      	pop	{r7, pc}
 8002d36:	bf00      	nop
 8002d38:	200009e4 	.word	0x200009e4

08002d3c <CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles CAN1 RX0 interrupts.
  */
void CAN1_RX0_IRQHandler(void)
{
 8002d3c:	b580      	push	{r7, lr}
 8002d3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX0_IRQn 0 */

  /* USER CODE END CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8002d40:	4802      	ldr	r0, [pc, #8]	; (8002d4c <CAN1_RX0_IRQHandler+0x10>)
 8002d42:	f001 fa32 	bl	80041aa <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX0_IRQn 1 */

  /* USER CODE END CAN1_RX0_IRQn 1 */
}
 8002d46:	bf00      	nop
 8002d48:	bd80      	pop	{r7, pc}
 8002d4a:	bf00      	nop
 8002d4c:	200009e4 	.word	0x200009e4

08002d50 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8002d50:	b580      	push	{r7, lr}
 8002d52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8002d54:	4802      	ldr	r0, [pc, #8]	; (8002d60 <TIM2_IRQHandler+0x10>)
 8002d56:	f004 fbad 	bl	80074b4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8002d5a:	bf00      	nop
 8002d5c:	bd80      	pop	{r7, pc}
 8002d5e:	bf00      	nop
 8002d60:	20000a9c 	.word	0x20000a9c

08002d64 <CAN2_TX_IRQHandler>:

/**
  * @brief This function handles CAN2 TX interrupts.
  */
void CAN2_TX_IRQHandler(void)
{
 8002d64:	b580      	push	{r7, lr}
 8002d66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN2_TX_IRQn 0 */

  /* USER CODE END CAN2_TX_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan2);
 8002d68:	4802      	ldr	r0, [pc, #8]	; (8002d74 <CAN2_TX_IRQHandler+0x10>)
 8002d6a:	f001 fa1e 	bl	80041aa <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN2_TX_IRQn 1 */

  /* USER CODE END CAN2_TX_IRQn 1 */
}
 8002d6e:	bf00      	nop
 8002d70:	bd80      	pop	{r7, pc}
 8002d72:	bf00      	nop
 8002d74:	20000a0c 	.word	0x20000a0c

08002d78 <CAN2_RX0_IRQHandler>:

/**
  * @brief This function handles CAN2 RX0 interrupts.
  */
void CAN2_RX0_IRQHandler(void)
{
 8002d78:	b580      	push	{r7, lr}
 8002d7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN2_RX0_IRQn 0 */

  /* USER CODE END CAN2_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan2);
 8002d7c:	4802      	ldr	r0, [pc, #8]	; (8002d88 <CAN2_RX0_IRQHandler+0x10>)
 8002d7e:	f001 fa14 	bl	80041aa <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN2_RX0_IRQn 1 */

  /* USER CODE END CAN2_RX0_IRQn 1 */
}
 8002d82:	bf00      	nop
 8002d84:	bd80      	pop	{r7, pc}
 8002d86:	bf00      	nop
 8002d88:	20000a0c 	.word	0x20000a0c

08002d8c <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8002d8c:	b580      	push	{r7, lr}
 8002d8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8002d90:	4802      	ldr	r0, [pc, #8]	; (8002d9c <OTG_FS_IRQHandler+0x10>)
 8002d92:	f002 f860 	bl	8004e56 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8002d96:	bf00      	nop
 8002d98:	bd80      	pop	{r7, pc}
 8002d9a:	bf00      	nop
 8002d9c:	200017b0 	.word	0x200017b0

08002da0 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002da0:	b480      	push	{r7}
 8002da2:	af00      	add	r7, sp, #0
  return 1;
 8002da4:	2301      	movs	r3, #1
}
 8002da6:	4618      	mov	r0, r3
 8002da8:	46bd      	mov	sp, r7
 8002daa:	bc80      	pop	{r7}
 8002dac:	4770      	bx	lr

08002dae <_kill>:

int _kill(int pid, int sig)
{
 8002dae:	b580      	push	{r7, lr}
 8002db0:	b082      	sub	sp, #8
 8002db2:	af00      	add	r7, sp, #0
 8002db4:	6078      	str	r0, [r7, #4]
 8002db6:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8002db8:	f009 f974 	bl	800c0a4 <__errno>
 8002dbc:	4603      	mov	r3, r0
 8002dbe:	2216      	movs	r2, #22
 8002dc0:	601a      	str	r2, [r3, #0]
  return -1;
 8002dc2:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002dc6:	4618      	mov	r0, r3
 8002dc8:	3708      	adds	r7, #8
 8002dca:	46bd      	mov	sp, r7
 8002dcc:	bd80      	pop	{r7, pc}

08002dce <_exit>:

void _exit (int status)
{
 8002dce:	b580      	push	{r7, lr}
 8002dd0:	b082      	sub	sp, #8
 8002dd2:	af00      	add	r7, sp, #0
 8002dd4:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002dd6:	f04f 31ff 	mov.w	r1, #4294967295
 8002dda:	6878      	ldr	r0, [r7, #4]
 8002ddc:	f7ff ffe7 	bl	8002dae <_kill>
  while (1) {}    /* Make sure we hang here */
 8002de0:	e7fe      	b.n	8002de0 <_exit+0x12>

08002de2 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002de2:	b580      	push	{r7, lr}
 8002de4:	b086      	sub	sp, #24
 8002de6:	af00      	add	r7, sp, #0
 8002de8:	60f8      	str	r0, [r7, #12]
 8002dea:	60b9      	str	r1, [r7, #8]
 8002dec:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002dee:	2300      	movs	r3, #0
 8002df0:	617b      	str	r3, [r7, #20]
 8002df2:	e00a      	b.n	8002e0a <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002df4:	f3af 8000 	nop.w
 8002df8:	4601      	mov	r1, r0
 8002dfa:	68bb      	ldr	r3, [r7, #8]
 8002dfc:	1c5a      	adds	r2, r3, #1
 8002dfe:	60ba      	str	r2, [r7, #8]
 8002e00:	b2ca      	uxtb	r2, r1
 8002e02:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002e04:	697b      	ldr	r3, [r7, #20]
 8002e06:	3301      	adds	r3, #1
 8002e08:	617b      	str	r3, [r7, #20]
 8002e0a:	697a      	ldr	r2, [r7, #20]
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	429a      	cmp	r2, r3
 8002e10:	dbf0      	blt.n	8002df4 <_read+0x12>
  }

  return len;
 8002e12:	687b      	ldr	r3, [r7, #4]
}
 8002e14:	4618      	mov	r0, r3
 8002e16:	3718      	adds	r7, #24
 8002e18:	46bd      	mov	sp, r7
 8002e1a:	bd80      	pop	{r7, pc}

08002e1c <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002e1c:	b580      	push	{r7, lr}
 8002e1e:	b086      	sub	sp, #24
 8002e20:	af00      	add	r7, sp, #0
 8002e22:	60f8      	str	r0, [r7, #12]
 8002e24:	60b9      	str	r1, [r7, #8]
 8002e26:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002e28:	2300      	movs	r3, #0
 8002e2a:	617b      	str	r3, [r7, #20]
 8002e2c:	e009      	b.n	8002e42 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8002e2e:	68bb      	ldr	r3, [r7, #8]
 8002e30:	1c5a      	adds	r2, r3, #1
 8002e32:	60ba      	str	r2, [r7, #8]
 8002e34:	781b      	ldrb	r3, [r3, #0]
 8002e36:	4618      	mov	r0, r3
 8002e38:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002e3c:	697b      	ldr	r3, [r7, #20]
 8002e3e:	3301      	adds	r3, #1
 8002e40:	617b      	str	r3, [r7, #20]
 8002e42:	697a      	ldr	r2, [r7, #20]
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	429a      	cmp	r2, r3
 8002e48:	dbf1      	blt.n	8002e2e <_write+0x12>
    //ITM_SendChar(*ptr++); //Diese Zeile kann gelöscht werden wenn kein printf über SWV mehr gewollt ist
  }
  return len;
 8002e4a:	687b      	ldr	r3, [r7, #4]
}
 8002e4c:	4618      	mov	r0, r3
 8002e4e:	3718      	adds	r7, #24
 8002e50:	46bd      	mov	sp, r7
 8002e52:	bd80      	pop	{r7, pc}

08002e54 <_close>:

int _close(int file)
{
 8002e54:	b480      	push	{r7}
 8002e56:	b083      	sub	sp, #12
 8002e58:	af00      	add	r7, sp, #0
 8002e5a:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002e5c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002e60:	4618      	mov	r0, r3
 8002e62:	370c      	adds	r7, #12
 8002e64:	46bd      	mov	sp, r7
 8002e66:	bc80      	pop	{r7}
 8002e68:	4770      	bx	lr

08002e6a <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002e6a:	b480      	push	{r7}
 8002e6c:	b083      	sub	sp, #12
 8002e6e:	af00      	add	r7, sp, #0
 8002e70:	6078      	str	r0, [r7, #4]
 8002e72:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002e74:	683b      	ldr	r3, [r7, #0]
 8002e76:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002e7a:	605a      	str	r2, [r3, #4]
  return 0;
 8002e7c:	2300      	movs	r3, #0
}
 8002e7e:	4618      	mov	r0, r3
 8002e80:	370c      	adds	r7, #12
 8002e82:	46bd      	mov	sp, r7
 8002e84:	bc80      	pop	{r7}
 8002e86:	4770      	bx	lr

08002e88 <_isatty>:

int _isatty(int file)
{
 8002e88:	b480      	push	{r7}
 8002e8a:	b083      	sub	sp, #12
 8002e8c:	af00      	add	r7, sp, #0
 8002e8e:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002e90:	2301      	movs	r3, #1
}
 8002e92:	4618      	mov	r0, r3
 8002e94:	370c      	adds	r7, #12
 8002e96:	46bd      	mov	sp, r7
 8002e98:	bc80      	pop	{r7}
 8002e9a:	4770      	bx	lr

08002e9c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002e9c:	b480      	push	{r7}
 8002e9e:	b085      	sub	sp, #20
 8002ea0:	af00      	add	r7, sp, #0
 8002ea2:	60f8      	str	r0, [r7, #12]
 8002ea4:	60b9      	str	r1, [r7, #8]
 8002ea6:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002ea8:	2300      	movs	r3, #0
}
 8002eaa:	4618      	mov	r0, r3
 8002eac:	3714      	adds	r7, #20
 8002eae:	46bd      	mov	sp, r7
 8002eb0:	bc80      	pop	{r7}
 8002eb2:	4770      	bx	lr

08002eb4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002eb4:	b580      	push	{r7, lr}
 8002eb6:	b086      	sub	sp, #24
 8002eb8:	af00      	add	r7, sp, #0
 8002eba:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002ebc:	4a14      	ldr	r2, [pc, #80]	; (8002f10 <_sbrk+0x5c>)
 8002ebe:	4b15      	ldr	r3, [pc, #84]	; (8002f14 <_sbrk+0x60>)
 8002ec0:	1ad3      	subs	r3, r2, r3
 8002ec2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002ec4:	697b      	ldr	r3, [r7, #20]
 8002ec6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002ec8:	4b13      	ldr	r3, [pc, #76]	; (8002f18 <_sbrk+0x64>)
 8002eca:	681b      	ldr	r3, [r3, #0]
 8002ecc:	2b00      	cmp	r3, #0
 8002ece:	d102      	bne.n	8002ed6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002ed0:	4b11      	ldr	r3, [pc, #68]	; (8002f18 <_sbrk+0x64>)
 8002ed2:	4a12      	ldr	r2, [pc, #72]	; (8002f1c <_sbrk+0x68>)
 8002ed4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002ed6:	4b10      	ldr	r3, [pc, #64]	; (8002f18 <_sbrk+0x64>)
 8002ed8:	681a      	ldr	r2, [r3, #0]
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	4413      	add	r3, r2
 8002ede:	693a      	ldr	r2, [r7, #16]
 8002ee0:	429a      	cmp	r2, r3
 8002ee2:	d207      	bcs.n	8002ef4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002ee4:	f009 f8de 	bl	800c0a4 <__errno>
 8002ee8:	4603      	mov	r3, r0
 8002eea:	220c      	movs	r2, #12
 8002eec:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002eee:	f04f 33ff 	mov.w	r3, #4294967295
 8002ef2:	e009      	b.n	8002f08 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002ef4:	4b08      	ldr	r3, [pc, #32]	; (8002f18 <_sbrk+0x64>)
 8002ef6:	681b      	ldr	r3, [r3, #0]
 8002ef8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002efa:	4b07      	ldr	r3, [pc, #28]	; (8002f18 <_sbrk+0x64>)
 8002efc:	681a      	ldr	r2, [r3, #0]
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	4413      	add	r3, r2
 8002f02:	4a05      	ldr	r2, [pc, #20]	; (8002f18 <_sbrk+0x64>)
 8002f04:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002f06:	68fb      	ldr	r3, [r7, #12]
}
 8002f08:	4618      	mov	r0, r3
 8002f0a:	3718      	adds	r7, #24
 8002f0c:	46bd      	mov	sp, r7
 8002f0e:	bd80      	pop	{r7, pc}
 8002f10:	2000c000 	.word	0x2000c000
 8002f14:	00000400 	.word	0x00000400
 8002f18:	20000a98 	.word	0x20000a98
 8002f1c:	20001e00 	.word	0x20001e00

08002f20 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002f20:	b480      	push	{r7}
 8002f22:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002f24:	bf00      	nop
 8002f26:	46bd      	mov	sp, r7
 8002f28:	bc80      	pop	{r7}
 8002f2a:	4770      	bx	lr

08002f2c <MX_TIM2_Init>:

TIM_HandleTypeDef htim2;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8002f2c:	b580      	push	{r7, lr}
 8002f2e:	b086      	sub	sp, #24
 8002f30:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002f32:	f107 0308 	add.w	r3, r7, #8
 8002f36:	2200      	movs	r2, #0
 8002f38:	601a      	str	r2, [r3, #0]
 8002f3a:	605a      	str	r2, [r3, #4]
 8002f3c:	609a      	str	r2, [r3, #8]
 8002f3e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002f40:	463b      	mov	r3, r7
 8002f42:	2200      	movs	r2, #0
 8002f44:	601a      	str	r2, [r3, #0]
 8002f46:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8002f48:	4b1d      	ldr	r3, [pc, #116]	; (8002fc0 <MX_TIM2_Init+0x94>)
 8002f4a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8002f4e:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 48-1;
 8002f50:	4b1b      	ldr	r3, [pc, #108]	; (8002fc0 <MX_TIM2_Init+0x94>)
 8002f52:	222f      	movs	r2, #47	; 0x2f
 8002f54:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002f56:	4b1a      	ldr	r3, [pc, #104]	; (8002fc0 <MX_TIM2_Init+0x94>)
 8002f58:	2200      	movs	r2, #0
 8002f5a:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 10000;
 8002f5c:	4b18      	ldr	r3, [pc, #96]	; (8002fc0 <MX_TIM2_Init+0x94>)
 8002f5e:	f242 7210 	movw	r2, #10000	; 0x2710
 8002f62:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002f64:	4b16      	ldr	r3, [pc, #88]	; (8002fc0 <MX_TIM2_Init+0x94>)
 8002f66:	2200      	movs	r2, #0
 8002f68:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002f6a:	4b15      	ldr	r3, [pc, #84]	; (8002fc0 <MX_TIM2_Init+0x94>)
 8002f6c:	2200      	movs	r2, #0
 8002f6e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8002f70:	4813      	ldr	r0, [pc, #76]	; (8002fc0 <MX_TIM2_Init+0x94>)
 8002f72:	f004 f9e2 	bl	800733a <HAL_TIM_Base_Init>
 8002f76:	4603      	mov	r3, r0
 8002f78:	2b00      	cmp	r3, #0
 8002f7a:	d001      	beq.n	8002f80 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8002f7c:	f7ff fe03 	bl	8002b86 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002f80:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002f84:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8002f86:	f107 0308 	add.w	r3, r7, #8
 8002f8a:	4619      	mov	r1, r3
 8002f8c:	480c      	ldr	r0, [pc, #48]	; (8002fc0 <MX_TIM2_Init+0x94>)
 8002f8e:	f004 fb99 	bl	80076c4 <HAL_TIM_ConfigClockSource>
 8002f92:	4603      	mov	r3, r0
 8002f94:	2b00      	cmp	r3, #0
 8002f96:	d001      	beq.n	8002f9c <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8002f98:	f7ff fdf5 	bl	8002b86 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002f9c:	2300      	movs	r3, #0
 8002f9e:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002fa0:	2300      	movs	r3, #0
 8002fa2:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002fa4:	463b      	mov	r3, r7
 8002fa6:	4619      	mov	r1, r3
 8002fa8:	4805      	ldr	r0, [pc, #20]	; (8002fc0 <MX_TIM2_Init+0x94>)
 8002faa:	f004 fdab 	bl	8007b04 <HAL_TIMEx_MasterConfigSynchronization>
 8002fae:	4603      	mov	r3, r0
 8002fb0:	2b00      	cmp	r3, #0
 8002fb2:	d001      	beq.n	8002fb8 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8002fb4:	f7ff fde7 	bl	8002b86 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8002fb8:	bf00      	nop
 8002fba:	3718      	adds	r7, #24
 8002fbc:	46bd      	mov	sp, r7
 8002fbe:	bd80      	pop	{r7, pc}
 8002fc0:	20000a9c 	.word	0x20000a9c

08002fc4 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8002fc4:	b580      	push	{r7, lr}
 8002fc6:	b084      	sub	sp, #16
 8002fc8:	af00      	add	r7, sp, #0
 8002fca:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	681b      	ldr	r3, [r3, #0]
 8002fd0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002fd4:	d115      	bne.n	8003002 <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002fd6:	2300      	movs	r3, #0
 8002fd8:	60fb      	str	r3, [r7, #12]
 8002fda:	4b0c      	ldr	r3, [pc, #48]	; (800300c <HAL_TIM_Base_MspInit+0x48>)
 8002fdc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002fde:	4a0b      	ldr	r2, [pc, #44]	; (800300c <HAL_TIM_Base_MspInit+0x48>)
 8002fe0:	f043 0301 	orr.w	r3, r3, #1
 8002fe4:	6413      	str	r3, [r2, #64]	; 0x40
 8002fe6:	4b09      	ldr	r3, [pc, #36]	; (800300c <HAL_TIM_Base_MspInit+0x48>)
 8002fe8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002fea:	f003 0301 	and.w	r3, r3, #1
 8002fee:	60fb      	str	r3, [r7, #12]
 8002ff0:	68fb      	ldr	r3, [r7, #12]

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8002ff2:	2200      	movs	r2, #0
 8002ff4:	2100      	movs	r1, #0
 8002ff6:	201c      	movs	r0, #28
 8002ff8:	f001 fbd1 	bl	800479e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8002ffc:	201c      	movs	r0, #28
 8002ffe:	f001 fbea 	bl	80047d6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 8003002:	bf00      	nop
 8003004:	3710      	adds	r7, #16
 8003006:	46bd      	mov	sp, r7
 8003008:	bd80      	pop	{r7, pc}
 800300a:	bf00      	nop
 800300c:	40023800 	.word	0x40023800

08003010 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8003010:	f8df d034 	ldr.w	sp, [pc, #52]	; 8003048 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit 
 8003014:	f7ff ff84 	bl	8002f20 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8003018:	480c      	ldr	r0, [pc, #48]	; (800304c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800301a:	490d      	ldr	r1, [pc, #52]	; (8003050 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 800301c:	4a0d      	ldr	r2, [pc, #52]	; (8003054 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800301e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003020:	e002      	b.n	8003028 <LoopCopyDataInit>

08003022 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003022:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003024:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003026:	3304      	adds	r3, #4

08003028 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003028:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800302a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800302c:	d3f9      	bcc.n	8003022 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800302e:	4a0a      	ldr	r2, [pc, #40]	; (8003058 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8003030:	4c0a      	ldr	r4, [pc, #40]	; (800305c <LoopFillZerobss+0x22>)
  movs r3, #0
 8003032:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003034:	e001      	b.n	800303a <LoopFillZerobss>

08003036 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003036:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003038:	3204      	adds	r2, #4

0800303a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800303a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800303c:	d3fb      	bcc.n	8003036 <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 800303e:	f009 f837 	bl	800c0b0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8003042:	f7ff fd1d 	bl	8002a80 <main>
  bx  lr    
 8003046:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8003048:	2000c000 	.word	0x2000c000
  ldr r0, =_sdata
 800304c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003050:	20000390 	.word	0x20000390
  ldr r2, =_sidata
 8003054:	0800e8d4 	.word	0x0800e8d4
  ldr r2, =_sbss
 8003058:	20000390 	.word	0x20000390
  ldr r4, =_ebss
 800305c:	20001e00 	.word	0x20001e00

08003060 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003060:	e7fe      	b.n	8003060 <ADC_IRQHandler>
	...

08003064 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003064:	b580      	push	{r7, lr}
 8003066:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
   __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8003068:	4b0e      	ldr	r3, [pc, #56]	; (80030a4 <HAL_Init+0x40>)
 800306a:	681b      	ldr	r3, [r3, #0]
 800306c:	4a0d      	ldr	r2, [pc, #52]	; (80030a4 <HAL_Init+0x40>)
 800306e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003072:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
   __HAL_FLASH_DATA_CACHE_ENABLE();
 8003074:	4b0b      	ldr	r3, [pc, #44]	; (80030a4 <HAL_Init+0x40>)
 8003076:	681b      	ldr	r3, [r3, #0]
 8003078:	4a0a      	ldr	r2, [pc, #40]	; (80030a4 <HAL_Init+0x40>)
 800307a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800307e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003080:	4b08      	ldr	r3, [pc, #32]	; (80030a4 <HAL_Init+0x40>)
 8003082:	681b      	ldr	r3, [r3, #0]
 8003084:	4a07      	ldr	r2, [pc, #28]	; (80030a4 <HAL_Init+0x40>)
 8003086:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800308a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800308c:	2003      	movs	r0, #3
 800308e:	f001 fb7b 	bl	8004788 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003092:	200f      	movs	r0, #15
 8003094:	f000 f808 	bl	80030a8 <HAL_InitTick>
  
  /* Init the low level hardware */
  HAL_MspInit();
 8003098:	f7ff fdf8 	bl	8002c8c <HAL_MspInit>
  
  /* Return function status */
  return HAL_OK;
 800309c:	2300      	movs	r3, #0
}
 800309e:	4618      	mov	r0, r3
 80030a0:	bd80      	pop	{r7, pc}
 80030a2:	bf00      	nop
 80030a4:	40023c00 	.word	0x40023c00

080030a8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param  TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80030a8:	b580      	push	{r7, lr}
 80030aa:	b082      	sub	sp, #8
 80030ac:	af00      	add	r7, sp, #0
 80030ae:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80030b0:	4b12      	ldr	r3, [pc, #72]	; (80030fc <HAL_InitTick+0x54>)
 80030b2:	681a      	ldr	r2, [r3, #0]
 80030b4:	4b12      	ldr	r3, [pc, #72]	; (8003100 <HAL_InitTick+0x58>)
 80030b6:	781b      	ldrb	r3, [r3, #0]
 80030b8:	4619      	mov	r1, r3
 80030ba:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80030be:	fbb3 f3f1 	udiv	r3, r3, r1
 80030c2:	fbb2 f3f3 	udiv	r3, r2, r3
 80030c6:	4618      	mov	r0, r3
 80030c8:	f001 fb93 	bl	80047f2 <HAL_SYSTICK_Config>
 80030cc:	4603      	mov	r3, r0
 80030ce:	2b00      	cmp	r3, #0
 80030d0:	d001      	beq.n	80030d6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80030d2:	2301      	movs	r3, #1
 80030d4:	e00e      	b.n	80030f4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	2b0f      	cmp	r3, #15
 80030da:	d80a      	bhi.n	80030f2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80030dc:	2200      	movs	r2, #0
 80030de:	6879      	ldr	r1, [r7, #4]
 80030e0:	f04f 30ff 	mov.w	r0, #4294967295
 80030e4:	f001 fb5b 	bl	800479e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80030e8:	4a06      	ldr	r2, [pc, #24]	; (8003104 <HAL_InitTick+0x5c>)
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80030ee:	2300      	movs	r3, #0
 80030f0:	e000      	b.n	80030f4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80030f2:	2301      	movs	r3, #1
}
 80030f4:	4618      	mov	r0, r3
 80030f6:	3708      	adds	r7, #8
 80030f8:	46bd      	mov	sp, r7
 80030fa:	bd80      	pop	{r7, pc}
 80030fc:	2000004c 	.word	0x2000004c
 8003100:	20000054 	.word	0x20000054
 8003104:	20000050 	.word	0x20000050

08003108 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003108:	b480      	push	{r7}
 800310a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800310c:	4b05      	ldr	r3, [pc, #20]	; (8003124 <HAL_IncTick+0x1c>)
 800310e:	781b      	ldrb	r3, [r3, #0]
 8003110:	461a      	mov	r2, r3
 8003112:	4b05      	ldr	r3, [pc, #20]	; (8003128 <HAL_IncTick+0x20>)
 8003114:	681b      	ldr	r3, [r3, #0]
 8003116:	4413      	add	r3, r2
 8003118:	4a03      	ldr	r2, [pc, #12]	; (8003128 <HAL_IncTick+0x20>)
 800311a:	6013      	str	r3, [r2, #0]
}
 800311c:	bf00      	nop
 800311e:	46bd      	mov	sp, r7
 8003120:	bc80      	pop	{r7}
 8003122:	4770      	bx	lr
 8003124:	20000054 	.word	0x20000054
 8003128:	20000ae4 	.word	0x20000ae4

0800312c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800312c:	b480      	push	{r7}
 800312e:	af00      	add	r7, sp, #0
  return uwTick;
 8003130:	4b02      	ldr	r3, [pc, #8]	; (800313c <HAL_GetTick+0x10>)
 8003132:	681b      	ldr	r3, [r3, #0]
}
 8003134:	4618      	mov	r0, r3
 8003136:	46bd      	mov	sp, r7
 8003138:	bc80      	pop	{r7}
 800313a:	4770      	bx	lr
 800313c:	20000ae4 	.word	0x20000ae4

08003140 <HAL_Delay>:
  *       implementations in user file.
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(__IO uint32_t Delay)
{
 8003140:	b580      	push	{r7, lr}
 8003142:	b084      	sub	sp, #16
 8003144:	af00      	add	r7, sp, #0
 8003146:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003148:	f7ff fff0 	bl	800312c <HAL_GetTick>
 800314c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003152:	68fb      	ldr	r3, [r7, #12]
 8003154:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003158:	d005      	beq.n	8003166 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800315a:	4b0a      	ldr	r3, [pc, #40]	; (8003184 <HAL_Delay+0x44>)
 800315c:	781b      	ldrb	r3, [r3, #0]
 800315e:	461a      	mov	r2, r3
 8003160:	68fb      	ldr	r3, [r7, #12]
 8003162:	4413      	add	r3, r2
 8003164:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8003166:	bf00      	nop
 8003168:	f7ff ffe0 	bl	800312c <HAL_GetTick>
 800316c:	4602      	mov	r2, r0
 800316e:	68bb      	ldr	r3, [r7, #8]
 8003170:	1ad3      	subs	r3, r2, r3
 8003172:	68fa      	ldr	r2, [r7, #12]
 8003174:	429a      	cmp	r2, r3
 8003176:	d8f7      	bhi.n	8003168 <HAL_Delay+0x28>
  {
  }
}
 8003178:	bf00      	nop
 800317a:	bf00      	nop
 800317c:	3710      	adds	r7, #16
 800317e:	46bd      	mov	sp, r7
 8003180:	bd80      	pop	{r7, pc}
 8003182:	bf00      	nop
 8003184:	20000054 	.word	0x20000054

08003188 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8003188:	b580      	push	{r7, lr}
 800318a:	b084      	sub	sp, #16
 800318c:	af00      	add	r7, sp, #0
 800318e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003190:	2300      	movs	r3, #0
 8003192:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	2b00      	cmp	r3, #0
 8003198:	d101      	bne.n	800319e <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 800319a:	2301      	movs	r3, #1
 800319c:	e033      	b.n	8003206 <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031a2:	2b00      	cmp	r3, #0
 80031a4:	d109      	bne.n	80031ba <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80031a6:	6878      	ldr	r0, [r7, #4]
 80031a8:	f7fe fae6 	bl	8001778 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	2200      	movs	r2, #0
 80031b0:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	2200      	movs	r2, #0
 80031b6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031be:	f003 0310 	and.w	r3, r3, #16
 80031c2:	2b00      	cmp	r3, #0
 80031c4:	d118      	bne.n	80031f8 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031ca:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80031ce:	f023 0302 	bic.w	r3, r3, #2
 80031d2:	f043 0202 	orr.w	r2, r3, #2
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 80031da:	6878      	ldr	r0, [r7, #4]
 80031dc:	f000 faaa 	bl	8003734 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	2200      	movs	r2, #0
 80031e4:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031ea:	f023 0303 	bic.w	r3, r3, #3
 80031ee:	f043 0201 	orr.w	r2, r3, #1
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	641a      	str	r2, [r3, #64]	; 0x40
 80031f6:	e001      	b.n	80031fc <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80031f8:	2301      	movs	r3, #1
 80031fa:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	2200      	movs	r2, #0
 8003200:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8003204:	7bfb      	ldrb	r3, [r7, #15]
}
 8003206:	4618      	mov	r0, r3
 8003208:	3710      	adds	r7, #16
 800320a:	46bd      	mov	sp, r7
 800320c:	bd80      	pop	{r7, pc}
	...

08003210 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8003210:	b480      	push	{r7}
 8003212:	b085      	sub	sp, #20
 8003214:	af00      	add	r7, sp, #0
 8003216:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 8003218:	2300      	movs	r3, #0
 800321a:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003222:	2b01      	cmp	r3, #1
 8003224:	d101      	bne.n	800322a <HAL_ADC_Start+0x1a>
 8003226:	2302      	movs	r3, #2
 8003228:	e095      	b.n	8003356 <HAL_ADC_Start+0x146>
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	2201      	movs	r2, #1
 800322e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	681b      	ldr	r3, [r3, #0]
 8003236:	689b      	ldr	r3, [r3, #8]
 8003238:	f003 0301 	and.w	r3, r3, #1
 800323c:	2b01      	cmp	r3, #1
 800323e:	d018      	beq.n	8003272 <HAL_ADC_Start+0x62>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	681b      	ldr	r3, [r3, #0]
 8003244:	689a      	ldr	r2, [r3, #8]
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	681b      	ldr	r3, [r3, #0]
 800324a:	f042 0201 	orr.w	r2, r2, #1
 800324e:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8003250:	4b43      	ldr	r3, [pc, #268]	; (8003360 <HAL_ADC_Start+0x150>)
 8003252:	681b      	ldr	r3, [r3, #0]
 8003254:	4a43      	ldr	r2, [pc, #268]	; (8003364 <HAL_ADC_Start+0x154>)
 8003256:	fba2 2303 	umull	r2, r3, r2, r3
 800325a:	0c9a      	lsrs	r2, r3, #18
 800325c:	4613      	mov	r3, r2
 800325e:	005b      	lsls	r3, r3, #1
 8003260:	4413      	add	r3, r2
 8003262:	60fb      	str	r3, [r7, #12]
    while(counter != 0U)
 8003264:	e002      	b.n	800326c <HAL_ADC_Start+0x5c>
    {
      counter--;
 8003266:	68fb      	ldr	r3, [r7, #12]
 8003268:	3b01      	subs	r3, #1
 800326a:	60fb      	str	r3, [r7, #12]
    while(counter != 0U)
 800326c:	68fb      	ldr	r3, [r7, #12]
 800326e:	2b00      	cmp	r3, #0
 8003270:	d1f9      	bne.n	8003266 <HAL_ADC_Start+0x56>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	681b      	ldr	r3, [r3, #0]
 8003276:	689b      	ldr	r3, [r3, #8]
 8003278:	f003 0301 	and.w	r3, r3, #1
 800327c:	2b01      	cmp	r3, #1
 800327e:	d15d      	bne.n	800333c <HAL_ADC_Start+0x12c>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003284:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8003288:	f023 0301 	bic.w	r3, r3, #1
 800328c:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	681b      	ldr	r3, [r3, #0]
 8003298:	685b      	ldr	r3, [r3, #4]
 800329a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800329e:	2b00      	cmp	r3, #0
 80032a0:	d007      	beq.n	80032b2 <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032a6:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80032aa:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032b6:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80032ba:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80032be:	d106      	bne.n	80032ce <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80032c4:	f023 0206 	bic.w	r2, r3, #6
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	645a      	str	r2, [r3, #68]	; 0x44
 80032cc:	e002      	b.n	80032d4 <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	2200      	movs	r2, #0
 80032d2:	645a      	str	r2, [r3, #68]	; 0x44
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	2200      	movs	r2, #0
 80032d8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	681b      	ldr	r3, [r3, #0]
 80032e0:	f06f 0222 	mvn.w	r2, #34	; 0x22
 80032e4:	601a      	str	r2, [r3, #0]
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(ADC->CCR, ADC_CCR_MULTI))
 80032e6:	4b20      	ldr	r3, [pc, #128]	; (8003368 <HAL_ADC_Start+0x158>)
 80032e8:	685b      	ldr	r3, [r3, #4]
 80032ea:	f003 031f 	and.w	r3, r3, #31
 80032ee:	2b00      	cmp	r3, #0
 80032f0:	d10f      	bne.n	8003312 <HAL_ADC_Start+0x102>
    {
      /* if no external trigger present enable software conversion of regular channels */
      if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	681b      	ldr	r3, [r3, #0]
 80032f6:	689b      	ldr	r3, [r3, #8]
 80032f8:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80032fc:	2b00      	cmp	r3, #0
 80032fe:	d129      	bne.n	8003354 <HAL_ADC_Start+0x144>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	681b      	ldr	r3, [r3, #0]
 8003304:	689a      	ldr	r2, [r3, #8]
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	681b      	ldr	r3, [r3, #0]
 800330a:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 800330e:	609a      	str	r2, [r3, #8]
 8003310:	e020      	b.n	8003354 <HAL_ADC_Start+0x144>
      }
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	681b      	ldr	r3, [r3, #0]
 8003316:	4a15      	ldr	r2, [pc, #84]	; (800336c <HAL_ADC_Start+0x15c>)
 8003318:	4293      	cmp	r3, r2
 800331a:	d11b      	bne.n	8003354 <HAL_ADC_Start+0x144>
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	681b      	ldr	r3, [r3, #0]
 8003320:	689b      	ldr	r3, [r3, #8]
 8003322:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8003326:	2b00      	cmp	r3, #0
 8003328:	d114      	bne.n	8003354 <HAL_ADC_Start+0x144>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	681b      	ldr	r3, [r3, #0]
 800332e:	689a      	ldr	r2, [r3, #8]
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	681b      	ldr	r3, [r3, #0]
 8003334:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8003338:	609a      	str	r2, [r3, #8]
 800333a:	e00b      	b.n	8003354 <HAL_ADC_Start+0x144>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003340:	f043 0210 	orr.w	r2, r3, #16
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800334c:	f043 0201 	orr.w	r2, r3, #1
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 8003354:	2300      	movs	r3, #0
}
 8003356:	4618      	mov	r0, r3
 8003358:	3714      	adds	r7, #20
 800335a:	46bd      	mov	sp, r7
 800335c:	bc80      	pop	{r7}
 800335e:	4770      	bx	lr
 8003360:	2000004c 	.word	0x2000004c
 8003364:	431bde83 	.word	0x431bde83
 8003368:	40012300 	.word	0x40012300
 800336c:	40012000 	.word	0x40012000

08003370 <HAL_ADC_Stop>:
  *         the configuration information for the specified ADC.
  *
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef* hadc)
{
 8003370:	b480      	push	{r7}
 8003372:	b083      	sub	sp, #12
 8003374:	af00      	add	r7, sp, #0
 8003376:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800337e:	2b01      	cmp	r3, #1
 8003380:	d101      	bne.n	8003386 <HAL_ADC_Stop+0x16>
 8003382:	2302      	movs	r3, #2
 8003384:	e021      	b.n	80033ca <HAL_ADC_Stop+0x5a>
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	2201      	movs	r2, #1
 800338a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  __HAL_ADC_DISABLE(hadc);
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	681b      	ldr	r3, [r3, #0]
 8003392:	689a      	ldr	r2, [r3, #8]
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	681b      	ldr	r3, [r3, #0]
 8003398:	f022 0201 	bic.w	r2, r2, #1
 800339c:	609a      	str	r2, [r3, #8]
  
  /* Check if ADC is effectively disabled */
  if(HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	681b      	ldr	r3, [r3, #0]
 80033a2:	689b      	ldr	r3, [r3, #8]
 80033a4:	f003 0301 	and.w	r3, r3, #1
 80033a8:	2b00      	cmp	r3, #0
 80033aa:	d109      	bne.n	80033c0 <HAL_ADC_Stop+0x50>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033b0:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80033b4:	f023 0301 	bic.w	r3, r3, #1
 80033b8:	f043 0201 	orr.w	r2, r3, #1
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	2200      	movs	r2, #0
 80033c4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 80033c8:	2300      	movs	r3, #0
}
 80033ca:	4618      	mov	r0, r3
 80033cc:	370c      	adds	r7, #12
 80033ce:	46bd      	mov	sp, r7
 80033d0:	bc80      	pop	{r7}
 80033d2:	4770      	bx	lr

080033d4 <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 80033d4:	b580      	push	{r7, lr}
 80033d6:	b084      	sub	sp, #16
 80033d8:	af00      	add	r7, sp, #0
 80033da:	6078      	str	r0, [r7, #4]
 80033dc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 80033de:	2300      	movs	r3, #0
 80033e0:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	681b      	ldr	r3, [r3, #0]
 80033e6:	689b      	ldr	r3, [r3, #8]
 80033e8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80033ec:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80033f0:	d113      	bne.n	800341a <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA)    )
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	681b      	ldr	r3, [r3, #0]
 80033f6:	689b      	ldr	r3, [r3, #8]
 80033f8:	f403 7380 	and.w	r3, r3, #256	; 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 80033fc:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003400:	d10b      	bne.n	800341a <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003406:	f043 0220 	orr.w	r2, r3, #32
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	2200      	movs	r2, #0
 8003412:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    return HAL_ERROR;
 8003416:	2301      	movs	r3, #1
 8003418:	e05c      	b.n	80034d4 <HAL_ADC_PollForConversion+0x100>
  }

  /* Get tick */ 
  tickstart = HAL_GetTick();
 800341a:	f7ff fe87 	bl	800312c <HAL_GetTick>
 800341e:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8003420:	e01a      	b.n	8003458 <HAL_ADC_PollForConversion+0x84>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if(Timeout != HAL_MAX_DELAY)
 8003422:	683b      	ldr	r3, [r7, #0]
 8003424:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003428:	d016      	beq.n	8003458 <HAL_ADC_PollForConversion+0x84>
    {
      if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 800342a:	683b      	ldr	r3, [r7, #0]
 800342c:	2b00      	cmp	r3, #0
 800342e:	d007      	beq.n	8003440 <HAL_ADC_PollForConversion+0x6c>
 8003430:	f7ff fe7c 	bl	800312c <HAL_GetTick>
 8003434:	4602      	mov	r2, r0
 8003436:	68fb      	ldr	r3, [r7, #12]
 8003438:	1ad3      	subs	r3, r2, r3
 800343a:	683a      	ldr	r2, [r7, #0]
 800343c:	429a      	cmp	r2, r3
 800343e:	d20b      	bcs.n	8003458 <HAL_ADC_PollForConversion+0x84>
      {
        /* Update ADC state machine to timeout */
        SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003444:	f043 0204 	orr.w	r2, r3, #4
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	641a      	str	r2, [r3, #64]	; 0x40
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	2200      	movs	r2, #0
 8003450:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        
        return HAL_TIMEOUT;
 8003454:	2303      	movs	r3, #3
 8003456:	e03d      	b.n	80034d4 <HAL_ADC_PollForConversion+0x100>
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	681b      	ldr	r3, [r3, #0]
 800345c:	681b      	ldr	r3, [r3, #0]
 800345e:	f003 0302 	and.w	r3, r3, #2
 8003462:	2b02      	cmp	r3, #2
 8003464:	d1dd      	bne.n	8003422 <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	681b      	ldr	r3, [r3, #0]
 800346a:	f06f 0212 	mvn.w	r2, #18
 800346e:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003474:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	641a      	str	r2, [r3, #64]	; 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F2, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	681b      	ldr	r3, [r3, #0]
 8003480:	689b      	ldr	r3, [r3, #8]
 8003482:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8003486:	2b00      	cmp	r3, #0
 8003488:	d123      	bne.n	80034d2 <HAL_ADC_PollForConversion+0xfe>
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	7e1b      	ldrb	r3, [r3, #24]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800348e:	2b00      	cmp	r3, #0
 8003490:	d11f      	bne.n	80034d2 <HAL_ADC_PollForConversion+0xfe>
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	681b      	ldr	r3, [r3, #0]
 8003496:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003498:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800349c:	2b00      	cmp	r3, #0
 800349e:	d006      	beq.n	80034ae <HAL_ADC_PollForConversion+0xda>
      HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	681b      	ldr	r3, [r3, #0]
 80034a4:	689b      	ldr	r3, [r3, #8]
 80034a6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 80034aa:	2b00      	cmp	r3, #0
 80034ac:	d111      	bne.n	80034d2 <HAL_ADC_PollForConversion+0xfe>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034b2:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	641a      	str	r2, [r3, #64]	; 0x40
    
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034be:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80034c2:	2b00      	cmp	r3, #0
 80034c4:	d105      	bne.n	80034d2 <HAL_ADC_PollForConversion+0xfe>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034ca:	f043 0201 	orr.w	r2, r3, #1
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 80034d2:	2300      	movs	r3, #0
}
 80034d4:	4618      	mov	r0, r3
 80034d6:	3710      	adds	r7, #16
 80034d8:	46bd      	mov	sp, r7
 80034da:	bd80      	pop	{r7, pc}

080034dc <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{       
 80034dc:	b480      	push	{r7}
 80034de:	b083      	sub	sp, #12
 80034e0:	af00      	add	r7, sp, #0
 80034e2:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */ 
  return hadc->Instance->DR;
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	681b      	ldr	r3, [r3, #0]
 80034e8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 80034ea:	4618      	mov	r0, r3
 80034ec:	370c      	adds	r7, #12
 80034ee:	46bd      	mov	sp, r7
 80034f0:	bc80      	pop	{r7}
 80034f2:	4770      	bx	lr

080034f4 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 80034f4:	b480      	push	{r7}
 80034f6:	b085      	sub	sp, #20
 80034f8:	af00      	add	r7, sp, #0
 80034fa:	6078      	str	r0, [r7, #4]
 80034fc:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 80034fe:	2300      	movs	r3, #0
 8003500:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003508:	2b01      	cmp	r3, #1
 800350a:	d101      	bne.n	8003510 <HAL_ADC_ConfigChannel+0x1c>
 800350c:	2302      	movs	r3, #2
 800350e:	e103      	b.n	8003718 <HAL_ADC_ConfigChannel+0x224>
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	2201      	movs	r2, #1
 8003514:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8003518:	683b      	ldr	r3, [r7, #0]
 800351a:	681b      	ldr	r3, [r3, #0]
 800351c:	2b09      	cmp	r3, #9
 800351e:	d925      	bls.n	800356c <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	681b      	ldr	r3, [r3, #0]
 8003524:	68d9      	ldr	r1, [r3, #12]
 8003526:	683b      	ldr	r3, [r7, #0]
 8003528:	681b      	ldr	r3, [r3, #0]
 800352a:	b29b      	uxth	r3, r3
 800352c:	461a      	mov	r2, r3
 800352e:	4613      	mov	r3, r2
 8003530:	005b      	lsls	r3, r3, #1
 8003532:	4413      	add	r3, r2
 8003534:	3b1e      	subs	r3, #30
 8003536:	2207      	movs	r2, #7
 8003538:	fa02 f303 	lsl.w	r3, r2, r3
 800353c:	43da      	mvns	r2, r3
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	681b      	ldr	r3, [r3, #0]
 8003542:	400a      	ands	r2, r1
 8003544:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	681b      	ldr	r3, [r3, #0]
 800354a:	68d9      	ldr	r1, [r3, #12]
 800354c:	683b      	ldr	r3, [r7, #0]
 800354e:	689a      	ldr	r2, [r3, #8]
 8003550:	683b      	ldr	r3, [r7, #0]
 8003552:	681b      	ldr	r3, [r3, #0]
 8003554:	b29b      	uxth	r3, r3
 8003556:	4618      	mov	r0, r3
 8003558:	4603      	mov	r3, r0
 800355a:	005b      	lsls	r3, r3, #1
 800355c:	4403      	add	r3, r0
 800355e:	3b1e      	subs	r3, #30
 8003560:	409a      	lsls	r2, r3
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	681b      	ldr	r3, [r3, #0]
 8003566:	430a      	orrs	r2, r1
 8003568:	60da      	str	r2, [r3, #12]
 800356a:	e022      	b.n	80035b2 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	681b      	ldr	r3, [r3, #0]
 8003570:	6919      	ldr	r1, [r3, #16]
 8003572:	683b      	ldr	r3, [r7, #0]
 8003574:	681b      	ldr	r3, [r3, #0]
 8003576:	b29b      	uxth	r3, r3
 8003578:	461a      	mov	r2, r3
 800357a:	4613      	mov	r3, r2
 800357c:	005b      	lsls	r3, r3, #1
 800357e:	4413      	add	r3, r2
 8003580:	2207      	movs	r2, #7
 8003582:	fa02 f303 	lsl.w	r3, r2, r3
 8003586:	43da      	mvns	r2, r3
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	681b      	ldr	r3, [r3, #0]
 800358c:	400a      	ands	r2, r1
 800358e:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	681b      	ldr	r3, [r3, #0]
 8003594:	6919      	ldr	r1, [r3, #16]
 8003596:	683b      	ldr	r3, [r7, #0]
 8003598:	689a      	ldr	r2, [r3, #8]
 800359a:	683b      	ldr	r3, [r7, #0]
 800359c:	681b      	ldr	r3, [r3, #0]
 800359e:	b29b      	uxth	r3, r3
 80035a0:	4618      	mov	r0, r3
 80035a2:	4603      	mov	r3, r0
 80035a4:	005b      	lsls	r3, r3, #1
 80035a6:	4403      	add	r3, r0
 80035a8:	409a      	lsls	r2, r3
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	681b      	ldr	r3, [r3, #0]
 80035ae:	430a      	orrs	r2, r1
 80035b0:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80035b2:	683b      	ldr	r3, [r7, #0]
 80035b4:	685b      	ldr	r3, [r3, #4]
 80035b6:	2b06      	cmp	r3, #6
 80035b8:	d824      	bhi.n	8003604 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	681b      	ldr	r3, [r3, #0]
 80035be:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80035c0:	683b      	ldr	r3, [r7, #0]
 80035c2:	685a      	ldr	r2, [r3, #4]
 80035c4:	4613      	mov	r3, r2
 80035c6:	009b      	lsls	r3, r3, #2
 80035c8:	4413      	add	r3, r2
 80035ca:	3b05      	subs	r3, #5
 80035cc:	221f      	movs	r2, #31
 80035ce:	fa02 f303 	lsl.w	r3, r2, r3
 80035d2:	43da      	mvns	r2, r3
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	681b      	ldr	r3, [r3, #0]
 80035d8:	400a      	ands	r2, r1
 80035da:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	681b      	ldr	r3, [r3, #0]
 80035e0:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80035e2:	683b      	ldr	r3, [r7, #0]
 80035e4:	681b      	ldr	r3, [r3, #0]
 80035e6:	b29b      	uxth	r3, r3
 80035e8:	4618      	mov	r0, r3
 80035ea:	683b      	ldr	r3, [r7, #0]
 80035ec:	685a      	ldr	r2, [r3, #4]
 80035ee:	4613      	mov	r3, r2
 80035f0:	009b      	lsls	r3, r3, #2
 80035f2:	4413      	add	r3, r2
 80035f4:	3b05      	subs	r3, #5
 80035f6:	fa00 f203 	lsl.w	r2, r0, r3
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	681b      	ldr	r3, [r3, #0]
 80035fe:	430a      	orrs	r2, r1
 8003600:	635a      	str	r2, [r3, #52]	; 0x34
 8003602:	e04c      	b.n	800369e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8003604:	683b      	ldr	r3, [r7, #0]
 8003606:	685b      	ldr	r3, [r3, #4]
 8003608:	2b0c      	cmp	r3, #12
 800360a:	d824      	bhi.n	8003656 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	681b      	ldr	r3, [r3, #0]
 8003610:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8003612:	683b      	ldr	r3, [r7, #0]
 8003614:	685a      	ldr	r2, [r3, #4]
 8003616:	4613      	mov	r3, r2
 8003618:	009b      	lsls	r3, r3, #2
 800361a:	4413      	add	r3, r2
 800361c:	3b23      	subs	r3, #35	; 0x23
 800361e:	221f      	movs	r2, #31
 8003620:	fa02 f303 	lsl.w	r3, r2, r3
 8003624:	43da      	mvns	r2, r3
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	681b      	ldr	r3, [r3, #0]
 800362a:	400a      	ands	r2, r1
 800362c:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	681b      	ldr	r3, [r3, #0]
 8003632:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8003634:	683b      	ldr	r3, [r7, #0]
 8003636:	681b      	ldr	r3, [r3, #0]
 8003638:	b29b      	uxth	r3, r3
 800363a:	4618      	mov	r0, r3
 800363c:	683b      	ldr	r3, [r7, #0]
 800363e:	685a      	ldr	r2, [r3, #4]
 8003640:	4613      	mov	r3, r2
 8003642:	009b      	lsls	r3, r3, #2
 8003644:	4413      	add	r3, r2
 8003646:	3b23      	subs	r3, #35	; 0x23
 8003648:	fa00 f203 	lsl.w	r2, r0, r3
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	681b      	ldr	r3, [r3, #0]
 8003650:	430a      	orrs	r2, r1
 8003652:	631a      	str	r2, [r3, #48]	; 0x30
 8003654:	e023      	b.n	800369e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	681b      	ldr	r3, [r3, #0]
 800365a:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800365c:	683b      	ldr	r3, [r7, #0]
 800365e:	685a      	ldr	r2, [r3, #4]
 8003660:	4613      	mov	r3, r2
 8003662:	009b      	lsls	r3, r3, #2
 8003664:	4413      	add	r3, r2
 8003666:	3b41      	subs	r3, #65	; 0x41
 8003668:	221f      	movs	r2, #31
 800366a:	fa02 f303 	lsl.w	r3, r2, r3
 800366e:	43da      	mvns	r2, r3
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	681b      	ldr	r3, [r3, #0]
 8003674:	400a      	ands	r2, r1
 8003676:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	681b      	ldr	r3, [r3, #0]
 800367c:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800367e:	683b      	ldr	r3, [r7, #0]
 8003680:	681b      	ldr	r3, [r3, #0]
 8003682:	b29b      	uxth	r3, r3
 8003684:	4618      	mov	r0, r3
 8003686:	683b      	ldr	r3, [r7, #0]
 8003688:	685a      	ldr	r2, [r3, #4]
 800368a:	4613      	mov	r3, r2
 800368c:	009b      	lsls	r3, r3, #2
 800368e:	4413      	add	r3, r2
 8003690:	3b41      	subs	r3, #65	; 0x41
 8003692:	fa00 f203 	lsl.w	r2, r0, r3
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	681b      	ldr	r3, [r3, #0]
 800369a:	430a      	orrs	r2, r1
 800369c:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  /* if ADC1 Channel_18 is selected enable VBAT Channel */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	681b      	ldr	r3, [r3, #0]
 80036a2:	4a20      	ldr	r2, [pc, #128]	; (8003724 <HAL_ADC_ConfigChannel+0x230>)
 80036a4:	4293      	cmp	r3, r2
 80036a6:	d109      	bne.n	80036bc <HAL_ADC_ConfigChannel+0x1c8>
 80036a8:	683b      	ldr	r3, [r7, #0]
 80036aa:	681b      	ldr	r3, [r3, #0]
 80036ac:	2b12      	cmp	r3, #18
 80036ae:	d105      	bne.n	80036bc <HAL_ADC_ConfigChannel+0x1c8>
  {
    /* Enable the VBAT channel*/
    ADC->CCR |= ADC_CCR_VBATE;
 80036b0:	4b1d      	ldr	r3, [pc, #116]	; (8003728 <HAL_ADC_ConfigChannel+0x234>)
 80036b2:	685b      	ldr	r3, [r3, #4]
 80036b4:	4a1c      	ldr	r2, [pc, #112]	; (8003728 <HAL_ADC_ConfigChannel+0x234>)
 80036b6:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80036ba:	6053      	str	r3, [r2, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_17 is selected enable TSVREFE Channel(Temperature sensor and VREFINT) */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	681b      	ldr	r3, [r3, #0]
 80036c0:	4a18      	ldr	r2, [pc, #96]	; (8003724 <HAL_ADC_ConfigChannel+0x230>)
 80036c2:	4293      	cmp	r3, r2
 80036c4:	d123      	bne.n	800370e <HAL_ADC_ConfigChannel+0x21a>
 80036c6:	683b      	ldr	r3, [r7, #0]
 80036c8:	681b      	ldr	r3, [r3, #0]
 80036ca:	2b10      	cmp	r3, #16
 80036cc:	d003      	beq.n	80036d6 <HAL_ADC_ConfigChannel+0x1e2>
 80036ce:	683b      	ldr	r3, [r7, #0]
 80036d0:	681b      	ldr	r3, [r3, #0]
 80036d2:	2b11      	cmp	r3, #17
 80036d4:	d11b      	bne.n	800370e <HAL_ADC_ConfigChannel+0x21a>
  {
    /* Enable the TSVREFE channel*/
    ADC->CCR |= ADC_CCR_TSVREFE;
 80036d6:	4b14      	ldr	r3, [pc, #80]	; (8003728 <HAL_ADC_ConfigChannel+0x234>)
 80036d8:	685b      	ldr	r3, [r3, #4]
 80036da:	4a13      	ldr	r2, [pc, #76]	; (8003728 <HAL_ADC_ConfigChannel+0x234>)
 80036dc:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80036e0:	6053      	str	r3, [r2, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80036e2:	683b      	ldr	r3, [r7, #0]
 80036e4:	681b      	ldr	r3, [r3, #0]
 80036e6:	2b10      	cmp	r3, #16
 80036e8:	d111      	bne.n	800370e <HAL_ADC_ConfigChannel+0x21a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80036ea:	4b10      	ldr	r3, [pc, #64]	; (800372c <HAL_ADC_ConfigChannel+0x238>)
 80036ec:	681b      	ldr	r3, [r3, #0]
 80036ee:	4a10      	ldr	r2, [pc, #64]	; (8003730 <HAL_ADC_ConfigChannel+0x23c>)
 80036f0:	fba2 2303 	umull	r2, r3, r2, r3
 80036f4:	0c9a      	lsrs	r2, r3, #18
 80036f6:	4613      	mov	r3, r2
 80036f8:	009b      	lsls	r3, r3, #2
 80036fa:	4413      	add	r3, r2
 80036fc:	005b      	lsls	r3, r3, #1
 80036fe:	60fb      	str	r3, [r7, #12]
      while(counter != 0U)
 8003700:	e002      	b.n	8003708 <HAL_ADC_ConfigChannel+0x214>
      {
        counter--;
 8003702:	68fb      	ldr	r3, [r7, #12]
 8003704:	3b01      	subs	r3, #1
 8003706:	60fb      	str	r3, [r7, #12]
      while(counter != 0U)
 8003708:	68fb      	ldr	r3, [r7, #12]
 800370a:	2b00      	cmp	r3, #0
 800370c:	d1f9      	bne.n	8003702 <HAL_ADC_ConfigChannel+0x20e>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	2200      	movs	r2, #0
 8003712:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8003716:	2300      	movs	r3, #0
}
 8003718:	4618      	mov	r0, r3
 800371a:	3714      	adds	r7, #20
 800371c:	46bd      	mov	sp, r7
 800371e:	bc80      	pop	{r7}
 8003720:	4770      	bx	lr
 8003722:	bf00      	nop
 8003724:	40012000 	.word	0x40012000
 8003728:	40012300 	.word	0x40012300
 800372c:	2000004c 	.word	0x2000004c
 8003730:	431bde83 	.word	0x431bde83

08003734 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8003734:	b480      	push	{r7}
 8003736:	b085      	sub	sp, #20
 8003738:	af00      	add	r7, sp, #0
 800373a:	6078      	str	r0, [r7, #4]
  /* Set ADC parameters */
  /* Set the ADC clock prescaler */
  ADC->CCR &= ~(ADC_CCR_ADCPRE);
 800373c:	4b7e      	ldr	r3, [pc, #504]	; (8003938 <ADC_Init+0x204>)
 800373e:	685b      	ldr	r3, [r3, #4]
 8003740:	4a7d      	ldr	r2, [pc, #500]	; (8003938 <ADC_Init+0x204>)
 8003742:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 8003746:	6053      	str	r3, [r2, #4]
  ADC->CCR |=  hadc->Init.ClockPrescaler;
 8003748:	4b7b      	ldr	r3, [pc, #492]	; (8003938 <ADC_Init+0x204>)
 800374a:	685a      	ldr	r2, [r3, #4]
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	685b      	ldr	r3, [r3, #4]
 8003750:	4979      	ldr	r1, [pc, #484]	; (8003938 <ADC_Init+0x204>)
 8003752:	4313      	orrs	r3, r2
 8003754:	604b      	str	r3, [r1, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	681b      	ldr	r3, [r3, #0]
 800375a:	685a      	ldr	r2, [r3, #4]
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	681b      	ldr	r3, [r3, #0]
 8003760:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003764:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	681b      	ldr	r3, [r3, #0]
 800376a:	6859      	ldr	r1, [r3, #4]
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	691b      	ldr	r3, [r3, #16]
 8003770:	021a      	lsls	r2, r3, #8
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	681b      	ldr	r3, [r3, #0]
 8003776:	430a      	orrs	r2, r1
 8003778:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	681b      	ldr	r3, [r3, #0]
 800377e:	685a      	ldr	r2, [r3, #4]
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	681b      	ldr	r3, [r3, #0]
 8003784:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8003788:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	681b      	ldr	r3, [r3, #0]
 800378e:	6859      	ldr	r1, [r3, #4]
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	689a      	ldr	r2, [r3, #8]
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	681b      	ldr	r3, [r3, #0]
 8003798:	430a      	orrs	r2, r1
 800379a:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	681b      	ldr	r3, [r3, #0]
 80037a0:	689a      	ldr	r2, [r3, #8]
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	681b      	ldr	r3, [r3, #0]
 80037a6:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80037aa:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	681b      	ldr	r3, [r3, #0]
 80037b0:	6899      	ldr	r1, [r3, #8]
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	68da      	ldr	r2, [r3, #12]
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	681b      	ldr	r3, [r3, #0]
 80037ba:	430a      	orrs	r2, r1
 80037bc:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80037c2:	4a5e      	ldr	r2, [pc, #376]	; (800393c <ADC_Init+0x208>)
 80037c4:	4293      	cmp	r3, r2
 80037c6:	d022      	beq.n	800380e <ADC_Init+0xda>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	681b      	ldr	r3, [r3, #0]
 80037cc:	689a      	ldr	r2, [r3, #8]
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	681b      	ldr	r3, [r3, #0]
 80037d2:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80037d6:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	681b      	ldr	r3, [r3, #0]
 80037dc:	6899      	ldr	r1, [r3, #8]
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	681b      	ldr	r3, [r3, #0]
 80037e6:	430a      	orrs	r2, r1
 80037e8:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	681b      	ldr	r3, [r3, #0]
 80037ee:	689a      	ldr	r2, [r3, #8]
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	681b      	ldr	r3, [r3, #0]
 80037f4:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80037f8:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	681b      	ldr	r3, [r3, #0]
 80037fe:	6899      	ldr	r1, [r3, #8]
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	681b      	ldr	r3, [r3, #0]
 8003808:	430a      	orrs	r2, r1
 800380a:	609a      	str	r2, [r3, #8]
 800380c:	e00f      	b.n	800382e <ADC_Init+0xfa>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	681b      	ldr	r3, [r3, #0]
 8003812:	689a      	ldr	r2, [r3, #8]
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	681b      	ldr	r3, [r3, #0]
 8003818:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800381c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	681b      	ldr	r3, [r3, #0]
 8003822:	689a      	ldr	r2, [r3, #8]
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	681b      	ldr	r3, [r3, #0]
 8003828:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 800382c:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	681b      	ldr	r3, [r3, #0]
 8003832:	689a      	ldr	r2, [r3, #8]
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	681b      	ldr	r3, [r3, #0]
 8003838:	f022 0202 	bic.w	r2, r2, #2
 800383c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	681b      	ldr	r3, [r3, #0]
 8003842:	6899      	ldr	r1, [r3, #8]
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	7e1b      	ldrb	r3, [r3, #24]
 8003848:	005a      	lsls	r2, r3, #1
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	681b      	ldr	r3, [r3, #0]
 800384e:	430a      	orrs	r2, r1
 8003850:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003858:	2b00      	cmp	r3, #0
 800385a:	d027      	beq.n	80038ac <ADC_Init+0x178>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	681b      	ldr	r3, [r3, #0]
 8003860:	685a      	ldr	r2, [r3, #4]
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	681b      	ldr	r3, [r3, #0]
 8003866:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800386a:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	681b      	ldr	r3, [r3, #0]
 8003870:	685a      	ldr	r2, [r3, #4]
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	681b      	ldr	r3, [r3, #0]
 8003876:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 800387a:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003880:	3b01      	subs	r3, #1
 8003882:	f44f 4260 	mov.w	r2, #57344	; 0xe000
 8003886:	60fa      	str	r2, [r7, #12]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003888:	68fa      	ldr	r2, [r7, #12]
 800388a:	fa92 f2a2 	rbit	r2, r2
 800388e:	60ba      	str	r2, [r7, #8]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8003890:	68ba      	ldr	r2, [r7, #8]
 8003892:	fab2 f282 	clz	r2, r2
 8003896:	b2d2      	uxtb	r2, r2
 8003898:	fa03 f102 	lsl.w	r1, r3, r2
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	681b      	ldr	r3, [r3, #0]
 80038a0:	685a      	ldr	r2, [r3, #4]
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	681b      	ldr	r3, [r3, #0]
 80038a6:	430a      	orrs	r2, r1
 80038a8:	605a      	str	r2, [r3, #4]
 80038aa:	e007      	b.n	80038bc <ADC_Init+0x188>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	681b      	ldr	r3, [r3, #0]
 80038b0:	685a      	ldr	r2, [r3, #4]
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	681b      	ldr	r3, [r3, #0]
 80038b6:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80038ba:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	681b      	ldr	r3, [r3, #0]
 80038c0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	681b      	ldr	r3, [r3, #0]
 80038c6:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 80038ca:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	681b      	ldr	r3, [r3, #0]
 80038d0:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	69db      	ldr	r3, [r3, #28]
 80038d6:	3b01      	subs	r3, #1
 80038d8:	051a      	lsls	r2, r3, #20
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	681b      	ldr	r3, [r3, #0]
 80038de:	430a      	orrs	r2, r1
 80038e0:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	681b      	ldr	r3, [r3, #0]
 80038e6:	689a      	ldr	r2, [r3, #8]
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	681b      	ldr	r3, [r3, #0]
 80038ec:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 80038f0:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	681b      	ldr	r3, [r3, #0]
 80038f6:	6899      	ldr	r1, [r3, #8]
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80038fe:	025a      	lsls	r2, r3, #9
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	681b      	ldr	r3, [r3, #0]
 8003904:	430a      	orrs	r2, r1
 8003906:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	681b      	ldr	r3, [r3, #0]
 800390c:	689a      	ldr	r2, [r3, #8]
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	681b      	ldr	r3, [r3, #0]
 8003912:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003916:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	681b      	ldr	r3, [r3, #0]
 800391c:	6899      	ldr	r1, [r3, #8]
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	695b      	ldr	r3, [r3, #20]
 8003922:	029a      	lsls	r2, r3, #10
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	681b      	ldr	r3, [r3, #0]
 8003928:	430a      	orrs	r2, r1
 800392a:	609a      	str	r2, [r3, #8]
}
 800392c:	bf00      	nop
 800392e:	3714      	adds	r7, #20
 8003930:	46bd      	mov	sp, r7
 8003932:	bc80      	pop	{r7}
 8003934:	4770      	bx	lr
 8003936:	bf00      	nop
 8003938:	40012300 	.word	0x40012300
 800393c:	0f000001 	.word	0x0f000001

08003940 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8003940:	b580      	push	{r7, lr}
 8003942:	b084      	sub	sp, #16
 8003944:	af00      	add	r7, sp, #0
 8003946:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	2b00      	cmp	r3, #0
 800394c:	d101      	bne.n	8003952 <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 800394e:	2301      	movs	r3, #1
 8003950:	e0ed      	b.n	8003b2e <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003958:	b2db      	uxtb	r3, r3
 800395a:	2b00      	cmp	r3, #0
 800395c:	d102      	bne.n	8003964 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 800395e:	6878      	ldr	r0, [r7, #4]
 8003960:	f7fe fe60 	bl	8002624 <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	681b      	ldr	r3, [r3, #0]
 8003968:	681a      	ldr	r2, [r3, #0]
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	681b      	ldr	r3, [r3, #0]
 800396e:	f042 0201 	orr.w	r2, r2, #1
 8003972:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003974:	f7ff fbda 	bl	800312c <HAL_GetTick>
 8003978:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 800397a:	e012      	b.n	80039a2 <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 800397c:	f7ff fbd6 	bl	800312c <HAL_GetTick>
 8003980:	4602      	mov	r2, r0
 8003982:	68fb      	ldr	r3, [r7, #12]
 8003984:	1ad3      	subs	r3, r2, r3
 8003986:	2b0a      	cmp	r3, #10
 8003988:	d90b      	bls.n	80039a2 <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800398e:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	2205      	movs	r2, #5
 800399a:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 800399e:	2301      	movs	r3, #1
 80039a0:	e0c5      	b.n	8003b2e <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	681b      	ldr	r3, [r3, #0]
 80039a6:	685b      	ldr	r3, [r3, #4]
 80039a8:	f003 0301 	and.w	r3, r3, #1
 80039ac:	2b00      	cmp	r3, #0
 80039ae:	d0e5      	beq.n	800397c <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	681b      	ldr	r3, [r3, #0]
 80039b4:	681a      	ldr	r2, [r3, #0]
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	681b      	ldr	r3, [r3, #0]
 80039ba:	f022 0202 	bic.w	r2, r2, #2
 80039be:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80039c0:	f7ff fbb4 	bl	800312c <HAL_GetTick>
 80039c4:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 80039c6:	e012      	b.n	80039ee <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80039c8:	f7ff fbb0 	bl	800312c <HAL_GetTick>
 80039cc:	4602      	mov	r2, r0
 80039ce:	68fb      	ldr	r3, [r7, #12]
 80039d0:	1ad3      	subs	r3, r2, r3
 80039d2:	2b0a      	cmp	r3, #10
 80039d4:	d90b      	bls.n	80039ee <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80039da:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	2205      	movs	r2, #5
 80039e6:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 80039ea:	2301      	movs	r3, #1
 80039ec:	e09f      	b.n	8003b2e <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	681b      	ldr	r3, [r3, #0]
 80039f2:	685b      	ldr	r3, [r3, #4]
 80039f4:	f003 0302 	and.w	r3, r3, #2
 80039f8:	2b00      	cmp	r3, #0
 80039fa:	d1e5      	bne.n	80039c8 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	7e1b      	ldrb	r3, [r3, #24]
 8003a00:	2b01      	cmp	r3, #1
 8003a02:	d108      	bne.n	8003a16 <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	681b      	ldr	r3, [r3, #0]
 8003a08:	681a      	ldr	r2, [r3, #0]
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	681b      	ldr	r3, [r3, #0]
 8003a0e:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8003a12:	601a      	str	r2, [r3, #0]
 8003a14:	e007      	b.n	8003a26 <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	681b      	ldr	r3, [r3, #0]
 8003a1a:	681a      	ldr	r2, [r3, #0]
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	681b      	ldr	r3, [r3, #0]
 8003a20:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003a24:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	7e5b      	ldrb	r3, [r3, #25]
 8003a2a:	2b01      	cmp	r3, #1
 8003a2c:	d108      	bne.n	8003a40 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	681b      	ldr	r3, [r3, #0]
 8003a32:	681a      	ldr	r2, [r3, #0]
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	681b      	ldr	r3, [r3, #0]
 8003a38:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003a3c:	601a      	str	r2, [r3, #0]
 8003a3e:	e007      	b.n	8003a50 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	681b      	ldr	r3, [r3, #0]
 8003a44:	681a      	ldr	r2, [r3, #0]
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	681b      	ldr	r3, [r3, #0]
 8003a4a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003a4e:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	7e9b      	ldrb	r3, [r3, #26]
 8003a54:	2b01      	cmp	r3, #1
 8003a56:	d108      	bne.n	8003a6a <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	681b      	ldr	r3, [r3, #0]
 8003a5c:	681a      	ldr	r2, [r3, #0]
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	681b      	ldr	r3, [r3, #0]
 8003a62:	f042 0220 	orr.w	r2, r2, #32
 8003a66:	601a      	str	r2, [r3, #0]
 8003a68:	e007      	b.n	8003a7a <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	681b      	ldr	r3, [r3, #0]
 8003a6e:	681a      	ldr	r2, [r3, #0]
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	681b      	ldr	r3, [r3, #0]
 8003a74:	f022 0220 	bic.w	r2, r2, #32
 8003a78:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	7edb      	ldrb	r3, [r3, #27]
 8003a7e:	2b01      	cmp	r3, #1
 8003a80:	d108      	bne.n	8003a94 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	681b      	ldr	r3, [r3, #0]
 8003a86:	681a      	ldr	r2, [r3, #0]
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	681b      	ldr	r3, [r3, #0]
 8003a8c:	f022 0210 	bic.w	r2, r2, #16
 8003a90:	601a      	str	r2, [r3, #0]
 8003a92:	e007      	b.n	8003aa4 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	681b      	ldr	r3, [r3, #0]
 8003a98:	681a      	ldr	r2, [r3, #0]
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	681b      	ldr	r3, [r3, #0]
 8003a9e:	f042 0210 	orr.w	r2, r2, #16
 8003aa2:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	7f1b      	ldrb	r3, [r3, #28]
 8003aa8:	2b01      	cmp	r3, #1
 8003aaa:	d108      	bne.n	8003abe <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	681b      	ldr	r3, [r3, #0]
 8003ab0:	681a      	ldr	r2, [r3, #0]
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	681b      	ldr	r3, [r3, #0]
 8003ab6:	f042 0208 	orr.w	r2, r2, #8
 8003aba:	601a      	str	r2, [r3, #0]
 8003abc:	e007      	b.n	8003ace <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	681b      	ldr	r3, [r3, #0]
 8003ac2:	681a      	ldr	r2, [r3, #0]
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	681b      	ldr	r3, [r3, #0]
 8003ac8:	f022 0208 	bic.w	r2, r2, #8
 8003acc:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	7f5b      	ldrb	r3, [r3, #29]
 8003ad2:	2b01      	cmp	r3, #1
 8003ad4:	d108      	bne.n	8003ae8 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	681b      	ldr	r3, [r3, #0]
 8003ada:	681a      	ldr	r2, [r3, #0]
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	681b      	ldr	r3, [r3, #0]
 8003ae0:	f042 0204 	orr.w	r2, r2, #4
 8003ae4:	601a      	str	r2, [r3, #0]
 8003ae6:	e007      	b.n	8003af8 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	681b      	ldr	r3, [r3, #0]
 8003aec:	681a      	ldr	r2, [r3, #0]
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	681b      	ldr	r3, [r3, #0]
 8003af2:	f022 0204 	bic.w	r2, r2, #4
 8003af6:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	689a      	ldr	r2, [r3, #8]
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	68db      	ldr	r3, [r3, #12]
 8003b00:	431a      	orrs	r2, r3
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	691b      	ldr	r3, [r3, #16]
 8003b06:	431a      	orrs	r2, r3
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	695b      	ldr	r3, [r3, #20]
 8003b0c:	ea42 0103 	orr.w	r1, r2, r3
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	685b      	ldr	r3, [r3, #4]
 8003b14:	1e5a      	subs	r2, r3, #1
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	681b      	ldr	r3, [r3, #0]
 8003b1a:	430a      	orrs	r2, r1
 8003b1c:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	2200      	movs	r2, #0
 8003b22:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	2201      	movs	r2, #1
 8003b28:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8003b2c:	2300      	movs	r3, #0
}
 8003b2e:	4618      	mov	r0, r3
 8003b30:	3710      	adds	r7, #16
 8003b32:	46bd      	mov	sp, r7
 8003b34:	bd80      	pop	{r7, pc}
	...

08003b38 <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, const CAN_FilterTypeDef *sFilterConfig)
{
 8003b38:	b480      	push	{r7}
 8003b3a:	b087      	sub	sp, #28
 8003b3c:	af00      	add	r7, sp, #0
 8003b3e:	6078      	str	r0, [r7, #4]
 8003b40:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	681b      	ldr	r3, [r3, #0]
 8003b46:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003b4e:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 8003b50:	7cfb      	ldrb	r3, [r7, #19]
 8003b52:	2b01      	cmp	r3, #1
 8003b54:	d003      	beq.n	8003b5e <HAL_CAN_ConfigFilter+0x26>
 8003b56:	7cfb      	ldrb	r3, [r7, #19]
 8003b58:	2b02      	cmp	r3, #2
 8003b5a:	f040 80be 	bne.w	8003cda <HAL_CAN_ConfigFilter+0x1a2>
    assert_param(IS_CAN_FILTER_ACTIVATION(sFilterConfig->FilterActivation));

#if   defined(CAN2)
    /* CAN1 and CAN2 are dual instances with 28 common filters banks */
    /* Select master instance to access the filter banks */
    can_ip = CAN1;
 8003b5e:	4b65      	ldr	r3, [pc, #404]	; (8003cf4 <HAL_CAN_ConfigFilter+0x1bc>)
 8003b60:	617b      	str	r3, [r7, #20]
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8003b62:	697b      	ldr	r3, [r7, #20]
 8003b64:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8003b68:	f043 0201 	orr.w	r2, r3, #1
 8003b6c:	697b      	ldr	r3, [r7, #20]
 8003b6e:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

#if   defined(CAN2)
    /* Select the start filter number of CAN2 slave instance */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
 8003b72:	697b      	ldr	r3, [r7, #20]
 8003b74:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8003b78:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 8003b7c:	697b      	ldr	r3, [r7, #20]
 8003b7e:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
 8003b82:	697b      	ldr	r3, [r7, #20]
 8003b84:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 8003b88:	683b      	ldr	r3, [r7, #0]
 8003b8a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b8c:	021b      	lsls	r3, r3, #8
 8003b8e:	431a      	orrs	r2, r3
 8003b90:	697b      	ldr	r3, [r7, #20]
 8003b92:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

#endif
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 8003b96:	683b      	ldr	r3, [r7, #0]
 8003b98:	695b      	ldr	r3, [r3, #20]
 8003b9a:	f003 031f 	and.w	r3, r3, #31
 8003b9e:	2201      	movs	r2, #1
 8003ba0:	fa02 f303 	lsl.w	r3, r2, r3
 8003ba4:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 8003ba6:	697b      	ldr	r3, [r7, #20]
 8003ba8:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 8003bac:	68fb      	ldr	r3, [r7, #12]
 8003bae:	43db      	mvns	r3, r3
 8003bb0:	401a      	ands	r2, r3
 8003bb2:	697b      	ldr	r3, [r7, #20]
 8003bb4:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 8003bb8:	683b      	ldr	r3, [r7, #0]
 8003bba:	69db      	ldr	r3, [r3, #28]
 8003bbc:	2b00      	cmp	r3, #0
 8003bbe:	d123      	bne.n	8003c08 <HAL_CAN_ConfigFilter+0xd0>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 8003bc0:	697b      	ldr	r3, [r7, #20]
 8003bc2:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8003bc6:	68fb      	ldr	r3, [r7, #12]
 8003bc8:	43db      	mvns	r3, r3
 8003bca:	401a      	ands	r2, r3
 8003bcc:	697b      	ldr	r3, [r7, #20]
 8003bce:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8003bd2:	683b      	ldr	r3, [r7, #0]
 8003bd4:	68db      	ldr	r3, [r3, #12]
 8003bd6:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8003bd8:	683b      	ldr	r3, [r7, #0]
 8003bda:	685b      	ldr	r3, [r3, #4]
 8003bdc:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8003bde:	683a      	ldr	r2, [r7, #0]
 8003be0:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8003be2:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8003be4:	697b      	ldr	r3, [r7, #20]
 8003be6:	3248      	adds	r2, #72	; 0x48
 8003be8:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8003bec:	683b      	ldr	r3, [r7, #0]
 8003bee:	689b      	ldr	r3, [r3, #8]
 8003bf0:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 8003bf2:	683b      	ldr	r3, [r7, #0]
 8003bf4:	681b      	ldr	r3, [r3, #0]
 8003bf6:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8003bf8:	683b      	ldr	r3, [r7, #0]
 8003bfa:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8003bfc:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8003bfe:	6979      	ldr	r1, [r7, #20]
 8003c00:	3348      	adds	r3, #72	; 0x48
 8003c02:	00db      	lsls	r3, r3, #3
 8003c04:	440b      	add	r3, r1
 8003c06:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 8003c08:	683b      	ldr	r3, [r7, #0]
 8003c0a:	69db      	ldr	r3, [r3, #28]
 8003c0c:	2b01      	cmp	r3, #1
 8003c0e:	d122      	bne.n	8003c56 <HAL_CAN_ConfigFilter+0x11e>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 8003c10:	697b      	ldr	r3, [r7, #20]
 8003c12:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8003c16:	68fb      	ldr	r3, [r7, #12]
 8003c18:	431a      	orrs	r2, r3
 8003c1a:	697b      	ldr	r3, [r7, #20]
 8003c1c:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8003c20:	683b      	ldr	r3, [r7, #0]
 8003c22:	681b      	ldr	r3, [r3, #0]
 8003c24:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8003c26:	683b      	ldr	r3, [r7, #0]
 8003c28:	685b      	ldr	r3, [r3, #4]
 8003c2a:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8003c2c:	683a      	ldr	r2, [r7, #0]
 8003c2e:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8003c30:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8003c32:	697b      	ldr	r3, [r7, #20]
 8003c34:	3248      	adds	r2, #72	; 0x48
 8003c36:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8003c3a:	683b      	ldr	r3, [r7, #0]
 8003c3c:	689b      	ldr	r3, [r3, #8]
 8003c3e:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 8003c40:	683b      	ldr	r3, [r7, #0]
 8003c42:	68db      	ldr	r3, [r3, #12]
 8003c44:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8003c46:	683b      	ldr	r3, [r7, #0]
 8003c48:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8003c4a:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8003c4c:	6979      	ldr	r1, [r7, #20]
 8003c4e:	3348      	adds	r3, #72	; 0x48
 8003c50:	00db      	lsls	r3, r3, #3
 8003c52:	440b      	add	r3, r1
 8003c54:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 8003c56:	683b      	ldr	r3, [r7, #0]
 8003c58:	699b      	ldr	r3, [r3, #24]
 8003c5a:	2b00      	cmp	r3, #0
 8003c5c:	d109      	bne.n	8003c72 <HAL_CAN_ConfigFilter+0x13a>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 8003c5e:	697b      	ldr	r3, [r7, #20]
 8003c60:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8003c64:	68fb      	ldr	r3, [r7, #12]
 8003c66:	43db      	mvns	r3, r3
 8003c68:	401a      	ands	r2, r3
 8003c6a:	697b      	ldr	r3, [r7, #20]
 8003c6c:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
 8003c70:	e007      	b.n	8003c82 <HAL_CAN_ConfigFilter+0x14a>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 8003c72:	697b      	ldr	r3, [r7, #20]
 8003c74:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8003c78:	68fb      	ldr	r3, [r7, #12]
 8003c7a:	431a      	orrs	r2, r3
 8003c7c:	697b      	ldr	r3, [r7, #20]
 8003c7e:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 8003c82:	683b      	ldr	r3, [r7, #0]
 8003c84:	691b      	ldr	r3, [r3, #16]
 8003c86:	2b00      	cmp	r3, #0
 8003c88:	d109      	bne.n	8003c9e <HAL_CAN_ConfigFilter+0x166>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 8003c8a:	697b      	ldr	r3, [r7, #20]
 8003c8c:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8003c90:	68fb      	ldr	r3, [r7, #12]
 8003c92:	43db      	mvns	r3, r3
 8003c94:	401a      	ands	r2, r3
 8003c96:	697b      	ldr	r3, [r7, #20]
 8003c98:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
 8003c9c:	e007      	b.n	8003cae <HAL_CAN_ConfigFilter+0x176>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 8003c9e:	697b      	ldr	r3, [r7, #20]
 8003ca0:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8003ca4:	68fb      	ldr	r3, [r7, #12]
 8003ca6:	431a      	orrs	r2, r3
 8003ca8:	697b      	ldr	r3, [r7, #20]
 8003caa:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 8003cae:	683b      	ldr	r3, [r7, #0]
 8003cb0:	6a1b      	ldr	r3, [r3, #32]
 8003cb2:	2b01      	cmp	r3, #1
 8003cb4:	d107      	bne.n	8003cc6 <HAL_CAN_ConfigFilter+0x18e>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 8003cb6:	697b      	ldr	r3, [r7, #20]
 8003cb8:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 8003cbc:	68fb      	ldr	r3, [r7, #12]
 8003cbe:	431a      	orrs	r2, r3
 8003cc0:	697b      	ldr	r3, [r7, #20]
 8003cc2:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8003cc6:	697b      	ldr	r3, [r7, #20]
 8003cc8:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8003ccc:	f023 0201 	bic.w	r2, r3, #1
 8003cd0:	697b      	ldr	r3, [r7, #20]
 8003cd2:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

    /* Return function status */
    return HAL_OK;
 8003cd6:	2300      	movs	r3, #0
 8003cd8:	e006      	b.n	8003ce8 <HAL_CAN_ConfigFilter+0x1b0>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003cde:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8003ce6:	2301      	movs	r3, #1
  }
}
 8003ce8:	4618      	mov	r0, r3
 8003cea:	371c      	adds	r7, #28
 8003cec:	46bd      	mov	sp, r7
 8003cee:	bc80      	pop	{r7}
 8003cf0:	4770      	bx	lr
 8003cf2:	bf00      	nop
 8003cf4:	40006400 	.word	0x40006400

08003cf8 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 8003cf8:	b580      	push	{r7, lr}
 8003cfa:	b084      	sub	sp, #16
 8003cfc:	af00      	add	r7, sp, #0
 8003cfe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003d06:	b2db      	uxtb	r3, r3
 8003d08:	2b01      	cmp	r3, #1
 8003d0a:	d12e      	bne.n	8003d6a <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	2202      	movs	r2, #2
 8003d10:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	681b      	ldr	r3, [r3, #0]
 8003d18:	681a      	ldr	r2, [r3, #0]
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	681b      	ldr	r3, [r3, #0]
 8003d1e:	f022 0201 	bic.w	r2, r2, #1
 8003d22:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8003d24:	f7ff fa02 	bl	800312c <HAL_GetTick>
 8003d28:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8003d2a:	e012      	b.n	8003d52 <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8003d2c:	f7ff f9fe 	bl	800312c <HAL_GetTick>
 8003d30:	4602      	mov	r2, r0
 8003d32:	68fb      	ldr	r3, [r7, #12]
 8003d34:	1ad3      	subs	r3, r2, r3
 8003d36:	2b0a      	cmp	r3, #10
 8003d38:	d90b      	bls.n	8003d52 <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d3e:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	625a      	str	r2, [r3, #36]	; 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	2205      	movs	r2, #5
 8003d4a:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 8003d4e:	2301      	movs	r3, #1
 8003d50:	e012      	b.n	8003d78 <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	681b      	ldr	r3, [r3, #0]
 8003d56:	685b      	ldr	r3, [r3, #4]
 8003d58:	f003 0301 	and.w	r3, r3, #1
 8003d5c:	2b00      	cmp	r3, #0
 8003d5e:	d1e5      	bne.n	8003d2c <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	2200      	movs	r2, #0
 8003d64:	625a      	str	r2, [r3, #36]	; 0x24

    /* Return function status */
    return HAL_OK;
 8003d66:	2300      	movs	r3, #0
 8003d68:	e006      	b.n	8003d78 <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d6e:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8003d76:	2301      	movs	r3, #1
  }
}
 8003d78:	4618      	mov	r0, r3
 8003d7a:	3710      	adds	r7, #16
 8003d7c:	46bd      	mov	sp, r7
 8003d7e:	bd80      	pop	{r7, pc}

08003d80 <HAL_CAN_AddTxMessage>:
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, const CAN_TxHeaderTypeDef *pHeader,
                                       const uint8_t aData[], uint32_t *pTxMailbox)
{
 8003d80:	b480      	push	{r7}
 8003d82:	b089      	sub	sp, #36	; 0x24
 8003d84:	af00      	add	r7, sp, #0
 8003d86:	60f8      	str	r0, [r7, #12]
 8003d88:	60b9      	str	r1, [r7, #8]
 8003d8a:	607a      	str	r2, [r7, #4]
 8003d8c:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 8003d8e:	68fb      	ldr	r3, [r7, #12]
 8003d90:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003d94:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 8003d96:	68fb      	ldr	r3, [r7, #12]
 8003d98:	681b      	ldr	r3, [r3, #0]
 8003d9a:	689b      	ldr	r3, [r3, #8]
 8003d9c:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 8003d9e:	7ffb      	ldrb	r3, [r7, #31]
 8003da0:	2b01      	cmp	r3, #1
 8003da2:	d003      	beq.n	8003dac <HAL_CAN_AddTxMessage+0x2c>
 8003da4:	7ffb      	ldrb	r3, [r7, #31]
 8003da6:	2b02      	cmp	r3, #2
 8003da8:	f040 80ad 	bne.w	8003f06 <HAL_CAN_AddTxMessage+0x186>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8003dac:	69bb      	ldr	r3, [r7, #24]
 8003dae:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8003db2:	2b00      	cmp	r3, #0
 8003db4:	d10a      	bne.n	8003dcc <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8003db6:	69bb      	ldr	r3, [r7, #24]
 8003db8:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8003dbc:	2b00      	cmp	r3, #0
 8003dbe:	d105      	bne.n	8003dcc <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 8003dc0:	69bb      	ldr	r3, [r7, #24]
 8003dc2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8003dc6:	2b00      	cmp	r3, #0
 8003dc8:	f000 8095 	beq.w	8003ef6 <HAL_CAN_AddTxMessage+0x176>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 8003dcc:	69bb      	ldr	r3, [r7, #24]
 8003dce:	0e1b      	lsrs	r3, r3, #24
 8003dd0:	f003 0303 	and.w	r3, r3, #3
 8003dd4:	617b      	str	r3, [r7, #20]

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 8003dd6:	2201      	movs	r2, #1
 8003dd8:	697b      	ldr	r3, [r7, #20]
 8003dda:	409a      	lsls	r2, r3
 8003ddc:	683b      	ldr	r3, [r7, #0]
 8003dde:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 8003de0:	68bb      	ldr	r3, [r7, #8]
 8003de2:	689b      	ldr	r3, [r3, #8]
 8003de4:	2b00      	cmp	r3, #0
 8003de6:	d10d      	bne.n	8003e04 <HAL_CAN_AddTxMessage+0x84>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8003de8:	68bb      	ldr	r3, [r7, #8]
 8003dea:	681b      	ldr	r3, [r3, #0]
 8003dec:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 8003dee:	68bb      	ldr	r3, [r7, #8]
 8003df0:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8003df2:	68f9      	ldr	r1, [r7, #12]
 8003df4:	6809      	ldr	r1, [r1, #0]
 8003df6:	431a      	orrs	r2, r3
 8003df8:	697b      	ldr	r3, [r7, #20]
 8003dfa:	3318      	adds	r3, #24
 8003dfc:	011b      	lsls	r3, r3, #4
 8003dfe:	440b      	add	r3, r1
 8003e00:	601a      	str	r2, [r3, #0]
 8003e02:	e00f      	b.n	8003e24 <HAL_CAN_AddTxMessage+0xa4>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8003e04:	68bb      	ldr	r3, [r7, #8]
 8003e06:	685b      	ldr	r3, [r3, #4]
 8003e08:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 8003e0a:	68bb      	ldr	r3, [r7, #8]
 8003e0c:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8003e0e:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 8003e10:	68bb      	ldr	r3, [r7, #8]
 8003e12:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8003e14:	68f9      	ldr	r1, [r7, #12]
 8003e16:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 8003e18:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8003e1a:	697b      	ldr	r3, [r7, #20]
 8003e1c:	3318      	adds	r3, #24
 8003e1e:	011b      	lsls	r3, r3, #4
 8003e20:	440b      	add	r3, r1
 8003e22:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 8003e24:	68fb      	ldr	r3, [r7, #12]
 8003e26:	6819      	ldr	r1, [r3, #0]
 8003e28:	68bb      	ldr	r3, [r7, #8]
 8003e2a:	691a      	ldr	r2, [r3, #16]
 8003e2c:	697b      	ldr	r3, [r7, #20]
 8003e2e:	3318      	adds	r3, #24
 8003e30:	011b      	lsls	r3, r3, #4
 8003e32:	440b      	add	r3, r1
 8003e34:	3304      	adds	r3, #4
 8003e36:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 8003e38:	68bb      	ldr	r3, [r7, #8]
 8003e3a:	7d1b      	ldrb	r3, [r3, #20]
 8003e3c:	2b01      	cmp	r3, #1
 8003e3e:	d111      	bne.n	8003e64 <HAL_CAN_AddTxMessage+0xe4>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 8003e40:	68fb      	ldr	r3, [r7, #12]
 8003e42:	681a      	ldr	r2, [r3, #0]
 8003e44:	697b      	ldr	r3, [r7, #20]
 8003e46:	3318      	adds	r3, #24
 8003e48:	011b      	lsls	r3, r3, #4
 8003e4a:	4413      	add	r3, r2
 8003e4c:	3304      	adds	r3, #4
 8003e4e:	681b      	ldr	r3, [r3, #0]
 8003e50:	68fa      	ldr	r2, [r7, #12]
 8003e52:	6811      	ldr	r1, [r2, #0]
 8003e54:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8003e58:	697b      	ldr	r3, [r7, #20]
 8003e5a:	3318      	adds	r3, #24
 8003e5c:	011b      	lsls	r3, r3, #4
 8003e5e:	440b      	add	r3, r1
 8003e60:	3304      	adds	r3, #4
 8003e62:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	3307      	adds	r3, #7
 8003e68:	781b      	ldrb	r3, [r3, #0]
 8003e6a:	061a      	lsls	r2, r3, #24
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	3306      	adds	r3, #6
 8003e70:	781b      	ldrb	r3, [r3, #0]
 8003e72:	041b      	lsls	r3, r3, #16
 8003e74:	431a      	orrs	r2, r3
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	3305      	adds	r3, #5
 8003e7a:	781b      	ldrb	r3, [r3, #0]
 8003e7c:	021b      	lsls	r3, r3, #8
 8003e7e:	4313      	orrs	r3, r2
 8003e80:	687a      	ldr	r2, [r7, #4]
 8003e82:	3204      	adds	r2, #4
 8003e84:	7812      	ldrb	r2, [r2, #0]
 8003e86:	4610      	mov	r0, r2
 8003e88:	68fa      	ldr	r2, [r7, #12]
 8003e8a:	6811      	ldr	r1, [r2, #0]
 8003e8c:	ea43 0200 	orr.w	r2, r3, r0
 8003e90:	697b      	ldr	r3, [r7, #20]
 8003e92:	011b      	lsls	r3, r3, #4
 8003e94:	440b      	add	r3, r1
 8003e96:	f503 73c6 	add.w	r3, r3, #396	; 0x18c
 8003e9a:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	3303      	adds	r3, #3
 8003ea0:	781b      	ldrb	r3, [r3, #0]
 8003ea2:	061a      	lsls	r2, r3, #24
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	3302      	adds	r3, #2
 8003ea8:	781b      	ldrb	r3, [r3, #0]
 8003eaa:	041b      	lsls	r3, r3, #16
 8003eac:	431a      	orrs	r2, r3
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	3301      	adds	r3, #1
 8003eb2:	781b      	ldrb	r3, [r3, #0]
 8003eb4:	021b      	lsls	r3, r3, #8
 8003eb6:	4313      	orrs	r3, r2
 8003eb8:	687a      	ldr	r2, [r7, #4]
 8003eba:	7812      	ldrb	r2, [r2, #0]
 8003ebc:	4610      	mov	r0, r2
 8003ebe:	68fa      	ldr	r2, [r7, #12]
 8003ec0:	6811      	ldr	r1, [r2, #0]
 8003ec2:	ea43 0200 	orr.w	r2, r3, r0
 8003ec6:	697b      	ldr	r3, [r7, #20]
 8003ec8:	011b      	lsls	r3, r3, #4
 8003eca:	440b      	add	r3, r1
 8003ecc:	f503 73c4 	add.w	r3, r3, #392	; 0x188
 8003ed0:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 8003ed2:	68fb      	ldr	r3, [r7, #12]
 8003ed4:	681a      	ldr	r2, [r3, #0]
 8003ed6:	697b      	ldr	r3, [r7, #20]
 8003ed8:	3318      	adds	r3, #24
 8003eda:	011b      	lsls	r3, r3, #4
 8003edc:	4413      	add	r3, r2
 8003ede:	681b      	ldr	r3, [r3, #0]
 8003ee0:	68fa      	ldr	r2, [r7, #12]
 8003ee2:	6811      	ldr	r1, [r2, #0]
 8003ee4:	f043 0201 	orr.w	r2, r3, #1
 8003ee8:	697b      	ldr	r3, [r7, #20]
 8003eea:	3318      	adds	r3, #24
 8003eec:	011b      	lsls	r3, r3, #4
 8003eee:	440b      	add	r3, r1
 8003ef0:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 8003ef2:	2300      	movs	r3, #0
 8003ef4:	e00e      	b.n	8003f14 <HAL_CAN_AddTxMessage+0x194>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8003ef6:	68fb      	ldr	r3, [r7, #12]
 8003ef8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003efa:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8003efe:	68fb      	ldr	r3, [r7, #12]
 8003f00:	625a      	str	r2, [r3, #36]	; 0x24

      return HAL_ERROR;
 8003f02:	2301      	movs	r3, #1
 8003f04:	e006      	b.n	8003f14 <HAL_CAN_AddTxMessage+0x194>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8003f06:	68fb      	ldr	r3, [r7, #12]
 8003f08:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f0a:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8003f0e:	68fb      	ldr	r3, [r7, #12]
 8003f10:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8003f12:	2301      	movs	r3, #1
  }
}
 8003f14:	4618      	mov	r0, r3
 8003f16:	3724      	adds	r7, #36	; 0x24
 8003f18:	46bd      	mov	sp, r7
 8003f1a:	bc80      	pop	{r7}
 8003f1c:	4770      	bx	lr

08003f1e <HAL_CAN_GetRxMessage>:
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo,
                                       CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 8003f1e:	b480      	push	{r7}
 8003f20:	b087      	sub	sp, #28
 8003f22:	af00      	add	r7, sp, #0
 8003f24:	60f8      	str	r0, [r7, #12]
 8003f26:	60b9      	str	r1, [r7, #8]
 8003f28:	607a      	str	r2, [r7, #4]
 8003f2a:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8003f2c:	68fb      	ldr	r3, [r7, #12]
 8003f2e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003f32:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 8003f34:	7dfb      	ldrb	r3, [r7, #23]
 8003f36:	2b01      	cmp	r3, #1
 8003f38:	d003      	beq.n	8003f42 <HAL_CAN_GetRxMessage+0x24>
 8003f3a:	7dfb      	ldrb	r3, [r7, #23]
 8003f3c:	2b02      	cmp	r3, #2
 8003f3e:	f040 8103 	bne.w	8004148 <HAL_CAN_GetRxMessage+0x22a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8003f42:	68bb      	ldr	r3, [r7, #8]
 8003f44:	2b00      	cmp	r3, #0
 8003f46:	d10e      	bne.n	8003f66 <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 8003f48:	68fb      	ldr	r3, [r7, #12]
 8003f4a:	681b      	ldr	r3, [r3, #0]
 8003f4c:	68db      	ldr	r3, [r3, #12]
 8003f4e:	f003 0303 	and.w	r3, r3, #3
 8003f52:	2b00      	cmp	r3, #0
 8003f54:	d116      	bne.n	8003f84 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8003f56:	68fb      	ldr	r3, [r7, #12]
 8003f58:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f5a:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8003f5e:	68fb      	ldr	r3, [r7, #12]
 8003f60:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8003f62:	2301      	movs	r3, #1
 8003f64:	e0f7      	b.n	8004156 <HAL_CAN_GetRxMessage+0x238>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 8003f66:	68fb      	ldr	r3, [r7, #12]
 8003f68:	681b      	ldr	r3, [r3, #0]
 8003f6a:	691b      	ldr	r3, [r3, #16]
 8003f6c:	f003 0303 	and.w	r3, r3, #3
 8003f70:	2b00      	cmp	r3, #0
 8003f72:	d107      	bne.n	8003f84 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8003f74:	68fb      	ldr	r3, [r7, #12]
 8003f76:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f78:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8003f7c:	68fb      	ldr	r3, [r7, #12]
 8003f7e:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8003f80:	2301      	movs	r3, #1
 8003f82:	e0e8      	b.n	8004156 <HAL_CAN_GetRxMessage+0x238>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 8003f84:	68fb      	ldr	r3, [r7, #12]
 8003f86:	681a      	ldr	r2, [r3, #0]
 8003f88:	68bb      	ldr	r3, [r7, #8]
 8003f8a:	331b      	adds	r3, #27
 8003f8c:	011b      	lsls	r3, r3, #4
 8003f8e:	4413      	add	r3, r2
 8003f90:	681b      	ldr	r3, [r3, #0]
 8003f92:	f003 0204 	and.w	r2, r3, #4
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	689b      	ldr	r3, [r3, #8]
 8003f9e:	2b00      	cmp	r3, #0
 8003fa0:	d10c      	bne.n	8003fbc <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 8003fa2:	68fb      	ldr	r3, [r7, #12]
 8003fa4:	681a      	ldr	r2, [r3, #0]
 8003fa6:	68bb      	ldr	r3, [r7, #8]
 8003fa8:	331b      	adds	r3, #27
 8003faa:	011b      	lsls	r3, r3, #4
 8003fac:	4413      	add	r3, r2
 8003fae:	681b      	ldr	r3, [r3, #0]
 8003fb0:	0d5b      	lsrs	r3, r3, #21
 8003fb2:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	601a      	str	r2, [r3, #0]
 8003fba:	e00b      	b.n	8003fd4 <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
                        hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 8003fbc:	68fb      	ldr	r3, [r7, #12]
 8003fbe:	681a      	ldr	r2, [r3, #0]
 8003fc0:	68bb      	ldr	r3, [r7, #8]
 8003fc2:	331b      	adds	r3, #27
 8003fc4:	011b      	lsls	r3, r3, #4
 8003fc6:	4413      	add	r3, r2
 8003fc8:	681b      	ldr	r3, [r3, #0]
 8003fca:	08db      	lsrs	r3, r3, #3
 8003fcc:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 8003fd4:	68fb      	ldr	r3, [r7, #12]
 8003fd6:	681a      	ldr	r2, [r3, #0]
 8003fd8:	68bb      	ldr	r3, [r7, #8]
 8003fda:	331b      	adds	r3, #27
 8003fdc:	011b      	lsls	r3, r3, #4
 8003fde:	4413      	add	r3, r2
 8003fe0:	681b      	ldr	r3, [r3, #0]
 8003fe2:	f003 0202 	and.w	r2, r3, #2
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	60da      	str	r2, [r3, #12]
    if (((CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos) >= 8U)
 8003fea:	68fb      	ldr	r3, [r7, #12]
 8003fec:	681a      	ldr	r2, [r3, #0]
 8003fee:	68bb      	ldr	r3, [r7, #8]
 8003ff0:	331b      	adds	r3, #27
 8003ff2:	011b      	lsls	r3, r3, #4
 8003ff4:	4413      	add	r3, r2
 8003ff6:	3304      	adds	r3, #4
 8003ff8:	681b      	ldr	r3, [r3, #0]
 8003ffa:	f003 0308 	and.w	r3, r3, #8
 8003ffe:	2b00      	cmp	r3, #0
 8004000:	d003      	beq.n	800400a <HAL_CAN_GetRxMessage+0xec>
    {
      /* Truncate DLC to 8 if received field is over range */
      pHeader->DLC = 8U;
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	2208      	movs	r2, #8
 8004006:	611a      	str	r2, [r3, #16]
 8004008:	e00b      	b.n	8004022 <HAL_CAN_GetRxMessage+0x104>
    }
    else
    {
      pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 800400a:	68fb      	ldr	r3, [r7, #12]
 800400c:	681a      	ldr	r2, [r3, #0]
 800400e:	68bb      	ldr	r3, [r7, #8]
 8004010:	331b      	adds	r3, #27
 8004012:	011b      	lsls	r3, r3, #4
 8004014:	4413      	add	r3, r2
 8004016:	3304      	adds	r3, #4
 8004018:	681b      	ldr	r3, [r3, #0]
 800401a:	f003 020f 	and.w	r2, r3, #15
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	611a      	str	r2, [r3, #16]
    }
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 8004022:	68fb      	ldr	r3, [r7, #12]
 8004024:	681a      	ldr	r2, [r3, #0]
 8004026:	68bb      	ldr	r3, [r7, #8]
 8004028:	331b      	adds	r3, #27
 800402a:	011b      	lsls	r3, r3, #4
 800402c:	4413      	add	r3, r2
 800402e:	3304      	adds	r3, #4
 8004030:	681b      	ldr	r3, [r3, #0]
 8004032:	0a1b      	lsrs	r3, r3, #8
 8004034:	b2da      	uxtb	r2, r3
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 800403a:	68fb      	ldr	r3, [r7, #12]
 800403c:	681a      	ldr	r2, [r3, #0]
 800403e:	68bb      	ldr	r3, [r7, #8]
 8004040:	331b      	adds	r3, #27
 8004042:	011b      	lsls	r3, r3, #4
 8004044:	4413      	add	r3, r2
 8004046:	3304      	adds	r3, #4
 8004048:	681b      	ldr	r3, [r3, #0]
 800404a:	0c1b      	lsrs	r3, r3, #16
 800404c:	b29a      	uxth	r2, r3
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 8004052:	68fb      	ldr	r3, [r7, #12]
 8004054:	681a      	ldr	r2, [r3, #0]
 8004056:	68bb      	ldr	r3, [r7, #8]
 8004058:	011b      	lsls	r3, r3, #4
 800405a:	4413      	add	r3, r2
 800405c:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8004060:	681b      	ldr	r3, [r3, #0]
 8004062:	b2da      	uxtb	r2, r3
 8004064:	683b      	ldr	r3, [r7, #0]
 8004066:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 8004068:	68fb      	ldr	r3, [r7, #12]
 800406a:	681a      	ldr	r2, [r3, #0]
 800406c:	68bb      	ldr	r3, [r7, #8]
 800406e:	011b      	lsls	r3, r3, #4
 8004070:	4413      	add	r3, r2
 8004072:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8004076:	681b      	ldr	r3, [r3, #0]
 8004078:	0a1a      	lsrs	r2, r3, #8
 800407a:	683b      	ldr	r3, [r7, #0]
 800407c:	3301      	adds	r3, #1
 800407e:	b2d2      	uxtb	r2, r2
 8004080:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 8004082:	68fb      	ldr	r3, [r7, #12]
 8004084:	681a      	ldr	r2, [r3, #0]
 8004086:	68bb      	ldr	r3, [r7, #8]
 8004088:	011b      	lsls	r3, r3, #4
 800408a:	4413      	add	r3, r2
 800408c:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8004090:	681b      	ldr	r3, [r3, #0]
 8004092:	0c1a      	lsrs	r2, r3, #16
 8004094:	683b      	ldr	r3, [r7, #0]
 8004096:	3302      	adds	r3, #2
 8004098:	b2d2      	uxtb	r2, r2
 800409a:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 800409c:	68fb      	ldr	r3, [r7, #12]
 800409e:	681a      	ldr	r2, [r3, #0]
 80040a0:	68bb      	ldr	r3, [r7, #8]
 80040a2:	011b      	lsls	r3, r3, #4
 80040a4:	4413      	add	r3, r2
 80040a6:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 80040aa:	681b      	ldr	r3, [r3, #0]
 80040ac:	0e1a      	lsrs	r2, r3, #24
 80040ae:	683b      	ldr	r3, [r7, #0]
 80040b0:	3303      	adds	r3, #3
 80040b2:	b2d2      	uxtb	r2, r2
 80040b4:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 80040b6:	68fb      	ldr	r3, [r7, #12]
 80040b8:	681a      	ldr	r2, [r3, #0]
 80040ba:	68bb      	ldr	r3, [r7, #8]
 80040bc:	011b      	lsls	r3, r3, #4
 80040be:	4413      	add	r3, r2
 80040c0:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 80040c4:	681a      	ldr	r2, [r3, #0]
 80040c6:	683b      	ldr	r3, [r7, #0]
 80040c8:	3304      	adds	r3, #4
 80040ca:	b2d2      	uxtb	r2, r2
 80040cc:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 80040ce:	68fb      	ldr	r3, [r7, #12]
 80040d0:	681a      	ldr	r2, [r3, #0]
 80040d2:	68bb      	ldr	r3, [r7, #8]
 80040d4:	011b      	lsls	r3, r3, #4
 80040d6:	4413      	add	r3, r2
 80040d8:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 80040dc:	681b      	ldr	r3, [r3, #0]
 80040de:	0a1a      	lsrs	r2, r3, #8
 80040e0:	683b      	ldr	r3, [r7, #0]
 80040e2:	3305      	adds	r3, #5
 80040e4:	b2d2      	uxtb	r2, r2
 80040e6:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 80040e8:	68fb      	ldr	r3, [r7, #12]
 80040ea:	681a      	ldr	r2, [r3, #0]
 80040ec:	68bb      	ldr	r3, [r7, #8]
 80040ee:	011b      	lsls	r3, r3, #4
 80040f0:	4413      	add	r3, r2
 80040f2:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 80040f6:	681b      	ldr	r3, [r3, #0]
 80040f8:	0c1a      	lsrs	r2, r3, #16
 80040fa:	683b      	ldr	r3, [r7, #0]
 80040fc:	3306      	adds	r3, #6
 80040fe:	b2d2      	uxtb	r2, r2
 8004100:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 8004102:	68fb      	ldr	r3, [r7, #12]
 8004104:	681a      	ldr	r2, [r3, #0]
 8004106:	68bb      	ldr	r3, [r7, #8]
 8004108:	011b      	lsls	r3, r3, #4
 800410a:	4413      	add	r3, r2
 800410c:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8004110:	681b      	ldr	r3, [r3, #0]
 8004112:	0e1a      	lsrs	r2, r3, #24
 8004114:	683b      	ldr	r3, [r7, #0]
 8004116:	3307      	adds	r3, #7
 8004118:	b2d2      	uxtb	r2, r2
 800411a:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 800411c:	68bb      	ldr	r3, [r7, #8]
 800411e:	2b00      	cmp	r3, #0
 8004120:	d108      	bne.n	8004134 <HAL_CAN_GetRxMessage+0x216>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 8004122:	68fb      	ldr	r3, [r7, #12]
 8004124:	681b      	ldr	r3, [r3, #0]
 8004126:	68da      	ldr	r2, [r3, #12]
 8004128:	68fb      	ldr	r3, [r7, #12]
 800412a:	681b      	ldr	r3, [r3, #0]
 800412c:	f042 0220 	orr.w	r2, r2, #32
 8004130:	60da      	str	r2, [r3, #12]
 8004132:	e007      	b.n	8004144 <HAL_CAN_GetRxMessage+0x226>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 8004134:	68fb      	ldr	r3, [r7, #12]
 8004136:	681b      	ldr	r3, [r3, #0]
 8004138:	691a      	ldr	r2, [r3, #16]
 800413a:	68fb      	ldr	r3, [r7, #12]
 800413c:	681b      	ldr	r3, [r3, #0]
 800413e:	f042 0220 	orr.w	r2, r2, #32
 8004142:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 8004144:	2300      	movs	r3, #0
 8004146:	e006      	b.n	8004156 <HAL_CAN_GetRxMessage+0x238>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8004148:	68fb      	ldr	r3, [r7, #12]
 800414a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800414c:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8004150:	68fb      	ldr	r3, [r7, #12]
 8004152:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8004154:	2301      	movs	r3, #1
  }
}
 8004156:	4618      	mov	r0, r3
 8004158:	371c      	adds	r7, #28
 800415a:	46bd      	mov	sp, r7
 800415c:	bc80      	pop	{r7}
 800415e:	4770      	bx	lr

08004160 <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 8004160:	b480      	push	{r7}
 8004162:	b085      	sub	sp, #20
 8004164:	af00      	add	r7, sp, #0
 8004166:	6078      	str	r0, [r7, #4]
 8004168:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004170:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 8004172:	7bfb      	ldrb	r3, [r7, #15]
 8004174:	2b01      	cmp	r3, #1
 8004176:	d002      	beq.n	800417e <HAL_CAN_ActivateNotification+0x1e>
 8004178:	7bfb      	ldrb	r3, [r7, #15]
 800417a:	2b02      	cmp	r3, #2
 800417c:	d109      	bne.n	8004192 <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	681b      	ldr	r3, [r3, #0]
 8004182:	6959      	ldr	r1, [r3, #20]
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	681b      	ldr	r3, [r3, #0]
 8004188:	683a      	ldr	r2, [r7, #0]
 800418a:	430a      	orrs	r2, r1
 800418c:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 800418e:	2300      	movs	r3, #0
 8004190:	e006      	b.n	80041a0 <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004196:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 800419e:	2301      	movs	r3, #1
  }
}
 80041a0:	4618      	mov	r0, r3
 80041a2:	3714      	adds	r7, #20
 80041a4:	46bd      	mov	sp, r7
 80041a6:	bc80      	pop	{r7}
 80041a8:	4770      	bx	lr

080041aa <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 80041aa:	b580      	push	{r7, lr}
 80041ac:	b08a      	sub	sp, #40	; 0x28
 80041ae:	af00      	add	r7, sp, #0
 80041b0:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 80041b2:	2300      	movs	r3, #0
 80041b4:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	681b      	ldr	r3, [r3, #0]
 80041ba:	695b      	ldr	r3, [r3, #20]
 80041bc:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	681b      	ldr	r3, [r3, #0]
 80041c2:	685b      	ldr	r3, [r3, #4]
 80041c4:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	681b      	ldr	r3, [r3, #0]
 80041ca:	689b      	ldr	r3, [r3, #8]
 80041cc:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	681b      	ldr	r3, [r3, #0]
 80041d2:	68db      	ldr	r3, [r3, #12]
 80041d4:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	681b      	ldr	r3, [r3, #0]
 80041da:	691b      	ldr	r3, [r3, #16]
 80041dc:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	681b      	ldr	r3, [r3, #0]
 80041e2:	699b      	ldr	r3, [r3, #24]
 80041e4:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 80041e6:	6a3b      	ldr	r3, [r7, #32]
 80041e8:	f003 0301 	and.w	r3, r3, #1
 80041ec:	2b00      	cmp	r3, #0
 80041ee:	d07c      	beq.n	80042ea <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 80041f0:	69bb      	ldr	r3, [r7, #24]
 80041f2:	f003 0301 	and.w	r3, r3, #1
 80041f6:	2b00      	cmp	r3, #0
 80041f8:	d023      	beq.n	8004242 <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	681b      	ldr	r3, [r3, #0]
 80041fe:	2201      	movs	r2, #1
 8004200:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 8004202:	69bb      	ldr	r3, [r7, #24]
 8004204:	f003 0302 	and.w	r3, r3, #2
 8004208:	2b00      	cmp	r3, #0
 800420a:	d003      	beq.n	8004214 <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 800420c:	6878      	ldr	r0, [r7, #4]
 800420e:	f000 f983 	bl	8004518 <HAL_CAN_TxMailbox0CompleteCallback>
 8004212:	e016      	b.n	8004242 <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 8004214:	69bb      	ldr	r3, [r7, #24]
 8004216:	f003 0304 	and.w	r3, r3, #4
 800421a:	2b00      	cmp	r3, #0
 800421c:	d004      	beq.n	8004228 <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 800421e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004220:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8004224:	627b      	str	r3, [r7, #36]	; 0x24
 8004226:	e00c      	b.n	8004242 <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 8004228:	69bb      	ldr	r3, [r7, #24]
 800422a:	f003 0308 	and.w	r3, r3, #8
 800422e:	2b00      	cmp	r3, #0
 8004230:	d004      	beq.n	800423c <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 8004232:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004234:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8004238:	627b      	str	r3, [r7, #36]	; 0x24
 800423a:	e002      	b.n	8004242 <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 800423c:	6878      	ldr	r0, [r7, #4]
 800423e:	f000 f986 	bl	800454e <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 8004242:	69bb      	ldr	r3, [r7, #24]
 8004244:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004248:	2b00      	cmp	r3, #0
 800424a:	d024      	beq.n	8004296 <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	681b      	ldr	r3, [r3, #0]
 8004250:	f44f 7280 	mov.w	r2, #256	; 0x100
 8004254:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 8004256:	69bb      	ldr	r3, [r7, #24]
 8004258:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800425c:	2b00      	cmp	r3, #0
 800425e:	d003      	beq.n	8004268 <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 8004260:	6878      	ldr	r0, [r7, #4]
 8004262:	f000 f962 	bl	800452a <HAL_CAN_TxMailbox1CompleteCallback>
 8004266:	e016      	b.n	8004296 <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 8004268:	69bb      	ldr	r3, [r7, #24]
 800426a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800426e:	2b00      	cmp	r3, #0
 8004270:	d004      	beq.n	800427c <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 8004272:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004274:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8004278:	627b      	str	r3, [r7, #36]	; 0x24
 800427a:	e00c      	b.n	8004296 <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 800427c:	69bb      	ldr	r3, [r7, #24]
 800427e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004282:	2b00      	cmp	r3, #0
 8004284:	d004      	beq.n	8004290 <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 8004286:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004288:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800428c:	627b      	str	r3, [r7, #36]	; 0x24
 800428e:	e002      	b.n	8004296 <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 8004290:	6878      	ldr	r0, [r7, #4]
 8004292:	f000 f965 	bl	8004560 <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 8004296:	69bb      	ldr	r3, [r7, #24]
 8004298:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800429c:	2b00      	cmp	r3, #0
 800429e:	d024      	beq.n	80042ea <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	681b      	ldr	r3, [r3, #0]
 80042a4:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 80042a8:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 80042aa:	69bb      	ldr	r3, [r7, #24]
 80042ac:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80042b0:	2b00      	cmp	r3, #0
 80042b2:	d003      	beq.n	80042bc <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 80042b4:	6878      	ldr	r0, [r7, #4]
 80042b6:	f000 f941 	bl	800453c <HAL_CAN_TxMailbox2CompleteCallback>
 80042ba:	e016      	b.n	80042ea <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 80042bc:	69bb      	ldr	r3, [r7, #24]
 80042be:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80042c2:	2b00      	cmp	r3, #0
 80042c4:	d004      	beq.n	80042d0 <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 80042c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80042c8:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80042cc:	627b      	str	r3, [r7, #36]	; 0x24
 80042ce:	e00c      	b.n	80042ea <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 80042d0:	69bb      	ldr	r3, [r7, #24]
 80042d2:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80042d6:	2b00      	cmp	r3, #0
 80042d8:	d004      	beq.n	80042e4 <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 80042da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80042dc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80042e0:	627b      	str	r3, [r7, #36]	; 0x24
 80042e2:	e002      	b.n	80042ea <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 80042e4:	6878      	ldr	r0, [r7, #4]
 80042e6:	f000 f944 	bl	8004572 <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 80042ea:	6a3b      	ldr	r3, [r7, #32]
 80042ec:	f003 0308 	and.w	r3, r3, #8
 80042f0:	2b00      	cmp	r3, #0
 80042f2:	d00c      	beq.n	800430e <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 80042f4:	697b      	ldr	r3, [r7, #20]
 80042f6:	f003 0310 	and.w	r3, r3, #16
 80042fa:	2b00      	cmp	r3, #0
 80042fc:	d007      	beq.n	800430e <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 80042fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004300:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8004304:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	681b      	ldr	r3, [r3, #0]
 800430a:	2210      	movs	r2, #16
 800430c:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 800430e:	6a3b      	ldr	r3, [r7, #32]
 8004310:	f003 0304 	and.w	r3, r3, #4
 8004314:	2b00      	cmp	r3, #0
 8004316:	d00b      	beq.n	8004330 <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 8004318:	697b      	ldr	r3, [r7, #20]
 800431a:	f003 0308 	and.w	r3, r3, #8
 800431e:	2b00      	cmp	r3, #0
 8004320:	d006      	beq.n	8004330 <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	681b      	ldr	r3, [r3, #0]
 8004326:	2208      	movs	r2, #8
 8004328:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 800432a:	6878      	ldr	r0, [r7, #4]
 800432c:	f000 f92a 	bl	8004584 <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 8004330:	6a3b      	ldr	r3, [r7, #32]
 8004332:	f003 0302 	and.w	r3, r3, #2
 8004336:	2b00      	cmp	r3, #0
 8004338:	d009      	beq.n	800434e <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	681b      	ldr	r3, [r3, #0]
 800433e:	68db      	ldr	r3, [r3, #12]
 8004340:	f003 0303 	and.w	r3, r3, #3
 8004344:	2b00      	cmp	r3, #0
 8004346:	d002      	beq.n	800434e <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 8004348:	6878      	ldr	r0, [r7, #4]
 800434a:	f7fd fb53 	bl	80019f4 <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 800434e:	6a3b      	ldr	r3, [r7, #32]
 8004350:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004354:	2b00      	cmp	r3, #0
 8004356:	d00c      	beq.n	8004372 <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 8004358:	693b      	ldr	r3, [r7, #16]
 800435a:	f003 0310 	and.w	r3, r3, #16
 800435e:	2b00      	cmp	r3, #0
 8004360:	d007      	beq.n	8004372 <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 8004362:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004364:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8004368:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	681b      	ldr	r3, [r3, #0]
 800436e:	2210      	movs	r2, #16
 8004370:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 8004372:	6a3b      	ldr	r3, [r7, #32]
 8004374:	f003 0320 	and.w	r3, r3, #32
 8004378:	2b00      	cmp	r3, #0
 800437a:	d00b      	beq.n	8004394 <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 800437c:	693b      	ldr	r3, [r7, #16]
 800437e:	f003 0308 	and.w	r3, r3, #8
 8004382:	2b00      	cmp	r3, #0
 8004384:	d006      	beq.n	8004394 <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	681b      	ldr	r3, [r3, #0]
 800438a:	2208      	movs	r2, #8
 800438c:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 800438e:	6878      	ldr	r0, [r7, #4]
 8004390:	f000 f90a 	bl	80045a8 <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 8004394:	6a3b      	ldr	r3, [r7, #32]
 8004396:	f003 0310 	and.w	r3, r3, #16
 800439a:	2b00      	cmp	r3, #0
 800439c:	d009      	beq.n	80043b2 <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	681b      	ldr	r3, [r3, #0]
 80043a2:	691b      	ldr	r3, [r3, #16]
 80043a4:	f003 0303 	and.w	r3, r3, #3
 80043a8:	2b00      	cmp	r3, #0
 80043aa:	d002      	beq.n	80043b2 <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 80043ac:	6878      	ldr	r0, [r7, #4]
 80043ae:	f000 f8f2 	bl	8004596 <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 80043b2:	6a3b      	ldr	r3, [r7, #32]
 80043b4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80043b8:	2b00      	cmp	r3, #0
 80043ba:	d00b      	beq.n	80043d4 <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 80043bc:	69fb      	ldr	r3, [r7, #28]
 80043be:	f003 0310 	and.w	r3, r3, #16
 80043c2:	2b00      	cmp	r3, #0
 80043c4:	d006      	beq.n	80043d4 <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	681b      	ldr	r3, [r3, #0]
 80043ca:	2210      	movs	r2, #16
 80043cc:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 80043ce:	6878      	ldr	r0, [r7, #4]
 80043d0:	f000 f8f3 	bl	80045ba <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 80043d4:	6a3b      	ldr	r3, [r7, #32]
 80043d6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80043da:	2b00      	cmp	r3, #0
 80043dc:	d00b      	beq.n	80043f6 <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 80043de:	69fb      	ldr	r3, [r7, #28]
 80043e0:	f003 0308 	and.w	r3, r3, #8
 80043e4:	2b00      	cmp	r3, #0
 80043e6:	d006      	beq.n	80043f6 <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	681b      	ldr	r3, [r3, #0]
 80043ec:	2208      	movs	r2, #8
 80043ee:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 80043f0:	6878      	ldr	r0, [r7, #4]
 80043f2:	f000 f8eb 	bl	80045cc <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 80043f6:	6a3b      	ldr	r3, [r7, #32]
 80043f8:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80043fc:	2b00      	cmp	r3, #0
 80043fe:	d07b      	beq.n	80044f8 <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 8004400:	69fb      	ldr	r3, [r7, #28]
 8004402:	f003 0304 	and.w	r3, r3, #4
 8004406:	2b00      	cmp	r3, #0
 8004408:	d072      	beq.n	80044f0 <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 800440a:	6a3b      	ldr	r3, [r7, #32]
 800440c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004410:	2b00      	cmp	r3, #0
 8004412:	d008      	beq.n	8004426 <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 8004414:	68fb      	ldr	r3, [r7, #12]
 8004416:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 800441a:	2b00      	cmp	r3, #0
 800441c:	d003      	beq.n	8004426 <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 800441e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004420:	f043 0301 	orr.w	r3, r3, #1
 8004424:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8004426:	6a3b      	ldr	r3, [r7, #32]
 8004428:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800442c:	2b00      	cmp	r3, #0
 800442e:	d008      	beq.n	8004442 <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 8004430:	68fb      	ldr	r3, [r7, #12]
 8004432:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8004436:	2b00      	cmp	r3, #0
 8004438:	d003      	beq.n	8004442 <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 800443a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800443c:	f043 0302 	orr.w	r3, r3, #2
 8004440:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8004442:	6a3b      	ldr	r3, [r7, #32]
 8004444:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004448:	2b00      	cmp	r3, #0
 800444a:	d008      	beq.n	800445e <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 800444c:	68fb      	ldr	r3, [r7, #12]
 800444e:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8004452:	2b00      	cmp	r3, #0
 8004454:	d003      	beq.n	800445e <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 8004456:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004458:	f043 0304 	orr.w	r3, r3, #4
 800445c:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 800445e:	6a3b      	ldr	r3, [r7, #32]
 8004460:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004464:	2b00      	cmp	r3, #0
 8004466:	d043      	beq.n	80044f0 <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 8004468:	68fb      	ldr	r3, [r7, #12]
 800446a:	f003 0370 	and.w	r3, r3, #112	; 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 800446e:	2b00      	cmp	r3, #0
 8004470:	d03e      	beq.n	80044f0 <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 8004472:	68fb      	ldr	r3, [r7, #12]
 8004474:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8004478:	2b60      	cmp	r3, #96	; 0x60
 800447a:	d02b      	beq.n	80044d4 <HAL_CAN_IRQHandler+0x32a>
 800447c:	2b60      	cmp	r3, #96	; 0x60
 800447e:	d82e      	bhi.n	80044de <HAL_CAN_IRQHandler+0x334>
 8004480:	2b50      	cmp	r3, #80	; 0x50
 8004482:	d022      	beq.n	80044ca <HAL_CAN_IRQHandler+0x320>
 8004484:	2b50      	cmp	r3, #80	; 0x50
 8004486:	d82a      	bhi.n	80044de <HAL_CAN_IRQHandler+0x334>
 8004488:	2b40      	cmp	r3, #64	; 0x40
 800448a:	d019      	beq.n	80044c0 <HAL_CAN_IRQHandler+0x316>
 800448c:	2b40      	cmp	r3, #64	; 0x40
 800448e:	d826      	bhi.n	80044de <HAL_CAN_IRQHandler+0x334>
 8004490:	2b30      	cmp	r3, #48	; 0x30
 8004492:	d010      	beq.n	80044b6 <HAL_CAN_IRQHandler+0x30c>
 8004494:	2b30      	cmp	r3, #48	; 0x30
 8004496:	d822      	bhi.n	80044de <HAL_CAN_IRQHandler+0x334>
 8004498:	2b10      	cmp	r3, #16
 800449a:	d002      	beq.n	80044a2 <HAL_CAN_IRQHandler+0x2f8>
 800449c:	2b20      	cmp	r3, #32
 800449e:	d005      	beq.n	80044ac <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 80044a0:	e01d      	b.n	80044de <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 80044a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80044a4:	f043 0308 	orr.w	r3, r3, #8
 80044a8:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80044aa:	e019      	b.n	80044e0 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 80044ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80044ae:	f043 0310 	orr.w	r3, r3, #16
 80044b2:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80044b4:	e014      	b.n	80044e0 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 80044b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80044b8:	f043 0320 	orr.w	r3, r3, #32
 80044bc:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80044be:	e00f      	b.n	80044e0 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 80044c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80044c2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80044c6:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80044c8:	e00a      	b.n	80044e0 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 80044ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80044cc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80044d0:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80044d2:	e005      	b.n	80044e0 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 80044d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80044d6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80044da:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80044dc:	e000      	b.n	80044e0 <HAL_CAN_IRQHandler+0x336>
            break;
 80044de:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	681b      	ldr	r3, [r3, #0]
 80044e4:	699a      	ldr	r2, [r3, #24]
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	681b      	ldr	r3, [r3, #0]
 80044ea:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 80044ee:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	681b      	ldr	r3, [r3, #0]
 80044f4:	2204      	movs	r2, #4
 80044f6:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 80044f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80044fa:	2b00      	cmp	r3, #0
 80044fc:	d008      	beq.n	8004510 <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004502:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004504:	431a      	orrs	r2, r3
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	625a      	str	r2, [r3, #36]	; 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 800450a:	6878      	ldr	r0, [r7, #4]
 800450c:	f000 f867 	bl	80045de <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 8004510:	bf00      	nop
 8004512:	3728      	adds	r7, #40	; 0x28
 8004514:	46bd      	mov	sp, r7
 8004516:	bd80      	pop	{r7, pc}

08004518 <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8004518:	b480      	push	{r7}
 800451a:	b083      	sub	sp, #12
 800451c:	af00      	add	r7, sp, #0
 800451e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 8004520:	bf00      	nop
 8004522:	370c      	adds	r7, #12
 8004524:	46bd      	mov	sp, r7
 8004526:	bc80      	pop	{r7}
 8004528:	4770      	bx	lr

0800452a <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 800452a:	b480      	push	{r7}
 800452c:	b083      	sub	sp, #12
 800452e:	af00      	add	r7, sp, #0
 8004530:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 8004532:	bf00      	nop
 8004534:	370c      	adds	r7, #12
 8004536:	46bd      	mov	sp, r7
 8004538:	bc80      	pop	{r7}
 800453a:	4770      	bx	lr

0800453c <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 800453c:	b480      	push	{r7}
 800453e:	b083      	sub	sp, #12
 8004540:	af00      	add	r7, sp, #0
 8004542:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 8004544:	bf00      	nop
 8004546:	370c      	adds	r7, #12
 8004548:	46bd      	mov	sp, r7
 800454a:	bc80      	pop	{r7}
 800454c:	4770      	bx	lr

0800454e <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 800454e:	b480      	push	{r7}
 8004550:	b083      	sub	sp, #12
 8004552:	af00      	add	r7, sp, #0
 8004554:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 8004556:	bf00      	nop
 8004558:	370c      	adds	r7, #12
 800455a:	46bd      	mov	sp, r7
 800455c:	bc80      	pop	{r7}
 800455e:	4770      	bx	lr

08004560 <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 8004560:	b480      	push	{r7}
 8004562:	b083      	sub	sp, #12
 8004564:	af00      	add	r7, sp, #0
 8004566:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 8004568:	bf00      	nop
 800456a:	370c      	adds	r7, #12
 800456c:	46bd      	mov	sp, r7
 800456e:	bc80      	pop	{r7}
 8004570:	4770      	bx	lr

08004572 <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 8004572:	b480      	push	{r7}
 8004574:	b083      	sub	sp, #12
 8004576:	af00      	add	r7, sp, #0
 8004578:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 800457a:	bf00      	nop
 800457c:	370c      	adds	r7, #12
 800457e:	46bd      	mov	sp, r7
 8004580:	bc80      	pop	{r7}
 8004582:	4770      	bx	lr

08004584 <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 8004584:	b480      	push	{r7}
 8004586:	b083      	sub	sp, #12
 8004588:	af00      	add	r7, sp, #0
 800458a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 800458c:	bf00      	nop
 800458e:	370c      	adds	r7, #12
 8004590:	46bd      	mov	sp, r7
 8004592:	bc80      	pop	{r7}
 8004594:	4770      	bx	lr

08004596 <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8004596:	b480      	push	{r7}
 8004598:	b083      	sub	sp, #12
 800459a:	af00      	add	r7, sp, #0
 800459c:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 800459e:	bf00      	nop
 80045a0:	370c      	adds	r7, #12
 80045a2:	46bd      	mov	sp, r7
 80045a4:	bc80      	pop	{r7}
 80045a6:	4770      	bx	lr

080045a8 <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 80045a8:	b480      	push	{r7}
 80045aa:	b083      	sub	sp, #12
 80045ac:	af00      	add	r7, sp, #0
 80045ae:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 80045b0:	bf00      	nop
 80045b2:	370c      	adds	r7, #12
 80045b4:	46bd      	mov	sp, r7
 80045b6:	bc80      	pop	{r7}
 80045b8:	4770      	bx	lr

080045ba <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 80045ba:	b480      	push	{r7}
 80045bc:	b083      	sub	sp, #12
 80045be:	af00      	add	r7, sp, #0
 80045c0:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 80045c2:	bf00      	nop
 80045c4:	370c      	adds	r7, #12
 80045c6:	46bd      	mov	sp, r7
 80045c8:	bc80      	pop	{r7}
 80045ca:	4770      	bx	lr

080045cc <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 80045cc:	b480      	push	{r7}
 80045ce:	b083      	sub	sp, #12
 80045d0:	af00      	add	r7, sp, #0
 80045d2:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 80045d4:	bf00      	nop
 80045d6:	370c      	adds	r7, #12
 80045d8:	46bd      	mov	sp, r7
 80045da:	bc80      	pop	{r7}
 80045dc:	4770      	bx	lr

080045de <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 80045de:	b480      	push	{r7}
 80045e0:	b083      	sub	sp, #12
 80045e2:	af00      	add	r7, sp, #0
 80045e4:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 80045e6:	bf00      	nop
 80045e8:	370c      	adds	r7, #12
 80045ea:	46bd      	mov	sp, r7
 80045ec:	bc80      	pop	{r7}
 80045ee:	4770      	bx	lr

080045f0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80045f0:	b480      	push	{r7}
 80045f2:	b085      	sub	sp, #20
 80045f4:	af00      	add	r7, sp, #0
 80045f6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	f003 0307 	and.w	r3, r3, #7
 80045fe:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004600:	4b0c      	ldr	r3, [pc, #48]	; (8004634 <__NVIC_SetPriorityGrouping+0x44>)
 8004602:	68db      	ldr	r3, [r3, #12]
 8004604:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004606:	68ba      	ldr	r2, [r7, #8]
 8004608:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800460c:	4013      	ands	r3, r2
 800460e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8004610:	68fb      	ldr	r3, [r7, #12]
 8004612:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004614:	68bb      	ldr	r3, [r7, #8]
 8004616:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004618:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800461c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004620:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8004622:	4a04      	ldr	r2, [pc, #16]	; (8004634 <__NVIC_SetPriorityGrouping+0x44>)
 8004624:	68bb      	ldr	r3, [r7, #8]
 8004626:	60d3      	str	r3, [r2, #12]
}
 8004628:	bf00      	nop
 800462a:	3714      	adds	r7, #20
 800462c:	46bd      	mov	sp, r7
 800462e:	bc80      	pop	{r7}
 8004630:	4770      	bx	lr
 8004632:	bf00      	nop
 8004634:	e000ed00 	.word	0xe000ed00

08004638 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8004638:	b480      	push	{r7}
 800463a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800463c:	4b04      	ldr	r3, [pc, #16]	; (8004650 <__NVIC_GetPriorityGrouping+0x18>)
 800463e:	68db      	ldr	r3, [r3, #12]
 8004640:	0a1b      	lsrs	r3, r3, #8
 8004642:	f003 0307 	and.w	r3, r3, #7
}
 8004646:	4618      	mov	r0, r3
 8004648:	46bd      	mov	sp, r7
 800464a:	bc80      	pop	{r7}
 800464c:	4770      	bx	lr
 800464e:	bf00      	nop
 8004650:	e000ed00 	.word	0xe000ed00

08004654 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004654:	b480      	push	{r7}
 8004656:	b083      	sub	sp, #12
 8004658:	af00      	add	r7, sp, #0
 800465a:	4603      	mov	r3, r0
 800465c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800465e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004662:	2b00      	cmp	r3, #0
 8004664:	db0b      	blt.n	800467e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004666:	79fb      	ldrb	r3, [r7, #7]
 8004668:	f003 021f 	and.w	r2, r3, #31
 800466c:	4906      	ldr	r1, [pc, #24]	; (8004688 <__NVIC_EnableIRQ+0x34>)
 800466e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004672:	095b      	lsrs	r3, r3, #5
 8004674:	2001      	movs	r0, #1
 8004676:	fa00 f202 	lsl.w	r2, r0, r2
 800467a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800467e:	bf00      	nop
 8004680:	370c      	adds	r7, #12
 8004682:	46bd      	mov	sp, r7
 8004684:	bc80      	pop	{r7}
 8004686:	4770      	bx	lr
 8004688:	e000e100 	.word	0xe000e100

0800468c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800468c:	b480      	push	{r7}
 800468e:	b083      	sub	sp, #12
 8004690:	af00      	add	r7, sp, #0
 8004692:	4603      	mov	r3, r0
 8004694:	6039      	str	r1, [r7, #0]
 8004696:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004698:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800469c:	2b00      	cmp	r3, #0
 800469e:	db0a      	blt.n	80046b6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80046a0:	683b      	ldr	r3, [r7, #0]
 80046a2:	b2da      	uxtb	r2, r3
 80046a4:	490c      	ldr	r1, [pc, #48]	; (80046d8 <__NVIC_SetPriority+0x4c>)
 80046a6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80046aa:	0112      	lsls	r2, r2, #4
 80046ac:	b2d2      	uxtb	r2, r2
 80046ae:	440b      	add	r3, r1
 80046b0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80046b4:	e00a      	b.n	80046cc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80046b6:	683b      	ldr	r3, [r7, #0]
 80046b8:	b2da      	uxtb	r2, r3
 80046ba:	4908      	ldr	r1, [pc, #32]	; (80046dc <__NVIC_SetPriority+0x50>)
 80046bc:	79fb      	ldrb	r3, [r7, #7]
 80046be:	f003 030f 	and.w	r3, r3, #15
 80046c2:	3b04      	subs	r3, #4
 80046c4:	0112      	lsls	r2, r2, #4
 80046c6:	b2d2      	uxtb	r2, r2
 80046c8:	440b      	add	r3, r1
 80046ca:	761a      	strb	r2, [r3, #24]
}
 80046cc:	bf00      	nop
 80046ce:	370c      	adds	r7, #12
 80046d0:	46bd      	mov	sp, r7
 80046d2:	bc80      	pop	{r7}
 80046d4:	4770      	bx	lr
 80046d6:	bf00      	nop
 80046d8:	e000e100 	.word	0xe000e100
 80046dc:	e000ed00 	.word	0xe000ed00

080046e0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80046e0:	b480      	push	{r7}
 80046e2:	b089      	sub	sp, #36	; 0x24
 80046e4:	af00      	add	r7, sp, #0
 80046e6:	60f8      	str	r0, [r7, #12]
 80046e8:	60b9      	str	r1, [r7, #8]
 80046ea:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80046ec:	68fb      	ldr	r3, [r7, #12]
 80046ee:	f003 0307 	and.w	r3, r3, #7
 80046f2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80046f4:	69fb      	ldr	r3, [r7, #28]
 80046f6:	f1c3 0307 	rsb	r3, r3, #7
 80046fa:	2b04      	cmp	r3, #4
 80046fc:	bf28      	it	cs
 80046fe:	2304      	movcs	r3, #4
 8004700:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004702:	69fb      	ldr	r3, [r7, #28]
 8004704:	3304      	adds	r3, #4
 8004706:	2b06      	cmp	r3, #6
 8004708:	d902      	bls.n	8004710 <NVIC_EncodePriority+0x30>
 800470a:	69fb      	ldr	r3, [r7, #28]
 800470c:	3b03      	subs	r3, #3
 800470e:	e000      	b.n	8004712 <NVIC_EncodePriority+0x32>
 8004710:	2300      	movs	r3, #0
 8004712:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004714:	f04f 32ff 	mov.w	r2, #4294967295
 8004718:	69bb      	ldr	r3, [r7, #24]
 800471a:	fa02 f303 	lsl.w	r3, r2, r3
 800471e:	43da      	mvns	r2, r3
 8004720:	68bb      	ldr	r3, [r7, #8]
 8004722:	401a      	ands	r2, r3
 8004724:	697b      	ldr	r3, [r7, #20]
 8004726:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004728:	f04f 31ff 	mov.w	r1, #4294967295
 800472c:	697b      	ldr	r3, [r7, #20]
 800472e:	fa01 f303 	lsl.w	r3, r1, r3
 8004732:	43d9      	mvns	r1, r3
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004738:	4313      	orrs	r3, r2
         );
}
 800473a:	4618      	mov	r0, r3
 800473c:	3724      	adds	r7, #36	; 0x24
 800473e:	46bd      	mov	sp, r7
 8004740:	bc80      	pop	{r7}
 8004742:	4770      	bx	lr

08004744 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8004744:	b580      	push	{r7, lr}
 8004746:	b082      	sub	sp, #8
 8004748:	af00      	add	r7, sp, #0
 800474a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	3b01      	subs	r3, #1
 8004750:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8004754:	d301      	bcc.n	800475a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8004756:	2301      	movs	r3, #1
 8004758:	e00f      	b.n	800477a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800475a:	4a0a      	ldr	r2, [pc, #40]	; (8004784 <SysTick_Config+0x40>)
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	3b01      	subs	r3, #1
 8004760:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8004762:	210f      	movs	r1, #15
 8004764:	f04f 30ff 	mov.w	r0, #4294967295
 8004768:	f7ff ff90 	bl	800468c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800476c:	4b05      	ldr	r3, [pc, #20]	; (8004784 <SysTick_Config+0x40>)
 800476e:	2200      	movs	r2, #0
 8004770:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004772:	4b04      	ldr	r3, [pc, #16]	; (8004784 <SysTick_Config+0x40>)
 8004774:	2207      	movs	r2, #7
 8004776:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004778:	2300      	movs	r3, #0
}
 800477a:	4618      	mov	r0, r3
 800477c:	3708      	adds	r7, #8
 800477e:	46bd      	mov	sp, r7
 8004780:	bd80      	pop	{r7, pc}
 8004782:	bf00      	nop
 8004784:	e000e010 	.word	0xe000e010

08004788 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004788:	b580      	push	{r7, lr}
 800478a:	b082      	sub	sp, #8
 800478c:	af00      	add	r7, sp, #0
 800478e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004790:	6878      	ldr	r0, [r7, #4]
 8004792:	f7ff ff2d 	bl	80045f0 <__NVIC_SetPriorityGrouping>
}
 8004796:	bf00      	nop
 8004798:	3708      	adds	r7, #8
 800479a:	46bd      	mov	sp, r7
 800479c:	bd80      	pop	{r7, pc}

0800479e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800479e:	b580      	push	{r7, lr}
 80047a0:	b086      	sub	sp, #24
 80047a2:	af00      	add	r7, sp, #0
 80047a4:	4603      	mov	r3, r0
 80047a6:	60b9      	str	r1, [r7, #8]
 80047a8:	607a      	str	r2, [r7, #4]
 80047aa:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80047ac:	2300      	movs	r3, #0
 80047ae:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80047b0:	f7ff ff42 	bl	8004638 <__NVIC_GetPriorityGrouping>
 80047b4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80047b6:	687a      	ldr	r2, [r7, #4]
 80047b8:	68b9      	ldr	r1, [r7, #8]
 80047ba:	6978      	ldr	r0, [r7, #20]
 80047bc:	f7ff ff90 	bl	80046e0 <NVIC_EncodePriority>
 80047c0:	4602      	mov	r2, r0
 80047c2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80047c6:	4611      	mov	r1, r2
 80047c8:	4618      	mov	r0, r3
 80047ca:	f7ff ff5f 	bl	800468c <__NVIC_SetPriority>
}
 80047ce:	bf00      	nop
 80047d0:	3718      	adds	r7, #24
 80047d2:	46bd      	mov	sp, r7
 80047d4:	bd80      	pop	{r7, pc}

080047d6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f2xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80047d6:	b580      	push	{r7, lr}
 80047d8:	b082      	sub	sp, #8
 80047da:	af00      	add	r7, sp, #0
 80047dc:	4603      	mov	r3, r0
 80047de:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80047e0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80047e4:	4618      	mov	r0, r3
 80047e6:	f7ff ff35 	bl	8004654 <__NVIC_EnableIRQ>
}
 80047ea:	bf00      	nop
 80047ec:	3708      	adds	r7, #8
 80047ee:	46bd      	mov	sp, r7
 80047f0:	bd80      	pop	{r7, pc}

080047f2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80047f2:	b580      	push	{r7, lr}
 80047f4:	b082      	sub	sp, #8
 80047f6:	af00      	add	r7, sp, #0
 80047f8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80047fa:	6878      	ldr	r0, [r7, #4]
 80047fc:	f7ff ffa2 	bl	8004744 <SysTick_Config>
 8004800:	4603      	mov	r3, r0
}
 8004802:	4618      	mov	r0, r3
 8004804:	3708      	adds	r7, #8
 8004806:	46bd      	mov	sp, r7
 8004808:	bd80      	pop	{r7, pc}
	...

0800480c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800480c:	b480      	push	{r7}
 800480e:	b087      	sub	sp, #28
 8004810:	af00      	add	r7, sp, #0
 8004812:	6078      	str	r0, [r7, #4]
 8004814:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8004816:	2300      	movs	r3, #0
 8004818:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800481a:	e16f      	b.n	8004afc <HAL_GPIO_Init+0x2f0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 800481c:	683b      	ldr	r3, [r7, #0]
 800481e:	681a      	ldr	r2, [r3, #0]
 8004820:	2101      	movs	r1, #1
 8004822:	697b      	ldr	r3, [r7, #20]
 8004824:	fa01 f303 	lsl.w	r3, r1, r3
 8004828:	4013      	ands	r3, r2
 800482a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800482c:	68fb      	ldr	r3, [r7, #12]
 800482e:	2b00      	cmp	r3, #0
 8004830:	f000 8161 	beq.w	8004af6 <HAL_GPIO_Init+0x2ea>
    {
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8004834:	683b      	ldr	r3, [r7, #0]
 8004836:	685b      	ldr	r3, [r3, #4]
 8004838:	f003 0303 	and.w	r3, r3, #3
 800483c:	2b01      	cmp	r3, #1
 800483e:	d005      	beq.n	800484c <HAL_GPIO_Init+0x40>
 8004840:	683b      	ldr	r3, [r7, #0]
 8004842:	685b      	ldr	r3, [r3, #4]
 8004844:	f003 0303 	and.w	r3, r3, #3
 8004848:	2b02      	cmp	r3, #2
 800484a:	d130      	bne.n	80048ae <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	689b      	ldr	r3, [r3, #8]
 8004850:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8004852:	697b      	ldr	r3, [r7, #20]
 8004854:	005b      	lsls	r3, r3, #1
 8004856:	2203      	movs	r2, #3
 8004858:	fa02 f303 	lsl.w	r3, r2, r3
 800485c:	43db      	mvns	r3, r3
 800485e:	693a      	ldr	r2, [r7, #16]
 8004860:	4013      	ands	r3, r2
 8004862:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8004864:	683b      	ldr	r3, [r7, #0]
 8004866:	68da      	ldr	r2, [r3, #12]
 8004868:	697b      	ldr	r3, [r7, #20]
 800486a:	005b      	lsls	r3, r3, #1
 800486c:	fa02 f303 	lsl.w	r3, r2, r3
 8004870:	693a      	ldr	r2, [r7, #16]
 8004872:	4313      	orrs	r3, r2
 8004874:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	693a      	ldr	r2, [r7, #16]
 800487a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	685b      	ldr	r3, [r3, #4]
 8004880:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8004882:	2201      	movs	r2, #1
 8004884:	697b      	ldr	r3, [r7, #20]
 8004886:	fa02 f303 	lsl.w	r3, r2, r3
 800488a:	43db      	mvns	r3, r3
 800488c:	693a      	ldr	r2, [r7, #16]
 800488e:	4013      	ands	r3, r2
 8004890:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004892:	683b      	ldr	r3, [r7, #0]
 8004894:	685b      	ldr	r3, [r3, #4]
 8004896:	091b      	lsrs	r3, r3, #4
 8004898:	f003 0201 	and.w	r2, r3, #1
 800489c:	697b      	ldr	r3, [r7, #20]
 800489e:	fa02 f303 	lsl.w	r3, r2, r3
 80048a2:	693a      	ldr	r2, [r7, #16]
 80048a4:	4313      	orrs	r3, r2
 80048a6:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	693a      	ldr	r2, [r7, #16]
 80048ac:	605a      	str	r2, [r3, #4]
      }
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80048ae:	683b      	ldr	r3, [r7, #0]
 80048b0:	685b      	ldr	r3, [r3, #4]
 80048b2:	f003 0303 	and.w	r3, r3, #3
 80048b6:	2b03      	cmp	r3, #3
 80048b8:	d017      	beq.n	80048ea <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	68db      	ldr	r3, [r3, #12]
 80048be:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 80048c0:	697b      	ldr	r3, [r7, #20]
 80048c2:	005b      	lsls	r3, r3, #1
 80048c4:	2203      	movs	r2, #3
 80048c6:	fa02 f303 	lsl.w	r3, r2, r3
 80048ca:	43db      	mvns	r3, r3
 80048cc:	693a      	ldr	r2, [r7, #16]
 80048ce:	4013      	ands	r3, r2
 80048d0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 80048d2:	683b      	ldr	r3, [r7, #0]
 80048d4:	689a      	ldr	r2, [r3, #8]
 80048d6:	697b      	ldr	r3, [r7, #20]
 80048d8:	005b      	lsls	r3, r3, #1
 80048da:	fa02 f303 	lsl.w	r3, r2, r3
 80048de:	693a      	ldr	r2, [r7, #16]
 80048e0:	4313      	orrs	r3, r2
 80048e2:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	693a      	ldr	r2, [r7, #16]
 80048e8:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80048ea:	683b      	ldr	r3, [r7, #0]
 80048ec:	685b      	ldr	r3, [r3, #4]
 80048ee:	f003 0303 	and.w	r3, r3, #3
 80048f2:	2b02      	cmp	r3, #2
 80048f4:	d123      	bne.n	800493e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80048f6:	697b      	ldr	r3, [r7, #20]
 80048f8:	08da      	lsrs	r2, r3, #3
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	3208      	adds	r2, #8
 80048fe:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004902:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8004904:	697b      	ldr	r3, [r7, #20]
 8004906:	f003 0307 	and.w	r3, r3, #7
 800490a:	009b      	lsls	r3, r3, #2
 800490c:	220f      	movs	r2, #15
 800490e:	fa02 f303 	lsl.w	r3, r2, r3
 8004912:	43db      	mvns	r3, r3
 8004914:	693a      	ldr	r2, [r7, #16]
 8004916:	4013      	ands	r3, r2
 8004918:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800491a:	683b      	ldr	r3, [r7, #0]
 800491c:	691a      	ldr	r2, [r3, #16]
 800491e:	697b      	ldr	r3, [r7, #20]
 8004920:	f003 0307 	and.w	r3, r3, #7
 8004924:	009b      	lsls	r3, r3, #2
 8004926:	fa02 f303 	lsl.w	r3, r2, r3
 800492a:	693a      	ldr	r2, [r7, #16]
 800492c:	4313      	orrs	r3, r2
 800492e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8004930:	697b      	ldr	r3, [r7, #20]
 8004932:	08da      	lsrs	r2, r3, #3
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	3208      	adds	r2, #8
 8004938:	6939      	ldr	r1, [r7, #16]
 800493a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	681b      	ldr	r3, [r3, #0]
 8004942:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8004944:	697b      	ldr	r3, [r7, #20]
 8004946:	005b      	lsls	r3, r3, #1
 8004948:	2203      	movs	r2, #3
 800494a:	fa02 f303 	lsl.w	r3, r2, r3
 800494e:	43db      	mvns	r3, r3
 8004950:	693a      	ldr	r2, [r7, #16]
 8004952:	4013      	ands	r3, r2
 8004954:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8004956:	683b      	ldr	r3, [r7, #0]
 8004958:	685b      	ldr	r3, [r3, #4]
 800495a:	f003 0203 	and.w	r2, r3, #3
 800495e:	697b      	ldr	r3, [r7, #20]
 8004960:	005b      	lsls	r3, r3, #1
 8004962:	fa02 f303 	lsl.w	r3, r2, r3
 8004966:	693a      	ldr	r2, [r7, #16]
 8004968:	4313      	orrs	r3, r2
 800496a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	693a      	ldr	r2, [r7, #16]
 8004970:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8004972:	683b      	ldr	r3, [r7, #0]
 8004974:	685b      	ldr	r3, [r3, #4]
 8004976:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800497a:	2b00      	cmp	r3, #0
 800497c:	f000 80bb 	beq.w	8004af6 <HAL_GPIO_Init+0x2ea>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004980:	2300      	movs	r3, #0
 8004982:	60bb      	str	r3, [r7, #8]
 8004984:	4b64      	ldr	r3, [pc, #400]	; (8004b18 <HAL_GPIO_Init+0x30c>)
 8004986:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004988:	4a63      	ldr	r2, [pc, #396]	; (8004b18 <HAL_GPIO_Init+0x30c>)
 800498a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800498e:	6453      	str	r3, [r2, #68]	; 0x44
 8004990:	4b61      	ldr	r3, [pc, #388]	; (8004b18 <HAL_GPIO_Init+0x30c>)
 8004992:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004994:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004998:	60bb      	str	r3, [r7, #8]
 800499a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 800499c:	4a5f      	ldr	r2, [pc, #380]	; (8004b1c <HAL_GPIO_Init+0x310>)
 800499e:	697b      	ldr	r3, [r7, #20]
 80049a0:	089b      	lsrs	r3, r3, #2
 80049a2:	3302      	adds	r3, #2
 80049a4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80049a8:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80049aa:	697b      	ldr	r3, [r7, #20]
 80049ac:	f003 0303 	and.w	r3, r3, #3
 80049b0:	009b      	lsls	r3, r3, #2
 80049b2:	220f      	movs	r2, #15
 80049b4:	fa02 f303 	lsl.w	r3, r2, r3
 80049b8:	43db      	mvns	r3, r3
 80049ba:	693a      	ldr	r2, [r7, #16]
 80049bc:	4013      	ands	r3, r2
 80049be:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	4a57      	ldr	r2, [pc, #348]	; (8004b20 <HAL_GPIO_Init+0x314>)
 80049c4:	4293      	cmp	r3, r2
 80049c6:	d031      	beq.n	8004a2c <HAL_GPIO_Init+0x220>
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	4a56      	ldr	r2, [pc, #344]	; (8004b24 <HAL_GPIO_Init+0x318>)
 80049cc:	4293      	cmp	r3, r2
 80049ce:	d02b      	beq.n	8004a28 <HAL_GPIO_Init+0x21c>
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	4a55      	ldr	r2, [pc, #340]	; (8004b28 <HAL_GPIO_Init+0x31c>)
 80049d4:	4293      	cmp	r3, r2
 80049d6:	d025      	beq.n	8004a24 <HAL_GPIO_Init+0x218>
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	4a54      	ldr	r2, [pc, #336]	; (8004b2c <HAL_GPIO_Init+0x320>)
 80049dc:	4293      	cmp	r3, r2
 80049de:	d01f      	beq.n	8004a20 <HAL_GPIO_Init+0x214>
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	4a53      	ldr	r2, [pc, #332]	; (8004b30 <HAL_GPIO_Init+0x324>)
 80049e4:	4293      	cmp	r3, r2
 80049e6:	d019      	beq.n	8004a1c <HAL_GPIO_Init+0x210>
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	4a52      	ldr	r2, [pc, #328]	; (8004b34 <HAL_GPIO_Init+0x328>)
 80049ec:	4293      	cmp	r3, r2
 80049ee:	d013      	beq.n	8004a18 <HAL_GPIO_Init+0x20c>
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	4a51      	ldr	r2, [pc, #324]	; (8004b38 <HAL_GPIO_Init+0x32c>)
 80049f4:	4293      	cmp	r3, r2
 80049f6:	d00d      	beq.n	8004a14 <HAL_GPIO_Init+0x208>
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	4a50      	ldr	r2, [pc, #320]	; (8004b3c <HAL_GPIO_Init+0x330>)
 80049fc:	4293      	cmp	r3, r2
 80049fe:	d007      	beq.n	8004a10 <HAL_GPIO_Init+0x204>
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	4a4f      	ldr	r2, [pc, #316]	; (8004b40 <HAL_GPIO_Init+0x334>)
 8004a04:	4293      	cmp	r3, r2
 8004a06:	d101      	bne.n	8004a0c <HAL_GPIO_Init+0x200>
 8004a08:	2308      	movs	r3, #8
 8004a0a:	e010      	b.n	8004a2e <HAL_GPIO_Init+0x222>
 8004a0c:	2309      	movs	r3, #9
 8004a0e:	e00e      	b.n	8004a2e <HAL_GPIO_Init+0x222>
 8004a10:	2307      	movs	r3, #7
 8004a12:	e00c      	b.n	8004a2e <HAL_GPIO_Init+0x222>
 8004a14:	2306      	movs	r3, #6
 8004a16:	e00a      	b.n	8004a2e <HAL_GPIO_Init+0x222>
 8004a18:	2305      	movs	r3, #5
 8004a1a:	e008      	b.n	8004a2e <HAL_GPIO_Init+0x222>
 8004a1c:	2304      	movs	r3, #4
 8004a1e:	e006      	b.n	8004a2e <HAL_GPIO_Init+0x222>
 8004a20:	2303      	movs	r3, #3
 8004a22:	e004      	b.n	8004a2e <HAL_GPIO_Init+0x222>
 8004a24:	2302      	movs	r3, #2
 8004a26:	e002      	b.n	8004a2e <HAL_GPIO_Init+0x222>
 8004a28:	2301      	movs	r3, #1
 8004a2a:	e000      	b.n	8004a2e <HAL_GPIO_Init+0x222>
 8004a2c:	2300      	movs	r3, #0
 8004a2e:	697a      	ldr	r2, [r7, #20]
 8004a30:	f002 0203 	and.w	r2, r2, #3
 8004a34:	0092      	lsls	r2, r2, #2
 8004a36:	4093      	lsls	r3, r2
 8004a38:	461a      	mov	r2, r3
 8004a3a:	693b      	ldr	r3, [r7, #16]
 8004a3c:	4313      	orrs	r3, r2
 8004a3e:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8004a40:	4936      	ldr	r1, [pc, #216]	; (8004b1c <HAL_GPIO_Init+0x310>)
 8004a42:	697b      	ldr	r3, [r7, #20]
 8004a44:	089b      	lsrs	r3, r3, #2
 8004a46:	3302      	adds	r3, #2
 8004a48:	693a      	ldr	r2, [r7, #16]
 8004a4a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8004a4e:	4b3d      	ldr	r3, [pc, #244]	; (8004b44 <HAL_GPIO_Init+0x338>)
 8004a50:	689b      	ldr	r3, [r3, #8]
 8004a52:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004a54:	68fb      	ldr	r3, [r7, #12]
 8004a56:	43db      	mvns	r3, r3
 8004a58:	693a      	ldr	r2, [r7, #16]
 8004a5a:	4013      	ands	r3, r2
 8004a5c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8004a5e:	683b      	ldr	r3, [r7, #0]
 8004a60:	685b      	ldr	r3, [r3, #4]
 8004a62:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004a66:	2b00      	cmp	r3, #0
 8004a68:	d003      	beq.n	8004a72 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8004a6a:	693a      	ldr	r2, [r7, #16]
 8004a6c:	68fb      	ldr	r3, [r7, #12]
 8004a6e:	4313      	orrs	r3, r2
 8004a70:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8004a72:	4a34      	ldr	r2, [pc, #208]	; (8004b44 <HAL_GPIO_Init+0x338>)
 8004a74:	693b      	ldr	r3, [r7, #16]
 8004a76:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8004a78:	4b32      	ldr	r3, [pc, #200]	; (8004b44 <HAL_GPIO_Init+0x338>)
 8004a7a:	68db      	ldr	r3, [r3, #12]
 8004a7c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004a7e:	68fb      	ldr	r3, [r7, #12]
 8004a80:	43db      	mvns	r3, r3
 8004a82:	693a      	ldr	r2, [r7, #16]
 8004a84:	4013      	ands	r3, r2
 8004a86:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8004a88:	683b      	ldr	r3, [r7, #0]
 8004a8a:	685b      	ldr	r3, [r3, #4]
 8004a8c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004a90:	2b00      	cmp	r3, #0
 8004a92:	d003      	beq.n	8004a9c <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8004a94:	693a      	ldr	r2, [r7, #16]
 8004a96:	68fb      	ldr	r3, [r7, #12]
 8004a98:	4313      	orrs	r3, r2
 8004a9a:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8004a9c:	4a29      	ldr	r2, [pc, #164]	; (8004b44 <HAL_GPIO_Init+0x338>)
 8004a9e:	693b      	ldr	r3, [r7, #16]
 8004aa0:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8004aa2:	4b28      	ldr	r3, [pc, #160]	; (8004b44 <HAL_GPIO_Init+0x338>)
 8004aa4:	685b      	ldr	r3, [r3, #4]
 8004aa6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004aa8:	68fb      	ldr	r3, [r7, #12]
 8004aaa:	43db      	mvns	r3, r3
 8004aac:	693a      	ldr	r2, [r7, #16]
 8004aae:	4013      	ands	r3, r2
 8004ab0:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8004ab2:	683b      	ldr	r3, [r7, #0]
 8004ab4:	685b      	ldr	r3, [r3, #4]
 8004ab6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004aba:	2b00      	cmp	r3, #0
 8004abc:	d003      	beq.n	8004ac6 <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8004abe:	693a      	ldr	r2, [r7, #16]
 8004ac0:	68fb      	ldr	r3, [r7, #12]
 8004ac2:	4313      	orrs	r3, r2
 8004ac4:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8004ac6:	4a1f      	ldr	r2, [pc, #124]	; (8004b44 <HAL_GPIO_Init+0x338>)
 8004ac8:	693b      	ldr	r3, [r7, #16]
 8004aca:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8004acc:	4b1d      	ldr	r3, [pc, #116]	; (8004b44 <HAL_GPIO_Init+0x338>)
 8004ace:	681b      	ldr	r3, [r3, #0]
 8004ad0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004ad2:	68fb      	ldr	r3, [r7, #12]
 8004ad4:	43db      	mvns	r3, r3
 8004ad6:	693a      	ldr	r2, [r7, #16]
 8004ad8:	4013      	ands	r3, r2
 8004ada:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8004adc:	683b      	ldr	r3, [r7, #0]
 8004ade:	685b      	ldr	r3, [r3, #4]
 8004ae0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004ae4:	2b00      	cmp	r3, #0
 8004ae6:	d003      	beq.n	8004af0 <HAL_GPIO_Init+0x2e4>
        {
          temp |= iocurrent;
 8004ae8:	693a      	ldr	r2, [r7, #16]
 8004aea:	68fb      	ldr	r3, [r7, #12]
 8004aec:	4313      	orrs	r3, r2
 8004aee:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8004af0:	4a14      	ldr	r2, [pc, #80]	; (8004b44 <HAL_GPIO_Init+0x338>)
 8004af2:	693b      	ldr	r3, [r7, #16]
 8004af4:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8004af6:	697b      	ldr	r3, [r7, #20]
 8004af8:	3301      	adds	r3, #1
 8004afa:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004afc:	683b      	ldr	r3, [r7, #0]
 8004afe:	681a      	ldr	r2, [r3, #0]
 8004b00:	697b      	ldr	r3, [r7, #20]
 8004b02:	fa22 f303 	lsr.w	r3, r2, r3
 8004b06:	2b00      	cmp	r3, #0
 8004b08:	f47f ae88 	bne.w	800481c <HAL_GPIO_Init+0x10>
  }
}
 8004b0c:	bf00      	nop
 8004b0e:	bf00      	nop
 8004b10:	371c      	adds	r7, #28
 8004b12:	46bd      	mov	sp, r7
 8004b14:	bc80      	pop	{r7}
 8004b16:	4770      	bx	lr
 8004b18:	40023800 	.word	0x40023800
 8004b1c:	40013800 	.word	0x40013800
 8004b20:	40020000 	.word	0x40020000
 8004b24:	40020400 	.word	0x40020400
 8004b28:	40020800 	.word	0x40020800
 8004b2c:	40020c00 	.word	0x40020c00
 8004b30:	40021000 	.word	0x40021000
 8004b34:	40021400 	.word	0x40021400
 8004b38:	40021800 	.word	0x40021800
 8004b3c:	40021c00 	.word	0x40021c00
 8004b40:	40022000 	.word	0x40022000
 8004b44:	40013c00 	.word	0x40013c00

08004b48 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8004b48:	b480      	push	{r7}
 8004b4a:	b085      	sub	sp, #20
 8004b4c:	af00      	add	r7, sp, #0
 8004b4e:	6078      	str	r0, [r7, #4]
 8004b50:	460b      	mov	r3, r1
 8004b52:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	691a      	ldr	r2, [r3, #16]
 8004b58:	887b      	ldrh	r3, [r7, #2]
 8004b5a:	4013      	ands	r3, r2
 8004b5c:	2b00      	cmp	r3, #0
 8004b5e:	d002      	beq.n	8004b66 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8004b60:	2301      	movs	r3, #1
 8004b62:	73fb      	strb	r3, [r7, #15]
 8004b64:	e001      	b.n	8004b6a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8004b66:	2300      	movs	r3, #0
 8004b68:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8004b6a:	7bfb      	ldrb	r3, [r7, #15]
}
 8004b6c:	4618      	mov	r0, r3
 8004b6e:	3714      	adds	r7, #20
 8004b70:	46bd      	mov	sp, r7
 8004b72:	bc80      	pop	{r7}
 8004b74:	4770      	bx	lr

08004b76 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004b76:	b480      	push	{r7}
 8004b78:	b083      	sub	sp, #12
 8004b7a:	af00      	add	r7, sp, #0
 8004b7c:	6078      	str	r0, [r7, #4]
 8004b7e:	460b      	mov	r3, r1
 8004b80:	807b      	strh	r3, [r7, #2]
 8004b82:	4613      	mov	r3, r2
 8004b84:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004b86:	787b      	ldrb	r3, [r7, #1]
 8004b88:	2b00      	cmp	r3, #0
 8004b8a:	d003      	beq.n	8004b94 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004b8c:	887a      	ldrh	r2, [r7, #2]
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8004b92:	e003      	b.n	8004b9c <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8004b94:	887b      	ldrh	r3, [r7, #2]
 8004b96:	041a      	lsls	r2, r3, #16
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	619a      	str	r2, [r3, #24]
}
 8004b9c:	bf00      	nop
 8004b9e:	370c      	adds	r7, #12
 8004ba0:	46bd      	mov	sp, r7
 8004ba2:	bc80      	pop	{r7}
 8004ba4:	4770      	bx	lr

08004ba6 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..I) to select the GPIO peripheral. 
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8004ba6:	b480      	push	{r7}
 8004ba8:	b085      	sub	sp, #20
 8004baa:	af00      	add	r7, sp, #0
 8004bac:	6078      	str	r0, [r7, #4]
 8004bae:	460b      	mov	r3, r1
 8004bb0:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	695b      	ldr	r3, [r3, #20]
 8004bb6:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8004bb8:	887a      	ldrh	r2, [r7, #2]
 8004bba:	68fb      	ldr	r3, [r7, #12]
 8004bbc:	4013      	ands	r3, r2
 8004bbe:	041a      	lsls	r2, r3, #16
 8004bc0:	68fb      	ldr	r3, [r7, #12]
 8004bc2:	43d9      	mvns	r1, r3
 8004bc4:	887b      	ldrh	r3, [r7, #2]
 8004bc6:	400b      	ands	r3, r1
 8004bc8:	431a      	orrs	r2, r3
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	619a      	str	r2, [r3, #24]
}
 8004bce:	bf00      	nop
 8004bd0:	3714      	adds	r7, #20
 8004bd2:	46bd      	mov	sp, r7
 8004bd4:	bc80      	pop	{r7}
 8004bd6:	4770      	bx	lr

08004bd8 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8004bd8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004bda:	b08f      	sub	sp, #60	; 0x3c
 8004bdc:	af0a      	add	r7, sp, #40	; 0x28
 8004bde:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	2b00      	cmp	r3, #0
 8004be4:	d101      	bne.n	8004bea <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8004be6:	2301      	movs	r3, #1
 8004be8:	e10f      	b.n	8004e0a <HAL_PCD_Init+0x232>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	681b      	ldr	r3, [r3, #0]
 8004bee:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	f893 34bd 	ldrb.w	r3, [r3, #1213]	; 0x4bd
 8004bf6:	b2db      	uxtb	r3, r3
 8004bf8:	2b00      	cmp	r3, #0
 8004bfa:	d106      	bne.n	8004c0a <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	2200      	movs	r2, #0
 8004c00:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8004c04:	6878      	ldr	r0, [r7, #4]
 8004c06:	f006 f8bf 	bl	800ad88 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	2203      	movs	r2, #3
 8004c0e:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8004c12:	68bb      	ldr	r3, [r7, #8]
 8004c14:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004c16:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004c1a:	2b00      	cmp	r3, #0
 8004c1c:	d102      	bne.n	8004c24 <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 8004c1e:	687b      	ldr	r3, [r7, #4]
 8004c20:	2200      	movs	r2, #0
 8004c22:	60da      	str	r2, [r3, #12]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	681b      	ldr	r3, [r3, #0]
 8004c28:	4618      	mov	r0, r3
 8004c2a:	f003 f901 	bl	8007e30 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	681b      	ldr	r3, [r3, #0]
 8004c32:	603b      	str	r3, [r7, #0]
 8004c34:	687e      	ldr	r6, [r7, #4]
 8004c36:	466d      	mov	r5, sp
 8004c38:	f106 0410 	add.w	r4, r6, #16
 8004c3c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8004c3e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8004c40:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8004c42:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8004c44:	e894 0003 	ldmia.w	r4, {r0, r1}
 8004c48:	e885 0003 	stmia.w	r5, {r0, r1}
 8004c4c:	1d33      	adds	r3, r6, #4
 8004c4e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8004c50:	6838      	ldr	r0, [r7, #0]
 8004c52:	f002 ffe3 	bl	8007c1c <USB_CoreInit>
 8004c56:	4603      	mov	r3, r0
 8004c58:	2b00      	cmp	r3, #0
 8004c5a:	d005      	beq.n	8004c68 <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	2202      	movs	r2, #2
 8004c60:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 8004c64:	2301      	movs	r3, #1
 8004c66:	e0d0      	b.n	8004e0a <HAL_PCD_Init+0x232>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	681b      	ldr	r3, [r3, #0]
 8004c6c:	2100      	movs	r1, #0
 8004c6e:	4618      	mov	r0, r3
 8004c70:	f003 f8ee 	bl	8007e50 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004c74:	2300      	movs	r3, #0
 8004c76:	73fb      	strb	r3, [r7, #15]
 8004c78:	e04a      	b.n	8004d10 <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8004c7a:	7bfa      	ldrb	r2, [r7, #15]
 8004c7c:	6879      	ldr	r1, [r7, #4]
 8004c7e:	4613      	mov	r3, r2
 8004c80:	00db      	lsls	r3, r3, #3
 8004c82:	4413      	add	r3, r2
 8004c84:	009b      	lsls	r3, r3, #2
 8004c86:	440b      	add	r3, r1
 8004c88:	333d      	adds	r3, #61	; 0x3d
 8004c8a:	2201      	movs	r2, #1
 8004c8c:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8004c8e:	7bfa      	ldrb	r2, [r7, #15]
 8004c90:	6879      	ldr	r1, [r7, #4]
 8004c92:	4613      	mov	r3, r2
 8004c94:	00db      	lsls	r3, r3, #3
 8004c96:	4413      	add	r3, r2
 8004c98:	009b      	lsls	r3, r3, #2
 8004c9a:	440b      	add	r3, r1
 8004c9c:	333c      	adds	r3, #60	; 0x3c
 8004c9e:	7bfa      	ldrb	r2, [r7, #15]
 8004ca0:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8004ca2:	7bfa      	ldrb	r2, [r7, #15]
 8004ca4:	7bfb      	ldrb	r3, [r7, #15]
 8004ca6:	b298      	uxth	r0, r3
 8004ca8:	6879      	ldr	r1, [r7, #4]
 8004caa:	4613      	mov	r3, r2
 8004cac:	00db      	lsls	r3, r3, #3
 8004cae:	4413      	add	r3, r2
 8004cb0:	009b      	lsls	r3, r3, #2
 8004cb2:	440b      	add	r3, r1
 8004cb4:	3356      	adds	r3, #86	; 0x56
 8004cb6:	4602      	mov	r2, r0
 8004cb8:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8004cba:	7bfa      	ldrb	r2, [r7, #15]
 8004cbc:	6879      	ldr	r1, [r7, #4]
 8004cbe:	4613      	mov	r3, r2
 8004cc0:	00db      	lsls	r3, r3, #3
 8004cc2:	4413      	add	r3, r2
 8004cc4:	009b      	lsls	r3, r3, #2
 8004cc6:	440b      	add	r3, r1
 8004cc8:	3340      	adds	r3, #64	; 0x40
 8004cca:	2200      	movs	r2, #0
 8004ccc:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8004cce:	7bfa      	ldrb	r2, [r7, #15]
 8004cd0:	6879      	ldr	r1, [r7, #4]
 8004cd2:	4613      	mov	r3, r2
 8004cd4:	00db      	lsls	r3, r3, #3
 8004cd6:	4413      	add	r3, r2
 8004cd8:	009b      	lsls	r3, r3, #2
 8004cda:	440b      	add	r3, r1
 8004cdc:	3344      	adds	r3, #68	; 0x44
 8004cde:	2200      	movs	r2, #0
 8004ce0:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8004ce2:	7bfa      	ldrb	r2, [r7, #15]
 8004ce4:	6879      	ldr	r1, [r7, #4]
 8004ce6:	4613      	mov	r3, r2
 8004ce8:	00db      	lsls	r3, r3, #3
 8004cea:	4413      	add	r3, r2
 8004cec:	009b      	lsls	r3, r3, #2
 8004cee:	440b      	add	r3, r1
 8004cf0:	3348      	adds	r3, #72	; 0x48
 8004cf2:	2200      	movs	r2, #0
 8004cf4:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8004cf6:	7bfa      	ldrb	r2, [r7, #15]
 8004cf8:	6879      	ldr	r1, [r7, #4]
 8004cfa:	4613      	mov	r3, r2
 8004cfc:	00db      	lsls	r3, r3, #3
 8004cfe:	4413      	add	r3, r2
 8004d00:	009b      	lsls	r3, r3, #2
 8004d02:	440b      	add	r3, r1
 8004d04:	334c      	adds	r3, #76	; 0x4c
 8004d06:	2200      	movs	r2, #0
 8004d08:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004d0a:	7bfb      	ldrb	r3, [r7, #15]
 8004d0c:	3301      	adds	r3, #1
 8004d0e:	73fb      	strb	r3, [r7, #15]
 8004d10:	7bfa      	ldrb	r2, [r7, #15]
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	685b      	ldr	r3, [r3, #4]
 8004d16:	429a      	cmp	r2, r3
 8004d18:	d3af      	bcc.n	8004c7a <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004d1a:	2300      	movs	r3, #0
 8004d1c:	73fb      	strb	r3, [r7, #15]
 8004d1e:	e044      	b.n	8004daa <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8004d20:	7bfa      	ldrb	r2, [r7, #15]
 8004d22:	6879      	ldr	r1, [r7, #4]
 8004d24:	4613      	mov	r3, r2
 8004d26:	00db      	lsls	r3, r3, #3
 8004d28:	4413      	add	r3, r2
 8004d2a:	009b      	lsls	r3, r3, #2
 8004d2c:	440b      	add	r3, r1
 8004d2e:	f203 237d 	addw	r3, r3, #637	; 0x27d
 8004d32:	2200      	movs	r2, #0
 8004d34:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8004d36:	7bfa      	ldrb	r2, [r7, #15]
 8004d38:	6879      	ldr	r1, [r7, #4]
 8004d3a:	4613      	mov	r3, r2
 8004d3c:	00db      	lsls	r3, r3, #3
 8004d3e:	4413      	add	r3, r2
 8004d40:	009b      	lsls	r3, r3, #2
 8004d42:	440b      	add	r3, r1
 8004d44:	f503 731f 	add.w	r3, r3, #636	; 0x27c
 8004d48:	7bfa      	ldrb	r2, [r7, #15]
 8004d4a:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8004d4c:	7bfa      	ldrb	r2, [r7, #15]
 8004d4e:	6879      	ldr	r1, [r7, #4]
 8004d50:	4613      	mov	r3, r2
 8004d52:	00db      	lsls	r3, r3, #3
 8004d54:	4413      	add	r3, r2
 8004d56:	009b      	lsls	r3, r3, #2
 8004d58:	440b      	add	r3, r1
 8004d5a:	f503 7320 	add.w	r3, r3, #640	; 0x280
 8004d5e:	2200      	movs	r2, #0
 8004d60:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8004d62:	7bfa      	ldrb	r2, [r7, #15]
 8004d64:	6879      	ldr	r1, [r7, #4]
 8004d66:	4613      	mov	r3, r2
 8004d68:	00db      	lsls	r3, r3, #3
 8004d6a:	4413      	add	r3, r2
 8004d6c:	009b      	lsls	r3, r3, #2
 8004d6e:	440b      	add	r3, r1
 8004d70:	f503 7321 	add.w	r3, r3, #644	; 0x284
 8004d74:	2200      	movs	r2, #0
 8004d76:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8004d78:	7bfa      	ldrb	r2, [r7, #15]
 8004d7a:	6879      	ldr	r1, [r7, #4]
 8004d7c:	4613      	mov	r3, r2
 8004d7e:	00db      	lsls	r3, r3, #3
 8004d80:	4413      	add	r3, r2
 8004d82:	009b      	lsls	r3, r3, #2
 8004d84:	440b      	add	r3, r1
 8004d86:	f503 7322 	add.w	r3, r3, #648	; 0x288
 8004d8a:	2200      	movs	r2, #0
 8004d8c:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8004d8e:	7bfa      	ldrb	r2, [r7, #15]
 8004d90:	6879      	ldr	r1, [r7, #4]
 8004d92:	4613      	mov	r3, r2
 8004d94:	00db      	lsls	r3, r3, #3
 8004d96:	4413      	add	r3, r2
 8004d98:	009b      	lsls	r3, r3, #2
 8004d9a:	440b      	add	r3, r1
 8004d9c:	f503 7323 	add.w	r3, r3, #652	; 0x28c
 8004da0:	2200      	movs	r2, #0
 8004da2:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004da4:	7bfb      	ldrb	r3, [r7, #15]
 8004da6:	3301      	adds	r3, #1
 8004da8:	73fb      	strb	r3, [r7, #15]
 8004daa:	7bfa      	ldrb	r2, [r7, #15]
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	685b      	ldr	r3, [r3, #4]
 8004db0:	429a      	cmp	r2, r3
 8004db2:	d3b5      	bcc.n	8004d20 <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	681b      	ldr	r3, [r3, #0]
 8004db8:	603b      	str	r3, [r7, #0]
 8004dba:	687e      	ldr	r6, [r7, #4]
 8004dbc:	466d      	mov	r5, sp
 8004dbe:	f106 0410 	add.w	r4, r6, #16
 8004dc2:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8004dc4:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8004dc6:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8004dc8:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8004dca:	e894 0003 	ldmia.w	r4, {r0, r1}
 8004dce:	e885 0003 	stmia.w	r5, {r0, r1}
 8004dd2:	1d33      	adds	r3, r6, #4
 8004dd4:	cb0e      	ldmia	r3, {r1, r2, r3}
 8004dd6:	6838      	ldr	r0, [r7, #0]
 8004dd8:	f003 f886 	bl	8007ee8 <USB_DevInit>
 8004ddc:	4603      	mov	r3, r0
 8004dde:	2b00      	cmp	r3, #0
 8004de0:	d005      	beq.n	8004dee <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	2202      	movs	r2, #2
 8004de6:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 8004dea:	2301      	movs	r3, #1
 8004dec:	e00d      	b.n	8004e0a <HAL_PCD_Init+0x232>
  }

  hpcd->USB_Address = 0U;
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	2200      	movs	r2, #0
 8004df2:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 8004df6:	687b      	ldr	r3, [r7, #4]
 8004df8:	2201      	movs	r2, #1
 8004dfa:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
  (void)USB_DevDisconnect(hpcd->Instance);
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	681b      	ldr	r3, [r3, #0]
 8004e02:	4618      	mov	r0, r3
 8004e04:	f004 f8b8 	bl	8008f78 <USB_DevDisconnect>

  return HAL_OK;
 8004e08:	2300      	movs	r3, #0
}
 8004e0a:	4618      	mov	r0, r3
 8004e0c:	3714      	adds	r7, #20
 8004e0e:	46bd      	mov	sp, r7
 8004e10:	bdf0      	pop	{r4, r5, r6, r7, pc}

08004e12 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8004e12:	b580      	push	{r7, lr}
 8004e14:	b082      	sub	sp, #8
 8004e16:	af00      	add	r7, sp, #0
 8004e18:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hpcd);
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8004e20:	2b01      	cmp	r3, #1
 8004e22:	d101      	bne.n	8004e28 <HAL_PCD_Start+0x16>
 8004e24:	2302      	movs	r3, #2
 8004e26:	e012      	b.n	8004e4e <HAL_PCD_Start+0x3c>
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	2201      	movs	r2, #1
 8004e2c:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  __HAL_PCD_ENABLE(hpcd);
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	681b      	ldr	r3, [r3, #0]
 8004e34:	4618      	mov	r0, r3
 8004e36:	f002 ffeb 	bl	8007e10 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	681b      	ldr	r3, [r3, #0]
 8004e3e:	4618      	mov	r0, r3
 8004e40:	f004 f87a 	bl	8008f38 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	2200      	movs	r2, #0
 8004e48:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 8004e4c:	2300      	movs	r3, #0
}
 8004e4e:	4618      	mov	r0, r3
 8004e50:	3708      	adds	r7, #8
 8004e52:	46bd      	mov	sp, r7
 8004e54:	bd80      	pop	{r7, pc}

08004e56 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8004e56:	b590      	push	{r4, r7, lr}
 8004e58:	b08d      	sub	sp, #52	; 0x34
 8004e5a:	af00      	add	r7, sp, #0
 8004e5c:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	681b      	ldr	r3, [r3, #0]
 8004e62:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004e64:	6a3b      	ldr	r3, [r7, #32]
 8004e66:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	681b      	ldr	r3, [r3, #0]
 8004e6c:	4618      	mov	r0, r3
 8004e6e:	f004 f931 	bl	80090d4 <USB_GetMode>
 8004e72:	4603      	mov	r3, r0
 8004e74:	2b00      	cmp	r3, #0
 8004e76:	f040 847c 	bne.w	8005772 <HAL_PCD_IRQHandler+0x91c>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	681b      	ldr	r3, [r3, #0]
 8004e7e:	4618      	mov	r0, r3
 8004e80:	f004 f89a 	bl	8008fb8 <USB_ReadInterrupts>
 8004e84:	4603      	mov	r3, r0
 8004e86:	2b00      	cmp	r3, #0
 8004e88:	f000 8472 	beq.w	8005770 <HAL_PCD_IRQHandler+0x91a>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 8004e8c:	69fb      	ldr	r3, [r7, #28]
 8004e8e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004e92:	689b      	ldr	r3, [r3, #8]
 8004e94:	0a1b      	lsrs	r3, r3, #8
 8004e96:	f3c3 020d 	ubfx	r2, r3, #0, #14
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	f8c3 24fc 	str.w	r2, [r3, #1276]	; 0x4fc

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	681b      	ldr	r3, [r3, #0]
 8004ea4:	4618      	mov	r0, r3
 8004ea6:	f004 f887 	bl	8008fb8 <USB_ReadInterrupts>
 8004eaa:	4603      	mov	r3, r0
 8004eac:	f003 0302 	and.w	r3, r3, #2
 8004eb0:	2b02      	cmp	r3, #2
 8004eb2:	d107      	bne.n	8004ec4 <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	681b      	ldr	r3, [r3, #0]
 8004eb8:	695a      	ldr	r2, [r3, #20]
 8004eba:	687b      	ldr	r3, [r7, #4]
 8004ebc:	681b      	ldr	r3, [r3, #0]
 8004ebe:	f002 0202 	and.w	r2, r2, #2
 8004ec2:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	681b      	ldr	r3, [r3, #0]
 8004ec8:	4618      	mov	r0, r3
 8004eca:	f004 f875 	bl	8008fb8 <USB_ReadInterrupts>
 8004ece:	4603      	mov	r3, r0
 8004ed0:	f003 0310 	and.w	r3, r3, #16
 8004ed4:	2b10      	cmp	r3, #16
 8004ed6:	d161      	bne.n	8004f9c <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	681b      	ldr	r3, [r3, #0]
 8004edc:	699a      	ldr	r2, [r3, #24]
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	681b      	ldr	r3, [r3, #0]
 8004ee2:	f022 0210 	bic.w	r2, r2, #16
 8004ee6:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 8004ee8:	6a3b      	ldr	r3, [r7, #32]
 8004eea:	6a1b      	ldr	r3, [r3, #32]
 8004eec:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 8004eee:	69bb      	ldr	r3, [r7, #24]
 8004ef0:	f003 020f 	and.w	r2, r3, #15
 8004ef4:	4613      	mov	r3, r2
 8004ef6:	00db      	lsls	r3, r3, #3
 8004ef8:	4413      	add	r3, r2
 8004efa:	009b      	lsls	r3, r3, #2
 8004efc:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8004f00:	687a      	ldr	r2, [r7, #4]
 8004f02:	4413      	add	r3, r2
 8004f04:	3304      	adds	r3, #4
 8004f06:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8004f08:	69bb      	ldr	r3, [r7, #24]
 8004f0a:	0c5b      	lsrs	r3, r3, #17
 8004f0c:	f003 030f 	and.w	r3, r3, #15
 8004f10:	2b02      	cmp	r3, #2
 8004f12:	d124      	bne.n	8004f5e <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 8004f14:	69ba      	ldr	r2, [r7, #24]
 8004f16:	f647 73f0 	movw	r3, #32752	; 0x7ff0
 8004f1a:	4013      	ands	r3, r2
 8004f1c:	2b00      	cmp	r3, #0
 8004f1e:	d035      	beq.n	8004f8c <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8004f20:	697b      	ldr	r3, [r7, #20]
 8004f22:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 8004f24:	69bb      	ldr	r3, [r7, #24]
 8004f26:	091b      	lsrs	r3, r3, #4
 8004f28:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8004f2a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004f2e:	b29b      	uxth	r3, r3
 8004f30:	461a      	mov	r2, r3
 8004f32:	6a38      	ldr	r0, [r7, #32]
 8004f34:	f003 feb2 	bl	8008c9c <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8004f38:	697b      	ldr	r3, [r7, #20]
 8004f3a:	68da      	ldr	r2, [r3, #12]
 8004f3c:	69bb      	ldr	r3, [r7, #24]
 8004f3e:	091b      	lsrs	r3, r3, #4
 8004f40:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004f44:	441a      	add	r2, r3
 8004f46:	697b      	ldr	r3, [r7, #20]
 8004f48:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8004f4a:	697b      	ldr	r3, [r7, #20]
 8004f4c:	695a      	ldr	r2, [r3, #20]
 8004f4e:	69bb      	ldr	r3, [r7, #24]
 8004f50:	091b      	lsrs	r3, r3, #4
 8004f52:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004f56:	441a      	add	r2, r3
 8004f58:	697b      	ldr	r3, [r7, #20]
 8004f5a:	615a      	str	r2, [r3, #20]
 8004f5c:	e016      	b.n	8004f8c <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 8004f5e:	69bb      	ldr	r3, [r7, #24]
 8004f60:	0c5b      	lsrs	r3, r3, #17
 8004f62:	f003 030f 	and.w	r3, r3, #15
 8004f66:	2b06      	cmp	r3, #6
 8004f68:	d110      	bne.n	8004f8c <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8004f70:	2208      	movs	r2, #8
 8004f72:	4619      	mov	r1, r3
 8004f74:	6a38      	ldr	r0, [r7, #32]
 8004f76:	f003 fe91 	bl	8008c9c <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8004f7a:	697b      	ldr	r3, [r7, #20]
 8004f7c:	695a      	ldr	r2, [r3, #20]
 8004f7e:	69bb      	ldr	r3, [r7, #24]
 8004f80:	091b      	lsrs	r3, r3, #4
 8004f82:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004f86:	441a      	add	r2, r3
 8004f88:	697b      	ldr	r3, [r7, #20]
 8004f8a:	615a      	str	r2, [r3, #20]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	681b      	ldr	r3, [r3, #0]
 8004f90:	699a      	ldr	r2, [r3, #24]
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	681b      	ldr	r3, [r3, #0]
 8004f96:	f042 0210 	orr.w	r2, r2, #16
 8004f9a:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	681b      	ldr	r3, [r3, #0]
 8004fa0:	4618      	mov	r0, r3
 8004fa2:	f004 f809 	bl	8008fb8 <USB_ReadInterrupts>
 8004fa6:	4603      	mov	r3, r0
 8004fa8:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004fac:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8004fb0:	f040 80a7 	bne.w	8005102 <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 8004fb4:	2300      	movs	r3, #0
 8004fb6:	627b      	str	r3, [r7, #36]	; 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 8004fb8:	687b      	ldr	r3, [r7, #4]
 8004fba:	681b      	ldr	r3, [r3, #0]
 8004fbc:	4618      	mov	r0, r3
 8004fbe:	f004 f80d 	bl	8008fdc <USB_ReadDevAllOutEpInterrupt>
 8004fc2:	62b8      	str	r0, [r7, #40]	; 0x28

      while (ep_intr != 0U)
 8004fc4:	e099      	b.n	80050fa <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 8004fc6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004fc8:	f003 0301 	and.w	r3, r3, #1
 8004fcc:	2b00      	cmp	r3, #0
 8004fce:	f000 808e 	beq.w	80050ee <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	681b      	ldr	r3, [r3, #0]
 8004fd6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004fd8:	b2d2      	uxtb	r2, r2
 8004fda:	4611      	mov	r1, r2
 8004fdc:	4618      	mov	r0, r3
 8004fde:	f004 f82f 	bl	8009040 <USB_ReadDevOutEPInterrupt>
 8004fe2:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8004fe4:	693b      	ldr	r3, [r7, #16]
 8004fe6:	f003 0301 	and.w	r3, r3, #1
 8004fea:	2b00      	cmp	r3, #0
 8004fec:	d00c      	beq.n	8005008 <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 8004fee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ff0:	015a      	lsls	r2, r3, #5
 8004ff2:	69fb      	ldr	r3, [r7, #28]
 8004ff4:	4413      	add	r3, r2
 8004ff6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004ffa:	461a      	mov	r2, r3
 8004ffc:	2301      	movs	r3, #1
 8004ffe:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 8005000:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8005002:	6878      	ldr	r0, [r7, #4]
 8005004:	f000 fe96 	bl	8005d34 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 8005008:	693b      	ldr	r3, [r7, #16]
 800500a:	f003 0308 	and.w	r3, r3, #8
 800500e:	2b00      	cmp	r3, #0
 8005010:	d00c      	beq.n	800502c <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 8005012:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005014:	015a      	lsls	r2, r3, #5
 8005016:	69fb      	ldr	r3, [r7, #28]
 8005018:	4413      	add	r3, r2
 800501a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800501e:	461a      	mov	r2, r3
 8005020:	2308      	movs	r3, #8
 8005022:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 8005024:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8005026:	6878      	ldr	r0, [r7, #4]
 8005028:	f000 ff6c 	bl	8005f04 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 800502c:	693b      	ldr	r3, [r7, #16]
 800502e:	f003 0310 	and.w	r3, r3, #16
 8005032:	2b00      	cmp	r3, #0
 8005034:	d008      	beq.n	8005048 <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 8005036:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005038:	015a      	lsls	r2, r3, #5
 800503a:	69fb      	ldr	r3, [r7, #28]
 800503c:	4413      	add	r3, r2
 800503e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005042:	461a      	mov	r2, r3
 8005044:	2310      	movs	r3, #16
 8005046:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 8005048:	693b      	ldr	r3, [r7, #16]
 800504a:	f003 0302 	and.w	r3, r3, #2
 800504e:	2b00      	cmp	r3, #0
 8005050:	d030      	beq.n	80050b4 <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 8005052:	6a3b      	ldr	r3, [r7, #32]
 8005054:	695b      	ldr	r3, [r3, #20]
 8005056:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800505a:	2b80      	cmp	r3, #128	; 0x80
 800505c:	d109      	bne.n	8005072 <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 800505e:	69fb      	ldr	r3, [r7, #28]
 8005060:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005064:	685b      	ldr	r3, [r3, #4]
 8005066:	69fa      	ldr	r2, [r7, #28]
 8005068:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800506c:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8005070:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 8005072:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005074:	4613      	mov	r3, r2
 8005076:	00db      	lsls	r3, r3, #3
 8005078:	4413      	add	r3, r2
 800507a:	009b      	lsls	r3, r3, #2
 800507c:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8005080:	687a      	ldr	r2, [r7, #4]
 8005082:	4413      	add	r3, r2
 8005084:	3304      	adds	r3, #4
 8005086:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8005088:	697b      	ldr	r3, [r7, #20]
 800508a:	78db      	ldrb	r3, [r3, #3]
 800508c:	2b01      	cmp	r3, #1
 800508e:	d108      	bne.n	80050a2 <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 8005090:	697b      	ldr	r3, [r7, #20]
 8005092:	2200      	movs	r2, #0
 8005094:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 8005096:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005098:	b2db      	uxtb	r3, r3
 800509a:	4619      	mov	r1, r3
 800509c:	6878      	ldr	r0, [r7, #4]
 800509e:	f005 ff87 	bl	800afb0 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 80050a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80050a4:	015a      	lsls	r2, r3, #5
 80050a6:	69fb      	ldr	r3, [r7, #28]
 80050a8:	4413      	add	r3, r2
 80050aa:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80050ae:	461a      	mov	r2, r3
 80050b0:	2302      	movs	r3, #2
 80050b2:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 80050b4:	693b      	ldr	r3, [r7, #16]
 80050b6:	f003 0320 	and.w	r3, r3, #32
 80050ba:	2b00      	cmp	r3, #0
 80050bc:	d008      	beq.n	80050d0 <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80050be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80050c0:	015a      	lsls	r2, r3, #5
 80050c2:	69fb      	ldr	r3, [r7, #28]
 80050c4:	4413      	add	r3, r2
 80050c6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80050ca:	461a      	mov	r2, r3
 80050cc:	2320      	movs	r3, #32
 80050ce:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 80050d0:	693b      	ldr	r3, [r7, #16]
 80050d2:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80050d6:	2b00      	cmp	r3, #0
 80050d8:	d009      	beq.n	80050ee <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 80050da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80050dc:	015a      	lsls	r2, r3, #5
 80050de:	69fb      	ldr	r3, [r7, #28]
 80050e0:	4413      	add	r3, r2
 80050e2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80050e6:	461a      	mov	r2, r3
 80050e8:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80050ec:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 80050ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80050f0:	3301      	adds	r3, #1
 80050f2:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 80050f4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80050f6:	085b      	lsrs	r3, r3, #1
 80050f8:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 80050fa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80050fc:	2b00      	cmp	r3, #0
 80050fe:	f47f af62 	bne.w	8004fc6 <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 8005102:	687b      	ldr	r3, [r7, #4]
 8005104:	681b      	ldr	r3, [r3, #0]
 8005106:	4618      	mov	r0, r3
 8005108:	f003 ff56 	bl	8008fb8 <USB_ReadInterrupts>
 800510c:	4603      	mov	r3, r0
 800510e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005112:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8005116:	f040 80db 	bne.w	80052d0 <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 800511a:	687b      	ldr	r3, [r7, #4]
 800511c:	681b      	ldr	r3, [r3, #0]
 800511e:	4618      	mov	r0, r3
 8005120:	f003 ff75 	bl	800900e <USB_ReadDevAllInEpInterrupt>
 8005124:	62b8      	str	r0, [r7, #40]	; 0x28

      epnum = 0U;
 8005126:	2300      	movs	r3, #0
 8005128:	627b      	str	r3, [r7, #36]	; 0x24

      while (ep_intr != 0U)
 800512a:	e0cd      	b.n	80052c8 <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 800512c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800512e:	f003 0301 	and.w	r3, r3, #1
 8005132:	2b00      	cmp	r3, #0
 8005134:	f000 80c2 	beq.w	80052bc <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	681b      	ldr	r3, [r3, #0]
 800513c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800513e:	b2d2      	uxtb	r2, r2
 8005140:	4611      	mov	r1, r2
 8005142:	4618      	mov	r0, r3
 8005144:	f003 ff99 	bl	800907a <USB_ReadDevInEPInterrupt>
 8005148:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 800514a:	693b      	ldr	r3, [r7, #16]
 800514c:	f003 0301 	and.w	r3, r3, #1
 8005150:	2b00      	cmp	r3, #0
 8005152:	d057      	beq.n	8005204 <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8005154:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005156:	f003 030f 	and.w	r3, r3, #15
 800515a:	2201      	movs	r2, #1
 800515c:	fa02 f303 	lsl.w	r3, r2, r3
 8005160:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8005162:	69fb      	ldr	r3, [r7, #28]
 8005164:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005168:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800516a:	68fb      	ldr	r3, [r7, #12]
 800516c:	43db      	mvns	r3, r3
 800516e:	69f9      	ldr	r1, [r7, #28]
 8005170:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8005174:	4013      	ands	r3, r2
 8005176:	634b      	str	r3, [r1, #52]	; 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 8005178:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800517a:	015a      	lsls	r2, r3, #5
 800517c:	69fb      	ldr	r3, [r7, #28]
 800517e:	4413      	add	r3, r2
 8005180:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005184:	461a      	mov	r2, r3
 8005186:	2301      	movs	r3, #1
 8005188:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	68db      	ldr	r3, [r3, #12]
 800518e:	2b01      	cmp	r3, #1
 8005190:	d132      	bne.n	80051f8 <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 8005192:	6879      	ldr	r1, [r7, #4]
 8005194:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005196:	4613      	mov	r3, r2
 8005198:	00db      	lsls	r3, r3, #3
 800519a:	4413      	add	r3, r2
 800519c:	009b      	lsls	r3, r3, #2
 800519e:	440b      	add	r3, r1
 80051a0:	3348      	adds	r3, #72	; 0x48
 80051a2:	6819      	ldr	r1, [r3, #0]
 80051a4:	6878      	ldr	r0, [r7, #4]
 80051a6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80051a8:	4613      	mov	r3, r2
 80051aa:	00db      	lsls	r3, r3, #3
 80051ac:	4413      	add	r3, r2
 80051ae:	009b      	lsls	r3, r3, #2
 80051b0:	4403      	add	r3, r0
 80051b2:	3344      	adds	r3, #68	; 0x44
 80051b4:	681b      	ldr	r3, [r3, #0]
 80051b6:	4419      	add	r1, r3
 80051b8:	6878      	ldr	r0, [r7, #4]
 80051ba:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80051bc:	4613      	mov	r3, r2
 80051be:	00db      	lsls	r3, r3, #3
 80051c0:	4413      	add	r3, r2
 80051c2:	009b      	lsls	r3, r3, #2
 80051c4:	4403      	add	r3, r0
 80051c6:	3348      	adds	r3, #72	; 0x48
 80051c8:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 80051ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80051cc:	2b00      	cmp	r3, #0
 80051ce:	d113      	bne.n	80051f8 <HAL_PCD_IRQHandler+0x3a2>
 80051d0:	6879      	ldr	r1, [r7, #4]
 80051d2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80051d4:	4613      	mov	r3, r2
 80051d6:	00db      	lsls	r3, r3, #3
 80051d8:	4413      	add	r3, r2
 80051da:	009b      	lsls	r3, r3, #2
 80051dc:	440b      	add	r3, r1
 80051de:	334c      	adds	r3, #76	; 0x4c
 80051e0:	681b      	ldr	r3, [r3, #0]
 80051e2:	2b00      	cmp	r3, #0
 80051e4:	d108      	bne.n	80051f8 <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80051e6:	687b      	ldr	r3, [r7, #4]
 80051e8:	6818      	ldr	r0, [r3, #0]
 80051ea:	687b      	ldr	r3, [r7, #4]
 80051ec:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 80051f0:	461a      	mov	r2, r3
 80051f2:	2101      	movs	r1, #1
 80051f4:	f003 ff9e 	bl	8009134 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 80051f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80051fa:	b2db      	uxtb	r3, r3
 80051fc:	4619      	mov	r1, r3
 80051fe:	6878      	ldr	r0, [r7, #4]
 8005200:	f005 fe51 	bl	800aea6 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 8005204:	693b      	ldr	r3, [r7, #16]
 8005206:	f003 0308 	and.w	r3, r3, #8
 800520a:	2b00      	cmp	r3, #0
 800520c:	d008      	beq.n	8005220 <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 800520e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005210:	015a      	lsls	r2, r3, #5
 8005212:	69fb      	ldr	r3, [r7, #28]
 8005214:	4413      	add	r3, r2
 8005216:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800521a:	461a      	mov	r2, r3
 800521c:	2308      	movs	r3, #8
 800521e:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 8005220:	693b      	ldr	r3, [r7, #16]
 8005222:	f003 0310 	and.w	r3, r3, #16
 8005226:	2b00      	cmp	r3, #0
 8005228:	d008      	beq.n	800523c <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 800522a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800522c:	015a      	lsls	r2, r3, #5
 800522e:	69fb      	ldr	r3, [r7, #28]
 8005230:	4413      	add	r3, r2
 8005232:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005236:	461a      	mov	r2, r3
 8005238:	2310      	movs	r3, #16
 800523a:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 800523c:	693b      	ldr	r3, [r7, #16]
 800523e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005242:	2b00      	cmp	r3, #0
 8005244:	d008      	beq.n	8005258 <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 8005246:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005248:	015a      	lsls	r2, r3, #5
 800524a:	69fb      	ldr	r3, [r7, #28]
 800524c:	4413      	add	r3, r2
 800524e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005252:	461a      	mov	r2, r3
 8005254:	2340      	movs	r3, #64	; 0x40
 8005256:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 8005258:	693b      	ldr	r3, [r7, #16]
 800525a:	f003 0302 	and.w	r3, r3, #2
 800525e:	2b00      	cmp	r3, #0
 8005260:	d023      	beq.n	80052aa <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 8005262:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8005264:	6a38      	ldr	r0, [r7, #32]
 8005266:	f002 ff99 	bl	800819c <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 800526a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800526c:	4613      	mov	r3, r2
 800526e:	00db      	lsls	r3, r3, #3
 8005270:	4413      	add	r3, r2
 8005272:	009b      	lsls	r3, r3, #2
 8005274:	3338      	adds	r3, #56	; 0x38
 8005276:	687a      	ldr	r2, [r7, #4]
 8005278:	4413      	add	r3, r2
 800527a:	3304      	adds	r3, #4
 800527c:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 800527e:	697b      	ldr	r3, [r7, #20]
 8005280:	78db      	ldrb	r3, [r3, #3]
 8005282:	2b01      	cmp	r3, #1
 8005284:	d108      	bne.n	8005298 <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 8005286:	697b      	ldr	r3, [r7, #20]
 8005288:	2200      	movs	r2, #0
 800528a:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 800528c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800528e:	b2db      	uxtb	r3, r3
 8005290:	4619      	mov	r1, r3
 8005292:	6878      	ldr	r0, [r7, #4]
 8005294:	f005 fe9e 	bl	800afd4 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8005298:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800529a:	015a      	lsls	r2, r3, #5
 800529c:	69fb      	ldr	r3, [r7, #28]
 800529e:	4413      	add	r3, r2
 80052a0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80052a4:	461a      	mov	r2, r3
 80052a6:	2302      	movs	r3, #2
 80052a8:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 80052aa:	693b      	ldr	r3, [r7, #16]
 80052ac:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80052b0:	2b00      	cmp	r3, #0
 80052b2:	d003      	beq.n	80052bc <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 80052b4:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80052b6:	6878      	ldr	r0, [r7, #4]
 80052b8:	f000 fcae 	bl	8005c18 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 80052bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80052be:	3301      	adds	r3, #1
 80052c0:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 80052c2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80052c4:	085b      	lsrs	r3, r3, #1
 80052c6:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 80052c8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80052ca:	2b00      	cmp	r3, #0
 80052cc:	f47f af2e 	bne.w	800512c <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	681b      	ldr	r3, [r3, #0]
 80052d4:	4618      	mov	r0, r3
 80052d6:	f003 fe6f 	bl	8008fb8 <USB_ReadInterrupts>
 80052da:	4603      	mov	r3, r0
 80052dc:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80052e0:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80052e4:	d114      	bne.n	8005310 <HAL_PCD_IRQHandler+0x4ba>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 80052e6:	69fb      	ldr	r3, [r7, #28]
 80052e8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80052ec:	685b      	ldr	r3, [r3, #4]
 80052ee:	69fa      	ldr	r2, [r7, #28]
 80052f0:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80052f4:	f023 0301 	bic.w	r3, r3, #1
 80052f8:	6053      	str	r3, [r2, #4]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResumeCallback(hpcd);
#else
      HAL_PCD_ResumeCallback(hpcd);
 80052fa:	6878      	ldr	r0, [r7, #4]
 80052fc:	f005 fe4a 	bl	800af94 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	681b      	ldr	r3, [r3, #0]
 8005304:	695a      	ldr	r2, [r3, #20]
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	681b      	ldr	r3, [r3, #0]
 800530a:	f002 4200 	and.w	r2, r2, #2147483648	; 0x80000000
 800530e:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	681b      	ldr	r3, [r3, #0]
 8005314:	4618      	mov	r0, r3
 8005316:	f003 fe4f 	bl	8008fb8 <USB_ReadInterrupts>
 800531a:	4603      	mov	r3, r0
 800531c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005320:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005324:	d112      	bne.n	800534c <HAL_PCD_IRQHandler+0x4f6>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 8005326:	69fb      	ldr	r3, [r7, #28]
 8005328:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800532c:	689b      	ldr	r3, [r3, #8]
 800532e:	f003 0301 	and.w	r3, r3, #1
 8005332:	2b01      	cmp	r3, #1
 8005334:	d102      	bne.n	800533c <HAL_PCD_IRQHandler+0x4e6>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8005336:	6878      	ldr	r0, [r7, #4]
 8005338:	f005 fe06 	bl	800af48 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	681b      	ldr	r3, [r3, #0]
 8005340:	695a      	ldr	r2, [r3, #20]
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	681b      	ldr	r3, [r3, #0]
 8005346:	f402 6200 	and.w	r2, r2, #2048	; 0x800
 800534a:	615a      	str	r2, [r3, #20]
    }
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 800534c:	687b      	ldr	r3, [r7, #4]
 800534e:	681b      	ldr	r3, [r3, #0]
 8005350:	4618      	mov	r0, r3
 8005352:	f003 fe31 	bl	8008fb8 <USB_ReadInterrupts>
 8005356:	4603      	mov	r3, r0
 8005358:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800535c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005360:	f040 80b7 	bne.w	80054d2 <HAL_PCD_IRQHandler+0x67c>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8005364:	69fb      	ldr	r3, [r7, #28]
 8005366:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800536a:	685b      	ldr	r3, [r3, #4]
 800536c:	69fa      	ldr	r2, [r7, #28]
 800536e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8005372:	f023 0301 	bic.w	r3, r3, #1
 8005376:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	681b      	ldr	r3, [r3, #0]
 800537c:	2110      	movs	r1, #16
 800537e:	4618      	mov	r0, r3
 8005380:	f002 ff0c 	bl	800819c <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005384:	2300      	movs	r3, #0
 8005386:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005388:	e046      	b.n	8005418 <HAL_PCD_IRQHandler+0x5c2>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 800538a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800538c:	015a      	lsls	r2, r3, #5
 800538e:	69fb      	ldr	r3, [r7, #28]
 8005390:	4413      	add	r3, r2
 8005392:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005396:	461a      	mov	r2, r3
 8005398:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 800539c:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800539e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80053a0:	015a      	lsls	r2, r3, #5
 80053a2:	69fb      	ldr	r3, [r7, #28]
 80053a4:	4413      	add	r3, r2
 80053a6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80053aa:	681b      	ldr	r3, [r3, #0]
 80053ac:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80053ae:	0151      	lsls	r1, r2, #5
 80053b0:	69fa      	ldr	r2, [r7, #28]
 80053b2:	440a      	add	r2, r1
 80053b4:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80053b8:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80053bc:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 80053be:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80053c0:	015a      	lsls	r2, r3, #5
 80053c2:	69fb      	ldr	r3, [r7, #28]
 80053c4:	4413      	add	r3, r2
 80053c6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80053ca:	461a      	mov	r2, r3
 80053cc:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 80053d0:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 80053d2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80053d4:	015a      	lsls	r2, r3, #5
 80053d6:	69fb      	ldr	r3, [r7, #28]
 80053d8:	4413      	add	r3, r2
 80053da:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80053de:	681b      	ldr	r3, [r3, #0]
 80053e0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80053e2:	0151      	lsls	r1, r2, #5
 80053e4:	69fa      	ldr	r2, [r7, #28]
 80053e6:	440a      	add	r2, r1
 80053e8:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80053ec:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80053f0:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 80053f2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80053f4:	015a      	lsls	r2, r3, #5
 80053f6:	69fb      	ldr	r3, [r7, #28]
 80053f8:	4413      	add	r3, r2
 80053fa:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80053fe:	681b      	ldr	r3, [r3, #0]
 8005400:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005402:	0151      	lsls	r1, r2, #5
 8005404:	69fa      	ldr	r2, [r7, #28]
 8005406:	440a      	add	r2, r1
 8005408:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800540c:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8005410:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005412:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005414:	3301      	adds	r3, #1
 8005416:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	685b      	ldr	r3, [r3, #4]
 800541c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800541e:	429a      	cmp	r2, r3
 8005420:	d3b3      	bcc.n	800538a <HAL_PCD_IRQHandler+0x534>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8005422:	69fb      	ldr	r3, [r7, #28]
 8005424:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005428:	69db      	ldr	r3, [r3, #28]
 800542a:	69fa      	ldr	r2, [r7, #28]
 800542c:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8005430:	f043 1301 	orr.w	r3, r3, #65537	; 0x10001
 8005434:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800543a:	2b00      	cmp	r3, #0
 800543c:	d016      	beq.n	800546c <HAL_PCD_IRQHandler+0x616>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 800543e:	69fb      	ldr	r3, [r7, #28]
 8005440:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005444:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005448:	69fa      	ldr	r2, [r7, #28]
 800544a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800544e:	f043 030b 	orr.w	r3, r3, #11
 8005452:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 8005456:	69fb      	ldr	r3, [r7, #28]
 8005458:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800545c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800545e:	69fa      	ldr	r2, [r7, #28]
 8005460:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8005464:	f043 030b 	orr.w	r3, r3, #11
 8005468:	6453      	str	r3, [r2, #68]	; 0x44
 800546a:	e015      	b.n	8005498 <HAL_PCD_IRQHandler+0x642>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 800546c:	69fb      	ldr	r3, [r7, #28]
 800546e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005472:	695b      	ldr	r3, [r3, #20]
 8005474:	69fa      	ldr	r2, [r7, #28]
 8005476:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800547a:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800547e:	f043 032b 	orr.w	r3, r3, #43	; 0x2b
 8005482:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8005484:	69fb      	ldr	r3, [r7, #28]
 8005486:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800548a:	691b      	ldr	r3, [r3, #16]
 800548c:	69fa      	ldr	r2, [r7, #28]
 800548e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8005492:	f043 030b 	orr.w	r3, r3, #11
 8005496:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8005498:	69fb      	ldr	r3, [r7, #28]
 800549a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800549e:	681b      	ldr	r3, [r3, #0]
 80054a0:	69fa      	ldr	r2, [r7, #28]
 80054a2:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80054a6:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 80054aa:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	6818      	ldr	r0, [r3, #0]
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	68db      	ldr	r3, [r3, #12]
 80054b4:	b2d9      	uxtb	r1, r3
                             (uint8_t *)hpcd->Setup);
 80054b6:	687b      	ldr	r3, [r7, #4]
 80054b8:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 80054bc:	461a      	mov	r2, r3
 80054be:	f003 fe39 	bl	8009134 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 80054c2:	687b      	ldr	r3, [r7, #4]
 80054c4:	681b      	ldr	r3, [r3, #0]
 80054c6:	695a      	ldr	r2, [r3, #20]
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	681b      	ldr	r3, [r3, #0]
 80054cc:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 80054d0:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	681b      	ldr	r3, [r3, #0]
 80054d6:	4618      	mov	r0, r3
 80054d8:	f003 fd6e 	bl	8008fb8 <USB_ReadInterrupts>
 80054dc:	4603      	mov	r3, r0
 80054de:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80054e2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80054e6:	d124      	bne.n	8005532 <HAL_PCD_IRQHandler+0x6dc>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	681b      	ldr	r3, [r3, #0]
 80054ec:	4618      	mov	r0, r3
 80054ee:	f003 fdfe 	bl	80090ee <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 80054f2:	687b      	ldr	r3, [r7, #4]
 80054f4:	681b      	ldr	r3, [r3, #0]
 80054f6:	4618      	mov	r0, r3
 80054f8:	f002 fecc 	bl	8008294 <USB_GetDevSpeed>
 80054fc:	4603      	mov	r3, r0
 80054fe:	461a      	mov	r2, r3
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	611a      	str	r2, [r3, #16]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8005504:	687b      	ldr	r3, [r7, #4]
 8005506:	681c      	ldr	r4, [r3, #0]
 8005508:	f001 f99e 	bl	8006848 <HAL_RCC_GetHCLKFreq>
 800550c:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	691b      	ldr	r3, [r3, #16]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8005512:	b2db      	uxtb	r3, r3
 8005514:	461a      	mov	r2, r3
 8005516:	4620      	mov	r0, r4
 8005518:	f002 fbd8 	bl	8007ccc <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 800551c:	6878      	ldr	r0, [r7, #4]
 800551e:	f005 fcea 	bl	800aef6 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	681b      	ldr	r3, [r3, #0]
 8005526:	695a      	ldr	r2, [r3, #20]
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	681b      	ldr	r3, [r3, #0]
 800552c:	f402 5200 	and.w	r2, r2, #8192	; 0x2000
 8005530:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	681b      	ldr	r3, [r3, #0]
 8005536:	4618      	mov	r0, r3
 8005538:	f003 fd3e 	bl	8008fb8 <USB_ReadInterrupts>
 800553c:	4603      	mov	r3, r0
 800553e:	f003 0308 	and.w	r3, r3, #8
 8005542:	2b08      	cmp	r3, #8
 8005544:	d10a      	bne.n	800555c <HAL_PCD_IRQHandler+0x706>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 8005546:	6878      	ldr	r0, [r7, #4]
 8005548:	f005 fcc7 	bl	800aeda <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 800554c:	687b      	ldr	r3, [r7, #4]
 800554e:	681b      	ldr	r3, [r3, #0]
 8005550:	695a      	ldr	r2, [r3, #20]
 8005552:	687b      	ldr	r3, [r7, #4]
 8005554:	681b      	ldr	r3, [r3, #0]
 8005556:	f002 0208 	and.w	r2, r2, #8
 800555a:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	681b      	ldr	r3, [r3, #0]
 8005560:	4618      	mov	r0, r3
 8005562:	f003 fd29 	bl	8008fb8 <USB_ReadInterrupts>
 8005566:	4603      	mov	r3, r0
 8005568:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800556c:	2b80      	cmp	r3, #128	; 0x80
 800556e:	d122      	bne.n	80055b6 <HAL_PCD_IRQHandler+0x760>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 8005570:	6a3b      	ldr	r3, [r7, #32]
 8005572:	699b      	ldr	r3, [r3, #24]
 8005574:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8005578:	6a3b      	ldr	r3, [r7, #32]
 800557a:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800557c:	2301      	movs	r3, #1
 800557e:	627b      	str	r3, [r7, #36]	; 0x24
 8005580:	e014      	b.n	80055ac <HAL_PCD_IRQHandler+0x756>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 8005582:	6879      	ldr	r1, [r7, #4]
 8005584:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005586:	4613      	mov	r3, r2
 8005588:	00db      	lsls	r3, r3, #3
 800558a:	4413      	add	r3, r2
 800558c:	009b      	lsls	r3, r3, #2
 800558e:	440b      	add	r3, r1
 8005590:	f203 237f 	addw	r3, r3, #639	; 0x27f
 8005594:	781b      	ldrb	r3, [r3, #0]
 8005596:	2b01      	cmp	r3, #1
 8005598:	d105      	bne.n	80055a6 <HAL_PCD_IRQHandler+0x750>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 800559a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800559c:	b2db      	uxtb	r3, r3
 800559e:	4619      	mov	r1, r3
 80055a0:	6878      	ldr	r0, [r7, #4]
 80055a2:	f000 fb08 	bl	8005bb6 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80055a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80055a8:	3301      	adds	r3, #1
 80055aa:	627b      	str	r3, [r7, #36]	; 0x24
 80055ac:	687b      	ldr	r3, [r7, #4]
 80055ae:	685b      	ldr	r3, [r3, #4]
 80055b0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80055b2:	429a      	cmp	r2, r3
 80055b4:	d3e5      	bcc.n	8005582 <HAL_PCD_IRQHandler+0x72c>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 80055b6:	687b      	ldr	r3, [r7, #4]
 80055b8:	681b      	ldr	r3, [r3, #0]
 80055ba:	4618      	mov	r0, r3
 80055bc:	f003 fcfc 	bl	8008fb8 <USB_ReadInterrupts>
 80055c0:	4603      	mov	r3, r0
 80055c2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80055c6:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80055ca:	d13b      	bne.n	8005644 <HAL_PCD_IRQHandler+0x7ee>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80055cc:	2301      	movs	r3, #1
 80055ce:	627b      	str	r3, [r7, #36]	; 0x24
 80055d0:	e02b      	b.n	800562a <HAL_PCD_IRQHandler+0x7d4>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 80055d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80055d4:	015a      	lsls	r2, r3, #5
 80055d6:	69fb      	ldr	r3, [r7, #28]
 80055d8:	4413      	add	r3, r2
 80055da:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80055de:	681b      	ldr	r3, [r3, #0]
 80055e0:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 80055e2:	6879      	ldr	r1, [r7, #4]
 80055e4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80055e6:	4613      	mov	r3, r2
 80055e8:	00db      	lsls	r3, r3, #3
 80055ea:	4413      	add	r3, r2
 80055ec:	009b      	lsls	r3, r3, #2
 80055ee:	440b      	add	r3, r1
 80055f0:	3340      	adds	r3, #64	; 0x40
 80055f2:	781b      	ldrb	r3, [r3, #0]
 80055f4:	2b01      	cmp	r3, #1
 80055f6:	d115      	bne.n	8005624 <HAL_PCD_IRQHandler+0x7ce>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 80055f8:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 80055fa:	2b00      	cmp	r3, #0
 80055fc:	da12      	bge.n	8005624 <HAL_PCD_IRQHandler+0x7ce>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 80055fe:	6879      	ldr	r1, [r7, #4]
 8005600:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005602:	4613      	mov	r3, r2
 8005604:	00db      	lsls	r3, r3, #3
 8005606:	4413      	add	r3, r2
 8005608:	009b      	lsls	r3, r3, #2
 800560a:	440b      	add	r3, r1
 800560c:	333f      	adds	r3, #63	; 0x3f
 800560e:	2201      	movs	r2, #1
 8005610:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 8005612:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005614:	b2db      	uxtb	r3, r3
 8005616:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800561a:	b2db      	uxtb	r3, r3
 800561c:	4619      	mov	r1, r3
 800561e:	6878      	ldr	r0, [r7, #4]
 8005620:	f000 fac9 	bl	8005bb6 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8005624:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005626:	3301      	adds	r3, #1
 8005628:	627b      	str	r3, [r7, #36]	; 0x24
 800562a:	687b      	ldr	r3, [r7, #4]
 800562c:	685b      	ldr	r3, [r3, #4]
 800562e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005630:	429a      	cmp	r2, r3
 8005632:	d3ce      	bcc.n	80055d2 <HAL_PCD_IRQHandler+0x77c>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	681b      	ldr	r3, [r3, #0]
 8005638:	695a      	ldr	r2, [r3, #20]
 800563a:	687b      	ldr	r3, [r7, #4]
 800563c:	681b      	ldr	r3, [r3, #0]
 800563e:	f402 1280 	and.w	r2, r2, #1048576	; 0x100000
 8005642:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	681b      	ldr	r3, [r3, #0]
 8005648:	4618      	mov	r0, r3
 800564a:	f003 fcb5 	bl	8008fb8 <USB_ReadInterrupts>
 800564e:	4603      	mov	r3, r0
 8005650:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005654:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8005658:	d155      	bne.n	8005706 <HAL_PCD_IRQHandler+0x8b0>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800565a:	2301      	movs	r3, #1
 800565c:	627b      	str	r3, [r7, #36]	; 0x24
 800565e:	e045      	b.n	80056ec <HAL_PCD_IRQHandler+0x896>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 8005660:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005662:	015a      	lsls	r2, r3, #5
 8005664:	69fb      	ldr	r3, [r7, #28]
 8005666:	4413      	add	r3, r2
 8005668:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800566c:	681b      	ldr	r3, [r3, #0]
 800566e:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8005670:	6879      	ldr	r1, [r7, #4]
 8005672:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005674:	4613      	mov	r3, r2
 8005676:	00db      	lsls	r3, r3, #3
 8005678:	4413      	add	r3, r2
 800567a:	009b      	lsls	r3, r3, #2
 800567c:	440b      	add	r3, r1
 800567e:	f503 7320 	add.w	r3, r3, #640	; 0x280
 8005682:	781b      	ldrb	r3, [r3, #0]
 8005684:	2b01      	cmp	r3, #1
 8005686:	d12e      	bne.n	80056e6 <HAL_PCD_IRQHandler+0x890>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8005688:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 800568a:	2b00      	cmp	r3, #0
 800568c:	da2b      	bge.n	80056e6 <HAL_PCD_IRQHandler+0x890>
            ((RegVal & (0x1U << 16)) == (hpcd->FrameNumber & 0x1U)))
 800568e:	69bb      	ldr	r3, [r7, #24]
 8005690:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8005694:	687b      	ldr	r3, [r7, #4]
 8005696:	f8d3 34fc 	ldr.w	r3, [r3, #1276]	; 0x4fc
 800569a:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 800569e:	429a      	cmp	r2, r3
 80056a0:	d121      	bne.n	80056e6 <HAL_PCD_IRQHandler+0x890>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 80056a2:	6879      	ldr	r1, [r7, #4]
 80056a4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80056a6:	4613      	mov	r3, r2
 80056a8:	00db      	lsls	r3, r3, #3
 80056aa:	4413      	add	r3, r2
 80056ac:	009b      	lsls	r3, r3, #2
 80056ae:	440b      	add	r3, r1
 80056b0:	f203 237f 	addw	r3, r3, #639	; 0x27f
 80056b4:	2201      	movs	r2, #1
 80056b6:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 80056b8:	6a3b      	ldr	r3, [r7, #32]
 80056ba:	699b      	ldr	r3, [r3, #24]
 80056bc:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 80056c0:	6a3b      	ldr	r3, [r7, #32]
 80056c2:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 80056c4:	6a3b      	ldr	r3, [r7, #32]
 80056c6:	695b      	ldr	r3, [r3, #20]
 80056c8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80056cc:	2b00      	cmp	r3, #0
 80056ce:	d10a      	bne.n	80056e6 <HAL_PCD_IRQHandler+0x890>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 80056d0:	69fb      	ldr	r3, [r7, #28]
 80056d2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80056d6:	685b      	ldr	r3, [r3, #4]
 80056d8:	69fa      	ldr	r2, [r7, #28]
 80056da:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80056de:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80056e2:	6053      	str	r3, [r2, #4]
            break;
 80056e4:	e007      	b.n	80056f6 <HAL_PCD_IRQHandler+0x8a0>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80056e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80056e8:	3301      	adds	r3, #1
 80056ea:	627b      	str	r3, [r7, #36]	; 0x24
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	685b      	ldr	r3, [r3, #4]
 80056f0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80056f2:	429a      	cmp	r2, r3
 80056f4:	d3b4      	bcc.n	8005660 <HAL_PCD_IRQHandler+0x80a>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 80056f6:	687b      	ldr	r3, [r7, #4]
 80056f8:	681b      	ldr	r3, [r3, #0]
 80056fa:	695a      	ldr	r2, [r3, #20]
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	681b      	ldr	r3, [r3, #0]
 8005700:	f402 1200 	and.w	r2, r2, #2097152	; 0x200000
 8005704:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 8005706:	687b      	ldr	r3, [r7, #4]
 8005708:	681b      	ldr	r3, [r3, #0]
 800570a:	4618      	mov	r0, r3
 800570c:	f003 fc54 	bl	8008fb8 <USB_ReadInterrupts>
 8005710:	4603      	mov	r3, r0
 8005712:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8005716:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800571a:	d10a      	bne.n	8005732 <HAL_PCD_IRQHandler+0x8dc>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 800571c:	6878      	ldr	r0, [r7, #4]
 800571e:	f005 fc6b 	bl	800aff8 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8005722:	687b      	ldr	r3, [r7, #4]
 8005724:	681b      	ldr	r3, [r3, #0]
 8005726:	695a      	ldr	r2, [r3, #20]
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	681b      	ldr	r3, [r3, #0]
 800572c:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 8005730:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8005732:	687b      	ldr	r3, [r7, #4]
 8005734:	681b      	ldr	r3, [r3, #0]
 8005736:	4618      	mov	r0, r3
 8005738:	f003 fc3e 	bl	8008fb8 <USB_ReadInterrupts>
 800573c:	4603      	mov	r3, r0
 800573e:	f003 0304 	and.w	r3, r3, #4
 8005742:	2b04      	cmp	r3, #4
 8005744:	d115      	bne.n	8005772 <HAL_PCD_IRQHandler+0x91c>
    {
      RegVal = hpcd->Instance->GOTGINT;
 8005746:	687b      	ldr	r3, [r7, #4]
 8005748:	681b      	ldr	r3, [r3, #0]
 800574a:	685b      	ldr	r3, [r3, #4]
 800574c:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 800574e:	69bb      	ldr	r3, [r7, #24]
 8005750:	f003 0304 	and.w	r3, r3, #4
 8005754:	2b00      	cmp	r3, #0
 8005756:	d002      	beq.n	800575e <HAL_PCD_IRQHandler+0x908>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 8005758:	6878      	ldr	r0, [r7, #4]
 800575a:	f005 fc5b 	bl	800b014 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 800575e:	687b      	ldr	r3, [r7, #4]
 8005760:	681b      	ldr	r3, [r3, #0]
 8005762:	6859      	ldr	r1, [r3, #4]
 8005764:	687b      	ldr	r3, [r7, #4]
 8005766:	681b      	ldr	r3, [r3, #0]
 8005768:	69ba      	ldr	r2, [r7, #24]
 800576a:	430a      	orrs	r2, r1
 800576c:	605a      	str	r2, [r3, #4]
 800576e:	e000      	b.n	8005772 <HAL_PCD_IRQHandler+0x91c>
      return;
 8005770:	bf00      	nop
    }
  }
}
 8005772:	3734      	adds	r7, #52	; 0x34
 8005774:	46bd      	mov	sp, r7
 8005776:	bd90      	pop	{r4, r7, pc}

08005778 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8005778:	b580      	push	{r7, lr}
 800577a:	b082      	sub	sp, #8
 800577c:	af00      	add	r7, sp, #0
 800577e:	6078      	str	r0, [r7, #4]
 8005780:	460b      	mov	r3, r1
 8005782:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 800578a:	2b01      	cmp	r3, #1
 800578c:	d101      	bne.n	8005792 <HAL_PCD_SetAddress+0x1a>
 800578e:	2302      	movs	r3, #2
 8005790:	e013      	b.n	80057ba <HAL_PCD_SetAddress+0x42>
 8005792:	687b      	ldr	r3, [r7, #4]
 8005794:	2201      	movs	r2, #1
 8005796:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  hpcd->USB_Address = address;
 800579a:	687b      	ldr	r3, [r7, #4]
 800579c:	78fa      	ldrb	r2, [r7, #3]
 800579e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  (void)USB_SetDevAddress(hpcd->Instance, address);
 80057a2:	687b      	ldr	r3, [r7, #4]
 80057a4:	681b      	ldr	r3, [r3, #0]
 80057a6:	78fa      	ldrb	r2, [r7, #3]
 80057a8:	4611      	mov	r1, r2
 80057aa:	4618      	mov	r0, r3
 80057ac:	f003 fb9f 	bl	8008eee <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 80057b0:	687b      	ldr	r3, [r7, #4]
 80057b2:	2200      	movs	r2, #0
 80057b4:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 80057b8:	2300      	movs	r3, #0
}
 80057ba:	4618      	mov	r0, r3
 80057bc:	3708      	adds	r7, #8
 80057be:	46bd      	mov	sp, r7
 80057c0:	bd80      	pop	{r7, pc}

080057c2 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 80057c2:	b580      	push	{r7, lr}
 80057c4:	b084      	sub	sp, #16
 80057c6:	af00      	add	r7, sp, #0
 80057c8:	6078      	str	r0, [r7, #4]
 80057ca:	4608      	mov	r0, r1
 80057cc:	4611      	mov	r1, r2
 80057ce:	461a      	mov	r2, r3
 80057d0:	4603      	mov	r3, r0
 80057d2:	70fb      	strb	r3, [r7, #3]
 80057d4:	460b      	mov	r3, r1
 80057d6:	803b      	strh	r3, [r7, #0]
 80057d8:	4613      	mov	r3, r2
 80057da:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 80057dc:	2300      	movs	r3, #0
 80057de:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 80057e0:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80057e4:	2b00      	cmp	r3, #0
 80057e6:	da0f      	bge.n	8005808 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80057e8:	78fb      	ldrb	r3, [r7, #3]
 80057ea:	f003 020f 	and.w	r2, r3, #15
 80057ee:	4613      	mov	r3, r2
 80057f0:	00db      	lsls	r3, r3, #3
 80057f2:	4413      	add	r3, r2
 80057f4:	009b      	lsls	r3, r3, #2
 80057f6:	3338      	adds	r3, #56	; 0x38
 80057f8:	687a      	ldr	r2, [r7, #4]
 80057fa:	4413      	add	r3, r2
 80057fc:	3304      	adds	r3, #4
 80057fe:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8005800:	68fb      	ldr	r3, [r7, #12]
 8005802:	2201      	movs	r2, #1
 8005804:	705a      	strb	r2, [r3, #1]
 8005806:	e00f      	b.n	8005828 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8005808:	78fb      	ldrb	r3, [r7, #3]
 800580a:	f003 020f 	and.w	r2, r3, #15
 800580e:	4613      	mov	r3, r2
 8005810:	00db      	lsls	r3, r3, #3
 8005812:	4413      	add	r3, r2
 8005814:	009b      	lsls	r3, r3, #2
 8005816:	f503 731e 	add.w	r3, r3, #632	; 0x278
 800581a:	687a      	ldr	r2, [r7, #4]
 800581c:	4413      	add	r3, r2
 800581e:	3304      	adds	r3, #4
 8005820:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8005822:	68fb      	ldr	r3, [r7, #12]
 8005824:	2200      	movs	r2, #0
 8005826:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8005828:	78fb      	ldrb	r3, [r7, #3]
 800582a:	f003 030f 	and.w	r3, r3, #15
 800582e:	b2da      	uxtb	r2, r3
 8005830:	68fb      	ldr	r3, [r7, #12]
 8005832:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 8005834:	883a      	ldrh	r2, [r7, #0]
 8005836:	68fb      	ldr	r3, [r7, #12]
 8005838:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 800583a:	68fb      	ldr	r3, [r7, #12]
 800583c:	78ba      	ldrb	r2, [r7, #2]
 800583e:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 8005840:	68fb      	ldr	r3, [r7, #12]
 8005842:	785b      	ldrb	r3, [r3, #1]
 8005844:	2b00      	cmp	r3, #0
 8005846:	d004      	beq.n	8005852 <HAL_PCD_EP_Open+0x90>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8005848:	68fb      	ldr	r3, [r7, #12]
 800584a:	781b      	ldrb	r3, [r3, #0]
 800584c:	b29a      	uxth	r2, r3
 800584e:	68fb      	ldr	r3, [r7, #12]
 8005850:	835a      	strh	r2, [r3, #26]
  }

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8005852:	78bb      	ldrb	r3, [r7, #2]
 8005854:	2b02      	cmp	r3, #2
 8005856:	d102      	bne.n	800585e <HAL_PCD_EP_Open+0x9c>
  {
    ep->data_pid_start = 0U;
 8005858:	68fb      	ldr	r3, [r7, #12]
 800585a:	2200      	movs	r2, #0
 800585c:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 800585e:	687b      	ldr	r3, [r7, #4]
 8005860:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8005864:	2b01      	cmp	r3, #1
 8005866:	d101      	bne.n	800586c <HAL_PCD_EP_Open+0xaa>
 8005868:	2302      	movs	r3, #2
 800586a:	e00e      	b.n	800588a <HAL_PCD_EP_Open+0xc8>
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	2201      	movs	r2, #1
 8005870:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	681b      	ldr	r3, [r3, #0]
 8005878:	68f9      	ldr	r1, [r7, #12]
 800587a:	4618      	mov	r0, r3
 800587c:	f002 fd2e 	bl	80082dc <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	2200      	movs	r2, #0
 8005884:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return ret;
 8005888:	7afb      	ldrb	r3, [r7, #11]
}
 800588a:	4618      	mov	r0, r3
 800588c:	3710      	adds	r7, #16
 800588e:	46bd      	mov	sp, r7
 8005890:	bd80      	pop	{r7, pc}

08005892 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8005892:	b580      	push	{r7, lr}
 8005894:	b084      	sub	sp, #16
 8005896:	af00      	add	r7, sp, #0
 8005898:	6078      	str	r0, [r7, #4]
 800589a:	460b      	mov	r3, r1
 800589c:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 800589e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80058a2:	2b00      	cmp	r3, #0
 80058a4:	da0f      	bge.n	80058c6 <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80058a6:	78fb      	ldrb	r3, [r7, #3]
 80058a8:	f003 020f 	and.w	r2, r3, #15
 80058ac:	4613      	mov	r3, r2
 80058ae:	00db      	lsls	r3, r3, #3
 80058b0:	4413      	add	r3, r2
 80058b2:	009b      	lsls	r3, r3, #2
 80058b4:	3338      	adds	r3, #56	; 0x38
 80058b6:	687a      	ldr	r2, [r7, #4]
 80058b8:	4413      	add	r3, r2
 80058ba:	3304      	adds	r3, #4
 80058bc:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80058be:	68fb      	ldr	r3, [r7, #12]
 80058c0:	2201      	movs	r2, #1
 80058c2:	705a      	strb	r2, [r3, #1]
 80058c4:	e00f      	b.n	80058e6 <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80058c6:	78fb      	ldrb	r3, [r7, #3]
 80058c8:	f003 020f 	and.w	r2, r3, #15
 80058cc:	4613      	mov	r3, r2
 80058ce:	00db      	lsls	r3, r3, #3
 80058d0:	4413      	add	r3, r2
 80058d2:	009b      	lsls	r3, r3, #2
 80058d4:	f503 731e 	add.w	r3, r3, #632	; 0x278
 80058d8:	687a      	ldr	r2, [r7, #4]
 80058da:	4413      	add	r3, r2
 80058dc:	3304      	adds	r3, #4
 80058de:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80058e0:	68fb      	ldr	r3, [r7, #12]
 80058e2:	2200      	movs	r2, #0
 80058e4:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 80058e6:	78fb      	ldrb	r3, [r7, #3]
 80058e8:	f003 030f 	and.w	r3, r3, #15
 80058ec:	b2da      	uxtb	r2, r3
 80058ee:	68fb      	ldr	r3, [r7, #12]
 80058f0:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80058f2:	687b      	ldr	r3, [r7, #4]
 80058f4:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 80058f8:	2b01      	cmp	r3, #1
 80058fa:	d101      	bne.n	8005900 <HAL_PCD_EP_Close+0x6e>
 80058fc:	2302      	movs	r3, #2
 80058fe:	e00e      	b.n	800591e <HAL_PCD_EP_Close+0x8c>
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	2201      	movs	r2, #1
 8005904:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8005908:	687b      	ldr	r3, [r7, #4]
 800590a:	681b      	ldr	r3, [r3, #0]
 800590c:	68f9      	ldr	r1, [r7, #12]
 800590e:	4618      	mov	r0, r3
 8005910:	f002 fd6a 	bl	80083e8 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8005914:	687b      	ldr	r3, [r7, #4]
 8005916:	2200      	movs	r2, #0
 8005918:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  return HAL_OK;
 800591c:	2300      	movs	r3, #0
}
 800591e:	4618      	mov	r0, r3
 8005920:	3710      	adds	r7, #16
 8005922:	46bd      	mov	sp, r7
 8005924:	bd80      	pop	{r7, pc}

08005926 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8005926:	b580      	push	{r7, lr}
 8005928:	b086      	sub	sp, #24
 800592a:	af00      	add	r7, sp, #0
 800592c:	60f8      	str	r0, [r7, #12]
 800592e:	607a      	str	r2, [r7, #4]
 8005930:	603b      	str	r3, [r7, #0]
 8005932:	460b      	mov	r3, r1
 8005934:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8005936:	7afb      	ldrb	r3, [r7, #11]
 8005938:	f003 020f 	and.w	r2, r3, #15
 800593c:	4613      	mov	r3, r2
 800593e:	00db      	lsls	r3, r3, #3
 8005940:	4413      	add	r3, r2
 8005942:	009b      	lsls	r3, r3, #2
 8005944:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8005948:	68fa      	ldr	r2, [r7, #12]
 800594a:	4413      	add	r3, r2
 800594c:	3304      	adds	r3, #4
 800594e:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8005950:	697b      	ldr	r3, [r7, #20]
 8005952:	687a      	ldr	r2, [r7, #4]
 8005954:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8005956:	697b      	ldr	r3, [r7, #20]
 8005958:	683a      	ldr	r2, [r7, #0]
 800595a:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 800595c:	697b      	ldr	r3, [r7, #20]
 800595e:	2200      	movs	r2, #0
 8005960:	615a      	str	r2, [r3, #20]
  ep->is_in = 0U;
 8005962:	697b      	ldr	r3, [r7, #20]
 8005964:	2200      	movs	r2, #0
 8005966:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8005968:	7afb      	ldrb	r3, [r7, #11]
 800596a:	f003 030f 	and.w	r3, r3, #15
 800596e:	b2da      	uxtb	r2, r3
 8005970:	697b      	ldr	r3, [r7, #20]
 8005972:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8005974:	68fb      	ldr	r3, [r7, #12]
 8005976:	68db      	ldr	r3, [r3, #12]
 8005978:	2b01      	cmp	r3, #1
 800597a:	d102      	bne.n	8005982 <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 800597c:	687a      	ldr	r2, [r7, #4]
 800597e:	697b      	ldr	r3, [r7, #20]
 8005980:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8005982:	68fb      	ldr	r3, [r7, #12]
 8005984:	6818      	ldr	r0, [r3, #0]
 8005986:	68fb      	ldr	r3, [r7, #12]
 8005988:	68db      	ldr	r3, [r3, #12]
 800598a:	b2db      	uxtb	r3, r3
 800598c:	461a      	mov	r2, r3
 800598e:	6979      	ldr	r1, [r7, #20]
 8005990:	f002 fe06 	bl	80085a0 <USB_EPStartXfer>

  return HAL_OK;
 8005994:	2300      	movs	r3, #0
}
 8005996:	4618      	mov	r0, r3
 8005998:	3718      	adds	r7, #24
 800599a:	46bd      	mov	sp, r7
 800599c:	bd80      	pop	{r7, pc}

0800599e <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 800599e:	b480      	push	{r7}
 80059a0:	b083      	sub	sp, #12
 80059a2:	af00      	add	r7, sp, #0
 80059a4:	6078      	str	r0, [r7, #4]
 80059a6:	460b      	mov	r3, r1
 80059a8:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 80059aa:	78fb      	ldrb	r3, [r7, #3]
 80059ac:	f003 020f 	and.w	r2, r3, #15
 80059b0:	6879      	ldr	r1, [r7, #4]
 80059b2:	4613      	mov	r3, r2
 80059b4:	00db      	lsls	r3, r3, #3
 80059b6:	4413      	add	r3, r2
 80059b8:	009b      	lsls	r3, r3, #2
 80059ba:	440b      	add	r3, r1
 80059bc:	f503 7324 	add.w	r3, r3, #656	; 0x290
 80059c0:	681b      	ldr	r3, [r3, #0]
}
 80059c2:	4618      	mov	r0, r3
 80059c4:	370c      	adds	r7, #12
 80059c6:	46bd      	mov	sp, r7
 80059c8:	bc80      	pop	{r7}
 80059ca:	4770      	bx	lr

080059cc <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80059cc:	b580      	push	{r7, lr}
 80059ce:	b086      	sub	sp, #24
 80059d0:	af00      	add	r7, sp, #0
 80059d2:	60f8      	str	r0, [r7, #12]
 80059d4:	607a      	str	r2, [r7, #4]
 80059d6:	603b      	str	r3, [r7, #0]
 80059d8:	460b      	mov	r3, r1
 80059da:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80059dc:	7afb      	ldrb	r3, [r7, #11]
 80059de:	f003 020f 	and.w	r2, r3, #15
 80059e2:	4613      	mov	r3, r2
 80059e4:	00db      	lsls	r3, r3, #3
 80059e6:	4413      	add	r3, r2
 80059e8:	009b      	lsls	r3, r3, #2
 80059ea:	3338      	adds	r3, #56	; 0x38
 80059ec:	68fa      	ldr	r2, [r7, #12]
 80059ee:	4413      	add	r3, r2
 80059f0:	3304      	adds	r3, #4
 80059f2:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 80059f4:	697b      	ldr	r3, [r7, #20]
 80059f6:	687a      	ldr	r2, [r7, #4]
 80059f8:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 80059fa:	697b      	ldr	r3, [r7, #20]
 80059fc:	683a      	ldr	r2, [r7, #0]
 80059fe:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 8005a00:	697b      	ldr	r3, [r7, #20]
 8005a02:	2200      	movs	r2, #0
 8005a04:	615a      	str	r2, [r3, #20]
  ep->is_in = 1U;
 8005a06:	697b      	ldr	r3, [r7, #20]
 8005a08:	2201      	movs	r2, #1
 8005a0a:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8005a0c:	7afb      	ldrb	r3, [r7, #11]
 8005a0e:	f003 030f 	and.w	r3, r3, #15
 8005a12:	b2da      	uxtb	r2, r3
 8005a14:	697b      	ldr	r3, [r7, #20]
 8005a16:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8005a18:	68fb      	ldr	r3, [r7, #12]
 8005a1a:	68db      	ldr	r3, [r3, #12]
 8005a1c:	2b01      	cmp	r3, #1
 8005a1e:	d102      	bne.n	8005a26 <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8005a20:	687a      	ldr	r2, [r7, #4]
 8005a22:	697b      	ldr	r3, [r7, #20]
 8005a24:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8005a26:	68fb      	ldr	r3, [r7, #12]
 8005a28:	6818      	ldr	r0, [r3, #0]
 8005a2a:	68fb      	ldr	r3, [r7, #12]
 8005a2c:	68db      	ldr	r3, [r3, #12]
 8005a2e:	b2db      	uxtb	r3, r3
 8005a30:	461a      	mov	r2, r3
 8005a32:	6979      	ldr	r1, [r7, #20]
 8005a34:	f002 fdb4 	bl	80085a0 <USB_EPStartXfer>

  return HAL_OK;
 8005a38:	2300      	movs	r3, #0
}
 8005a3a:	4618      	mov	r0, r3
 8005a3c:	3718      	adds	r7, #24
 8005a3e:	46bd      	mov	sp, r7
 8005a40:	bd80      	pop	{r7, pc}

08005a42 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8005a42:	b580      	push	{r7, lr}
 8005a44:	b084      	sub	sp, #16
 8005a46:	af00      	add	r7, sp, #0
 8005a48:	6078      	str	r0, [r7, #4]
 8005a4a:	460b      	mov	r3, r1
 8005a4c:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8005a4e:	78fb      	ldrb	r3, [r7, #3]
 8005a50:	f003 020f 	and.w	r2, r3, #15
 8005a54:	687b      	ldr	r3, [r7, #4]
 8005a56:	685b      	ldr	r3, [r3, #4]
 8005a58:	429a      	cmp	r2, r3
 8005a5a:	d901      	bls.n	8005a60 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8005a5c:	2301      	movs	r3, #1
 8005a5e:	e050      	b.n	8005b02 <HAL_PCD_EP_SetStall+0xc0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8005a60:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8005a64:	2b00      	cmp	r3, #0
 8005a66:	da0f      	bge.n	8005a88 <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005a68:	78fb      	ldrb	r3, [r7, #3]
 8005a6a:	f003 020f 	and.w	r2, r3, #15
 8005a6e:	4613      	mov	r3, r2
 8005a70:	00db      	lsls	r3, r3, #3
 8005a72:	4413      	add	r3, r2
 8005a74:	009b      	lsls	r3, r3, #2
 8005a76:	3338      	adds	r3, #56	; 0x38
 8005a78:	687a      	ldr	r2, [r7, #4]
 8005a7a:	4413      	add	r3, r2
 8005a7c:	3304      	adds	r3, #4
 8005a7e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8005a80:	68fb      	ldr	r3, [r7, #12]
 8005a82:	2201      	movs	r2, #1
 8005a84:	705a      	strb	r2, [r3, #1]
 8005a86:	e00d      	b.n	8005aa4 <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8005a88:	78fa      	ldrb	r2, [r7, #3]
 8005a8a:	4613      	mov	r3, r2
 8005a8c:	00db      	lsls	r3, r3, #3
 8005a8e:	4413      	add	r3, r2
 8005a90:	009b      	lsls	r3, r3, #2
 8005a92:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8005a96:	687a      	ldr	r2, [r7, #4]
 8005a98:	4413      	add	r3, r2
 8005a9a:	3304      	adds	r3, #4
 8005a9c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8005a9e:	68fb      	ldr	r3, [r7, #12]
 8005aa0:	2200      	movs	r2, #0
 8005aa2:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8005aa4:	68fb      	ldr	r3, [r7, #12]
 8005aa6:	2201      	movs	r2, #1
 8005aa8:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8005aaa:	78fb      	ldrb	r3, [r7, #3]
 8005aac:	f003 030f 	and.w	r3, r3, #15
 8005ab0:	b2da      	uxtb	r2, r3
 8005ab2:	68fb      	ldr	r3, [r7, #12]
 8005ab4:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8005abc:	2b01      	cmp	r3, #1
 8005abe:	d101      	bne.n	8005ac4 <HAL_PCD_EP_SetStall+0x82>
 8005ac0:	2302      	movs	r3, #2
 8005ac2:	e01e      	b.n	8005b02 <HAL_PCD_EP_SetStall+0xc0>
 8005ac4:	687b      	ldr	r3, [r7, #4]
 8005ac6:	2201      	movs	r2, #1
 8005ac8:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	681b      	ldr	r3, [r3, #0]
 8005ad0:	68f9      	ldr	r1, [r7, #12]
 8005ad2:	4618      	mov	r0, r3
 8005ad4:	f003 f939 	bl	8008d4a <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8005ad8:	78fb      	ldrb	r3, [r7, #3]
 8005ada:	f003 030f 	and.w	r3, r3, #15
 8005ade:	2b00      	cmp	r3, #0
 8005ae0:	d10a      	bne.n	8005af8 <HAL_PCD_EP_SetStall+0xb6>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 8005ae2:	687b      	ldr	r3, [r7, #4]
 8005ae4:	6818      	ldr	r0, [r3, #0]
 8005ae6:	687b      	ldr	r3, [r7, #4]
 8005ae8:	68db      	ldr	r3, [r3, #12]
 8005aea:	b2d9      	uxtb	r1, r3
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8005af2:	461a      	mov	r2, r3
 8005af4:	f003 fb1e 	bl	8009134 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 8005af8:	687b      	ldr	r3, [r7, #4]
 8005afa:	2200      	movs	r2, #0
 8005afc:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 8005b00:	2300      	movs	r3, #0
}
 8005b02:	4618      	mov	r0, r3
 8005b04:	3710      	adds	r7, #16
 8005b06:	46bd      	mov	sp, r7
 8005b08:	bd80      	pop	{r7, pc}

08005b0a <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8005b0a:	b580      	push	{r7, lr}
 8005b0c:	b084      	sub	sp, #16
 8005b0e:	af00      	add	r7, sp, #0
 8005b10:	6078      	str	r0, [r7, #4]
 8005b12:	460b      	mov	r3, r1
 8005b14:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8005b16:	78fb      	ldrb	r3, [r7, #3]
 8005b18:	f003 020f 	and.w	r2, r3, #15
 8005b1c:	687b      	ldr	r3, [r7, #4]
 8005b1e:	685b      	ldr	r3, [r3, #4]
 8005b20:	429a      	cmp	r2, r3
 8005b22:	d901      	bls.n	8005b28 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8005b24:	2301      	movs	r3, #1
 8005b26:	e042      	b.n	8005bae <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8005b28:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8005b2c:	2b00      	cmp	r3, #0
 8005b2e:	da0f      	bge.n	8005b50 <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005b30:	78fb      	ldrb	r3, [r7, #3]
 8005b32:	f003 020f 	and.w	r2, r3, #15
 8005b36:	4613      	mov	r3, r2
 8005b38:	00db      	lsls	r3, r3, #3
 8005b3a:	4413      	add	r3, r2
 8005b3c:	009b      	lsls	r3, r3, #2
 8005b3e:	3338      	adds	r3, #56	; 0x38
 8005b40:	687a      	ldr	r2, [r7, #4]
 8005b42:	4413      	add	r3, r2
 8005b44:	3304      	adds	r3, #4
 8005b46:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8005b48:	68fb      	ldr	r3, [r7, #12]
 8005b4a:	2201      	movs	r2, #1
 8005b4c:	705a      	strb	r2, [r3, #1]
 8005b4e:	e00f      	b.n	8005b70 <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8005b50:	78fb      	ldrb	r3, [r7, #3]
 8005b52:	f003 020f 	and.w	r2, r3, #15
 8005b56:	4613      	mov	r3, r2
 8005b58:	00db      	lsls	r3, r3, #3
 8005b5a:	4413      	add	r3, r2
 8005b5c:	009b      	lsls	r3, r3, #2
 8005b5e:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8005b62:	687a      	ldr	r2, [r7, #4]
 8005b64:	4413      	add	r3, r2
 8005b66:	3304      	adds	r3, #4
 8005b68:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8005b6a:	68fb      	ldr	r3, [r7, #12]
 8005b6c:	2200      	movs	r2, #0
 8005b6e:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8005b70:	68fb      	ldr	r3, [r7, #12]
 8005b72:	2200      	movs	r2, #0
 8005b74:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8005b76:	78fb      	ldrb	r3, [r7, #3]
 8005b78:	f003 030f 	and.w	r3, r3, #15
 8005b7c:	b2da      	uxtb	r2, r3
 8005b7e:	68fb      	ldr	r3, [r7, #12]
 8005b80:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8005b82:	687b      	ldr	r3, [r7, #4]
 8005b84:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8005b88:	2b01      	cmp	r3, #1
 8005b8a:	d101      	bne.n	8005b90 <HAL_PCD_EP_ClrStall+0x86>
 8005b8c:	2302      	movs	r3, #2
 8005b8e:	e00e      	b.n	8005bae <HAL_PCD_EP_ClrStall+0xa4>
 8005b90:	687b      	ldr	r3, [r7, #4]
 8005b92:	2201      	movs	r2, #1
 8005b94:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8005b98:	687b      	ldr	r3, [r7, #4]
 8005b9a:	681b      	ldr	r3, [r3, #0]
 8005b9c:	68f9      	ldr	r1, [r7, #12]
 8005b9e:	4618      	mov	r0, r3
 8005ba0:	f003 f940 	bl	8008e24 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8005ba4:	687b      	ldr	r3, [r7, #4]
 8005ba6:	2200      	movs	r2, #0
 8005ba8:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 8005bac:	2300      	movs	r3, #0
}
 8005bae:	4618      	mov	r0, r3
 8005bb0:	3710      	adds	r7, #16
 8005bb2:	46bd      	mov	sp, r7
 8005bb4:	bd80      	pop	{r7, pc}

08005bb6 <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8005bb6:	b580      	push	{r7, lr}
 8005bb8:	b084      	sub	sp, #16
 8005bba:	af00      	add	r7, sp, #0
 8005bbc:	6078      	str	r0, [r7, #4]
 8005bbe:	460b      	mov	r3, r1
 8005bc0:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 8005bc2:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8005bc6:	2b00      	cmp	r3, #0
 8005bc8:	da0c      	bge.n	8005be4 <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005bca:	78fb      	ldrb	r3, [r7, #3]
 8005bcc:	f003 020f 	and.w	r2, r3, #15
 8005bd0:	4613      	mov	r3, r2
 8005bd2:	00db      	lsls	r3, r3, #3
 8005bd4:	4413      	add	r3, r2
 8005bd6:	009b      	lsls	r3, r3, #2
 8005bd8:	3338      	adds	r3, #56	; 0x38
 8005bda:	687a      	ldr	r2, [r7, #4]
 8005bdc:	4413      	add	r3, r2
 8005bde:	3304      	adds	r3, #4
 8005be0:	60fb      	str	r3, [r7, #12]
 8005be2:	e00c      	b.n	8005bfe <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8005be4:	78fb      	ldrb	r3, [r7, #3]
 8005be6:	f003 020f 	and.w	r2, r3, #15
 8005bea:	4613      	mov	r3, r2
 8005bec:	00db      	lsls	r3, r3, #3
 8005bee:	4413      	add	r3, r2
 8005bf0:	009b      	lsls	r3, r3, #2
 8005bf2:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8005bf6:	687a      	ldr	r2, [r7, #4]
 8005bf8:	4413      	add	r3, r2
 8005bfa:	3304      	adds	r3, #4
 8005bfc:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 8005bfe:	687b      	ldr	r3, [r7, #4]
 8005c00:	681b      	ldr	r3, [r3, #0]
 8005c02:	68f9      	ldr	r1, [r7, #12]
 8005c04:	4618      	mov	r0, r3
 8005c06:	f002 ff63 	bl	8008ad0 <USB_EPStopXfer>
 8005c0a:	4603      	mov	r3, r0
 8005c0c:	72fb      	strb	r3, [r7, #11]

  return ret;
 8005c0e:	7afb      	ldrb	r3, [r7, #11]
}
 8005c10:	4618      	mov	r0, r3
 8005c12:	3710      	adds	r7, #16
 8005c14:	46bd      	mov	sp, r7
 8005c16:	bd80      	pop	{r7, pc}

08005c18 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8005c18:	b580      	push	{r7, lr}
 8005c1a:	b08a      	sub	sp, #40	; 0x28
 8005c1c:	af02      	add	r7, sp, #8
 8005c1e:	6078      	str	r0, [r7, #4]
 8005c20:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8005c22:	687b      	ldr	r3, [r7, #4]
 8005c24:	681b      	ldr	r3, [r3, #0]
 8005c26:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005c28:	697b      	ldr	r3, [r7, #20]
 8005c2a:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 8005c2c:	683a      	ldr	r2, [r7, #0]
 8005c2e:	4613      	mov	r3, r2
 8005c30:	00db      	lsls	r3, r3, #3
 8005c32:	4413      	add	r3, r2
 8005c34:	009b      	lsls	r3, r3, #2
 8005c36:	3338      	adds	r3, #56	; 0x38
 8005c38:	687a      	ldr	r2, [r7, #4]
 8005c3a:	4413      	add	r3, r2
 8005c3c:	3304      	adds	r3, #4
 8005c3e:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 8005c40:	68fb      	ldr	r3, [r7, #12]
 8005c42:	695a      	ldr	r2, [r3, #20]
 8005c44:	68fb      	ldr	r3, [r7, #12]
 8005c46:	691b      	ldr	r3, [r3, #16]
 8005c48:	429a      	cmp	r2, r3
 8005c4a:	d901      	bls.n	8005c50 <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 8005c4c:	2301      	movs	r3, #1
 8005c4e:	e06c      	b.n	8005d2a <PCD_WriteEmptyTxFifo+0x112>
  }

  len = ep->xfer_len - ep->xfer_count;
 8005c50:	68fb      	ldr	r3, [r7, #12]
 8005c52:	691a      	ldr	r2, [r3, #16]
 8005c54:	68fb      	ldr	r3, [r7, #12]
 8005c56:	695b      	ldr	r3, [r3, #20]
 8005c58:	1ad3      	subs	r3, r2, r3
 8005c5a:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 8005c5c:	68fb      	ldr	r3, [r7, #12]
 8005c5e:	689b      	ldr	r3, [r3, #8]
 8005c60:	69fa      	ldr	r2, [r7, #28]
 8005c62:	429a      	cmp	r2, r3
 8005c64:	d902      	bls.n	8005c6c <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 8005c66:	68fb      	ldr	r3, [r7, #12]
 8005c68:	689b      	ldr	r3, [r3, #8]
 8005c6a:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 8005c6c:	69fb      	ldr	r3, [r7, #28]
 8005c6e:	3303      	adds	r3, #3
 8005c70:	089b      	lsrs	r3, r3, #2
 8005c72:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8005c74:	e02b      	b.n	8005cce <PCD_WriteEmptyTxFifo+0xb6>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 8005c76:	68fb      	ldr	r3, [r7, #12]
 8005c78:	691a      	ldr	r2, [r3, #16]
 8005c7a:	68fb      	ldr	r3, [r7, #12]
 8005c7c:	695b      	ldr	r3, [r3, #20]
 8005c7e:	1ad3      	subs	r3, r2, r3
 8005c80:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 8005c82:	68fb      	ldr	r3, [r7, #12]
 8005c84:	689b      	ldr	r3, [r3, #8]
 8005c86:	69fa      	ldr	r2, [r7, #28]
 8005c88:	429a      	cmp	r2, r3
 8005c8a:	d902      	bls.n	8005c92 <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 8005c8c:	68fb      	ldr	r3, [r7, #12]
 8005c8e:	689b      	ldr	r3, [r3, #8]
 8005c90:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 8005c92:	69fb      	ldr	r3, [r7, #28]
 8005c94:	3303      	adds	r3, #3
 8005c96:	089b      	lsrs	r3, r3, #2
 8005c98:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8005c9a:	68fb      	ldr	r3, [r7, #12]
 8005c9c:	68d9      	ldr	r1, [r3, #12]
 8005c9e:	683b      	ldr	r3, [r7, #0]
 8005ca0:	b2da      	uxtb	r2, r3
 8005ca2:	69fb      	ldr	r3, [r7, #28]
 8005ca4:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 8005ca6:	687b      	ldr	r3, [r7, #4]
 8005ca8:	68db      	ldr	r3, [r3, #12]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8005caa:	b2db      	uxtb	r3, r3
 8005cac:	9300      	str	r3, [sp, #0]
 8005cae:	4603      	mov	r3, r0
 8005cb0:	6978      	ldr	r0, [r7, #20]
 8005cb2:	f002 ffb6 	bl	8008c22 <USB_WritePacket>

    ep->xfer_buff  += len;
 8005cb6:	68fb      	ldr	r3, [r7, #12]
 8005cb8:	68da      	ldr	r2, [r3, #12]
 8005cba:	69fb      	ldr	r3, [r7, #28]
 8005cbc:	441a      	add	r2, r3
 8005cbe:	68fb      	ldr	r3, [r7, #12]
 8005cc0:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 8005cc2:	68fb      	ldr	r3, [r7, #12]
 8005cc4:	695a      	ldr	r2, [r3, #20]
 8005cc6:	69fb      	ldr	r3, [r7, #28]
 8005cc8:	441a      	add	r2, r3
 8005cca:	68fb      	ldr	r3, [r7, #12]
 8005ccc:	615a      	str	r2, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8005cce:	683b      	ldr	r3, [r7, #0]
 8005cd0:	015a      	lsls	r2, r3, #5
 8005cd2:	693b      	ldr	r3, [r7, #16]
 8005cd4:	4413      	add	r3, r2
 8005cd6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005cda:	699b      	ldr	r3, [r3, #24]
 8005cdc:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8005cde:	69ba      	ldr	r2, [r7, #24]
 8005ce0:	429a      	cmp	r2, r3
 8005ce2:	d809      	bhi.n	8005cf8 <PCD_WriteEmptyTxFifo+0xe0>
 8005ce4:	68fb      	ldr	r3, [r7, #12]
 8005ce6:	695a      	ldr	r2, [r3, #20]
 8005ce8:	68fb      	ldr	r3, [r7, #12]
 8005cea:	691b      	ldr	r3, [r3, #16]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8005cec:	429a      	cmp	r2, r3
 8005cee:	d203      	bcs.n	8005cf8 <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8005cf0:	68fb      	ldr	r3, [r7, #12]
 8005cf2:	691b      	ldr	r3, [r3, #16]
 8005cf4:	2b00      	cmp	r3, #0
 8005cf6:	d1be      	bne.n	8005c76 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 8005cf8:	68fb      	ldr	r3, [r7, #12]
 8005cfa:	691a      	ldr	r2, [r3, #16]
 8005cfc:	68fb      	ldr	r3, [r7, #12]
 8005cfe:	695b      	ldr	r3, [r3, #20]
 8005d00:	429a      	cmp	r2, r3
 8005d02:	d811      	bhi.n	8005d28 <PCD_WriteEmptyTxFifo+0x110>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8005d04:	683b      	ldr	r3, [r7, #0]
 8005d06:	f003 030f 	and.w	r3, r3, #15
 8005d0a:	2201      	movs	r2, #1
 8005d0c:	fa02 f303 	lsl.w	r3, r2, r3
 8005d10:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8005d12:	693b      	ldr	r3, [r7, #16]
 8005d14:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005d18:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005d1a:	68bb      	ldr	r3, [r7, #8]
 8005d1c:	43db      	mvns	r3, r3
 8005d1e:	6939      	ldr	r1, [r7, #16]
 8005d20:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8005d24:	4013      	ands	r3, r2
 8005d26:	634b      	str	r3, [r1, #52]	; 0x34
  }

  return HAL_OK;
 8005d28:	2300      	movs	r3, #0
}
 8005d2a:	4618      	mov	r0, r3
 8005d2c:	3720      	adds	r7, #32
 8005d2e:	46bd      	mov	sp, r7
 8005d30:	bd80      	pop	{r7, pc}
	...

08005d34 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8005d34:	b580      	push	{r7, lr}
 8005d36:	b088      	sub	sp, #32
 8005d38:	af00      	add	r7, sp, #0
 8005d3a:	6078      	str	r0, [r7, #4]
 8005d3c:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8005d3e:	687b      	ldr	r3, [r7, #4]
 8005d40:	681b      	ldr	r3, [r3, #0]
 8005d42:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005d44:	69fb      	ldr	r3, [r7, #28]
 8005d46:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8005d48:	69fb      	ldr	r3, [r7, #28]
 8005d4a:	333c      	adds	r3, #60	; 0x3c
 8005d4c:	3304      	adds	r3, #4
 8005d4e:	681b      	ldr	r3, [r3, #0]
 8005d50:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8005d52:	683b      	ldr	r3, [r7, #0]
 8005d54:	015a      	lsls	r2, r3, #5
 8005d56:	69bb      	ldr	r3, [r7, #24]
 8005d58:	4413      	add	r3, r2
 8005d5a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005d5e:	689b      	ldr	r3, [r3, #8]
 8005d60:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 8005d62:	687b      	ldr	r3, [r7, #4]
 8005d64:	68db      	ldr	r3, [r3, #12]
 8005d66:	2b01      	cmp	r3, #1
 8005d68:	d17b      	bne.n	8005e62 <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 8005d6a:	693b      	ldr	r3, [r7, #16]
 8005d6c:	f003 0308 	and.w	r3, r3, #8
 8005d70:	2b00      	cmp	r3, #0
 8005d72:	d015      	beq.n	8005da0 <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8005d74:	697b      	ldr	r3, [r7, #20]
 8005d76:	4a61      	ldr	r2, [pc, #388]	; (8005efc <PCD_EP_OutXfrComplete_int+0x1c8>)
 8005d78:	4293      	cmp	r3, r2
 8005d7a:	f240 80b9 	bls.w	8005ef0 <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8005d7e:	693b      	ldr	r3, [r7, #16]
 8005d80:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8005d84:	2b00      	cmp	r3, #0
 8005d86:	f000 80b3 	beq.w	8005ef0 <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8005d8a:	683b      	ldr	r3, [r7, #0]
 8005d8c:	015a      	lsls	r2, r3, #5
 8005d8e:	69bb      	ldr	r3, [r7, #24]
 8005d90:	4413      	add	r3, r2
 8005d92:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005d96:	461a      	mov	r2, r3
 8005d98:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005d9c:	6093      	str	r3, [r2, #8]
 8005d9e:	e0a7      	b.n	8005ef0 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 8005da0:	693b      	ldr	r3, [r7, #16]
 8005da2:	f003 0320 	and.w	r3, r3, #32
 8005da6:	2b00      	cmp	r3, #0
 8005da8:	d009      	beq.n	8005dbe <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8005daa:	683b      	ldr	r3, [r7, #0]
 8005dac:	015a      	lsls	r2, r3, #5
 8005dae:	69bb      	ldr	r3, [r7, #24]
 8005db0:	4413      	add	r3, r2
 8005db2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005db6:	461a      	mov	r2, r3
 8005db8:	2320      	movs	r3, #32
 8005dba:	6093      	str	r3, [r2, #8]
 8005dbc:	e098      	b.n	8005ef0 <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 8005dbe:	693b      	ldr	r3, [r7, #16]
 8005dc0:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8005dc4:	2b00      	cmp	r3, #0
 8005dc6:	f040 8093 	bne.w	8005ef0 <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8005dca:	697b      	ldr	r3, [r7, #20]
 8005dcc:	4a4b      	ldr	r2, [pc, #300]	; (8005efc <PCD_EP_OutXfrComplete_int+0x1c8>)
 8005dce:	4293      	cmp	r3, r2
 8005dd0:	d90f      	bls.n	8005df2 <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8005dd2:	693b      	ldr	r3, [r7, #16]
 8005dd4:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8005dd8:	2b00      	cmp	r3, #0
 8005dda:	d00a      	beq.n	8005df2 <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8005ddc:	683b      	ldr	r3, [r7, #0]
 8005dde:	015a      	lsls	r2, r3, #5
 8005de0:	69bb      	ldr	r3, [r7, #24]
 8005de2:	4413      	add	r3, r2
 8005de4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005de8:	461a      	mov	r2, r3
 8005dea:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005dee:	6093      	str	r3, [r2, #8]
 8005df0:	e07e      	b.n	8005ef0 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 8005df2:	683a      	ldr	r2, [r7, #0]
 8005df4:	4613      	mov	r3, r2
 8005df6:	00db      	lsls	r3, r3, #3
 8005df8:	4413      	add	r3, r2
 8005dfa:	009b      	lsls	r3, r3, #2
 8005dfc:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8005e00:	687a      	ldr	r2, [r7, #4]
 8005e02:	4413      	add	r3, r2
 8005e04:	3304      	adds	r3, #4
 8005e06:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 8005e08:	68fb      	ldr	r3, [r7, #12]
 8005e0a:	6a1a      	ldr	r2, [r3, #32]
 8005e0c:	683b      	ldr	r3, [r7, #0]
 8005e0e:	0159      	lsls	r1, r3, #5
 8005e10:	69bb      	ldr	r3, [r7, #24]
 8005e12:	440b      	add	r3, r1
 8005e14:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005e18:	691b      	ldr	r3, [r3, #16]
 8005e1a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005e1e:	1ad2      	subs	r2, r2, r3
 8005e20:	68fb      	ldr	r3, [r7, #12]
 8005e22:	615a      	str	r2, [r3, #20]

        if (epnum == 0U)
 8005e24:	683b      	ldr	r3, [r7, #0]
 8005e26:	2b00      	cmp	r3, #0
 8005e28:	d114      	bne.n	8005e54 <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 8005e2a:	68fb      	ldr	r3, [r7, #12]
 8005e2c:	691b      	ldr	r3, [r3, #16]
 8005e2e:	2b00      	cmp	r3, #0
 8005e30:	d109      	bne.n	8005e46 <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8005e32:	687b      	ldr	r3, [r7, #4]
 8005e34:	6818      	ldr	r0, [r3, #0]
 8005e36:	687b      	ldr	r3, [r7, #4]
 8005e38:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8005e3c:	461a      	mov	r2, r3
 8005e3e:	2101      	movs	r1, #1
 8005e40:	f003 f978 	bl	8009134 <USB_EP0_OutStart>
 8005e44:	e006      	b.n	8005e54 <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 8005e46:	68fb      	ldr	r3, [r7, #12]
 8005e48:	68da      	ldr	r2, [r3, #12]
 8005e4a:	68fb      	ldr	r3, [r7, #12]
 8005e4c:	695b      	ldr	r3, [r3, #20]
 8005e4e:	441a      	add	r2, r3
 8005e50:	68fb      	ldr	r3, [r7, #12]
 8005e52:	60da      	str	r2, [r3, #12]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8005e54:	683b      	ldr	r3, [r7, #0]
 8005e56:	b2db      	uxtb	r3, r3
 8005e58:	4619      	mov	r1, r3
 8005e5a:	6878      	ldr	r0, [r7, #4]
 8005e5c:	f005 f808 	bl	800ae70 <HAL_PCD_DataOutStageCallback>
 8005e60:	e046      	b.n	8005ef0 <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 8005e62:	697b      	ldr	r3, [r7, #20]
 8005e64:	4a26      	ldr	r2, [pc, #152]	; (8005f00 <PCD_EP_OutXfrComplete_int+0x1cc>)
 8005e66:	4293      	cmp	r3, r2
 8005e68:	d124      	bne.n	8005eb4 <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 8005e6a:	693b      	ldr	r3, [r7, #16]
 8005e6c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8005e70:	2b00      	cmp	r3, #0
 8005e72:	d00a      	beq.n	8005e8a <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8005e74:	683b      	ldr	r3, [r7, #0]
 8005e76:	015a      	lsls	r2, r3, #5
 8005e78:	69bb      	ldr	r3, [r7, #24]
 8005e7a:	4413      	add	r3, r2
 8005e7c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005e80:	461a      	mov	r2, r3
 8005e82:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005e86:	6093      	str	r3, [r2, #8]
 8005e88:	e032      	b.n	8005ef0 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8005e8a:	693b      	ldr	r3, [r7, #16]
 8005e8c:	f003 0320 	and.w	r3, r3, #32
 8005e90:	2b00      	cmp	r3, #0
 8005e92:	d008      	beq.n	8005ea6 <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8005e94:	683b      	ldr	r3, [r7, #0]
 8005e96:	015a      	lsls	r2, r3, #5
 8005e98:	69bb      	ldr	r3, [r7, #24]
 8005e9a:	4413      	add	r3, r2
 8005e9c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005ea0:	461a      	mov	r2, r3
 8005ea2:	2320      	movs	r3, #32
 8005ea4:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8005ea6:	683b      	ldr	r3, [r7, #0]
 8005ea8:	b2db      	uxtb	r3, r3
 8005eaa:	4619      	mov	r1, r3
 8005eac:	6878      	ldr	r0, [r7, #4]
 8005eae:	f004 ffdf 	bl	800ae70 <HAL_PCD_DataOutStageCallback>
 8005eb2:	e01d      	b.n	8005ef0 <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8005eb4:	683b      	ldr	r3, [r7, #0]
 8005eb6:	2b00      	cmp	r3, #0
 8005eb8:	d114      	bne.n	8005ee4 <PCD_EP_OutXfrComplete_int+0x1b0>
 8005eba:	6879      	ldr	r1, [r7, #4]
 8005ebc:	683a      	ldr	r2, [r7, #0]
 8005ebe:	4613      	mov	r3, r2
 8005ec0:	00db      	lsls	r3, r3, #3
 8005ec2:	4413      	add	r3, r2
 8005ec4:	009b      	lsls	r3, r3, #2
 8005ec6:	440b      	add	r3, r1
 8005ec8:	f503 7323 	add.w	r3, r3, #652	; 0x28c
 8005ecc:	681b      	ldr	r3, [r3, #0]
 8005ece:	2b00      	cmp	r3, #0
 8005ed0:	d108      	bne.n	8005ee4 <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 8005ed2:	687b      	ldr	r3, [r7, #4]
 8005ed4:	6818      	ldr	r0, [r3, #0]
 8005ed6:	687b      	ldr	r3, [r7, #4]
 8005ed8:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8005edc:	461a      	mov	r2, r3
 8005ede:	2100      	movs	r1, #0
 8005ee0:	f003 f928 	bl	8009134 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8005ee4:	683b      	ldr	r3, [r7, #0]
 8005ee6:	b2db      	uxtb	r3, r3
 8005ee8:	4619      	mov	r1, r3
 8005eea:	6878      	ldr	r0, [r7, #4]
 8005eec:	f004 ffc0 	bl	800ae70 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 8005ef0:	2300      	movs	r3, #0
}
 8005ef2:	4618      	mov	r0, r3
 8005ef4:	3720      	adds	r7, #32
 8005ef6:	46bd      	mov	sp, r7
 8005ef8:	bd80      	pop	{r7, pc}
 8005efa:	bf00      	nop
 8005efc:	4f54300a 	.word	0x4f54300a
 8005f00:	4f54310a 	.word	0x4f54310a

08005f04 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8005f04:	b580      	push	{r7, lr}
 8005f06:	b086      	sub	sp, #24
 8005f08:	af00      	add	r7, sp, #0
 8005f0a:	6078      	str	r0, [r7, #4]
 8005f0c:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8005f0e:	687b      	ldr	r3, [r7, #4]
 8005f10:	681b      	ldr	r3, [r3, #0]
 8005f12:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005f14:	697b      	ldr	r3, [r7, #20]
 8005f16:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8005f18:	697b      	ldr	r3, [r7, #20]
 8005f1a:	333c      	adds	r3, #60	; 0x3c
 8005f1c:	3304      	adds	r3, #4
 8005f1e:	681b      	ldr	r3, [r3, #0]
 8005f20:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8005f22:	683b      	ldr	r3, [r7, #0]
 8005f24:	015a      	lsls	r2, r3, #5
 8005f26:	693b      	ldr	r3, [r7, #16]
 8005f28:	4413      	add	r3, r2
 8005f2a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005f2e:	689b      	ldr	r3, [r3, #8]
 8005f30:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8005f32:	68fb      	ldr	r3, [r7, #12]
 8005f34:	4a15      	ldr	r2, [pc, #84]	; (8005f8c <PCD_EP_OutSetupPacket_int+0x88>)
 8005f36:	4293      	cmp	r3, r2
 8005f38:	d90e      	bls.n	8005f58 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8005f3a:	68bb      	ldr	r3, [r7, #8]
 8005f3c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8005f40:	2b00      	cmp	r3, #0
 8005f42:	d009      	beq.n	8005f58 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8005f44:	683b      	ldr	r3, [r7, #0]
 8005f46:	015a      	lsls	r2, r3, #5
 8005f48:	693b      	ldr	r3, [r7, #16]
 8005f4a:	4413      	add	r3, r2
 8005f4c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005f50:	461a      	mov	r2, r3
 8005f52:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005f56:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 8005f58:	6878      	ldr	r0, [r7, #4]
 8005f5a:	f004 ff77 	bl	800ae4c <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 8005f5e:	68fb      	ldr	r3, [r7, #12]
 8005f60:	4a0a      	ldr	r2, [pc, #40]	; (8005f8c <PCD_EP_OutSetupPacket_int+0x88>)
 8005f62:	4293      	cmp	r3, r2
 8005f64:	d90c      	bls.n	8005f80 <PCD_EP_OutSetupPacket_int+0x7c>
 8005f66:	687b      	ldr	r3, [r7, #4]
 8005f68:	68db      	ldr	r3, [r3, #12]
 8005f6a:	2b01      	cmp	r3, #1
 8005f6c:	d108      	bne.n	8005f80 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8005f6e:	687b      	ldr	r3, [r7, #4]
 8005f70:	6818      	ldr	r0, [r3, #0]
 8005f72:	687b      	ldr	r3, [r7, #4]
 8005f74:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8005f78:	461a      	mov	r2, r3
 8005f7a:	2101      	movs	r1, #1
 8005f7c:	f003 f8da 	bl	8009134 <USB_EP0_OutStart>
  }

  return HAL_OK;
 8005f80:	2300      	movs	r3, #0
}
 8005f82:	4618      	mov	r0, r3
 8005f84:	3718      	adds	r7, #24
 8005f86:	46bd      	mov	sp, r7
 8005f88:	bd80      	pop	{r7, pc}
 8005f8a:	bf00      	nop
 8005f8c:	4f54300a 	.word	0x4f54300a

08005f90 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 8005f90:	b480      	push	{r7}
 8005f92:	b085      	sub	sp, #20
 8005f94:	af00      	add	r7, sp, #0
 8005f96:	6078      	str	r0, [r7, #4]
 8005f98:	460b      	mov	r3, r1
 8005f9a:	70fb      	strb	r3, [r7, #3]
 8005f9c:	4613      	mov	r3, r2
 8005f9e:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8005fa0:	687b      	ldr	r3, [r7, #4]
 8005fa2:	681b      	ldr	r3, [r3, #0]
 8005fa4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005fa6:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 8005fa8:	78fb      	ldrb	r3, [r7, #3]
 8005faa:	2b00      	cmp	r3, #0
 8005fac:	d107      	bne.n	8005fbe <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 8005fae:	883b      	ldrh	r3, [r7, #0]
 8005fb0:	0419      	lsls	r1, r3, #16
 8005fb2:	687b      	ldr	r3, [r7, #4]
 8005fb4:	681b      	ldr	r3, [r3, #0]
 8005fb6:	68ba      	ldr	r2, [r7, #8]
 8005fb8:	430a      	orrs	r2, r1
 8005fba:	629a      	str	r2, [r3, #40]	; 0x28
 8005fbc:	e028      	b.n	8006010 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 8005fbe:	687b      	ldr	r3, [r7, #4]
 8005fc0:	681b      	ldr	r3, [r3, #0]
 8005fc2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005fc4:	0c1b      	lsrs	r3, r3, #16
 8005fc6:	68ba      	ldr	r2, [r7, #8]
 8005fc8:	4413      	add	r3, r2
 8005fca:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8005fcc:	2300      	movs	r3, #0
 8005fce:	73fb      	strb	r3, [r7, #15]
 8005fd0:	e00d      	b.n	8005fee <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 8005fd2:	687b      	ldr	r3, [r7, #4]
 8005fd4:	681a      	ldr	r2, [r3, #0]
 8005fd6:	7bfb      	ldrb	r3, [r7, #15]
 8005fd8:	3340      	adds	r3, #64	; 0x40
 8005fda:	009b      	lsls	r3, r3, #2
 8005fdc:	4413      	add	r3, r2
 8005fde:	685b      	ldr	r3, [r3, #4]
 8005fe0:	0c1b      	lsrs	r3, r3, #16
 8005fe2:	68ba      	ldr	r2, [r7, #8]
 8005fe4:	4413      	add	r3, r2
 8005fe6:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8005fe8:	7bfb      	ldrb	r3, [r7, #15]
 8005fea:	3301      	adds	r3, #1
 8005fec:	73fb      	strb	r3, [r7, #15]
 8005fee:	7bfa      	ldrb	r2, [r7, #15]
 8005ff0:	78fb      	ldrb	r3, [r7, #3]
 8005ff2:	3b01      	subs	r3, #1
 8005ff4:	429a      	cmp	r2, r3
 8005ff6:	d3ec      	bcc.n	8005fd2 <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 8005ff8:	883b      	ldrh	r3, [r7, #0]
 8005ffa:	0418      	lsls	r0, r3, #16
 8005ffc:	687b      	ldr	r3, [r7, #4]
 8005ffe:	6819      	ldr	r1, [r3, #0]
 8006000:	78fb      	ldrb	r3, [r7, #3]
 8006002:	3b01      	subs	r3, #1
 8006004:	68ba      	ldr	r2, [r7, #8]
 8006006:	4302      	orrs	r2, r0
 8006008:	3340      	adds	r3, #64	; 0x40
 800600a:	009b      	lsls	r3, r3, #2
 800600c:	440b      	add	r3, r1
 800600e:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 8006010:	2300      	movs	r3, #0
}
 8006012:	4618      	mov	r0, r3
 8006014:	3714      	adds	r7, #20
 8006016:	46bd      	mov	sp, r7
 8006018:	bc80      	pop	{r7}
 800601a:	4770      	bx	lr

0800601c <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 800601c:	b480      	push	{r7}
 800601e:	b083      	sub	sp, #12
 8006020:	af00      	add	r7, sp, #0
 8006022:	6078      	str	r0, [r7, #4]
 8006024:	460b      	mov	r3, r1
 8006026:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 8006028:	687b      	ldr	r3, [r7, #4]
 800602a:	681b      	ldr	r3, [r3, #0]
 800602c:	887a      	ldrh	r2, [r7, #2]
 800602e:	625a      	str	r2, [r3, #36]	; 0x24

  return HAL_OK;
 8006030:	2300      	movs	r3, #0
}
 8006032:	4618      	mov	r0, r3
 8006034:	370c      	adds	r7, #12
 8006036:	46bd      	mov	sp, r7
 8006038:	bc80      	pop	{r7}
 800603a:	4770      	bx	lr

0800603c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800603c:	b580      	push	{r7, lr}
 800603e:	b08a      	sub	sp, #40	; 0x28
 8006040:	af00      	add	r7, sp, #0
 8006042:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8006044:	687b      	ldr	r3, [r7, #4]
 8006046:	2b00      	cmp	r3, #0
 8006048:	d101      	bne.n	800604e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800604a:	2301      	movs	r3, #1
 800604c:	e23b      	b.n	80064c6 <HAL_RCC_OscConfig+0x48a>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800604e:	687b      	ldr	r3, [r7, #4]
 8006050:	681b      	ldr	r3, [r3, #0]
 8006052:	f003 0301 	and.w	r3, r3, #1
 8006056:	2b00      	cmp	r3, #0
 8006058:	d050      	beq.n	80060fc <HAL_RCC_OscConfig+0xc0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800605a:	4b9e      	ldr	r3, [pc, #632]	; (80062d4 <HAL_RCC_OscConfig+0x298>)
 800605c:	689b      	ldr	r3, [r3, #8]
 800605e:	f003 030c 	and.w	r3, r3, #12
 8006062:	2b04      	cmp	r3, #4
 8006064:	d00c      	beq.n	8006080 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8006066:	4b9b      	ldr	r3, [pc, #620]	; (80062d4 <HAL_RCC_OscConfig+0x298>)
 8006068:	689b      	ldr	r3, [r3, #8]
 800606a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800606e:	2b08      	cmp	r3, #8
 8006070:	d112      	bne.n	8006098 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8006072:	4b98      	ldr	r3, [pc, #608]	; (80062d4 <HAL_RCC_OscConfig+0x298>)
 8006074:	685b      	ldr	r3, [r3, #4]
 8006076:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800607a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800607e:	d10b      	bne.n	8006098 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006080:	4b94      	ldr	r3, [pc, #592]	; (80062d4 <HAL_RCC_OscConfig+0x298>)
 8006082:	681b      	ldr	r3, [r3, #0]
 8006084:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006088:	2b00      	cmp	r3, #0
 800608a:	d036      	beq.n	80060fa <HAL_RCC_OscConfig+0xbe>
 800608c:	687b      	ldr	r3, [r7, #4]
 800608e:	685b      	ldr	r3, [r3, #4]
 8006090:	2b00      	cmp	r3, #0
 8006092:	d132      	bne.n	80060fa <HAL_RCC_OscConfig+0xbe>
      {
        return HAL_ERROR;
 8006094:	2301      	movs	r3, #1
 8006096:	e216      	b.n	80064c6 <HAL_RCC_OscConfig+0x48a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006098:	687b      	ldr	r3, [r7, #4]
 800609a:	685a      	ldr	r2, [r3, #4]
 800609c:	4b8e      	ldr	r3, [pc, #568]	; (80062d8 <HAL_RCC_OscConfig+0x29c>)
 800609e:	b2d2      	uxtb	r2, r2
 80060a0:	701a      	strb	r2, [r3, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80060a2:	687b      	ldr	r3, [r7, #4]
 80060a4:	685b      	ldr	r3, [r3, #4]
 80060a6:	2b00      	cmp	r3, #0
 80060a8:	d013      	beq.n	80060d2 <HAL_RCC_OscConfig+0x96>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80060aa:	f7fd f83f 	bl	800312c <HAL_GetTick>
 80060ae:	6238      	str	r0, [r7, #32]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80060b0:	e008      	b.n	80060c4 <HAL_RCC_OscConfig+0x88>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80060b2:	f7fd f83b 	bl	800312c <HAL_GetTick>
 80060b6:	4602      	mov	r2, r0
 80060b8:	6a3b      	ldr	r3, [r7, #32]
 80060ba:	1ad3      	subs	r3, r2, r3
 80060bc:	2b64      	cmp	r3, #100	; 0x64
 80060be:	d901      	bls.n	80060c4 <HAL_RCC_OscConfig+0x88>
          {
            return HAL_TIMEOUT;
 80060c0:	2303      	movs	r3, #3
 80060c2:	e200      	b.n	80064c6 <HAL_RCC_OscConfig+0x48a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80060c4:	4b83      	ldr	r3, [pc, #524]	; (80062d4 <HAL_RCC_OscConfig+0x298>)
 80060c6:	681b      	ldr	r3, [r3, #0]
 80060c8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80060cc:	2b00      	cmp	r3, #0
 80060ce:	d0f0      	beq.n	80060b2 <HAL_RCC_OscConfig+0x76>
 80060d0:	e014      	b.n	80060fc <HAL_RCC_OscConfig+0xc0>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80060d2:	f7fd f82b 	bl	800312c <HAL_GetTick>
 80060d6:	6238      	str	r0, [r7, #32]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80060d8:	e008      	b.n	80060ec <HAL_RCC_OscConfig+0xb0>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80060da:	f7fd f827 	bl	800312c <HAL_GetTick>
 80060de:	4602      	mov	r2, r0
 80060e0:	6a3b      	ldr	r3, [r7, #32]
 80060e2:	1ad3      	subs	r3, r2, r3
 80060e4:	2b64      	cmp	r3, #100	; 0x64
 80060e6:	d901      	bls.n	80060ec <HAL_RCC_OscConfig+0xb0>
          {
            return HAL_TIMEOUT;
 80060e8:	2303      	movs	r3, #3
 80060ea:	e1ec      	b.n	80064c6 <HAL_RCC_OscConfig+0x48a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80060ec:	4b79      	ldr	r3, [pc, #484]	; (80062d4 <HAL_RCC_OscConfig+0x298>)
 80060ee:	681b      	ldr	r3, [r3, #0]
 80060f0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80060f4:	2b00      	cmp	r3, #0
 80060f6:	d1f0      	bne.n	80060da <HAL_RCC_OscConfig+0x9e>
 80060f8:	e000      	b.n	80060fc <HAL_RCC_OscConfig+0xc0>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80060fa:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80060fc:	687b      	ldr	r3, [r7, #4]
 80060fe:	681b      	ldr	r3, [r3, #0]
 8006100:	f003 0302 	and.w	r3, r3, #2
 8006104:	2b00      	cmp	r3, #0
 8006106:	d077      	beq.n	80061f8 <HAL_RCC_OscConfig+0x1bc>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8006108:	4b72      	ldr	r3, [pc, #456]	; (80062d4 <HAL_RCC_OscConfig+0x298>)
 800610a:	689b      	ldr	r3, [r3, #8]
 800610c:	f003 030c 	and.w	r3, r3, #12
 8006110:	2b00      	cmp	r3, #0
 8006112:	d00b      	beq.n	800612c <HAL_RCC_OscConfig+0xf0>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8006114:	4b6f      	ldr	r3, [pc, #444]	; (80062d4 <HAL_RCC_OscConfig+0x298>)
 8006116:	689b      	ldr	r3, [r3, #8]
 8006118:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800611c:	2b08      	cmp	r3, #8
 800611e:	d126      	bne.n	800616e <HAL_RCC_OscConfig+0x132>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8006120:	4b6c      	ldr	r3, [pc, #432]	; (80062d4 <HAL_RCC_OscConfig+0x298>)
 8006122:	685b      	ldr	r3, [r3, #4]
 8006124:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006128:	2b00      	cmp	r3, #0
 800612a:	d120      	bne.n	800616e <HAL_RCC_OscConfig+0x132>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800612c:	4b69      	ldr	r3, [pc, #420]	; (80062d4 <HAL_RCC_OscConfig+0x298>)
 800612e:	681b      	ldr	r3, [r3, #0]
 8006130:	f003 0302 	and.w	r3, r3, #2
 8006134:	2b00      	cmp	r3, #0
 8006136:	d005      	beq.n	8006144 <HAL_RCC_OscConfig+0x108>
 8006138:	687b      	ldr	r3, [r7, #4]
 800613a:	68db      	ldr	r3, [r3, #12]
 800613c:	2b01      	cmp	r3, #1
 800613e:	d001      	beq.n	8006144 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8006140:	2301      	movs	r3, #1
 8006142:	e1c0      	b.n	80064c6 <HAL_RCC_OscConfig+0x48a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006144:	4b63      	ldr	r3, [pc, #396]	; (80062d4 <HAL_RCC_OscConfig+0x298>)
 8006146:	681b      	ldr	r3, [r3, #0]
 8006148:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800614c:	687b      	ldr	r3, [r7, #4]
 800614e:	691b      	ldr	r3, [r3, #16]
 8006150:	21f8      	movs	r1, #248	; 0xf8
 8006152:	61b9      	str	r1, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006154:	69b9      	ldr	r1, [r7, #24]
 8006156:	fa91 f1a1 	rbit	r1, r1
 800615a:	6179      	str	r1, [r7, #20]
  return result;
 800615c:	6979      	ldr	r1, [r7, #20]
 800615e:	fab1 f181 	clz	r1, r1
 8006162:	b2c9      	uxtb	r1, r1
 8006164:	408b      	lsls	r3, r1
 8006166:	495b      	ldr	r1, [pc, #364]	; (80062d4 <HAL_RCC_OscConfig+0x298>)
 8006168:	4313      	orrs	r3, r2
 800616a:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800616c:	e044      	b.n	80061f8 <HAL_RCC_OscConfig+0x1bc>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 800616e:	687b      	ldr	r3, [r7, #4]
 8006170:	68db      	ldr	r3, [r3, #12]
 8006172:	2b00      	cmp	r3, #0
 8006174:	d02a      	beq.n	80061cc <HAL_RCC_OscConfig+0x190>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8006176:	4b59      	ldr	r3, [pc, #356]	; (80062dc <HAL_RCC_OscConfig+0x2a0>)
 8006178:	2201      	movs	r2, #1
 800617a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800617c:	f7fc ffd6 	bl	800312c <HAL_GetTick>
 8006180:	6238      	str	r0, [r7, #32]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006182:	e008      	b.n	8006196 <HAL_RCC_OscConfig+0x15a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8006184:	f7fc ffd2 	bl	800312c <HAL_GetTick>
 8006188:	4602      	mov	r2, r0
 800618a:	6a3b      	ldr	r3, [r7, #32]
 800618c:	1ad3      	subs	r3, r2, r3
 800618e:	2b02      	cmp	r3, #2
 8006190:	d901      	bls.n	8006196 <HAL_RCC_OscConfig+0x15a>
          {
            return HAL_TIMEOUT;
 8006192:	2303      	movs	r3, #3
 8006194:	e197      	b.n	80064c6 <HAL_RCC_OscConfig+0x48a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006196:	4b4f      	ldr	r3, [pc, #316]	; (80062d4 <HAL_RCC_OscConfig+0x298>)
 8006198:	681b      	ldr	r3, [r3, #0]
 800619a:	f003 0302 	and.w	r3, r3, #2
 800619e:	2b00      	cmp	r3, #0
 80061a0:	d0f0      	beq.n	8006184 <HAL_RCC_OscConfig+0x148>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80061a2:	4b4c      	ldr	r3, [pc, #304]	; (80062d4 <HAL_RCC_OscConfig+0x298>)
 80061a4:	681b      	ldr	r3, [r3, #0]
 80061a6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80061aa:	687b      	ldr	r3, [r7, #4]
 80061ac:	691b      	ldr	r3, [r3, #16]
 80061ae:	21f8      	movs	r1, #248	; 0xf8
 80061b0:	6139      	str	r1, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80061b2:	6939      	ldr	r1, [r7, #16]
 80061b4:	fa91 f1a1 	rbit	r1, r1
 80061b8:	60f9      	str	r1, [r7, #12]
  return result;
 80061ba:	68f9      	ldr	r1, [r7, #12]
 80061bc:	fab1 f181 	clz	r1, r1
 80061c0:	b2c9      	uxtb	r1, r1
 80061c2:	408b      	lsls	r3, r1
 80061c4:	4943      	ldr	r1, [pc, #268]	; (80062d4 <HAL_RCC_OscConfig+0x298>)
 80061c6:	4313      	orrs	r3, r2
 80061c8:	600b      	str	r3, [r1, #0]
 80061ca:	e015      	b.n	80061f8 <HAL_RCC_OscConfig+0x1bc>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80061cc:	4b43      	ldr	r3, [pc, #268]	; (80062dc <HAL_RCC_OscConfig+0x2a0>)
 80061ce:	2200      	movs	r2, #0
 80061d0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80061d2:	f7fc ffab 	bl	800312c <HAL_GetTick>
 80061d6:	6238      	str	r0, [r7, #32]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80061d8:	e008      	b.n	80061ec <HAL_RCC_OscConfig+0x1b0>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80061da:	f7fc ffa7 	bl	800312c <HAL_GetTick>
 80061de:	4602      	mov	r2, r0
 80061e0:	6a3b      	ldr	r3, [r7, #32]
 80061e2:	1ad3      	subs	r3, r2, r3
 80061e4:	2b02      	cmp	r3, #2
 80061e6:	d901      	bls.n	80061ec <HAL_RCC_OscConfig+0x1b0>
          {
            return HAL_TIMEOUT;
 80061e8:	2303      	movs	r3, #3
 80061ea:	e16c      	b.n	80064c6 <HAL_RCC_OscConfig+0x48a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80061ec:	4b39      	ldr	r3, [pc, #228]	; (80062d4 <HAL_RCC_OscConfig+0x298>)
 80061ee:	681b      	ldr	r3, [r3, #0]
 80061f0:	f003 0302 	and.w	r3, r3, #2
 80061f4:	2b00      	cmp	r3, #0
 80061f6:	d1f0      	bne.n	80061da <HAL_RCC_OscConfig+0x19e>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80061f8:	687b      	ldr	r3, [r7, #4]
 80061fa:	681b      	ldr	r3, [r3, #0]
 80061fc:	f003 0308 	and.w	r3, r3, #8
 8006200:	2b00      	cmp	r3, #0
 8006202:	d030      	beq.n	8006266 <HAL_RCC_OscConfig+0x22a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8006204:	687b      	ldr	r3, [r7, #4]
 8006206:	695b      	ldr	r3, [r3, #20]
 8006208:	2b00      	cmp	r3, #0
 800620a:	d016      	beq.n	800623a <HAL_RCC_OscConfig+0x1fe>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800620c:	4b34      	ldr	r3, [pc, #208]	; (80062e0 <HAL_RCC_OscConfig+0x2a4>)
 800620e:	2201      	movs	r2, #1
 8006210:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006212:	f7fc ff8b 	bl	800312c <HAL_GetTick>
 8006216:	6238      	str	r0, [r7, #32]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006218:	e008      	b.n	800622c <HAL_RCC_OscConfig+0x1f0>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800621a:	f7fc ff87 	bl	800312c <HAL_GetTick>
 800621e:	4602      	mov	r2, r0
 8006220:	6a3b      	ldr	r3, [r7, #32]
 8006222:	1ad3      	subs	r3, r2, r3
 8006224:	2b02      	cmp	r3, #2
 8006226:	d901      	bls.n	800622c <HAL_RCC_OscConfig+0x1f0>
        {
          return HAL_TIMEOUT;
 8006228:	2303      	movs	r3, #3
 800622a:	e14c      	b.n	80064c6 <HAL_RCC_OscConfig+0x48a>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800622c:	4b29      	ldr	r3, [pc, #164]	; (80062d4 <HAL_RCC_OscConfig+0x298>)
 800622e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006230:	f003 0302 	and.w	r3, r3, #2
 8006234:	2b00      	cmp	r3, #0
 8006236:	d0f0      	beq.n	800621a <HAL_RCC_OscConfig+0x1de>
 8006238:	e015      	b.n	8006266 <HAL_RCC_OscConfig+0x22a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800623a:	4b29      	ldr	r3, [pc, #164]	; (80062e0 <HAL_RCC_OscConfig+0x2a4>)
 800623c:	2200      	movs	r2, #0
 800623e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006240:	f7fc ff74 	bl	800312c <HAL_GetTick>
 8006244:	6238      	str	r0, [r7, #32]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006246:	e008      	b.n	800625a <HAL_RCC_OscConfig+0x21e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8006248:	f7fc ff70 	bl	800312c <HAL_GetTick>
 800624c:	4602      	mov	r2, r0
 800624e:	6a3b      	ldr	r3, [r7, #32]
 8006250:	1ad3      	subs	r3, r2, r3
 8006252:	2b02      	cmp	r3, #2
 8006254:	d901      	bls.n	800625a <HAL_RCC_OscConfig+0x21e>
        {
          return HAL_TIMEOUT;
 8006256:	2303      	movs	r3, #3
 8006258:	e135      	b.n	80064c6 <HAL_RCC_OscConfig+0x48a>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800625a:	4b1e      	ldr	r3, [pc, #120]	; (80062d4 <HAL_RCC_OscConfig+0x298>)
 800625c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800625e:	f003 0302 	and.w	r3, r3, #2
 8006262:	2b00      	cmp	r3, #0
 8006264:	d1f0      	bne.n	8006248 <HAL_RCC_OscConfig+0x20c>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006266:	687b      	ldr	r3, [r7, #4]
 8006268:	681b      	ldr	r3, [r3, #0]
 800626a:	f003 0304 	and.w	r3, r3, #4
 800626e:	2b00      	cmp	r3, #0
 8006270:	f000 8087 	beq.w	8006382 <HAL_RCC_OscConfig+0x346>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006274:	2300      	movs	r3, #0
 8006276:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800627a:	4b16      	ldr	r3, [pc, #88]	; (80062d4 <HAL_RCC_OscConfig+0x298>)
 800627c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800627e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006282:	2b00      	cmp	r3, #0
 8006284:	d110      	bne.n	80062a8 <HAL_RCC_OscConfig+0x26c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006286:	2300      	movs	r3, #0
 8006288:	60bb      	str	r3, [r7, #8]
 800628a:	4b12      	ldr	r3, [pc, #72]	; (80062d4 <HAL_RCC_OscConfig+0x298>)
 800628c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800628e:	4a11      	ldr	r2, [pc, #68]	; (80062d4 <HAL_RCC_OscConfig+0x298>)
 8006290:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006294:	6413      	str	r3, [r2, #64]	; 0x40
 8006296:	4b0f      	ldr	r3, [pc, #60]	; (80062d4 <HAL_RCC_OscConfig+0x298>)
 8006298:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800629a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800629e:	60bb      	str	r3, [r7, #8]
 80062a0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80062a2:	2301      	movs	r3, #1
 80062a4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    }

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 80062a8:	4b0e      	ldr	r3, [pc, #56]	; (80062e4 <HAL_RCC_OscConfig+0x2a8>)
 80062aa:	681b      	ldr	r3, [r3, #0]
 80062ac:	4a0d      	ldr	r2, [pc, #52]	; (80062e4 <HAL_RCC_OscConfig+0x2a8>)
 80062ae:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80062b2:	6013      	str	r3, [r2, #0]

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80062b4:	4b0b      	ldr	r3, [pc, #44]	; (80062e4 <HAL_RCC_OscConfig+0x2a8>)
 80062b6:	681b      	ldr	r3, [r3, #0]
 80062b8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80062bc:	2b00      	cmp	r3, #0
 80062be:	d122      	bne.n	8006306 <HAL_RCC_OscConfig+0x2ca>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80062c0:	4b08      	ldr	r3, [pc, #32]	; (80062e4 <HAL_RCC_OscConfig+0x2a8>)
 80062c2:	681b      	ldr	r3, [r3, #0]
 80062c4:	4a07      	ldr	r2, [pc, #28]	; (80062e4 <HAL_RCC_OscConfig+0x2a8>)
 80062c6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80062ca:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80062cc:	f7fc ff2e 	bl	800312c <HAL_GetTick>
 80062d0:	6238      	str	r0, [r7, #32]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80062d2:	e012      	b.n	80062fa <HAL_RCC_OscConfig+0x2be>
 80062d4:	40023800 	.word	0x40023800
 80062d8:	40023802 	.word	0x40023802
 80062dc:	42470000 	.word	0x42470000
 80062e0:	42470e80 	.word	0x42470e80
 80062e4:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80062e8:	f7fc ff20 	bl	800312c <HAL_GetTick>
 80062ec:	4602      	mov	r2, r0
 80062ee:	6a3b      	ldr	r3, [r7, #32]
 80062f0:	1ad3      	subs	r3, r2, r3
 80062f2:	2b02      	cmp	r3, #2
 80062f4:	d901      	bls.n	80062fa <HAL_RCC_OscConfig+0x2be>
        {
          return HAL_TIMEOUT;
 80062f6:	2303      	movs	r3, #3
 80062f8:	e0e5      	b.n	80064c6 <HAL_RCC_OscConfig+0x48a>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80062fa:	4b75      	ldr	r3, [pc, #468]	; (80064d0 <HAL_RCC_OscConfig+0x494>)
 80062fc:	681b      	ldr	r3, [r3, #0]
 80062fe:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006302:	2b00      	cmp	r3, #0
 8006304:	d0f0      	beq.n	80062e8 <HAL_RCC_OscConfig+0x2ac>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006306:	687b      	ldr	r3, [r7, #4]
 8006308:	689a      	ldr	r2, [r3, #8]
 800630a:	4b72      	ldr	r3, [pc, #456]	; (80064d4 <HAL_RCC_OscConfig+0x498>)
 800630c:	b2d2      	uxtb	r2, r2
 800630e:	701a      	strb	r2, [r3, #0]
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8006310:	687b      	ldr	r3, [r7, #4]
 8006312:	689b      	ldr	r3, [r3, #8]
 8006314:	2b00      	cmp	r3, #0
 8006316:	d015      	beq.n	8006344 <HAL_RCC_OscConfig+0x308>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006318:	f7fc ff08 	bl	800312c <HAL_GetTick>
 800631c:	6238      	str	r0, [r7, #32]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800631e:	e00a      	b.n	8006336 <HAL_RCC_OscConfig+0x2fa>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006320:	f7fc ff04 	bl	800312c <HAL_GetTick>
 8006324:	4602      	mov	r2, r0
 8006326:	6a3b      	ldr	r3, [r7, #32]
 8006328:	1ad3      	subs	r3, r2, r3
 800632a:	f241 3288 	movw	r2, #5000	; 0x1388
 800632e:	4293      	cmp	r3, r2
 8006330:	d901      	bls.n	8006336 <HAL_RCC_OscConfig+0x2fa>
        {
          return HAL_TIMEOUT;
 8006332:	2303      	movs	r3, #3
 8006334:	e0c7      	b.n	80064c6 <HAL_RCC_OscConfig+0x48a>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006336:	4b68      	ldr	r3, [pc, #416]	; (80064d8 <HAL_RCC_OscConfig+0x49c>)
 8006338:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800633a:	f003 0302 	and.w	r3, r3, #2
 800633e:	2b00      	cmp	r3, #0
 8006340:	d0ee      	beq.n	8006320 <HAL_RCC_OscConfig+0x2e4>
 8006342:	e014      	b.n	800636e <HAL_RCC_OscConfig+0x332>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006344:	f7fc fef2 	bl	800312c <HAL_GetTick>
 8006348:	6238      	str	r0, [r7, #32]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800634a:	e00a      	b.n	8006362 <HAL_RCC_OscConfig+0x326>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800634c:	f7fc feee 	bl	800312c <HAL_GetTick>
 8006350:	4602      	mov	r2, r0
 8006352:	6a3b      	ldr	r3, [r7, #32]
 8006354:	1ad3      	subs	r3, r2, r3
 8006356:	f241 3288 	movw	r2, #5000	; 0x1388
 800635a:	4293      	cmp	r3, r2
 800635c:	d901      	bls.n	8006362 <HAL_RCC_OscConfig+0x326>
        {
          return HAL_TIMEOUT;
 800635e:	2303      	movs	r3, #3
 8006360:	e0b1      	b.n	80064c6 <HAL_RCC_OscConfig+0x48a>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006362:	4b5d      	ldr	r3, [pc, #372]	; (80064d8 <HAL_RCC_OscConfig+0x49c>)
 8006364:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006366:	f003 0302 	and.w	r3, r3, #2
 800636a:	2b00      	cmp	r3, #0
 800636c:	d1ee      	bne.n	800634c <HAL_RCC_OscConfig+0x310>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800636e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8006372:	2b01      	cmp	r3, #1
 8006374:	d105      	bne.n	8006382 <HAL_RCC_OscConfig+0x346>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006376:	4b58      	ldr	r3, [pc, #352]	; (80064d8 <HAL_RCC_OscConfig+0x49c>)
 8006378:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800637a:	4a57      	ldr	r2, [pc, #348]	; (80064d8 <HAL_RCC_OscConfig+0x49c>)
 800637c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8006380:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8006382:	687b      	ldr	r3, [r7, #4]
 8006384:	699b      	ldr	r3, [r3, #24]
 8006386:	2b00      	cmp	r3, #0
 8006388:	f000 809c 	beq.w	80064c4 <HAL_RCC_OscConfig+0x488>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800638c:	4b52      	ldr	r3, [pc, #328]	; (80064d8 <HAL_RCC_OscConfig+0x49c>)
 800638e:	689b      	ldr	r3, [r3, #8]
 8006390:	f003 030c 	and.w	r3, r3, #12
 8006394:	2b08      	cmp	r3, #8
 8006396:	d061      	beq.n	800645c <HAL_RCC_OscConfig+0x420>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8006398:	687b      	ldr	r3, [r7, #4]
 800639a:	699b      	ldr	r3, [r3, #24]
 800639c:	2b02      	cmp	r3, #2
 800639e:	d146      	bne.n	800642e <HAL_RCC_OscConfig+0x3f2>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80063a0:	4b4e      	ldr	r3, [pc, #312]	; (80064dc <HAL_RCC_OscConfig+0x4a0>)
 80063a2:	2200      	movs	r2, #0
 80063a4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80063a6:	f7fc fec1 	bl	800312c <HAL_GetTick>
 80063aa:	6238      	str	r0, [r7, #32]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80063ac:	e008      	b.n	80063c0 <HAL_RCC_OscConfig+0x384>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80063ae:	f7fc febd 	bl	800312c <HAL_GetTick>
 80063b2:	4602      	mov	r2, r0
 80063b4:	6a3b      	ldr	r3, [r7, #32]
 80063b6:	1ad3      	subs	r3, r2, r3
 80063b8:	2b64      	cmp	r3, #100	; 0x64
 80063ba:	d901      	bls.n	80063c0 <HAL_RCC_OscConfig+0x384>
          {
            return HAL_TIMEOUT;
 80063bc:	2303      	movs	r3, #3
 80063be:	e082      	b.n	80064c6 <HAL_RCC_OscConfig+0x48a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80063c0:	4b45      	ldr	r3, [pc, #276]	; (80064d8 <HAL_RCC_OscConfig+0x49c>)
 80063c2:	681b      	ldr	r3, [r3, #0]
 80063c4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80063c8:	2b00      	cmp	r3, #0
 80063ca:	d1f0      	bne.n	80063ae <HAL_RCC_OscConfig+0x372>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80063cc:	4b42      	ldr	r3, [pc, #264]	; (80064d8 <HAL_RCC_OscConfig+0x49c>)
 80063ce:	685a      	ldr	r2, [r3, #4]
 80063d0:	4b43      	ldr	r3, [pc, #268]	; (80064e0 <HAL_RCC_OscConfig+0x4a4>)
 80063d2:	4013      	ands	r3, r2
 80063d4:	687a      	ldr	r2, [r7, #4]
 80063d6:	69d1      	ldr	r1, [r2, #28]
 80063d8:	687a      	ldr	r2, [r7, #4]
 80063da:	6a12      	ldr	r2, [r2, #32]
 80063dc:	4311      	orrs	r1, r2
 80063de:	687a      	ldr	r2, [r7, #4]
 80063e0:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80063e2:	0192      	lsls	r2, r2, #6
 80063e4:	4311      	orrs	r1, r2
 80063e6:	687a      	ldr	r2, [r7, #4]
 80063e8:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 80063ea:	0612      	lsls	r2, r2, #24
 80063ec:	4311      	orrs	r1, r2
 80063ee:	687a      	ldr	r2, [r7, #4]
 80063f0:	6a92      	ldr	r2, [r2, #40]	; 0x28
 80063f2:	0852      	lsrs	r2, r2, #1
 80063f4:	3a01      	subs	r2, #1
 80063f6:	0412      	lsls	r2, r2, #16
 80063f8:	430a      	orrs	r2, r1
 80063fa:	4937      	ldr	r1, [pc, #220]	; (80064d8 <HAL_RCC_OscConfig+0x49c>)
 80063fc:	4313      	orrs	r3, r2
 80063fe:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8006400:	4b36      	ldr	r3, [pc, #216]	; (80064dc <HAL_RCC_OscConfig+0x4a0>)
 8006402:	2201      	movs	r2, #1
 8006404:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006406:	f7fc fe91 	bl	800312c <HAL_GetTick>
 800640a:	6238      	str	r0, [r7, #32]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800640c:	e008      	b.n	8006420 <HAL_RCC_OscConfig+0x3e4>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800640e:	f7fc fe8d 	bl	800312c <HAL_GetTick>
 8006412:	4602      	mov	r2, r0
 8006414:	6a3b      	ldr	r3, [r7, #32]
 8006416:	1ad3      	subs	r3, r2, r3
 8006418:	2b64      	cmp	r3, #100	; 0x64
 800641a:	d901      	bls.n	8006420 <HAL_RCC_OscConfig+0x3e4>
          {
            return HAL_TIMEOUT;
 800641c:	2303      	movs	r3, #3
 800641e:	e052      	b.n	80064c6 <HAL_RCC_OscConfig+0x48a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006420:	4b2d      	ldr	r3, [pc, #180]	; (80064d8 <HAL_RCC_OscConfig+0x49c>)
 8006422:	681b      	ldr	r3, [r3, #0]
 8006424:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006428:	2b00      	cmp	r3, #0
 800642a:	d0f0      	beq.n	800640e <HAL_RCC_OscConfig+0x3d2>
 800642c:	e04a      	b.n	80064c4 <HAL_RCC_OscConfig+0x488>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800642e:	4b2b      	ldr	r3, [pc, #172]	; (80064dc <HAL_RCC_OscConfig+0x4a0>)
 8006430:	2200      	movs	r2, #0
 8006432:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006434:	f7fc fe7a 	bl	800312c <HAL_GetTick>
 8006438:	6238      	str	r0, [r7, #32]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800643a:	e008      	b.n	800644e <HAL_RCC_OscConfig+0x412>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800643c:	f7fc fe76 	bl	800312c <HAL_GetTick>
 8006440:	4602      	mov	r2, r0
 8006442:	6a3b      	ldr	r3, [r7, #32]
 8006444:	1ad3      	subs	r3, r2, r3
 8006446:	2b64      	cmp	r3, #100	; 0x64
 8006448:	d901      	bls.n	800644e <HAL_RCC_OscConfig+0x412>
          {
            return HAL_TIMEOUT;
 800644a:	2303      	movs	r3, #3
 800644c:	e03b      	b.n	80064c6 <HAL_RCC_OscConfig+0x48a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800644e:	4b22      	ldr	r3, [pc, #136]	; (80064d8 <HAL_RCC_OscConfig+0x49c>)
 8006450:	681b      	ldr	r3, [r3, #0]
 8006452:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006456:	2b00      	cmp	r3, #0
 8006458:	d1f0      	bne.n	800643c <HAL_RCC_OscConfig+0x400>
 800645a:	e033      	b.n	80064c4 <HAL_RCC_OscConfig+0x488>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800645c:	687b      	ldr	r3, [r7, #4]
 800645e:	699b      	ldr	r3, [r3, #24]
 8006460:	2b01      	cmp	r3, #1
 8006462:	d101      	bne.n	8006468 <HAL_RCC_OscConfig+0x42c>
      {
        return HAL_ERROR;
 8006464:	2301      	movs	r3, #1
 8006466:	e02e      	b.n	80064c6 <HAL_RCC_OscConfig+0x48a>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        uint32_t pllcfgr = RCC->PLLCFGR;
 8006468:	4b1b      	ldr	r3, [pc, #108]	; (80064d8 <HAL_RCC_OscConfig+0x49c>)
 800646a:	685b      	ldr	r3, [r3, #4]
 800646c:	61fb      	str	r3, [r7, #28]
      
        if((READ_BIT(pllcfgr, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800646e:	69fb      	ldr	r3, [r7, #28]
 8006470:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8006474:	687b      	ldr	r3, [r7, #4]
 8006476:	69db      	ldr	r3, [r3, #28]
 8006478:	429a      	cmp	r2, r3
 800647a:	d121      	bne.n	80064c0 <HAL_RCC_OscConfig+0x484>
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800647c:	69fb      	ldr	r3, [r7, #28]
 800647e:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8006482:	687b      	ldr	r3, [r7, #4]
 8006484:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pllcfgr, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006486:	429a      	cmp	r2, r3
 8006488:	d11a      	bne.n	80064c0 <HAL_RCC_OscConfig+0x484>
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800648a:	69fa      	ldr	r2, [r7, #28]
 800648c:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8006490:	4013      	ands	r3, r2
 8006492:	687a      	ldr	r2, [r7, #4]
 8006494:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8006496:	0192      	lsls	r2, r2, #6
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8006498:	4293      	cmp	r3, r2
 800649a:	d111      	bne.n	80064c0 <HAL_RCC_OscConfig+0x484>
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800649c:	69fb      	ldr	r3, [r7, #28]
 800649e:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80064a2:	687b      	ldr	r3, [r7, #4]
 80064a4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80064a6:	085b      	lsrs	r3, r3, #1
 80064a8:	3b01      	subs	r3, #1
 80064aa:	041b      	lsls	r3, r3, #16
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80064ac:	429a      	cmp	r2, r3
 80064ae:	d107      	bne.n	80064c0 <HAL_RCC_OscConfig+0x484>
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80064b0:	69fb      	ldr	r3, [r7, #28]
 80064b2:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80064b6:	687b      	ldr	r3, [r7, #4]
 80064b8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80064ba:	061b      	lsls	r3, r3, #24
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80064bc:	429a      	cmp	r2, r3
 80064be:	d001      	beq.n	80064c4 <HAL_RCC_OscConfig+0x488>
        {
          return HAL_ERROR;
 80064c0:	2301      	movs	r3, #1
 80064c2:	e000      	b.n	80064c6 <HAL_RCC_OscConfig+0x48a>
        }
      }
    }
  }
  return HAL_OK;
 80064c4:	2300      	movs	r3, #0
}
 80064c6:	4618      	mov	r0, r3
 80064c8:	3728      	adds	r7, #40	; 0x28
 80064ca:	46bd      	mov	sp, r7
 80064cc:	bd80      	pop	{r7, pc}
 80064ce:	bf00      	nop
 80064d0:	40007000 	.word	0x40007000
 80064d4:	40023870 	.word	0x40023870
 80064d8:	40023800 	.word	0x40023800
 80064dc:	42470060 	.word	0x42470060
 80064e0:	f0bc8000 	.word	0xf0bc8000

080064e4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80064e4:	b580      	push	{r7, lr}
 80064e6:	b086      	sub	sp, #24
 80064e8:	af00      	add	r7, sp, #0
 80064ea:	6078      	str	r0, [r7, #4]
 80064ec:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80064ee:	687b      	ldr	r3, [r7, #4]
 80064f0:	2b00      	cmp	r3, #0
 80064f2:	d101      	bne.n	80064f8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80064f4:	2301      	movs	r3, #1
 80064f6:	e0d2      	b.n	800669e <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80064f8:	4b6b      	ldr	r3, [pc, #428]	; (80066a8 <HAL_RCC_ClockConfig+0x1c4>)
 80064fa:	681b      	ldr	r3, [r3, #0]
 80064fc:	f003 030f 	and.w	r3, r3, #15
 8006500:	683a      	ldr	r2, [r7, #0]
 8006502:	429a      	cmp	r2, r3
 8006504:	d90c      	bls.n	8006520 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006506:	4b68      	ldr	r3, [pc, #416]	; (80066a8 <HAL_RCC_ClockConfig+0x1c4>)
 8006508:	683a      	ldr	r2, [r7, #0]
 800650a:	b2d2      	uxtb	r2, r2
 800650c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
       memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800650e:	4b66      	ldr	r3, [pc, #408]	; (80066a8 <HAL_RCC_ClockConfig+0x1c4>)
 8006510:	681b      	ldr	r3, [r3, #0]
 8006512:	f003 030f 	and.w	r3, r3, #15
 8006516:	683a      	ldr	r2, [r7, #0]
 8006518:	429a      	cmp	r2, r3
 800651a:	d001      	beq.n	8006520 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800651c:	2301      	movs	r3, #1
 800651e:	e0be      	b.n	800669e <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006520:	687b      	ldr	r3, [r7, #4]
 8006522:	681b      	ldr	r3, [r3, #0]
 8006524:	f003 0302 	and.w	r3, r3, #2
 8006528:	2b00      	cmp	r3, #0
 800652a:	d020      	beq.n	800656e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800652c:	687b      	ldr	r3, [r7, #4]
 800652e:	681b      	ldr	r3, [r3, #0]
 8006530:	f003 0304 	and.w	r3, r3, #4
 8006534:	2b00      	cmp	r3, #0
 8006536:	d005      	beq.n	8006544 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8006538:	4b5c      	ldr	r3, [pc, #368]	; (80066ac <HAL_RCC_ClockConfig+0x1c8>)
 800653a:	689b      	ldr	r3, [r3, #8]
 800653c:	4a5b      	ldr	r2, [pc, #364]	; (80066ac <HAL_RCC_ClockConfig+0x1c8>)
 800653e:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8006542:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006544:	687b      	ldr	r3, [r7, #4]
 8006546:	681b      	ldr	r3, [r3, #0]
 8006548:	f003 0308 	and.w	r3, r3, #8
 800654c:	2b00      	cmp	r3, #0
 800654e:	d005      	beq.n	800655c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3U));
 8006550:	4b56      	ldr	r3, [pc, #344]	; (80066ac <HAL_RCC_ClockConfig+0x1c8>)
 8006552:	689b      	ldr	r3, [r3, #8]
 8006554:	4a55      	ldr	r2, [pc, #340]	; (80066ac <HAL_RCC_ClockConfig+0x1c8>)
 8006556:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800655a:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800655c:	4b53      	ldr	r3, [pc, #332]	; (80066ac <HAL_RCC_ClockConfig+0x1c8>)
 800655e:	689b      	ldr	r3, [r3, #8]
 8006560:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8006564:	687b      	ldr	r3, [r7, #4]
 8006566:	689b      	ldr	r3, [r3, #8]
 8006568:	4950      	ldr	r1, [pc, #320]	; (80066ac <HAL_RCC_ClockConfig+0x1c8>)
 800656a:	4313      	orrs	r3, r2
 800656c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800656e:	687b      	ldr	r3, [r7, #4]
 8006570:	681b      	ldr	r3, [r3, #0]
 8006572:	f003 0301 	and.w	r3, r3, #1
 8006576:	2b00      	cmp	r3, #0
 8006578:	d040      	beq.n	80065fc <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800657a:	687b      	ldr	r3, [r7, #4]
 800657c:	685b      	ldr	r3, [r3, #4]
 800657e:	2b01      	cmp	r3, #1
 8006580:	d107      	bne.n	8006592 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006582:	4b4a      	ldr	r3, [pc, #296]	; (80066ac <HAL_RCC_ClockConfig+0x1c8>)
 8006584:	681b      	ldr	r3, [r3, #0]
 8006586:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800658a:	2b00      	cmp	r3, #0
 800658c:	d115      	bne.n	80065ba <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 800658e:	2301      	movs	r3, #1
 8006590:	e085      	b.n	800669e <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8006592:	687b      	ldr	r3, [r7, #4]
 8006594:	685b      	ldr	r3, [r3, #4]
 8006596:	2b02      	cmp	r3, #2
 8006598:	d107      	bne.n	80065aa <HAL_RCC_ClockConfig+0xc6>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800659a:	4b44      	ldr	r3, [pc, #272]	; (80066ac <HAL_RCC_ClockConfig+0x1c8>)
 800659c:	681b      	ldr	r3, [r3, #0]
 800659e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80065a2:	2b00      	cmp	r3, #0
 80065a4:	d109      	bne.n	80065ba <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 80065a6:	2301      	movs	r3, #1
 80065a8:	e079      	b.n	800669e <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80065aa:	4b40      	ldr	r3, [pc, #256]	; (80066ac <HAL_RCC_ClockConfig+0x1c8>)
 80065ac:	681b      	ldr	r3, [r3, #0]
 80065ae:	f003 0302 	and.w	r3, r3, #2
 80065b2:	2b00      	cmp	r3, #0
 80065b4:	d101      	bne.n	80065ba <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 80065b6:	2301      	movs	r3, #1
 80065b8:	e071      	b.n	800669e <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80065ba:	4b3c      	ldr	r3, [pc, #240]	; (80066ac <HAL_RCC_ClockConfig+0x1c8>)
 80065bc:	689b      	ldr	r3, [r3, #8]
 80065be:	f023 0203 	bic.w	r2, r3, #3
 80065c2:	687b      	ldr	r3, [r7, #4]
 80065c4:	685b      	ldr	r3, [r3, #4]
 80065c6:	4939      	ldr	r1, [pc, #228]	; (80066ac <HAL_RCC_ClockConfig+0x1c8>)
 80065c8:	4313      	orrs	r3, r2
 80065ca:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80065cc:	f7fc fdae 	bl	800312c <HAL_GetTick>
 80065d0:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80065d2:	e00a      	b.n	80065ea <HAL_RCC_ClockConfig+0x106>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80065d4:	f7fc fdaa 	bl	800312c <HAL_GetTick>
 80065d8:	4602      	mov	r2, r0
 80065da:	697b      	ldr	r3, [r7, #20]
 80065dc:	1ad3      	subs	r3, r2, r3
 80065de:	f241 3288 	movw	r2, #5000	; 0x1388
 80065e2:	4293      	cmp	r3, r2
 80065e4:	d901      	bls.n	80065ea <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 80065e6:	2303      	movs	r3, #3
 80065e8:	e059      	b.n	800669e <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80065ea:	4b30      	ldr	r3, [pc, #192]	; (80066ac <HAL_RCC_ClockConfig+0x1c8>)
 80065ec:	689b      	ldr	r3, [r3, #8]
 80065ee:	f003 020c 	and.w	r2, r3, #12
 80065f2:	687b      	ldr	r3, [r7, #4]
 80065f4:	685b      	ldr	r3, [r3, #4]
 80065f6:	009b      	lsls	r3, r3, #2
 80065f8:	429a      	cmp	r2, r3
 80065fa:	d1eb      	bne.n	80065d4 <HAL_RCC_ClockConfig+0xf0>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80065fc:	4b2a      	ldr	r3, [pc, #168]	; (80066a8 <HAL_RCC_ClockConfig+0x1c4>)
 80065fe:	681b      	ldr	r3, [r3, #0]
 8006600:	f003 030f 	and.w	r3, r3, #15
 8006604:	683a      	ldr	r2, [r7, #0]
 8006606:	429a      	cmp	r2, r3
 8006608:	d20c      	bcs.n	8006624 <HAL_RCC_ClockConfig+0x140>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800660a:	4b27      	ldr	r3, [pc, #156]	; (80066a8 <HAL_RCC_ClockConfig+0x1c4>)
 800660c:	683a      	ldr	r2, [r7, #0]
 800660e:	b2d2      	uxtb	r2, r2
 8006610:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
       memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006612:	4b25      	ldr	r3, [pc, #148]	; (80066a8 <HAL_RCC_ClockConfig+0x1c4>)
 8006614:	681b      	ldr	r3, [r3, #0]
 8006616:	f003 030f 	and.w	r3, r3, #15
 800661a:	683a      	ldr	r2, [r7, #0]
 800661c:	429a      	cmp	r2, r3
 800661e:	d001      	beq.n	8006624 <HAL_RCC_ClockConfig+0x140>
    {
      return HAL_ERROR;
 8006620:	2301      	movs	r3, #1
 8006622:	e03c      	b.n	800669e <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006624:	687b      	ldr	r3, [r7, #4]
 8006626:	681b      	ldr	r3, [r3, #0]
 8006628:	f003 0304 	and.w	r3, r3, #4
 800662c:	2b00      	cmp	r3, #0
 800662e:	d008      	beq.n	8006642 <HAL_RCC_ClockConfig+0x15e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006630:	4b1e      	ldr	r3, [pc, #120]	; (80066ac <HAL_RCC_ClockConfig+0x1c8>)
 8006632:	689b      	ldr	r3, [r3, #8]
 8006634:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8006638:	687b      	ldr	r3, [r7, #4]
 800663a:	68db      	ldr	r3, [r3, #12]
 800663c:	491b      	ldr	r1, [pc, #108]	; (80066ac <HAL_RCC_ClockConfig+0x1c8>)
 800663e:	4313      	orrs	r3, r2
 8006640:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006642:	687b      	ldr	r3, [r7, #4]
 8006644:	681b      	ldr	r3, [r3, #0]
 8006646:	f003 0308 	and.w	r3, r3, #8
 800664a:	2b00      	cmp	r3, #0
 800664c:	d009      	beq.n	8006662 <HAL_RCC_ClockConfig+0x17e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800664e:	4b17      	ldr	r3, [pc, #92]	; (80066ac <HAL_RCC_ClockConfig+0x1c8>)
 8006650:	689b      	ldr	r3, [r3, #8]
 8006652:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8006656:	687b      	ldr	r3, [r7, #4]
 8006658:	691b      	ldr	r3, [r3, #16]
 800665a:	00db      	lsls	r3, r3, #3
 800665c:	4913      	ldr	r1, [pc, #76]	; (80066ac <HAL_RCC_ClockConfig+0x1c8>)
 800665e:	4313      	orrs	r3, r2
 8006660:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> POSITION_VAL(RCC_CFGR_HPRE)];
 8006662:	f000 f82b 	bl	80066bc <HAL_RCC_GetSysClockFreq>
 8006666:	4601      	mov	r1, r0
 8006668:	4b10      	ldr	r3, [pc, #64]	; (80066ac <HAL_RCC_ClockConfig+0x1c8>)
 800666a:	689b      	ldr	r3, [r3, #8]
 800666c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8006670:	22f0      	movs	r2, #240	; 0xf0
 8006672:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006674:	693a      	ldr	r2, [r7, #16]
 8006676:	fa92 f2a2 	rbit	r2, r2
 800667a:	60fa      	str	r2, [r7, #12]
  return result;
 800667c:	68fa      	ldr	r2, [r7, #12]
 800667e:	fab2 f282 	clz	r2, r2
 8006682:	b2d2      	uxtb	r2, r2
 8006684:	40d3      	lsrs	r3, r2
 8006686:	4a0a      	ldr	r2, [pc, #40]	; (80066b0 <HAL_RCC_ClockConfig+0x1cc>)
 8006688:	5cd3      	ldrb	r3, [r2, r3]
 800668a:	fa21 f303 	lsr.w	r3, r1, r3
 800668e:	4a09      	ldr	r2, [pc, #36]	; (80066b4 <HAL_RCC_ClockConfig+0x1d0>)
 8006690:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8006692:	4b09      	ldr	r3, [pc, #36]	; (80066b8 <HAL_RCC_ClockConfig+0x1d4>)
 8006694:	681b      	ldr	r3, [r3, #0]
 8006696:	4618      	mov	r0, r3
 8006698:	f7fc fd06 	bl	80030a8 <HAL_InitTick>

  return HAL_OK;
 800669c:	2300      	movs	r3, #0
}
 800669e:	4618      	mov	r0, r3
 80066a0:	3718      	adds	r7, #24
 80066a2:	46bd      	mov	sp, r7
 80066a4:	bd80      	pop	{r7, pc}
 80066a6:	bf00      	nop
 80066a8:	40023c00 	.word	0x40023c00
 80066ac:	40023800 	.word	0x40023800
 80066b0:	0800e544 	.word	0x0800e544
 80066b4:	2000004c 	.word	0x2000004c
 80066b8:	20000050 	.word	0x20000050

080066bc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80066bc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80066c0:	b090      	sub	sp, #64	; 0x40
 80066c2:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80066c4:	2300      	movs	r3, #0
 80066c6:	637b      	str	r3, [r7, #52]	; 0x34
 80066c8:	2300      	movs	r3, #0
 80066ca:	63fb      	str	r3, [r7, #60]	; 0x3c
 80066cc:	2300      	movs	r3, #0
 80066ce:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t sysclockfreq = 0U;
 80066d0:	2300      	movs	r3, #0
 80066d2:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80066d4:	4b59      	ldr	r3, [pc, #356]	; (800683c <HAL_RCC_GetSysClockFreq+0x180>)
 80066d6:	689b      	ldr	r3, [r3, #8]
 80066d8:	f003 030c 	and.w	r3, r3, #12
 80066dc:	2b08      	cmp	r3, #8
 80066de:	d00d      	beq.n	80066fc <HAL_RCC_GetSysClockFreq+0x40>
 80066e0:	2b08      	cmp	r3, #8
 80066e2:	f200 80a2 	bhi.w	800682a <HAL_RCC_GetSysClockFreq+0x16e>
 80066e6:	2b00      	cmp	r3, #0
 80066e8:	d002      	beq.n	80066f0 <HAL_RCC_GetSysClockFreq+0x34>
 80066ea:	2b04      	cmp	r3, #4
 80066ec:	d003      	beq.n	80066f6 <HAL_RCC_GetSysClockFreq+0x3a>
 80066ee:	e09c      	b.n	800682a <HAL_RCC_GetSysClockFreq+0x16e>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80066f0:	4b53      	ldr	r3, [pc, #332]	; (8006840 <HAL_RCC_GetSysClockFreq+0x184>)
 80066f2:	63bb      	str	r3, [r7, #56]	; 0x38
       break;
 80066f4:	e09c      	b.n	8006830 <HAL_RCC_GetSysClockFreq+0x174>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80066f6:	4b53      	ldr	r3, [pc, #332]	; (8006844 <HAL_RCC_GetSysClockFreq+0x188>)
 80066f8:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 80066fa:	e099      	b.n	8006830 <HAL_RCC_GetSysClockFreq+0x174>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80066fc:	4b4f      	ldr	r3, [pc, #316]	; (800683c <HAL_RCC_GetSysClockFreq+0x180>)
 80066fe:	685b      	ldr	r3, [r3, #4]
 8006700:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8006704:	637b      	str	r3, [r7, #52]	; 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8006706:	4b4d      	ldr	r3, [pc, #308]	; (800683c <HAL_RCC_GetSysClockFreq+0x180>)
 8006708:	685b      	ldr	r3, [r3, #4]
 800670a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800670e:	2b00      	cmp	r3, #0
 8006710:	d027      	beq.n	8006762 <HAL_RCC_GetSysClockFreq+0xa6>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006712:	4b4a      	ldr	r3, [pc, #296]	; (800683c <HAL_RCC_GetSysClockFreq+0x180>)
 8006714:	685b      	ldr	r3, [r3, #4]
 8006716:	099b      	lsrs	r3, r3, #6
 8006718:	2200      	movs	r2, #0
 800671a:	623b      	str	r3, [r7, #32]
 800671c:	627a      	str	r2, [r7, #36]	; 0x24
 800671e:	6a3b      	ldr	r3, [r7, #32]
 8006720:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8006724:	2100      	movs	r1, #0
 8006726:	4b47      	ldr	r3, [pc, #284]	; (8006844 <HAL_RCC_GetSysClockFreq+0x188>)
 8006728:	fb03 f201 	mul.w	r2, r3, r1
 800672c:	2300      	movs	r3, #0
 800672e:	fb00 f303 	mul.w	r3, r0, r3
 8006732:	4413      	add	r3, r2
 8006734:	4a43      	ldr	r2, [pc, #268]	; (8006844 <HAL_RCC_GetSysClockFreq+0x188>)
 8006736:	fba0 2102 	umull	r2, r1, r0, r2
 800673a:	62f9      	str	r1, [r7, #44]	; 0x2c
 800673c:	62ba      	str	r2, [r7, #40]	; 0x28
 800673e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006740:	4413      	add	r3, r2
 8006742:	62fb      	str	r3, [r7, #44]	; 0x2c
 8006744:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006746:	2200      	movs	r2, #0
 8006748:	61bb      	str	r3, [r7, #24]
 800674a:	61fa      	str	r2, [r7, #28]
 800674c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006750:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8006754:	f7fa f9f4 	bl	8000b40 <__aeabi_uldivmod>
 8006758:	4602      	mov	r2, r0
 800675a:	460b      	mov	r3, r1
 800675c:	4613      	mov	r3, r2
 800675e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006760:	e055      	b.n	800680e <HAL_RCC_GetSysClockFreq+0x152>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006762:	4b36      	ldr	r3, [pc, #216]	; (800683c <HAL_RCC_GetSysClockFreq+0x180>)
 8006764:	685b      	ldr	r3, [r3, #4]
 8006766:	099b      	lsrs	r3, r3, #6
 8006768:	2200      	movs	r2, #0
 800676a:	613b      	str	r3, [r7, #16]
 800676c:	617a      	str	r2, [r7, #20]
 800676e:	693b      	ldr	r3, [r7, #16]
 8006770:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8006774:	f04f 0b00 	mov.w	fp, #0
 8006778:	4652      	mov	r2, sl
 800677a:	465b      	mov	r3, fp
 800677c:	f04f 0000 	mov.w	r0, #0
 8006780:	f04f 0100 	mov.w	r1, #0
 8006784:	0159      	lsls	r1, r3, #5
 8006786:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800678a:	0150      	lsls	r0, r2, #5
 800678c:	4602      	mov	r2, r0
 800678e:	460b      	mov	r3, r1
 8006790:	ebb2 080a 	subs.w	r8, r2, sl
 8006794:	eb63 090b 	sbc.w	r9, r3, fp
 8006798:	f04f 0200 	mov.w	r2, #0
 800679c:	f04f 0300 	mov.w	r3, #0
 80067a0:	ea4f 1389 	mov.w	r3, r9, lsl #6
 80067a4:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 80067a8:	ea4f 1288 	mov.w	r2, r8, lsl #6
 80067ac:	ebb2 0408 	subs.w	r4, r2, r8
 80067b0:	eb63 0509 	sbc.w	r5, r3, r9
 80067b4:	f04f 0200 	mov.w	r2, #0
 80067b8:	f04f 0300 	mov.w	r3, #0
 80067bc:	00eb      	lsls	r3, r5, #3
 80067be:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80067c2:	00e2      	lsls	r2, r4, #3
 80067c4:	4614      	mov	r4, r2
 80067c6:	461d      	mov	r5, r3
 80067c8:	eb14 030a 	adds.w	r3, r4, sl
 80067cc:	603b      	str	r3, [r7, #0]
 80067ce:	eb45 030b 	adc.w	r3, r5, fp
 80067d2:	607b      	str	r3, [r7, #4]
 80067d4:	f04f 0200 	mov.w	r2, #0
 80067d8:	f04f 0300 	mov.w	r3, #0
 80067dc:	e9d7 4500 	ldrd	r4, r5, [r7]
 80067e0:	4629      	mov	r1, r5
 80067e2:	028b      	lsls	r3, r1, #10
 80067e4:	4620      	mov	r0, r4
 80067e6:	4629      	mov	r1, r5
 80067e8:	4604      	mov	r4, r0
 80067ea:	ea43 5394 	orr.w	r3, r3, r4, lsr #22
 80067ee:	4601      	mov	r1, r0
 80067f0:	028a      	lsls	r2, r1, #10
 80067f2:	4610      	mov	r0, r2
 80067f4:	4619      	mov	r1, r3
 80067f6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80067f8:	2200      	movs	r2, #0
 80067fa:	60bb      	str	r3, [r7, #8]
 80067fc:	60fa      	str	r2, [r7, #12]
 80067fe:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8006802:	f7fa f99d 	bl	8000b40 <__aeabi_uldivmod>
 8006806:	4602      	mov	r2, r0
 8006808:	460b      	mov	r3, r1
 800680a:	4613      	mov	r3, r2
 800680c:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 800680e:	4b0b      	ldr	r3, [pc, #44]	; (800683c <HAL_RCC_GetSysClockFreq+0x180>)
 8006810:	685b      	ldr	r3, [r3, #4]
 8006812:	0c1b      	lsrs	r3, r3, #16
 8006814:	f003 0303 	and.w	r3, r3, #3
 8006818:	3301      	adds	r3, #1
 800681a:	005b      	lsls	r3, r3, #1
 800681c:	633b      	str	r3, [r7, #48]	; 0x30

      sysclockfreq = pllvco/pllp;
 800681e:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8006820:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006822:	fbb2 f3f3 	udiv	r3, r2, r3
 8006826:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8006828:	e002      	b.n	8006830 <HAL_RCC_GetSysClockFreq+0x174>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800682a:	4b05      	ldr	r3, [pc, #20]	; (8006840 <HAL_RCC_GetSysClockFreq+0x184>)
 800682c:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 800682e:	bf00      	nop
    }
  }
  return sysclockfreq;
 8006830:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 8006832:	4618      	mov	r0, r3
 8006834:	3740      	adds	r7, #64	; 0x40
 8006836:	46bd      	mov	sp, r7
 8006838:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800683c:	40023800 	.word	0x40023800
 8006840:	00f42400 	.word	0x00f42400
 8006844:	017d7840 	.word	0x017d7840

08006848 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006848:	b480      	push	{r7}
 800684a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800684c:	4b02      	ldr	r3, [pc, #8]	; (8006858 <HAL_RCC_GetHCLKFreq+0x10>)
 800684e:	681b      	ldr	r3, [r3, #0]
}
 8006850:	4618      	mov	r0, r3
 8006852:	46bd      	mov	sp, r7
 8006854:	bc80      	pop	{r7}
 8006856:	4770      	bx	lr
 8006858:	2000004c 	.word	0x2000004c

0800685c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800685c:	b580      	push	{r7, lr}
 800685e:	b082      	sub	sp, #8
 8006860:	af00      	add	r7, sp, #0
 8006862:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8006864:	687b      	ldr	r3, [r7, #4]
 8006866:	2b00      	cmp	r3, #0
 8006868:	d101      	bne.n	800686e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800686a:	2301      	movs	r3, #1
 800686c:	e07b      	b.n	8006966 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800686e:	687b      	ldr	r3, [r7, #4]
 8006870:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006872:	2b00      	cmp	r3, #0
 8006874:	d108      	bne.n	8006888 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8006876:	687b      	ldr	r3, [r7, #4]
 8006878:	685b      	ldr	r3, [r3, #4]
 800687a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800687e:	d009      	beq.n	8006894 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8006880:	687b      	ldr	r3, [r7, #4]
 8006882:	2200      	movs	r2, #0
 8006884:	61da      	str	r2, [r3, #28]
 8006886:	e005      	b.n	8006894 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8006888:	687b      	ldr	r3, [r7, #4]
 800688a:	2200      	movs	r2, #0
 800688c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800688e:	687b      	ldr	r3, [r7, #4]
 8006890:	2200      	movs	r2, #0
 8006892:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006894:	687b      	ldr	r3, [r7, #4]
 8006896:	2200      	movs	r2, #0
 8006898:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800689a:	687b      	ldr	r3, [r7, #4]
 800689c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80068a0:	b2db      	uxtb	r3, r3
 80068a2:	2b00      	cmp	r3, #0
 80068a4:	d106      	bne.n	80068b4 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80068a6:	687b      	ldr	r3, [r7, #4]
 80068a8:	2200      	movs	r2, #0
 80068aa:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80068ae:	6878      	ldr	r0, [r7, #4]
 80068b0:	f7fc f9a4 	bl	8002bfc <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80068b4:	687b      	ldr	r3, [r7, #4]
 80068b6:	2202      	movs	r2, #2
 80068b8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80068bc:	687b      	ldr	r3, [r7, #4]
 80068be:	681b      	ldr	r3, [r3, #0]
 80068c0:	681a      	ldr	r2, [r3, #0]
 80068c2:	687b      	ldr	r3, [r7, #4]
 80068c4:	681b      	ldr	r3, [r3, #0]
 80068c6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80068ca:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80068cc:	687b      	ldr	r3, [r7, #4]
 80068ce:	685b      	ldr	r3, [r3, #4]
 80068d0:	f403 7282 	and.w	r2, r3, #260	; 0x104
 80068d4:	687b      	ldr	r3, [r7, #4]
 80068d6:	689b      	ldr	r3, [r3, #8]
 80068d8:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 80068dc:	431a      	orrs	r2, r3
 80068de:	687b      	ldr	r3, [r7, #4]
 80068e0:	68db      	ldr	r3, [r3, #12]
 80068e2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80068e6:	431a      	orrs	r2, r3
 80068e8:	687b      	ldr	r3, [r7, #4]
 80068ea:	691b      	ldr	r3, [r3, #16]
 80068ec:	f003 0302 	and.w	r3, r3, #2
 80068f0:	431a      	orrs	r2, r3
 80068f2:	687b      	ldr	r3, [r7, #4]
 80068f4:	695b      	ldr	r3, [r3, #20]
 80068f6:	f003 0301 	and.w	r3, r3, #1
 80068fa:	431a      	orrs	r2, r3
 80068fc:	687b      	ldr	r3, [r7, #4]
 80068fe:	699b      	ldr	r3, [r3, #24]
 8006900:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006904:	431a      	orrs	r2, r3
 8006906:	687b      	ldr	r3, [r7, #4]
 8006908:	69db      	ldr	r3, [r3, #28]
 800690a:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800690e:	431a      	orrs	r2, r3
 8006910:	687b      	ldr	r3, [r7, #4]
 8006912:	6a1b      	ldr	r3, [r3, #32]
 8006914:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006918:	ea42 0103 	orr.w	r1, r2, r3
 800691c:	687b      	ldr	r3, [r7, #4]
 800691e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006920:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8006924:	687b      	ldr	r3, [r7, #4]
 8006926:	681b      	ldr	r3, [r3, #0]
 8006928:	430a      	orrs	r2, r1
 800692a:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 800692c:	687b      	ldr	r3, [r7, #4]
 800692e:	699b      	ldr	r3, [r3, #24]
 8006930:	0c1b      	lsrs	r3, r3, #16
 8006932:	f003 0104 	and.w	r1, r3, #4
 8006936:	687b      	ldr	r3, [r7, #4]
 8006938:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800693a:	f003 0210 	and.w	r2, r3, #16
 800693e:	687b      	ldr	r3, [r7, #4]
 8006940:	681b      	ldr	r3, [r3, #0]
 8006942:	430a      	orrs	r2, r1
 8006944:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8006946:	687b      	ldr	r3, [r7, #4]
 8006948:	681b      	ldr	r3, [r3, #0]
 800694a:	69da      	ldr	r2, [r3, #28]
 800694c:	687b      	ldr	r3, [r7, #4]
 800694e:	681b      	ldr	r3, [r3, #0]
 8006950:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8006954:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8006956:	687b      	ldr	r3, [r7, #4]
 8006958:	2200      	movs	r2, #0
 800695a:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800695c:	687b      	ldr	r3, [r7, #4]
 800695e:	2201      	movs	r2, #1
 8006960:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8006964:	2300      	movs	r3, #0
}
 8006966:	4618      	mov	r0, r3
 8006968:	3708      	adds	r7, #8
 800696a:	46bd      	mov	sp, r7
 800696c:	bd80      	pop	{r7, pc}

0800696e <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800696e:	b580      	push	{r7, lr}
 8006970:	b088      	sub	sp, #32
 8006972:	af00      	add	r7, sp, #0
 8006974:	60f8      	str	r0, [r7, #12]
 8006976:	60b9      	str	r1, [r7, #8]
 8006978:	603b      	str	r3, [r7, #0]
 800697a:	4613      	mov	r3, r2
 800697c:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800697e:	2300      	movs	r3, #0
 8006980:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8006982:	68fb      	ldr	r3, [r7, #12]
 8006984:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8006988:	2b01      	cmp	r3, #1
 800698a:	d101      	bne.n	8006990 <HAL_SPI_Transmit+0x22>
 800698c:	2302      	movs	r3, #2
 800698e:	e12d      	b.n	8006bec <HAL_SPI_Transmit+0x27e>
 8006990:	68fb      	ldr	r3, [r7, #12]
 8006992:	2201      	movs	r2, #1
 8006994:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006998:	f7fc fbc8 	bl	800312c <HAL_GetTick>
 800699c:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 800699e:	88fb      	ldrh	r3, [r7, #6]
 80069a0:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 80069a2:	68fb      	ldr	r3, [r7, #12]
 80069a4:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80069a8:	b2db      	uxtb	r3, r3
 80069aa:	2b01      	cmp	r3, #1
 80069ac:	d002      	beq.n	80069b4 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 80069ae:	2302      	movs	r3, #2
 80069b0:	77fb      	strb	r3, [r7, #31]
    goto error;
 80069b2:	e116      	b.n	8006be2 <HAL_SPI_Transmit+0x274>
  }

  if ((pData == NULL) || (Size == 0U))
 80069b4:	68bb      	ldr	r3, [r7, #8]
 80069b6:	2b00      	cmp	r3, #0
 80069b8:	d002      	beq.n	80069c0 <HAL_SPI_Transmit+0x52>
 80069ba:	88fb      	ldrh	r3, [r7, #6]
 80069bc:	2b00      	cmp	r3, #0
 80069be:	d102      	bne.n	80069c6 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 80069c0:	2301      	movs	r3, #1
 80069c2:	77fb      	strb	r3, [r7, #31]
    goto error;
 80069c4:	e10d      	b.n	8006be2 <HAL_SPI_Transmit+0x274>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80069c6:	68fb      	ldr	r3, [r7, #12]
 80069c8:	2203      	movs	r2, #3
 80069ca:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80069ce:	68fb      	ldr	r3, [r7, #12]
 80069d0:	2200      	movs	r2, #0
 80069d2:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 80069d4:	68fb      	ldr	r3, [r7, #12]
 80069d6:	68ba      	ldr	r2, [r7, #8]
 80069d8:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 80069da:	68fb      	ldr	r3, [r7, #12]
 80069dc:	88fa      	ldrh	r2, [r7, #6]
 80069de:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 80069e0:	68fb      	ldr	r3, [r7, #12]
 80069e2:	88fa      	ldrh	r2, [r7, #6]
 80069e4:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80069e6:	68fb      	ldr	r3, [r7, #12]
 80069e8:	2200      	movs	r2, #0
 80069ea:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 80069ec:	68fb      	ldr	r3, [r7, #12]
 80069ee:	2200      	movs	r2, #0
 80069f0:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 80069f2:	68fb      	ldr	r3, [r7, #12]
 80069f4:	2200      	movs	r2, #0
 80069f6:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 80069f8:	68fb      	ldr	r3, [r7, #12]
 80069fa:	2200      	movs	r2, #0
 80069fc:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 80069fe:	68fb      	ldr	r3, [r7, #12]
 8006a00:	2200      	movs	r2, #0
 8006a02:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006a04:	68fb      	ldr	r3, [r7, #12]
 8006a06:	689b      	ldr	r3, [r3, #8]
 8006a08:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006a0c:	d10f      	bne.n	8006a2e <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8006a0e:	68fb      	ldr	r3, [r7, #12]
 8006a10:	681b      	ldr	r3, [r3, #0]
 8006a12:	681a      	ldr	r2, [r3, #0]
 8006a14:	68fb      	ldr	r3, [r7, #12]
 8006a16:	681b      	ldr	r3, [r3, #0]
 8006a18:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006a1c:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8006a1e:	68fb      	ldr	r3, [r7, #12]
 8006a20:	681b      	ldr	r3, [r3, #0]
 8006a22:	681a      	ldr	r2, [r3, #0]
 8006a24:	68fb      	ldr	r3, [r7, #12]
 8006a26:	681b      	ldr	r3, [r3, #0]
 8006a28:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8006a2c:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006a2e:	68fb      	ldr	r3, [r7, #12]
 8006a30:	681b      	ldr	r3, [r3, #0]
 8006a32:	681b      	ldr	r3, [r3, #0]
 8006a34:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006a38:	2b40      	cmp	r3, #64	; 0x40
 8006a3a:	d007      	beq.n	8006a4c <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006a3c:	68fb      	ldr	r3, [r7, #12]
 8006a3e:	681b      	ldr	r3, [r3, #0]
 8006a40:	681a      	ldr	r2, [r3, #0]
 8006a42:	68fb      	ldr	r3, [r7, #12]
 8006a44:	681b      	ldr	r3, [r3, #0]
 8006a46:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006a4a:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8006a4c:	68fb      	ldr	r3, [r7, #12]
 8006a4e:	68db      	ldr	r3, [r3, #12]
 8006a50:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006a54:	d14f      	bne.n	8006af6 <HAL_SPI_Transmit+0x188>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006a56:	68fb      	ldr	r3, [r7, #12]
 8006a58:	685b      	ldr	r3, [r3, #4]
 8006a5a:	2b00      	cmp	r3, #0
 8006a5c:	d002      	beq.n	8006a64 <HAL_SPI_Transmit+0xf6>
 8006a5e:	8afb      	ldrh	r3, [r7, #22]
 8006a60:	2b01      	cmp	r3, #1
 8006a62:	d142      	bne.n	8006aea <HAL_SPI_Transmit+0x17c>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006a64:	68fb      	ldr	r3, [r7, #12]
 8006a66:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006a68:	881a      	ldrh	r2, [r3, #0]
 8006a6a:	68fb      	ldr	r3, [r7, #12]
 8006a6c:	681b      	ldr	r3, [r3, #0]
 8006a6e:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8006a70:	68fb      	ldr	r3, [r7, #12]
 8006a72:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006a74:	1c9a      	adds	r2, r3, #2
 8006a76:	68fb      	ldr	r3, [r7, #12]
 8006a78:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8006a7a:	68fb      	ldr	r3, [r7, #12]
 8006a7c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006a7e:	b29b      	uxth	r3, r3
 8006a80:	3b01      	subs	r3, #1
 8006a82:	b29a      	uxth	r2, r3
 8006a84:	68fb      	ldr	r3, [r7, #12]
 8006a86:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8006a88:	e02f      	b.n	8006aea <HAL_SPI_Transmit+0x17c>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8006a8a:	68fb      	ldr	r3, [r7, #12]
 8006a8c:	681b      	ldr	r3, [r3, #0]
 8006a8e:	689b      	ldr	r3, [r3, #8]
 8006a90:	f003 0302 	and.w	r3, r3, #2
 8006a94:	2b02      	cmp	r3, #2
 8006a96:	d112      	bne.n	8006abe <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006a98:	68fb      	ldr	r3, [r7, #12]
 8006a9a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006a9c:	881a      	ldrh	r2, [r3, #0]
 8006a9e:	68fb      	ldr	r3, [r7, #12]
 8006aa0:	681b      	ldr	r3, [r3, #0]
 8006aa2:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006aa4:	68fb      	ldr	r3, [r7, #12]
 8006aa6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006aa8:	1c9a      	adds	r2, r3, #2
 8006aaa:	68fb      	ldr	r3, [r7, #12]
 8006aac:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8006aae:	68fb      	ldr	r3, [r7, #12]
 8006ab0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006ab2:	b29b      	uxth	r3, r3
 8006ab4:	3b01      	subs	r3, #1
 8006ab6:	b29a      	uxth	r2, r3
 8006ab8:	68fb      	ldr	r3, [r7, #12]
 8006aba:	86da      	strh	r2, [r3, #54]	; 0x36
 8006abc:	e015      	b.n	8006aea <HAL_SPI_Transmit+0x17c>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006abe:	f7fc fb35 	bl	800312c <HAL_GetTick>
 8006ac2:	4602      	mov	r2, r0
 8006ac4:	69bb      	ldr	r3, [r7, #24]
 8006ac6:	1ad3      	subs	r3, r2, r3
 8006ac8:	683a      	ldr	r2, [r7, #0]
 8006aca:	429a      	cmp	r2, r3
 8006acc:	d803      	bhi.n	8006ad6 <HAL_SPI_Transmit+0x168>
 8006ace:	683b      	ldr	r3, [r7, #0]
 8006ad0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006ad4:	d102      	bne.n	8006adc <HAL_SPI_Transmit+0x16e>
 8006ad6:	683b      	ldr	r3, [r7, #0]
 8006ad8:	2b00      	cmp	r3, #0
 8006ada:	d106      	bne.n	8006aea <HAL_SPI_Transmit+0x17c>
        {
          errorcode = HAL_TIMEOUT;
 8006adc:	2303      	movs	r3, #3
 8006ade:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 8006ae0:	68fb      	ldr	r3, [r7, #12]
 8006ae2:	2201      	movs	r2, #1
 8006ae4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
          goto error;
 8006ae8:	e07b      	b.n	8006be2 <HAL_SPI_Transmit+0x274>
    while (hspi->TxXferCount > 0U)
 8006aea:	68fb      	ldr	r3, [r7, #12]
 8006aec:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006aee:	b29b      	uxth	r3, r3
 8006af0:	2b00      	cmp	r3, #0
 8006af2:	d1ca      	bne.n	8006a8a <HAL_SPI_Transmit+0x11c>
 8006af4:	e050      	b.n	8006b98 <HAL_SPI_Transmit+0x22a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006af6:	68fb      	ldr	r3, [r7, #12]
 8006af8:	685b      	ldr	r3, [r3, #4]
 8006afa:	2b00      	cmp	r3, #0
 8006afc:	d002      	beq.n	8006b04 <HAL_SPI_Transmit+0x196>
 8006afe:	8afb      	ldrh	r3, [r7, #22]
 8006b00:	2b01      	cmp	r3, #1
 8006b02:	d144      	bne.n	8006b8e <HAL_SPI_Transmit+0x220>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8006b04:	68fb      	ldr	r3, [r7, #12]
 8006b06:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006b08:	68fb      	ldr	r3, [r7, #12]
 8006b0a:	681b      	ldr	r3, [r3, #0]
 8006b0c:	330c      	adds	r3, #12
 8006b0e:	7812      	ldrb	r2, [r2, #0]
 8006b10:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8006b12:	68fb      	ldr	r3, [r7, #12]
 8006b14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006b16:	1c5a      	adds	r2, r3, #1
 8006b18:	68fb      	ldr	r3, [r7, #12]
 8006b1a:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8006b1c:	68fb      	ldr	r3, [r7, #12]
 8006b1e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006b20:	b29b      	uxth	r3, r3
 8006b22:	3b01      	subs	r3, #1
 8006b24:	b29a      	uxth	r2, r3
 8006b26:	68fb      	ldr	r3, [r7, #12]
 8006b28:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8006b2a:	e030      	b.n	8006b8e <HAL_SPI_Transmit+0x220>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8006b2c:	68fb      	ldr	r3, [r7, #12]
 8006b2e:	681b      	ldr	r3, [r3, #0]
 8006b30:	689b      	ldr	r3, [r3, #8]
 8006b32:	f003 0302 	and.w	r3, r3, #2
 8006b36:	2b02      	cmp	r3, #2
 8006b38:	d113      	bne.n	8006b62 <HAL_SPI_Transmit+0x1f4>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8006b3a:	68fb      	ldr	r3, [r7, #12]
 8006b3c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006b3e:	68fb      	ldr	r3, [r7, #12]
 8006b40:	681b      	ldr	r3, [r3, #0]
 8006b42:	330c      	adds	r3, #12
 8006b44:	7812      	ldrb	r2, [r2, #0]
 8006b46:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8006b48:	68fb      	ldr	r3, [r7, #12]
 8006b4a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006b4c:	1c5a      	adds	r2, r3, #1
 8006b4e:	68fb      	ldr	r3, [r7, #12]
 8006b50:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8006b52:	68fb      	ldr	r3, [r7, #12]
 8006b54:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006b56:	b29b      	uxth	r3, r3
 8006b58:	3b01      	subs	r3, #1
 8006b5a:	b29a      	uxth	r2, r3
 8006b5c:	68fb      	ldr	r3, [r7, #12]
 8006b5e:	86da      	strh	r2, [r3, #54]	; 0x36
 8006b60:	e015      	b.n	8006b8e <HAL_SPI_Transmit+0x220>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006b62:	f7fc fae3 	bl	800312c <HAL_GetTick>
 8006b66:	4602      	mov	r2, r0
 8006b68:	69bb      	ldr	r3, [r7, #24]
 8006b6a:	1ad3      	subs	r3, r2, r3
 8006b6c:	683a      	ldr	r2, [r7, #0]
 8006b6e:	429a      	cmp	r2, r3
 8006b70:	d803      	bhi.n	8006b7a <HAL_SPI_Transmit+0x20c>
 8006b72:	683b      	ldr	r3, [r7, #0]
 8006b74:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006b78:	d102      	bne.n	8006b80 <HAL_SPI_Transmit+0x212>
 8006b7a:	683b      	ldr	r3, [r7, #0]
 8006b7c:	2b00      	cmp	r3, #0
 8006b7e:	d106      	bne.n	8006b8e <HAL_SPI_Transmit+0x220>
        {
          errorcode = HAL_TIMEOUT;
 8006b80:	2303      	movs	r3, #3
 8006b82:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 8006b84:	68fb      	ldr	r3, [r7, #12]
 8006b86:	2201      	movs	r2, #1
 8006b88:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
          goto error;
 8006b8c:	e029      	b.n	8006be2 <HAL_SPI_Transmit+0x274>
    while (hspi->TxXferCount > 0U)
 8006b8e:	68fb      	ldr	r3, [r7, #12]
 8006b90:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006b92:	b29b      	uxth	r3, r3
 8006b94:	2b00      	cmp	r3, #0
 8006b96:	d1c9      	bne.n	8006b2c <HAL_SPI_Transmit+0x1be>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8006b98:	69ba      	ldr	r2, [r7, #24]
 8006b9a:	6839      	ldr	r1, [r7, #0]
 8006b9c:	68f8      	ldr	r0, [r7, #12]
 8006b9e:	f000 fbae 	bl	80072fe <SPI_EndRxTxTransaction>
 8006ba2:	4603      	mov	r3, r0
 8006ba4:	2b00      	cmp	r3, #0
 8006ba6:	d002      	beq.n	8006bae <HAL_SPI_Transmit+0x240>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006ba8:	68fb      	ldr	r3, [r7, #12]
 8006baa:	2220      	movs	r2, #32
 8006bac:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8006bae:	68fb      	ldr	r3, [r7, #12]
 8006bb0:	689b      	ldr	r3, [r3, #8]
 8006bb2:	2b00      	cmp	r3, #0
 8006bb4:	d10a      	bne.n	8006bcc <HAL_SPI_Transmit+0x25e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8006bb6:	2300      	movs	r3, #0
 8006bb8:	613b      	str	r3, [r7, #16]
 8006bba:	68fb      	ldr	r3, [r7, #12]
 8006bbc:	681b      	ldr	r3, [r3, #0]
 8006bbe:	68db      	ldr	r3, [r3, #12]
 8006bc0:	613b      	str	r3, [r7, #16]
 8006bc2:	68fb      	ldr	r3, [r7, #12]
 8006bc4:	681b      	ldr	r3, [r3, #0]
 8006bc6:	689b      	ldr	r3, [r3, #8]
 8006bc8:	613b      	str	r3, [r7, #16]
 8006bca:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006bcc:	68fb      	ldr	r3, [r7, #12]
 8006bce:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006bd0:	2b00      	cmp	r3, #0
 8006bd2:	d002      	beq.n	8006bda <HAL_SPI_Transmit+0x26c>
  {
    errorcode = HAL_ERROR;
 8006bd4:	2301      	movs	r3, #1
 8006bd6:	77fb      	strb	r3, [r7, #31]
 8006bd8:	e003      	b.n	8006be2 <HAL_SPI_Transmit+0x274>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8006bda:	68fb      	ldr	r3, [r7, #12]
 8006bdc:	2201      	movs	r2, #1
 8006bde:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

error:
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8006be2:	68fb      	ldr	r3, [r7, #12]
 8006be4:	2200      	movs	r2, #0
 8006be6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8006bea:	7ffb      	ldrb	r3, [r7, #31]
}
 8006bec:	4618      	mov	r0, r3
 8006bee:	3720      	adds	r7, #32
 8006bf0:	46bd      	mov	sp, r7
 8006bf2:	bd80      	pop	{r7, pc}

08006bf4 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006bf4:	b580      	push	{r7, lr}
 8006bf6:	b088      	sub	sp, #32
 8006bf8:	af02      	add	r7, sp, #8
 8006bfa:	60f8      	str	r0, [r7, #12]
 8006bfc:	60b9      	str	r1, [r7, #8]
 8006bfe:	603b      	str	r3, [r7, #0]
 8006c00:	4613      	mov	r3, r2
 8006c02:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8006c04:	2300      	movs	r3, #0
 8006c06:	75fb      	strb	r3, [r7, #23]

  if (hspi->State != HAL_SPI_STATE_READY)
 8006c08:	68fb      	ldr	r3, [r7, #12]
 8006c0a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8006c0e:	b2db      	uxtb	r3, r3
 8006c10:	2b01      	cmp	r3, #1
 8006c12:	d002      	beq.n	8006c1a <HAL_SPI_Receive+0x26>
  {
    errorcode = HAL_BUSY;
 8006c14:	2302      	movs	r3, #2
 8006c16:	75fb      	strb	r3, [r7, #23]
    goto error;
 8006c18:	e0fb      	b.n	8006e12 <HAL_SPI_Receive+0x21e>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8006c1a:	68fb      	ldr	r3, [r7, #12]
 8006c1c:	685b      	ldr	r3, [r3, #4]
 8006c1e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006c22:	d112      	bne.n	8006c4a <HAL_SPI_Receive+0x56>
 8006c24:	68fb      	ldr	r3, [r7, #12]
 8006c26:	689b      	ldr	r3, [r3, #8]
 8006c28:	2b00      	cmp	r3, #0
 8006c2a:	d10e      	bne.n	8006c4a <HAL_SPI_Receive+0x56>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8006c2c:	68fb      	ldr	r3, [r7, #12]
 8006c2e:	2204      	movs	r2, #4
 8006c30:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8006c34:	88fa      	ldrh	r2, [r7, #6]
 8006c36:	683b      	ldr	r3, [r7, #0]
 8006c38:	9300      	str	r3, [sp, #0]
 8006c3a:	4613      	mov	r3, r2
 8006c3c:	68ba      	ldr	r2, [r7, #8]
 8006c3e:	68b9      	ldr	r1, [r7, #8]
 8006c40:	68f8      	ldr	r0, [r7, #12]
 8006c42:	f000 f8ef 	bl	8006e24 <HAL_SPI_TransmitReceive>
 8006c46:	4603      	mov	r3, r0
 8006c48:	e0e8      	b.n	8006e1c <HAL_SPI_Receive+0x228>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8006c4a:	68fb      	ldr	r3, [r7, #12]
 8006c4c:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8006c50:	2b01      	cmp	r3, #1
 8006c52:	d101      	bne.n	8006c58 <HAL_SPI_Receive+0x64>
 8006c54:	2302      	movs	r3, #2
 8006c56:	e0e1      	b.n	8006e1c <HAL_SPI_Receive+0x228>
 8006c58:	68fb      	ldr	r3, [r7, #12]
 8006c5a:	2201      	movs	r2, #1
 8006c5c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006c60:	f7fc fa64 	bl	800312c <HAL_GetTick>
 8006c64:	6138      	str	r0, [r7, #16]

  if ((pData == NULL) || (Size == 0U))
 8006c66:	68bb      	ldr	r3, [r7, #8]
 8006c68:	2b00      	cmp	r3, #0
 8006c6a:	d002      	beq.n	8006c72 <HAL_SPI_Receive+0x7e>
 8006c6c:	88fb      	ldrh	r3, [r7, #6]
 8006c6e:	2b00      	cmp	r3, #0
 8006c70:	d102      	bne.n	8006c78 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 8006c72:	2301      	movs	r3, #1
 8006c74:	75fb      	strb	r3, [r7, #23]
    goto error;
 8006c76:	e0cc      	b.n	8006e12 <HAL_SPI_Receive+0x21e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8006c78:	68fb      	ldr	r3, [r7, #12]
 8006c7a:	2204      	movs	r2, #4
 8006c7c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006c80:	68fb      	ldr	r3, [r7, #12]
 8006c82:	2200      	movs	r2, #0
 8006c84:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8006c86:	68fb      	ldr	r3, [r7, #12]
 8006c88:	68ba      	ldr	r2, [r7, #8]
 8006c8a:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 8006c8c:	68fb      	ldr	r3, [r7, #12]
 8006c8e:	88fa      	ldrh	r2, [r7, #6]
 8006c90:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 8006c92:	68fb      	ldr	r3, [r7, #12]
 8006c94:	88fa      	ldrh	r2, [r7, #6]
 8006c96:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8006c98:	68fb      	ldr	r3, [r7, #12]
 8006c9a:	2200      	movs	r2, #0
 8006c9c:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 8006c9e:	68fb      	ldr	r3, [r7, #12]
 8006ca0:	2200      	movs	r2, #0
 8006ca2:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 8006ca4:	68fb      	ldr	r3, [r7, #12]
 8006ca6:	2200      	movs	r2, #0
 8006ca8:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 8006caa:	68fb      	ldr	r3, [r7, #12]
 8006cac:	2200      	movs	r2, #0
 8006cae:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8006cb0:	68fb      	ldr	r3, [r7, #12]
 8006cb2:	2200      	movs	r2, #0
 8006cb4:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006cb6:	68fb      	ldr	r3, [r7, #12]
 8006cb8:	689b      	ldr	r3, [r3, #8]
 8006cba:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006cbe:	d10f      	bne.n	8006ce0 <HAL_SPI_Receive+0xec>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8006cc0:	68fb      	ldr	r3, [r7, #12]
 8006cc2:	681b      	ldr	r3, [r3, #0]
 8006cc4:	681a      	ldr	r2, [r3, #0]
 8006cc6:	68fb      	ldr	r3, [r7, #12]
 8006cc8:	681b      	ldr	r3, [r3, #0]
 8006cca:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006cce:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8006cd0:	68fb      	ldr	r3, [r7, #12]
 8006cd2:	681b      	ldr	r3, [r3, #0]
 8006cd4:	681a      	ldr	r2, [r3, #0]
 8006cd6:	68fb      	ldr	r3, [r7, #12]
 8006cd8:	681b      	ldr	r3, [r3, #0]
 8006cda:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8006cde:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006ce0:	68fb      	ldr	r3, [r7, #12]
 8006ce2:	681b      	ldr	r3, [r3, #0]
 8006ce4:	681b      	ldr	r3, [r3, #0]
 8006ce6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006cea:	2b40      	cmp	r3, #64	; 0x40
 8006cec:	d007      	beq.n	8006cfe <HAL_SPI_Receive+0x10a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006cee:	68fb      	ldr	r3, [r7, #12]
 8006cf0:	681b      	ldr	r3, [r3, #0]
 8006cf2:	681a      	ldr	r2, [r3, #0]
 8006cf4:	68fb      	ldr	r3, [r7, #12]
 8006cf6:	681b      	ldr	r3, [r3, #0]
 8006cf8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006cfc:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8006cfe:	68fb      	ldr	r3, [r7, #12]
 8006d00:	68db      	ldr	r3, [r3, #12]
 8006d02:	2b00      	cmp	r3, #0
 8006d04:	d16a      	bne.n	8006ddc <HAL_SPI_Receive+0x1e8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8006d06:	e032      	b.n	8006d6e <HAL_SPI_Receive+0x17a>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8006d08:	68fb      	ldr	r3, [r7, #12]
 8006d0a:	681b      	ldr	r3, [r3, #0]
 8006d0c:	689b      	ldr	r3, [r3, #8]
 8006d0e:	f003 0301 	and.w	r3, r3, #1
 8006d12:	2b01      	cmp	r3, #1
 8006d14:	d115      	bne.n	8006d42 <HAL_SPI_Receive+0x14e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8006d16:	68fb      	ldr	r3, [r7, #12]
 8006d18:	681b      	ldr	r3, [r3, #0]
 8006d1a:	f103 020c 	add.w	r2, r3, #12
 8006d1e:	68fb      	ldr	r3, [r7, #12]
 8006d20:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006d22:	7812      	ldrb	r2, [r2, #0]
 8006d24:	b2d2      	uxtb	r2, r2
 8006d26:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8006d28:	68fb      	ldr	r3, [r7, #12]
 8006d2a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006d2c:	1c5a      	adds	r2, r3, #1
 8006d2e:	68fb      	ldr	r3, [r7, #12]
 8006d30:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8006d32:	68fb      	ldr	r3, [r7, #12]
 8006d34:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006d36:	b29b      	uxth	r3, r3
 8006d38:	3b01      	subs	r3, #1
 8006d3a:	b29a      	uxth	r2, r3
 8006d3c:	68fb      	ldr	r3, [r7, #12]
 8006d3e:	87da      	strh	r2, [r3, #62]	; 0x3e
 8006d40:	e015      	b.n	8006d6e <HAL_SPI_Receive+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006d42:	f7fc f9f3 	bl	800312c <HAL_GetTick>
 8006d46:	4602      	mov	r2, r0
 8006d48:	693b      	ldr	r3, [r7, #16]
 8006d4a:	1ad3      	subs	r3, r2, r3
 8006d4c:	683a      	ldr	r2, [r7, #0]
 8006d4e:	429a      	cmp	r2, r3
 8006d50:	d803      	bhi.n	8006d5a <HAL_SPI_Receive+0x166>
 8006d52:	683b      	ldr	r3, [r7, #0]
 8006d54:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006d58:	d102      	bne.n	8006d60 <HAL_SPI_Receive+0x16c>
 8006d5a:	683b      	ldr	r3, [r7, #0]
 8006d5c:	2b00      	cmp	r3, #0
 8006d5e:	d106      	bne.n	8006d6e <HAL_SPI_Receive+0x17a>
        {
          errorcode = HAL_TIMEOUT;
 8006d60:	2303      	movs	r3, #3
 8006d62:	75fb      	strb	r3, [r7, #23]
          hspi->State = HAL_SPI_STATE_READY;
 8006d64:	68fb      	ldr	r3, [r7, #12]
 8006d66:	2201      	movs	r2, #1
 8006d68:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
          goto error;
 8006d6c:	e051      	b.n	8006e12 <HAL_SPI_Receive+0x21e>
    while (hspi->RxXferCount > 0U)
 8006d6e:	68fb      	ldr	r3, [r7, #12]
 8006d70:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006d72:	b29b      	uxth	r3, r3
 8006d74:	2b00      	cmp	r3, #0
 8006d76:	d1c7      	bne.n	8006d08 <HAL_SPI_Receive+0x114>
 8006d78:	e035      	b.n	8006de6 <HAL_SPI_Receive+0x1f2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8006d7a:	68fb      	ldr	r3, [r7, #12]
 8006d7c:	681b      	ldr	r3, [r3, #0]
 8006d7e:	689b      	ldr	r3, [r3, #8]
 8006d80:	f003 0301 	and.w	r3, r3, #1
 8006d84:	2b01      	cmp	r3, #1
 8006d86:	d113      	bne.n	8006db0 <HAL_SPI_Receive+0x1bc>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8006d88:	68fb      	ldr	r3, [r7, #12]
 8006d8a:	681b      	ldr	r3, [r3, #0]
 8006d8c:	68da      	ldr	r2, [r3, #12]
 8006d8e:	68fb      	ldr	r3, [r7, #12]
 8006d90:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006d92:	b292      	uxth	r2, r2
 8006d94:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8006d96:	68fb      	ldr	r3, [r7, #12]
 8006d98:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006d9a:	1c9a      	adds	r2, r3, #2
 8006d9c:	68fb      	ldr	r3, [r7, #12]
 8006d9e:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8006da0:	68fb      	ldr	r3, [r7, #12]
 8006da2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006da4:	b29b      	uxth	r3, r3
 8006da6:	3b01      	subs	r3, #1
 8006da8:	b29a      	uxth	r2, r3
 8006daa:	68fb      	ldr	r3, [r7, #12]
 8006dac:	87da      	strh	r2, [r3, #62]	; 0x3e
 8006dae:	e015      	b.n	8006ddc <HAL_SPI_Receive+0x1e8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006db0:	f7fc f9bc 	bl	800312c <HAL_GetTick>
 8006db4:	4602      	mov	r2, r0
 8006db6:	693b      	ldr	r3, [r7, #16]
 8006db8:	1ad3      	subs	r3, r2, r3
 8006dba:	683a      	ldr	r2, [r7, #0]
 8006dbc:	429a      	cmp	r2, r3
 8006dbe:	d803      	bhi.n	8006dc8 <HAL_SPI_Receive+0x1d4>
 8006dc0:	683b      	ldr	r3, [r7, #0]
 8006dc2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006dc6:	d102      	bne.n	8006dce <HAL_SPI_Receive+0x1da>
 8006dc8:	683b      	ldr	r3, [r7, #0]
 8006dca:	2b00      	cmp	r3, #0
 8006dcc:	d106      	bne.n	8006ddc <HAL_SPI_Receive+0x1e8>
        {
          errorcode = HAL_TIMEOUT;
 8006dce:	2303      	movs	r3, #3
 8006dd0:	75fb      	strb	r3, [r7, #23]
          hspi->State = HAL_SPI_STATE_READY;
 8006dd2:	68fb      	ldr	r3, [r7, #12]
 8006dd4:	2201      	movs	r2, #1
 8006dd6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
          goto error;
 8006dda:	e01a      	b.n	8006e12 <HAL_SPI_Receive+0x21e>
    while (hspi->RxXferCount > 0U)
 8006ddc:	68fb      	ldr	r3, [r7, #12]
 8006dde:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006de0:	b29b      	uxth	r3, r3
 8006de2:	2b00      	cmp	r3, #0
 8006de4:	d1c9      	bne.n	8006d7a <HAL_SPI_Receive+0x186>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8006de6:	693a      	ldr	r2, [r7, #16]
 8006de8:	6839      	ldr	r1, [r7, #0]
 8006dea:	68f8      	ldr	r0, [r7, #12]
 8006dec:	f000 fa52 	bl	8007294 <SPI_EndRxTransaction>
 8006df0:	4603      	mov	r3, r0
 8006df2:	2b00      	cmp	r3, #0
 8006df4:	d002      	beq.n	8006dfc <HAL_SPI_Receive+0x208>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006df6:	68fb      	ldr	r3, [r7, #12]
 8006df8:	2220      	movs	r2, #32
 8006dfa:	655a      	str	r2, [r3, #84]	; 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006dfc:	68fb      	ldr	r3, [r7, #12]
 8006dfe:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006e00:	2b00      	cmp	r3, #0
 8006e02:	d002      	beq.n	8006e0a <HAL_SPI_Receive+0x216>
  {
    errorcode = HAL_ERROR;
 8006e04:	2301      	movs	r3, #1
 8006e06:	75fb      	strb	r3, [r7, #23]
 8006e08:	e003      	b.n	8006e12 <HAL_SPI_Receive+0x21e>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8006e0a:	68fb      	ldr	r3, [r7, #12]
 8006e0c:	2201      	movs	r2, #1
 8006e0e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

error :
  __HAL_UNLOCK(hspi);
 8006e12:	68fb      	ldr	r3, [r7, #12]
 8006e14:	2200      	movs	r2, #0
 8006e16:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8006e1a:	7dfb      	ldrb	r3, [r7, #23]
}
 8006e1c:	4618      	mov	r0, r3
 8006e1e:	3718      	adds	r7, #24
 8006e20:	46bd      	mov	sp, r7
 8006e22:	bd80      	pop	{r7, pc}

08006e24 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8006e24:	b580      	push	{r7, lr}
 8006e26:	b08c      	sub	sp, #48	; 0x30
 8006e28:	af00      	add	r7, sp, #0
 8006e2a:	60f8      	str	r0, [r7, #12]
 8006e2c:	60b9      	str	r1, [r7, #8]
 8006e2e:	607a      	str	r2, [r7, #4]
 8006e30:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8006e32:	2301      	movs	r3, #1
 8006e34:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8006e36:	2300      	movs	r3, #0
 8006e38:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8006e3c:	68fb      	ldr	r3, [r7, #12]
 8006e3e:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8006e42:	2b01      	cmp	r3, #1
 8006e44:	d101      	bne.n	8006e4a <HAL_SPI_TransmitReceive+0x26>
 8006e46:	2302      	movs	r3, #2
 8006e48:	e198      	b.n	800717c <HAL_SPI_TransmitReceive+0x358>
 8006e4a:	68fb      	ldr	r3, [r7, #12]
 8006e4c:	2201      	movs	r2, #1
 8006e4e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006e52:	f7fc f96b 	bl	800312c <HAL_GetTick>
 8006e56:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8006e58:	68fb      	ldr	r3, [r7, #12]
 8006e5a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8006e5e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 8006e62:	68fb      	ldr	r3, [r7, #12]
 8006e64:	685b      	ldr	r3, [r3, #4]
 8006e66:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8006e68:	887b      	ldrh	r3, [r7, #2]
 8006e6a:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8006e6c:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8006e70:	2b01      	cmp	r3, #1
 8006e72:	d00f      	beq.n	8006e94 <HAL_SPI_TransmitReceive+0x70>
 8006e74:	69fb      	ldr	r3, [r7, #28]
 8006e76:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006e7a:	d107      	bne.n	8006e8c <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8006e7c:	68fb      	ldr	r3, [r7, #12]
 8006e7e:	689b      	ldr	r3, [r3, #8]
 8006e80:	2b00      	cmp	r3, #0
 8006e82:	d103      	bne.n	8006e8c <HAL_SPI_TransmitReceive+0x68>
 8006e84:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8006e88:	2b04      	cmp	r3, #4
 8006e8a:	d003      	beq.n	8006e94 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 8006e8c:	2302      	movs	r3, #2
 8006e8e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8006e92:	e16d      	b.n	8007170 <HAL_SPI_TransmitReceive+0x34c>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8006e94:	68bb      	ldr	r3, [r7, #8]
 8006e96:	2b00      	cmp	r3, #0
 8006e98:	d005      	beq.n	8006ea6 <HAL_SPI_TransmitReceive+0x82>
 8006e9a:	687b      	ldr	r3, [r7, #4]
 8006e9c:	2b00      	cmp	r3, #0
 8006e9e:	d002      	beq.n	8006ea6 <HAL_SPI_TransmitReceive+0x82>
 8006ea0:	887b      	ldrh	r3, [r7, #2]
 8006ea2:	2b00      	cmp	r3, #0
 8006ea4:	d103      	bne.n	8006eae <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 8006ea6:	2301      	movs	r3, #1
 8006ea8:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8006eac:	e160      	b.n	8007170 <HAL_SPI_TransmitReceive+0x34c>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8006eae:	68fb      	ldr	r3, [r7, #12]
 8006eb0:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8006eb4:	b2db      	uxtb	r3, r3
 8006eb6:	2b04      	cmp	r3, #4
 8006eb8:	d003      	beq.n	8006ec2 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8006eba:	68fb      	ldr	r3, [r7, #12]
 8006ebc:	2205      	movs	r2, #5
 8006ebe:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006ec2:	68fb      	ldr	r3, [r7, #12]
 8006ec4:	2200      	movs	r2, #0
 8006ec6:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8006ec8:	68fb      	ldr	r3, [r7, #12]
 8006eca:	687a      	ldr	r2, [r7, #4]
 8006ecc:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 8006ece:	68fb      	ldr	r3, [r7, #12]
 8006ed0:	887a      	ldrh	r2, [r7, #2]
 8006ed2:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 8006ed4:	68fb      	ldr	r3, [r7, #12]
 8006ed6:	887a      	ldrh	r2, [r7, #2]
 8006ed8:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8006eda:	68fb      	ldr	r3, [r7, #12]
 8006edc:	68ba      	ldr	r2, [r7, #8]
 8006ede:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 8006ee0:	68fb      	ldr	r3, [r7, #12]
 8006ee2:	887a      	ldrh	r2, [r7, #2]
 8006ee4:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8006ee6:	68fb      	ldr	r3, [r7, #12]
 8006ee8:	887a      	ldrh	r2, [r7, #2]
 8006eea:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8006eec:	68fb      	ldr	r3, [r7, #12]
 8006eee:	2200      	movs	r2, #0
 8006ef0:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8006ef2:	68fb      	ldr	r3, [r7, #12]
 8006ef4:	2200      	movs	r2, #0
 8006ef6:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006ef8:	68fb      	ldr	r3, [r7, #12]
 8006efa:	681b      	ldr	r3, [r3, #0]
 8006efc:	681b      	ldr	r3, [r3, #0]
 8006efe:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006f02:	2b40      	cmp	r3, #64	; 0x40
 8006f04:	d007      	beq.n	8006f16 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006f06:	68fb      	ldr	r3, [r7, #12]
 8006f08:	681b      	ldr	r3, [r3, #0]
 8006f0a:	681a      	ldr	r2, [r3, #0]
 8006f0c:	68fb      	ldr	r3, [r7, #12]
 8006f0e:	681b      	ldr	r3, [r3, #0]
 8006f10:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006f14:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8006f16:	68fb      	ldr	r3, [r7, #12]
 8006f18:	68db      	ldr	r3, [r3, #12]
 8006f1a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006f1e:	d17c      	bne.n	800701a <HAL_SPI_TransmitReceive+0x1f6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006f20:	68fb      	ldr	r3, [r7, #12]
 8006f22:	685b      	ldr	r3, [r3, #4]
 8006f24:	2b00      	cmp	r3, #0
 8006f26:	d002      	beq.n	8006f2e <HAL_SPI_TransmitReceive+0x10a>
 8006f28:	8b7b      	ldrh	r3, [r7, #26]
 8006f2a:	2b01      	cmp	r3, #1
 8006f2c:	d16a      	bne.n	8007004 <HAL_SPI_TransmitReceive+0x1e0>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006f2e:	68fb      	ldr	r3, [r7, #12]
 8006f30:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006f32:	881a      	ldrh	r2, [r3, #0]
 8006f34:	68fb      	ldr	r3, [r7, #12]
 8006f36:	681b      	ldr	r3, [r3, #0]
 8006f38:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8006f3a:	68fb      	ldr	r3, [r7, #12]
 8006f3c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006f3e:	1c9a      	adds	r2, r3, #2
 8006f40:	68fb      	ldr	r3, [r7, #12]
 8006f42:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8006f44:	68fb      	ldr	r3, [r7, #12]
 8006f46:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006f48:	b29b      	uxth	r3, r3
 8006f4a:	3b01      	subs	r3, #1
 8006f4c:	b29a      	uxth	r2, r3
 8006f4e:	68fb      	ldr	r3, [r7, #12]
 8006f50:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006f52:	e057      	b.n	8007004 <HAL_SPI_TransmitReceive+0x1e0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8006f54:	68fb      	ldr	r3, [r7, #12]
 8006f56:	681b      	ldr	r3, [r3, #0]
 8006f58:	689b      	ldr	r3, [r3, #8]
 8006f5a:	f003 0302 	and.w	r3, r3, #2
 8006f5e:	2b02      	cmp	r3, #2
 8006f60:	d11b      	bne.n	8006f9a <HAL_SPI_TransmitReceive+0x176>
 8006f62:	68fb      	ldr	r3, [r7, #12]
 8006f64:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006f66:	b29b      	uxth	r3, r3
 8006f68:	2b00      	cmp	r3, #0
 8006f6a:	d016      	beq.n	8006f9a <HAL_SPI_TransmitReceive+0x176>
 8006f6c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006f6e:	2b01      	cmp	r3, #1
 8006f70:	d113      	bne.n	8006f9a <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006f72:	68fb      	ldr	r3, [r7, #12]
 8006f74:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006f76:	881a      	ldrh	r2, [r3, #0]
 8006f78:	68fb      	ldr	r3, [r7, #12]
 8006f7a:	681b      	ldr	r3, [r3, #0]
 8006f7c:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006f7e:	68fb      	ldr	r3, [r7, #12]
 8006f80:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006f82:	1c9a      	adds	r2, r3, #2
 8006f84:	68fb      	ldr	r3, [r7, #12]
 8006f86:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8006f88:	68fb      	ldr	r3, [r7, #12]
 8006f8a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006f8c:	b29b      	uxth	r3, r3
 8006f8e:	3b01      	subs	r3, #1
 8006f90:	b29a      	uxth	r2, r3
 8006f92:	68fb      	ldr	r3, [r7, #12]
 8006f94:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8006f96:	2300      	movs	r3, #0
 8006f98:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8006f9a:	68fb      	ldr	r3, [r7, #12]
 8006f9c:	681b      	ldr	r3, [r3, #0]
 8006f9e:	689b      	ldr	r3, [r3, #8]
 8006fa0:	f003 0301 	and.w	r3, r3, #1
 8006fa4:	2b01      	cmp	r3, #1
 8006fa6:	d119      	bne.n	8006fdc <HAL_SPI_TransmitReceive+0x1b8>
 8006fa8:	68fb      	ldr	r3, [r7, #12]
 8006faa:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006fac:	b29b      	uxth	r3, r3
 8006fae:	2b00      	cmp	r3, #0
 8006fb0:	d014      	beq.n	8006fdc <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8006fb2:	68fb      	ldr	r3, [r7, #12]
 8006fb4:	681b      	ldr	r3, [r3, #0]
 8006fb6:	68da      	ldr	r2, [r3, #12]
 8006fb8:	68fb      	ldr	r3, [r7, #12]
 8006fba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006fbc:	b292      	uxth	r2, r2
 8006fbe:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8006fc0:	68fb      	ldr	r3, [r7, #12]
 8006fc2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006fc4:	1c9a      	adds	r2, r3, #2
 8006fc6:	68fb      	ldr	r3, [r7, #12]
 8006fc8:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8006fca:	68fb      	ldr	r3, [r7, #12]
 8006fcc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006fce:	b29b      	uxth	r3, r3
 8006fd0:	3b01      	subs	r3, #1
 8006fd2:	b29a      	uxth	r2, r3
 8006fd4:	68fb      	ldr	r3, [r7, #12]
 8006fd6:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8006fd8:	2301      	movs	r3, #1
 8006fda:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8006fdc:	f7fc f8a6 	bl	800312c <HAL_GetTick>
 8006fe0:	4602      	mov	r2, r0
 8006fe2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006fe4:	1ad3      	subs	r3, r2, r3
 8006fe6:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8006fe8:	429a      	cmp	r2, r3
 8006fea:	d80b      	bhi.n	8007004 <HAL_SPI_TransmitReceive+0x1e0>
 8006fec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006fee:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006ff2:	d007      	beq.n	8007004 <HAL_SPI_TransmitReceive+0x1e0>
      {
        errorcode = HAL_TIMEOUT;
 8006ff4:	2303      	movs	r3, #3
 8006ff6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        hspi->State = HAL_SPI_STATE_READY;
 8006ffa:	68fb      	ldr	r3, [r7, #12]
 8006ffc:	2201      	movs	r2, #1
 8006ffe:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
        goto error;
 8007002:	e0b5      	b.n	8007170 <HAL_SPI_TransmitReceive+0x34c>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007004:	68fb      	ldr	r3, [r7, #12]
 8007006:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007008:	b29b      	uxth	r3, r3
 800700a:	2b00      	cmp	r3, #0
 800700c:	d1a2      	bne.n	8006f54 <HAL_SPI_TransmitReceive+0x130>
 800700e:	68fb      	ldr	r3, [r7, #12]
 8007010:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007012:	b29b      	uxth	r3, r3
 8007014:	2b00      	cmp	r3, #0
 8007016:	d19d      	bne.n	8006f54 <HAL_SPI_TransmitReceive+0x130>
 8007018:	e080      	b.n	800711c <HAL_SPI_TransmitReceive+0x2f8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800701a:	68fb      	ldr	r3, [r7, #12]
 800701c:	685b      	ldr	r3, [r3, #4]
 800701e:	2b00      	cmp	r3, #0
 8007020:	d002      	beq.n	8007028 <HAL_SPI_TransmitReceive+0x204>
 8007022:	8b7b      	ldrh	r3, [r7, #26]
 8007024:	2b01      	cmp	r3, #1
 8007026:	d16f      	bne.n	8007108 <HAL_SPI_TransmitReceive+0x2e4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8007028:	68fb      	ldr	r3, [r7, #12]
 800702a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800702c:	68fb      	ldr	r3, [r7, #12]
 800702e:	681b      	ldr	r3, [r3, #0]
 8007030:	330c      	adds	r3, #12
 8007032:	7812      	ldrb	r2, [r2, #0]
 8007034:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8007036:	68fb      	ldr	r3, [r7, #12]
 8007038:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800703a:	1c5a      	adds	r2, r3, #1
 800703c:	68fb      	ldr	r3, [r7, #12]
 800703e:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8007040:	68fb      	ldr	r3, [r7, #12]
 8007042:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007044:	b29b      	uxth	r3, r3
 8007046:	3b01      	subs	r3, #1
 8007048:	b29a      	uxth	r2, r3
 800704a:	68fb      	ldr	r3, [r7, #12]
 800704c:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800704e:	e05b      	b.n	8007108 <HAL_SPI_TransmitReceive+0x2e4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8007050:	68fb      	ldr	r3, [r7, #12]
 8007052:	681b      	ldr	r3, [r3, #0]
 8007054:	689b      	ldr	r3, [r3, #8]
 8007056:	f003 0302 	and.w	r3, r3, #2
 800705a:	2b02      	cmp	r3, #2
 800705c:	d11c      	bne.n	8007098 <HAL_SPI_TransmitReceive+0x274>
 800705e:	68fb      	ldr	r3, [r7, #12]
 8007060:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007062:	b29b      	uxth	r3, r3
 8007064:	2b00      	cmp	r3, #0
 8007066:	d017      	beq.n	8007098 <HAL_SPI_TransmitReceive+0x274>
 8007068:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800706a:	2b01      	cmp	r3, #1
 800706c:	d114      	bne.n	8007098 <HAL_SPI_TransmitReceive+0x274>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800706e:	68fb      	ldr	r3, [r7, #12]
 8007070:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007072:	68fb      	ldr	r3, [r7, #12]
 8007074:	681b      	ldr	r3, [r3, #0]
 8007076:	330c      	adds	r3, #12
 8007078:	7812      	ldrb	r2, [r2, #0]
 800707a:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800707c:	68fb      	ldr	r3, [r7, #12]
 800707e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007080:	1c5a      	adds	r2, r3, #1
 8007082:	68fb      	ldr	r3, [r7, #12]
 8007084:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8007086:	68fb      	ldr	r3, [r7, #12]
 8007088:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800708a:	b29b      	uxth	r3, r3
 800708c:	3b01      	subs	r3, #1
 800708e:	b29a      	uxth	r2, r3
 8007090:	68fb      	ldr	r3, [r7, #12]
 8007092:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8007094:	2300      	movs	r3, #0
 8007096:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8007098:	68fb      	ldr	r3, [r7, #12]
 800709a:	681b      	ldr	r3, [r3, #0]
 800709c:	689b      	ldr	r3, [r3, #8]
 800709e:	f003 0301 	and.w	r3, r3, #1
 80070a2:	2b01      	cmp	r3, #1
 80070a4:	d119      	bne.n	80070da <HAL_SPI_TransmitReceive+0x2b6>
 80070a6:	68fb      	ldr	r3, [r7, #12]
 80070a8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80070aa:	b29b      	uxth	r3, r3
 80070ac:	2b00      	cmp	r3, #0
 80070ae:	d014      	beq.n	80070da <HAL_SPI_TransmitReceive+0x2b6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 80070b0:	68fb      	ldr	r3, [r7, #12]
 80070b2:	681b      	ldr	r3, [r3, #0]
 80070b4:	68da      	ldr	r2, [r3, #12]
 80070b6:	68fb      	ldr	r3, [r7, #12]
 80070b8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80070ba:	b2d2      	uxtb	r2, r2
 80070bc:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 80070be:	68fb      	ldr	r3, [r7, #12]
 80070c0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80070c2:	1c5a      	adds	r2, r3, #1
 80070c4:	68fb      	ldr	r3, [r7, #12]
 80070c6:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80070c8:	68fb      	ldr	r3, [r7, #12]
 80070ca:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80070cc:	b29b      	uxth	r3, r3
 80070ce:	3b01      	subs	r3, #1
 80070d0:	b29a      	uxth	r2, r3
 80070d2:	68fb      	ldr	r3, [r7, #12]
 80070d4:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80070d6:	2301      	movs	r3, #1
 80070d8:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 80070da:	f7fc f827 	bl	800312c <HAL_GetTick>
 80070de:	4602      	mov	r2, r0
 80070e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80070e2:	1ad3      	subs	r3, r2, r3
 80070e4:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80070e6:	429a      	cmp	r2, r3
 80070e8:	d803      	bhi.n	80070f2 <HAL_SPI_TransmitReceive+0x2ce>
 80070ea:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80070ec:	f1b3 3fff 	cmp.w	r3, #4294967295
 80070f0:	d102      	bne.n	80070f8 <HAL_SPI_TransmitReceive+0x2d4>
 80070f2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80070f4:	2b00      	cmp	r3, #0
 80070f6:	d107      	bne.n	8007108 <HAL_SPI_TransmitReceive+0x2e4>
      {
        errorcode = HAL_TIMEOUT;
 80070f8:	2303      	movs	r3, #3
 80070fa:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        hspi->State = HAL_SPI_STATE_READY;
 80070fe:	68fb      	ldr	r3, [r7, #12]
 8007100:	2201      	movs	r2, #1
 8007102:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
        goto error;
 8007106:	e033      	b.n	8007170 <HAL_SPI_TransmitReceive+0x34c>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007108:	68fb      	ldr	r3, [r7, #12]
 800710a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800710c:	b29b      	uxth	r3, r3
 800710e:	2b00      	cmp	r3, #0
 8007110:	d19e      	bne.n	8007050 <HAL_SPI_TransmitReceive+0x22c>
 8007112:	68fb      	ldr	r3, [r7, #12]
 8007114:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007116:	b29b      	uxth	r3, r3
 8007118:	2b00      	cmp	r3, #0
 800711a:	d199      	bne.n	8007050 <HAL_SPI_TransmitReceive+0x22c>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800711c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800711e:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8007120:	68f8      	ldr	r0, [r7, #12]
 8007122:	f000 f8ec 	bl	80072fe <SPI_EndRxTxTransaction>
 8007126:	4603      	mov	r3, r0
 8007128:	2b00      	cmp	r3, #0
 800712a:	d006      	beq.n	800713a <HAL_SPI_TransmitReceive+0x316>
  {
    errorcode = HAL_ERROR;
 800712c:	2301      	movs	r3, #1
 800712e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8007132:	68fb      	ldr	r3, [r7, #12]
 8007134:	2220      	movs	r2, #32
 8007136:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8007138:	e01a      	b.n	8007170 <HAL_SPI_TransmitReceive+0x34c>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800713a:	68fb      	ldr	r3, [r7, #12]
 800713c:	689b      	ldr	r3, [r3, #8]
 800713e:	2b00      	cmp	r3, #0
 8007140:	d10a      	bne.n	8007158 <HAL_SPI_TransmitReceive+0x334>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8007142:	2300      	movs	r3, #0
 8007144:	617b      	str	r3, [r7, #20]
 8007146:	68fb      	ldr	r3, [r7, #12]
 8007148:	681b      	ldr	r3, [r3, #0]
 800714a:	68db      	ldr	r3, [r3, #12]
 800714c:	617b      	str	r3, [r7, #20]
 800714e:	68fb      	ldr	r3, [r7, #12]
 8007150:	681b      	ldr	r3, [r3, #0]
 8007152:	689b      	ldr	r3, [r3, #8]
 8007154:	617b      	str	r3, [r7, #20]
 8007156:	697b      	ldr	r3, [r7, #20]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8007158:	68fb      	ldr	r3, [r7, #12]
 800715a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800715c:	2b00      	cmp	r3, #0
 800715e:	d003      	beq.n	8007168 <HAL_SPI_TransmitReceive+0x344>
  {
    errorcode = HAL_ERROR;
 8007160:	2301      	movs	r3, #1
 8007162:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8007166:	e003      	b.n	8007170 <HAL_SPI_TransmitReceive+0x34c>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8007168:	68fb      	ldr	r3, [r7, #12]
 800716a:	2201      	movs	r2, #1
 800716c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }
  
error :
  __HAL_UNLOCK(hspi);
 8007170:	68fb      	ldr	r3, [r7, #12]
 8007172:	2200      	movs	r2, #0
 8007174:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8007178:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 800717c:	4618      	mov	r0, r3
 800717e:	3730      	adds	r7, #48	; 0x30
 8007180:	46bd      	mov	sp, r7
 8007182:	bd80      	pop	{r7, pc}

08007184 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8007184:	b580      	push	{r7, lr}
 8007186:	b088      	sub	sp, #32
 8007188:	af00      	add	r7, sp, #0
 800718a:	60f8      	str	r0, [r7, #12]
 800718c:	60b9      	str	r1, [r7, #8]
 800718e:	603b      	str	r3, [r7, #0]
 8007190:	4613      	mov	r3, r2
 8007192:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8007194:	f7fb ffca 	bl	800312c <HAL_GetTick>
 8007198:	4602      	mov	r2, r0
 800719a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800719c:	1a9b      	subs	r3, r3, r2
 800719e:	683a      	ldr	r2, [r7, #0]
 80071a0:	4413      	add	r3, r2
 80071a2:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80071a4:	f7fb ffc2 	bl	800312c <HAL_GetTick>
 80071a8:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80071aa:	4b39      	ldr	r3, [pc, #228]	; (8007290 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80071ac:	681b      	ldr	r3, [r3, #0]
 80071ae:	015b      	lsls	r3, r3, #5
 80071b0:	0d1b      	lsrs	r3, r3, #20
 80071b2:	69fa      	ldr	r2, [r7, #28]
 80071b4:	fb02 f303 	mul.w	r3, r2, r3
 80071b8:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80071ba:	e054      	b.n	8007266 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 80071bc:	683b      	ldr	r3, [r7, #0]
 80071be:	f1b3 3fff 	cmp.w	r3, #4294967295
 80071c2:	d050      	beq.n	8007266 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80071c4:	f7fb ffb2 	bl	800312c <HAL_GetTick>
 80071c8:	4602      	mov	r2, r0
 80071ca:	69bb      	ldr	r3, [r7, #24]
 80071cc:	1ad3      	subs	r3, r2, r3
 80071ce:	69fa      	ldr	r2, [r7, #28]
 80071d0:	429a      	cmp	r2, r3
 80071d2:	d902      	bls.n	80071da <SPI_WaitFlagStateUntilTimeout+0x56>
 80071d4:	69fb      	ldr	r3, [r7, #28]
 80071d6:	2b00      	cmp	r3, #0
 80071d8:	d13d      	bne.n	8007256 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80071da:	68fb      	ldr	r3, [r7, #12]
 80071dc:	681b      	ldr	r3, [r3, #0]
 80071de:	685a      	ldr	r2, [r3, #4]
 80071e0:	68fb      	ldr	r3, [r7, #12]
 80071e2:	681b      	ldr	r3, [r3, #0]
 80071e4:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80071e8:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80071ea:	68fb      	ldr	r3, [r7, #12]
 80071ec:	685b      	ldr	r3, [r3, #4]
 80071ee:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80071f2:	d111      	bne.n	8007218 <SPI_WaitFlagStateUntilTimeout+0x94>
 80071f4:	68fb      	ldr	r3, [r7, #12]
 80071f6:	689b      	ldr	r3, [r3, #8]
 80071f8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80071fc:	d004      	beq.n	8007208 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80071fe:	68fb      	ldr	r3, [r7, #12]
 8007200:	689b      	ldr	r3, [r3, #8]
 8007202:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007206:	d107      	bne.n	8007218 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8007208:	68fb      	ldr	r3, [r7, #12]
 800720a:	681b      	ldr	r3, [r3, #0]
 800720c:	681a      	ldr	r2, [r3, #0]
 800720e:	68fb      	ldr	r3, [r7, #12]
 8007210:	681b      	ldr	r3, [r3, #0]
 8007212:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007216:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8007218:	68fb      	ldr	r3, [r7, #12]
 800721a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800721c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007220:	d10f      	bne.n	8007242 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8007222:	68fb      	ldr	r3, [r7, #12]
 8007224:	681b      	ldr	r3, [r3, #0]
 8007226:	681a      	ldr	r2, [r3, #0]
 8007228:	68fb      	ldr	r3, [r7, #12]
 800722a:	681b      	ldr	r3, [r3, #0]
 800722c:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8007230:	601a      	str	r2, [r3, #0]
 8007232:	68fb      	ldr	r3, [r7, #12]
 8007234:	681b      	ldr	r3, [r3, #0]
 8007236:	681a      	ldr	r2, [r3, #0]
 8007238:	68fb      	ldr	r3, [r7, #12]
 800723a:	681b      	ldr	r3, [r3, #0]
 800723c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8007240:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8007242:	68fb      	ldr	r3, [r7, #12]
 8007244:	2201      	movs	r2, #1
 8007246:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800724a:	68fb      	ldr	r3, [r7, #12]
 800724c:	2200      	movs	r2, #0
 800724e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8007252:	2303      	movs	r3, #3
 8007254:	e017      	b.n	8007286 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8007256:	697b      	ldr	r3, [r7, #20]
 8007258:	2b00      	cmp	r3, #0
 800725a:	d101      	bne.n	8007260 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 800725c:	2300      	movs	r3, #0
 800725e:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8007260:	697b      	ldr	r3, [r7, #20]
 8007262:	3b01      	subs	r3, #1
 8007264:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8007266:	68fb      	ldr	r3, [r7, #12]
 8007268:	681b      	ldr	r3, [r3, #0]
 800726a:	689a      	ldr	r2, [r3, #8]
 800726c:	68bb      	ldr	r3, [r7, #8]
 800726e:	4013      	ands	r3, r2
 8007270:	68ba      	ldr	r2, [r7, #8]
 8007272:	429a      	cmp	r2, r3
 8007274:	bf0c      	ite	eq
 8007276:	2301      	moveq	r3, #1
 8007278:	2300      	movne	r3, #0
 800727a:	b2db      	uxtb	r3, r3
 800727c:	461a      	mov	r2, r3
 800727e:	79fb      	ldrb	r3, [r7, #7]
 8007280:	429a      	cmp	r2, r3
 8007282:	d19b      	bne.n	80071bc <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8007284:	2300      	movs	r3, #0
}
 8007286:	4618      	mov	r0, r3
 8007288:	3720      	adds	r7, #32
 800728a:	46bd      	mov	sp, r7
 800728c:	bd80      	pop	{r7, pc}
 800728e:	bf00      	nop
 8007290:	2000004c 	.word	0x2000004c

08007294 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8007294:	b580      	push	{r7, lr}
 8007296:	b086      	sub	sp, #24
 8007298:	af02      	add	r7, sp, #8
 800729a:	60f8      	str	r0, [r7, #12]
 800729c:	60b9      	str	r1, [r7, #8]
 800729e:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80072a0:	68fb      	ldr	r3, [r7, #12]
 80072a2:	685b      	ldr	r3, [r3, #4]
 80072a4:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80072a8:	d111      	bne.n	80072ce <SPI_EndRxTransaction+0x3a>
 80072aa:	68fb      	ldr	r3, [r7, #12]
 80072ac:	689b      	ldr	r3, [r3, #8]
 80072ae:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80072b2:	d004      	beq.n	80072be <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80072b4:	68fb      	ldr	r3, [r7, #12]
 80072b6:	689b      	ldr	r3, [r3, #8]
 80072b8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80072bc:	d107      	bne.n	80072ce <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 80072be:	68fb      	ldr	r3, [r7, #12]
 80072c0:	681b      	ldr	r3, [r3, #0]
 80072c2:	681a      	ldr	r2, [r3, #0]
 80072c4:	68fb      	ldr	r3, [r7, #12]
 80072c6:	681b      	ldr	r3, [r3, #0]
 80072c8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80072cc:	601a      	str	r2, [r3, #0]
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80072ce:	687b      	ldr	r3, [r7, #4]
 80072d0:	9300      	str	r3, [sp, #0]
 80072d2:	68bb      	ldr	r3, [r7, #8]
 80072d4:	2200      	movs	r2, #0
 80072d6:	2180      	movs	r1, #128	; 0x80
 80072d8:	68f8      	ldr	r0, [r7, #12]
 80072da:	f7ff ff53 	bl	8007184 <SPI_WaitFlagStateUntilTimeout>
 80072de:	4603      	mov	r3, r0
 80072e0:	2b00      	cmp	r3, #0
 80072e2:	d007      	beq.n	80072f4 <SPI_EndRxTransaction+0x60>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80072e4:	68fb      	ldr	r3, [r7, #12]
 80072e6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80072e8:	f043 0220 	orr.w	r2, r3, #32
 80072ec:	68fb      	ldr	r3, [r7, #12]
 80072ee:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_TIMEOUT;
 80072f0:	2303      	movs	r3, #3
 80072f2:	e000      	b.n	80072f6 <SPI_EndRxTransaction+0x62>
  }
  return HAL_OK;
 80072f4:	2300      	movs	r3, #0
}
 80072f6:	4618      	mov	r0, r3
 80072f8:	3710      	adds	r7, #16
 80072fa:	46bd      	mov	sp, r7
 80072fc:	bd80      	pop	{r7, pc}

080072fe <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80072fe:	b580      	push	{r7, lr}
 8007300:	b086      	sub	sp, #24
 8007302:	af02      	add	r7, sp, #8
 8007304:	60f8      	str	r0, [r7, #12]
 8007306:	60b9      	str	r1, [r7, #8]
 8007308:	607a      	str	r2, [r7, #4]
  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800730a:	687b      	ldr	r3, [r7, #4]
 800730c:	9300      	str	r3, [sp, #0]
 800730e:	68bb      	ldr	r3, [r7, #8]
 8007310:	2200      	movs	r2, #0
 8007312:	2180      	movs	r1, #128	; 0x80
 8007314:	68f8      	ldr	r0, [r7, #12]
 8007316:	f7ff ff35 	bl	8007184 <SPI_WaitFlagStateUntilTimeout>
 800731a:	4603      	mov	r3, r0
 800731c:	2b00      	cmp	r3, #0
 800731e:	d007      	beq.n	8007330 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007320:	68fb      	ldr	r3, [r7, #12]
 8007322:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007324:	f043 0220 	orr.w	r2, r3, #32
 8007328:	68fb      	ldr	r3, [r7, #12]
 800732a:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_TIMEOUT;
 800732c:	2303      	movs	r3, #3
 800732e:	e000      	b.n	8007332 <SPI_EndRxTxTransaction+0x34>
  }
  return HAL_OK;
 8007330:	2300      	movs	r3, #0
}
 8007332:	4618      	mov	r0, r3
 8007334:	3710      	adds	r7, #16
 8007336:	46bd      	mov	sp, r7
 8007338:	bd80      	pop	{r7, pc}

0800733a <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800733a:	b580      	push	{r7, lr}
 800733c:	b082      	sub	sp, #8
 800733e:	af00      	add	r7, sp, #0
 8007340:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007342:	687b      	ldr	r3, [r7, #4]
 8007344:	2b00      	cmp	r3, #0
 8007346:	d101      	bne.n	800734c <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8007348:	2301      	movs	r3, #1
 800734a:	e041      	b.n	80073d0 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800734c:	687b      	ldr	r3, [r7, #4]
 800734e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007352:	b2db      	uxtb	r3, r3
 8007354:	2b00      	cmp	r3, #0
 8007356:	d106      	bne.n	8007366 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007358:	687b      	ldr	r3, [r7, #4]
 800735a:	2200      	movs	r2, #0
 800735c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8007360:	6878      	ldr	r0, [r7, #4]
 8007362:	f7fb fe2f 	bl	8002fc4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007366:	687b      	ldr	r3, [r7, #4]
 8007368:	2202      	movs	r2, #2
 800736a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800736e:	687b      	ldr	r3, [r7, #4]
 8007370:	681a      	ldr	r2, [r3, #0]
 8007372:	687b      	ldr	r3, [r7, #4]
 8007374:	3304      	adds	r3, #4
 8007376:	4619      	mov	r1, r3
 8007378:	4610      	mov	r0, r2
 800737a:	f000 fa8f 	bl	800789c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800737e:	687b      	ldr	r3, [r7, #4]
 8007380:	2201      	movs	r2, #1
 8007382:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007386:	687b      	ldr	r3, [r7, #4]
 8007388:	2201      	movs	r2, #1
 800738a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800738e:	687b      	ldr	r3, [r7, #4]
 8007390:	2201      	movs	r2, #1
 8007392:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8007396:	687b      	ldr	r3, [r7, #4]
 8007398:	2201      	movs	r2, #1
 800739a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800739e:	687b      	ldr	r3, [r7, #4]
 80073a0:	2201      	movs	r2, #1
 80073a2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80073a6:	687b      	ldr	r3, [r7, #4]
 80073a8:	2201      	movs	r2, #1
 80073aa:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80073ae:	687b      	ldr	r3, [r7, #4]
 80073b0:	2201      	movs	r2, #1
 80073b2:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80073b6:	687b      	ldr	r3, [r7, #4]
 80073b8:	2201      	movs	r2, #1
 80073ba:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80073be:	687b      	ldr	r3, [r7, #4]
 80073c0:	2201      	movs	r2, #1
 80073c2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80073c6:	687b      	ldr	r3, [r7, #4]
 80073c8:	2201      	movs	r2, #1
 80073ca:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80073ce:	2300      	movs	r3, #0
}
 80073d0:	4618      	mov	r0, r3
 80073d2:	3708      	adds	r7, #8
 80073d4:	46bd      	mov	sp, r7
 80073d6:	bd80      	pop	{r7, pc}

080073d8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80073d8:	b480      	push	{r7}
 80073da:	b085      	sub	sp, #20
 80073dc:	af00      	add	r7, sp, #0
 80073de:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80073e0:	687b      	ldr	r3, [r7, #4]
 80073e2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80073e6:	b2db      	uxtb	r3, r3
 80073e8:	2b01      	cmp	r3, #1
 80073ea:	d001      	beq.n	80073f0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80073ec:	2301      	movs	r3, #1
 80073ee:	e04e      	b.n	800748e <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80073f0:	687b      	ldr	r3, [r7, #4]
 80073f2:	2202      	movs	r2, #2
 80073f4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80073f8:	687b      	ldr	r3, [r7, #4]
 80073fa:	681b      	ldr	r3, [r3, #0]
 80073fc:	68da      	ldr	r2, [r3, #12]
 80073fe:	687b      	ldr	r3, [r7, #4]
 8007400:	681b      	ldr	r3, [r3, #0]
 8007402:	f042 0201 	orr.w	r2, r2, #1
 8007406:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007408:	687b      	ldr	r3, [r7, #4]
 800740a:	681b      	ldr	r3, [r3, #0]
 800740c:	4a22      	ldr	r2, [pc, #136]	; (8007498 <HAL_TIM_Base_Start_IT+0xc0>)
 800740e:	4293      	cmp	r3, r2
 8007410:	d022      	beq.n	8007458 <HAL_TIM_Base_Start_IT+0x80>
 8007412:	687b      	ldr	r3, [r7, #4]
 8007414:	681b      	ldr	r3, [r3, #0]
 8007416:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800741a:	d01d      	beq.n	8007458 <HAL_TIM_Base_Start_IT+0x80>
 800741c:	687b      	ldr	r3, [r7, #4]
 800741e:	681b      	ldr	r3, [r3, #0]
 8007420:	4a1e      	ldr	r2, [pc, #120]	; (800749c <HAL_TIM_Base_Start_IT+0xc4>)
 8007422:	4293      	cmp	r3, r2
 8007424:	d018      	beq.n	8007458 <HAL_TIM_Base_Start_IT+0x80>
 8007426:	687b      	ldr	r3, [r7, #4]
 8007428:	681b      	ldr	r3, [r3, #0]
 800742a:	4a1d      	ldr	r2, [pc, #116]	; (80074a0 <HAL_TIM_Base_Start_IT+0xc8>)
 800742c:	4293      	cmp	r3, r2
 800742e:	d013      	beq.n	8007458 <HAL_TIM_Base_Start_IT+0x80>
 8007430:	687b      	ldr	r3, [r7, #4]
 8007432:	681b      	ldr	r3, [r3, #0]
 8007434:	4a1b      	ldr	r2, [pc, #108]	; (80074a4 <HAL_TIM_Base_Start_IT+0xcc>)
 8007436:	4293      	cmp	r3, r2
 8007438:	d00e      	beq.n	8007458 <HAL_TIM_Base_Start_IT+0x80>
 800743a:	687b      	ldr	r3, [r7, #4]
 800743c:	681b      	ldr	r3, [r3, #0]
 800743e:	4a1a      	ldr	r2, [pc, #104]	; (80074a8 <HAL_TIM_Base_Start_IT+0xd0>)
 8007440:	4293      	cmp	r3, r2
 8007442:	d009      	beq.n	8007458 <HAL_TIM_Base_Start_IT+0x80>
 8007444:	687b      	ldr	r3, [r7, #4]
 8007446:	681b      	ldr	r3, [r3, #0]
 8007448:	4a18      	ldr	r2, [pc, #96]	; (80074ac <HAL_TIM_Base_Start_IT+0xd4>)
 800744a:	4293      	cmp	r3, r2
 800744c:	d004      	beq.n	8007458 <HAL_TIM_Base_Start_IT+0x80>
 800744e:	687b      	ldr	r3, [r7, #4]
 8007450:	681b      	ldr	r3, [r3, #0]
 8007452:	4a17      	ldr	r2, [pc, #92]	; (80074b0 <HAL_TIM_Base_Start_IT+0xd8>)
 8007454:	4293      	cmp	r3, r2
 8007456:	d111      	bne.n	800747c <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007458:	687b      	ldr	r3, [r7, #4]
 800745a:	681b      	ldr	r3, [r3, #0]
 800745c:	689b      	ldr	r3, [r3, #8]
 800745e:	f003 0307 	and.w	r3, r3, #7
 8007462:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007464:	68fb      	ldr	r3, [r7, #12]
 8007466:	2b06      	cmp	r3, #6
 8007468:	d010      	beq.n	800748c <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 800746a:	687b      	ldr	r3, [r7, #4]
 800746c:	681b      	ldr	r3, [r3, #0]
 800746e:	681a      	ldr	r2, [r3, #0]
 8007470:	687b      	ldr	r3, [r7, #4]
 8007472:	681b      	ldr	r3, [r3, #0]
 8007474:	f042 0201 	orr.w	r2, r2, #1
 8007478:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800747a:	e007      	b.n	800748c <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800747c:	687b      	ldr	r3, [r7, #4]
 800747e:	681b      	ldr	r3, [r3, #0]
 8007480:	681a      	ldr	r2, [r3, #0]
 8007482:	687b      	ldr	r3, [r7, #4]
 8007484:	681b      	ldr	r3, [r3, #0]
 8007486:	f042 0201 	orr.w	r2, r2, #1
 800748a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800748c:	2300      	movs	r3, #0
}
 800748e:	4618      	mov	r0, r3
 8007490:	3714      	adds	r7, #20
 8007492:	46bd      	mov	sp, r7
 8007494:	bc80      	pop	{r7}
 8007496:	4770      	bx	lr
 8007498:	40010000 	.word	0x40010000
 800749c:	40000400 	.word	0x40000400
 80074a0:	40000800 	.word	0x40000800
 80074a4:	40000c00 	.word	0x40000c00
 80074a8:	40010400 	.word	0x40010400
 80074ac:	40014000 	.word	0x40014000
 80074b0:	40001800 	.word	0x40001800

080074b4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80074b4:	b580      	push	{r7, lr}
 80074b6:	b082      	sub	sp, #8
 80074b8:	af00      	add	r7, sp, #0
 80074ba:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80074bc:	687b      	ldr	r3, [r7, #4]
 80074be:	681b      	ldr	r3, [r3, #0]
 80074c0:	691b      	ldr	r3, [r3, #16]
 80074c2:	f003 0302 	and.w	r3, r3, #2
 80074c6:	2b02      	cmp	r3, #2
 80074c8:	d122      	bne.n	8007510 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80074ca:	687b      	ldr	r3, [r7, #4]
 80074cc:	681b      	ldr	r3, [r3, #0]
 80074ce:	68db      	ldr	r3, [r3, #12]
 80074d0:	f003 0302 	and.w	r3, r3, #2
 80074d4:	2b02      	cmp	r3, #2
 80074d6:	d11b      	bne.n	8007510 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80074d8:	687b      	ldr	r3, [r7, #4]
 80074da:	681b      	ldr	r3, [r3, #0]
 80074dc:	f06f 0202 	mvn.w	r2, #2
 80074e0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80074e2:	687b      	ldr	r3, [r7, #4]
 80074e4:	2201      	movs	r2, #1
 80074e6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80074e8:	687b      	ldr	r3, [r7, #4]
 80074ea:	681b      	ldr	r3, [r3, #0]
 80074ec:	699b      	ldr	r3, [r3, #24]
 80074ee:	f003 0303 	and.w	r3, r3, #3
 80074f2:	2b00      	cmp	r3, #0
 80074f4:	d003      	beq.n	80074fe <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80074f6:	6878      	ldr	r0, [r7, #4]
 80074f8:	f000 f9b4 	bl	8007864 <HAL_TIM_IC_CaptureCallback>
 80074fc:	e005      	b.n	800750a <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80074fe:	6878      	ldr	r0, [r7, #4]
 8007500:	f000 f9a7 	bl	8007852 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007504:	6878      	ldr	r0, [r7, #4]
 8007506:	f000 f9b6 	bl	8007876 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800750a:	687b      	ldr	r3, [r7, #4]
 800750c:	2200      	movs	r2, #0
 800750e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8007510:	687b      	ldr	r3, [r7, #4]
 8007512:	681b      	ldr	r3, [r3, #0]
 8007514:	691b      	ldr	r3, [r3, #16]
 8007516:	f003 0304 	and.w	r3, r3, #4
 800751a:	2b04      	cmp	r3, #4
 800751c:	d122      	bne.n	8007564 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800751e:	687b      	ldr	r3, [r7, #4]
 8007520:	681b      	ldr	r3, [r3, #0]
 8007522:	68db      	ldr	r3, [r3, #12]
 8007524:	f003 0304 	and.w	r3, r3, #4
 8007528:	2b04      	cmp	r3, #4
 800752a:	d11b      	bne.n	8007564 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800752c:	687b      	ldr	r3, [r7, #4]
 800752e:	681b      	ldr	r3, [r3, #0]
 8007530:	f06f 0204 	mvn.w	r2, #4
 8007534:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8007536:	687b      	ldr	r3, [r7, #4]
 8007538:	2202      	movs	r2, #2
 800753a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800753c:	687b      	ldr	r3, [r7, #4]
 800753e:	681b      	ldr	r3, [r3, #0]
 8007540:	699b      	ldr	r3, [r3, #24]
 8007542:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007546:	2b00      	cmp	r3, #0
 8007548:	d003      	beq.n	8007552 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800754a:	6878      	ldr	r0, [r7, #4]
 800754c:	f000 f98a 	bl	8007864 <HAL_TIM_IC_CaptureCallback>
 8007550:	e005      	b.n	800755e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007552:	6878      	ldr	r0, [r7, #4]
 8007554:	f000 f97d 	bl	8007852 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007558:	6878      	ldr	r0, [r7, #4]
 800755a:	f000 f98c 	bl	8007876 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800755e:	687b      	ldr	r3, [r7, #4]
 8007560:	2200      	movs	r2, #0
 8007562:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8007564:	687b      	ldr	r3, [r7, #4]
 8007566:	681b      	ldr	r3, [r3, #0]
 8007568:	691b      	ldr	r3, [r3, #16]
 800756a:	f003 0308 	and.w	r3, r3, #8
 800756e:	2b08      	cmp	r3, #8
 8007570:	d122      	bne.n	80075b8 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8007572:	687b      	ldr	r3, [r7, #4]
 8007574:	681b      	ldr	r3, [r3, #0]
 8007576:	68db      	ldr	r3, [r3, #12]
 8007578:	f003 0308 	and.w	r3, r3, #8
 800757c:	2b08      	cmp	r3, #8
 800757e:	d11b      	bne.n	80075b8 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8007580:	687b      	ldr	r3, [r7, #4]
 8007582:	681b      	ldr	r3, [r3, #0]
 8007584:	f06f 0208 	mvn.w	r2, #8
 8007588:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800758a:	687b      	ldr	r3, [r7, #4]
 800758c:	2204      	movs	r2, #4
 800758e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8007590:	687b      	ldr	r3, [r7, #4]
 8007592:	681b      	ldr	r3, [r3, #0]
 8007594:	69db      	ldr	r3, [r3, #28]
 8007596:	f003 0303 	and.w	r3, r3, #3
 800759a:	2b00      	cmp	r3, #0
 800759c:	d003      	beq.n	80075a6 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800759e:	6878      	ldr	r0, [r7, #4]
 80075a0:	f000 f960 	bl	8007864 <HAL_TIM_IC_CaptureCallback>
 80075a4:	e005      	b.n	80075b2 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80075a6:	6878      	ldr	r0, [r7, #4]
 80075a8:	f000 f953 	bl	8007852 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80075ac:	6878      	ldr	r0, [r7, #4]
 80075ae:	f000 f962 	bl	8007876 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80075b2:	687b      	ldr	r3, [r7, #4]
 80075b4:	2200      	movs	r2, #0
 80075b6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80075b8:	687b      	ldr	r3, [r7, #4]
 80075ba:	681b      	ldr	r3, [r3, #0]
 80075bc:	691b      	ldr	r3, [r3, #16]
 80075be:	f003 0310 	and.w	r3, r3, #16
 80075c2:	2b10      	cmp	r3, #16
 80075c4:	d122      	bne.n	800760c <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80075c6:	687b      	ldr	r3, [r7, #4]
 80075c8:	681b      	ldr	r3, [r3, #0]
 80075ca:	68db      	ldr	r3, [r3, #12]
 80075cc:	f003 0310 	and.w	r3, r3, #16
 80075d0:	2b10      	cmp	r3, #16
 80075d2:	d11b      	bne.n	800760c <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80075d4:	687b      	ldr	r3, [r7, #4]
 80075d6:	681b      	ldr	r3, [r3, #0]
 80075d8:	f06f 0210 	mvn.w	r2, #16
 80075dc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80075de:	687b      	ldr	r3, [r7, #4]
 80075e0:	2208      	movs	r2, #8
 80075e2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80075e4:	687b      	ldr	r3, [r7, #4]
 80075e6:	681b      	ldr	r3, [r3, #0]
 80075e8:	69db      	ldr	r3, [r3, #28]
 80075ea:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80075ee:	2b00      	cmp	r3, #0
 80075f0:	d003      	beq.n	80075fa <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80075f2:	6878      	ldr	r0, [r7, #4]
 80075f4:	f000 f936 	bl	8007864 <HAL_TIM_IC_CaptureCallback>
 80075f8:	e005      	b.n	8007606 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80075fa:	6878      	ldr	r0, [r7, #4]
 80075fc:	f000 f929 	bl	8007852 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007600:	6878      	ldr	r0, [r7, #4]
 8007602:	f000 f938 	bl	8007876 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007606:	687b      	ldr	r3, [r7, #4]
 8007608:	2200      	movs	r2, #0
 800760a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800760c:	687b      	ldr	r3, [r7, #4]
 800760e:	681b      	ldr	r3, [r3, #0]
 8007610:	691b      	ldr	r3, [r3, #16]
 8007612:	f003 0301 	and.w	r3, r3, #1
 8007616:	2b01      	cmp	r3, #1
 8007618:	d10e      	bne.n	8007638 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800761a:	687b      	ldr	r3, [r7, #4]
 800761c:	681b      	ldr	r3, [r3, #0]
 800761e:	68db      	ldr	r3, [r3, #12]
 8007620:	f003 0301 	and.w	r3, r3, #1
 8007624:	2b01      	cmp	r3, #1
 8007626:	d107      	bne.n	8007638 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8007628:	687b      	ldr	r3, [r7, #4]
 800762a:	681b      	ldr	r3, [r3, #0]
 800762c:	f06f 0201 	mvn.w	r2, #1
 8007630:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8007632:	6878      	ldr	r0, [r7, #4]
 8007634:	f7fa f9d4 	bl	80019e0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8007638:	687b      	ldr	r3, [r7, #4]
 800763a:	681b      	ldr	r3, [r3, #0]
 800763c:	691b      	ldr	r3, [r3, #16]
 800763e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007642:	2b80      	cmp	r3, #128	; 0x80
 8007644:	d10e      	bne.n	8007664 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8007646:	687b      	ldr	r3, [r7, #4]
 8007648:	681b      	ldr	r3, [r3, #0]
 800764a:	68db      	ldr	r3, [r3, #12]
 800764c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007650:	2b80      	cmp	r3, #128	; 0x80
 8007652:	d107      	bne.n	8007664 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8007654:	687b      	ldr	r3, [r7, #4]
 8007656:	681b      	ldr	r3, [r3, #0]
 8007658:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800765c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800765e:	6878      	ldr	r0, [r7, #4]
 8007660:	f000 fad3 	bl	8007c0a <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8007664:	687b      	ldr	r3, [r7, #4]
 8007666:	681b      	ldr	r3, [r3, #0]
 8007668:	691b      	ldr	r3, [r3, #16]
 800766a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800766e:	2b40      	cmp	r3, #64	; 0x40
 8007670:	d10e      	bne.n	8007690 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8007672:	687b      	ldr	r3, [r7, #4]
 8007674:	681b      	ldr	r3, [r3, #0]
 8007676:	68db      	ldr	r3, [r3, #12]
 8007678:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800767c:	2b40      	cmp	r3, #64	; 0x40
 800767e:	d107      	bne.n	8007690 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8007680:	687b      	ldr	r3, [r7, #4]
 8007682:	681b      	ldr	r3, [r3, #0]
 8007684:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8007688:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800768a:	6878      	ldr	r0, [r7, #4]
 800768c:	f000 f8fc 	bl	8007888 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8007690:	687b      	ldr	r3, [r7, #4]
 8007692:	681b      	ldr	r3, [r3, #0]
 8007694:	691b      	ldr	r3, [r3, #16]
 8007696:	f003 0320 	and.w	r3, r3, #32
 800769a:	2b20      	cmp	r3, #32
 800769c:	d10e      	bne.n	80076bc <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800769e:	687b      	ldr	r3, [r7, #4]
 80076a0:	681b      	ldr	r3, [r3, #0]
 80076a2:	68db      	ldr	r3, [r3, #12]
 80076a4:	f003 0320 	and.w	r3, r3, #32
 80076a8:	2b20      	cmp	r3, #32
 80076aa:	d107      	bne.n	80076bc <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80076ac:	687b      	ldr	r3, [r7, #4]
 80076ae:	681b      	ldr	r3, [r3, #0]
 80076b0:	f06f 0220 	mvn.w	r2, #32
 80076b4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80076b6:	6878      	ldr	r0, [r7, #4]
 80076b8:	f000 fa9e 	bl	8007bf8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80076bc:	bf00      	nop
 80076be:	3708      	adds	r7, #8
 80076c0:	46bd      	mov	sp, r7
 80076c2:	bd80      	pop	{r7, pc}

080076c4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80076c4:	b580      	push	{r7, lr}
 80076c6:	b084      	sub	sp, #16
 80076c8:	af00      	add	r7, sp, #0
 80076ca:	6078      	str	r0, [r7, #4]
 80076cc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80076ce:	2300      	movs	r3, #0
 80076d0:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80076d2:	687b      	ldr	r3, [r7, #4]
 80076d4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80076d8:	2b01      	cmp	r3, #1
 80076da:	d101      	bne.n	80076e0 <HAL_TIM_ConfigClockSource+0x1c>
 80076dc:	2302      	movs	r3, #2
 80076de:	e0b4      	b.n	800784a <HAL_TIM_ConfigClockSource+0x186>
 80076e0:	687b      	ldr	r3, [r7, #4]
 80076e2:	2201      	movs	r2, #1
 80076e4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80076e8:	687b      	ldr	r3, [r7, #4]
 80076ea:	2202      	movs	r2, #2
 80076ec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80076f0:	687b      	ldr	r3, [r7, #4]
 80076f2:	681b      	ldr	r3, [r3, #0]
 80076f4:	689b      	ldr	r3, [r3, #8]
 80076f6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80076f8:	68bb      	ldr	r3, [r7, #8]
 80076fa:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80076fe:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007700:	68bb      	ldr	r3, [r7, #8]
 8007702:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8007706:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8007708:	687b      	ldr	r3, [r7, #4]
 800770a:	681b      	ldr	r3, [r3, #0]
 800770c:	68ba      	ldr	r2, [r7, #8]
 800770e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8007710:	683b      	ldr	r3, [r7, #0]
 8007712:	681b      	ldr	r3, [r3, #0]
 8007714:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007718:	d03e      	beq.n	8007798 <HAL_TIM_ConfigClockSource+0xd4>
 800771a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800771e:	f200 8087 	bhi.w	8007830 <HAL_TIM_ConfigClockSource+0x16c>
 8007722:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007726:	f000 8086 	beq.w	8007836 <HAL_TIM_ConfigClockSource+0x172>
 800772a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800772e:	d87f      	bhi.n	8007830 <HAL_TIM_ConfigClockSource+0x16c>
 8007730:	2b70      	cmp	r3, #112	; 0x70
 8007732:	d01a      	beq.n	800776a <HAL_TIM_ConfigClockSource+0xa6>
 8007734:	2b70      	cmp	r3, #112	; 0x70
 8007736:	d87b      	bhi.n	8007830 <HAL_TIM_ConfigClockSource+0x16c>
 8007738:	2b60      	cmp	r3, #96	; 0x60
 800773a:	d050      	beq.n	80077de <HAL_TIM_ConfigClockSource+0x11a>
 800773c:	2b60      	cmp	r3, #96	; 0x60
 800773e:	d877      	bhi.n	8007830 <HAL_TIM_ConfigClockSource+0x16c>
 8007740:	2b50      	cmp	r3, #80	; 0x50
 8007742:	d03c      	beq.n	80077be <HAL_TIM_ConfigClockSource+0xfa>
 8007744:	2b50      	cmp	r3, #80	; 0x50
 8007746:	d873      	bhi.n	8007830 <HAL_TIM_ConfigClockSource+0x16c>
 8007748:	2b40      	cmp	r3, #64	; 0x40
 800774a:	d058      	beq.n	80077fe <HAL_TIM_ConfigClockSource+0x13a>
 800774c:	2b40      	cmp	r3, #64	; 0x40
 800774e:	d86f      	bhi.n	8007830 <HAL_TIM_ConfigClockSource+0x16c>
 8007750:	2b30      	cmp	r3, #48	; 0x30
 8007752:	d064      	beq.n	800781e <HAL_TIM_ConfigClockSource+0x15a>
 8007754:	2b30      	cmp	r3, #48	; 0x30
 8007756:	d86b      	bhi.n	8007830 <HAL_TIM_ConfigClockSource+0x16c>
 8007758:	2b20      	cmp	r3, #32
 800775a:	d060      	beq.n	800781e <HAL_TIM_ConfigClockSource+0x15a>
 800775c:	2b20      	cmp	r3, #32
 800775e:	d867      	bhi.n	8007830 <HAL_TIM_ConfigClockSource+0x16c>
 8007760:	2b00      	cmp	r3, #0
 8007762:	d05c      	beq.n	800781e <HAL_TIM_ConfigClockSource+0x15a>
 8007764:	2b10      	cmp	r3, #16
 8007766:	d05a      	beq.n	800781e <HAL_TIM_ConfigClockSource+0x15a>
 8007768:	e062      	b.n	8007830 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800776a:	687b      	ldr	r3, [r7, #4]
 800776c:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800776e:	683b      	ldr	r3, [r7, #0]
 8007770:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8007772:	683b      	ldr	r3, [r7, #0]
 8007774:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8007776:	683b      	ldr	r3, [r7, #0]
 8007778:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800777a:	f000 f9a4 	bl	8007ac6 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800777e:	687b      	ldr	r3, [r7, #4]
 8007780:	681b      	ldr	r3, [r3, #0]
 8007782:	689b      	ldr	r3, [r3, #8]
 8007784:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8007786:	68bb      	ldr	r3, [r7, #8]
 8007788:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800778c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800778e:	687b      	ldr	r3, [r7, #4]
 8007790:	681b      	ldr	r3, [r3, #0]
 8007792:	68ba      	ldr	r2, [r7, #8]
 8007794:	609a      	str	r2, [r3, #8]
      break;
 8007796:	e04f      	b.n	8007838 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8007798:	687b      	ldr	r3, [r7, #4]
 800779a:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800779c:	683b      	ldr	r3, [r7, #0]
 800779e:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80077a0:	683b      	ldr	r3, [r7, #0]
 80077a2:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80077a4:	683b      	ldr	r3, [r7, #0]
 80077a6:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80077a8:	f000 f98d 	bl	8007ac6 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80077ac:	687b      	ldr	r3, [r7, #4]
 80077ae:	681b      	ldr	r3, [r3, #0]
 80077b0:	689a      	ldr	r2, [r3, #8]
 80077b2:	687b      	ldr	r3, [r7, #4]
 80077b4:	681b      	ldr	r3, [r3, #0]
 80077b6:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80077ba:	609a      	str	r2, [r3, #8]
      break;
 80077bc:	e03c      	b.n	8007838 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80077be:	687b      	ldr	r3, [r7, #4]
 80077c0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80077c2:	683b      	ldr	r3, [r7, #0]
 80077c4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80077c6:	683b      	ldr	r3, [r7, #0]
 80077c8:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80077ca:	461a      	mov	r2, r3
 80077cc:	f000 f904 	bl	80079d8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80077d0:	687b      	ldr	r3, [r7, #4]
 80077d2:	681b      	ldr	r3, [r3, #0]
 80077d4:	2150      	movs	r1, #80	; 0x50
 80077d6:	4618      	mov	r0, r3
 80077d8:	f000 f95b 	bl	8007a92 <TIM_ITRx_SetConfig>
      break;
 80077dc:	e02c      	b.n	8007838 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80077de:	687b      	ldr	r3, [r7, #4]
 80077e0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80077e2:	683b      	ldr	r3, [r7, #0]
 80077e4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80077e6:	683b      	ldr	r3, [r7, #0]
 80077e8:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80077ea:	461a      	mov	r2, r3
 80077ec:	f000 f922 	bl	8007a34 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80077f0:	687b      	ldr	r3, [r7, #4]
 80077f2:	681b      	ldr	r3, [r3, #0]
 80077f4:	2160      	movs	r1, #96	; 0x60
 80077f6:	4618      	mov	r0, r3
 80077f8:	f000 f94b 	bl	8007a92 <TIM_ITRx_SetConfig>
      break;
 80077fc:	e01c      	b.n	8007838 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80077fe:	687b      	ldr	r3, [r7, #4]
 8007800:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8007802:	683b      	ldr	r3, [r7, #0]
 8007804:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8007806:	683b      	ldr	r3, [r7, #0]
 8007808:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800780a:	461a      	mov	r2, r3
 800780c:	f000 f8e4 	bl	80079d8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8007810:	687b      	ldr	r3, [r7, #4]
 8007812:	681b      	ldr	r3, [r3, #0]
 8007814:	2140      	movs	r1, #64	; 0x40
 8007816:	4618      	mov	r0, r3
 8007818:	f000 f93b 	bl	8007a92 <TIM_ITRx_SetConfig>
      break;
 800781c:	e00c      	b.n	8007838 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800781e:	687b      	ldr	r3, [r7, #4]
 8007820:	681a      	ldr	r2, [r3, #0]
 8007822:	683b      	ldr	r3, [r7, #0]
 8007824:	681b      	ldr	r3, [r3, #0]
 8007826:	4619      	mov	r1, r3
 8007828:	4610      	mov	r0, r2
 800782a:	f000 f932 	bl	8007a92 <TIM_ITRx_SetConfig>
      break;
 800782e:	e003      	b.n	8007838 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8007830:	2301      	movs	r3, #1
 8007832:	73fb      	strb	r3, [r7, #15]
      break;
 8007834:	e000      	b.n	8007838 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8007836:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8007838:	687b      	ldr	r3, [r7, #4]
 800783a:	2201      	movs	r2, #1
 800783c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8007840:	687b      	ldr	r3, [r7, #4]
 8007842:	2200      	movs	r2, #0
 8007844:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8007848:	7bfb      	ldrb	r3, [r7, #15]
}
 800784a:	4618      	mov	r0, r3
 800784c:	3710      	adds	r7, #16
 800784e:	46bd      	mov	sp, r7
 8007850:	bd80      	pop	{r7, pc}

08007852 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8007852:	b480      	push	{r7}
 8007854:	b083      	sub	sp, #12
 8007856:	af00      	add	r7, sp, #0
 8007858:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800785a:	bf00      	nop
 800785c:	370c      	adds	r7, #12
 800785e:	46bd      	mov	sp, r7
 8007860:	bc80      	pop	{r7}
 8007862:	4770      	bx	lr

08007864 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8007864:	b480      	push	{r7}
 8007866:	b083      	sub	sp, #12
 8007868:	af00      	add	r7, sp, #0
 800786a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800786c:	bf00      	nop
 800786e:	370c      	adds	r7, #12
 8007870:	46bd      	mov	sp, r7
 8007872:	bc80      	pop	{r7}
 8007874:	4770      	bx	lr

08007876 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8007876:	b480      	push	{r7}
 8007878:	b083      	sub	sp, #12
 800787a:	af00      	add	r7, sp, #0
 800787c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800787e:	bf00      	nop
 8007880:	370c      	adds	r7, #12
 8007882:	46bd      	mov	sp, r7
 8007884:	bc80      	pop	{r7}
 8007886:	4770      	bx	lr

08007888 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8007888:	b480      	push	{r7}
 800788a:	b083      	sub	sp, #12
 800788c:	af00      	add	r7, sp, #0
 800788e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8007890:	bf00      	nop
 8007892:	370c      	adds	r7, #12
 8007894:	46bd      	mov	sp, r7
 8007896:	bc80      	pop	{r7}
 8007898:	4770      	bx	lr
	...

0800789c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800789c:	b480      	push	{r7}
 800789e:	b085      	sub	sp, #20
 80078a0:	af00      	add	r7, sp, #0
 80078a2:	6078      	str	r0, [r7, #4]
 80078a4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80078a6:	687b      	ldr	r3, [r7, #4]
 80078a8:	681b      	ldr	r3, [r3, #0]
 80078aa:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80078ac:	687b      	ldr	r3, [r7, #4]
 80078ae:	4a3f      	ldr	r2, [pc, #252]	; (80079ac <TIM_Base_SetConfig+0x110>)
 80078b0:	4293      	cmp	r3, r2
 80078b2:	d013      	beq.n	80078dc <TIM_Base_SetConfig+0x40>
 80078b4:	687b      	ldr	r3, [r7, #4]
 80078b6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80078ba:	d00f      	beq.n	80078dc <TIM_Base_SetConfig+0x40>
 80078bc:	687b      	ldr	r3, [r7, #4]
 80078be:	4a3c      	ldr	r2, [pc, #240]	; (80079b0 <TIM_Base_SetConfig+0x114>)
 80078c0:	4293      	cmp	r3, r2
 80078c2:	d00b      	beq.n	80078dc <TIM_Base_SetConfig+0x40>
 80078c4:	687b      	ldr	r3, [r7, #4]
 80078c6:	4a3b      	ldr	r2, [pc, #236]	; (80079b4 <TIM_Base_SetConfig+0x118>)
 80078c8:	4293      	cmp	r3, r2
 80078ca:	d007      	beq.n	80078dc <TIM_Base_SetConfig+0x40>
 80078cc:	687b      	ldr	r3, [r7, #4]
 80078ce:	4a3a      	ldr	r2, [pc, #232]	; (80079b8 <TIM_Base_SetConfig+0x11c>)
 80078d0:	4293      	cmp	r3, r2
 80078d2:	d003      	beq.n	80078dc <TIM_Base_SetConfig+0x40>
 80078d4:	687b      	ldr	r3, [r7, #4]
 80078d6:	4a39      	ldr	r2, [pc, #228]	; (80079bc <TIM_Base_SetConfig+0x120>)
 80078d8:	4293      	cmp	r3, r2
 80078da:	d108      	bne.n	80078ee <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80078dc:	68fb      	ldr	r3, [r7, #12]
 80078de:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80078e2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80078e4:	683b      	ldr	r3, [r7, #0]
 80078e6:	685b      	ldr	r3, [r3, #4]
 80078e8:	68fa      	ldr	r2, [r7, #12]
 80078ea:	4313      	orrs	r3, r2
 80078ec:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80078ee:	687b      	ldr	r3, [r7, #4]
 80078f0:	4a2e      	ldr	r2, [pc, #184]	; (80079ac <TIM_Base_SetConfig+0x110>)
 80078f2:	4293      	cmp	r3, r2
 80078f4:	d02b      	beq.n	800794e <TIM_Base_SetConfig+0xb2>
 80078f6:	687b      	ldr	r3, [r7, #4]
 80078f8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80078fc:	d027      	beq.n	800794e <TIM_Base_SetConfig+0xb2>
 80078fe:	687b      	ldr	r3, [r7, #4]
 8007900:	4a2b      	ldr	r2, [pc, #172]	; (80079b0 <TIM_Base_SetConfig+0x114>)
 8007902:	4293      	cmp	r3, r2
 8007904:	d023      	beq.n	800794e <TIM_Base_SetConfig+0xb2>
 8007906:	687b      	ldr	r3, [r7, #4]
 8007908:	4a2a      	ldr	r2, [pc, #168]	; (80079b4 <TIM_Base_SetConfig+0x118>)
 800790a:	4293      	cmp	r3, r2
 800790c:	d01f      	beq.n	800794e <TIM_Base_SetConfig+0xb2>
 800790e:	687b      	ldr	r3, [r7, #4]
 8007910:	4a29      	ldr	r2, [pc, #164]	; (80079b8 <TIM_Base_SetConfig+0x11c>)
 8007912:	4293      	cmp	r3, r2
 8007914:	d01b      	beq.n	800794e <TIM_Base_SetConfig+0xb2>
 8007916:	687b      	ldr	r3, [r7, #4]
 8007918:	4a28      	ldr	r2, [pc, #160]	; (80079bc <TIM_Base_SetConfig+0x120>)
 800791a:	4293      	cmp	r3, r2
 800791c:	d017      	beq.n	800794e <TIM_Base_SetConfig+0xb2>
 800791e:	687b      	ldr	r3, [r7, #4]
 8007920:	4a27      	ldr	r2, [pc, #156]	; (80079c0 <TIM_Base_SetConfig+0x124>)
 8007922:	4293      	cmp	r3, r2
 8007924:	d013      	beq.n	800794e <TIM_Base_SetConfig+0xb2>
 8007926:	687b      	ldr	r3, [r7, #4]
 8007928:	4a26      	ldr	r2, [pc, #152]	; (80079c4 <TIM_Base_SetConfig+0x128>)
 800792a:	4293      	cmp	r3, r2
 800792c:	d00f      	beq.n	800794e <TIM_Base_SetConfig+0xb2>
 800792e:	687b      	ldr	r3, [r7, #4]
 8007930:	4a25      	ldr	r2, [pc, #148]	; (80079c8 <TIM_Base_SetConfig+0x12c>)
 8007932:	4293      	cmp	r3, r2
 8007934:	d00b      	beq.n	800794e <TIM_Base_SetConfig+0xb2>
 8007936:	687b      	ldr	r3, [r7, #4]
 8007938:	4a24      	ldr	r2, [pc, #144]	; (80079cc <TIM_Base_SetConfig+0x130>)
 800793a:	4293      	cmp	r3, r2
 800793c:	d007      	beq.n	800794e <TIM_Base_SetConfig+0xb2>
 800793e:	687b      	ldr	r3, [r7, #4]
 8007940:	4a23      	ldr	r2, [pc, #140]	; (80079d0 <TIM_Base_SetConfig+0x134>)
 8007942:	4293      	cmp	r3, r2
 8007944:	d003      	beq.n	800794e <TIM_Base_SetConfig+0xb2>
 8007946:	687b      	ldr	r3, [r7, #4]
 8007948:	4a22      	ldr	r2, [pc, #136]	; (80079d4 <TIM_Base_SetConfig+0x138>)
 800794a:	4293      	cmp	r3, r2
 800794c:	d108      	bne.n	8007960 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800794e:	68fb      	ldr	r3, [r7, #12]
 8007950:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007954:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007956:	683b      	ldr	r3, [r7, #0]
 8007958:	68db      	ldr	r3, [r3, #12]
 800795a:	68fa      	ldr	r2, [r7, #12]
 800795c:	4313      	orrs	r3, r2
 800795e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007960:	68fb      	ldr	r3, [r7, #12]
 8007962:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8007966:	683b      	ldr	r3, [r7, #0]
 8007968:	695b      	ldr	r3, [r3, #20]
 800796a:	4313      	orrs	r3, r2
 800796c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800796e:	687b      	ldr	r3, [r7, #4]
 8007970:	68fa      	ldr	r2, [r7, #12]
 8007972:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007974:	683b      	ldr	r3, [r7, #0]
 8007976:	689a      	ldr	r2, [r3, #8]
 8007978:	687b      	ldr	r3, [r7, #4]
 800797a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800797c:	683b      	ldr	r3, [r7, #0]
 800797e:	681a      	ldr	r2, [r3, #0]
 8007980:	687b      	ldr	r3, [r7, #4]
 8007982:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007984:	687b      	ldr	r3, [r7, #4]
 8007986:	4a09      	ldr	r2, [pc, #36]	; (80079ac <TIM_Base_SetConfig+0x110>)
 8007988:	4293      	cmp	r3, r2
 800798a:	d003      	beq.n	8007994 <TIM_Base_SetConfig+0xf8>
 800798c:	687b      	ldr	r3, [r7, #4]
 800798e:	4a0b      	ldr	r2, [pc, #44]	; (80079bc <TIM_Base_SetConfig+0x120>)
 8007990:	4293      	cmp	r3, r2
 8007992:	d103      	bne.n	800799c <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007994:	683b      	ldr	r3, [r7, #0]
 8007996:	691a      	ldr	r2, [r3, #16]
 8007998:	687b      	ldr	r3, [r7, #4]
 800799a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800799c:	687b      	ldr	r3, [r7, #4]
 800799e:	2201      	movs	r2, #1
 80079a0:	615a      	str	r2, [r3, #20]
}
 80079a2:	bf00      	nop
 80079a4:	3714      	adds	r7, #20
 80079a6:	46bd      	mov	sp, r7
 80079a8:	bc80      	pop	{r7}
 80079aa:	4770      	bx	lr
 80079ac:	40010000 	.word	0x40010000
 80079b0:	40000400 	.word	0x40000400
 80079b4:	40000800 	.word	0x40000800
 80079b8:	40000c00 	.word	0x40000c00
 80079bc:	40010400 	.word	0x40010400
 80079c0:	40014000 	.word	0x40014000
 80079c4:	40014400 	.word	0x40014400
 80079c8:	40014800 	.word	0x40014800
 80079cc:	40001800 	.word	0x40001800
 80079d0:	40001c00 	.word	0x40001c00
 80079d4:	40002000 	.word	0x40002000

080079d8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80079d8:	b480      	push	{r7}
 80079da:	b087      	sub	sp, #28
 80079dc:	af00      	add	r7, sp, #0
 80079de:	60f8      	str	r0, [r7, #12]
 80079e0:	60b9      	str	r1, [r7, #8]
 80079e2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80079e4:	68fb      	ldr	r3, [r7, #12]
 80079e6:	6a1b      	ldr	r3, [r3, #32]
 80079e8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80079ea:	68fb      	ldr	r3, [r7, #12]
 80079ec:	6a1b      	ldr	r3, [r3, #32]
 80079ee:	f023 0201 	bic.w	r2, r3, #1
 80079f2:	68fb      	ldr	r3, [r7, #12]
 80079f4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80079f6:	68fb      	ldr	r3, [r7, #12]
 80079f8:	699b      	ldr	r3, [r3, #24]
 80079fa:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80079fc:	693b      	ldr	r3, [r7, #16]
 80079fe:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8007a02:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8007a04:	687b      	ldr	r3, [r7, #4]
 8007a06:	011b      	lsls	r3, r3, #4
 8007a08:	693a      	ldr	r2, [r7, #16]
 8007a0a:	4313      	orrs	r3, r2
 8007a0c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8007a0e:	697b      	ldr	r3, [r7, #20]
 8007a10:	f023 030a 	bic.w	r3, r3, #10
 8007a14:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8007a16:	697a      	ldr	r2, [r7, #20]
 8007a18:	68bb      	ldr	r3, [r7, #8]
 8007a1a:	4313      	orrs	r3, r2
 8007a1c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8007a1e:	68fb      	ldr	r3, [r7, #12]
 8007a20:	693a      	ldr	r2, [r7, #16]
 8007a22:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007a24:	68fb      	ldr	r3, [r7, #12]
 8007a26:	697a      	ldr	r2, [r7, #20]
 8007a28:	621a      	str	r2, [r3, #32]
}
 8007a2a:	bf00      	nop
 8007a2c:	371c      	adds	r7, #28
 8007a2e:	46bd      	mov	sp, r7
 8007a30:	bc80      	pop	{r7}
 8007a32:	4770      	bx	lr

08007a34 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007a34:	b480      	push	{r7}
 8007a36:	b087      	sub	sp, #28
 8007a38:	af00      	add	r7, sp, #0
 8007a3a:	60f8      	str	r0, [r7, #12]
 8007a3c:	60b9      	str	r1, [r7, #8]
 8007a3e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8007a40:	68fb      	ldr	r3, [r7, #12]
 8007a42:	6a1b      	ldr	r3, [r3, #32]
 8007a44:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007a46:	68fb      	ldr	r3, [r7, #12]
 8007a48:	6a1b      	ldr	r3, [r3, #32]
 8007a4a:	f023 0210 	bic.w	r2, r3, #16
 8007a4e:	68fb      	ldr	r3, [r7, #12]
 8007a50:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007a52:	68fb      	ldr	r3, [r7, #12]
 8007a54:	699b      	ldr	r3, [r3, #24]
 8007a56:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8007a58:	693b      	ldr	r3, [r7, #16]
 8007a5a:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8007a5e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8007a60:	687b      	ldr	r3, [r7, #4]
 8007a62:	031b      	lsls	r3, r3, #12
 8007a64:	693a      	ldr	r2, [r7, #16]
 8007a66:	4313      	orrs	r3, r2
 8007a68:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8007a6a:	697b      	ldr	r3, [r7, #20]
 8007a6c:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8007a70:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8007a72:	68bb      	ldr	r3, [r7, #8]
 8007a74:	011b      	lsls	r3, r3, #4
 8007a76:	697a      	ldr	r2, [r7, #20]
 8007a78:	4313      	orrs	r3, r2
 8007a7a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8007a7c:	68fb      	ldr	r3, [r7, #12]
 8007a7e:	693a      	ldr	r2, [r7, #16]
 8007a80:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007a82:	68fb      	ldr	r3, [r7, #12]
 8007a84:	697a      	ldr	r2, [r7, #20]
 8007a86:	621a      	str	r2, [r3, #32]
}
 8007a88:	bf00      	nop
 8007a8a:	371c      	adds	r7, #28
 8007a8c:	46bd      	mov	sp, r7
 8007a8e:	bc80      	pop	{r7}
 8007a90:	4770      	bx	lr

08007a92 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8007a92:	b480      	push	{r7}
 8007a94:	b085      	sub	sp, #20
 8007a96:	af00      	add	r7, sp, #0
 8007a98:	6078      	str	r0, [r7, #4]
 8007a9a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8007a9c:	687b      	ldr	r3, [r7, #4]
 8007a9e:	689b      	ldr	r3, [r3, #8]
 8007aa0:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8007aa2:	68fb      	ldr	r3, [r7, #12]
 8007aa4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007aa8:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8007aaa:	683a      	ldr	r2, [r7, #0]
 8007aac:	68fb      	ldr	r3, [r7, #12]
 8007aae:	4313      	orrs	r3, r2
 8007ab0:	f043 0307 	orr.w	r3, r3, #7
 8007ab4:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007ab6:	687b      	ldr	r3, [r7, #4]
 8007ab8:	68fa      	ldr	r2, [r7, #12]
 8007aba:	609a      	str	r2, [r3, #8]
}
 8007abc:	bf00      	nop
 8007abe:	3714      	adds	r7, #20
 8007ac0:	46bd      	mov	sp, r7
 8007ac2:	bc80      	pop	{r7}
 8007ac4:	4770      	bx	lr

08007ac6 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8007ac6:	b480      	push	{r7}
 8007ac8:	b087      	sub	sp, #28
 8007aca:	af00      	add	r7, sp, #0
 8007acc:	60f8      	str	r0, [r7, #12]
 8007ace:	60b9      	str	r1, [r7, #8]
 8007ad0:	607a      	str	r2, [r7, #4]
 8007ad2:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8007ad4:	68fb      	ldr	r3, [r7, #12]
 8007ad6:	689b      	ldr	r3, [r3, #8]
 8007ad8:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007ada:	697b      	ldr	r3, [r7, #20]
 8007adc:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8007ae0:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8007ae2:	683b      	ldr	r3, [r7, #0]
 8007ae4:	021a      	lsls	r2, r3, #8
 8007ae6:	687b      	ldr	r3, [r7, #4]
 8007ae8:	431a      	orrs	r2, r3
 8007aea:	68bb      	ldr	r3, [r7, #8]
 8007aec:	4313      	orrs	r3, r2
 8007aee:	697a      	ldr	r2, [r7, #20]
 8007af0:	4313      	orrs	r3, r2
 8007af2:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007af4:	68fb      	ldr	r3, [r7, #12]
 8007af6:	697a      	ldr	r2, [r7, #20]
 8007af8:	609a      	str	r2, [r3, #8]
}
 8007afa:	bf00      	nop
 8007afc:	371c      	adds	r7, #28
 8007afe:	46bd      	mov	sp, r7
 8007b00:	bc80      	pop	{r7}
 8007b02:	4770      	bx	lr

08007b04 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8007b04:	b480      	push	{r7}
 8007b06:	b085      	sub	sp, #20
 8007b08:	af00      	add	r7, sp, #0
 8007b0a:	6078      	str	r0, [r7, #4]
 8007b0c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8007b0e:	687b      	ldr	r3, [r7, #4]
 8007b10:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007b14:	2b01      	cmp	r3, #1
 8007b16:	d101      	bne.n	8007b1c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8007b18:	2302      	movs	r3, #2
 8007b1a:	e05a      	b.n	8007bd2 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8007b1c:	687b      	ldr	r3, [r7, #4]
 8007b1e:	2201      	movs	r2, #1
 8007b20:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007b24:	687b      	ldr	r3, [r7, #4]
 8007b26:	2202      	movs	r2, #2
 8007b28:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8007b2c:	687b      	ldr	r3, [r7, #4]
 8007b2e:	681b      	ldr	r3, [r3, #0]
 8007b30:	685b      	ldr	r3, [r3, #4]
 8007b32:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007b34:	687b      	ldr	r3, [r7, #4]
 8007b36:	681b      	ldr	r3, [r3, #0]
 8007b38:	689b      	ldr	r3, [r3, #8]
 8007b3a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8007b3c:	68fb      	ldr	r3, [r7, #12]
 8007b3e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007b42:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007b44:	683b      	ldr	r3, [r7, #0]
 8007b46:	681b      	ldr	r3, [r3, #0]
 8007b48:	68fa      	ldr	r2, [r7, #12]
 8007b4a:	4313      	orrs	r3, r2
 8007b4c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8007b4e:	687b      	ldr	r3, [r7, #4]
 8007b50:	681b      	ldr	r3, [r3, #0]
 8007b52:	68fa      	ldr	r2, [r7, #12]
 8007b54:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007b56:	687b      	ldr	r3, [r7, #4]
 8007b58:	681b      	ldr	r3, [r3, #0]
 8007b5a:	4a20      	ldr	r2, [pc, #128]	; (8007bdc <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8007b5c:	4293      	cmp	r3, r2
 8007b5e:	d022      	beq.n	8007ba6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007b60:	687b      	ldr	r3, [r7, #4]
 8007b62:	681b      	ldr	r3, [r3, #0]
 8007b64:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007b68:	d01d      	beq.n	8007ba6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007b6a:	687b      	ldr	r3, [r7, #4]
 8007b6c:	681b      	ldr	r3, [r3, #0]
 8007b6e:	4a1c      	ldr	r2, [pc, #112]	; (8007be0 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8007b70:	4293      	cmp	r3, r2
 8007b72:	d018      	beq.n	8007ba6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007b74:	687b      	ldr	r3, [r7, #4]
 8007b76:	681b      	ldr	r3, [r3, #0]
 8007b78:	4a1a      	ldr	r2, [pc, #104]	; (8007be4 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8007b7a:	4293      	cmp	r3, r2
 8007b7c:	d013      	beq.n	8007ba6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007b7e:	687b      	ldr	r3, [r7, #4]
 8007b80:	681b      	ldr	r3, [r3, #0]
 8007b82:	4a19      	ldr	r2, [pc, #100]	; (8007be8 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8007b84:	4293      	cmp	r3, r2
 8007b86:	d00e      	beq.n	8007ba6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007b88:	687b      	ldr	r3, [r7, #4]
 8007b8a:	681b      	ldr	r3, [r3, #0]
 8007b8c:	4a17      	ldr	r2, [pc, #92]	; (8007bec <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8007b8e:	4293      	cmp	r3, r2
 8007b90:	d009      	beq.n	8007ba6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007b92:	687b      	ldr	r3, [r7, #4]
 8007b94:	681b      	ldr	r3, [r3, #0]
 8007b96:	4a16      	ldr	r2, [pc, #88]	; (8007bf0 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8007b98:	4293      	cmp	r3, r2
 8007b9a:	d004      	beq.n	8007ba6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007b9c:	687b      	ldr	r3, [r7, #4]
 8007b9e:	681b      	ldr	r3, [r3, #0]
 8007ba0:	4a14      	ldr	r2, [pc, #80]	; (8007bf4 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8007ba2:	4293      	cmp	r3, r2
 8007ba4:	d10c      	bne.n	8007bc0 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8007ba6:	68bb      	ldr	r3, [r7, #8]
 8007ba8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007bac:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8007bae:	683b      	ldr	r3, [r7, #0]
 8007bb0:	685b      	ldr	r3, [r3, #4]
 8007bb2:	68ba      	ldr	r2, [r7, #8]
 8007bb4:	4313      	orrs	r3, r2
 8007bb6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8007bb8:	687b      	ldr	r3, [r7, #4]
 8007bba:	681b      	ldr	r3, [r3, #0]
 8007bbc:	68ba      	ldr	r2, [r7, #8]
 8007bbe:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8007bc0:	687b      	ldr	r3, [r7, #4]
 8007bc2:	2201      	movs	r2, #1
 8007bc4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8007bc8:	687b      	ldr	r3, [r7, #4]
 8007bca:	2200      	movs	r2, #0
 8007bcc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007bd0:	2300      	movs	r3, #0
}
 8007bd2:	4618      	mov	r0, r3
 8007bd4:	3714      	adds	r7, #20
 8007bd6:	46bd      	mov	sp, r7
 8007bd8:	bc80      	pop	{r7}
 8007bda:	4770      	bx	lr
 8007bdc:	40010000 	.word	0x40010000
 8007be0:	40000400 	.word	0x40000400
 8007be4:	40000800 	.word	0x40000800
 8007be8:	40000c00 	.word	0x40000c00
 8007bec:	40010400 	.word	0x40010400
 8007bf0:	40014000 	.word	0x40014000
 8007bf4:	40001800 	.word	0x40001800

08007bf8 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8007bf8:	b480      	push	{r7}
 8007bfa:	b083      	sub	sp, #12
 8007bfc:	af00      	add	r7, sp, #0
 8007bfe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8007c00:	bf00      	nop
 8007c02:	370c      	adds	r7, #12
 8007c04:	46bd      	mov	sp, r7
 8007c06:	bc80      	pop	{r7}
 8007c08:	4770      	bx	lr

08007c0a <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8007c0a:	b480      	push	{r7}
 8007c0c:	b083      	sub	sp, #12
 8007c0e:	af00      	add	r7, sp, #0
 8007c10:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8007c12:	bf00      	nop
 8007c14:	370c      	adds	r7, #12
 8007c16:	46bd      	mov	sp, r7
 8007c18:	bc80      	pop	{r7}
 8007c1a:	4770      	bx	lr

08007c1c <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8007c1c:	b084      	sub	sp, #16
 8007c1e:	b580      	push	{r7, lr}
 8007c20:	b084      	sub	sp, #16
 8007c22:	af00      	add	r7, sp, #0
 8007c24:	6078      	str	r0, [r7, #4]
 8007c26:	f107 001c 	add.w	r0, r7, #28
 8007c2a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8007c2e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007c30:	2b01      	cmp	r3, #1
 8007c32:	d122      	bne.n	8007c7a <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8007c34:	687b      	ldr	r3, [r7, #4]
 8007c36:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007c38:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8007c3c:	687b      	ldr	r3, [r7, #4]
 8007c3e:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8007c40:	687b      	ldr	r3, [r7, #4]
 8007c42:	68db      	ldr	r3, [r3, #12]
 8007c44:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 8007c48:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007c4c:	687a      	ldr	r2, [r7, #4]
 8007c4e:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8007c50:	687b      	ldr	r3, [r7, #4]
 8007c52:	68db      	ldr	r3, [r3, #12]
 8007c54:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8007c58:	687b      	ldr	r3, [r7, #4]
 8007c5a:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8007c5c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007c5e:	2b01      	cmp	r3, #1
 8007c60:	d105      	bne.n	8007c6e <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8007c62:	687b      	ldr	r3, [r7, #4]
 8007c64:	68db      	ldr	r3, [r3, #12]
 8007c66:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8007c6a:	687b      	ldr	r3, [r7, #4]
 8007c6c:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8007c6e:	6878      	ldr	r0, [r7, #4]
 8007c70:	f001 fabc 	bl	80091ec <USB_CoreReset>
 8007c74:	4603      	mov	r3, r0
 8007c76:	73fb      	strb	r3, [r7, #15]
 8007c78:	e010      	b.n	8007c9c <USB_CoreInit+0x80>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8007c7a:	687b      	ldr	r3, [r7, #4]
 8007c7c:	68db      	ldr	r3, [r3, #12]
 8007c7e:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8007c82:	687b      	ldr	r3, [r7, #4]
 8007c84:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8007c86:	6878      	ldr	r0, [r7, #4]
 8007c88:	f001 fab0 	bl	80091ec <USB_CoreReset>
 8007c8c:	4603      	mov	r3, r0
 8007c8e:	73fb      	strb	r3, [r7, #15]

    /* Activate the USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8007c90:	687b      	ldr	r3, [r7, #4]
 8007c92:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007c94:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8007c98:	687b      	ldr	r3, [r7, #4]
 8007c9a:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if (cfg.dma_enable == 1U)
 8007c9c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007c9e:	2b01      	cmp	r3, #1
 8007ca0:	d10b      	bne.n	8007cba <USB_CoreInit+0x9e>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8007ca2:	687b      	ldr	r3, [r7, #4]
 8007ca4:	689b      	ldr	r3, [r3, #8]
 8007ca6:	f043 0206 	orr.w	r2, r3, #6
 8007caa:	687b      	ldr	r3, [r7, #4]
 8007cac:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8007cae:	687b      	ldr	r3, [r7, #4]
 8007cb0:	689b      	ldr	r3, [r3, #8]
 8007cb2:	f043 0220 	orr.w	r2, r3, #32
 8007cb6:	687b      	ldr	r3, [r7, #4]
 8007cb8:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8007cba:	7bfb      	ldrb	r3, [r7, #15]
}
 8007cbc:	4618      	mov	r0, r3
 8007cbe:	3710      	adds	r7, #16
 8007cc0:	46bd      	mov	sp, r7
 8007cc2:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8007cc6:	b004      	add	sp, #16
 8007cc8:	4770      	bx	lr
	...

08007ccc <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 8007ccc:	b480      	push	{r7}
 8007cce:	b087      	sub	sp, #28
 8007cd0:	af00      	add	r7, sp, #0
 8007cd2:	60f8      	str	r0, [r7, #12]
 8007cd4:	60b9      	str	r1, [r7, #8]
 8007cd6:	4613      	mov	r3, r2
 8007cd8:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 8007cda:	79fb      	ldrb	r3, [r7, #7]
 8007cdc:	2b02      	cmp	r3, #2
 8007cde:	d165      	bne.n	8007dac <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 8007ce0:	68bb      	ldr	r3, [r7, #8]
 8007ce2:	4a41      	ldr	r2, [pc, #260]	; (8007de8 <USB_SetTurnaroundTime+0x11c>)
 8007ce4:	4293      	cmp	r3, r2
 8007ce6:	d906      	bls.n	8007cf6 <USB_SetTurnaroundTime+0x2a>
 8007ce8:	68bb      	ldr	r3, [r7, #8]
 8007cea:	4a40      	ldr	r2, [pc, #256]	; (8007dec <USB_SetTurnaroundTime+0x120>)
 8007cec:	4293      	cmp	r3, r2
 8007cee:	d202      	bcs.n	8007cf6 <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 8007cf0:	230f      	movs	r3, #15
 8007cf2:	617b      	str	r3, [r7, #20]
 8007cf4:	e062      	b.n	8007dbc <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 8007cf6:	68bb      	ldr	r3, [r7, #8]
 8007cf8:	4a3c      	ldr	r2, [pc, #240]	; (8007dec <USB_SetTurnaroundTime+0x120>)
 8007cfa:	4293      	cmp	r3, r2
 8007cfc:	d306      	bcc.n	8007d0c <USB_SetTurnaroundTime+0x40>
 8007cfe:	68bb      	ldr	r3, [r7, #8]
 8007d00:	4a3b      	ldr	r2, [pc, #236]	; (8007df0 <USB_SetTurnaroundTime+0x124>)
 8007d02:	4293      	cmp	r3, r2
 8007d04:	d202      	bcs.n	8007d0c <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 8007d06:	230e      	movs	r3, #14
 8007d08:	617b      	str	r3, [r7, #20]
 8007d0a:	e057      	b.n	8007dbc <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 8007d0c:	68bb      	ldr	r3, [r7, #8]
 8007d0e:	4a38      	ldr	r2, [pc, #224]	; (8007df0 <USB_SetTurnaroundTime+0x124>)
 8007d10:	4293      	cmp	r3, r2
 8007d12:	d306      	bcc.n	8007d22 <USB_SetTurnaroundTime+0x56>
 8007d14:	68bb      	ldr	r3, [r7, #8]
 8007d16:	4a37      	ldr	r2, [pc, #220]	; (8007df4 <USB_SetTurnaroundTime+0x128>)
 8007d18:	4293      	cmp	r3, r2
 8007d1a:	d202      	bcs.n	8007d22 <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 8007d1c:	230d      	movs	r3, #13
 8007d1e:	617b      	str	r3, [r7, #20]
 8007d20:	e04c      	b.n	8007dbc <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 8007d22:	68bb      	ldr	r3, [r7, #8]
 8007d24:	4a33      	ldr	r2, [pc, #204]	; (8007df4 <USB_SetTurnaroundTime+0x128>)
 8007d26:	4293      	cmp	r3, r2
 8007d28:	d306      	bcc.n	8007d38 <USB_SetTurnaroundTime+0x6c>
 8007d2a:	68bb      	ldr	r3, [r7, #8]
 8007d2c:	4a32      	ldr	r2, [pc, #200]	; (8007df8 <USB_SetTurnaroundTime+0x12c>)
 8007d2e:	4293      	cmp	r3, r2
 8007d30:	d802      	bhi.n	8007d38 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 8007d32:	230c      	movs	r3, #12
 8007d34:	617b      	str	r3, [r7, #20]
 8007d36:	e041      	b.n	8007dbc <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 8007d38:	68bb      	ldr	r3, [r7, #8]
 8007d3a:	4a2f      	ldr	r2, [pc, #188]	; (8007df8 <USB_SetTurnaroundTime+0x12c>)
 8007d3c:	4293      	cmp	r3, r2
 8007d3e:	d906      	bls.n	8007d4e <USB_SetTurnaroundTime+0x82>
 8007d40:	68bb      	ldr	r3, [r7, #8]
 8007d42:	4a2e      	ldr	r2, [pc, #184]	; (8007dfc <USB_SetTurnaroundTime+0x130>)
 8007d44:	4293      	cmp	r3, r2
 8007d46:	d802      	bhi.n	8007d4e <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 8007d48:	230b      	movs	r3, #11
 8007d4a:	617b      	str	r3, [r7, #20]
 8007d4c:	e036      	b.n	8007dbc <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 8007d4e:	68bb      	ldr	r3, [r7, #8]
 8007d50:	4a2a      	ldr	r2, [pc, #168]	; (8007dfc <USB_SetTurnaroundTime+0x130>)
 8007d52:	4293      	cmp	r3, r2
 8007d54:	d906      	bls.n	8007d64 <USB_SetTurnaroundTime+0x98>
 8007d56:	68bb      	ldr	r3, [r7, #8]
 8007d58:	4a29      	ldr	r2, [pc, #164]	; (8007e00 <USB_SetTurnaroundTime+0x134>)
 8007d5a:	4293      	cmp	r3, r2
 8007d5c:	d802      	bhi.n	8007d64 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 8007d5e:	230a      	movs	r3, #10
 8007d60:	617b      	str	r3, [r7, #20]
 8007d62:	e02b      	b.n	8007dbc <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 8007d64:	68bb      	ldr	r3, [r7, #8]
 8007d66:	4a26      	ldr	r2, [pc, #152]	; (8007e00 <USB_SetTurnaroundTime+0x134>)
 8007d68:	4293      	cmp	r3, r2
 8007d6a:	d906      	bls.n	8007d7a <USB_SetTurnaroundTime+0xae>
 8007d6c:	68bb      	ldr	r3, [r7, #8]
 8007d6e:	4a25      	ldr	r2, [pc, #148]	; (8007e04 <USB_SetTurnaroundTime+0x138>)
 8007d70:	4293      	cmp	r3, r2
 8007d72:	d202      	bcs.n	8007d7a <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 8007d74:	2309      	movs	r3, #9
 8007d76:	617b      	str	r3, [r7, #20]
 8007d78:	e020      	b.n	8007dbc <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 8007d7a:	68bb      	ldr	r3, [r7, #8]
 8007d7c:	4a21      	ldr	r2, [pc, #132]	; (8007e04 <USB_SetTurnaroundTime+0x138>)
 8007d7e:	4293      	cmp	r3, r2
 8007d80:	d306      	bcc.n	8007d90 <USB_SetTurnaroundTime+0xc4>
 8007d82:	68bb      	ldr	r3, [r7, #8]
 8007d84:	4a20      	ldr	r2, [pc, #128]	; (8007e08 <USB_SetTurnaroundTime+0x13c>)
 8007d86:	4293      	cmp	r3, r2
 8007d88:	d802      	bhi.n	8007d90 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 8007d8a:	2308      	movs	r3, #8
 8007d8c:	617b      	str	r3, [r7, #20]
 8007d8e:	e015      	b.n	8007dbc <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 8007d90:	68bb      	ldr	r3, [r7, #8]
 8007d92:	4a1d      	ldr	r2, [pc, #116]	; (8007e08 <USB_SetTurnaroundTime+0x13c>)
 8007d94:	4293      	cmp	r3, r2
 8007d96:	d906      	bls.n	8007da6 <USB_SetTurnaroundTime+0xda>
 8007d98:	68bb      	ldr	r3, [r7, #8]
 8007d9a:	4a1c      	ldr	r2, [pc, #112]	; (8007e0c <USB_SetTurnaroundTime+0x140>)
 8007d9c:	4293      	cmp	r3, r2
 8007d9e:	d202      	bcs.n	8007da6 <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 8007da0:	2307      	movs	r3, #7
 8007da2:	617b      	str	r3, [r7, #20]
 8007da4:	e00a      	b.n	8007dbc <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 8007da6:	2306      	movs	r3, #6
 8007da8:	617b      	str	r3, [r7, #20]
 8007daa:	e007      	b.n	8007dbc <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 8007dac:	79fb      	ldrb	r3, [r7, #7]
 8007dae:	2b00      	cmp	r3, #0
 8007db0:	d102      	bne.n	8007db8 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 8007db2:	2309      	movs	r3, #9
 8007db4:	617b      	str	r3, [r7, #20]
 8007db6:	e001      	b.n	8007dbc <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 8007db8:	2309      	movs	r3, #9
 8007dba:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 8007dbc:	68fb      	ldr	r3, [r7, #12]
 8007dbe:	68db      	ldr	r3, [r3, #12]
 8007dc0:	f423 5270 	bic.w	r2, r3, #15360	; 0x3c00
 8007dc4:	68fb      	ldr	r3, [r7, #12]
 8007dc6:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 8007dc8:	68fb      	ldr	r3, [r7, #12]
 8007dca:	68da      	ldr	r2, [r3, #12]
 8007dcc:	697b      	ldr	r3, [r7, #20]
 8007dce:	029b      	lsls	r3, r3, #10
 8007dd0:	f403 5370 	and.w	r3, r3, #15360	; 0x3c00
 8007dd4:	431a      	orrs	r2, r3
 8007dd6:	68fb      	ldr	r3, [r7, #12]
 8007dd8:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8007dda:	2300      	movs	r3, #0
}
 8007ddc:	4618      	mov	r0, r3
 8007dde:	371c      	adds	r7, #28
 8007de0:	46bd      	mov	sp, r7
 8007de2:	bc80      	pop	{r7}
 8007de4:	4770      	bx	lr
 8007de6:	bf00      	nop
 8007de8:	00d8acbf 	.word	0x00d8acbf
 8007dec:	00e4e1c0 	.word	0x00e4e1c0
 8007df0:	00f42400 	.word	0x00f42400
 8007df4:	01067380 	.word	0x01067380
 8007df8:	011a499f 	.word	0x011a499f
 8007dfc:	01312cff 	.word	0x01312cff
 8007e00:	014ca43f 	.word	0x014ca43f
 8007e04:	016e3600 	.word	0x016e3600
 8007e08:	01a6ab1f 	.word	0x01a6ab1f
 8007e0c:	01e84800 	.word	0x01e84800

08007e10 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8007e10:	b480      	push	{r7}
 8007e12:	b083      	sub	sp, #12
 8007e14:	af00      	add	r7, sp, #0
 8007e16:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8007e18:	687b      	ldr	r3, [r7, #4]
 8007e1a:	689b      	ldr	r3, [r3, #8]
 8007e1c:	f043 0201 	orr.w	r2, r3, #1
 8007e20:	687b      	ldr	r3, [r7, #4]
 8007e22:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8007e24:	2300      	movs	r3, #0
}
 8007e26:	4618      	mov	r0, r3
 8007e28:	370c      	adds	r7, #12
 8007e2a:	46bd      	mov	sp, r7
 8007e2c:	bc80      	pop	{r7}
 8007e2e:	4770      	bx	lr

08007e30 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8007e30:	b480      	push	{r7}
 8007e32:	b083      	sub	sp, #12
 8007e34:	af00      	add	r7, sp, #0
 8007e36:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8007e38:	687b      	ldr	r3, [r7, #4]
 8007e3a:	689b      	ldr	r3, [r3, #8]
 8007e3c:	f023 0201 	bic.w	r2, r3, #1
 8007e40:	687b      	ldr	r3, [r7, #4]
 8007e42:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8007e44:	2300      	movs	r3, #0
}
 8007e46:	4618      	mov	r0, r3
 8007e48:	370c      	adds	r7, #12
 8007e4a:	46bd      	mov	sp, r7
 8007e4c:	bc80      	pop	{r7}
 8007e4e:	4770      	bx	lr

08007e50 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8007e50:	b580      	push	{r7, lr}
 8007e52:	b084      	sub	sp, #16
 8007e54:	af00      	add	r7, sp, #0
 8007e56:	6078      	str	r0, [r7, #4]
 8007e58:	460b      	mov	r3, r1
 8007e5a:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8007e5c:	2300      	movs	r3, #0
 8007e5e:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8007e60:	687b      	ldr	r3, [r7, #4]
 8007e62:	68db      	ldr	r3, [r3, #12]
 8007e64:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 8007e68:	687b      	ldr	r3, [r7, #4]
 8007e6a:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8007e6c:	78fb      	ldrb	r3, [r7, #3]
 8007e6e:	2b01      	cmp	r3, #1
 8007e70:	d115      	bne.n	8007e9e <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8007e72:	687b      	ldr	r3, [r7, #4]
 8007e74:	68db      	ldr	r3, [r3, #12]
 8007e76:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8007e7a:	687b      	ldr	r3, [r7, #4]
 8007e7c:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8007e7e:	2001      	movs	r0, #1
 8007e80:	f7fb f95e 	bl	8003140 <HAL_Delay>
      ms++;
 8007e84:	68fb      	ldr	r3, [r7, #12]
 8007e86:	3301      	adds	r3, #1
 8007e88:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 8007e8a:	6878      	ldr	r0, [r7, #4]
 8007e8c:	f001 f922 	bl	80090d4 <USB_GetMode>
 8007e90:	4603      	mov	r3, r0
 8007e92:	2b01      	cmp	r3, #1
 8007e94:	d01e      	beq.n	8007ed4 <USB_SetCurrentMode+0x84>
 8007e96:	68fb      	ldr	r3, [r7, #12]
 8007e98:	2b31      	cmp	r3, #49	; 0x31
 8007e9a:	d9f0      	bls.n	8007e7e <USB_SetCurrentMode+0x2e>
 8007e9c:	e01a      	b.n	8007ed4 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8007e9e:	78fb      	ldrb	r3, [r7, #3]
 8007ea0:	2b00      	cmp	r3, #0
 8007ea2:	d115      	bne.n	8007ed0 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8007ea4:	687b      	ldr	r3, [r7, #4]
 8007ea6:	68db      	ldr	r3, [r3, #12]
 8007ea8:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8007eac:	687b      	ldr	r3, [r7, #4]
 8007eae:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8007eb0:	2001      	movs	r0, #1
 8007eb2:	f7fb f945 	bl	8003140 <HAL_Delay>
      ms++;
 8007eb6:	68fb      	ldr	r3, [r7, #12]
 8007eb8:	3301      	adds	r3, #1
 8007eba:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 8007ebc:	6878      	ldr	r0, [r7, #4]
 8007ebe:	f001 f909 	bl	80090d4 <USB_GetMode>
 8007ec2:	4603      	mov	r3, r0
 8007ec4:	2b00      	cmp	r3, #0
 8007ec6:	d005      	beq.n	8007ed4 <USB_SetCurrentMode+0x84>
 8007ec8:	68fb      	ldr	r3, [r7, #12]
 8007eca:	2b31      	cmp	r3, #49	; 0x31
 8007ecc:	d9f0      	bls.n	8007eb0 <USB_SetCurrentMode+0x60>
 8007ece:	e001      	b.n	8007ed4 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8007ed0:	2301      	movs	r3, #1
 8007ed2:	e005      	b.n	8007ee0 <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 8007ed4:	68fb      	ldr	r3, [r7, #12]
 8007ed6:	2b32      	cmp	r3, #50	; 0x32
 8007ed8:	d101      	bne.n	8007ede <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8007eda:	2301      	movs	r3, #1
 8007edc:	e000      	b.n	8007ee0 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8007ede:	2300      	movs	r3, #0
}
 8007ee0:	4618      	mov	r0, r3
 8007ee2:	3710      	adds	r7, #16
 8007ee4:	46bd      	mov	sp, r7
 8007ee6:	bd80      	pop	{r7, pc}

08007ee8 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8007ee8:	b084      	sub	sp, #16
 8007eea:	b580      	push	{r7, lr}
 8007eec:	b086      	sub	sp, #24
 8007eee:	af00      	add	r7, sp, #0
 8007ef0:	6078      	str	r0, [r7, #4]
 8007ef2:	f107 0024 	add.w	r0, r7, #36	; 0x24
 8007ef6:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8007efa:	2300      	movs	r3, #0
 8007efc:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007efe:	687b      	ldr	r3, [r7, #4]
 8007f00:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8007f02:	2300      	movs	r3, #0
 8007f04:	613b      	str	r3, [r7, #16]
 8007f06:	e009      	b.n	8007f1c <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8007f08:	687a      	ldr	r2, [r7, #4]
 8007f0a:	693b      	ldr	r3, [r7, #16]
 8007f0c:	3340      	adds	r3, #64	; 0x40
 8007f0e:	009b      	lsls	r3, r3, #2
 8007f10:	4413      	add	r3, r2
 8007f12:	2200      	movs	r2, #0
 8007f14:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8007f16:	693b      	ldr	r3, [r7, #16]
 8007f18:	3301      	adds	r3, #1
 8007f1a:	613b      	str	r3, [r7, #16]
 8007f1c:	693b      	ldr	r3, [r7, #16]
 8007f1e:	2b0e      	cmp	r3, #14
 8007f20:	d9f2      	bls.n	8007f08 <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8007f22:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007f24:	2b00      	cmp	r3, #0
 8007f26:	d11c      	bne.n	8007f62 <USB_DevInit+0x7a>
  {
    /*
     * disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8007f28:	68fb      	ldr	r3, [r7, #12]
 8007f2a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007f2e:	685b      	ldr	r3, [r3, #4]
 8007f30:	68fa      	ldr	r2, [r7, #12]
 8007f32:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8007f36:	f043 0302 	orr.w	r3, r3, #2
 8007f3a:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 8007f3c:	687b      	ldr	r3, [r7, #4]
 8007f3e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007f40:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8007f44:	687b      	ldr	r3, [r7, #4]
 8007f46:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 8007f48:	687b      	ldr	r3, [r7, #4]
 8007f4a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007f4c:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 8007f50:	687b      	ldr	r3, [r7, #4]
 8007f52:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 8007f54:	687b      	ldr	r3, [r7, #4]
 8007f56:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007f58:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 8007f5c:	687b      	ldr	r3, [r7, #4]
 8007f5e:	639a      	str	r2, [r3, #56]	; 0x38
 8007f60:	e00b      	b.n	8007f7a <USB_DevInit+0x92>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 8007f62:	687b      	ldr	r3, [r7, #4]
 8007f64:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007f66:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 8007f6a:	687b      	ldr	r3, [r7, #4]
 8007f6c:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 8007f6e:	687b      	ldr	r3, [r7, #4]
 8007f70:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007f72:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 8007f76:	687b      	ldr	r3, [r7, #4]
 8007f78:	639a      	str	r2, [r3, #56]	; 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8007f7a:	68fb      	ldr	r3, [r7, #12]
 8007f7c:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8007f80:	461a      	mov	r2, r3
 8007f82:	2300      	movs	r3, #0
 8007f84:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8007f86:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007f88:	2b01      	cmp	r3, #1
 8007f8a:	d10c      	bne.n	8007fa6 <USB_DevInit+0xbe>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8007f8c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007f8e:	2b00      	cmp	r3, #0
 8007f90:	d104      	bne.n	8007f9c <USB_DevInit+0xb4>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8007f92:	2100      	movs	r1, #0
 8007f94:	6878      	ldr	r0, [r7, #4]
 8007f96:	f000 f965 	bl	8008264 <USB_SetDevSpeed>
 8007f9a:	e008      	b.n	8007fae <USB_DevInit+0xc6>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8007f9c:	2101      	movs	r1, #1
 8007f9e:	6878      	ldr	r0, [r7, #4]
 8007fa0:	f000 f960 	bl	8008264 <USB_SetDevSpeed>
 8007fa4:	e003      	b.n	8007fae <USB_DevInit+0xc6>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8007fa6:	2103      	movs	r1, #3
 8007fa8:	6878      	ldr	r0, [r7, #4]
 8007faa:	f000 f95b 	bl	8008264 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8007fae:	2110      	movs	r1, #16
 8007fb0:	6878      	ldr	r0, [r7, #4]
 8007fb2:	f000 f8f3 	bl	800819c <USB_FlushTxFifo>
 8007fb6:	4603      	mov	r3, r0
 8007fb8:	2b00      	cmp	r3, #0
 8007fba:	d001      	beq.n	8007fc0 <USB_DevInit+0xd8>
  {
    ret = HAL_ERROR;
 8007fbc:	2301      	movs	r3, #1
 8007fbe:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8007fc0:	6878      	ldr	r0, [r7, #4]
 8007fc2:	f000 f91f 	bl	8008204 <USB_FlushRxFifo>
 8007fc6:	4603      	mov	r3, r0
 8007fc8:	2b00      	cmp	r3, #0
 8007fca:	d001      	beq.n	8007fd0 <USB_DevInit+0xe8>
  {
    ret = HAL_ERROR;
 8007fcc:	2301      	movs	r3, #1
 8007fce:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8007fd0:	68fb      	ldr	r3, [r7, #12]
 8007fd2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007fd6:	461a      	mov	r2, r3
 8007fd8:	2300      	movs	r3, #0
 8007fda:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8007fdc:	68fb      	ldr	r3, [r7, #12]
 8007fde:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007fe2:	461a      	mov	r2, r3
 8007fe4:	2300      	movs	r3, #0
 8007fe6:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8007fe8:	68fb      	ldr	r3, [r7, #12]
 8007fea:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007fee:	461a      	mov	r2, r3
 8007ff0:	2300      	movs	r3, #0
 8007ff2:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8007ff4:	2300      	movs	r3, #0
 8007ff6:	613b      	str	r3, [r7, #16]
 8007ff8:	e043      	b.n	8008082 <USB_DevInit+0x19a>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8007ffa:	693b      	ldr	r3, [r7, #16]
 8007ffc:	015a      	lsls	r2, r3, #5
 8007ffe:	68fb      	ldr	r3, [r7, #12]
 8008000:	4413      	add	r3, r2
 8008002:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008006:	681b      	ldr	r3, [r3, #0]
 8008008:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800800c:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8008010:	d118      	bne.n	8008044 <USB_DevInit+0x15c>
    {
      if (i == 0U)
 8008012:	693b      	ldr	r3, [r7, #16]
 8008014:	2b00      	cmp	r3, #0
 8008016:	d10a      	bne.n	800802e <USB_DevInit+0x146>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8008018:	693b      	ldr	r3, [r7, #16]
 800801a:	015a      	lsls	r2, r3, #5
 800801c:	68fb      	ldr	r3, [r7, #12]
 800801e:	4413      	add	r3, r2
 8008020:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008024:	461a      	mov	r2, r3
 8008026:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800802a:	6013      	str	r3, [r2, #0]
 800802c:	e013      	b.n	8008056 <USB_DevInit+0x16e>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 800802e:	693b      	ldr	r3, [r7, #16]
 8008030:	015a      	lsls	r2, r3, #5
 8008032:	68fb      	ldr	r3, [r7, #12]
 8008034:	4413      	add	r3, r2
 8008036:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800803a:	461a      	mov	r2, r3
 800803c:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8008040:	6013      	str	r3, [r2, #0]
 8008042:	e008      	b.n	8008056 <USB_DevInit+0x16e>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8008044:	693b      	ldr	r3, [r7, #16]
 8008046:	015a      	lsls	r2, r3, #5
 8008048:	68fb      	ldr	r3, [r7, #12]
 800804a:	4413      	add	r3, r2
 800804c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008050:	461a      	mov	r2, r3
 8008052:	2300      	movs	r3, #0
 8008054:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8008056:	693b      	ldr	r3, [r7, #16]
 8008058:	015a      	lsls	r2, r3, #5
 800805a:	68fb      	ldr	r3, [r7, #12]
 800805c:	4413      	add	r3, r2
 800805e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008062:	461a      	mov	r2, r3
 8008064:	2300      	movs	r3, #0
 8008066:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8008068:	693b      	ldr	r3, [r7, #16]
 800806a:	015a      	lsls	r2, r3, #5
 800806c:	68fb      	ldr	r3, [r7, #12]
 800806e:	4413      	add	r3, r2
 8008070:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008074:	461a      	mov	r2, r3
 8008076:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 800807a:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800807c:	693b      	ldr	r3, [r7, #16]
 800807e:	3301      	adds	r3, #1
 8008080:	613b      	str	r3, [r7, #16]
 8008082:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008084:	693a      	ldr	r2, [r7, #16]
 8008086:	429a      	cmp	r2, r3
 8008088:	d3b7      	bcc.n	8007ffa <USB_DevInit+0x112>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800808a:	2300      	movs	r3, #0
 800808c:	613b      	str	r3, [r7, #16]
 800808e:	e043      	b.n	8008118 <USB_DevInit+0x230>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8008090:	693b      	ldr	r3, [r7, #16]
 8008092:	015a      	lsls	r2, r3, #5
 8008094:	68fb      	ldr	r3, [r7, #12]
 8008096:	4413      	add	r3, r2
 8008098:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800809c:	681b      	ldr	r3, [r3, #0]
 800809e:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80080a2:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80080a6:	d118      	bne.n	80080da <USB_DevInit+0x1f2>
    {
      if (i == 0U)
 80080a8:	693b      	ldr	r3, [r7, #16]
 80080aa:	2b00      	cmp	r3, #0
 80080ac:	d10a      	bne.n	80080c4 <USB_DevInit+0x1dc>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 80080ae:	693b      	ldr	r3, [r7, #16]
 80080b0:	015a      	lsls	r2, r3, #5
 80080b2:	68fb      	ldr	r3, [r7, #12]
 80080b4:	4413      	add	r3, r2
 80080b6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80080ba:	461a      	mov	r2, r3
 80080bc:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80080c0:	6013      	str	r3, [r2, #0]
 80080c2:	e013      	b.n	80080ec <USB_DevInit+0x204>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 80080c4:	693b      	ldr	r3, [r7, #16]
 80080c6:	015a      	lsls	r2, r3, #5
 80080c8:	68fb      	ldr	r3, [r7, #12]
 80080ca:	4413      	add	r3, r2
 80080cc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80080d0:	461a      	mov	r2, r3
 80080d2:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80080d6:	6013      	str	r3, [r2, #0]
 80080d8:	e008      	b.n	80080ec <USB_DevInit+0x204>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 80080da:	693b      	ldr	r3, [r7, #16]
 80080dc:	015a      	lsls	r2, r3, #5
 80080de:	68fb      	ldr	r3, [r7, #12]
 80080e0:	4413      	add	r3, r2
 80080e2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80080e6:	461a      	mov	r2, r3
 80080e8:	2300      	movs	r3, #0
 80080ea:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 80080ec:	693b      	ldr	r3, [r7, #16]
 80080ee:	015a      	lsls	r2, r3, #5
 80080f0:	68fb      	ldr	r3, [r7, #12]
 80080f2:	4413      	add	r3, r2
 80080f4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80080f8:	461a      	mov	r2, r3
 80080fa:	2300      	movs	r3, #0
 80080fc:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 80080fe:	693b      	ldr	r3, [r7, #16]
 8008100:	015a      	lsls	r2, r3, #5
 8008102:	68fb      	ldr	r3, [r7, #12]
 8008104:	4413      	add	r3, r2
 8008106:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800810a:	461a      	mov	r2, r3
 800810c:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8008110:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8008112:	693b      	ldr	r3, [r7, #16]
 8008114:	3301      	adds	r3, #1
 8008116:	613b      	str	r3, [r7, #16]
 8008118:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800811a:	693a      	ldr	r2, [r7, #16]
 800811c:	429a      	cmp	r2, r3
 800811e:	d3b7      	bcc.n	8008090 <USB_DevInit+0x1a8>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8008120:	68fb      	ldr	r3, [r7, #12]
 8008122:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008126:	691b      	ldr	r3, [r3, #16]
 8008128:	68fa      	ldr	r2, [r7, #12]
 800812a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800812e:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8008132:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8008134:	687b      	ldr	r3, [r7, #4]
 8008136:	2200      	movs	r2, #0
 8008138:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 800813a:	687b      	ldr	r3, [r7, #4]
 800813c:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 8008140:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8008142:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008144:	2b00      	cmp	r3, #0
 8008146:	d105      	bne.n	8008154 <USB_DevInit+0x26c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8008148:	687b      	ldr	r3, [r7, #4]
 800814a:	699b      	ldr	r3, [r3, #24]
 800814c:	f043 0210 	orr.w	r2, r3, #16
 8008150:	687b      	ldr	r3, [r7, #4]
 8008152:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8008154:	687b      	ldr	r3, [r7, #4]
 8008156:	699a      	ldr	r2, [r3, #24]
 8008158:	4b0f      	ldr	r3, [pc, #60]	; (8008198 <USB_DevInit+0x2b0>)
 800815a:	4313      	orrs	r3, r2
 800815c:	687a      	ldr	r2, [r7, #4]
 800815e:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8008160:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008162:	2b00      	cmp	r3, #0
 8008164:	d005      	beq.n	8008172 <USB_DevInit+0x28a>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8008166:	687b      	ldr	r3, [r7, #4]
 8008168:	699b      	ldr	r3, [r3, #24]
 800816a:	f043 0208 	orr.w	r2, r3, #8
 800816e:	687b      	ldr	r3, [r7, #4]
 8008170:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8008172:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008174:	2b01      	cmp	r3, #1
 8008176:	d107      	bne.n	8008188 <USB_DevInit+0x2a0>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8008178:	687b      	ldr	r3, [r7, #4]
 800817a:	699b      	ldr	r3, [r3, #24]
 800817c:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8008180:	f043 0304 	orr.w	r3, r3, #4
 8008184:	687a      	ldr	r2, [r7, #4]
 8008186:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8008188:	7dfb      	ldrb	r3, [r7, #23]
}
 800818a:	4618      	mov	r0, r3
 800818c:	3718      	adds	r7, #24
 800818e:	46bd      	mov	sp, r7
 8008190:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8008194:	b004      	add	sp, #16
 8008196:	4770      	bx	lr
 8008198:	803c3800 	.word	0x803c3800

0800819c <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 800819c:	b480      	push	{r7}
 800819e:	b085      	sub	sp, #20
 80081a0:	af00      	add	r7, sp, #0
 80081a2:	6078      	str	r0, [r7, #4]
 80081a4:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 80081a6:	2300      	movs	r3, #0
 80081a8:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80081aa:	68fb      	ldr	r3, [r7, #12]
 80081ac:	3301      	adds	r3, #1
 80081ae:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 80081b0:	68fb      	ldr	r3, [r7, #12]
 80081b2:	4a13      	ldr	r2, [pc, #76]	; (8008200 <USB_FlushTxFifo+0x64>)
 80081b4:	4293      	cmp	r3, r2
 80081b6:	d901      	bls.n	80081bc <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 80081b8:	2303      	movs	r3, #3
 80081ba:	e01b      	b.n	80081f4 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80081bc:	687b      	ldr	r3, [r7, #4]
 80081be:	691b      	ldr	r3, [r3, #16]
 80081c0:	2b00      	cmp	r3, #0
 80081c2:	daf2      	bge.n	80081aa <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 80081c4:	2300      	movs	r3, #0
 80081c6:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 80081c8:	683b      	ldr	r3, [r7, #0]
 80081ca:	019b      	lsls	r3, r3, #6
 80081cc:	f043 0220 	orr.w	r2, r3, #32
 80081d0:	687b      	ldr	r3, [r7, #4]
 80081d2:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80081d4:	68fb      	ldr	r3, [r7, #12]
 80081d6:	3301      	adds	r3, #1
 80081d8:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 80081da:	68fb      	ldr	r3, [r7, #12]
 80081dc:	4a08      	ldr	r2, [pc, #32]	; (8008200 <USB_FlushTxFifo+0x64>)
 80081de:	4293      	cmp	r3, r2
 80081e0:	d901      	bls.n	80081e6 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 80081e2:	2303      	movs	r3, #3
 80081e4:	e006      	b.n	80081f4 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 80081e6:	687b      	ldr	r3, [r7, #4]
 80081e8:	691b      	ldr	r3, [r3, #16]
 80081ea:	f003 0320 	and.w	r3, r3, #32
 80081ee:	2b20      	cmp	r3, #32
 80081f0:	d0f0      	beq.n	80081d4 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 80081f2:	2300      	movs	r3, #0
}
 80081f4:	4618      	mov	r0, r3
 80081f6:	3714      	adds	r7, #20
 80081f8:	46bd      	mov	sp, r7
 80081fa:	bc80      	pop	{r7}
 80081fc:	4770      	bx	lr
 80081fe:	bf00      	nop
 8008200:	00030d40 	.word	0x00030d40

08008204 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8008204:	b480      	push	{r7}
 8008206:	b085      	sub	sp, #20
 8008208:	af00      	add	r7, sp, #0
 800820a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800820c:	2300      	movs	r3, #0
 800820e:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8008210:	68fb      	ldr	r3, [r7, #12]
 8008212:	3301      	adds	r3, #1
 8008214:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8008216:	68fb      	ldr	r3, [r7, #12]
 8008218:	4a11      	ldr	r2, [pc, #68]	; (8008260 <USB_FlushRxFifo+0x5c>)
 800821a:	4293      	cmp	r3, r2
 800821c:	d901      	bls.n	8008222 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 800821e:	2303      	movs	r3, #3
 8008220:	e018      	b.n	8008254 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8008222:	687b      	ldr	r3, [r7, #4]
 8008224:	691b      	ldr	r3, [r3, #16]
 8008226:	2b00      	cmp	r3, #0
 8008228:	daf2      	bge.n	8008210 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 800822a:	2300      	movs	r3, #0
 800822c:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800822e:	687b      	ldr	r3, [r7, #4]
 8008230:	2210      	movs	r2, #16
 8008232:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8008234:	68fb      	ldr	r3, [r7, #12]
 8008236:	3301      	adds	r3, #1
 8008238:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800823a:	68fb      	ldr	r3, [r7, #12]
 800823c:	4a08      	ldr	r2, [pc, #32]	; (8008260 <USB_FlushRxFifo+0x5c>)
 800823e:	4293      	cmp	r3, r2
 8008240:	d901      	bls.n	8008246 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8008242:	2303      	movs	r3, #3
 8008244:	e006      	b.n	8008254 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8008246:	687b      	ldr	r3, [r7, #4]
 8008248:	691b      	ldr	r3, [r3, #16]
 800824a:	f003 0310 	and.w	r3, r3, #16
 800824e:	2b10      	cmp	r3, #16
 8008250:	d0f0      	beq.n	8008234 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8008252:	2300      	movs	r3, #0
}
 8008254:	4618      	mov	r0, r3
 8008256:	3714      	adds	r7, #20
 8008258:	46bd      	mov	sp, r7
 800825a:	bc80      	pop	{r7}
 800825c:	4770      	bx	lr
 800825e:	bf00      	nop
 8008260:	00030d40 	.word	0x00030d40

08008264 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8008264:	b480      	push	{r7}
 8008266:	b085      	sub	sp, #20
 8008268:	af00      	add	r7, sp, #0
 800826a:	6078      	str	r0, [r7, #4]
 800826c:	460b      	mov	r3, r1
 800826e:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008270:	687b      	ldr	r3, [r7, #4]
 8008272:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8008274:	68fb      	ldr	r3, [r7, #12]
 8008276:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800827a:	681a      	ldr	r2, [r3, #0]
 800827c:	78fb      	ldrb	r3, [r7, #3]
 800827e:	68f9      	ldr	r1, [r7, #12]
 8008280:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8008284:	4313      	orrs	r3, r2
 8008286:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8008288:	2300      	movs	r3, #0
}
 800828a:	4618      	mov	r0, r3
 800828c:	3714      	adds	r7, #20
 800828e:	46bd      	mov	sp, r7
 8008290:	bc80      	pop	{r7}
 8008292:	4770      	bx	lr

08008294 <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 8008294:	b480      	push	{r7}
 8008296:	b087      	sub	sp, #28
 8008298:	af00      	add	r7, sp, #0
 800829a:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800829c:	687b      	ldr	r3, [r7, #4]
 800829e:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 80082a0:	693b      	ldr	r3, [r7, #16]
 80082a2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80082a6:	689b      	ldr	r3, [r3, #8]
 80082a8:	f003 0306 	and.w	r3, r3, #6
 80082ac:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 80082ae:	68fb      	ldr	r3, [r7, #12]
 80082b0:	2b00      	cmp	r3, #0
 80082b2:	d102      	bne.n	80082ba <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 80082b4:	2300      	movs	r3, #0
 80082b6:	75fb      	strb	r3, [r7, #23]
 80082b8:	e00a      	b.n	80082d0 <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 80082ba:	68fb      	ldr	r3, [r7, #12]
 80082bc:	2b02      	cmp	r3, #2
 80082be:	d002      	beq.n	80082c6 <USB_GetDevSpeed+0x32>
 80082c0:	68fb      	ldr	r3, [r7, #12]
 80082c2:	2b06      	cmp	r3, #6
 80082c4:	d102      	bne.n	80082cc <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 80082c6:	2302      	movs	r3, #2
 80082c8:	75fb      	strb	r3, [r7, #23]
 80082ca:	e001      	b.n	80082d0 <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 80082cc:	230f      	movs	r3, #15
 80082ce:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 80082d0:	7dfb      	ldrb	r3, [r7, #23]
}
 80082d2:	4618      	mov	r0, r3
 80082d4:	371c      	adds	r7, #28
 80082d6:	46bd      	mov	sp, r7
 80082d8:	bc80      	pop	{r7}
 80082da:	4770      	bx	lr

080082dc <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 80082dc:	b480      	push	{r7}
 80082de:	b085      	sub	sp, #20
 80082e0:	af00      	add	r7, sp, #0
 80082e2:	6078      	str	r0, [r7, #4]
 80082e4:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80082e6:	687b      	ldr	r3, [r7, #4]
 80082e8:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 80082ea:	683b      	ldr	r3, [r7, #0]
 80082ec:	781b      	ldrb	r3, [r3, #0]
 80082ee:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 80082f0:	683b      	ldr	r3, [r7, #0]
 80082f2:	785b      	ldrb	r3, [r3, #1]
 80082f4:	2b01      	cmp	r3, #1
 80082f6:	d13a      	bne.n	800836e <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 80082f8:	68fb      	ldr	r3, [r7, #12]
 80082fa:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80082fe:	69da      	ldr	r2, [r3, #28]
 8008300:	683b      	ldr	r3, [r7, #0]
 8008302:	781b      	ldrb	r3, [r3, #0]
 8008304:	f003 030f 	and.w	r3, r3, #15
 8008308:	2101      	movs	r1, #1
 800830a:	fa01 f303 	lsl.w	r3, r1, r3
 800830e:	b29b      	uxth	r3, r3
 8008310:	68f9      	ldr	r1, [r7, #12]
 8008312:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8008316:	4313      	orrs	r3, r2
 8008318:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 800831a:	68bb      	ldr	r3, [r7, #8]
 800831c:	015a      	lsls	r2, r3, #5
 800831e:	68fb      	ldr	r3, [r7, #12]
 8008320:	4413      	add	r3, r2
 8008322:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008326:	681b      	ldr	r3, [r3, #0]
 8008328:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800832c:	2b00      	cmp	r3, #0
 800832e:	d155      	bne.n	80083dc <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8008330:	68bb      	ldr	r3, [r7, #8]
 8008332:	015a      	lsls	r2, r3, #5
 8008334:	68fb      	ldr	r3, [r7, #12]
 8008336:	4413      	add	r3, r2
 8008338:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800833c:	681a      	ldr	r2, [r3, #0]
 800833e:	683b      	ldr	r3, [r7, #0]
 8008340:	689b      	ldr	r3, [r3, #8]
 8008342:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8008346:	683b      	ldr	r3, [r7, #0]
 8008348:	791b      	ldrb	r3, [r3, #4]
 800834a:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800834c:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800834e:	68bb      	ldr	r3, [r7, #8]
 8008350:	059b      	lsls	r3, r3, #22
 8008352:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8008354:	4313      	orrs	r3, r2
 8008356:	68ba      	ldr	r2, [r7, #8]
 8008358:	0151      	lsls	r1, r2, #5
 800835a:	68fa      	ldr	r2, [r7, #12]
 800835c:	440a      	add	r2, r1
 800835e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008362:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008366:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800836a:	6013      	str	r3, [r2, #0]
 800836c:	e036      	b.n	80083dc <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 800836e:	68fb      	ldr	r3, [r7, #12]
 8008370:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008374:	69da      	ldr	r2, [r3, #28]
 8008376:	683b      	ldr	r3, [r7, #0]
 8008378:	781b      	ldrb	r3, [r3, #0]
 800837a:	f003 030f 	and.w	r3, r3, #15
 800837e:	2101      	movs	r1, #1
 8008380:	fa01 f303 	lsl.w	r3, r1, r3
 8008384:	041b      	lsls	r3, r3, #16
 8008386:	68f9      	ldr	r1, [r7, #12]
 8008388:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800838c:	4313      	orrs	r3, r2
 800838e:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 8008390:	68bb      	ldr	r3, [r7, #8]
 8008392:	015a      	lsls	r2, r3, #5
 8008394:	68fb      	ldr	r3, [r7, #12]
 8008396:	4413      	add	r3, r2
 8008398:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800839c:	681b      	ldr	r3, [r3, #0]
 800839e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80083a2:	2b00      	cmp	r3, #0
 80083a4:	d11a      	bne.n	80083dc <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 80083a6:	68bb      	ldr	r3, [r7, #8]
 80083a8:	015a      	lsls	r2, r3, #5
 80083aa:	68fb      	ldr	r3, [r7, #12]
 80083ac:	4413      	add	r3, r2
 80083ae:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80083b2:	681a      	ldr	r2, [r3, #0]
 80083b4:	683b      	ldr	r3, [r7, #0]
 80083b6:	689b      	ldr	r3, [r3, #8]
 80083b8:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 80083bc:	683b      	ldr	r3, [r7, #0]
 80083be:	791b      	ldrb	r3, [r3, #4]
 80083c0:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 80083c2:	430b      	orrs	r3, r1
 80083c4:	4313      	orrs	r3, r2
 80083c6:	68ba      	ldr	r2, [r7, #8]
 80083c8:	0151      	lsls	r1, r2, #5
 80083ca:	68fa      	ldr	r2, [r7, #12]
 80083cc:	440a      	add	r2, r1
 80083ce:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80083d2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80083d6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80083da:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 80083dc:	2300      	movs	r3, #0
}
 80083de:	4618      	mov	r0, r3
 80083e0:	3714      	adds	r7, #20
 80083e2:	46bd      	mov	sp, r7
 80083e4:	bc80      	pop	{r7}
 80083e6:	4770      	bx	lr

080083e8 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 80083e8:	b480      	push	{r7}
 80083ea:	b085      	sub	sp, #20
 80083ec:	af00      	add	r7, sp, #0
 80083ee:	6078      	str	r0, [r7, #4]
 80083f0:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80083f2:	687b      	ldr	r3, [r7, #4]
 80083f4:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 80083f6:	683b      	ldr	r3, [r7, #0]
 80083f8:	781b      	ldrb	r3, [r3, #0]
 80083fa:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 80083fc:	683b      	ldr	r3, [r7, #0]
 80083fe:	785b      	ldrb	r3, [r3, #1]
 8008400:	2b01      	cmp	r3, #1
 8008402:	d161      	bne.n	80084c8 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8008404:	68bb      	ldr	r3, [r7, #8]
 8008406:	015a      	lsls	r2, r3, #5
 8008408:	68fb      	ldr	r3, [r7, #12]
 800840a:	4413      	add	r3, r2
 800840c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008410:	681b      	ldr	r3, [r3, #0]
 8008412:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8008416:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800841a:	d11f      	bne.n	800845c <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 800841c:	68bb      	ldr	r3, [r7, #8]
 800841e:	015a      	lsls	r2, r3, #5
 8008420:	68fb      	ldr	r3, [r7, #12]
 8008422:	4413      	add	r3, r2
 8008424:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008428:	681b      	ldr	r3, [r3, #0]
 800842a:	68ba      	ldr	r2, [r7, #8]
 800842c:	0151      	lsls	r1, r2, #5
 800842e:	68fa      	ldr	r2, [r7, #12]
 8008430:	440a      	add	r2, r1
 8008432:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008436:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800843a:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 800843c:	68bb      	ldr	r3, [r7, #8]
 800843e:	015a      	lsls	r2, r3, #5
 8008440:	68fb      	ldr	r3, [r7, #12]
 8008442:	4413      	add	r3, r2
 8008444:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008448:	681b      	ldr	r3, [r3, #0]
 800844a:	68ba      	ldr	r2, [r7, #8]
 800844c:	0151      	lsls	r1, r2, #5
 800844e:	68fa      	ldr	r2, [r7, #12]
 8008450:	440a      	add	r2, r1
 8008452:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008456:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800845a:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800845c:	68fb      	ldr	r3, [r7, #12]
 800845e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008462:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8008464:	683b      	ldr	r3, [r7, #0]
 8008466:	781b      	ldrb	r3, [r3, #0]
 8008468:	f003 030f 	and.w	r3, r3, #15
 800846c:	2101      	movs	r1, #1
 800846e:	fa01 f303 	lsl.w	r3, r1, r3
 8008472:	b29b      	uxth	r3, r3
 8008474:	43db      	mvns	r3, r3
 8008476:	68f9      	ldr	r1, [r7, #12]
 8008478:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800847c:	4013      	ands	r3, r2
 800847e:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8008480:	68fb      	ldr	r3, [r7, #12]
 8008482:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008486:	69da      	ldr	r2, [r3, #28]
 8008488:	683b      	ldr	r3, [r7, #0]
 800848a:	781b      	ldrb	r3, [r3, #0]
 800848c:	f003 030f 	and.w	r3, r3, #15
 8008490:	2101      	movs	r1, #1
 8008492:	fa01 f303 	lsl.w	r3, r1, r3
 8008496:	b29b      	uxth	r3, r3
 8008498:	43db      	mvns	r3, r3
 800849a:	68f9      	ldr	r1, [r7, #12]
 800849c:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80084a0:	4013      	ands	r3, r2
 80084a2:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 80084a4:	68bb      	ldr	r3, [r7, #8]
 80084a6:	015a      	lsls	r2, r3, #5
 80084a8:	68fb      	ldr	r3, [r7, #12]
 80084aa:	4413      	add	r3, r2
 80084ac:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80084b0:	681a      	ldr	r2, [r3, #0]
 80084b2:	68bb      	ldr	r3, [r7, #8]
 80084b4:	0159      	lsls	r1, r3, #5
 80084b6:	68fb      	ldr	r3, [r7, #12]
 80084b8:	440b      	add	r3, r1
 80084ba:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80084be:	4619      	mov	r1, r3
 80084c0:	4b35      	ldr	r3, [pc, #212]	; (8008598 <USB_DeactivateEndpoint+0x1b0>)
 80084c2:	4013      	ands	r3, r2
 80084c4:	600b      	str	r3, [r1, #0]
 80084c6:	e060      	b.n	800858a <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80084c8:	68bb      	ldr	r3, [r7, #8]
 80084ca:	015a      	lsls	r2, r3, #5
 80084cc:	68fb      	ldr	r3, [r7, #12]
 80084ce:	4413      	add	r3, r2
 80084d0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80084d4:	681b      	ldr	r3, [r3, #0]
 80084d6:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80084da:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80084de:	d11f      	bne.n	8008520 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 80084e0:	68bb      	ldr	r3, [r7, #8]
 80084e2:	015a      	lsls	r2, r3, #5
 80084e4:	68fb      	ldr	r3, [r7, #12]
 80084e6:	4413      	add	r3, r2
 80084e8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80084ec:	681b      	ldr	r3, [r3, #0]
 80084ee:	68ba      	ldr	r2, [r7, #8]
 80084f0:	0151      	lsls	r1, r2, #5
 80084f2:	68fa      	ldr	r2, [r7, #12]
 80084f4:	440a      	add	r2, r1
 80084f6:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80084fa:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 80084fe:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 8008500:	68bb      	ldr	r3, [r7, #8]
 8008502:	015a      	lsls	r2, r3, #5
 8008504:	68fb      	ldr	r3, [r7, #12]
 8008506:	4413      	add	r3, r2
 8008508:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800850c:	681b      	ldr	r3, [r3, #0]
 800850e:	68ba      	ldr	r2, [r7, #8]
 8008510:	0151      	lsls	r1, r2, #5
 8008512:	68fa      	ldr	r2, [r7, #12]
 8008514:	440a      	add	r2, r1
 8008516:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800851a:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800851e:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8008520:	68fb      	ldr	r3, [r7, #12]
 8008522:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008526:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8008528:	683b      	ldr	r3, [r7, #0]
 800852a:	781b      	ldrb	r3, [r3, #0]
 800852c:	f003 030f 	and.w	r3, r3, #15
 8008530:	2101      	movs	r1, #1
 8008532:	fa01 f303 	lsl.w	r3, r1, r3
 8008536:	041b      	lsls	r3, r3, #16
 8008538:	43db      	mvns	r3, r3
 800853a:	68f9      	ldr	r1, [r7, #12]
 800853c:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8008540:	4013      	ands	r3, r2
 8008542:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8008544:	68fb      	ldr	r3, [r7, #12]
 8008546:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800854a:	69da      	ldr	r2, [r3, #28]
 800854c:	683b      	ldr	r3, [r7, #0]
 800854e:	781b      	ldrb	r3, [r3, #0]
 8008550:	f003 030f 	and.w	r3, r3, #15
 8008554:	2101      	movs	r1, #1
 8008556:	fa01 f303 	lsl.w	r3, r1, r3
 800855a:	041b      	lsls	r3, r3, #16
 800855c:	43db      	mvns	r3, r3
 800855e:	68f9      	ldr	r1, [r7, #12]
 8008560:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8008564:	4013      	ands	r3, r2
 8008566:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 8008568:	68bb      	ldr	r3, [r7, #8]
 800856a:	015a      	lsls	r2, r3, #5
 800856c:	68fb      	ldr	r3, [r7, #12]
 800856e:	4413      	add	r3, r2
 8008570:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008574:	681a      	ldr	r2, [r3, #0]
 8008576:	68bb      	ldr	r3, [r7, #8]
 8008578:	0159      	lsls	r1, r3, #5
 800857a:	68fb      	ldr	r3, [r7, #12]
 800857c:	440b      	add	r3, r1
 800857e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008582:	4619      	mov	r1, r3
 8008584:	4b05      	ldr	r3, [pc, #20]	; (800859c <USB_DeactivateEndpoint+0x1b4>)
 8008586:	4013      	ands	r3, r2
 8008588:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 800858a:	2300      	movs	r3, #0
}
 800858c:	4618      	mov	r0, r3
 800858e:	3714      	adds	r7, #20
 8008590:	46bd      	mov	sp, r7
 8008592:	bc80      	pop	{r7}
 8008594:	4770      	bx	lr
 8008596:	bf00      	nop
 8008598:	ec337800 	.word	0xec337800
 800859c:	eff37800 	.word	0xeff37800

080085a0 <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 80085a0:	b580      	push	{r7, lr}
 80085a2:	b08a      	sub	sp, #40	; 0x28
 80085a4:	af02      	add	r7, sp, #8
 80085a6:	60f8      	str	r0, [r7, #12]
 80085a8:	60b9      	str	r1, [r7, #8]
 80085aa:	4613      	mov	r3, r2
 80085ac:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80085ae:	68fb      	ldr	r3, [r7, #12]
 80085b0:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 80085b2:	68bb      	ldr	r3, [r7, #8]
 80085b4:	781b      	ldrb	r3, [r3, #0]
 80085b6:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 80085b8:	68bb      	ldr	r3, [r7, #8]
 80085ba:	785b      	ldrb	r3, [r3, #1]
 80085bc:	2b01      	cmp	r3, #1
 80085be:	f040 817a 	bne.w	80088b6 <USB_EPStartXfer+0x316>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 80085c2:	68bb      	ldr	r3, [r7, #8]
 80085c4:	691b      	ldr	r3, [r3, #16]
 80085c6:	2b00      	cmp	r3, #0
 80085c8:	d132      	bne.n	8008630 <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 80085ca:	69bb      	ldr	r3, [r7, #24]
 80085cc:	015a      	lsls	r2, r3, #5
 80085ce:	69fb      	ldr	r3, [r7, #28]
 80085d0:	4413      	add	r3, r2
 80085d2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80085d6:	691b      	ldr	r3, [r3, #16]
 80085d8:	69ba      	ldr	r2, [r7, #24]
 80085da:	0151      	lsls	r1, r2, #5
 80085dc:	69fa      	ldr	r2, [r7, #28]
 80085de:	440a      	add	r2, r1
 80085e0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80085e4:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 80085e8:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 80085ec:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 80085ee:	69bb      	ldr	r3, [r7, #24]
 80085f0:	015a      	lsls	r2, r3, #5
 80085f2:	69fb      	ldr	r3, [r7, #28]
 80085f4:	4413      	add	r3, r2
 80085f6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80085fa:	691b      	ldr	r3, [r3, #16]
 80085fc:	69ba      	ldr	r2, [r7, #24]
 80085fe:	0151      	lsls	r1, r2, #5
 8008600:	69fa      	ldr	r2, [r7, #28]
 8008602:	440a      	add	r2, r1
 8008604:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008608:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800860c:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800860e:	69bb      	ldr	r3, [r7, #24]
 8008610:	015a      	lsls	r2, r3, #5
 8008612:	69fb      	ldr	r3, [r7, #28]
 8008614:	4413      	add	r3, r2
 8008616:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800861a:	691b      	ldr	r3, [r3, #16]
 800861c:	69ba      	ldr	r2, [r7, #24]
 800861e:	0151      	lsls	r1, r2, #5
 8008620:	69fa      	ldr	r2, [r7, #28]
 8008622:	440a      	add	r2, r1
 8008624:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008628:	0cdb      	lsrs	r3, r3, #19
 800862a:	04db      	lsls	r3, r3, #19
 800862c:	6113      	str	r3, [r2, #16]
 800862e:	e092      	b.n	8008756 <USB_EPStartXfer+0x1b6>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8008630:	69bb      	ldr	r3, [r7, #24]
 8008632:	015a      	lsls	r2, r3, #5
 8008634:	69fb      	ldr	r3, [r7, #28]
 8008636:	4413      	add	r3, r2
 8008638:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800863c:	691b      	ldr	r3, [r3, #16]
 800863e:	69ba      	ldr	r2, [r7, #24]
 8008640:	0151      	lsls	r1, r2, #5
 8008642:	69fa      	ldr	r2, [r7, #28]
 8008644:	440a      	add	r2, r1
 8008646:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800864a:	0cdb      	lsrs	r3, r3, #19
 800864c:	04db      	lsls	r3, r3, #19
 800864e:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8008650:	69bb      	ldr	r3, [r7, #24]
 8008652:	015a      	lsls	r2, r3, #5
 8008654:	69fb      	ldr	r3, [r7, #28]
 8008656:	4413      	add	r3, r2
 8008658:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800865c:	691b      	ldr	r3, [r3, #16]
 800865e:	69ba      	ldr	r2, [r7, #24]
 8008660:	0151      	lsls	r1, r2, #5
 8008662:	69fa      	ldr	r2, [r7, #28]
 8008664:	440a      	add	r2, r1
 8008666:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800866a:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800866e:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8008672:	6113      	str	r3, [r2, #16]

      if (epnum == 0U)
 8008674:	69bb      	ldr	r3, [r7, #24]
 8008676:	2b00      	cmp	r3, #0
 8008678:	d11a      	bne.n	80086b0 <USB_EPStartXfer+0x110>
      {
        if (ep->xfer_len > ep->maxpacket)
 800867a:	68bb      	ldr	r3, [r7, #8]
 800867c:	691a      	ldr	r2, [r3, #16]
 800867e:	68bb      	ldr	r3, [r7, #8]
 8008680:	689b      	ldr	r3, [r3, #8]
 8008682:	429a      	cmp	r2, r3
 8008684:	d903      	bls.n	800868e <USB_EPStartXfer+0xee>
        {
          ep->xfer_len = ep->maxpacket;
 8008686:	68bb      	ldr	r3, [r7, #8]
 8008688:	689a      	ldr	r2, [r3, #8]
 800868a:	68bb      	ldr	r3, [r7, #8]
 800868c:	611a      	str	r2, [r3, #16]
        }

        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800868e:	69bb      	ldr	r3, [r7, #24]
 8008690:	015a      	lsls	r2, r3, #5
 8008692:	69fb      	ldr	r3, [r7, #28]
 8008694:	4413      	add	r3, r2
 8008696:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800869a:	691b      	ldr	r3, [r3, #16]
 800869c:	69ba      	ldr	r2, [r7, #24]
 800869e:	0151      	lsls	r1, r2, #5
 80086a0:	69fa      	ldr	r2, [r7, #28]
 80086a2:	440a      	add	r2, r1
 80086a4:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80086a8:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80086ac:	6113      	str	r3, [r2, #16]
 80086ae:	e01b      	b.n	80086e8 <USB_EPStartXfer+0x148>
      }
      else
      {
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 80086b0:	69bb      	ldr	r3, [r7, #24]
 80086b2:	015a      	lsls	r2, r3, #5
 80086b4:	69fb      	ldr	r3, [r7, #28]
 80086b6:	4413      	add	r3, r2
 80086b8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80086bc:	691a      	ldr	r2, [r3, #16]
                                       (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 80086be:	68bb      	ldr	r3, [r7, #8]
 80086c0:	6919      	ldr	r1, [r3, #16]
 80086c2:	68bb      	ldr	r3, [r7, #8]
 80086c4:	689b      	ldr	r3, [r3, #8]
 80086c6:	440b      	add	r3, r1
 80086c8:	1e59      	subs	r1, r3, #1
 80086ca:	68bb      	ldr	r3, [r7, #8]
 80086cc:	689b      	ldr	r3, [r3, #8]
 80086ce:	fbb1 f3f3 	udiv	r3, r1, r3
 80086d2:	04d9      	lsls	r1, r3, #19
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 80086d4:	4ba2      	ldr	r3, [pc, #648]	; (8008960 <USB_EPStartXfer+0x3c0>)
 80086d6:	400b      	ands	r3, r1
 80086d8:	69b9      	ldr	r1, [r7, #24]
 80086da:	0148      	lsls	r0, r1, #5
 80086dc:	69f9      	ldr	r1, [r7, #28]
 80086de:	4401      	add	r1, r0
 80086e0:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 80086e4:	4313      	orrs	r3, r2
 80086e6:	610b      	str	r3, [r1, #16]
      }

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 80086e8:	69bb      	ldr	r3, [r7, #24]
 80086ea:	015a      	lsls	r2, r3, #5
 80086ec:	69fb      	ldr	r3, [r7, #28]
 80086ee:	4413      	add	r3, r2
 80086f0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80086f4:	691a      	ldr	r2, [r3, #16]
 80086f6:	68bb      	ldr	r3, [r7, #8]
 80086f8:	691b      	ldr	r3, [r3, #16]
 80086fa:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80086fe:	69b9      	ldr	r1, [r7, #24]
 8008700:	0148      	lsls	r0, r1, #5
 8008702:	69f9      	ldr	r1, [r7, #28]
 8008704:	4401      	add	r1, r0
 8008706:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 800870a:	4313      	orrs	r3, r2
 800870c:	610b      	str	r3, [r1, #16]

      if (ep->type == EP_TYPE_ISOC)
 800870e:	68bb      	ldr	r3, [r7, #8]
 8008710:	791b      	ldrb	r3, [r3, #4]
 8008712:	2b01      	cmp	r3, #1
 8008714:	d11f      	bne.n	8008756 <USB_EPStartXfer+0x1b6>
      {
        USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 8008716:	69bb      	ldr	r3, [r7, #24]
 8008718:	015a      	lsls	r2, r3, #5
 800871a:	69fb      	ldr	r3, [r7, #28]
 800871c:	4413      	add	r3, r2
 800871e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008722:	691b      	ldr	r3, [r3, #16]
 8008724:	69ba      	ldr	r2, [r7, #24]
 8008726:	0151      	lsls	r1, r2, #5
 8008728:	69fa      	ldr	r2, [r7, #28]
 800872a:	440a      	add	r2, r1
 800872c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008730:	f023 43c0 	bic.w	r3, r3, #1610612736	; 0x60000000
 8008734:	6113      	str	r3, [r2, #16]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29));
 8008736:	69bb      	ldr	r3, [r7, #24]
 8008738:	015a      	lsls	r2, r3, #5
 800873a:	69fb      	ldr	r3, [r7, #28]
 800873c:	4413      	add	r3, r2
 800873e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008742:	691b      	ldr	r3, [r3, #16]
 8008744:	69ba      	ldr	r2, [r7, #24]
 8008746:	0151      	lsls	r1, r2, #5
 8008748:	69fa      	ldr	r2, [r7, #28]
 800874a:	440a      	add	r2, r1
 800874c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008750:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8008754:	6113      	str	r3, [r2, #16]
      }
    }

    if (dma == 1U)
 8008756:	79fb      	ldrb	r3, [r7, #7]
 8008758:	2b01      	cmp	r3, #1
 800875a:	d14b      	bne.n	80087f4 <USB_EPStartXfer+0x254>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 800875c:	68bb      	ldr	r3, [r7, #8]
 800875e:	69db      	ldr	r3, [r3, #28]
 8008760:	2b00      	cmp	r3, #0
 8008762:	d009      	beq.n	8008778 <USB_EPStartXfer+0x1d8>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 8008764:	69bb      	ldr	r3, [r7, #24]
 8008766:	015a      	lsls	r2, r3, #5
 8008768:	69fb      	ldr	r3, [r7, #28]
 800876a:	4413      	add	r3, r2
 800876c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008770:	461a      	mov	r2, r3
 8008772:	68bb      	ldr	r3, [r7, #8]
 8008774:	69db      	ldr	r3, [r3, #28]
 8008776:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 8008778:	68bb      	ldr	r3, [r7, #8]
 800877a:	791b      	ldrb	r3, [r3, #4]
 800877c:	2b01      	cmp	r3, #1
 800877e:	d128      	bne.n	80087d2 <USB_EPStartXfer+0x232>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8008780:	69fb      	ldr	r3, [r7, #28]
 8008782:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008786:	689b      	ldr	r3, [r3, #8]
 8008788:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800878c:	2b00      	cmp	r3, #0
 800878e:	d110      	bne.n	80087b2 <USB_EPStartXfer+0x212>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8008790:	69bb      	ldr	r3, [r7, #24]
 8008792:	015a      	lsls	r2, r3, #5
 8008794:	69fb      	ldr	r3, [r7, #28]
 8008796:	4413      	add	r3, r2
 8008798:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800879c:	681b      	ldr	r3, [r3, #0]
 800879e:	69ba      	ldr	r2, [r7, #24]
 80087a0:	0151      	lsls	r1, r2, #5
 80087a2:	69fa      	ldr	r2, [r7, #28]
 80087a4:	440a      	add	r2, r1
 80087a6:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80087aa:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80087ae:	6013      	str	r3, [r2, #0]
 80087b0:	e00f      	b.n	80087d2 <USB_EPStartXfer+0x232>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 80087b2:	69bb      	ldr	r3, [r7, #24]
 80087b4:	015a      	lsls	r2, r3, #5
 80087b6:	69fb      	ldr	r3, [r7, #28]
 80087b8:	4413      	add	r3, r2
 80087ba:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80087be:	681b      	ldr	r3, [r3, #0]
 80087c0:	69ba      	ldr	r2, [r7, #24]
 80087c2:	0151      	lsls	r1, r2, #5
 80087c4:	69fa      	ldr	r2, [r7, #28]
 80087c6:	440a      	add	r2, r1
 80087c8:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80087cc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80087d0:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 80087d2:	69bb      	ldr	r3, [r7, #24]
 80087d4:	015a      	lsls	r2, r3, #5
 80087d6:	69fb      	ldr	r3, [r7, #28]
 80087d8:	4413      	add	r3, r2
 80087da:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80087de:	681b      	ldr	r3, [r3, #0]
 80087e0:	69ba      	ldr	r2, [r7, #24]
 80087e2:	0151      	lsls	r1, r2, #5
 80087e4:	69fa      	ldr	r2, [r7, #28]
 80087e6:	440a      	add	r2, r1
 80087e8:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80087ec:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 80087f0:	6013      	str	r3, [r2, #0]
 80087f2:	e165      	b.n	8008ac0 <USB_EPStartXfer+0x520>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 80087f4:	69bb      	ldr	r3, [r7, #24]
 80087f6:	015a      	lsls	r2, r3, #5
 80087f8:	69fb      	ldr	r3, [r7, #28]
 80087fa:	4413      	add	r3, r2
 80087fc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008800:	681b      	ldr	r3, [r3, #0]
 8008802:	69ba      	ldr	r2, [r7, #24]
 8008804:	0151      	lsls	r1, r2, #5
 8008806:	69fa      	ldr	r2, [r7, #28]
 8008808:	440a      	add	r2, r1
 800880a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800880e:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8008812:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8008814:	68bb      	ldr	r3, [r7, #8]
 8008816:	791b      	ldrb	r3, [r3, #4]
 8008818:	2b01      	cmp	r3, #1
 800881a:	d015      	beq.n	8008848 <USB_EPStartXfer+0x2a8>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 800881c:	68bb      	ldr	r3, [r7, #8]
 800881e:	691b      	ldr	r3, [r3, #16]
 8008820:	2b00      	cmp	r3, #0
 8008822:	f000 814d 	beq.w	8008ac0 <USB_EPStartXfer+0x520>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8008826:	69fb      	ldr	r3, [r7, #28]
 8008828:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800882c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800882e:	68bb      	ldr	r3, [r7, #8]
 8008830:	781b      	ldrb	r3, [r3, #0]
 8008832:	f003 030f 	and.w	r3, r3, #15
 8008836:	2101      	movs	r1, #1
 8008838:	fa01 f303 	lsl.w	r3, r1, r3
 800883c:	69f9      	ldr	r1, [r7, #28]
 800883e:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8008842:	4313      	orrs	r3, r2
 8008844:	634b      	str	r3, [r1, #52]	; 0x34
 8008846:	e13b      	b.n	8008ac0 <USB_EPStartXfer+0x520>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8008848:	69fb      	ldr	r3, [r7, #28]
 800884a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800884e:	689b      	ldr	r3, [r3, #8]
 8008850:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008854:	2b00      	cmp	r3, #0
 8008856:	d110      	bne.n	800887a <USB_EPStartXfer+0x2da>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8008858:	69bb      	ldr	r3, [r7, #24]
 800885a:	015a      	lsls	r2, r3, #5
 800885c:	69fb      	ldr	r3, [r7, #28]
 800885e:	4413      	add	r3, r2
 8008860:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008864:	681b      	ldr	r3, [r3, #0]
 8008866:	69ba      	ldr	r2, [r7, #24]
 8008868:	0151      	lsls	r1, r2, #5
 800886a:	69fa      	ldr	r2, [r7, #28]
 800886c:	440a      	add	r2, r1
 800886e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008872:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8008876:	6013      	str	r3, [r2, #0]
 8008878:	e00f      	b.n	800889a <USB_EPStartXfer+0x2fa>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800887a:	69bb      	ldr	r3, [r7, #24]
 800887c:	015a      	lsls	r2, r3, #5
 800887e:	69fb      	ldr	r3, [r7, #28]
 8008880:	4413      	add	r3, r2
 8008882:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008886:	681b      	ldr	r3, [r3, #0]
 8008888:	69ba      	ldr	r2, [r7, #24]
 800888a:	0151      	lsls	r1, r2, #5
 800888c:	69fa      	ldr	r2, [r7, #28]
 800888e:	440a      	add	r2, r1
 8008890:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008894:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008898:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 800889a:	68bb      	ldr	r3, [r7, #8]
 800889c:	68d9      	ldr	r1, [r3, #12]
 800889e:	68bb      	ldr	r3, [r7, #8]
 80088a0:	781a      	ldrb	r2, [r3, #0]
 80088a2:	68bb      	ldr	r3, [r7, #8]
 80088a4:	691b      	ldr	r3, [r3, #16]
 80088a6:	b298      	uxth	r0, r3
 80088a8:	79fb      	ldrb	r3, [r7, #7]
 80088aa:	9300      	str	r3, [sp, #0]
 80088ac:	4603      	mov	r3, r0
 80088ae:	68f8      	ldr	r0, [r7, #12]
 80088b0:	f000 f9b7 	bl	8008c22 <USB_WritePacket>
 80088b4:	e104      	b.n	8008ac0 <USB_EPStartXfer+0x520>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 80088b6:	69bb      	ldr	r3, [r7, #24]
 80088b8:	015a      	lsls	r2, r3, #5
 80088ba:	69fb      	ldr	r3, [r7, #28]
 80088bc:	4413      	add	r3, r2
 80088be:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80088c2:	691b      	ldr	r3, [r3, #16]
 80088c4:	69ba      	ldr	r2, [r7, #24]
 80088c6:	0151      	lsls	r1, r2, #5
 80088c8:	69fa      	ldr	r2, [r7, #28]
 80088ca:	440a      	add	r2, r1
 80088cc:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80088d0:	0cdb      	lsrs	r3, r3, #19
 80088d2:	04db      	lsls	r3, r3, #19
 80088d4:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 80088d6:	69bb      	ldr	r3, [r7, #24]
 80088d8:	015a      	lsls	r2, r3, #5
 80088da:	69fb      	ldr	r3, [r7, #28]
 80088dc:	4413      	add	r3, r2
 80088de:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80088e2:	691b      	ldr	r3, [r3, #16]
 80088e4:	69ba      	ldr	r2, [r7, #24]
 80088e6:	0151      	lsls	r1, r2, #5
 80088e8:	69fa      	ldr	r2, [r7, #28]
 80088ea:	440a      	add	r2, r1
 80088ec:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80088f0:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 80088f4:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 80088f8:	6113      	str	r3, [r2, #16]

    if (epnum == 0U)
 80088fa:	69bb      	ldr	r3, [r7, #24]
 80088fc:	2b00      	cmp	r3, #0
 80088fe:	d131      	bne.n	8008964 <USB_EPStartXfer+0x3c4>
    {
      if (ep->xfer_len > 0U)
 8008900:	68bb      	ldr	r3, [r7, #8]
 8008902:	691b      	ldr	r3, [r3, #16]
 8008904:	2b00      	cmp	r3, #0
 8008906:	d003      	beq.n	8008910 <USB_EPStartXfer+0x370>
      {
        ep->xfer_len = ep->maxpacket;
 8008908:	68bb      	ldr	r3, [r7, #8]
 800890a:	689a      	ldr	r2, [r3, #8]
 800890c:	68bb      	ldr	r3, [r7, #8]
 800890e:	611a      	str	r2, [r3, #16]
      }

      /* Store transfer size, for EP0 this is equal to endpoint max packet size */
      ep->xfer_size = ep->maxpacket;
 8008910:	68bb      	ldr	r3, [r7, #8]
 8008912:	689a      	ldr	r2, [r3, #8]
 8008914:	68bb      	ldr	r3, [r7, #8]
 8008916:	621a      	str	r2, [r3, #32]

      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 8008918:	69bb      	ldr	r3, [r7, #24]
 800891a:	015a      	lsls	r2, r3, #5
 800891c:	69fb      	ldr	r3, [r7, #28]
 800891e:	4413      	add	r3, r2
 8008920:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008924:	691a      	ldr	r2, [r3, #16]
 8008926:	68bb      	ldr	r3, [r7, #8]
 8008928:	6a1b      	ldr	r3, [r3, #32]
 800892a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800892e:	69b9      	ldr	r1, [r7, #24]
 8008930:	0148      	lsls	r0, r1, #5
 8008932:	69f9      	ldr	r1, [r7, #28]
 8008934:	4401      	add	r1, r0
 8008936:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800893a:	4313      	orrs	r3, r2
 800893c:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800893e:	69bb      	ldr	r3, [r7, #24]
 8008940:	015a      	lsls	r2, r3, #5
 8008942:	69fb      	ldr	r3, [r7, #28]
 8008944:	4413      	add	r3, r2
 8008946:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800894a:	691b      	ldr	r3, [r3, #16]
 800894c:	69ba      	ldr	r2, [r7, #24]
 800894e:	0151      	lsls	r1, r2, #5
 8008950:	69fa      	ldr	r2, [r7, #28]
 8008952:	440a      	add	r2, r1
 8008954:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008958:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800895c:	6113      	str	r3, [r2, #16]
 800895e:	e061      	b.n	8008a24 <USB_EPStartXfer+0x484>
 8008960:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      if (ep->xfer_len == 0U)
 8008964:	68bb      	ldr	r3, [r7, #8]
 8008966:	691b      	ldr	r3, [r3, #16]
 8008968:	2b00      	cmp	r3, #0
 800896a:	d123      	bne.n	80089b4 <USB_EPStartXfer+0x414>
      {
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 800896c:	69bb      	ldr	r3, [r7, #24]
 800896e:	015a      	lsls	r2, r3, #5
 8008970:	69fb      	ldr	r3, [r7, #28]
 8008972:	4413      	add	r3, r2
 8008974:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008978:	691a      	ldr	r2, [r3, #16]
 800897a:	68bb      	ldr	r3, [r7, #8]
 800897c:	689b      	ldr	r3, [r3, #8]
 800897e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008982:	69b9      	ldr	r1, [r7, #24]
 8008984:	0148      	lsls	r0, r1, #5
 8008986:	69f9      	ldr	r1, [r7, #28]
 8008988:	4401      	add	r1, r0
 800898a:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800898e:	4313      	orrs	r3, r2
 8008990:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8008992:	69bb      	ldr	r3, [r7, #24]
 8008994:	015a      	lsls	r2, r3, #5
 8008996:	69fb      	ldr	r3, [r7, #28]
 8008998:	4413      	add	r3, r2
 800899a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800899e:	691b      	ldr	r3, [r3, #16]
 80089a0:	69ba      	ldr	r2, [r7, #24]
 80089a2:	0151      	lsls	r1, r2, #5
 80089a4:	69fa      	ldr	r2, [r7, #28]
 80089a6:	440a      	add	r2, r1
 80089a8:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80089ac:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80089b0:	6113      	str	r3, [r2, #16]
 80089b2:	e037      	b.n	8008a24 <USB_EPStartXfer+0x484>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 80089b4:	68bb      	ldr	r3, [r7, #8]
 80089b6:	691a      	ldr	r2, [r3, #16]
 80089b8:	68bb      	ldr	r3, [r7, #8]
 80089ba:	689b      	ldr	r3, [r3, #8]
 80089bc:	4413      	add	r3, r2
 80089be:	1e5a      	subs	r2, r3, #1
 80089c0:	68bb      	ldr	r3, [r7, #8]
 80089c2:	689b      	ldr	r3, [r3, #8]
 80089c4:	fbb2 f3f3 	udiv	r3, r2, r3
 80089c8:	82fb      	strh	r3, [r7, #22]
        ep->xfer_size = ep->maxpacket * pktcnt;
 80089ca:	68bb      	ldr	r3, [r7, #8]
 80089cc:	689b      	ldr	r3, [r3, #8]
 80089ce:	8afa      	ldrh	r2, [r7, #22]
 80089d0:	fb03 f202 	mul.w	r2, r3, r2
 80089d4:	68bb      	ldr	r3, [r7, #8]
 80089d6:	621a      	str	r2, [r3, #32]

        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 80089d8:	69bb      	ldr	r3, [r7, #24]
 80089da:	015a      	lsls	r2, r3, #5
 80089dc:	69fb      	ldr	r3, [r7, #28]
 80089de:	4413      	add	r3, r2
 80089e0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80089e4:	691a      	ldr	r2, [r3, #16]
 80089e6:	8afb      	ldrh	r3, [r7, #22]
 80089e8:	04d9      	lsls	r1, r3, #19
 80089ea:	4b38      	ldr	r3, [pc, #224]	; (8008acc <USB_EPStartXfer+0x52c>)
 80089ec:	400b      	ands	r3, r1
 80089ee:	69b9      	ldr	r1, [r7, #24]
 80089f0:	0148      	lsls	r0, r1, #5
 80089f2:	69f9      	ldr	r1, [r7, #28]
 80089f4:	4401      	add	r1, r0
 80089f6:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 80089fa:	4313      	orrs	r3, r2
 80089fc:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 80089fe:	69bb      	ldr	r3, [r7, #24]
 8008a00:	015a      	lsls	r2, r3, #5
 8008a02:	69fb      	ldr	r3, [r7, #28]
 8008a04:	4413      	add	r3, r2
 8008a06:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008a0a:	691a      	ldr	r2, [r3, #16]
 8008a0c:	68bb      	ldr	r3, [r7, #8]
 8008a0e:	6a1b      	ldr	r3, [r3, #32]
 8008a10:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008a14:	69b9      	ldr	r1, [r7, #24]
 8008a16:	0148      	lsls	r0, r1, #5
 8008a18:	69f9      	ldr	r1, [r7, #28]
 8008a1a:	4401      	add	r1, r0
 8008a1c:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8008a20:	4313      	orrs	r3, r2
 8008a22:	610b      	str	r3, [r1, #16]
      }
    }

    if (dma == 1U)
 8008a24:	79fb      	ldrb	r3, [r7, #7]
 8008a26:	2b01      	cmp	r3, #1
 8008a28:	d10d      	bne.n	8008a46 <USB_EPStartXfer+0x4a6>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 8008a2a:	68bb      	ldr	r3, [r7, #8]
 8008a2c:	68db      	ldr	r3, [r3, #12]
 8008a2e:	2b00      	cmp	r3, #0
 8008a30:	d009      	beq.n	8008a46 <USB_EPStartXfer+0x4a6>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 8008a32:	68bb      	ldr	r3, [r7, #8]
 8008a34:	68d9      	ldr	r1, [r3, #12]
 8008a36:	69bb      	ldr	r3, [r7, #24]
 8008a38:	015a      	lsls	r2, r3, #5
 8008a3a:	69fb      	ldr	r3, [r7, #28]
 8008a3c:	4413      	add	r3, r2
 8008a3e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008a42:	460a      	mov	r2, r1
 8008a44:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 8008a46:	68bb      	ldr	r3, [r7, #8]
 8008a48:	791b      	ldrb	r3, [r3, #4]
 8008a4a:	2b01      	cmp	r3, #1
 8008a4c:	d128      	bne.n	8008aa0 <USB_EPStartXfer+0x500>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8008a4e:	69fb      	ldr	r3, [r7, #28]
 8008a50:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008a54:	689b      	ldr	r3, [r3, #8]
 8008a56:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008a5a:	2b00      	cmp	r3, #0
 8008a5c:	d110      	bne.n	8008a80 <USB_EPStartXfer+0x4e0>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 8008a5e:	69bb      	ldr	r3, [r7, #24]
 8008a60:	015a      	lsls	r2, r3, #5
 8008a62:	69fb      	ldr	r3, [r7, #28]
 8008a64:	4413      	add	r3, r2
 8008a66:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008a6a:	681b      	ldr	r3, [r3, #0]
 8008a6c:	69ba      	ldr	r2, [r7, #24]
 8008a6e:	0151      	lsls	r1, r2, #5
 8008a70:	69fa      	ldr	r2, [r7, #28]
 8008a72:	440a      	add	r2, r1
 8008a74:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008a78:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8008a7c:	6013      	str	r3, [r2, #0]
 8008a7e:	e00f      	b.n	8008aa0 <USB_EPStartXfer+0x500>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 8008a80:	69bb      	ldr	r3, [r7, #24]
 8008a82:	015a      	lsls	r2, r3, #5
 8008a84:	69fb      	ldr	r3, [r7, #28]
 8008a86:	4413      	add	r3, r2
 8008a88:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008a8c:	681b      	ldr	r3, [r3, #0]
 8008a8e:	69ba      	ldr	r2, [r7, #24]
 8008a90:	0151      	lsls	r1, r2, #5
 8008a92:	69fa      	ldr	r2, [r7, #28]
 8008a94:	440a      	add	r2, r1
 8008a96:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008a9a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008a9e:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8008aa0:	69bb      	ldr	r3, [r7, #24]
 8008aa2:	015a      	lsls	r2, r3, #5
 8008aa4:	69fb      	ldr	r3, [r7, #28]
 8008aa6:	4413      	add	r3, r2
 8008aa8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008aac:	681b      	ldr	r3, [r3, #0]
 8008aae:	69ba      	ldr	r2, [r7, #24]
 8008ab0:	0151      	lsls	r1, r2, #5
 8008ab2:	69fa      	ldr	r2, [r7, #28]
 8008ab4:	440a      	add	r2, r1
 8008ab6:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008aba:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8008abe:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8008ac0:	2300      	movs	r3, #0
}
 8008ac2:	4618      	mov	r0, r3
 8008ac4:	3720      	adds	r7, #32
 8008ac6:	46bd      	mov	sp, r7
 8008ac8:	bd80      	pop	{r7, pc}
 8008aca:	bf00      	nop
 8008acc:	1ff80000 	.word	0x1ff80000

08008ad0 <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8008ad0:	b480      	push	{r7}
 8008ad2:	b087      	sub	sp, #28
 8008ad4:	af00      	add	r7, sp, #0
 8008ad6:	6078      	str	r0, [r7, #4]
 8008ad8:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8008ada:	2300      	movs	r3, #0
 8008adc:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 8008ade:	2300      	movs	r3, #0
 8008ae0:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008ae2:	687b      	ldr	r3, [r7, #4]
 8008ae4:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 8008ae6:	683b      	ldr	r3, [r7, #0]
 8008ae8:	785b      	ldrb	r3, [r3, #1]
 8008aea:	2b01      	cmp	r3, #1
 8008aec:	d14a      	bne.n	8008b84 <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8008aee:	683b      	ldr	r3, [r7, #0]
 8008af0:	781b      	ldrb	r3, [r3, #0]
 8008af2:	015a      	lsls	r2, r3, #5
 8008af4:	693b      	ldr	r3, [r7, #16]
 8008af6:	4413      	add	r3, r2
 8008af8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008afc:	681b      	ldr	r3, [r3, #0]
 8008afe:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8008b02:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8008b06:	f040 8086 	bne.w	8008c16 <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 8008b0a:	683b      	ldr	r3, [r7, #0]
 8008b0c:	781b      	ldrb	r3, [r3, #0]
 8008b0e:	015a      	lsls	r2, r3, #5
 8008b10:	693b      	ldr	r3, [r7, #16]
 8008b12:	4413      	add	r3, r2
 8008b14:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008b18:	681b      	ldr	r3, [r3, #0]
 8008b1a:	683a      	ldr	r2, [r7, #0]
 8008b1c:	7812      	ldrb	r2, [r2, #0]
 8008b1e:	0151      	lsls	r1, r2, #5
 8008b20:	693a      	ldr	r2, [r7, #16]
 8008b22:	440a      	add	r2, r1
 8008b24:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008b28:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8008b2c:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 8008b2e:	683b      	ldr	r3, [r7, #0]
 8008b30:	781b      	ldrb	r3, [r3, #0]
 8008b32:	015a      	lsls	r2, r3, #5
 8008b34:	693b      	ldr	r3, [r7, #16]
 8008b36:	4413      	add	r3, r2
 8008b38:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008b3c:	681b      	ldr	r3, [r3, #0]
 8008b3e:	683a      	ldr	r2, [r7, #0]
 8008b40:	7812      	ldrb	r2, [r2, #0]
 8008b42:	0151      	lsls	r1, r2, #5
 8008b44:	693a      	ldr	r2, [r7, #16]
 8008b46:	440a      	add	r2, r1
 8008b48:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008b4c:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8008b50:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8008b52:	68fb      	ldr	r3, [r7, #12]
 8008b54:	3301      	adds	r3, #1
 8008b56:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8008b58:	68fb      	ldr	r3, [r7, #12]
 8008b5a:	f242 7210 	movw	r2, #10000	; 0x2710
 8008b5e:	4293      	cmp	r3, r2
 8008b60:	d902      	bls.n	8008b68 <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 8008b62:	2301      	movs	r3, #1
 8008b64:	75fb      	strb	r3, [r7, #23]
          break;
 8008b66:	e056      	b.n	8008c16 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 8008b68:	683b      	ldr	r3, [r7, #0]
 8008b6a:	781b      	ldrb	r3, [r3, #0]
 8008b6c:	015a      	lsls	r2, r3, #5
 8008b6e:	693b      	ldr	r3, [r7, #16]
 8008b70:	4413      	add	r3, r2
 8008b72:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008b76:	681b      	ldr	r3, [r3, #0]
 8008b78:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8008b7c:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8008b80:	d0e7      	beq.n	8008b52 <USB_EPStopXfer+0x82>
 8008b82:	e048      	b.n	8008c16 <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8008b84:	683b      	ldr	r3, [r7, #0]
 8008b86:	781b      	ldrb	r3, [r3, #0]
 8008b88:	015a      	lsls	r2, r3, #5
 8008b8a:	693b      	ldr	r3, [r7, #16]
 8008b8c:	4413      	add	r3, r2
 8008b8e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008b92:	681b      	ldr	r3, [r3, #0]
 8008b94:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8008b98:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8008b9c:	d13b      	bne.n	8008c16 <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 8008b9e:	683b      	ldr	r3, [r7, #0]
 8008ba0:	781b      	ldrb	r3, [r3, #0]
 8008ba2:	015a      	lsls	r2, r3, #5
 8008ba4:	693b      	ldr	r3, [r7, #16]
 8008ba6:	4413      	add	r3, r2
 8008ba8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008bac:	681b      	ldr	r3, [r3, #0]
 8008bae:	683a      	ldr	r2, [r7, #0]
 8008bb0:	7812      	ldrb	r2, [r2, #0]
 8008bb2:	0151      	lsls	r1, r2, #5
 8008bb4:	693a      	ldr	r2, [r7, #16]
 8008bb6:	440a      	add	r2, r1
 8008bb8:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008bbc:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8008bc0:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 8008bc2:	683b      	ldr	r3, [r7, #0]
 8008bc4:	781b      	ldrb	r3, [r3, #0]
 8008bc6:	015a      	lsls	r2, r3, #5
 8008bc8:	693b      	ldr	r3, [r7, #16]
 8008bca:	4413      	add	r3, r2
 8008bcc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008bd0:	681b      	ldr	r3, [r3, #0]
 8008bd2:	683a      	ldr	r2, [r7, #0]
 8008bd4:	7812      	ldrb	r2, [r2, #0]
 8008bd6:	0151      	lsls	r1, r2, #5
 8008bd8:	693a      	ldr	r2, [r7, #16]
 8008bda:	440a      	add	r2, r1
 8008bdc:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008be0:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8008be4:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8008be6:	68fb      	ldr	r3, [r7, #12]
 8008be8:	3301      	adds	r3, #1
 8008bea:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8008bec:	68fb      	ldr	r3, [r7, #12]
 8008bee:	f242 7210 	movw	r2, #10000	; 0x2710
 8008bf2:	4293      	cmp	r3, r2
 8008bf4:	d902      	bls.n	8008bfc <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 8008bf6:	2301      	movs	r3, #1
 8008bf8:	75fb      	strb	r3, [r7, #23]
          break;
 8008bfa:	e00c      	b.n	8008c16 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 8008bfc:	683b      	ldr	r3, [r7, #0]
 8008bfe:	781b      	ldrb	r3, [r3, #0]
 8008c00:	015a      	lsls	r2, r3, #5
 8008c02:	693b      	ldr	r3, [r7, #16]
 8008c04:	4413      	add	r3, r2
 8008c06:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008c0a:	681b      	ldr	r3, [r3, #0]
 8008c0c:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8008c10:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8008c14:	d0e7      	beq.n	8008be6 <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 8008c16:	7dfb      	ldrb	r3, [r7, #23]
}
 8008c18:	4618      	mov	r0, r3
 8008c1a:	371c      	adds	r7, #28
 8008c1c:	46bd      	mov	sp, r7
 8008c1e:	bc80      	pop	{r7}
 8008c20:	4770      	bx	lr

08008c22 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8008c22:	b480      	push	{r7}
 8008c24:	b089      	sub	sp, #36	; 0x24
 8008c26:	af00      	add	r7, sp, #0
 8008c28:	60f8      	str	r0, [r7, #12]
 8008c2a:	60b9      	str	r1, [r7, #8]
 8008c2c:	4611      	mov	r1, r2
 8008c2e:	461a      	mov	r2, r3
 8008c30:	460b      	mov	r3, r1
 8008c32:	71fb      	strb	r3, [r7, #7]
 8008c34:	4613      	mov	r3, r2
 8008c36:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008c38:	68fb      	ldr	r3, [r7, #12]
 8008c3a:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 8008c3c:	68bb      	ldr	r3, [r7, #8]
 8008c3e:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 8008c40:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8008c44:	2b00      	cmp	r3, #0
 8008c46:	d123      	bne.n	8008c90 <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 8008c48:	88bb      	ldrh	r3, [r7, #4]
 8008c4a:	3303      	adds	r3, #3
 8008c4c:	089b      	lsrs	r3, r3, #2
 8008c4e:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 8008c50:	2300      	movs	r3, #0
 8008c52:	61bb      	str	r3, [r7, #24]
 8008c54:	e018      	b.n	8008c88 <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8008c56:	79fb      	ldrb	r3, [r7, #7]
 8008c58:	031a      	lsls	r2, r3, #12
 8008c5a:	697b      	ldr	r3, [r7, #20]
 8008c5c:	4413      	add	r3, r2
 8008c5e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008c62:	461a      	mov	r2, r3
 8008c64:	69fb      	ldr	r3, [r7, #28]
 8008c66:	681b      	ldr	r3, [r3, #0]
 8008c68:	6013      	str	r3, [r2, #0]
      pSrc++;
 8008c6a:	69fb      	ldr	r3, [r7, #28]
 8008c6c:	3301      	adds	r3, #1
 8008c6e:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8008c70:	69fb      	ldr	r3, [r7, #28]
 8008c72:	3301      	adds	r3, #1
 8008c74:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8008c76:	69fb      	ldr	r3, [r7, #28]
 8008c78:	3301      	adds	r3, #1
 8008c7a:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8008c7c:	69fb      	ldr	r3, [r7, #28]
 8008c7e:	3301      	adds	r3, #1
 8008c80:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 8008c82:	69bb      	ldr	r3, [r7, #24]
 8008c84:	3301      	adds	r3, #1
 8008c86:	61bb      	str	r3, [r7, #24]
 8008c88:	69ba      	ldr	r2, [r7, #24]
 8008c8a:	693b      	ldr	r3, [r7, #16]
 8008c8c:	429a      	cmp	r2, r3
 8008c8e:	d3e2      	bcc.n	8008c56 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 8008c90:	2300      	movs	r3, #0
}
 8008c92:	4618      	mov	r0, r3
 8008c94:	3724      	adds	r7, #36	; 0x24
 8008c96:	46bd      	mov	sp, r7
 8008c98:	bc80      	pop	{r7}
 8008c9a:	4770      	bx	lr

08008c9c <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8008c9c:	b480      	push	{r7}
 8008c9e:	b08b      	sub	sp, #44	; 0x2c
 8008ca0:	af00      	add	r7, sp, #0
 8008ca2:	60f8      	str	r0, [r7, #12]
 8008ca4:	60b9      	str	r1, [r7, #8]
 8008ca6:	4613      	mov	r3, r2
 8008ca8:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008caa:	68fb      	ldr	r3, [r7, #12]
 8008cac:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 8008cae:	68bb      	ldr	r3, [r7, #8]
 8008cb0:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 8008cb2:	88fb      	ldrh	r3, [r7, #6]
 8008cb4:	089b      	lsrs	r3, r3, #2
 8008cb6:	b29b      	uxth	r3, r3
 8008cb8:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 8008cba:	88fb      	ldrh	r3, [r7, #6]
 8008cbc:	f003 0303 	and.w	r3, r3, #3
 8008cc0:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 8008cc2:	2300      	movs	r3, #0
 8008cc4:	623b      	str	r3, [r7, #32]
 8008cc6:	e014      	b.n	8008cf2 <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8008cc8:	69bb      	ldr	r3, [r7, #24]
 8008cca:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008cce:	681a      	ldr	r2, [r3, #0]
 8008cd0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008cd2:	601a      	str	r2, [r3, #0]
    pDest++;
 8008cd4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008cd6:	3301      	adds	r3, #1
 8008cd8:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 8008cda:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008cdc:	3301      	adds	r3, #1
 8008cde:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 8008ce0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008ce2:	3301      	adds	r3, #1
 8008ce4:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 8008ce6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008ce8:	3301      	adds	r3, #1
 8008cea:	627b      	str	r3, [r7, #36]	; 0x24
  for (i = 0U; i < count32b; i++)
 8008cec:	6a3b      	ldr	r3, [r7, #32]
 8008cee:	3301      	adds	r3, #1
 8008cf0:	623b      	str	r3, [r7, #32]
 8008cf2:	6a3a      	ldr	r2, [r7, #32]
 8008cf4:	697b      	ldr	r3, [r7, #20]
 8008cf6:	429a      	cmp	r2, r3
 8008cf8:	d3e6      	bcc.n	8008cc8 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 8008cfa:	8bfb      	ldrh	r3, [r7, #30]
 8008cfc:	2b00      	cmp	r3, #0
 8008cfe:	d01e      	beq.n	8008d3e <USB_ReadPacket+0xa2>
  {
    i = 0U;
 8008d00:	2300      	movs	r3, #0
 8008d02:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8008d04:	69bb      	ldr	r3, [r7, #24]
 8008d06:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008d0a:	461a      	mov	r2, r3
 8008d0c:	f107 0310 	add.w	r3, r7, #16
 8008d10:	6812      	ldr	r2, [r2, #0]
 8008d12:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8008d14:	693a      	ldr	r2, [r7, #16]
 8008d16:	6a3b      	ldr	r3, [r7, #32]
 8008d18:	b2db      	uxtb	r3, r3
 8008d1a:	00db      	lsls	r3, r3, #3
 8008d1c:	fa22 f303 	lsr.w	r3, r2, r3
 8008d20:	b2da      	uxtb	r2, r3
 8008d22:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008d24:	701a      	strb	r2, [r3, #0]
      i++;
 8008d26:	6a3b      	ldr	r3, [r7, #32]
 8008d28:	3301      	adds	r3, #1
 8008d2a:	623b      	str	r3, [r7, #32]
      pDest++;
 8008d2c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008d2e:	3301      	adds	r3, #1
 8008d30:	627b      	str	r3, [r7, #36]	; 0x24
      remaining_bytes--;
 8008d32:	8bfb      	ldrh	r3, [r7, #30]
 8008d34:	3b01      	subs	r3, #1
 8008d36:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 8008d38:	8bfb      	ldrh	r3, [r7, #30]
 8008d3a:	2b00      	cmp	r3, #0
 8008d3c:	d1ea      	bne.n	8008d14 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 8008d3e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8008d40:	4618      	mov	r0, r3
 8008d42:	372c      	adds	r7, #44	; 0x2c
 8008d44:	46bd      	mov	sp, r7
 8008d46:	bc80      	pop	{r7}
 8008d48:	4770      	bx	lr

08008d4a <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8008d4a:	b480      	push	{r7}
 8008d4c:	b085      	sub	sp, #20
 8008d4e:	af00      	add	r7, sp, #0
 8008d50:	6078      	str	r0, [r7, #4]
 8008d52:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008d54:	687b      	ldr	r3, [r7, #4]
 8008d56:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8008d58:	683b      	ldr	r3, [r7, #0]
 8008d5a:	781b      	ldrb	r3, [r3, #0]
 8008d5c:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8008d5e:	683b      	ldr	r3, [r7, #0]
 8008d60:	785b      	ldrb	r3, [r3, #1]
 8008d62:	2b01      	cmp	r3, #1
 8008d64:	d12c      	bne.n	8008dc0 <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 8008d66:	68bb      	ldr	r3, [r7, #8]
 8008d68:	015a      	lsls	r2, r3, #5
 8008d6a:	68fb      	ldr	r3, [r7, #12]
 8008d6c:	4413      	add	r3, r2
 8008d6e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008d72:	681b      	ldr	r3, [r3, #0]
 8008d74:	2b00      	cmp	r3, #0
 8008d76:	db12      	blt.n	8008d9e <USB_EPSetStall+0x54>
 8008d78:	68bb      	ldr	r3, [r7, #8]
 8008d7a:	2b00      	cmp	r3, #0
 8008d7c:	d00f      	beq.n	8008d9e <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 8008d7e:	68bb      	ldr	r3, [r7, #8]
 8008d80:	015a      	lsls	r2, r3, #5
 8008d82:	68fb      	ldr	r3, [r7, #12]
 8008d84:	4413      	add	r3, r2
 8008d86:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008d8a:	681b      	ldr	r3, [r3, #0]
 8008d8c:	68ba      	ldr	r2, [r7, #8]
 8008d8e:	0151      	lsls	r1, r2, #5
 8008d90:	68fa      	ldr	r2, [r7, #12]
 8008d92:	440a      	add	r2, r1
 8008d94:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008d98:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8008d9c:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 8008d9e:	68bb      	ldr	r3, [r7, #8]
 8008da0:	015a      	lsls	r2, r3, #5
 8008da2:	68fb      	ldr	r3, [r7, #12]
 8008da4:	4413      	add	r3, r2
 8008da6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008daa:	681b      	ldr	r3, [r3, #0]
 8008dac:	68ba      	ldr	r2, [r7, #8]
 8008dae:	0151      	lsls	r1, r2, #5
 8008db0:	68fa      	ldr	r2, [r7, #12]
 8008db2:	440a      	add	r2, r1
 8008db4:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008db8:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8008dbc:	6013      	str	r3, [r2, #0]
 8008dbe:	e02b      	b.n	8008e18 <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 8008dc0:	68bb      	ldr	r3, [r7, #8]
 8008dc2:	015a      	lsls	r2, r3, #5
 8008dc4:	68fb      	ldr	r3, [r7, #12]
 8008dc6:	4413      	add	r3, r2
 8008dc8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008dcc:	681b      	ldr	r3, [r3, #0]
 8008dce:	2b00      	cmp	r3, #0
 8008dd0:	db12      	blt.n	8008df8 <USB_EPSetStall+0xae>
 8008dd2:	68bb      	ldr	r3, [r7, #8]
 8008dd4:	2b00      	cmp	r3, #0
 8008dd6:	d00f      	beq.n	8008df8 <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 8008dd8:	68bb      	ldr	r3, [r7, #8]
 8008dda:	015a      	lsls	r2, r3, #5
 8008ddc:	68fb      	ldr	r3, [r7, #12]
 8008dde:	4413      	add	r3, r2
 8008de0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008de4:	681b      	ldr	r3, [r3, #0]
 8008de6:	68ba      	ldr	r2, [r7, #8]
 8008de8:	0151      	lsls	r1, r2, #5
 8008dea:	68fa      	ldr	r2, [r7, #12]
 8008dec:	440a      	add	r2, r1
 8008dee:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008df2:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8008df6:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 8008df8:	68bb      	ldr	r3, [r7, #8]
 8008dfa:	015a      	lsls	r2, r3, #5
 8008dfc:	68fb      	ldr	r3, [r7, #12]
 8008dfe:	4413      	add	r3, r2
 8008e00:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008e04:	681b      	ldr	r3, [r3, #0]
 8008e06:	68ba      	ldr	r2, [r7, #8]
 8008e08:	0151      	lsls	r1, r2, #5
 8008e0a:	68fa      	ldr	r2, [r7, #12]
 8008e0c:	440a      	add	r2, r1
 8008e0e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008e12:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8008e16:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8008e18:	2300      	movs	r3, #0
}
 8008e1a:	4618      	mov	r0, r3
 8008e1c:	3714      	adds	r7, #20
 8008e1e:	46bd      	mov	sp, r7
 8008e20:	bc80      	pop	{r7}
 8008e22:	4770      	bx	lr

08008e24 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8008e24:	b480      	push	{r7}
 8008e26:	b085      	sub	sp, #20
 8008e28:	af00      	add	r7, sp, #0
 8008e2a:	6078      	str	r0, [r7, #4]
 8008e2c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008e2e:	687b      	ldr	r3, [r7, #4]
 8008e30:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8008e32:	683b      	ldr	r3, [r7, #0]
 8008e34:	781b      	ldrb	r3, [r3, #0]
 8008e36:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8008e38:	683b      	ldr	r3, [r7, #0]
 8008e3a:	785b      	ldrb	r3, [r3, #1]
 8008e3c:	2b01      	cmp	r3, #1
 8008e3e:	d128      	bne.n	8008e92 <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8008e40:	68bb      	ldr	r3, [r7, #8]
 8008e42:	015a      	lsls	r2, r3, #5
 8008e44:	68fb      	ldr	r3, [r7, #12]
 8008e46:	4413      	add	r3, r2
 8008e48:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008e4c:	681b      	ldr	r3, [r3, #0]
 8008e4e:	68ba      	ldr	r2, [r7, #8]
 8008e50:	0151      	lsls	r1, r2, #5
 8008e52:	68fa      	ldr	r2, [r7, #12]
 8008e54:	440a      	add	r2, r1
 8008e56:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008e5a:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8008e5e:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8008e60:	683b      	ldr	r3, [r7, #0]
 8008e62:	791b      	ldrb	r3, [r3, #4]
 8008e64:	2b03      	cmp	r3, #3
 8008e66:	d003      	beq.n	8008e70 <USB_EPClearStall+0x4c>
 8008e68:	683b      	ldr	r3, [r7, #0]
 8008e6a:	791b      	ldrb	r3, [r3, #4]
 8008e6c:	2b02      	cmp	r3, #2
 8008e6e:	d138      	bne.n	8008ee2 <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8008e70:	68bb      	ldr	r3, [r7, #8]
 8008e72:	015a      	lsls	r2, r3, #5
 8008e74:	68fb      	ldr	r3, [r7, #12]
 8008e76:	4413      	add	r3, r2
 8008e78:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008e7c:	681b      	ldr	r3, [r3, #0]
 8008e7e:	68ba      	ldr	r2, [r7, #8]
 8008e80:	0151      	lsls	r1, r2, #5
 8008e82:	68fa      	ldr	r2, [r7, #12]
 8008e84:	440a      	add	r2, r1
 8008e86:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008e8a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008e8e:	6013      	str	r3, [r2, #0]
 8008e90:	e027      	b.n	8008ee2 <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8008e92:	68bb      	ldr	r3, [r7, #8]
 8008e94:	015a      	lsls	r2, r3, #5
 8008e96:	68fb      	ldr	r3, [r7, #12]
 8008e98:	4413      	add	r3, r2
 8008e9a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008e9e:	681b      	ldr	r3, [r3, #0]
 8008ea0:	68ba      	ldr	r2, [r7, #8]
 8008ea2:	0151      	lsls	r1, r2, #5
 8008ea4:	68fa      	ldr	r2, [r7, #12]
 8008ea6:	440a      	add	r2, r1
 8008ea8:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008eac:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8008eb0:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8008eb2:	683b      	ldr	r3, [r7, #0]
 8008eb4:	791b      	ldrb	r3, [r3, #4]
 8008eb6:	2b03      	cmp	r3, #3
 8008eb8:	d003      	beq.n	8008ec2 <USB_EPClearStall+0x9e>
 8008eba:	683b      	ldr	r3, [r7, #0]
 8008ebc:	791b      	ldrb	r3, [r3, #4]
 8008ebe:	2b02      	cmp	r3, #2
 8008ec0:	d10f      	bne.n	8008ee2 <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8008ec2:	68bb      	ldr	r3, [r7, #8]
 8008ec4:	015a      	lsls	r2, r3, #5
 8008ec6:	68fb      	ldr	r3, [r7, #12]
 8008ec8:	4413      	add	r3, r2
 8008eca:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008ece:	681b      	ldr	r3, [r3, #0]
 8008ed0:	68ba      	ldr	r2, [r7, #8]
 8008ed2:	0151      	lsls	r1, r2, #5
 8008ed4:	68fa      	ldr	r2, [r7, #12]
 8008ed6:	440a      	add	r2, r1
 8008ed8:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008edc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008ee0:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 8008ee2:	2300      	movs	r3, #0
}
 8008ee4:	4618      	mov	r0, r3
 8008ee6:	3714      	adds	r7, #20
 8008ee8:	46bd      	mov	sp, r7
 8008eea:	bc80      	pop	{r7}
 8008eec:	4770      	bx	lr

08008eee <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetDevAddress(USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 8008eee:	b480      	push	{r7}
 8008ef0:	b085      	sub	sp, #20
 8008ef2:	af00      	add	r7, sp, #0
 8008ef4:	6078      	str	r0, [r7, #4]
 8008ef6:	460b      	mov	r3, r1
 8008ef8:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008efa:	687b      	ldr	r3, [r7, #4]
 8008efc:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 8008efe:	68fb      	ldr	r3, [r7, #12]
 8008f00:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008f04:	681b      	ldr	r3, [r3, #0]
 8008f06:	68fa      	ldr	r2, [r7, #12]
 8008f08:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8008f0c:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 8008f10:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 8008f12:	68fb      	ldr	r3, [r7, #12]
 8008f14:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008f18:	681a      	ldr	r2, [r3, #0]
 8008f1a:	78fb      	ldrb	r3, [r7, #3]
 8008f1c:	011b      	lsls	r3, r3, #4
 8008f1e:	f403 63fe 	and.w	r3, r3, #2032	; 0x7f0
 8008f22:	68f9      	ldr	r1, [r7, #12]
 8008f24:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8008f28:	4313      	orrs	r3, r2
 8008f2a:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 8008f2c:	2300      	movs	r3, #0
}
 8008f2e:	4618      	mov	r0, r3
 8008f30:	3714      	adds	r7, #20
 8008f32:	46bd      	mov	sp, r7
 8008f34:	bc80      	pop	{r7}
 8008f36:	4770      	bx	lr

08008f38 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevConnect(USB_OTG_GlobalTypeDef *USBx)
{
 8008f38:	b480      	push	{r7}
 8008f3a:	b085      	sub	sp, #20
 8008f3c:	af00      	add	r7, sp, #0
 8008f3e:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008f40:	687b      	ldr	r3, [r7, #4]
 8008f42:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8008f44:	68fb      	ldr	r3, [r7, #12]
 8008f46:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8008f4a:	681b      	ldr	r3, [r3, #0]
 8008f4c:	68fa      	ldr	r2, [r7, #12]
 8008f4e:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8008f52:	f023 0303 	bic.w	r3, r3, #3
 8008f56:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 8008f58:	68fb      	ldr	r3, [r7, #12]
 8008f5a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008f5e:	685b      	ldr	r3, [r3, #4]
 8008f60:	68fa      	ldr	r2, [r7, #12]
 8008f62:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8008f66:	f023 0302 	bic.w	r3, r3, #2
 8008f6a:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8008f6c:	2300      	movs	r3, #0
}
 8008f6e:	4618      	mov	r0, r3
 8008f70:	3714      	adds	r7, #20
 8008f72:	46bd      	mov	sp, r7
 8008f74:	bc80      	pop	{r7}
 8008f76:	4770      	bx	lr

08008f78 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 8008f78:	b480      	push	{r7}
 8008f7a:	b085      	sub	sp, #20
 8008f7c:	af00      	add	r7, sp, #0
 8008f7e:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008f80:	687b      	ldr	r3, [r7, #4]
 8008f82:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8008f84:	68fb      	ldr	r3, [r7, #12]
 8008f86:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8008f8a:	681b      	ldr	r3, [r3, #0]
 8008f8c:	68fa      	ldr	r2, [r7, #12]
 8008f8e:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8008f92:	f023 0303 	bic.w	r3, r3, #3
 8008f96:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8008f98:	68fb      	ldr	r3, [r7, #12]
 8008f9a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008f9e:	685b      	ldr	r3, [r3, #4]
 8008fa0:	68fa      	ldr	r2, [r7, #12]
 8008fa2:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8008fa6:	f043 0302 	orr.w	r3, r3, #2
 8008faa:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8008fac:	2300      	movs	r3, #0
}
 8008fae:	4618      	mov	r0, r3
 8008fb0:	3714      	adds	r7, #20
 8008fb2:	46bd      	mov	sp, r7
 8008fb4:	bc80      	pop	{r7}
 8008fb6:	4770      	bx	lr

08008fb8 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 8008fb8:	b480      	push	{r7}
 8008fba:	b085      	sub	sp, #20
 8008fbc:	af00      	add	r7, sp, #0
 8008fbe:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8008fc0:	687b      	ldr	r3, [r7, #4]
 8008fc2:	695b      	ldr	r3, [r3, #20]
 8008fc4:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8008fc6:	687b      	ldr	r3, [r7, #4]
 8008fc8:	699b      	ldr	r3, [r3, #24]
 8008fca:	68fa      	ldr	r2, [r7, #12]
 8008fcc:	4013      	ands	r3, r2
 8008fce:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8008fd0:	68fb      	ldr	r3, [r7, #12]
}
 8008fd2:	4618      	mov	r0, r3
 8008fd4:	3714      	adds	r7, #20
 8008fd6:	46bd      	mov	sp, r7
 8008fd8:	bc80      	pop	{r7}
 8008fda:	4770      	bx	lr

08008fdc <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device OUT EP interrupt status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 8008fdc:	b480      	push	{r7}
 8008fde:	b085      	sub	sp, #20
 8008fe0:	af00      	add	r7, sp, #0
 8008fe2:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008fe4:	687b      	ldr	r3, [r7, #4]
 8008fe6:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8008fe8:	68fb      	ldr	r3, [r7, #12]
 8008fea:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008fee:	699b      	ldr	r3, [r3, #24]
 8008ff0:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8008ff2:	68fb      	ldr	r3, [r7, #12]
 8008ff4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008ff8:	69db      	ldr	r3, [r3, #28]
 8008ffa:	68ba      	ldr	r2, [r7, #8]
 8008ffc:	4013      	ands	r3, r2
 8008ffe:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 8009000:	68bb      	ldr	r3, [r7, #8]
 8009002:	0c1b      	lsrs	r3, r3, #16
}
 8009004:	4618      	mov	r0, r3
 8009006:	3714      	adds	r7, #20
 8009008:	46bd      	mov	sp, r7
 800900a:	bc80      	pop	{r7}
 800900c:	4770      	bx	lr

0800900e <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device IN EP interrupt status
  */
uint32_t USB_ReadDevAllInEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 800900e:	b480      	push	{r7}
 8009010:	b085      	sub	sp, #20
 8009012:	af00      	add	r7, sp, #0
 8009014:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009016:	687b      	ldr	r3, [r7, #4]
 8009018:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800901a:	68fb      	ldr	r3, [r7, #12]
 800901c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009020:	699b      	ldr	r3, [r3, #24]
 8009022:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8009024:	68fb      	ldr	r3, [r7, #12]
 8009026:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800902a:	69db      	ldr	r3, [r3, #28]
 800902c:	68ba      	ldr	r2, [r7, #8]
 800902e:	4013      	ands	r3, r2
 8009030:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 8009032:	68bb      	ldr	r3, [r7, #8]
 8009034:	b29b      	uxth	r3, r3
}
 8009036:	4618      	mov	r0, r3
 8009038:	3714      	adds	r7, #20
 800903a:	46bd      	mov	sp, r7
 800903c:	bc80      	pop	{r7}
 800903e:	4770      	bx	lr

08009040 <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8009040:	b480      	push	{r7}
 8009042:	b085      	sub	sp, #20
 8009044:	af00      	add	r7, sp, #0
 8009046:	6078      	str	r0, [r7, #4]
 8009048:	460b      	mov	r3, r1
 800904a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800904c:	687b      	ldr	r3, [r7, #4]
 800904e:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 8009050:	78fb      	ldrb	r3, [r7, #3]
 8009052:	015a      	lsls	r2, r3, #5
 8009054:	68fb      	ldr	r3, [r7, #12]
 8009056:	4413      	add	r3, r2
 8009058:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800905c:	689b      	ldr	r3, [r3, #8]
 800905e:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 8009060:	68fb      	ldr	r3, [r7, #12]
 8009062:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009066:	695b      	ldr	r3, [r3, #20]
 8009068:	68ba      	ldr	r2, [r7, #8]
 800906a:	4013      	ands	r3, r2
 800906c:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800906e:	68bb      	ldr	r3, [r7, #8]
}
 8009070:	4618      	mov	r0, r3
 8009072:	3714      	adds	r7, #20
 8009074:	46bd      	mov	sp, r7
 8009076:	bc80      	pop	{r7}
 8009078:	4770      	bx	lr

0800907a <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800907a:	b480      	push	{r7}
 800907c:	b087      	sub	sp, #28
 800907e:	af00      	add	r7, sp, #0
 8009080:	6078      	str	r0, [r7, #4]
 8009082:	460b      	mov	r3, r1
 8009084:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009086:	687b      	ldr	r3, [r7, #4]
 8009088:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 800908a:	697b      	ldr	r3, [r7, #20]
 800908c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009090:	691b      	ldr	r3, [r3, #16]
 8009092:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 8009094:	697b      	ldr	r3, [r7, #20]
 8009096:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800909a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800909c:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 800909e:	78fb      	ldrb	r3, [r7, #3]
 80090a0:	f003 030f 	and.w	r3, r3, #15
 80090a4:	68fa      	ldr	r2, [r7, #12]
 80090a6:	fa22 f303 	lsr.w	r3, r2, r3
 80090aa:	01db      	lsls	r3, r3, #7
 80090ac:	b2db      	uxtb	r3, r3
 80090ae:	693a      	ldr	r2, [r7, #16]
 80090b0:	4313      	orrs	r3, r2
 80090b2:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 80090b4:	78fb      	ldrb	r3, [r7, #3]
 80090b6:	015a      	lsls	r2, r3, #5
 80090b8:	697b      	ldr	r3, [r7, #20]
 80090ba:	4413      	add	r3, r2
 80090bc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80090c0:	689b      	ldr	r3, [r3, #8]
 80090c2:	693a      	ldr	r2, [r7, #16]
 80090c4:	4013      	ands	r3, r2
 80090c6:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 80090c8:	68bb      	ldr	r3, [r7, #8]
}
 80090ca:	4618      	mov	r0, r3
 80090cc:	371c      	adds	r7, #28
 80090ce:	46bd      	mov	sp, r7
 80090d0:	bc80      	pop	{r7}
 80090d2:	4770      	bx	lr

080090d4 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 80090d4:	b480      	push	{r7}
 80090d6:	b083      	sub	sp, #12
 80090d8:	af00      	add	r7, sp, #0
 80090da:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 80090dc:	687b      	ldr	r3, [r7, #4]
 80090de:	695b      	ldr	r3, [r3, #20]
 80090e0:	f003 0301 	and.w	r3, r3, #1
}
 80090e4:	4618      	mov	r0, r3
 80090e6:	370c      	adds	r7, #12
 80090e8:	46bd      	mov	sp, r7
 80090ea:	bc80      	pop	{r7}
 80090ec:	4770      	bx	lr

080090ee <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateSetup(USB_OTG_GlobalTypeDef *USBx)
{
 80090ee:	b480      	push	{r7}
 80090f0:	b085      	sub	sp, #20
 80090f2:	af00      	add	r7, sp, #0
 80090f4:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80090f6:	687b      	ldr	r3, [r7, #4]
 80090f8:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 80090fa:	68fb      	ldr	r3, [r7, #12]
 80090fc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009100:	681b      	ldr	r3, [r3, #0]
 8009102:	68fa      	ldr	r2, [r7, #12]
 8009104:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009108:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 800910c:	f023 0307 	bic.w	r3, r3, #7
 8009110:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 8009112:	68fb      	ldr	r3, [r7, #12]
 8009114:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009118:	685b      	ldr	r3, [r3, #4]
 800911a:	68fa      	ldr	r2, [r7, #12]
 800911c:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8009120:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8009124:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8009126:	2300      	movs	r3, #0
}
 8009128:	4618      	mov	r0, r3
 800912a:	3714      	adds	r7, #20
 800912c:	46bd      	mov	sp, r7
 800912e:	bc80      	pop	{r7}
 8009130:	4770      	bx	lr
	...

08009134 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_OTG_GlobalTypeDef *USBx, uint8_t dma, uint8_t *psetup)
{
 8009134:	b480      	push	{r7}
 8009136:	b087      	sub	sp, #28
 8009138:	af00      	add	r7, sp, #0
 800913a:	60f8      	str	r0, [r7, #12]
 800913c:	460b      	mov	r3, r1
 800913e:	607a      	str	r2, [r7, #4]
 8009140:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009142:	68fb      	ldr	r3, [r7, #12]
 8009144:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8009146:	68fb      	ldr	r3, [r7, #12]
 8009148:	333c      	adds	r3, #60	; 0x3c
 800914a:	3304      	adds	r3, #4
 800914c:	681b      	ldr	r3, [r3, #0]
 800914e:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 8009150:	693b      	ldr	r3, [r7, #16]
 8009152:	4a25      	ldr	r2, [pc, #148]	; (80091e8 <USB_EP0_OutStart+0xb4>)
 8009154:	4293      	cmp	r3, r2
 8009156:	d90a      	bls.n	800916e <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8009158:	697b      	ldr	r3, [r7, #20]
 800915a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800915e:	681b      	ldr	r3, [r3, #0]
 8009160:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8009164:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8009168:	d101      	bne.n	800916e <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 800916a:	2300      	movs	r3, #0
 800916c:	e037      	b.n	80091de <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 800916e:	697b      	ldr	r3, [r7, #20]
 8009170:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009174:	461a      	mov	r2, r3
 8009176:	2300      	movs	r3, #0
 8009178:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800917a:	697b      	ldr	r3, [r7, #20]
 800917c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009180:	691b      	ldr	r3, [r3, #16]
 8009182:	697a      	ldr	r2, [r7, #20]
 8009184:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8009188:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800918c:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 800918e:	697b      	ldr	r3, [r7, #20]
 8009190:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009194:	691b      	ldr	r3, [r3, #16]
 8009196:	697a      	ldr	r2, [r7, #20]
 8009198:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800919c:	f043 0318 	orr.w	r3, r3, #24
 80091a0:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 80091a2:	697b      	ldr	r3, [r7, #20]
 80091a4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80091a8:	691b      	ldr	r3, [r3, #16]
 80091aa:	697a      	ldr	r2, [r7, #20]
 80091ac:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80091b0:	f043 43c0 	orr.w	r3, r3, #1610612736	; 0x60000000
 80091b4:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 80091b6:	7afb      	ldrb	r3, [r7, #11]
 80091b8:	2b01      	cmp	r3, #1
 80091ba:	d10f      	bne.n	80091dc <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 80091bc:	697b      	ldr	r3, [r7, #20]
 80091be:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80091c2:	461a      	mov	r2, r3
 80091c4:	687b      	ldr	r3, [r7, #4]
 80091c6:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 80091c8:	697b      	ldr	r3, [r7, #20]
 80091ca:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80091ce:	681b      	ldr	r3, [r3, #0]
 80091d0:	697a      	ldr	r2, [r7, #20]
 80091d2:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80091d6:	f043 2380 	orr.w	r3, r3, #2147516416	; 0x80008000
 80091da:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 80091dc:	2300      	movs	r3, #0
}
 80091de:	4618      	mov	r0, r3
 80091e0:	371c      	adds	r7, #28
 80091e2:	46bd      	mov	sp, r7
 80091e4:	bc80      	pop	{r7}
 80091e6:	4770      	bx	lr
 80091e8:	4f54300a 	.word	0x4f54300a

080091ec <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 80091ec:	b480      	push	{r7}
 80091ee:	b085      	sub	sp, #20
 80091f0:	af00      	add	r7, sp, #0
 80091f2:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80091f4:	2300      	movs	r3, #0
 80091f6:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80091f8:	68fb      	ldr	r3, [r7, #12]
 80091fa:	3301      	adds	r3, #1
 80091fc:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 80091fe:	68fb      	ldr	r3, [r7, #12]
 8009200:	4a12      	ldr	r2, [pc, #72]	; (800924c <USB_CoreReset+0x60>)
 8009202:	4293      	cmp	r3, r2
 8009204:	d901      	bls.n	800920a <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8009206:	2303      	movs	r3, #3
 8009208:	e01b      	b.n	8009242 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800920a:	687b      	ldr	r3, [r7, #4]
 800920c:	691b      	ldr	r3, [r3, #16]
 800920e:	2b00      	cmp	r3, #0
 8009210:	daf2      	bge.n	80091f8 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8009212:	2300      	movs	r3, #0
 8009214:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8009216:	687b      	ldr	r3, [r7, #4]
 8009218:	691b      	ldr	r3, [r3, #16]
 800921a:	f043 0201 	orr.w	r2, r3, #1
 800921e:	687b      	ldr	r3, [r7, #4]
 8009220:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8009222:	68fb      	ldr	r3, [r7, #12]
 8009224:	3301      	adds	r3, #1
 8009226:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8009228:	68fb      	ldr	r3, [r7, #12]
 800922a:	4a08      	ldr	r2, [pc, #32]	; (800924c <USB_CoreReset+0x60>)
 800922c:	4293      	cmp	r3, r2
 800922e:	d901      	bls.n	8009234 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8009230:	2303      	movs	r3, #3
 8009232:	e006      	b.n	8009242 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8009234:	687b      	ldr	r3, [r7, #4]
 8009236:	691b      	ldr	r3, [r3, #16]
 8009238:	f003 0301 	and.w	r3, r3, #1
 800923c:	2b01      	cmp	r3, #1
 800923e:	d0f0      	beq.n	8009222 <USB_CoreReset+0x36>

  return HAL_OK;
 8009240:	2300      	movs	r3, #0
}
 8009242:	4618      	mov	r0, r3
 8009244:	3714      	adds	r7, #20
 8009246:	46bd      	mov	sp, r7
 8009248:	bc80      	pop	{r7}
 800924a:	4770      	bx	lr
 800924c:	00030d40 	.word	0x00030d40

08009250 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8009250:	b580      	push	{r7, lr}
 8009252:	b084      	sub	sp, #16
 8009254:	af00      	add	r7, sp, #0
 8009256:	6078      	str	r0, [r7, #4]
 8009258:	460b      	mov	r3, r1
 800925a:	70fb      	strb	r3, [r7, #3]
  uint8_t ret = 0U;
 800925c:	2300      	movs	r3, #0
 800925e:	73fb      	strb	r3, [r7, #15]
  USBD_CDC_HandleTypeDef   *hcdc;

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8009260:	687b      	ldr	r3, [r7, #4]
 8009262:	7c1b      	ldrb	r3, [r3, #16]
 8009264:	2b00      	cmp	r3, #0
 8009266:	d115      	bne.n	8009294 <USBD_CDC_Init+0x44>
  {
    /* Open EP IN */
    USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 8009268:	f44f 7300 	mov.w	r3, #512	; 0x200
 800926c:	2202      	movs	r2, #2
 800926e:	2181      	movs	r1, #129	; 0x81
 8009270:	6878      	ldr	r0, [r7, #4]
 8009272:	f001 ff42 	bl	800b0fa <USBD_LL_OpenEP>
                   CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 8009276:	687b      	ldr	r3, [r7, #4]
 8009278:	2201      	movs	r2, #1
 800927a:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Open EP OUT */
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 800927c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8009280:	2202      	movs	r2, #2
 8009282:	2101      	movs	r1, #1
 8009284:	6878      	ldr	r0, [r7, #4]
 8009286:	f001 ff38 	bl	800b0fa <USBD_LL_OpenEP>
                   CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 800928a:	687b      	ldr	r3, [r7, #4]
 800928c:	2201      	movs	r2, #1
 800928e:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c
 8009292:	e012      	b.n	80092ba <USBD_CDC_Init+0x6a>

  }
  else
  {
    /* Open EP IN */
    USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 8009294:	2340      	movs	r3, #64	; 0x40
 8009296:	2202      	movs	r2, #2
 8009298:	2181      	movs	r1, #129	; 0x81
 800929a:	6878      	ldr	r0, [r7, #4]
 800929c:	f001 ff2d 	bl	800b0fa <USBD_LL_OpenEP>
                   CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 80092a0:	687b      	ldr	r3, [r7, #4]
 80092a2:	2201      	movs	r2, #1
 80092a4:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Open EP OUT */
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 80092a6:	2340      	movs	r3, #64	; 0x40
 80092a8:	2202      	movs	r2, #2
 80092aa:	2101      	movs	r1, #1
 80092ac:	6878      	ldr	r0, [r7, #4]
 80092ae:	f001 ff24 	bl	800b0fa <USBD_LL_OpenEP>
                   CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 80092b2:	687b      	ldr	r3, [r7, #4]
 80092b4:	2201      	movs	r2, #1
 80092b6:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c
  }
  /* Open Command IN EP */
  USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 80092ba:	2308      	movs	r3, #8
 80092bc:	2203      	movs	r2, #3
 80092be:	2182      	movs	r1, #130	; 0x82
 80092c0:	6878      	ldr	r0, [r7, #4]
 80092c2:	f001 ff1a 	bl	800b0fa <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 80092c6:	687b      	ldr	r3, [r7, #4]
 80092c8:	2201      	movs	r2, #1
 80092ca:	641a      	str	r2, [r3, #64]	; 0x40

  pdev->pClassData = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 80092cc:	f44f 7007 	mov.w	r0, #540	; 0x21c
 80092d0:	f002 f866 	bl	800b3a0 <malloc>
 80092d4:	4603      	mov	r3, r0
 80092d6:	461a      	mov	r2, r3
 80092d8:	687b      	ldr	r3, [r7, #4]
 80092da:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8

  if (pdev->pClassData == NULL)
 80092de:	687b      	ldr	r3, [r7, #4]
 80092e0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80092e4:	2b00      	cmp	r3, #0
 80092e6:	d102      	bne.n	80092ee <USBD_CDC_Init+0x9e>
  {
    ret = 1U;
 80092e8:	2301      	movs	r3, #1
 80092ea:	73fb      	strb	r3, [r7, #15]
 80092ec:	e026      	b.n	800933c <USBD_CDC_Init+0xec>
  }
  else
  {
    hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 80092ee:	687b      	ldr	r3, [r7, #4]
 80092f0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80092f4:	60bb      	str	r3, [r7, #8]

    /* Init  physical Interface components */
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 80092f6:	687b      	ldr	r3, [r7, #4]
 80092f8:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80092fc:	681b      	ldr	r3, [r3, #0]
 80092fe:	4798      	blx	r3

    /* Init Xfer states */
    hcdc->TxState = 0U;
 8009300:	68bb      	ldr	r3, [r7, #8]
 8009302:	2200      	movs	r2, #0
 8009304:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    hcdc->RxState = 0U;
 8009308:	68bb      	ldr	r3, [r7, #8]
 800930a:	2200      	movs	r2, #0
 800930c:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218

    if (pdev->dev_speed == USBD_SPEED_HIGH)
 8009310:	687b      	ldr	r3, [r7, #4]
 8009312:	7c1b      	ldrb	r3, [r3, #16]
 8009314:	2b00      	cmp	r3, #0
 8009316:	d109      	bne.n	800932c <USBD_CDC_Init+0xdc>
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8009318:	68bb      	ldr	r3, [r7, #8]
 800931a:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800931e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8009322:	2101      	movs	r1, #1
 8009324:	6878      	ldr	r0, [r7, #4]
 8009326:	f001 ffd8 	bl	800b2da <USBD_LL_PrepareReceive>
 800932a:	e007      	b.n	800933c <USBD_CDC_Init+0xec>
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800932c:	68bb      	ldr	r3, [r7, #8]
 800932e:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8009332:	2340      	movs	r3, #64	; 0x40
 8009334:	2101      	movs	r1, #1
 8009336:	6878      	ldr	r0, [r7, #4]
 8009338:	f001 ffcf 	bl	800b2da <USBD_LL_PrepareReceive>
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
  }
  return ret;
 800933c:	7bfb      	ldrb	r3, [r7, #15]
}
 800933e:	4618      	mov	r0, r3
 8009340:	3710      	adds	r7, #16
 8009342:	46bd      	mov	sp, r7
 8009344:	bd80      	pop	{r7, pc}

08009346 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8009346:	b580      	push	{r7, lr}
 8009348:	b084      	sub	sp, #16
 800934a:	af00      	add	r7, sp, #0
 800934c:	6078      	str	r0, [r7, #4]
 800934e:	460b      	mov	r3, r1
 8009350:	70fb      	strb	r3, [r7, #3]
  uint8_t ret = 0U;
 8009352:	2300      	movs	r3, #0
 8009354:	73fb      	strb	r3, [r7, #15]

  /* Close EP IN */
  USBD_LL_CloseEP(pdev, CDC_IN_EP);
 8009356:	2181      	movs	r1, #129	; 0x81
 8009358:	6878      	ldr	r0, [r7, #4]
 800935a:	f001 fef4 	bl	800b146 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 800935e:	687b      	ldr	r3, [r7, #4]
 8009360:	2200      	movs	r2, #0
 8009362:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Close EP OUT */
  USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 8009364:	2101      	movs	r1, #1
 8009366:	6878      	ldr	r0, [r7, #4]
 8009368:	f001 feed 	bl	800b146 <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 800936c:	687b      	ldr	r3, [r7, #4]
 800936e:	2200      	movs	r2, #0
 8009370:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c

  /* Close Command IN EP */
  USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 8009374:	2182      	movs	r1, #130	; 0x82
 8009376:	6878      	ldr	r0, [r7, #4]
 8009378:	f001 fee5 	bl	800b146 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 800937c:	687b      	ldr	r3, [r7, #4]
 800937e:	2200      	movs	r2, #0
 8009380:	641a      	str	r2, [r3, #64]	; 0x40

  /* DeInit  physical Interface components */
  if (pdev->pClassData != NULL)
 8009382:	687b      	ldr	r3, [r7, #4]
 8009384:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009388:	2b00      	cmp	r3, #0
 800938a:	d00e      	beq.n	80093aa <USBD_CDC_DeInit+0x64>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 800938c:	687b      	ldr	r3, [r7, #4]
 800938e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8009392:	685b      	ldr	r3, [r3, #4]
 8009394:	4798      	blx	r3
    USBD_free(pdev->pClassData);
 8009396:	687b      	ldr	r3, [r7, #4]
 8009398:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800939c:	4618      	mov	r0, r3
 800939e:	f002 f807 	bl	800b3b0 <free>
    pdev->pClassData = NULL;
 80093a2:	687b      	ldr	r3, [r7, #4]
 80093a4:	2200      	movs	r2, #0
 80093a6:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  }

  return ret;
 80093aa:	7bfb      	ldrb	r3, [r7, #15]
}
 80093ac:	4618      	mov	r0, r3
 80093ae:	3710      	adds	r7, #16
 80093b0:	46bd      	mov	sp, r7
 80093b2:	bd80      	pop	{r7, pc}

080093b4 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t  USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                               USBD_SetupReqTypedef *req)
{
 80093b4:	b580      	push	{r7, lr}
 80093b6:	b086      	sub	sp, #24
 80093b8:	af00      	add	r7, sp, #0
 80093ba:	6078      	str	r0, [r7, #4]
 80093bc:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 80093be:	687b      	ldr	r3, [r7, #4]
 80093c0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80093c4:	613b      	str	r3, [r7, #16]
  uint8_t ifalt = 0U;
 80093c6:	2300      	movs	r3, #0
 80093c8:	73fb      	strb	r3, [r7, #15]
  uint16_t status_info = 0U;
 80093ca:	2300      	movs	r3, #0
 80093cc:	81bb      	strh	r3, [r7, #12]
  uint8_t ret = USBD_OK;
 80093ce:	2300      	movs	r3, #0
 80093d0:	75fb      	strb	r3, [r7, #23]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80093d2:	683b      	ldr	r3, [r7, #0]
 80093d4:	781b      	ldrb	r3, [r3, #0]
 80093d6:	f003 0360 	and.w	r3, r3, #96	; 0x60
 80093da:	2b00      	cmp	r3, #0
 80093dc:	d039      	beq.n	8009452 <USBD_CDC_Setup+0x9e>
 80093de:	2b20      	cmp	r3, #32
 80093e0:	d17f      	bne.n	80094e2 <USBD_CDC_Setup+0x12e>
  {
    case USB_REQ_TYPE_CLASS :
      if (req->wLength)
 80093e2:	683b      	ldr	r3, [r7, #0]
 80093e4:	88db      	ldrh	r3, [r3, #6]
 80093e6:	2b00      	cmp	r3, #0
 80093e8:	d029      	beq.n	800943e <USBD_CDC_Setup+0x8a>
      {
        if (req->bmRequest & 0x80U)
 80093ea:	683b      	ldr	r3, [r7, #0]
 80093ec:	781b      	ldrb	r3, [r3, #0]
 80093ee:	b25b      	sxtb	r3, r3
 80093f0:	2b00      	cmp	r3, #0
 80093f2:	da11      	bge.n	8009418 <USBD_CDC_Setup+0x64>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 80093f4:	687b      	ldr	r3, [r7, #4]
 80093f6:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80093fa:	689b      	ldr	r3, [r3, #8]
 80093fc:	683a      	ldr	r2, [r7, #0]
 80093fe:	7850      	ldrb	r0, [r2, #1]
                                                            (uint8_t *)(void *)hcdc->data,
 8009400:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8009402:	683a      	ldr	r2, [r7, #0]
 8009404:	88d2      	ldrh	r2, [r2, #6]
 8009406:	4798      	blx	r3
                                                            req->wLength);

          USBD_CtlSendData(pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
 8009408:	6939      	ldr	r1, [r7, #16]
 800940a:	683b      	ldr	r3, [r7, #0]
 800940c:	88db      	ldrh	r3, [r3, #6]
 800940e:	461a      	mov	r2, r3
 8009410:	6878      	ldr	r0, [r7, #4]
 8009412:	f001 fa42 	bl	800a89a <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
                                                          (uint8_t *)(void *)req, 0U);
      }
      break;
 8009416:	e06b      	b.n	80094f0 <USBD_CDC_Setup+0x13c>
          hcdc->CmdOpCode = req->bRequest;
 8009418:	683b      	ldr	r3, [r7, #0]
 800941a:	785a      	ldrb	r2, [r3, #1]
 800941c:	693b      	ldr	r3, [r7, #16]
 800941e:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
          hcdc->CmdLength = (uint8_t)req->wLength;
 8009422:	683b      	ldr	r3, [r7, #0]
 8009424:	88db      	ldrh	r3, [r3, #6]
 8009426:	b2da      	uxtb	r2, r3
 8009428:	693b      	ldr	r3, [r7, #16]
 800942a:	f883 2201 	strb.w	r2, [r3, #513]	; 0x201
          USBD_CtlPrepareRx(pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
 800942e:	6939      	ldr	r1, [r7, #16]
 8009430:	683b      	ldr	r3, [r7, #0]
 8009432:	88db      	ldrh	r3, [r3, #6]
 8009434:	461a      	mov	r2, r3
 8009436:	6878      	ldr	r0, [r7, #4]
 8009438:	f001 fa5d 	bl	800a8f6 <USBD_CtlPrepareRx>
      break;
 800943c:	e058      	b.n	80094f0 <USBD_CDC_Setup+0x13c>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800943e:	687b      	ldr	r3, [r7, #4]
 8009440:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8009444:	689b      	ldr	r3, [r3, #8]
 8009446:	683a      	ldr	r2, [r7, #0]
 8009448:	7850      	ldrb	r0, [r2, #1]
 800944a:	2200      	movs	r2, #0
 800944c:	6839      	ldr	r1, [r7, #0]
 800944e:	4798      	blx	r3
      break;
 8009450:	e04e      	b.n	80094f0 <USBD_CDC_Setup+0x13c>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8009452:	683b      	ldr	r3, [r7, #0]
 8009454:	785b      	ldrb	r3, [r3, #1]
 8009456:	2b0b      	cmp	r3, #11
 8009458:	d02e      	beq.n	80094b8 <USBD_CDC_Setup+0x104>
 800945a:	2b0b      	cmp	r3, #11
 800945c:	dc38      	bgt.n	80094d0 <USBD_CDC_Setup+0x11c>
 800945e:	2b00      	cmp	r3, #0
 8009460:	d002      	beq.n	8009468 <USBD_CDC_Setup+0xb4>
 8009462:	2b0a      	cmp	r3, #10
 8009464:	d014      	beq.n	8009490 <USBD_CDC_Setup+0xdc>
 8009466:	e033      	b.n	80094d0 <USBD_CDC_Setup+0x11c>
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009468:	687b      	ldr	r3, [r7, #4]
 800946a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800946e:	2b03      	cmp	r3, #3
 8009470:	d107      	bne.n	8009482 <USBD_CDC_Setup+0xce>
          {
            USBD_CtlSendData(pdev, (uint8_t *)(void *)&status_info, 2U);
 8009472:	f107 030c 	add.w	r3, r7, #12
 8009476:	2202      	movs	r2, #2
 8009478:	4619      	mov	r1, r3
 800947a:	6878      	ldr	r0, [r7, #4]
 800947c:	f001 fa0d 	bl	800a89a <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8009480:	e02e      	b.n	80094e0 <USBD_CDC_Setup+0x12c>
            USBD_CtlError(pdev, req);
 8009482:	6839      	ldr	r1, [r7, #0]
 8009484:	6878      	ldr	r0, [r7, #4]
 8009486:	f001 f99e 	bl	800a7c6 <USBD_CtlError>
            ret = USBD_FAIL;
 800948a:	2302      	movs	r3, #2
 800948c:	75fb      	strb	r3, [r7, #23]
          break;
 800948e:	e027      	b.n	80094e0 <USBD_CDC_Setup+0x12c>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009490:	687b      	ldr	r3, [r7, #4]
 8009492:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009496:	2b03      	cmp	r3, #3
 8009498:	d107      	bne.n	80094aa <USBD_CDC_Setup+0xf6>
          {
            USBD_CtlSendData(pdev, &ifalt, 1U);
 800949a:	f107 030f 	add.w	r3, r7, #15
 800949e:	2201      	movs	r2, #1
 80094a0:	4619      	mov	r1, r3
 80094a2:	6878      	ldr	r0, [r7, #4]
 80094a4:	f001 f9f9 	bl	800a89a <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 80094a8:	e01a      	b.n	80094e0 <USBD_CDC_Setup+0x12c>
            USBD_CtlError(pdev, req);
 80094aa:	6839      	ldr	r1, [r7, #0]
 80094ac:	6878      	ldr	r0, [r7, #4]
 80094ae:	f001 f98a 	bl	800a7c6 <USBD_CtlError>
            ret = USBD_FAIL;
 80094b2:	2302      	movs	r3, #2
 80094b4:	75fb      	strb	r3, [r7, #23]
          break;
 80094b6:	e013      	b.n	80094e0 <USBD_CDC_Setup+0x12c>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 80094b8:	687b      	ldr	r3, [r7, #4]
 80094ba:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80094be:	2b03      	cmp	r3, #3
 80094c0:	d00d      	beq.n	80094de <USBD_CDC_Setup+0x12a>
          {
            USBD_CtlError(pdev, req);
 80094c2:	6839      	ldr	r1, [r7, #0]
 80094c4:	6878      	ldr	r0, [r7, #4]
 80094c6:	f001 f97e 	bl	800a7c6 <USBD_CtlError>
            ret = USBD_FAIL;
 80094ca:	2302      	movs	r3, #2
 80094cc:	75fb      	strb	r3, [r7, #23]
          }
          break;
 80094ce:	e006      	b.n	80094de <USBD_CDC_Setup+0x12a>

        default:
          USBD_CtlError(pdev, req);
 80094d0:	6839      	ldr	r1, [r7, #0]
 80094d2:	6878      	ldr	r0, [r7, #4]
 80094d4:	f001 f977 	bl	800a7c6 <USBD_CtlError>
          ret = USBD_FAIL;
 80094d8:	2302      	movs	r3, #2
 80094da:	75fb      	strb	r3, [r7, #23]
          break;
 80094dc:	e000      	b.n	80094e0 <USBD_CDC_Setup+0x12c>
          break;
 80094de:	bf00      	nop
      }
      break;
 80094e0:	e006      	b.n	80094f0 <USBD_CDC_Setup+0x13c>

    default:
      USBD_CtlError(pdev, req);
 80094e2:	6839      	ldr	r1, [r7, #0]
 80094e4:	6878      	ldr	r0, [r7, #4]
 80094e6:	f001 f96e 	bl	800a7c6 <USBD_CtlError>
      ret = USBD_FAIL;
 80094ea:	2302      	movs	r3, #2
 80094ec:	75fb      	strb	r3, [r7, #23]
      break;
 80094ee:	bf00      	nop
  }

  return ret;
 80094f0:	7dfb      	ldrb	r3, [r7, #23]
}
 80094f2:	4618      	mov	r0, r3
 80094f4:	3718      	adds	r7, #24
 80094f6:	46bd      	mov	sp, r7
 80094f8:	bd80      	pop	{r7, pc}

080094fa <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 80094fa:	b580      	push	{r7, lr}
 80094fc:	b084      	sub	sp, #16
 80094fe:	af00      	add	r7, sp, #0
 8009500:	6078      	str	r0, [r7, #4]
 8009502:	460b      	mov	r3, r1
 8009504:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8009506:	687b      	ldr	r3, [r7, #4]
 8009508:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800950c:	60fb      	str	r3, [r7, #12]
  PCD_HandleTypeDef *hpcd = pdev->pData;
 800950e:	687b      	ldr	r3, [r7, #4]
 8009510:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8009514:	60bb      	str	r3, [r7, #8]

  if (pdev->pClassData != NULL)
 8009516:	687b      	ldr	r3, [r7, #4]
 8009518:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800951c:	2b00      	cmp	r3, #0
 800951e:	d03a      	beq.n	8009596 <USBD_CDC_DataIn+0x9c>
  {
    if ((pdev->ep_in[epnum].total_length > 0U) && ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 8009520:	78fa      	ldrb	r2, [r7, #3]
 8009522:	6879      	ldr	r1, [r7, #4]
 8009524:	4613      	mov	r3, r2
 8009526:	009b      	lsls	r3, r3, #2
 8009528:	4413      	add	r3, r2
 800952a:	009b      	lsls	r3, r3, #2
 800952c:	440b      	add	r3, r1
 800952e:	331c      	adds	r3, #28
 8009530:	681b      	ldr	r3, [r3, #0]
 8009532:	2b00      	cmp	r3, #0
 8009534:	d029      	beq.n	800958a <USBD_CDC_DataIn+0x90>
 8009536:	78fa      	ldrb	r2, [r7, #3]
 8009538:	6879      	ldr	r1, [r7, #4]
 800953a:	4613      	mov	r3, r2
 800953c:	009b      	lsls	r3, r3, #2
 800953e:	4413      	add	r3, r2
 8009540:	009b      	lsls	r3, r3, #2
 8009542:	440b      	add	r3, r1
 8009544:	331c      	adds	r3, #28
 8009546:	681a      	ldr	r2, [r3, #0]
 8009548:	78f9      	ldrb	r1, [r7, #3]
 800954a:	68b8      	ldr	r0, [r7, #8]
 800954c:	460b      	mov	r3, r1
 800954e:	00db      	lsls	r3, r3, #3
 8009550:	440b      	add	r3, r1
 8009552:	009b      	lsls	r3, r3, #2
 8009554:	4403      	add	r3, r0
 8009556:	3344      	adds	r3, #68	; 0x44
 8009558:	681b      	ldr	r3, [r3, #0]
 800955a:	fbb2 f1f3 	udiv	r1, r2, r3
 800955e:	fb01 f303 	mul.w	r3, r1, r3
 8009562:	1ad3      	subs	r3, r2, r3
 8009564:	2b00      	cmp	r3, #0
 8009566:	d110      	bne.n	800958a <USBD_CDC_DataIn+0x90>
    {
      /* Update the packet total length */
      pdev->ep_in[epnum].total_length = 0U;
 8009568:	78fa      	ldrb	r2, [r7, #3]
 800956a:	6879      	ldr	r1, [r7, #4]
 800956c:	4613      	mov	r3, r2
 800956e:	009b      	lsls	r3, r3, #2
 8009570:	4413      	add	r3, r2
 8009572:	009b      	lsls	r3, r3, #2
 8009574:	440b      	add	r3, r1
 8009576:	331c      	adds	r3, #28
 8009578:	2200      	movs	r2, #0
 800957a:	601a      	str	r2, [r3, #0]

      /* Send ZLP */
      USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 800957c:	78f9      	ldrb	r1, [r7, #3]
 800957e:	2300      	movs	r3, #0
 8009580:	2200      	movs	r2, #0
 8009582:	6878      	ldr	r0, [r7, #4]
 8009584:	f001 fe86 	bl	800b294 <USBD_LL_Transmit>
 8009588:	e003      	b.n	8009592 <USBD_CDC_DataIn+0x98>
    }
    else
    {
      hcdc->TxState = 0U;
 800958a:	68fb      	ldr	r3, [r7, #12]
 800958c:	2200      	movs	r2, #0
 800958e:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }
    return USBD_OK;
 8009592:	2300      	movs	r3, #0
 8009594:	e000      	b.n	8009598 <USBD_CDC_DataIn+0x9e>
  }
  else
  {
    return USBD_FAIL;
 8009596:	2302      	movs	r3, #2
  }
}
 8009598:	4618      	mov	r0, r3
 800959a:	3710      	adds	r7, #16
 800959c:	46bd      	mov	sp, r7
 800959e:	bd80      	pop	{r7, pc}

080095a0 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 80095a0:	b580      	push	{r7, lr}
 80095a2:	b084      	sub	sp, #16
 80095a4:	af00      	add	r7, sp, #0
 80095a6:	6078      	str	r0, [r7, #4]
 80095a8:	460b      	mov	r3, r1
 80095aa:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 80095ac:	687b      	ldr	r3, [r7, #4]
 80095ae:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80095b2:	60fb      	str	r3, [r7, #12]

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 80095b4:	78fb      	ldrb	r3, [r7, #3]
 80095b6:	4619      	mov	r1, r3
 80095b8:	6878      	ldr	r0, [r7, #4]
 80095ba:	f001 feb1 	bl	800b320 <USBD_LL_GetRxDataSize>
 80095be:	4602      	mov	r2, r0
 80095c0:	68fb      	ldr	r3, [r7, #12]
 80095c2:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */
  if (pdev->pClassData != NULL)
 80095c6:	687b      	ldr	r3, [r7, #4]
 80095c8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80095cc:	2b00      	cmp	r3, #0
 80095ce:	d00d      	beq.n	80095ec <USBD_CDC_DataOut+0x4c>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 80095d0:	687b      	ldr	r3, [r7, #4]
 80095d2:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80095d6:	68db      	ldr	r3, [r3, #12]
 80095d8:	68fa      	ldr	r2, [r7, #12]
 80095da:	f8d2 0204 	ldr.w	r0, [r2, #516]	; 0x204
 80095de:	68fa      	ldr	r2, [r7, #12]
 80095e0:	f502 7203 	add.w	r2, r2, #524	; 0x20c
 80095e4:	4611      	mov	r1, r2
 80095e6:	4798      	blx	r3

    return USBD_OK;
 80095e8:	2300      	movs	r3, #0
 80095ea:	e000      	b.n	80095ee <USBD_CDC_DataOut+0x4e>
  }
  else
  {
    return USBD_FAIL;
 80095ec:	2302      	movs	r3, #2
  }
}
 80095ee:	4618      	mov	r0, r3
 80095f0:	3710      	adds	r7, #16
 80095f2:	46bd      	mov	sp, r7
 80095f4:	bd80      	pop	{r7, pc}

080095f6 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t  USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 80095f6:	b580      	push	{r7, lr}
 80095f8:	b084      	sub	sp, #16
 80095fa:	af00      	add	r7, sp, #0
 80095fc:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 80095fe:	687b      	ldr	r3, [r7, #4]
 8009600:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009604:	60fb      	str	r3, [r7, #12]

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 8009606:	687b      	ldr	r3, [r7, #4]
 8009608:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800960c:	2b00      	cmp	r3, #0
 800960e:	d015      	beq.n	800963c <USBD_CDC_EP0_RxReady+0x46>
 8009610:	68fb      	ldr	r3, [r7, #12]
 8009612:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 8009616:	2bff      	cmp	r3, #255	; 0xff
 8009618:	d010      	beq.n	800963c <USBD_CDC_EP0_RxReady+0x46>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 800961a:	687b      	ldr	r3, [r7, #4]
 800961c:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8009620:	689b      	ldr	r3, [r3, #8]
 8009622:	68fa      	ldr	r2, [r7, #12]
 8009624:	f892 0200 	ldrb.w	r0, [r2, #512]	; 0x200
                                                      (uint8_t *)(void *)hcdc->data,
 8009628:	68f9      	ldr	r1, [r7, #12]
                                                      (uint16_t)hcdc->CmdLength);
 800962a:	68fa      	ldr	r2, [r7, #12]
 800962c:	f892 2201 	ldrb.w	r2, [r2, #513]	; 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 8009630:	b292      	uxth	r2, r2
 8009632:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 8009634:	68fb      	ldr	r3, [r7, #12]
 8009636:	22ff      	movs	r2, #255	; 0xff
 8009638:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200

  }
  return USBD_OK;
 800963c:	2300      	movs	r3, #0
}
 800963e:	4618      	mov	r0, r3
 8009640:	3710      	adds	r7, #16
 8009642:	46bd      	mov	sp, r7
 8009644:	bd80      	pop	{r7, pc}
	...

08009648 <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 8009648:	b480      	push	{r7}
 800964a:	b083      	sub	sp, #12
 800964c:	af00      	add	r7, sp, #0
 800964e:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_CfgFSDesc);
 8009650:	687b      	ldr	r3, [r7, #4]
 8009652:	2243      	movs	r2, #67	; 0x43
 8009654:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgFSDesc;
 8009656:	4b03      	ldr	r3, [pc, #12]	; (8009664 <USBD_CDC_GetFSCfgDesc+0x1c>)
}
 8009658:	4618      	mov	r0, r3
 800965a:	370c      	adds	r7, #12
 800965c:	46bd      	mov	sp, r7
 800965e:	bc80      	pop	{r7}
 8009660:	4770      	bx	lr
 8009662:	bf00      	nop
 8009664:	200000e0 	.word	0x200000e0

08009668 <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 8009668:	b480      	push	{r7}
 800966a:	b083      	sub	sp, #12
 800966c:	af00      	add	r7, sp, #0
 800966e:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_CfgHSDesc);
 8009670:	687b      	ldr	r3, [r7, #4]
 8009672:	2243      	movs	r2, #67	; 0x43
 8009674:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgHSDesc;
 8009676:	4b03      	ldr	r3, [pc, #12]	; (8009684 <USBD_CDC_GetHSCfgDesc+0x1c>)
}
 8009678:	4618      	mov	r0, r3
 800967a:	370c      	adds	r7, #12
 800967c:	46bd      	mov	sp, r7
 800967e:	bc80      	pop	{r7}
 8009680:	4770      	bx	lr
 8009682:	bf00      	nop
 8009684:	2000009c 	.word	0x2000009c

08009688 <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 8009688:	b480      	push	{r7}
 800968a:	b083      	sub	sp, #12
 800968c:	af00      	add	r7, sp, #0
 800968e:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_OtherSpeedCfgDesc);
 8009690:	687b      	ldr	r3, [r7, #4]
 8009692:	2243      	movs	r2, #67	; 0x43
 8009694:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_OtherSpeedCfgDesc;
 8009696:	4b03      	ldr	r3, [pc, #12]	; (80096a4 <USBD_CDC_GetOtherSpeedCfgDesc+0x1c>)
}
 8009698:	4618      	mov	r0, r3
 800969a:	370c      	adds	r7, #12
 800969c:	46bd      	mov	sp, r7
 800969e:	bc80      	pop	{r7}
 80096a0:	4770      	bx	lr
 80096a2:	bf00      	nop
 80096a4:	20000124 	.word	0x20000124

080096a8 <USBD_CDC_GetDeviceQualifierDescriptor>:
*         return Device Qualifier descriptor
* @param  length : pointer data length
* @retval pointer to descriptor buffer
*/
uint8_t  *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 80096a8:	b480      	push	{r7}
 80096aa:	b083      	sub	sp, #12
 80096ac:	af00      	add	r7, sp, #0
 80096ae:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_DeviceQualifierDesc);
 80096b0:	687b      	ldr	r3, [r7, #4]
 80096b2:	220a      	movs	r2, #10
 80096b4:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_DeviceQualifierDesc;
 80096b6:	4b03      	ldr	r3, [pc, #12]	; (80096c4 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 80096b8:	4618      	mov	r0, r3
 80096ba:	370c      	adds	r7, #12
 80096bc:	46bd      	mov	sp, r7
 80096be:	bc80      	pop	{r7}
 80096c0:	4770      	bx	lr
 80096c2:	bf00      	nop
 80096c4:	20000058 	.word	0x20000058

080096c8 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t  USBD_CDC_RegisterInterface(USBD_HandleTypeDef   *pdev,
                                    USBD_CDC_ItfTypeDef *fops)
{
 80096c8:	b480      	push	{r7}
 80096ca:	b085      	sub	sp, #20
 80096cc:	af00      	add	r7, sp, #0
 80096ce:	6078      	str	r0, [r7, #4]
 80096d0:	6039      	str	r1, [r7, #0]
  uint8_t  ret = USBD_FAIL;
 80096d2:	2302      	movs	r3, #2
 80096d4:	73fb      	strb	r3, [r7, #15]

  if (fops != NULL)
 80096d6:	683b      	ldr	r3, [r7, #0]
 80096d8:	2b00      	cmp	r3, #0
 80096da:	d005      	beq.n	80096e8 <USBD_CDC_RegisterInterface+0x20>
  {
    pdev->pUserData = fops;
 80096dc:	687b      	ldr	r3, [r7, #4]
 80096de:	683a      	ldr	r2, [r7, #0]
 80096e0:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
    ret = USBD_OK;
 80096e4:	2300      	movs	r3, #0
 80096e6:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 80096e8:	7bfb      	ldrb	r3, [r7, #15]
}
 80096ea:	4618      	mov	r0, r3
 80096ec:	3714      	adds	r7, #20
 80096ee:	46bd      	mov	sp, r7
 80096f0:	bc80      	pop	{r7}
 80096f2:	4770      	bx	lr

080096f4 <USBD_CDC_SetTxBuffer>:
  * @retval status
  */
uint8_t  USBD_CDC_SetTxBuffer(USBD_HandleTypeDef   *pdev,
                              uint8_t  *pbuff,
                              uint16_t length)
{
 80096f4:	b480      	push	{r7}
 80096f6:	b087      	sub	sp, #28
 80096f8:	af00      	add	r7, sp, #0
 80096fa:	60f8      	str	r0, [r7, #12]
 80096fc:	60b9      	str	r1, [r7, #8]
 80096fe:	4613      	mov	r3, r2
 8009700:	80fb      	strh	r3, [r7, #6]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8009702:	68fb      	ldr	r3, [r7, #12]
 8009704:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009708:	617b      	str	r3, [r7, #20]

  hcdc->TxBuffer = pbuff;
 800970a:	697b      	ldr	r3, [r7, #20]
 800970c:	68ba      	ldr	r2, [r7, #8]
 800970e:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
  hcdc->TxLength = length;
 8009712:	88fa      	ldrh	r2, [r7, #6]
 8009714:	697b      	ldr	r3, [r7, #20]
 8009716:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

  return USBD_OK;
 800971a:	2300      	movs	r3, #0
}
 800971c:	4618      	mov	r0, r3
 800971e:	371c      	adds	r7, #28
 8009720:	46bd      	mov	sp, r7
 8009722:	bc80      	pop	{r7}
 8009724:	4770      	bx	lr

08009726 <USBD_CDC_SetRxBuffer>:
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t  USBD_CDC_SetRxBuffer(USBD_HandleTypeDef   *pdev,
                              uint8_t  *pbuff)
{
 8009726:	b480      	push	{r7}
 8009728:	b085      	sub	sp, #20
 800972a:	af00      	add	r7, sp, #0
 800972c:	6078      	str	r0, [r7, #4]
 800972e:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8009730:	687b      	ldr	r3, [r7, #4]
 8009732:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009736:	60fb      	str	r3, [r7, #12]

  hcdc->RxBuffer = pbuff;
 8009738:	68fb      	ldr	r3, [r7, #12]
 800973a:	683a      	ldr	r2, [r7, #0]
 800973c:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  return USBD_OK;
 8009740:	2300      	movs	r3, #0
}
 8009742:	4618      	mov	r0, r3
 8009744:	3714      	adds	r7, #20
 8009746:	46bd      	mov	sp, r7
 8009748:	bc80      	pop	{r7}
 800974a:	4770      	bx	lr

0800974c <USBD_CDC_TransmitPacket>:
  *         Transmit packet on IN endpoint
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 800974c:	b580      	push	{r7, lr}
 800974e:	b084      	sub	sp, #16
 8009750:	af00      	add	r7, sp, #0
 8009752:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8009754:	687b      	ldr	r3, [r7, #4]
 8009756:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800975a:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData != NULL)
 800975c:	687b      	ldr	r3, [r7, #4]
 800975e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009762:	2b00      	cmp	r3, #0
 8009764:	d01c      	beq.n	80097a0 <USBD_CDC_TransmitPacket+0x54>
  {
    if (hcdc->TxState == 0U)
 8009766:	68fb      	ldr	r3, [r7, #12]
 8009768:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800976c:	2b00      	cmp	r3, #0
 800976e:	d115      	bne.n	800979c <USBD_CDC_TransmitPacket+0x50>
    {
      /* Tx Transfer in progress */
      hcdc->TxState = 1U;
 8009770:	68fb      	ldr	r3, [r7, #12]
 8009772:	2201      	movs	r2, #1
 8009774:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

      /* Update the packet total length */
      pdev->ep_in[CDC_IN_EP & 0xFU].total_length = hcdc->TxLength;
 8009778:	68fb      	ldr	r3, [r7, #12]
 800977a:	f8d3 2210 	ldr.w	r2, [r3, #528]	; 0x210
 800977e:	687b      	ldr	r3, [r7, #4]
 8009780:	631a      	str	r2, [r3, #48]	; 0x30

      /* Transmit next packet */
      USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer,
 8009782:	68fb      	ldr	r3, [r7, #12]
 8009784:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
                       (uint16_t)hcdc->TxLength);
 8009788:	68fb      	ldr	r3, [r7, #12]
 800978a:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
      USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer,
 800978e:	b29b      	uxth	r3, r3
 8009790:	2181      	movs	r1, #129	; 0x81
 8009792:	6878      	ldr	r0, [r7, #4]
 8009794:	f001 fd7e 	bl	800b294 <USBD_LL_Transmit>

      return USBD_OK;
 8009798:	2300      	movs	r3, #0
 800979a:	e002      	b.n	80097a2 <USBD_CDC_TransmitPacket+0x56>
    }
    else
    {
      return USBD_BUSY;
 800979c:	2301      	movs	r3, #1
 800979e:	e000      	b.n	80097a2 <USBD_CDC_TransmitPacket+0x56>
    }
  }
  else
  {
    return USBD_FAIL;
 80097a0:	2302      	movs	r3, #2
  }
}
 80097a2:	4618      	mov	r0, r3
 80097a4:	3710      	adds	r7, #16
 80097a6:	46bd      	mov	sp, r7
 80097a8:	bd80      	pop	{r7, pc}

080097aa <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 80097aa:	b580      	push	{r7, lr}
 80097ac:	b084      	sub	sp, #16
 80097ae:	af00      	add	r7, sp, #0
 80097b0:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 80097b2:	687b      	ldr	r3, [r7, #4]
 80097b4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80097b8:	60fb      	str	r3, [r7, #12]

  /* Suspend or Resume USB Out process */
  if (pdev->pClassData != NULL)
 80097ba:	687b      	ldr	r3, [r7, #4]
 80097bc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80097c0:	2b00      	cmp	r3, #0
 80097c2:	d017      	beq.n	80097f4 <USBD_CDC_ReceivePacket+0x4a>
  {
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 80097c4:	687b      	ldr	r3, [r7, #4]
 80097c6:	7c1b      	ldrb	r3, [r3, #16]
 80097c8:	2b00      	cmp	r3, #0
 80097ca:	d109      	bne.n	80097e0 <USBD_CDC_ReceivePacket+0x36>
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 80097cc:	68fb      	ldr	r3, [r7, #12]
 80097ce:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 80097d2:	f44f 7300 	mov.w	r3, #512	; 0x200
 80097d6:	2101      	movs	r1, #1
 80097d8:	6878      	ldr	r0, [r7, #4]
 80097da:	f001 fd7e 	bl	800b2da <USBD_LL_PrepareReceive>
 80097de:	e007      	b.n	80097f0 <USBD_CDC_ReceivePacket+0x46>
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 80097e0:	68fb      	ldr	r3, [r7, #12]
 80097e2:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 80097e6:	2340      	movs	r3, #64	; 0x40
 80097e8:	2101      	movs	r1, #1
 80097ea:	6878      	ldr	r0, [r7, #4]
 80097ec:	f001 fd75 	bl	800b2da <USBD_LL_PrepareReceive>
                             CDC_OUT_EP,
                             hcdc->RxBuffer,
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
    return USBD_OK;
 80097f0:	2300      	movs	r3, #0
 80097f2:	e000      	b.n	80097f6 <USBD_CDC_ReceivePacket+0x4c>
  }
  else
  {
    return USBD_FAIL;
 80097f4:	2302      	movs	r3, #2
  }
}
 80097f6:	4618      	mov	r0, r3
 80097f8:	3710      	adds	r7, #16
 80097fa:	46bd      	mov	sp, r7
 80097fc:	bd80      	pop	{r7, pc}

080097fe <USBD_Init>:
* @param  id: Low level core index
* @retval None
*/
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 80097fe:	b580      	push	{r7, lr}
 8009800:	b084      	sub	sp, #16
 8009802:	af00      	add	r7, sp, #0
 8009804:	60f8      	str	r0, [r7, #12]
 8009806:	60b9      	str	r1, [r7, #8]
 8009808:	4613      	mov	r3, r2
 800980a:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 800980c:	68fb      	ldr	r3, [r7, #12]
 800980e:	2b00      	cmp	r3, #0
 8009810:	d101      	bne.n	8009816 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 8009812:	2302      	movs	r3, #2
 8009814:	e01a      	b.n	800984c <USBD_Init+0x4e>
  }

  /* Unlink previous class*/
  if (pdev->pClass != NULL)
 8009816:	68fb      	ldr	r3, [r7, #12]
 8009818:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800981c:	2b00      	cmp	r3, #0
 800981e:	d003      	beq.n	8009828 <USBD_Init+0x2a>
  {
    pdev->pClass = NULL;
 8009820:	68fb      	ldr	r3, [r7, #12]
 8009822:	2200      	movs	r2, #0
 8009824:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
  }

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 8009828:	68bb      	ldr	r3, [r7, #8]
 800982a:	2b00      	cmp	r3, #0
 800982c:	d003      	beq.n	8009836 <USBD_Init+0x38>
  {
    pdev->pDesc = pdesc;
 800982e:	68fb      	ldr	r3, [r7, #12]
 8009830:	68ba      	ldr	r2, [r7, #8]
 8009832:	f8c3 22b0 	str.w	r2, [r3, #688]	; 0x2b0
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8009836:	68fb      	ldr	r3, [r7, #12]
 8009838:	2201      	movs	r2, #1
 800983a:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->id = id;
 800983e:	68fb      	ldr	r3, [r7, #12]
 8009840:	79fa      	ldrb	r2, [r7, #7]
 8009842:	701a      	strb	r2, [r3, #0]
  /* Initialize low level driver */
  USBD_LL_Init(pdev);
 8009844:	68f8      	ldr	r0, [r7, #12]
 8009846:	f001 fbf3 	bl	800b030 <USBD_LL_Init>

  return USBD_OK;
 800984a:	2300      	movs	r3, #0
}
 800984c:	4618      	mov	r0, r3
 800984e:	3710      	adds	r7, #16
 8009850:	46bd      	mov	sp, r7
 8009852:	bd80      	pop	{r7, pc}

08009854 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 8009854:	b480      	push	{r7}
 8009856:	b085      	sub	sp, #20
 8009858:	af00      	add	r7, sp, #0
 800985a:	6078      	str	r0, [r7, #4]
 800985c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef status = USBD_OK;
 800985e:	2300      	movs	r3, #0
 8009860:	73fb      	strb	r3, [r7, #15]
  if (pclass != NULL)
 8009862:	683b      	ldr	r3, [r7, #0]
 8009864:	2b00      	cmp	r3, #0
 8009866:	d006      	beq.n	8009876 <USBD_RegisterClass+0x22>
  {
    /* link the class to the USB Device handle */
    pdev->pClass = pclass;
 8009868:	687b      	ldr	r3, [r7, #4]
 800986a:	683a      	ldr	r2, [r7, #0]
 800986c:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
    status = USBD_OK;
 8009870:	2300      	movs	r3, #0
 8009872:	73fb      	strb	r3, [r7, #15]
 8009874:	e001      	b.n	800987a <USBD_RegisterClass+0x26>
  else
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    status = USBD_FAIL;
 8009876:	2302      	movs	r3, #2
 8009878:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800987a:	7bfb      	ldrb	r3, [r7, #15]
}
 800987c:	4618      	mov	r0, r3
 800987e:	3714      	adds	r7, #20
 8009880:	46bd      	mov	sp, r7
 8009882:	bc80      	pop	{r7}
 8009884:	4770      	bx	lr

08009886 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_Start(USBD_HandleTypeDef *pdev)
{
 8009886:	b580      	push	{r7, lr}
 8009888:	b082      	sub	sp, #8
 800988a:	af00      	add	r7, sp, #0
 800988c:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  USBD_LL_Start(pdev);
 800988e:	6878      	ldr	r0, [r7, #4]
 8009890:	f001 fc18 	bl	800b0c4 <USBD_LL_Start>

  return USBD_OK;
 8009894:	2300      	movs	r3, #0
}
 8009896:	4618      	mov	r0, r3
 8009898:	3708      	adds	r7, #8
 800989a:	46bd      	mov	sp, r7
 800989c:	bd80      	pop	{r7, pc}

0800989e <USBD_RunTestMode>:
*         Launch test mode process
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef  USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 800989e:	b480      	push	{r7}
 80098a0:	b083      	sub	sp, #12
 80098a2:	af00      	add	r7, sp, #0
 80098a4:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 80098a6:	2300      	movs	r3, #0
}
 80098a8:	4618      	mov	r0, r3
 80098aa:	370c      	adds	r7, #12
 80098ac:	46bd      	mov	sp, r7
 80098ae:	bc80      	pop	{r7}
 80098b0:	4770      	bx	lr

080098b2 <USBD_SetClassConfig>:
* @param  cfgidx: configuration index
* @retval status
*/

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 80098b2:	b580      	push	{r7, lr}
 80098b4:	b084      	sub	sp, #16
 80098b6:	af00      	add	r7, sp, #0
 80098b8:	6078      	str	r0, [r7, #4]
 80098ba:	460b      	mov	r3, r1
 80098bc:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 80098be:	2302      	movs	r3, #2
 80098c0:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 80098c2:	687b      	ldr	r3, [r7, #4]
 80098c4:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80098c8:	2b00      	cmp	r3, #0
 80098ca:	d00c      	beq.n	80098e6 <USBD_SetClassConfig+0x34>
  {
    /* Set configuration  and Start the Class*/
    if (pdev->pClass->Init(pdev, cfgidx) == 0U)
 80098cc:	687b      	ldr	r3, [r7, #4]
 80098ce:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80098d2:	681b      	ldr	r3, [r3, #0]
 80098d4:	78fa      	ldrb	r2, [r7, #3]
 80098d6:	4611      	mov	r1, r2
 80098d8:	6878      	ldr	r0, [r7, #4]
 80098da:	4798      	blx	r3
 80098dc:	4603      	mov	r3, r0
 80098de:	2b00      	cmp	r3, #0
 80098e0:	d101      	bne.n	80098e6 <USBD_SetClassConfig+0x34>
    {
      ret = USBD_OK;
 80098e2:	2300      	movs	r3, #0
 80098e4:	73fb      	strb	r3, [r7, #15]
    }
  }

  return ret;
 80098e6:	7bfb      	ldrb	r3, [r7, #15]
}
 80098e8:	4618      	mov	r0, r3
 80098ea:	3710      	adds	r7, #16
 80098ec:	46bd      	mov	sp, r7
 80098ee:	bd80      	pop	{r7, pc}

080098f0 <USBD_ClrClassConfig>:
* @param  pdev: device instance
* @param  cfgidx: configuration index
* @retval status: USBD_StatusTypeDef
*/
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 80098f0:	b580      	push	{r7, lr}
 80098f2:	b082      	sub	sp, #8
 80098f4:	af00      	add	r7, sp, #0
 80098f6:	6078      	str	r0, [r7, #4]
 80098f8:	460b      	mov	r3, r1
 80098fa:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration  and De-initialize the Class process*/
  pdev->pClass->DeInit(pdev, cfgidx);
 80098fc:	687b      	ldr	r3, [r7, #4]
 80098fe:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009902:	685b      	ldr	r3, [r3, #4]
 8009904:	78fa      	ldrb	r2, [r7, #3]
 8009906:	4611      	mov	r1, r2
 8009908:	6878      	ldr	r0, [r7, #4]
 800990a:	4798      	blx	r3

  return USBD_OK;
 800990c:	2300      	movs	r3, #0
}
 800990e:	4618      	mov	r0, r3
 8009910:	3708      	adds	r7, #8
 8009912:	46bd      	mov	sp, r7
 8009914:	bd80      	pop	{r7, pc}

08009916 <USBD_LL_SetupStage>:
*         Handle the setup stage
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8009916:	b580      	push	{r7, lr}
 8009918:	b082      	sub	sp, #8
 800991a:	af00      	add	r7, sp, #0
 800991c:	6078      	str	r0, [r7, #4]
 800991e:	6039      	str	r1, [r7, #0]
  USBD_ParseSetupRequest(&pdev->request, psetup);
 8009920:	687b      	ldr	r3, [r7, #4]
 8009922:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 8009926:	6839      	ldr	r1, [r7, #0]
 8009928:	4618      	mov	r0, r3
 800992a:	f000 ff10 	bl	800a74e <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800992e:	687b      	ldr	r3, [r7, #4]
 8009930:	2201      	movs	r2, #1
 8009932:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 8009936:	687b      	ldr	r3, [r7, #4]
 8009938:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	; 0x2ae
 800993c:	461a      	mov	r2, r3
 800993e:	687b      	ldr	r3, [r7, #4]
 8009940:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 8009944:	687b      	ldr	r3, [r7, #4]
 8009946:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 800994a:	f003 031f 	and.w	r3, r3, #31
 800994e:	2b02      	cmp	r3, #2
 8009950:	d016      	beq.n	8009980 <USBD_LL_SetupStage+0x6a>
 8009952:	2b02      	cmp	r3, #2
 8009954:	d81c      	bhi.n	8009990 <USBD_LL_SetupStage+0x7a>
 8009956:	2b00      	cmp	r3, #0
 8009958:	d002      	beq.n	8009960 <USBD_LL_SetupStage+0x4a>
 800995a:	2b01      	cmp	r3, #1
 800995c:	d008      	beq.n	8009970 <USBD_LL_SetupStage+0x5a>
 800995e:	e017      	b.n	8009990 <USBD_LL_SetupStage+0x7a>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      USBD_StdDevReq(pdev, &pdev->request);
 8009960:	687b      	ldr	r3, [r7, #4]
 8009962:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 8009966:	4619      	mov	r1, r3
 8009968:	6878      	ldr	r0, [r7, #4]
 800996a:	f000 fa03 	bl	8009d74 <USBD_StdDevReq>
      break;
 800996e:	e01a      	b.n	80099a6 <USBD_LL_SetupStage+0x90>

    case USB_REQ_RECIPIENT_INTERFACE:
      USBD_StdItfReq(pdev, &pdev->request);
 8009970:	687b      	ldr	r3, [r7, #4]
 8009972:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 8009976:	4619      	mov	r1, r3
 8009978:	6878      	ldr	r0, [r7, #4]
 800997a:	f000 fa65 	bl	8009e48 <USBD_StdItfReq>
      break;
 800997e:	e012      	b.n	80099a6 <USBD_LL_SetupStage+0x90>

    case USB_REQ_RECIPIENT_ENDPOINT:
      USBD_StdEPReq(pdev, &pdev->request);
 8009980:	687b      	ldr	r3, [r7, #4]
 8009982:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 8009986:	4619      	mov	r1, r3
 8009988:	6878      	ldr	r0, [r7, #4]
 800998a:	f000 faa5 	bl	8009ed8 <USBD_StdEPReq>
      break;
 800998e:	e00a      	b.n	80099a6 <USBD_LL_SetupStage+0x90>

    default:
      USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8009990:	687b      	ldr	r3, [r7, #4]
 8009992:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 8009996:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800999a:	b2db      	uxtb	r3, r3
 800999c:	4619      	mov	r1, r3
 800999e:	6878      	ldr	r0, [r7, #4]
 80099a0:	f001 fbf0 	bl	800b184 <USBD_LL_StallEP>
      break;
 80099a4:	bf00      	nop
  }

  return USBD_OK;
 80099a6:	2300      	movs	r3, #0
}
 80099a8:	4618      	mov	r0, r3
 80099aa:	3708      	adds	r7, #8
 80099ac:	46bd      	mov	sp, r7
 80099ae:	bd80      	pop	{r7, pc}

080099b0 <USBD_LL_DataOutStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 80099b0:	b580      	push	{r7, lr}
 80099b2:	b086      	sub	sp, #24
 80099b4:	af00      	add	r7, sp, #0
 80099b6:	60f8      	str	r0, [r7, #12]
 80099b8:	460b      	mov	r3, r1
 80099ba:	607a      	str	r2, [r7, #4]
 80099bc:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 80099be:	7afb      	ldrb	r3, [r7, #11]
 80099c0:	2b00      	cmp	r3, #0
 80099c2:	d14b      	bne.n	8009a5c <USBD_LL_DataOutStage+0xac>
  {
    pep = &pdev->ep_out[0];
 80099c4:	68fb      	ldr	r3, [r7, #12]
 80099c6:	f503 73aa 	add.w	r3, r3, #340	; 0x154
 80099ca:	617b      	str	r3, [r7, #20]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 80099cc:	68fb      	ldr	r3, [r7, #12]
 80099ce:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 80099d2:	2b03      	cmp	r3, #3
 80099d4:	d134      	bne.n	8009a40 <USBD_LL_DataOutStage+0x90>
    {
      if (pep->rem_length > pep->maxpacket)
 80099d6:	697b      	ldr	r3, [r7, #20]
 80099d8:	68da      	ldr	r2, [r3, #12]
 80099da:	697b      	ldr	r3, [r7, #20]
 80099dc:	691b      	ldr	r3, [r3, #16]
 80099de:	429a      	cmp	r2, r3
 80099e0:	d919      	bls.n	8009a16 <USBD_LL_DataOutStage+0x66>
      {
        pep->rem_length -= pep->maxpacket;
 80099e2:	697b      	ldr	r3, [r7, #20]
 80099e4:	68da      	ldr	r2, [r3, #12]
 80099e6:	697b      	ldr	r3, [r7, #20]
 80099e8:	691b      	ldr	r3, [r3, #16]
 80099ea:	1ad2      	subs	r2, r2, r3
 80099ec:	697b      	ldr	r3, [r7, #20]
 80099ee:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueRx(pdev, pdata,
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 80099f0:	697b      	ldr	r3, [r7, #20]
 80099f2:	68da      	ldr	r2, [r3, #12]
 80099f4:	697b      	ldr	r3, [r7, #20]
 80099f6:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx(pdev, pdata,
 80099f8:	429a      	cmp	r2, r3
 80099fa:	d203      	bcs.n	8009a04 <USBD_LL_DataOutStage+0x54>
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 80099fc:	697b      	ldr	r3, [r7, #20]
 80099fe:	68db      	ldr	r3, [r3, #12]
        USBD_CtlContinueRx(pdev, pdata,
 8009a00:	b29b      	uxth	r3, r3
 8009a02:	e002      	b.n	8009a0a <USBD_LL_DataOutStage+0x5a>
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 8009a04:	697b      	ldr	r3, [r7, #20]
 8009a06:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx(pdev, pdata,
 8009a08:	b29b      	uxth	r3, r3
 8009a0a:	461a      	mov	r2, r3
 8009a0c:	6879      	ldr	r1, [r7, #4]
 8009a0e:	68f8      	ldr	r0, [r7, #12]
 8009a10:	f000 ff8f 	bl	800a932 <USBD_CtlContinueRx>
 8009a14:	e038      	b.n	8009a88 <USBD_LL_DataOutStage+0xd8>
      }
      else
      {
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 8009a16:	68fb      	ldr	r3, [r7, #12]
 8009a18:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009a1c:	691b      	ldr	r3, [r3, #16]
 8009a1e:	2b00      	cmp	r3, #0
 8009a20:	d00a      	beq.n	8009a38 <USBD_LL_DataOutStage+0x88>
            (pdev->dev_state == USBD_STATE_CONFIGURED))
 8009a22:	68fb      	ldr	r3, [r7, #12]
 8009a24:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 8009a28:	2b03      	cmp	r3, #3
 8009a2a:	d105      	bne.n	8009a38 <USBD_LL_DataOutStage+0x88>
        {
          pdev->pClass->EP0_RxReady(pdev);
 8009a2c:	68fb      	ldr	r3, [r7, #12]
 8009a2e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009a32:	691b      	ldr	r3, [r3, #16]
 8009a34:	68f8      	ldr	r0, [r7, #12]
 8009a36:	4798      	blx	r3
        }
        USBD_CtlSendStatus(pdev);
 8009a38:	68f8      	ldr	r0, [r7, #12]
 8009a3a:	f000 ff8c 	bl	800a956 <USBD_CtlSendStatus>
 8009a3e:	e023      	b.n	8009a88 <USBD_LL_DataOutStage+0xd8>
      }
    }
    else
    {
      if (pdev->ep0_state == USBD_EP0_STATUS_OUT)
 8009a40:	68fb      	ldr	r3, [r7, #12]
 8009a42:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8009a46:	2b05      	cmp	r3, #5
 8009a48:	d11e      	bne.n	8009a88 <USBD_LL_DataOutStage+0xd8>
      {
        /*
         * STATUS PHASE completed, update ep0_state to idle
         */
        pdev->ep0_state = USBD_EP0_IDLE;
 8009a4a:	68fb      	ldr	r3, [r7, #12]
 8009a4c:	2200      	movs	r2, #0
 8009a4e:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
        USBD_LL_StallEP(pdev, 0U);
 8009a52:	2100      	movs	r1, #0
 8009a54:	68f8      	ldr	r0, [r7, #12]
 8009a56:	f001 fb95 	bl	800b184 <USBD_LL_StallEP>
 8009a5a:	e015      	b.n	8009a88 <USBD_LL_DataOutStage+0xd8>
      }
    }
  }
  else if ((pdev->pClass->DataOut != NULL) &&
 8009a5c:	68fb      	ldr	r3, [r7, #12]
 8009a5e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009a62:	699b      	ldr	r3, [r3, #24]
 8009a64:	2b00      	cmp	r3, #0
 8009a66:	d00d      	beq.n	8009a84 <USBD_LL_DataOutStage+0xd4>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 8009a68:	68fb      	ldr	r3, [r7, #12]
 8009a6a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
  else if ((pdev->pClass->DataOut != NULL) &&
 8009a6e:	2b03      	cmp	r3, #3
 8009a70:	d108      	bne.n	8009a84 <USBD_LL_DataOutStage+0xd4>
  {
    pdev->pClass->DataOut(pdev, epnum);
 8009a72:	68fb      	ldr	r3, [r7, #12]
 8009a74:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009a78:	699b      	ldr	r3, [r3, #24]
 8009a7a:	7afa      	ldrb	r2, [r7, #11]
 8009a7c:	4611      	mov	r1, r2
 8009a7e:	68f8      	ldr	r0, [r7, #12]
 8009a80:	4798      	blx	r3
 8009a82:	e001      	b.n	8009a88 <USBD_LL_DataOutStage+0xd8>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 8009a84:	2302      	movs	r3, #2
 8009a86:	e000      	b.n	8009a8a <USBD_LL_DataOutStage+0xda>
  }

  return USBD_OK;
 8009a88:	2300      	movs	r3, #0
}
 8009a8a:	4618      	mov	r0, r3
 8009a8c:	3718      	adds	r7, #24
 8009a8e:	46bd      	mov	sp, r7
 8009a90:	bd80      	pop	{r7, pc}

08009a92 <USBD_LL_DataInStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 8009a92:	b580      	push	{r7, lr}
 8009a94:	b086      	sub	sp, #24
 8009a96:	af00      	add	r7, sp, #0
 8009a98:	60f8      	str	r0, [r7, #12]
 8009a9a:	460b      	mov	r3, r1
 8009a9c:	607a      	str	r2, [r7, #4]
 8009a9e:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 8009aa0:	7afb      	ldrb	r3, [r7, #11]
 8009aa2:	2b00      	cmp	r3, #0
 8009aa4:	d17f      	bne.n	8009ba6 <USBD_LL_DataInStage+0x114>
  {
    pep = &pdev->ep_in[0];
 8009aa6:	68fb      	ldr	r3, [r7, #12]
 8009aa8:	3314      	adds	r3, #20
 8009aaa:	617b      	str	r3, [r7, #20]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 8009aac:	68fb      	ldr	r3, [r7, #12]
 8009aae:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8009ab2:	2b02      	cmp	r3, #2
 8009ab4:	d15c      	bne.n	8009b70 <USBD_LL_DataInStage+0xde>
    {
      if (pep->rem_length > pep->maxpacket)
 8009ab6:	697b      	ldr	r3, [r7, #20]
 8009ab8:	68da      	ldr	r2, [r3, #12]
 8009aba:	697b      	ldr	r3, [r7, #20]
 8009abc:	691b      	ldr	r3, [r3, #16]
 8009abe:	429a      	cmp	r2, r3
 8009ac0:	d915      	bls.n	8009aee <USBD_LL_DataInStage+0x5c>
      {
        pep->rem_length -= pep->maxpacket;
 8009ac2:	697b      	ldr	r3, [r7, #20]
 8009ac4:	68da      	ldr	r2, [r3, #12]
 8009ac6:	697b      	ldr	r3, [r7, #20]
 8009ac8:	691b      	ldr	r3, [r3, #16]
 8009aca:	1ad2      	subs	r2, r2, r3
 8009acc:	697b      	ldr	r3, [r7, #20]
 8009ace:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueSendData(pdev, pdata, (uint16_t)pep->rem_length);
 8009ad0:	697b      	ldr	r3, [r7, #20]
 8009ad2:	68db      	ldr	r3, [r3, #12]
 8009ad4:	b29b      	uxth	r3, r3
 8009ad6:	461a      	mov	r2, r3
 8009ad8:	6879      	ldr	r1, [r7, #4]
 8009ada:	68f8      	ldr	r0, [r7, #12]
 8009adc:	f000 fef9 	bl	800a8d2 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8009ae0:	2300      	movs	r3, #0
 8009ae2:	2200      	movs	r2, #0
 8009ae4:	2100      	movs	r1, #0
 8009ae6:	68f8      	ldr	r0, [r7, #12]
 8009ae8:	f001 fbf7 	bl	800b2da <USBD_LL_PrepareReceive>
 8009aec:	e04e      	b.n	8009b8c <USBD_LL_DataInStage+0xfa>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->total_length % pep->maxpacket == 0U) &&
 8009aee:	697b      	ldr	r3, [r7, #20]
 8009af0:	689b      	ldr	r3, [r3, #8]
 8009af2:	697a      	ldr	r2, [r7, #20]
 8009af4:	6912      	ldr	r2, [r2, #16]
 8009af6:	fbb3 f1f2 	udiv	r1, r3, r2
 8009afa:	fb01 f202 	mul.w	r2, r1, r2
 8009afe:	1a9b      	subs	r3, r3, r2
 8009b00:	2b00      	cmp	r3, #0
 8009b02:	d11c      	bne.n	8009b3e <USBD_LL_DataInStage+0xac>
            (pep->total_length >= pep->maxpacket) &&
 8009b04:	697b      	ldr	r3, [r7, #20]
 8009b06:	689a      	ldr	r2, [r3, #8]
 8009b08:	697b      	ldr	r3, [r7, #20]
 8009b0a:	691b      	ldr	r3, [r3, #16]
        if ((pep->total_length % pep->maxpacket == 0U) &&
 8009b0c:	429a      	cmp	r2, r3
 8009b0e:	d316      	bcc.n	8009b3e <USBD_LL_DataInStage+0xac>
            (pep->total_length < pdev->ep0_data_len))
 8009b10:	697b      	ldr	r3, [r7, #20]
 8009b12:	689a      	ldr	r2, [r3, #8]
 8009b14:	68fb      	ldr	r3, [r7, #12]
 8009b16:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
            (pep->total_length >= pep->maxpacket) &&
 8009b1a:	429a      	cmp	r2, r3
 8009b1c:	d20f      	bcs.n	8009b3e <USBD_LL_DataInStage+0xac>
        {
          USBD_CtlContinueSendData(pdev, NULL, 0U);
 8009b1e:	2200      	movs	r2, #0
 8009b20:	2100      	movs	r1, #0
 8009b22:	68f8      	ldr	r0, [r7, #12]
 8009b24:	f000 fed5 	bl	800a8d2 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 8009b28:	68fb      	ldr	r3, [r7, #12]
 8009b2a:	2200      	movs	r2, #0
 8009b2c:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

          /* Prepare endpoint for premature end of transfer */
          USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8009b30:	2300      	movs	r3, #0
 8009b32:	2200      	movs	r2, #0
 8009b34:	2100      	movs	r1, #0
 8009b36:	68f8      	ldr	r0, [r7, #12]
 8009b38:	f001 fbcf 	bl	800b2da <USBD_LL_PrepareReceive>
 8009b3c:	e026      	b.n	8009b8c <USBD_LL_DataInStage+0xfa>
        }
        else
        {
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 8009b3e:	68fb      	ldr	r3, [r7, #12]
 8009b40:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009b44:	68db      	ldr	r3, [r3, #12]
 8009b46:	2b00      	cmp	r3, #0
 8009b48:	d00a      	beq.n	8009b60 <USBD_LL_DataInStage+0xce>
              (pdev->dev_state == USBD_STATE_CONFIGURED))
 8009b4a:	68fb      	ldr	r3, [r7, #12]
 8009b4c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 8009b50:	2b03      	cmp	r3, #3
 8009b52:	d105      	bne.n	8009b60 <USBD_LL_DataInStage+0xce>
          {
            pdev->pClass->EP0_TxSent(pdev);
 8009b54:	68fb      	ldr	r3, [r7, #12]
 8009b56:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009b5a:	68db      	ldr	r3, [r3, #12]
 8009b5c:	68f8      	ldr	r0, [r7, #12]
 8009b5e:	4798      	blx	r3
          }
          USBD_LL_StallEP(pdev, 0x80U);
 8009b60:	2180      	movs	r1, #128	; 0x80
 8009b62:	68f8      	ldr	r0, [r7, #12]
 8009b64:	f001 fb0e 	bl	800b184 <USBD_LL_StallEP>
          USBD_CtlReceiveStatus(pdev);
 8009b68:	68f8      	ldr	r0, [r7, #12]
 8009b6a:	f000 ff07 	bl	800a97c <USBD_CtlReceiveStatus>
 8009b6e:	e00d      	b.n	8009b8c <USBD_LL_DataInStage+0xfa>
        }
      }
    }
    else
    {
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 8009b70:	68fb      	ldr	r3, [r7, #12]
 8009b72:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8009b76:	2b04      	cmp	r3, #4
 8009b78:	d004      	beq.n	8009b84 <USBD_LL_DataInStage+0xf2>
          (pdev->ep0_state == USBD_EP0_IDLE))
 8009b7a:	68fb      	ldr	r3, [r7, #12]
 8009b7c:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 8009b80:	2b00      	cmp	r3, #0
 8009b82:	d103      	bne.n	8009b8c <USBD_LL_DataInStage+0xfa>
      {
        USBD_LL_StallEP(pdev, 0x80U);
 8009b84:	2180      	movs	r1, #128	; 0x80
 8009b86:	68f8      	ldr	r0, [r7, #12]
 8009b88:	f001 fafc 	bl	800b184 <USBD_LL_StallEP>
      }
    }

    if (pdev->dev_test_mode == 1U)
 8009b8c:	68fb      	ldr	r3, [r7, #12]
 8009b8e:	f893 32a0 	ldrb.w	r3, [r3, #672]	; 0x2a0
 8009b92:	2b01      	cmp	r3, #1
 8009b94:	d11d      	bne.n	8009bd2 <USBD_LL_DataInStage+0x140>
    {
      USBD_RunTestMode(pdev);
 8009b96:	68f8      	ldr	r0, [r7, #12]
 8009b98:	f7ff fe81 	bl	800989e <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 8009b9c:	68fb      	ldr	r3, [r7, #12]
 8009b9e:	2200      	movs	r2, #0
 8009ba0:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
 8009ba4:	e015      	b.n	8009bd2 <USBD_LL_DataInStage+0x140>
    }
  }
  else if ((pdev->pClass->DataIn != NULL) &&
 8009ba6:	68fb      	ldr	r3, [r7, #12]
 8009ba8:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009bac:	695b      	ldr	r3, [r3, #20]
 8009bae:	2b00      	cmp	r3, #0
 8009bb0:	d00d      	beq.n	8009bce <USBD_LL_DataInStage+0x13c>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 8009bb2:	68fb      	ldr	r3, [r7, #12]
 8009bb4:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
  else if ((pdev->pClass->DataIn != NULL) &&
 8009bb8:	2b03      	cmp	r3, #3
 8009bba:	d108      	bne.n	8009bce <USBD_LL_DataInStage+0x13c>
  {
    pdev->pClass->DataIn(pdev, epnum);
 8009bbc:	68fb      	ldr	r3, [r7, #12]
 8009bbe:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009bc2:	695b      	ldr	r3, [r3, #20]
 8009bc4:	7afa      	ldrb	r2, [r7, #11]
 8009bc6:	4611      	mov	r1, r2
 8009bc8:	68f8      	ldr	r0, [r7, #12]
 8009bca:	4798      	blx	r3
 8009bcc:	e001      	b.n	8009bd2 <USBD_LL_DataInStage+0x140>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 8009bce:	2302      	movs	r3, #2
 8009bd0:	e000      	b.n	8009bd4 <USBD_LL_DataInStage+0x142>
  }

  return USBD_OK;
 8009bd2:	2300      	movs	r3, #0
}
 8009bd4:	4618      	mov	r0, r3
 8009bd6:	3718      	adds	r7, #24
 8009bd8:	46bd      	mov	sp, r7
 8009bda:	bd80      	pop	{r7, pc}

08009bdc <USBD_LL_Reset>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 8009bdc:	b580      	push	{r7, lr}
 8009bde:	b082      	sub	sp, #8
 8009be0:	af00      	add	r7, sp, #0
 8009be2:	6078      	str	r0, [r7, #4]
  /* Open EP0 OUT */
  USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8009be4:	2340      	movs	r3, #64	; 0x40
 8009be6:	2200      	movs	r2, #0
 8009be8:	2100      	movs	r1, #0
 8009bea:	6878      	ldr	r0, [r7, #4]
 8009bec:	f001 fa85 	bl	800b0fa <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8009bf0:	687b      	ldr	r3, [r7, #4]
 8009bf2:	2201      	movs	r2, #1
 8009bf4:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8009bf8:	687b      	ldr	r3, [r7, #4]
 8009bfa:	2240      	movs	r2, #64	; 0x40
 8009bfc:	f8c3 2164 	str.w	r2, [r3, #356]	; 0x164

  /* Open EP0 IN */
  USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8009c00:	2340      	movs	r3, #64	; 0x40
 8009c02:	2200      	movs	r2, #0
 8009c04:	2180      	movs	r1, #128	; 0x80
 8009c06:	6878      	ldr	r0, [r7, #4]
 8009c08:	f001 fa77 	bl	800b0fa <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 8009c0c:	687b      	ldr	r3, [r7, #4]
 8009c0e:	2201      	movs	r2, #1
 8009c10:	619a      	str	r2, [r3, #24]

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8009c12:	687b      	ldr	r3, [r7, #4]
 8009c14:	2240      	movs	r2, #64	; 0x40
 8009c16:	625a      	str	r2, [r3, #36]	; 0x24

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8009c18:	687b      	ldr	r3, [r7, #4]
 8009c1a:	2201      	movs	r2, #1
 8009c1c:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 8009c20:	687b      	ldr	r3, [r7, #4]
 8009c22:	2200      	movs	r2, #0
 8009c24:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->dev_config = 0U;
 8009c28:	687b      	ldr	r3, [r7, #4]
 8009c2a:	2200      	movs	r2, #0
 8009c2c:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 8009c2e:	687b      	ldr	r3, [r7, #4]
 8009c30:	2200      	movs	r2, #0
 8009c32:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4

  if (pdev->pClassData)
 8009c36:	687b      	ldr	r3, [r7, #4]
 8009c38:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009c3c:	2b00      	cmp	r3, #0
 8009c3e:	d009      	beq.n	8009c54 <USBD_LL_Reset+0x78>
  {
    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 8009c40:	687b      	ldr	r3, [r7, #4]
 8009c42:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009c46:	685b      	ldr	r3, [r3, #4]
 8009c48:	687a      	ldr	r2, [r7, #4]
 8009c4a:	6852      	ldr	r2, [r2, #4]
 8009c4c:	b2d2      	uxtb	r2, r2
 8009c4e:	4611      	mov	r1, r2
 8009c50:	6878      	ldr	r0, [r7, #4]
 8009c52:	4798      	blx	r3
  }

  return USBD_OK;
 8009c54:	2300      	movs	r3, #0
}
 8009c56:	4618      	mov	r0, r3
 8009c58:	3708      	adds	r7, #8
 8009c5a:	46bd      	mov	sp, r7
 8009c5c:	bd80      	pop	{r7, pc}

08009c5e <USBD_LL_SetSpeed>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 8009c5e:	b480      	push	{r7}
 8009c60:	b083      	sub	sp, #12
 8009c62:	af00      	add	r7, sp, #0
 8009c64:	6078      	str	r0, [r7, #4]
 8009c66:	460b      	mov	r3, r1
 8009c68:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 8009c6a:	687b      	ldr	r3, [r7, #4]
 8009c6c:	78fa      	ldrb	r2, [r7, #3]
 8009c6e:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 8009c70:	2300      	movs	r3, #0
}
 8009c72:	4618      	mov	r0, r3
 8009c74:	370c      	adds	r7, #12
 8009c76:	46bd      	mov	sp, r7
 8009c78:	bc80      	pop	{r7}
 8009c7a:	4770      	bx	lr

08009c7c <USBD_LL_Suspend>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 8009c7c:	b480      	push	{r7}
 8009c7e:	b083      	sub	sp, #12
 8009c80:	af00      	add	r7, sp, #0
 8009c82:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state =  pdev->dev_state;
 8009c84:	687b      	ldr	r3, [r7, #4]
 8009c86:	f893 229c 	ldrb.w	r2, [r3, #668]	; 0x29c
 8009c8a:	687b      	ldr	r3, [r7, #4]
 8009c8c:	f883 229d 	strb.w	r2, [r3, #669]	; 0x29d
  pdev->dev_state  = USBD_STATE_SUSPENDED;
 8009c90:	687b      	ldr	r3, [r7, #4]
 8009c92:	2204      	movs	r2, #4
 8009c94:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  return USBD_OK;
 8009c98:	2300      	movs	r3, #0
}
 8009c9a:	4618      	mov	r0, r3
 8009c9c:	370c      	adds	r7, #12
 8009c9e:	46bd      	mov	sp, r7
 8009ca0:	bc80      	pop	{r7}
 8009ca2:	4770      	bx	lr

08009ca4 <USBD_LL_Resume>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 8009ca4:	b480      	push	{r7}
 8009ca6:	b083      	sub	sp, #12
 8009ca8:	af00      	add	r7, sp, #0
 8009caa:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 8009cac:	687b      	ldr	r3, [r7, #4]
 8009cae:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009cb2:	2b04      	cmp	r3, #4
 8009cb4:	d105      	bne.n	8009cc2 <USBD_LL_Resume+0x1e>
  {
    pdev->dev_state = pdev->dev_old_state;
 8009cb6:	687b      	ldr	r3, [r7, #4]
 8009cb8:	f893 229d 	ldrb.w	r2, [r3, #669]	; 0x29d
 8009cbc:	687b      	ldr	r3, [r7, #4]
 8009cbe:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  }

  return USBD_OK;
 8009cc2:	2300      	movs	r3, #0
}
 8009cc4:	4618      	mov	r0, r3
 8009cc6:	370c      	adds	r7, #12
 8009cc8:	46bd      	mov	sp, r7
 8009cca:	bc80      	pop	{r7}
 8009ccc:	4770      	bx	lr

08009cce <USBD_LL_SOF>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 8009cce:	b580      	push	{r7, lr}
 8009cd0:	b082      	sub	sp, #8
 8009cd2:	af00      	add	r7, sp, #0
 8009cd4:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009cd6:	687b      	ldr	r3, [r7, #4]
 8009cd8:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009cdc:	2b03      	cmp	r3, #3
 8009cde:	d10b      	bne.n	8009cf8 <USBD_LL_SOF+0x2a>
  {
    if (pdev->pClass->SOF != NULL)
 8009ce0:	687b      	ldr	r3, [r7, #4]
 8009ce2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009ce6:	69db      	ldr	r3, [r3, #28]
 8009ce8:	2b00      	cmp	r3, #0
 8009cea:	d005      	beq.n	8009cf8 <USBD_LL_SOF+0x2a>
    {
      pdev->pClass->SOF(pdev);
 8009cec:	687b      	ldr	r3, [r7, #4]
 8009cee:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009cf2:	69db      	ldr	r3, [r3, #28]
 8009cf4:	6878      	ldr	r0, [r7, #4]
 8009cf6:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8009cf8:	2300      	movs	r3, #0
}
 8009cfa:	4618      	mov	r0, r3
 8009cfc:	3708      	adds	r7, #8
 8009cfe:	46bd      	mov	sp, r7
 8009d00:	bd80      	pop	{r7, pc}

08009d02 <USBD_LL_IsoINIncomplete>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 8009d02:	b480      	push	{r7}
 8009d04:	b083      	sub	sp, #12
 8009d06:	af00      	add	r7, sp, #0
 8009d08:	6078      	str	r0, [r7, #4]
 8009d0a:	460b      	mov	r3, r1
 8009d0c:	70fb      	strb	r3, [r7, #3]
  /* Prevent unused arguments compilation warning */
  UNUSED(pdev);
  UNUSED(epnum);

  return USBD_OK;
 8009d0e:	2300      	movs	r3, #0
}
 8009d10:	4618      	mov	r0, r3
 8009d12:	370c      	adds	r7, #12
 8009d14:	46bd      	mov	sp, r7
 8009d16:	bc80      	pop	{r7}
 8009d18:	4770      	bx	lr

08009d1a <USBD_LL_IsoOUTIncomplete>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 8009d1a:	b480      	push	{r7}
 8009d1c:	b083      	sub	sp, #12
 8009d1e:	af00      	add	r7, sp, #0
 8009d20:	6078      	str	r0, [r7, #4]
 8009d22:	460b      	mov	r3, r1
 8009d24:	70fb      	strb	r3, [r7, #3]
  /* Prevent unused arguments compilation warning */
  UNUSED(pdev);
  UNUSED(epnum);

  return USBD_OK;
 8009d26:	2300      	movs	r3, #0
}
 8009d28:	4618      	mov	r0, r3
 8009d2a:	370c      	adds	r7, #12
 8009d2c:	46bd      	mov	sp, r7
 8009d2e:	bc80      	pop	{r7}
 8009d30:	4770      	bx	lr

08009d32 <USBD_LL_DevConnected>:
*         Handle device connection event
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 8009d32:	b480      	push	{r7}
 8009d34:	b083      	sub	sp, #12
 8009d36:	af00      	add	r7, sp, #0
 8009d38:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8009d3a:	2300      	movs	r3, #0
}
 8009d3c:	4618      	mov	r0, r3
 8009d3e:	370c      	adds	r7, #12
 8009d40:	46bd      	mov	sp, r7
 8009d42:	bc80      	pop	{r7}
 8009d44:	4770      	bx	lr

08009d46 <USBD_LL_DevDisconnected>:
*         Handle device disconnection event
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 8009d46:	b580      	push	{r7, lr}
 8009d48:	b082      	sub	sp, #8
 8009d4a:	af00      	add	r7, sp, #0
 8009d4c:	6078      	str	r0, [r7, #4]
  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8009d4e:	687b      	ldr	r3, [r7, #4]
 8009d50:	2201      	movs	r2, #1
 8009d52:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 8009d56:	687b      	ldr	r3, [r7, #4]
 8009d58:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009d5c:	685b      	ldr	r3, [r3, #4]
 8009d5e:	687a      	ldr	r2, [r7, #4]
 8009d60:	6852      	ldr	r2, [r2, #4]
 8009d62:	b2d2      	uxtb	r2, r2
 8009d64:	4611      	mov	r1, r2
 8009d66:	6878      	ldr	r0, [r7, #4]
 8009d68:	4798      	blx	r3

  return USBD_OK;
 8009d6a:	2300      	movs	r3, #0
}
 8009d6c:	4618      	mov	r0, r3
 8009d6e:	3708      	adds	r7, #8
 8009d70:	46bd      	mov	sp, r7
 8009d72:	bd80      	pop	{r7, pc}

08009d74 <USBD_StdDevReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdDevReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef *req)
{
 8009d74:	b580      	push	{r7, lr}
 8009d76:	b084      	sub	sp, #16
 8009d78:	af00      	add	r7, sp, #0
 8009d7a:	6078      	str	r0, [r7, #4]
 8009d7c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8009d7e:	2300      	movs	r3, #0
 8009d80:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8009d82:	683b      	ldr	r3, [r7, #0]
 8009d84:	781b      	ldrb	r3, [r3, #0]
 8009d86:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8009d8a:	2b40      	cmp	r3, #64	; 0x40
 8009d8c:	d005      	beq.n	8009d9a <USBD_StdDevReq+0x26>
 8009d8e:	2b40      	cmp	r3, #64	; 0x40
 8009d90:	d84f      	bhi.n	8009e32 <USBD_StdDevReq+0xbe>
 8009d92:	2b00      	cmp	r3, #0
 8009d94:	d009      	beq.n	8009daa <USBD_StdDevReq+0x36>
 8009d96:	2b20      	cmp	r3, #32
 8009d98:	d14b      	bne.n	8009e32 <USBD_StdDevReq+0xbe>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      pdev->pClass->Setup(pdev, req);
 8009d9a:	687b      	ldr	r3, [r7, #4]
 8009d9c:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009da0:	689b      	ldr	r3, [r3, #8]
 8009da2:	6839      	ldr	r1, [r7, #0]
 8009da4:	6878      	ldr	r0, [r7, #4]
 8009da6:	4798      	blx	r3
      break;
 8009da8:	e048      	b.n	8009e3c <USBD_StdDevReq+0xc8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8009daa:	683b      	ldr	r3, [r7, #0]
 8009dac:	785b      	ldrb	r3, [r3, #1]
 8009dae:	2b09      	cmp	r3, #9
 8009db0:	d839      	bhi.n	8009e26 <USBD_StdDevReq+0xb2>
 8009db2:	a201      	add	r2, pc, #4	; (adr r2, 8009db8 <USBD_StdDevReq+0x44>)
 8009db4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009db8:	08009e09 	.word	0x08009e09
 8009dbc:	08009e1d 	.word	0x08009e1d
 8009dc0:	08009e27 	.word	0x08009e27
 8009dc4:	08009e13 	.word	0x08009e13
 8009dc8:	08009e27 	.word	0x08009e27
 8009dcc:	08009deb 	.word	0x08009deb
 8009dd0:	08009de1 	.word	0x08009de1
 8009dd4:	08009e27 	.word	0x08009e27
 8009dd8:	08009dff 	.word	0x08009dff
 8009ddc:	08009df5 	.word	0x08009df5
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 8009de0:	6839      	ldr	r1, [r7, #0]
 8009de2:	6878      	ldr	r0, [r7, #4]
 8009de4:	f000 f9dc 	bl	800a1a0 <USBD_GetDescriptor>
          break;
 8009de8:	e022      	b.n	8009e30 <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 8009dea:	6839      	ldr	r1, [r7, #0]
 8009dec:	6878      	ldr	r0, [r7, #4]
 8009dee:	f000 fb3f 	bl	800a470 <USBD_SetAddress>
          break;
 8009df2:	e01d      	b.n	8009e30 <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_CONFIGURATION:
          USBD_SetConfig(pdev, req);
 8009df4:	6839      	ldr	r1, [r7, #0]
 8009df6:	6878      	ldr	r0, [r7, #4]
 8009df8:	f000 fb7e 	bl	800a4f8 <USBD_SetConfig>
          break;
 8009dfc:	e018      	b.n	8009e30 <USBD_StdDevReq+0xbc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 8009dfe:	6839      	ldr	r1, [r7, #0]
 8009e00:	6878      	ldr	r0, [r7, #4]
 8009e02:	f000 fc07 	bl	800a614 <USBD_GetConfig>
          break;
 8009e06:	e013      	b.n	8009e30 <USBD_StdDevReq+0xbc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 8009e08:	6839      	ldr	r1, [r7, #0]
 8009e0a:	6878      	ldr	r0, [r7, #4]
 8009e0c:	f000 fc37 	bl	800a67e <USBD_GetStatus>
          break;
 8009e10:	e00e      	b.n	8009e30 <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 8009e12:	6839      	ldr	r1, [r7, #0]
 8009e14:	6878      	ldr	r0, [r7, #4]
 8009e16:	f000 fc65 	bl	800a6e4 <USBD_SetFeature>
          break;
 8009e1a:	e009      	b.n	8009e30 <USBD_StdDevReq+0xbc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 8009e1c:	6839      	ldr	r1, [r7, #0]
 8009e1e:	6878      	ldr	r0, [r7, #4]
 8009e20:	f000 fc74 	bl	800a70c <USBD_ClrFeature>
          break;
 8009e24:	e004      	b.n	8009e30 <USBD_StdDevReq+0xbc>

        default:
          USBD_CtlError(pdev, req);
 8009e26:	6839      	ldr	r1, [r7, #0]
 8009e28:	6878      	ldr	r0, [r7, #4]
 8009e2a:	f000 fccc 	bl	800a7c6 <USBD_CtlError>
          break;
 8009e2e:	bf00      	nop
      }
      break;
 8009e30:	e004      	b.n	8009e3c <USBD_StdDevReq+0xc8>

    default:
      USBD_CtlError(pdev, req);
 8009e32:	6839      	ldr	r1, [r7, #0]
 8009e34:	6878      	ldr	r0, [r7, #4]
 8009e36:	f000 fcc6 	bl	800a7c6 <USBD_CtlError>
      break;
 8009e3a:	bf00      	nop
  }

  return ret;
 8009e3c:	7bfb      	ldrb	r3, [r7, #15]
}
 8009e3e:	4618      	mov	r0, r3
 8009e40:	3710      	adds	r7, #16
 8009e42:	46bd      	mov	sp, r7
 8009e44:	bd80      	pop	{r7, pc}
 8009e46:	bf00      	nop

08009e48 <USBD_StdItfReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdItfReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef  *req)
{
 8009e48:	b580      	push	{r7, lr}
 8009e4a:	b084      	sub	sp, #16
 8009e4c:	af00      	add	r7, sp, #0
 8009e4e:	6078      	str	r0, [r7, #4]
 8009e50:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8009e52:	2300      	movs	r3, #0
 8009e54:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8009e56:	683b      	ldr	r3, [r7, #0]
 8009e58:	781b      	ldrb	r3, [r3, #0]
 8009e5a:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8009e5e:	2b40      	cmp	r3, #64	; 0x40
 8009e60:	d005      	beq.n	8009e6e <USBD_StdItfReq+0x26>
 8009e62:	2b40      	cmp	r3, #64	; 0x40
 8009e64:	d82e      	bhi.n	8009ec4 <USBD_StdItfReq+0x7c>
 8009e66:	2b00      	cmp	r3, #0
 8009e68:	d001      	beq.n	8009e6e <USBD_StdItfReq+0x26>
 8009e6a:	2b20      	cmp	r3, #32
 8009e6c:	d12a      	bne.n	8009ec4 <USBD_StdItfReq+0x7c>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 8009e6e:	687b      	ldr	r3, [r7, #4]
 8009e70:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009e74:	3b01      	subs	r3, #1
 8009e76:	2b02      	cmp	r3, #2
 8009e78:	d81d      	bhi.n	8009eb6 <USBD_StdItfReq+0x6e>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 8009e7a:	683b      	ldr	r3, [r7, #0]
 8009e7c:	889b      	ldrh	r3, [r3, #4]
 8009e7e:	b2db      	uxtb	r3, r3
 8009e80:	2b01      	cmp	r3, #1
 8009e82:	d813      	bhi.n	8009eac <USBD_StdItfReq+0x64>
          {
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8009e84:	687b      	ldr	r3, [r7, #4]
 8009e86:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009e8a:	689b      	ldr	r3, [r3, #8]
 8009e8c:	6839      	ldr	r1, [r7, #0]
 8009e8e:	6878      	ldr	r0, [r7, #4]
 8009e90:	4798      	blx	r3
 8009e92:	4603      	mov	r3, r0
 8009e94:	73fb      	strb	r3, [r7, #15]

            if ((req->wLength == 0U) && (ret == USBD_OK))
 8009e96:	683b      	ldr	r3, [r7, #0]
 8009e98:	88db      	ldrh	r3, [r3, #6]
 8009e9a:	2b00      	cmp	r3, #0
 8009e9c:	d110      	bne.n	8009ec0 <USBD_StdItfReq+0x78>
 8009e9e:	7bfb      	ldrb	r3, [r7, #15]
 8009ea0:	2b00      	cmp	r3, #0
 8009ea2:	d10d      	bne.n	8009ec0 <USBD_StdItfReq+0x78>
            {
              USBD_CtlSendStatus(pdev);
 8009ea4:	6878      	ldr	r0, [r7, #4]
 8009ea6:	f000 fd56 	bl	800a956 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 8009eaa:	e009      	b.n	8009ec0 <USBD_StdItfReq+0x78>
            USBD_CtlError(pdev, req);
 8009eac:	6839      	ldr	r1, [r7, #0]
 8009eae:	6878      	ldr	r0, [r7, #4]
 8009eb0:	f000 fc89 	bl	800a7c6 <USBD_CtlError>
          break;
 8009eb4:	e004      	b.n	8009ec0 <USBD_StdItfReq+0x78>

        default:
          USBD_CtlError(pdev, req);
 8009eb6:	6839      	ldr	r1, [r7, #0]
 8009eb8:	6878      	ldr	r0, [r7, #4]
 8009eba:	f000 fc84 	bl	800a7c6 <USBD_CtlError>
          break;
 8009ebe:	e000      	b.n	8009ec2 <USBD_StdItfReq+0x7a>
          break;
 8009ec0:	bf00      	nop
      }
      break;
 8009ec2:	e004      	b.n	8009ece <USBD_StdItfReq+0x86>

    default:
      USBD_CtlError(pdev, req);
 8009ec4:	6839      	ldr	r1, [r7, #0]
 8009ec6:	6878      	ldr	r0, [r7, #4]
 8009ec8:	f000 fc7d 	bl	800a7c6 <USBD_CtlError>
      break;
 8009ecc:	bf00      	nop
  }

  return USBD_OK;
 8009ece:	2300      	movs	r3, #0
}
 8009ed0:	4618      	mov	r0, r3
 8009ed2:	3710      	adds	r7, #16
 8009ed4:	46bd      	mov	sp, r7
 8009ed6:	bd80      	pop	{r7, pc}

08009ed8 <USBD_StdEPReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdEPReq(USBD_HandleTypeDef *pdev,
                                  USBD_SetupReqTypedef  *req)
{
 8009ed8:	b580      	push	{r7, lr}
 8009eda:	b084      	sub	sp, #16
 8009edc:	af00      	add	r7, sp, #0
 8009ede:	6078      	str	r0, [r7, #4]
 8009ee0:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t   ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 8009ee2:	2300      	movs	r3, #0
 8009ee4:	73fb      	strb	r3, [r7, #15]
  ep_addr  = LOBYTE(req->wIndex);
 8009ee6:	683b      	ldr	r3, [r7, #0]
 8009ee8:	889b      	ldrh	r3, [r3, #4]
 8009eea:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8009eec:	683b      	ldr	r3, [r7, #0]
 8009eee:	781b      	ldrb	r3, [r3, #0]
 8009ef0:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8009ef4:	2b40      	cmp	r3, #64	; 0x40
 8009ef6:	d007      	beq.n	8009f08 <USBD_StdEPReq+0x30>
 8009ef8:	2b40      	cmp	r3, #64	; 0x40
 8009efa:	f200 8146 	bhi.w	800a18a <USBD_StdEPReq+0x2b2>
 8009efe:	2b00      	cmp	r3, #0
 8009f00:	d00a      	beq.n	8009f18 <USBD_StdEPReq+0x40>
 8009f02:	2b20      	cmp	r3, #32
 8009f04:	f040 8141 	bne.w	800a18a <USBD_StdEPReq+0x2b2>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      pdev->pClass->Setup(pdev, req);
 8009f08:	687b      	ldr	r3, [r7, #4]
 8009f0a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009f0e:	689b      	ldr	r3, [r3, #8]
 8009f10:	6839      	ldr	r1, [r7, #0]
 8009f12:	6878      	ldr	r0, [r7, #4]
 8009f14:	4798      	blx	r3
      break;
 8009f16:	e13d      	b.n	800a194 <USBD_StdEPReq+0x2bc>

    case USB_REQ_TYPE_STANDARD:
      /* Check if it is a class request */
      if ((req->bmRequest & 0x60U) == 0x20U)
 8009f18:	683b      	ldr	r3, [r7, #0]
 8009f1a:	781b      	ldrb	r3, [r3, #0]
 8009f1c:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8009f20:	2b20      	cmp	r3, #32
 8009f22:	d10a      	bne.n	8009f3a <USBD_StdEPReq+0x62>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8009f24:	687b      	ldr	r3, [r7, #4]
 8009f26:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009f2a:	689b      	ldr	r3, [r3, #8]
 8009f2c:	6839      	ldr	r1, [r7, #0]
 8009f2e:	6878      	ldr	r0, [r7, #4]
 8009f30:	4798      	blx	r3
 8009f32:	4603      	mov	r3, r0
 8009f34:	73fb      	strb	r3, [r7, #15]

        return ret;
 8009f36:	7bfb      	ldrb	r3, [r7, #15]
 8009f38:	e12d      	b.n	800a196 <USBD_StdEPReq+0x2be>
      }

      switch (req->bRequest)
 8009f3a:	683b      	ldr	r3, [r7, #0]
 8009f3c:	785b      	ldrb	r3, [r3, #1]
 8009f3e:	2b03      	cmp	r3, #3
 8009f40:	d007      	beq.n	8009f52 <USBD_StdEPReq+0x7a>
 8009f42:	2b03      	cmp	r3, #3
 8009f44:	f300 811b 	bgt.w	800a17e <USBD_StdEPReq+0x2a6>
 8009f48:	2b00      	cmp	r3, #0
 8009f4a:	d072      	beq.n	800a032 <USBD_StdEPReq+0x15a>
 8009f4c:	2b01      	cmp	r3, #1
 8009f4e:	d03a      	beq.n	8009fc6 <USBD_StdEPReq+0xee>
 8009f50:	e115      	b.n	800a17e <USBD_StdEPReq+0x2a6>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 8009f52:	687b      	ldr	r3, [r7, #4]
 8009f54:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009f58:	2b02      	cmp	r3, #2
 8009f5a:	d002      	beq.n	8009f62 <USBD_StdEPReq+0x8a>
 8009f5c:	2b03      	cmp	r3, #3
 8009f5e:	d015      	beq.n	8009f8c <USBD_StdEPReq+0xb4>
 8009f60:	e02b      	b.n	8009fba <USBD_StdEPReq+0xe2>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8009f62:	7bbb      	ldrb	r3, [r7, #14]
 8009f64:	2b00      	cmp	r3, #0
 8009f66:	d00c      	beq.n	8009f82 <USBD_StdEPReq+0xaa>
 8009f68:	7bbb      	ldrb	r3, [r7, #14]
 8009f6a:	2b80      	cmp	r3, #128	; 0x80
 8009f6c:	d009      	beq.n	8009f82 <USBD_StdEPReq+0xaa>
              {
                USBD_LL_StallEP(pdev, ep_addr);
 8009f6e:	7bbb      	ldrb	r3, [r7, #14]
 8009f70:	4619      	mov	r1, r3
 8009f72:	6878      	ldr	r0, [r7, #4]
 8009f74:	f001 f906 	bl	800b184 <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 8009f78:	2180      	movs	r1, #128	; 0x80
 8009f7a:	6878      	ldr	r0, [r7, #4]
 8009f7c:	f001 f902 	bl	800b184 <USBD_LL_StallEP>
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8009f80:	e020      	b.n	8009fc4 <USBD_StdEPReq+0xec>
                USBD_CtlError(pdev, req);
 8009f82:	6839      	ldr	r1, [r7, #0]
 8009f84:	6878      	ldr	r0, [r7, #4]
 8009f86:	f000 fc1e 	bl	800a7c6 <USBD_CtlError>
              break;
 8009f8a:	e01b      	b.n	8009fc4 <USBD_StdEPReq+0xec>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8009f8c:	683b      	ldr	r3, [r7, #0]
 8009f8e:	885b      	ldrh	r3, [r3, #2]
 8009f90:	2b00      	cmp	r3, #0
 8009f92:	d10e      	bne.n	8009fb2 <USBD_StdEPReq+0xda>
              {
                if ((ep_addr != 0x00U) &&
 8009f94:	7bbb      	ldrb	r3, [r7, #14]
 8009f96:	2b00      	cmp	r3, #0
 8009f98:	d00b      	beq.n	8009fb2 <USBD_StdEPReq+0xda>
 8009f9a:	7bbb      	ldrb	r3, [r7, #14]
 8009f9c:	2b80      	cmp	r3, #128	; 0x80
 8009f9e:	d008      	beq.n	8009fb2 <USBD_StdEPReq+0xda>
                    (ep_addr != 0x80U) && (req->wLength == 0x00U))
 8009fa0:	683b      	ldr	r3, [r7, #0]
 8009fa2:	88db      	ldrh	r3, [r3, #6]
 8009fa4:	2b00      	cmp	r3, #0
 8009fa6:	d104      	bne.n	8009fb2 <USBD_StdEPReq+0xda>
                {
                  USBD_LL_StallEP(pdev, ep_addr);
 8009fa8:	7bbb      	ldrb	r3, [r7, #14]
 8009faa:	4619      	mov	r1, r3
 8009fac:	6878      	ldr	r0, [r7, #4]
 8009fae:	f001 f8e9 	bl	800b184 <USBD_LL_StallEP>
                }
              }
              USBD_CtlSendStatus(pdev);
 8009fb2:	6878      	ldr	r0, [r7, #4]
 8009fb4:	f000 fccf 	bl	800a956 <USBD_CtlSendStatus>

              break;
 8009fb8:	e004      	b.n	8009fc4 <USBD_StdEPReq+0xec>

            default:
              USBD_CtlError(pdev, req);
 8009fba:	6839      	ldr	r1, [r7, #0]
 8009fbc:	6878      	ldr	r0, [r7, #4]
 8009fbe:	f000 fc02 	bl	800a7c6 <USBD_CtlError>
              break;
 8009fc2:	bf00      	nop
          }
          break;
 8009fc4:	e0e0      	b.n	800a188 <USBD_StdEPReq+0x2b0>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 8009fc6:	687b      	ldr	r3, [r7, #4]
 8009fc8:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009fcc:	2b02      	cmp	r3, #2
 8009fce:	d002      	beq.n	8009fd6 <USBD_StdEPReq+0xfe>
 8009fd0:	2b03      	cmp	r3, #3
 8009fd2:	d015      	beq.n	800a000 <USBD_StdEPReq+0x128>
 8009fd4:	e026      	b.n	800a024 <USBD_StdEPReq+0x14c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8009fd6:	7bbb      	ldrb	r3, [r7, #14]
 8009fd8:	2b00      	cmp	r3, #0
 8009fda:	d00c      	beq.n	8009ff6 <USBD_StdEPReq+0x11e>
 8009fdc:	7bbb      	ldrb	r3, [r7, #14]
 8009fde:	2b80      	cmp	r3, #128	; 0x80
 8009fe0:	d009      	beq.n	8009ff6 <USBD_StdEPReq+0x11e>
              {
                USBD_LL_StallEP(pdev, ep_addr);
 8009fe2:	7bbb      	ldrb	r3, [r7, #14]
 8009fe4:	4619      	mov	r1, r3
 8009fe6:	6878      	ldr	r0, [r7, #4]
 8009fe8:	f001 f8cc 	bl	800b184 <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 8009fec:	2180      	movs	r1, #128	; 0x80
 8009fee:	6878      	ldr	r0, [r7, #4]
 8009ff0:	f001 f8c8 	bl	800b184 <USBD_LL_StallEP>
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8009ff4:	e01c      	b.n	800a030 <USBD_StdEPReq+0x158>
                USBD_CtlError(pdev, req);
 8009ff6:	6839      	ldr	r1, [r7, #0]
 8009ff8:	6878      	ldr	r0, [r7, #4]
 8009ffa:	f000 fbe4 	bl	800a7c6 <USBD_CtlError>
              break;
 8009ffe:	e017      	b.n	800a030 <USBD_StdEPReq+0x158>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800a000:	683b      	ldr	r3, [r7, #0]
 800a002:	885b      	ldrh	r3, [r3, #2]
 800a004:	2b00      	cmp	r3, #0
 800a006:	d112      	bne.n	800a02e <USBD_StdEPReq+0x156>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 800a008:	7bbb      	ldrb	r3, [r7, #14]
 800a00a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800a00e:	2b00      	cmp	r3, #0
 800a010:	d004      	beq.n	800a01c <USBD_StdEPReq+0x144>
                {
                  USBD_LL_ClearStallEP(pdev, ep_addr);
 800a012:	7bbb      	ldrb	r3, [r7, #14]
 800a014:	4619      	mov	r1, r3
 800a016:	6878      	ldr	r0, [r7, #4]
 800a018:	f001 f8d3 	bl	800b1c2 <USBD_LL_ClearStallEP>
                }
                USBD_CtlSendStatus(pdev);
 800a01c:	6878      	ldr	r0, [r7, #4]
 800a01e:	f000 fc9a 	bl	800a956 <USBD_CtlSendStatus>
              }
              break;
 800a022:	e004      	b.n	800a02e <USBD_StdEPReq+0x156>

            default:
              USBD_CtlError(pdev, req);
 800a024:	6839      	ldr	r1, [r7, #0]
 800a026:	6878      	ldr	r0, [r7, #4]
 800a028:	f000 fbcd 	bl	800a7c6 <USBD_CtlError>
              break;
 800a02c:	e000      	b.n	800a030 <USBD_StdEPReq+0x158>
              break;
 800a02e:	bf00      	nop
          }
          break;
 800a030:	e0aa      	b.n	800a188 <USBD_StdEPReq+0x2b0>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 800a032:	687b      	ldr	r3, [r7, #4]
 800a034:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a038:	2b02      	cmp	r3, #2
 800a03a:	d002      	beq.n	800a042 <USBD_StdEPReq+0x16a>
 800a03c:	2b03      	cmp	r3, #3
 800a03e:	d032      	beq.n	800a0a6 <USBD_StdEPReq+0x1ce>
 800a040:	e097      	b.n	800a172 <USBD_StdEPReq+0x29a>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800a042:	7bbb      	ldrb	r3, [r7, #14]
 800a044:	2b00      	cmp	r3, #0
 800a046:	d007      	beq.n	800a058 <USBD_StdEPReq+0x180>
 800a048:	7bbb      	ldrb	r3, [r7, #14]
 800a04a:	2b80      	cmp	r3, #128	; 0x80
 800a04c:	d004      	beq.n	800a058 <USBD_StdEPReq+0x180>
              {
                USBD_CtlError(pdev, req);
 800a04e:	6839      	ldr	r1, [r7, #0]
 800a050:	6878      	ldr	r0, [r7, #4]
 800a052:	f000 fbb8 	bl	800a7c6 <USBD_CtlError>
                break;
 800a056:	e091      	b.n	800a17c <USBD_StdEPReq+0x2a4>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800a058:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800a05c:	2b00      	cmp	r3, #0
 800a05e:	da0b      	bge.n	800a078 <USBD_StdEPReq+0x1a0>
 800a060:	7bbb      	ldrb	r3, [r7, #14]
 800a062:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800a066:	4613      	mov	r3, r2
 800a068:	009b      	lsls	r3, r3, #2
 800a06a:	4413      	add	r3, r2
 800a06c:	009b      	lsls	r3, r3, #2
 800a06e:	3310      	adds	r3, #16
 800a070:	687a      	ldr	r2, [r7, #4]
 800a072:	4413      	add	r3, r2
 800a074:	3304      	adds	r3, #4
 800a076:	e00b      	b.n	800a090 <USBD_StdEPReq+0x1b8>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800a078:	7bbb      	ldrb	r3, [r7, #14]
 800a07a:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800a07e:	4613      	mov	r3, r2
 800a080:	009b      	lsls	r3, r3, #2
 800a082:	4413      	add	r3, r2
 800a084:	009b      	lsls	r3, r3, #2
 800a086:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 800a08a:	687a      	ldr	r2, [r7, #4]
 800a08c:	4413      	add	r3, r2
 800a08e:	3304      	adds	r3, #4
 800a090:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 800a092:	68bb      	ldr	r3, [r7, #8]
 800a094:	2200      	movs	r2, #0
 800a096:	601a      	str	r2, [r3, #0]

              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 800a098:	68bb      	ldr	r3, [r7, #8]
 800a09a:	2202      	movs	r2, #2
 800a09c:	4619      	mov	r1, r3
 800a09e:	6878      	ldr	r0, [r7, #4]
 800a0a0:	f000 fbfb 	bl	800a89a <USBD_CtlSendData>
              break;
 800a0a4:	e06a      	b.n	800a17c <USBD_StdEPReq+0x2a4>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 800a0a6:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800a0aa:	2b00      	cmp	r3, #0
 800a0ac:	da11      	bge.n	800a0d2 <USBD_StdEPReq+0x1fa>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800a0ae:	7bbb      	ldrb	r3, [r7, #14]
 800a0b0:	f003 020f 	and.w	r2, r3, #15
 800a0b4:	6879      	ldr	r1, [r7, #4]
 800a0b6:	4613      	mov	r3, r2
 800a0b8:	009b      	lsls	r3, r3, #2
 800a0ba:	4413      	add	r3, r2
 800a0bc:	009b      	lsls	r3, r3, #2
 800a0be:	440b      	add	r3, r1
 800a0c0:	3318      	adds	r3, #24
 800a0c2:	681b      	ldr	r3, [r3, #0]
 800a0c4:	2b00      	cmp	r3, #0
 800a0c6:	d117      	bne.n	800a0f8 <USBD_StdEPReq+0x220>
                {
                  USBD_CtlError(pdev, req);
 800a0c8:	6839      	ldr	r1, [r7, #0]
 800a0ca:	6878      	ldr	r0, [r7, #4]
 800a0cc:	f000 fb7b 	bl	800a7c6 <USBD_CtlError>
                  break;
 800a0d0:	e054      	b.n	800a17c <USBD_StdEPReq+0x2a4>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800a0d2:	7bbb      	ldrb	r3, [r7, #14]
 800a0d4:	f003 020f 	and.w	r2, r3, #15
 800a0d8:	6879      	ldr	r1, [r7, #4]
 800a0da:	4613      	mov	r3, r2
 800a0dc:	009b      	lsls	r3, r3, #2
 800a0de:	4413      	add	r3, r2
 800a0e0:	009b      	lsls	r3, r3, #2
 800a0e2:	440b      	add	r3, r1
 800a0e4:	f503 73ac 	add.w	r3, r3, #344	; 0x158
 800a0e8:	681b      	ldr	r3, [r3, #0]
 800a0ea:	2b00      	cmp	r3, #0
 800a0ec:	d104      	bne.n	800a0f8 <USBD_StdEPReq+0x220>
                {
                  USBD_CtlError(pdev, req);
 800a0ee:	6839      	ldr	r1, [r7, #0]
 800a0f0:	6878      	ldr	r0, [r7, #4]
 800a0f2:	f000 fb68 	bl	800a7c6 <USBD_CtlError>
                  break;
 800a0f6:	e041      	b.n	800a17c <USBD_StdEPReq+0x2a4>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800a0f8:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800a0fc:	2b00      	cmp	r3, #0
 800a0fe:	da0b      	bge.n	800a118 <USBD_StdEPReq+0x240>
 800a100:	7bbb      	ldrb	r3, [r7, #14]
 800a102:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800a106:	4613      	mov	r3, r2
 800a108:	009b      	lsls	r3, r3, #2
 800a10a:	4413      	add	r3, r2
 800a10c:	009b      	lsls	r3, r3, #2
 800a10e:	3310      	adds	r3, #16
 800a110:	687a      	ldr	r2, [r7, #4]
 800a112:	4413      	add	r3, r2
 800a114:	3304      	adds	r3, #4
 800a116:	e00b      	b.n	800a130 <USBD_StdEPReq+0x258>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800a118:	7bbb      	ldrb	r3, [r7, #14]
 800a11a:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800a11e:	4613      	mov	r3, r2
 800a120:	009b      	lsls	r3, r3, #2
 800a122:	4413      	add	r3, r2
 800a124:	009b      	lsls	r3, r3, #2
 800a126:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 800a12a:	687a      	ldr	r2, [r7, #4]
 800a12c:	4413      	add	r3, r2
 800a12e:	3304      	adds	r3, #4
 800a130:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800a132:	7bbb      	ldrb	r3, [r7, #14]
 800a134:	2b00      	cmp	r3, #0
 800a136:	d002      	beq.n	800a13e <USBD_StdEPReq+0x266>
 800a138:	7bbb      	ldrb	r3, [r7, #14]
 800a13a:	2b80      	cmp	r3, #128	; 0x80
 800a13c:	d103      	bne.n	800a146 <USBD_StdEPReq+0x26e>
              {
                pep->status = 0x0000U;
 800a13e:	68bb      	ldr	r3, [r7, #8]
 800a140:	2200      	movs	r2, #0
 800a142:	601a      	str	r2, [r3, #0]
 800a144:	e00e      	b.n	800a164 <USBD_StdEPReq+0x28c>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr))
 800a146:	7bbb      	ldrb	r3, [r7, #14]
 800a148:	4619      	mov	r1, r3
 800a14a:	6878      	ldr	r0, [r7, #4]
 800a14c:	f001 f858 	bl	800b200 <USBD_LL_IsStallEP>
 800a150:	4603      	mov	r3, r0
 800a152:	2b00      	cmp	r3, #0
 800a154:	d003      	beq.n	800a15e <USBD_StdEPReq+0x286>
              {
                pep->status = 0x0001U;
 800a156:	68bb      	ldr	r3, [r7, #8]
 800a158:	2201      	movs	r2, #1
 800a15a:	601a      	str	r2, [r3, #0]
 800a15c:	e002      	b.n	800a164 <USBD_StdEPReq+0x28c>
              }
              else
              {
                pep->status = 0x0000U;
 800a15e:	68bb      	ldr	r3, [r7, #8]
 800a160:	2200      	movs	r2, #0
 800a162:	601a      	str	r2, [r3, #0]
              }

              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 800a164:	68bb      	ldr	r3, [r7, #8]
 800a166:	2202      	movs	r2, #2
 800a168:	4619      	mov	r1, r3
 800a16a:	6878      	ldr	r0, [r7, #4]
 800a16c:	f000 fb95 	bl	800a89a <USBD_CtlSendData>
              break;
 800a170:	e004      	b.n	800a17c <USBD_StdEPReq+0x2a4>

            default:
              USBD_CtlError(pdev, req);
 800a172:	6839      	ldr	r1, [r7, #0]
 800a174:	6878      	ldr	r0, [r7, #4]
 800a176:	f000 fb26 	bl	800a7c6 <USBD_CtlError>
              break;
 800a17a:	bf00      	nop
          }
          break;
 800a17c:	e004      	b.n	800a188 <USBD_StdEPReq+0x2b0>

        default:
          USBD_CtlError(pdev, req);
 800a17e:	6839      	ldr	r1, [r7, #0]
 800a180:	6878      	ldr	r0, [r7, #4]
 800a182:	f000 fb20 	bl	800a7c6 <USBD_CtlError>
          break;
 800a186:	bf00      	nop
      }
      break;
 800a188:	e004      	b.n	800a194 <USBD_StdEPReq+0x2bc>

    default:
      USBD_CtlError(pdev, req);
 800a18a:	6839      	ldr	r1, [r7, #0]
 800a18c:	6878      	ldr	r0, [r7, #4]
 800a18e:	f000 fb1a 	bl	800a7c6 <USBD_CtlError>
      break;
 800a192:	bf00      	nop
  }

  return ret;
 800a194:	7bfb      	ldrb	r3, [r7, #15]
}
 800a196:	4618      	mov	r0, r3
 800a198:	3710      	adds	r7, #16
 800a19a:	46bd      	mov	sp, r7
 800a19c:	bd80      	pop	{r7, pc}
	...

0800a1a0 <USBD_GetDescriptor>:
* @param  req: usb request
* @retval status
*/
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev,
                               USBD_SetupReqTypedef *req)
{
 800a1a0:	b580      	push	{r7, lr}
 800a1a2:	b084      	sub	sp, #16
 800a1a4:	af00      	add	r7, sp, #0
 800a1a6:	6078      	str	r0, [r7, #4]
 800a1a8:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800a1aa:	2300      	movs	r3, #0
 800a1ac:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800a1ae:	2300      	movs	r3, #0
 800a1b0:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800a1b2:	2300      	movs	r3, #0
 800a1b4:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800a1b6:	683b      	ldr	r3, [r7, #0]
 800a1b8:	885b      	ldrh	r3, [r3, #2]
 800a1ba:	0a1b      	lsrs	r3, r3, #8
 800a1bc:	b29b      	uxth	r3, r3
 800a1be:	3b01      	subs	r3, #1
 800a1c0:	2b06      	cmp	r3, #6
 800a1c2:	f200 8128 	bhi.w	800a416 <USBD_GetDescriptor+0x276>
 800a1c6:	a201      	add	r2, pc, #4	; (adr r2, 800a1cc <USBD_GetDescriptor+0x2c>)
 800a1c8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a1cc:	0800a1e9 	.word	0x0800a1e9
 800a1d0:	0800a201 	.word	0x0800a201
 800a1d4:	0800a241 	.word	0x0800a241
 800a1d8:	0800a417 	.word	0x0800a417
 800a1dc:	0800a417 	.word	0x0800a417
 800a1e0:	0800a3b7 	.word	0x0800a3b7
 800a1e4:	0800a3e3 	.word	0x0800a3e3
        err++;
      }
      break;
#endif
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800a1e8:	687b      	ldr	r3, [r7, #4]
 800a1ea:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800a1ee:	681b      	ldr	r3, [r3, #0]
 800a1f0:	687a      	ldr	r2, [r7, #4]
 800a1f2:	7c12      	ldrb	r2, [r2, #16]
 800a1f4:	f107 0108 	add.w	r1, r7, #8
 800a1f8:	4610      	mov	r0, r2
 800a1fa:	4798      	blx	r3
 800a1fc:	60f8      	str	r0, [r7, #12]
      break;
 800a1fe:	e112      	b.n	800a426 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800a200:	687b      	ldr	r3, [r7, #4]
 800a202:	7c1b      	ldrb	r3, [r3, #16]
 800a204:	2b00      	cmp	r3, #0
 800a206:	d10d      	bne.n	800a224 <USBD_GetDescriptor+0x84>
      {
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 800a208:	687b      	ldr	r3, [r7, #4]
 800a20a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a20e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a210:	f107 0208 	add.w	r2, r7, #8
 800a214:	4610      	mov	r0, r2
 800a216:	4798      	blx	r3
 800a218:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800a21a:	68fb      	ldr	r3, [r7, #12]
 800a21c:	3301      	adds	r3, #1
 800a21e:	2202      	movs	r2, #2
 800a220:	701a      	strb	r2, [r3, #0]
      else
      {
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 800a222:	e100      	b.n	800a426 <USBD_GetDescriptor+0x286>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 800a224:	687b      	ldr	r3, [r7, #4]
 800a226:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a22a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a22c:	f107 0208 	add.w	r2, r7, #8
 800a230:	4610      	mov	r0, r2
 800a232:	4798      	blx	r3
 800a234:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800a236:	68fb      	ldr	r3, [r7, #12]
 800a238:	3301      	adds	r3, #1
 800a23a:	2202      	movs	r2, #2
 800a23c:	701a      	strb	r2, [r3, #0]
      break;
 800a23e:	e0f2      	b.n	800a426 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 800a240:	683b      	ldr	r3, [r7, #0]
 800a242:	885b      	ldrh	r3, [r3, #2]
 800a244:	b2db      	uxtb	r3, r3
 800a246:	2b05      	cmp	r3, #5
 800a248:	f200 80ac 	bhi.w	800a3a4 <USBD_GetDescriptor+0x204>
 800a24c:	a201      	add	r2, pc, #4	; (adr r2, 800a254 <USBD_GetDescriptor+0xb4>)
 800a24e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a252:	bf00      	nop
 800a254:	0800a26d 	.word	0x0800a26d
 800a258:	0800a2a1 	.word	0x0800a2a1
 800a25c:	0800a2d5 	.word	0x0800a2d5
 800a260:	0800a309 	.word	0x0800a309
 800a264:	0800a33d 	.word	0x0800a33d
 800a268:	0800a371 	.word	0x0800a371
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800a26c:	687b      	ldr	r3, [r7, #4]
 800a26e:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800a272:	685b      	ldr	r3, [r3, #4]
 800a274:	2b00      	cmp	r3, #0
 800a276:	d00b      	beq.n	800a290 <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800a278:	687b      	ldr	r3, [r7, #4]
 800a27a:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800a27e:	685b      	ldr	r3, [r3, #4]
 800a280:	687a      	ldr	r2, [r7, #4]
 800a282:	7c12      	ldrb	r2, [r2, #16]
 800a284:	f107 0108 	add.w	r1, r7, #8
 800a288:	4610      	mov	r0, r2
 800a28a:	4798      	blx	r3
 800a28c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800a28e:	e091      	b.n	800a3b4 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800a290:	6839      	ldr	r1, [r7, #0]
 800a292:	6878      	ldr	r0, [r7, #4]
 800a294:	f000 fa97 	bl	800a7c6 <USBD_CtlError>
            err++;
 800a298:	7afb      	ldrb	r3, [r7, #11]
 800a29a:	3301      	adds	r3, #1
 800a29c:	72fb      	strb	r3, [r7, #11]
          break;
 800a29e:	e089      	b.n	800a3b4 <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800a2a0:	687b      	ldr	r3, [r7, #4]
 800a2a2:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800a2a6:	689b      	ldr	r3, [r3, #8]
 800a2a8:	2b00      	cmp	r3, #0
 800a2aa:	d00b      	beq.n	800a2c4 <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800a2ac:	687b      	ldr	r3, [r7, #4]
 800a2ae:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800a2b2:	689b      	ldr	r3, [r3, #8]
 800a2b4:	687a      	ldr	r2, [r7, #4]
 800a2b6:	7c12      	ldrb	r2, [r2, #16]
 800a2b8:	f107 0108 	add.w	r1, r7, #8
 800a2bc:	4610      	mov	r0, r2
 800a2be:	4798      	blx	r3
 800a2c0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800a2c2:	e077      	b.n	800a3b4 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800a2c4:	6839      	ldr	r1, [r7, #0]
 800a2c6:	6878      	ldr	r0, [r7, #4]
 800a2c8:	f000 fa7d 	bl	800a7c6 <USBD_CtlError>
            err++;
 800a2cc:	7afb      	ldrb	r3, [r7, #11]
 800a2ce:	3301      	adds	r3, #1
 800a2d0:	72fb      	strb	r3, [r7, #11]
          break;
 800a2d2:	e06f      	b.n	800a3b4 <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800a2d4:	687b      	ldr	r3, [r7, #4]
 800a2d6:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800a2da:	68db      	ldr	r3, [r3, #12]
 800a2dc:	2b00      	cmp	r3, #0
 800a2de:	d00b      	beq.n	800a2f8 <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800a2e0:	687b      	ldr	r3, [r7, #4]
 800a2e2:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800a2e6:	68db      	ldr	r3, [r3, #12]
 800a2e8:	687a      	ldr	r2, [r7, #4]
 800a2ea:	7c12      	ldrb	r2, [r2, #16]
 800a2ec:	f107 0108 	add.w	r1, r7, #8
 800a2f0:	4610      	mov	r0, r2
 800a2f2:	4798      	blx	r3
 800a2f4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800a2f6:	e05d      	b.n	800a3b4 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800a2f8:	6839      	ldr	r1, [r7, #0]
 800a2fa:	6878      	ldr	r0, [r7, #4]
 800a2fc:	f000 fa63 	bl	800a7c6 <USBD_CtlError>
            err++;
 800a300:	7afb      	ldrb	r3, [r7, #11]
 800a302:	3301      	adds	r3, #1
 800a304:	72fb      	strb	r3, [r7, #11]
          break;
 800a306:	e055      	b.n	800a3b4 <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800a308:	687b      	ldr	r3, [r7, #4]
 800a30a:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800a30e:	691b      	ldr	r3, [r3, #16]
 800a310:	2b00      	cmp	r3, #0
 800a312:	d00b      	beq.n	800a32c <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800a314:	687b      	ldr	r3, [r7, #4]
 800a316:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800a31a:	691b      	ldr	r3, [r3, #16]
 800a31c:	687a      	ldr	r2, [r7, #4]
 800a31e:	7c12      	ldrb	r2, [r2, #16]
 800a320:	f107 0108 	add.w	r1, r7, #8
 800a324:	4610      	mov	r0, r2
 800a326:	4798      	blx	r3
 800a328:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800a32a:	e043      	b.n	800a3b4 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800a32c:	6839      	ldr	r1, [r7, #0]
 800a32e:	6878      	ldr	r0, [r7, #4]
 800a330:	f000 fa49 	bl	800a7c6 <USBD_CtlError>
            err++;
 800a334:	7afb      	ldrb	r3, [r7, #11]
 800a336:	3301      	adds	r3, #1
 800a338:	72fb      	strb	r3, [r7, #11]
          break;
 800a33a:	e03b      	b.n	800a3b4 <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800a33c:	687b      	ldr	r3, [r7, #4]
 800a33e:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800a342:	695b      	ldr	r3, [r3, #20]
 800a344:	2b00      	cmp	r3, #0
 800a346:	d00b      	beq.n	800a360 <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800a348:	687b      	ldr	r3, [r7, #4]
 800a34a:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800a34e:	695b      	ldr	r3, [r3, #20]
 800a350:	687a      	ldr	r2, [r7, #4]
 800a352:	7c12      	ldrb	r2, [r2, #16]
 800a354:	f107 0108 	add.w	r1, r7, #8
 800a358:	4610      	mov	r0, r2
 800a35a:	4798      	blx	r3
 800a35c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800a35e:	e029      	b.n	800a3b4 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800a360:	6839      	ldr	r1, [r7, #0]
 800a362:	6878      	ldr	r0, [r7, #4]
 800a364:	f000 fa2f 	bl	800a7c6 <USBD_CtlError>
            err++;
 800a368:	7afb      	ldrb	r3, [r7, #11]
 800a36a:	3301      	adds	r3, #1
 800a36c:	72fb      	strb	r3, [r7, #11]
          break;
 800a36e:	e021      	b.n	800a3b4 <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800a370:	687b      	ldr	r3, [r7, #4]
 800a372:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800a376:	699b      	ldr	r3, [r3, #24]
 800a378:	2b00      	cmp	r3, #0
 800a37a:	d00b      	beq.n	800a394 <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800a37c:	687b      	ldr	r3, [r7, #4]
 800a37e:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800a382:	699b      	ldr	r3, [r3, #24]
 800a384:	687a      	ldr	r2, [r7, #4]
 800a386:	7c12      	ldrb	r2, [r2, #16]
 800a388:	f107 0108 	add.w	r1, r7, #8
 800a38c:	4610      	mov	r0, r2
 800a38e:	4798      	blx	r3
 800a390:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800a392:	e00f      	b.n	800a3b4 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800a394:	6839      	ldr	r1, [r7, #0]
 800a396:	6878      	ldr	r0, [r7, #4]
 800a398:	f000 fa15 	bl	800a7c6 <USBD_CtlError>
            err++;
 800a39c:	7afb      	ldrb	r3, [r7, #11]
 800a39e:	3301      	adds	r3, #1
 800a3a0:	72fb      	strb	r3, [r7, #11]
          break;
 800a3a2:	e007      	b.n	800a3b4 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
#else
          USBD_CtlError(pdev, req);
 800a3a4:	6839      	ldr	r1, [r7, #0]
 800a3a6:	6878      	ldr	r0, [r7, #4]
 800a3a8:	f000 fa0d 	bl	800a7c6 <USBD_CtlError>
          err++;
 800a3ac:	7afb      	ldrb	r3, [r7, #11]
 800a3ae:	3301      	adds	r3, #1
 800a3b0:	72fb      	strb	r3, [r7, #11]
#endif
      }
      break;
 800a3b2:	e038      	b.n	800a426 <USBD_GetDescriptor+0x286>
 800a3b4:	e037      	b.n	800a426 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800a3b6:	687b      	ldr	r3, [r7, #4]
 800a3b8:	7c1b      	ldrb	r3, [r3, #16]
 800a3ba:	2b00      	cmp	r3, #0
 800a3bc:	d109      	bne.n	800a3d2 <USBD_GetDescriptor+0x232>
      {
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 800a3be:	687b      	ldr	r3, [r7, #4]
 800a3c0:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a3c4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a3c6:	f107 0208 	add.w	r2, r7, #8
 800a3ca:	4610      	mov	r0, r2
 800a3cc:	4798      	blx	r3
 800a3ce:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800a3d0:	e029      	b.n	800a426 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800a3d2:	6839      	ldr	r1, [r7, #0]
 800a3d4:	6878      	ldr	r0, [r7, #4]
 800a3d6:	f000 f9f6 	bl	800a7c6 <USBD_CtlError>
        err++;
 800a3da:	7afb      	ldrb	r3, [r7, #11]
 800a3dc:	3301      	adds	r3, #1
 800a3de:	72fb      	strb	r3, [r7, #11]
      break;
 800a3e0:	e021      	b.n	800a426 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800a3e2:	687b      	ldr	r3, [r7, #4]
 800a3e4:	7c1b      	ldrb	r3, [r3, #16]
 800a3e6:	2b00      	cmp	r3, #0
 800a3e8:	d10d      	bne.n	800a406 <USBD_GetDescriptor+0x266>
      {
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 800a3ea:	687b      	ldr	r3, [r7, #4]
 800a3ec:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a3f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a3f2:	f107 0208 	add.w	r2, r7, #8
 800a3f6:	4610      	mov	r0, r2
 800a3f8:	4798      	blx	r3
 800a3fa:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800a3fc:	68fb      	ldr	r3, [r7, #12]
 800a3fe:	3301      	adds	r3, #1
 800a400:	2207      	movs	r2, #7
 800a402:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800a404:	e00f      	b.n	800a426 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800a406:	6839      	ldr	r1, [r7, #0]
 800a408:	6878      	ldr	r0, [r7, #4]
 800a40a:	f000 f9dc 	bl	800a7c6 <USBD_CtlError>
        err++;
 800a40e:	7afb      	ldrb	r3, [r7, #11]
 800a410:	3301      	adds	r3, #1
 800a412:	72fb      	strb	r3, [r7, #11]
      break;
 800a414:	e007      	b.n	800a426 <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 800a416:	6839      	ldr	r1, [r7, #0]
 800a418:	6878      	ldr	r0, [r7, #4]
 800a41a:	f000 f9d4 	bl	800a7c6 <USBD_CtlError>
      err++;
 800a41e:	7afb      	ldrb	r3, [r7, #11]
 800a420:	3301      	adds	r3, #1
 800a422:	72fb      	strb	r3, [r7, #11]
      break;
 800a424:	bf00      	nop
  }

  if (err != 0U)
 800a426:	7afb      	ldrb	r3, [r7, #11]
 800a428:	2b00      	cmp	r3, #0
 800a42a:	d11c      	bne.n	800a466 <USBD_GetDescriptor+0x2c6>
  {
    return;
  }
  else
  {
    if ((len != 0U) && (req->wLength != 0U))
 800a42c:	893b      	ldrh	r3, [r7, #8]
 800a42e:	2b00      	cmp	r3, #0
 800a430:	d011      	beq.n	800a456 <USBD_GetDescriptor+0x2b6>
 800a432:	683b      	ldr	r3, [r7, #0]
 800a434:	88db      	ldrh	r3, [r3, #6]
 800a436:	2b00      	cmp	r3, #0
 800a438:	d00d      	beq.n	800a456 <USBD_GetDescriptor+0x2b6>
    {
      len = MIN(len, req->wLength);
 800a43a:	683b      	ldr	r3, [r7, #0]
 800a43c:	88da      	ldrh	r2, [r3, #6]
 800a43e:	893b      	ldrh	r3, [r7, #8]
 800a440:	4293      	cmp	r3, r2
 800a442:	bf28      	it	cs
 800a444:	4613      	movcs	r3, r2
 800a446:	b29b      	uxth	r3, r3
 800a448:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800a44a:	893b      	ldrh	r3, [r7, #8]
 800a44c:	461a      	mov	r2, r3
 800a44e:	68f9      	ldr	r1, [r7, #12]
 800a450:	6878      	ldr	r0, [r7, #4]
 800a452:	f000 fa22 	bl	800a89a <USBD_CtlSendData>
    }

    if (req->wLength == 0U)
 800a456:	683b      	ldr	r3, [r7, #0]
 800a458:	88db      	ldrh	r3, [r3, #6]
 800a45a:	2b00      	cmp	r3, #0
 800a45c:	d104      	bne.n	800a468 <USBD_GetDescriptor+0x2c8>
    {
      (void)USBD_CtlSendStatus(pdev);
 800a45e:	6878      	ldr	r0, [r7, #4]
 800a460:	f000 fa79 	bl	800a956 <USBD_CtlSendStatus>
 800a464:	e000      	b.n	800a468 <USBD_GetDescriptor+0x2c8>
    return;
 800a466:	bf00      	nop
    }
  }
}
 800a468:	3710      	adds	r7, #16
 800a46a:	46bd      	mov	sp, r7
 800a46c:	bd80      	pop	{r7, pc}
 800a46e:	bf00      	nop

0800a470 <USBD_SetAddress>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetAddress(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 800a470:	b580      	push	{r7, lr}
 800a472:	b084      	sub	sp, #16
 800a474:	af00      	add	r7, sp, #0
 800a476:	6078      	str	r0, [r7, #4]
 800a478:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800a47a:	683b      	ldr	r3, [r7, #0]
 800a47c:	889b      	ldrh	r3, [r3, #4]
 800a47e:	2b00      	cmp	r3, #0
 800a480:	d130      	bne.n	800a4e4 <USBD_SetAddress+0x74>
 800a482:	683b      	ldr	r3, [r7, #0]
 800a484:	88db      	ldrh	r3, [r3, #6]
 800a486:	2b00      	cmp	r3, #0
 800a488:	d12c      	bne.n	800a4e4 <USBD_SetAddress+0x74>
 800a48a:	683b      	ldr	r3, [r7, #0]
 800a48c:	885b      	ldrh	r3, [r3, #2]
 800a48e:	2b7f      	cmp	r3, #127	; 0x7f
 800a490:	d828      	bhi.n	800a4e4 <USBD_SetAddress+0x74>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800a492:	683b      	ldr	r3, [r7, #0]
 800a494:	885b      	ldrh	r3, [r3, #2]
 800a496:	b2db      	uxtb	r3, r3
 800a498:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800a49c:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a49e:	687b      	ldr	r3, [r7, #4]
 800a4a0:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a4a4:	2b03      	cmp	r3, #3
 800a4a6:	d104      	bne.n	800a4b2 <USBD_SetAddress+0x42>
    {
      USBD_CtlError(pdev, req);
 800a4a8:	6839      	ldr	r1, [r7, #0]
 800a4aa:	6878      	ldr	r0, [r7, #4]
 800a4ac:	f000 f98b 	bl	800a7c6 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a4b0:	e01d      	b.n	800a4ee <USBD_SetAddress+0x7e>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800a4b2:	687b      	ldr	r3, [r7, #4]
 800a4b4:	7bfa      	ldrb	r2, [r7, #15]
 800a4b6:	f883 229e 	strb.w	r2, [r3, #670]	; 0x29e
      USBD_LL_SetUSBAddress(pdev, dev_addr);
 800a4ba:	7bfb      	ldrb	r3, [r7, #15]
 800a4bc:	4619      	mov	r1, r3
 800a4be:	6878      	ldr	r0, [r7, #4]
 800a4c0:	f000 fec9 	bl	800b256 <USBD_LL_SetUSBAddress>
      USBD_CtlSendStatus(pdev);
 800a4c4:	6878      	ldr	r0, [r7, #4]
 800a4c6:	f000 fa46 	bl	800a956 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800a4ca:	7bfb      	ldrb	r3, [r7, #15]
 800a4cc:	2b00      	cmp	r3, #0
 800a4ce:	d004      	beq.n	800a4da <USBD_SetAddress+0x6a>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800a4d0:	687b      	ldr	r3, [r7, #4]
 800a4d2:	2202      	movs	r2, #2
 800a4d4:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a4d8:	e009      	b.n	800a4ee <USBD_SetAddress+0x7e>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800a4da:	687b      	ldr	r3, [r7, #4]
 800a4dc:	2201      	movs	r2, #1
 800a4de:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a4e2:	e004      	b.n	800a4ee <USBD_SetAddress+0x7e>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800a4e4:	6839      	ldr	r1, [r7, #0]
 800a4e6:	6878      	ldr	r0, [r7, #4]
 800a4e8:	f000 f96d 	bl	800a7c6 <USBD_CtlError>
  }
}
 800a4ec:	bf00      	nop
 800a4ee:	bf00      	nop
 800a4f0:	3710      	adds	r7, #16
 800a4f2:	46bd      	mov	sp, r7
 800a4f4:	bd80      	pop	{r7, pc}
	...

0800a4f8 <USBD_SetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a4f8:	b580      	push	{r7, lr}
 800a4fa:	b082      	sub	sp, #8
 800a4fc:	af00      	add	r7, sp, #0
 800a4fe:	6078      	str	r0, [r7, #4]
 800a500:	6039      	str	r1, [r7, #0]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800a502:	683b      	ldr	r3, [r7, #0]
 800a504:	885b      	ldrh	r3, [r3, #2]
 800a506:	b2da      	uxtb	r2, r3
 800a508:	4b41      	ldr	r3, [pc, #260]	; (800a610 <USBD_SetConfig+0x118>)
 800a50a:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800a50c:	4b40      	ldr	r3, [pc, #256]	; (800a610 <USBD_SetConfig+0x118>)
 800a50e:	781b      	ldrb	r3, [r3, #0]
 800a510:	2b01      	cmp	r3, #1
 800a512:	d904      	bls.n	800a51e <USBD_SetConfig+0x26>
  {
    USBD_CtlError(pdev, req);
 800a514:	6839      	ldr	r1, [r7, #0]
 800a516:	6878      	ldr	r0, [r7, #4]
 800a518:	f000 f955 	bl	800a7c6 <USBD_CtlError>
 800a51c:	e075      	b.n	800a60a <USBD_SetConfig+0x112>
  }
  else
  {
    switch (pdev->dev_state)
 800a51e:	687b      	ldr	r3, [r7, #4]
 800a520:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a524:	2b02      	cmp	r3, #2
 800a526:	d002      	beq.n	800a52e <USBD_SetConfig+0x36>
 800a528:	2b03      	cmp	r3, #3
 800a52a:	d023      	beq.n	800a574 <USBD_SetConfig+0x7c>
 800a52c:	e062      	b.n	800a5f4 <USBD_SetConfig+0xfc>
    {
      case USBD_STATE_ADDRESSED:
        if (cfgidx)
 800a52e:	4b38      	ldr	r3, [pc, #224]	; (800a610 <USBD_SetConfig+0x118>)
 800a530:	781b      	ldrb	r3, [r3, #0]
 800a532:	2b00      	cmp	r3, #0
 800a534:	d01a      	beq.n	800a56c <USBD_SetConfig+0x74>
        {
          pdev->dev_config = cfgidx;
 800a536:	4b36      	ldr	r3, [pc, #216]	; (800a610 <USBD_SetConfig+0x118>)
 800a538:	781b      	ldrb	r3, [r3, #0]
 800a53a:	461a      	mov	r2, r3
 800a53c:	687b      	ldr	r3, [r7, #4]
 800a53e:	605a      	str	r2, [r3, #4]
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800a540:	687b      	ldr	r3, [r7, #4]
 800a542:	2203      	movs	r2, #3
 800a544:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 800a548:	4b31      	ldr	r3, [pc, #196]	; (800a610 <USBD_SetConfig+0x118>)
 800a54a:	781b      	ldrb	r3, [r3, #0]
 800a54c:	4619      	mov	r1, r3
 800a54e:	6878      	ldr	r0, [r7, #4]
 800a550:	f7ff f9af 	bl	80098b2 <USBD_SetClassConfig>
 800a554:	4603      	mov	r3, r0
 800a556:	2b02      	cmp	r3, #2
 800a558:	d104      	bne.n	800a564 <USBD_SetConfig+0x6c>
          {
            USBD_CtlError(pdev, req);
 800a55a:	6839      	ldr	r1, [r7, #0]
 800a55c:	6878      	ldr	r0, [r7, #4]
 800a55e:	f000 f932 	bl	800a7c6 <USBD_CtlError>
            return;
 800a562:	e052      	b.n	800a60a <USBD_SetConfig+0x112>
          }
          USBD_CtlSendStatus(pdev);
 800a564:	6878      	ldr	r0, [r7, #4]
 800a566:	f000 f9f6 	bl	800a956 <USBD_CtlSendStatus>
        }
        else
        {
          USBD_CtlSendStatus(pdev);
        }
        break;
 800a56a:	e04e      	b.n	800a60a <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 800a56c:	6878      	ldr	r0, [r7, #4]
 800a56e:	f000 f9f2 	bl	800a956 <USBD_CtlSendStatus>
        break;
 800a572:	e04a      	b.n	800a60a <USBD_SetConfig+0x112>

      case USBD_STATE_CONFIGURED:
        if (cfgidx == 0U)
 800a574:	4b26      	ldr	r3, [pc, #152]	; (800a610 <USBD_SetConfig+0x118>)
 800a576:	781b      	ldrb	r3, [r3, #0]
 800a578:	2b00      	cmp	r3, #0
 800a57a:	d112      	bne.n	800a5a2 <USBD_SetConfig+0xaa>
        {
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800a57c:	687b      	ldr	r3, [r7, #4]
 800a57e:	2202      	movs	r2, #2
 800a580:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
          pdev->dev_config = cfgidx;
 800a584:	4b22      	ldr	r3, [pc, #136]	; (800a610 <USBD_SetConfig+0x118>)
 800a586:	781b      	ldrb	r3, [r3, #0]
 800a588:	461a      	mov	r2, r3
 800a58a:	687b      	ldr	r3, [r7, #4]
 800a58c:	605a      	str	r2, [r3, #4]
          USBD_ClrClassConfig(pdev, cfgidx);
 800a58e:	4b20      	ldr	r3, [pc, #128]	; (800a610 <USBD_SetConfig+0x118>)
 800a590:	781b      	ldrb	r3, [r3, #0]
 800a592:	4619      	mov	r1, r3
 800a594:	6878      	ldr	r0, [r7, #4]
 800a596:	f7ff f9ab 	bl	80098f0 <USBD_ClrClassConfig>
          USBD_CtlSendStatus(pdev);
 800a59a:	6878      	ldr	r0, [r7, #4]
 800a59c:	f000 f9db 	bl	800a956 <USBD_CtlSendStatus>
        }
        else
        {
          USBD_CtlSendStatus(pdev);
        }
        break;
 800a5a0:	e033      	b.n	800a60a <USBD_SetConfig+0x112>
        else if (cfgidx != pdev->dev_config)
 800a5a2:	4b1b      	ldr	r3, [pc, #108]	; (800a610 <USBD_SetConfig+0x118>)
 800a5a4:	781b      	ldrb	r3, [r3, #0]
 800a5a6:	461a      	mov	r2, r3
 800a5a8:	687b      	ldr	r3, [r7, #4]
 800a5aa:	685b      	ldr	r3, [r3, #4]
 800a5ac:	429a      	cmp	r2, r3
 800a5ae:	d01d      	beq.n	800a5ec <USBD_SetConfig+0xf4>
          USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800a5b0:	687b      	ldr	r3, [r7, #4]
 800a5b2:	685b      	ldr	r3, [r3, #4]
 800a5b4:	b2db      	uxtb	r3, r3
 800a5b6:	4619      	mov	r1, r3
 800a5b8:	6878      	ldr	r0, [r7, #4]
 800a5ba:	f7ff f999 	bl	80098f0 <USBD_ClrClassConfig>
          pdev->dev_config = cfgidx;
 800a5be:	4b14      	ldr	r3, [pc, #80]	; (800a610 <USBD_SetConfig+0x118>)
 800a5c0:	781b      	ldrb	r3, [r3, #0]
 800a5c2:	461a      	mov	r2, r3
 800a5c4:	687b      	ldr	r3, [r7, #4]
 800a5c6:	605a      	str	r2, [r3, #4]
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 800a5c8:	4b11      	ldr	r3, [pc, #68]	; (800a610 <USBD_SetConfig+0x118>)
 800a5ca:	781b      	ldrb	r3, [r3, #0]
 800a5cc:	4619      	mov	r1, r3
 800a5ce:	6878      	ldr	r0, [r7, #4]
 800a5d0:	f7ff f96f 	bl	80098b2 <USBD_SetClassConfig>
 800a5d4:	4603      	mov	r3, r0
 800a5d6:	2b02      	cmp	r3, #2
 800a5d8:	d104      	bne.n	800a5e4 <USBD_SetConfig+0xec>
            USBD_CtlError(pdev, req);
 800a5da:	6839      	ldr	r1, [r7, #0]
 800a5dc:	6878      	ldr	r0, [r7, #4]
 800a5de:	f000 f8f2 	bl	800a7c6 <USBD_CtlError>
            return;
 800a5e2:	e012      	b.n	800a60a <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 800a5e4:	6878      	ldr	r0, [r7, #4]
 800a5e6:	f000 f9b6 	bl	800a956 <USBD_CtlSendStatus>
        break;
 800a5ea:	e00e      	b.n	800a60a <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 800a5ec:	6878      	ldr	r0, [r7, #4]
 800a5ee:	f000 f9b2 	bl	800a956 <USBD_CtlSendStatus>
        break;
 800a5f2:	e00a      	b.n	800a60a <USBD_SetConfig+0x112>

      default:
        USBD_CtlError(pdev, req);
 800a5f4:	6839      	ldr	r1, [r7, #0]
 800a5f6:	6878      	ldr	r0, [r7, #4]
 800a5f8:	f000 f8e5 	bl	800a7c6 <USBD_CtlError>
        USBD_ClrClassConfig(pdev, cfgidx);
 800a5fc:	4b04      	ldr	r3, [pc, #16]	; (800a610 <USBD_SetConfig+0x118>)
 800a5fe:	781b      	ldrb	r3, [r3, #0]
 800a600:	4619      	mov	r1, r3
 800a602:	6878      	ldr	r0, [r7, #4]
 800a604:	f7ff f974 	bl	80098f0 <USBD_ClrClassConfig>
        break;
 800a608:	bf00      	nop
    }
  }
}
 800a60a:	3708      	adds	r7, #8
 800a60c:	46bd      	mov	sp, r7
 800a60e:	bd80      	pop	{r7, pc}
 800a610:	20000ae8 	.word	0x20000ae8

0800a614 <USBD_GetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a614:	b580      	push	{r7, lr}
 800a616:	b082      	sub	sp, #8
 800a618:	af00      	add	r7, sp, #0
 800a61a:	6078      	str	r0, [r7, #4]
 800a61c:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800a61e:	683b      	ldr	r3, [r7, #0]
 800a620:	88db      	ldrh	r3, [r3, #6]
 800a622:	2b01      	cmp	r3, #1
 800a624:	d004      	beq.n	800a630 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800a626:	6839      	ldr	r1, [r7, #0]
 800a628:	6878      	ldr	r0, [r7, #4]
 800a62a:	f000 f8cc 	bl	800a7c6 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800a62e:	e022      	b.n	800a676 <USBD_GetConfig+0x62>
    switch (pdev->dev_state)
 800a630:	687b      	ldr	r3, [r7, #4]
 800a632:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a636:	2b02      	cmp	r3, #2
 800a638:	dc02      	bgt.n	800a640 <USBD_GetConfig+0x2c>
 800a63a:	2b00      	cmp	r3, #0
 800a63c:	dc03      	bgt.n	800a646 <USBD_GetConfig+0x32>
 800a63e:	e015      	b.n	800a66c <USBD_GetConfig+0x58>
 800a640:	2b03      	cmp	r3, #3
 800a642:	d00b      	beq.n	800a65c <USBD_GetConfig+0x48>
 800a644:	e012      	b.n	800a66c <USBD_GetConfig+0x58>
        pdev->dev_default_config = 0U;
 800a646:	687b      	ldr	r3, [r7, #4]
 800a648:	2200      	movs	r2, #0
 800a64a:	609a      	str	r2, [r3, #8]
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_default_config, 1U);
 800a64c:	687b      	ldr	r3, [r7, #4]
 800a64e:	3308      	adds	r3, #8
 800a650:	2201      	movs	r2, #1
 800a652:	4619      	mov	r1, r3
 800a654:	6878      	ldr	r0, [r7, #4]
 800a656:	f000 f920 	bl	800a89a <USBD_CtlSendData>
        break;
 800a65a:	e00c      	b.n	800a676 <USBD_GetConfig+0x62>
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config, 1U);
 800a65c:	687b      	ldr	r3, [r7, #4]
 800a65e:	3304      	adds	r3, #4
 800a660:	2201      	movs	r2, #1
 800a662:	4619      	mov	r1, r3
 800a664:	6878      	ldr	r0, [r7, #4]
 800a666:	f000 f918 	bl	800a89a <USBD_CtlSendData>
        break;
 800a66a:	e004      	b.n	800a676 <USBD_GetConfig+0x62>
        USBD_CtlError(pdev, req);
 800a66c:	6839      	ldr	r1, [r7, #0]
 800a66e:	6878      	ldr	r0, [r7, #4]
 800a670:	f000 f8a9 	bl	800a7c6 <USBD_CtlError>
        break;
 800a674:	bf00      	nop
}
 800a676:	bf00      	nop
 800a678:	3708      	adds	r7, #8
 800a67a:	46bd      	mov	sp, r7
 800a67c:	bd80      	pop	{r7, pc}

0800a67e <USBD_GetStatus>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a67e:	b580      	push	{r7, lr}
 800a680:	b082      	sub	sp, #8
 800a682:	af00      	add	r7, sp, #0
 800a684:	6078      	str	r0, [r7, #4]
 800a686:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800a688:	687b      	ldr	r3, [r7, #4]
 800a68a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a68e:	3b01      	subs	r3, #1
 800a690:	2b02      	cmp	r3, #2
 800a692:	d81e      	bhi.n	800a6d2 <USBD_GetStatus+0x54>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 800a694:	683b      	ldr	r3, [r7, #0]
 800a696:	88db      	ldrh	r3, [r3, #6]
 800a698:	2b02      	cmp	r3, #2
 800a69a:	d004      	beq.n	800a6a6 <USBD_GetStatus+0x28>
      {
        USBD_CtlError(pdev, req);
 800a69c:	6839      	ldr	r1, [r7, #0]
 800a69e:	6878      	ldr	r0, [r7, #4]
 800a6a0:	f000 f891 	bl	800a7c6 <USBD_CtlError>
        break;
 800a6a4:	e01a      	b.n	800a6dc <USBD_GetStatus+0x5e>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800a6a6:	687b      	ldr	r3, [r7, #4]
 800a6a8:	2201      	movs	r2, #1
 800a6aa:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif

      if (pdev->dev_remote_wakeup)
 800a6ac:	687b      	ldr	r3, [r7, #4]
 800a6ae:	f8d3 32a4 	ldr.w	r3, [r3, #676]	; 0x2a4
 800a6b2:	2b00      	cmp	r3, #0
 800a6b4:	d005      	beq.n	800a6c2 <USBD_GetStatus+0x44>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800a6b6:	687b      	ldr	r3, [r7, #4]
 800a6b8:	68db      	ldr	r3, [r3, #12]
 800a6ba:	f043 0202 	orr.w	r2, r3, #2
 800a6be:	687b      	ldr	r3, [r7, #4]
 800a6c0:	60da      	str	r2, [r3, #12]
      }

      USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config_status, 2U);
 800a6c2:	687b      	ldr	r3, [r7, #4]
 800a6c4:	330c      	adds	r3, #12
 800a6c6:	2202      	movs	r2, #2
 800a6c8:	4619      	mov	r1, r3
 800a6ca:	6878      	ldr	r0, [r7, #4]
 800a6cc:	f000 f8e5 	bl	800a89a <USBD_CtlSendData>
      break;
 800a6d0:	e004      	b.n	800a6dc <USBD_GetStatus+0x5e>

    default:
      USBD_CtlError(pdev, req);
 800a6d2:	6839      	ldr	r1, [r7, #0]
 800a6d4:	6878      	ldr	r0, [r7, #4]
 800a6d6:	f000 f876 	bl	800a7c6 <USBD_CtlError>
      break;
 800a6da:	bf00      	nop
  }
}
 800a6dc:	bf00      	nop
 800a6de:	3708      	adds	r7, #8
 800a6e0:	46bd      	mov	sp, r7
 800a6e2:	bd80      	pop	{r7, pc}

0800a6e4 <USBD_SetFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetFeature(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 800a6e4:	b580      	push	{r7, lr}
 800a6e6:	b082      	sub	sp, #8
 800a6e8:	af00      	add	r7, sp, #0
 800a6ea:	6078      	str	r0, [r7, #4]
 800a6ec:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800a6ee:	683b      	ldr	r3, [r7, #0]
 800a6f0:	885b      	ldrh	r3, [r3, #2]
 800a6f2:	2b01      	cmp	r3, #1
 800a6f4:	d106      	bne.n	800a704 <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 800a6f6:	687b      	ldr	r3, [r7, #4]
 800a6f8:	2201      	movs	r2, #1
 800a6fa:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
    USBD_CtlSendStatus(pdev);
 800a6fe:	6878      	ldr	r0, [r7, #4]
 800a700:	f000 f929 	bl	800a956 <USBD_CtlSendStatus>
  }
}
 800a704:	bf00      	nop
 800a706:	3708      	adds	r7, #8
 800a708:	46bd      	mov	sp, r7
 800a70a:	bd80      	pop	{r7, pc}

0800a70c <USBD_ClrFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 800a70c:	b580      	push	{r7, lr}
 800a70e:	b082      	sub	sp, #8
 800a710:	af00      	add	r7, sp, #0
 800a712:	6078      	str	r0, [r7, #4]
 800a714:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800a716:	687b      	ldr	r3, [r7, #4]
 800a718:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a71c:	3b01      	subs	r3, #1
 800a71e:	2b02      	cmp	r3, #2
 800a720:	d80b      	bhi.n	800a73a <USBD_ClrFeature+0x2e>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800a722:	683b      	ldr	r3, [r7, #0]
 800a724:	885b      	ldrh	r3, [r3, #2]
 800a726:	2b01      	cmp	r3, #1
 800a728:	d10c      	bne.n	800a744 <USBD_ClrFeature+0x38>
      {
        pdev->dev_remote_wakeup = 0U;
 800a72a:	687b      	ldr	r3, [r7, #4]
 800a72c:	2200      	movs	r2, #0
 800a72e:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
        USBD_CtlSendStatus(pdev);
 800a732:	6878      	ldr	r0, [r7, #4]
 800a734:	f000 f90f 	bl	800a956 <USBD_CtlSendStatus>
      }
      break;
 800a738:	e004      	b.n	800a744 <USBD_ClrFeature+0x38>

    default:
      USBD_CtlError(pdev, req);
 800a73a:	6839      	ldr	r1, [r7, #0]
 800a73c:	6878      	ldr	r0, [r7, #4]
 800a73e:	f000 f842 	bl	800a7c6 <USBD_CtlError>
      break;
 800a742:	e000      	b.n	800a746 <USBD_ClrFeature+0x3a>
      break;
 800a744:	bf00      	nop
  }
}
 800a746:	bf00      	nop
 800a748:	3708      	adds	r7, #8
 800a74a:	46bd      	mov	sp, r7
 800a74c:	bd80      	pop	{r7, pc}

0800a74e <USBD_ParseSetupRequest>:
* @param  req: usb request
* @retval None
*/

void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800a74e:	b480      	push	{r7}
 800a750:	b083      	sub	sp, #12
 800a752:	af00      	add	r7, sp, #0
 800a754:	6078      	str	r0, [r7, #4]
 800a756:	6039      	str	r1, [r7, #0]
  req->bmRequest = *(uint8_t *)(pdata);
 800a758:	683b      	ldr	r3, [r7, #0]
 800a75a:	781a      	ldrb	r2, [r3, #0]
 800a75c:	687b      	ldr	r3, [r7, #4]
 800a75e:	701a      	strb	r2, [r3, #0]
  req->bRequest = *(uint8_t *)(pdata + 1U);
 800a760:	683b      	ldr	r3, [r7, #0]
 800a762:	785a      	ldrb	r2, [r3, #1]
 800a764:	687b      	ldr	r3, [r7, #4]
 800a766:	705a      	strb	r2, [r3, #1]
  req->wValue = SWAPBYTE(pdata + 2U);
 800a768:	683b      	ldr	r3, [r7, #0]
 800a76a:	3302      	adds	r3, #2
 800a76c:	781b      	ldrb	r3, [r3, #0]
 800a76e:	b29a      	uxth	r2, r3
 800a770:	683b      	ldr	r3, [r7, #0]
 800a772:	3303      	adds	r3, #3
 800a774:	781b      	ldrb	r3, [r3, #0]
 800a776:	b29b      	uxth	r3, r3
 800a778:	021b      	lsls	r3, r3, #8
 800a77a:	b29b      	uxth	r3, r3
 800a77c:	4413      	add	r3, r2
 800a77e:	b29a      	uxth	r2, r3
 800a780:	687b      	ldr	r3, [r7, #4]
 800a782:	805a      	strh	r2, [r3, #2]
  req->wIndex = SWAPBYTE(pdata + 4U);
 800a784:	683b      	ldr	r3, [r7, #0]
 800a786:	3304      	adds	r3, #4
 800a788:	781b      	ldrb	r3, [r3, #0]
 800a78a:	b29a      	uxth	r2, r3
 800a78c:	683b      	ldr	r3, [r7, #0]
 800a78e:	3305      	adds	r3, #5
 800a790:	781b      	ldrb	r3, [r3, #0]
 800a792:	b29b      	uxth	r3, r3
 800a794:	021b      	lsls	r3, r3, #8
 800a796:	b29b      	uxth	r3, r3
 800a798:	4413      	add	r3, r2
 800a79a:	b29a      	uxth	r2, r3
 800a79c:	687b      	ldr	r3, [r7, #4]
 800a79e:	809a      	strh	r2, [r3, #4]
  req->wLength = SWAPBYTE(pdata + 6U);
 800a7a0:	683b      	ldr	r3, [r7, #0]
 800a7a2:	3306      	adds	r3, #6
 800a7a4:	781b      	ldrb	r3, [r3, #0]
 800a7a6:	b29a      	uxth	r2, r3
 800a7a8:	683b      	ldr	r3, [r7, #0]
 800a7aa:	3307      	adds	r3, #7
 800a7ac:	781b      	ldrb	r3, [r3, #0]
 800a7ae:	b29b      	uxth	r3, r3
 800a7b0:	021b      	lsls	r3, r3, #8
 800a7b2:	b29b      	uxth	r3, r3
 800a7b4:	4413      	add	r3, r2
 800a7b6:	b29a      	uxth	r2, r3
 800a7b8:	687b      	ldr	r3, [r7, #4]
 800a7ba:	80da      	strh	r2, [r3, #6]

}
 800a7bc:	bf00      	nop
 800a7be:	370c      	adds	r7, #12
 800a7c0:	46bd      	mov	sp, r7
 800a7c2:	bc80      	pop	{r7}
 800a7c4:	4770      	bx	lr

0800a7c6 <USBD_CtlError>:
* @retval None
*/

void USBD_CtlError(USBD_HandleTypeDef *pdev,
                   USBD_SetupReqTypedef *req)
{
 800a7c6:	b580      	push	{r7, lr}
 800a7c8:	b082      	sub	sp, #8
 800a7ca:	af00      	add	r7, sp, #0
 800a7cc:	6078      	str	r0, [r7, #4]
 800a7ce:	6039      	str	r1, [r7, #0]
  USBD_LL_StallEP(pdev, 0x80U);
 800a7d0:	2180      	movs	r1, #128	; 0x80
 800a7d2:	6878      	ldr	r0, [r7, #4]
 800a7d4:	f000 fcd6 	bl	800b184 <USBD_LL_StallEP>
  USBD_LL_StallEP(pdev, 0U);
 800a7d8:	2100      	movs	r1, #0
 800a7da:	6878      	ldr	r0, [r7, #4]
 800a7dc:	f000 fcd2 	bl	800b184 <USBD_LL_StallEP>
}
 800a7e0:	bf00      	nop
 800a7e2:	3708      	adds	r7, #8
 800a7e4:	46bd      	mov	sp, r7
 800a7e6:	bd80      	pop	{r7, pc}

0800a7e8 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800a7e8:	b580      	push	{r7, lr}
 800a7ea:	b086      	sub	sp, #24
 800a7ec:	af00      	add	r7, sp, #0
 800a7ee:	60f8      	str	r0, [r7, #12]
 800a7f0:	60b9      	str	r1, [r7, #8]
 800a7f2:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800a7f4:	2300      	movs	r3, #0
 800a7f6:	75fb      	strb	r3, [r7, #23]

  if (desc != NULL)
 800a7f8:	68fb      	ldr	r3, [r7, #12]
 800a7fa:	2b00      	cmp	r3, #0
 800a7fc:	d032      	beq.n	800a864 <USBD_GetString+0x7c>
  {
    *len = (uint16_t)USBD_GetLen(desc) * 2U + 2U;
 800a7fe:	68f8      	ldr	r0, [r7, #12]
 800a800:	f000 f834 	bl	800a86c <USBD_GetLen>
 800a804:	4603      	mov	r3, r0
 800a806:	3301      	adds	r3, #1
 800a808:	b29b      	uxth	r3, r3
 800a80a:	005b      	lsls	r3, r3, #1
 800a80c:	b29a      	uxth	r2, r3
 800a80e:	687b      	ldr	r3, [r7, #4]
 800a810:	801a      	strh	r2, [r3, #0]
    unicode[idx++] = *(uint8_t *)(void *)len;
 800a812:	7dfb      	ldrb	r3, [r7, #23]
 800a814:	1c5a      	adds	r2, r3, #1
 800a816:	75fa      	strb	r2, [r7, #23]
 800a818:	461a      	mov	r2, r3
 800a81a:	68bb      	ldr	r3, [r7, #8]
 800a81c:	4413      	add	r3, r2
 800a81e:	687a      	ldr	r2, [r7, #4]
 800a820:	7812      	ldrb	r2, [r2, #0]
 800a822:	701a      	strb	r2, [r3, #0]
    unicode[idx++] = USB_DESC_TYPE_STRING;
 800a824:	7dfb      	ldrb	r3, [r7, #23]
 800a826:	1c5a      	adds	r2, r3, #1
 800a828:	75fa      	strb	r2, [r7, #23]
 800a82a:	461a      	mov	r2, r3
 800a82c:	68bb      	ldr	r3, [r7, #8]
 800a82e:	4413      	add	r3, r2
 800a830:	2203      	movs	r2, #3
 800a832:	701a      	strb	r2, [r3, #0]

    while (*desc != '\0')
 800a834:	e012      	b.n	800a85c <USBD_GetString+0x74>
    {
      unicode[idx++] = *desc++;
 800a836:	68fb      	ldr	r3, [r7, #12]
 800a838:	1c5a      	adds	r2, r3, #1
 800a83a:	60fa      	str	r2, [r7, #12]
 800a83c:	7dfa      	ldrb	r2, [r7, #23]
 800a83e:	1c51      	adds	r1, r2, #1
 800a840:	75f9      	strb	r1, [r7, #23]
 800a842:	4611      	mov	r1, r2
 800a844:	68ba      	ldr	r2, [r7, #8]
 800a846:	440a      	add	r2, r1
 800a848:	781b      	ldrb	r3, [r3, #0]
 800a84a:	7013      	strb	r3, [r2, #0]
      unicode[idx++] =  0U;
 800a84c:	7dfb      	ldrb	r3, [r7, #23]
 800a84e:	1c5a      	adds	r2, r3, #1
 800a850:	75fa      	strb	r2, [r7, #23]
 800a852:	461a      	mov	r2, r3
 800a854:	68bb      	ldr	r3, [r7, #8]
 800a856:	4413      	add	r3, r2
 800a858:	2200      	movs	r2, #0
 800a85a:	701a      	strb	r2, [r3, #0]
    while (*desc != '\0')
 800a85c:	68fb      	ldr	r3, [r7, #12]
 800a85e:	781b      	ldrb	r3, [r3, #0]
 800a860:	2b00      	cmp	r3, #0
 800a862:	d1e8      	bne.n	800a836 <USBD_GetString+0x4e>
    }
  }
}
 800a864:	bf00      	nop
 800a866:	3718      	adds	r7, #24
 800a868:	46bd      	mov	sp, r7
 800a86a:	bd80      	pop	{r7, pc}

0800a86c <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800a86c:	b480      	push	{r7}
 800a86e:	b085      	sub	sp, #20
 800a870:	af00      	add	r7, sp, #0
 800a872:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800a874:	2300      	movs	r3, #0
 800a876:	73fb      	strb	r3, [r7, #15]

  while (*buf != '\0')
 800a878:	e005      	b.n	800a886 <USBD_GetLen+0x1a>
  {
    len++;
 800a87a:	7bfb      	ldrb	r3, [r7, #15]
 800a87c:	3301      	adds	r3, #1
 800a87e:	73fb      	strb	r3, [r7, #15]
    buf++;
 800a880:	687b      	ldr	r3, [r7, #4]
 800a882:	3301      	adds	r3, #1
 800a884:	607b      	str	r3, [r7, #4]
  while (*buf != '\0')
 800a886:	687b      	ldr	r3, [r7, #4]
 800a888:	781b      	ldrb	r3, [r3, #0]
 800a88a:	2b00      	cmp	r3, #0
 800a88c:	d1f5      	bne.n	800a87a <USBD_GetLen+0xe>
  }

  return len;
 800a88e:	7bfb      	ldrb	r3, [r7, #15]
}
 800a890:	4618      	mov	r0, r3
 800a892:	3714      	adds	r7, #20
 800a894:	46bd      	mov	sp, r7
 800a896:	bc80      	pop	{r7}
 800a898:	4770      	bx	lr

0800a89a <USBD_CtlSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint16_t len)
{
 800a89a:	b580      	push	{r7, lr}
 800a89c:	b084      	sub	sp, #16
 800a89e:	af00      	add	r7, sp, #0
 800a8a0:	60f8      	str	r0, [r7, #12]
 800a8a2:	60b9      	str	r1, [r7, #8]
 800a8a4:	4613      	mov	r3, r2
 800a8a6:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800a8a8:	68fb      	ldr	r3, [r7, #12]
 800a8aa:	2202      	movs	r2, #2
 800a8ac:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_in[0].total_length = len;
 800a8b0:	88fa      	ldrh	r2, [r7, #6]
 800a8b2:	68fb      	ldr	r3, [r7, #12]
 800a8b4:	61da      	str	r2, [r3, #28]
  pdev->ep_in[0].rem_length   = len;
 800a8b6:	88fa      	ldrh	r2, [r7, #6]
 800a8b8:	68fb      	ldr	r3, [r7, #12]
 800a8ba:	621a      	str	r2, [r3, #32]

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800a8bc:	88fb      	ldrh	r3, [r7, #6]
 800a8be:	68ba      	ldr	r2, [r7, #8]
 800a8c0:	2100      	movs	r1, #0
 800a8c2:	68f8      	ldr	r0, [r7, #12]
 800a8c4:	f000 fce6 	bl	800b294 <USBD_LL_Transmit>

  return USBD_OK;
 800a8c8:	2300      	movs	r3, #0
}
 800a8ca:	4618      	mov	r0, r3
 800a8cc:	3710      	adds	r7, #16
 800a8ce:	46bd      	mov	sp, r7
 800a8d0:	bd80      	pop	{r7, pc}

0800a8d2 <USBD_CtlContinueSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint16_t len)
{
 800a8d2:	b580      	push	{r7, lr}
 800a8d4:	b084      	sub	sp, #16
 800a8d6:	af00      	add	r7, sp, #0
 800a8d8:	60f8      	str	r0, [r7, #12]
 800a8da:	60b9      	str	r1, [r7, #8]
 800a8dc:	4613      	mov	r3, r2
 800a8de:	80fb      	strh	r3, [r7, #6]
  /* Start the next transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800a8e0:	88fb      	ldrh	r3, [r7, #6]
 800a8e2:	68ba      	ldr	r2, [r7, #8]
 800a8e4:	2100      	movs	r1, #0
 800a8e6:	68f8      	ldr	r0, [r7, #12]
 800a8e8:	f000 fcd4 	bl	800b294 <USBD_LL_Transmit>

  return USBD_OK;
 800a8ec:	2300      	movs	r3, #0
}
 800a8ee:	4618      	mov	r0, r3
 800a8f0:	3710      	adds	r7, #16
 800a8f2:	46bd      	mov	sp, r7
 800a8f4:	bd80      	pop	{r7, pc}

0800a8f6 <USBD_CtlPrepareRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint16_t len)
{
 800a8f6:	b580      	push	{r7, lr}
 800a8f8:	b084      	sub	sp, #16
 800a8fa:	af00      	add	r7, sp, #0
 800a8fc:	60f8      	str	r0, [r7, #12]
 800a8fe:	60b9      	str	r1, [r7, #8]
 800a900:	4613      	mov	r3, r2
 800a902:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800a904:	68fb      	ldr	r3, [r7, #12]
 800a906:	2203      	movs	r2, #3
 800a908:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_out[0].total_length = len;
 800a90c:	88fa      	ldrh	r2, [r7, #6]
 800a90e:	68fb      	ldr	r3, [r7, #12]
 800a910:	f8c3 215c 	str.w	r2, [r3, #348]	; 0x15c
  pdev->ep_out[0].rem_length   = len;
 800a914:	88fa      	ldrh	r2, [r7, #6]
 800a916:	68fb      	ldr	r3, [r7, #12]
 800a918:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800a91c:	88fb      	ldrh	r3, [r7, #6]
 800a91e:	68ba      	ldr	r2, [r7, #8]
 800a920:	2100      	movs	r1, #0
 800a922:	68f8      	ldr	r0, [r7, #12]
 800a924:	f000 fcd9 	bl	800b2da <USBD_LL_PrepareReceive>

  return USBD_OK;
 800a928:	2300      	movs	r3, #0
}
 800a92a:	4618      	mov	r0, r3
 800a92c:	3710      	adds	r7, #16
 800a92e:	46bd      	mov	sp, r7
 800a930:	bd80      	pop	{r7, pc}

0800a932 <USBD_CtlContinueRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint16_t len)
{
 800a932:	b580      	push	{r7, lr}
 800a934:	b084      	sub	sp, #16
 800a936:	af00      	add	r7, sp, #0
 800a938:	60f8      	str	r0, [r7, #12]
 800a93a:	60b9      	str	r1, [r7, #8]
 800a93c:	4613      	mov	r3, r2
 800a93e:	80fb      	strh	r3, [r7, #6]
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800a940:	88fb      	ldrh	r3, [r7, #6]
 800a942:	68ba      	ldr	r2, [r7, #8]
 800a944:	2100      	movs	r1, #0
 800a946:	68f8      	ldr	r0, [r7, #12]
 800a948:	f000 fcc7 	bl	800b2da <USBD_LL_PrepareReceive>

  return USBD_OK;
 800a94c:	2300      	movs	r3, #0
}
 800a94e:	4618      	mov	r0, r3
 800a950:	3710      	adds	r7, #16
 800a952:	46bd      	mov	sp, r7
 800a954:	bd80      	pop	{r7, pc}

0800a956 <USBD_CtlSendStatus>:
*         send zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800a956:	b580      	push	{r7, lr}
 800a958:	b082      	sub	sp, #8
 800a95a:	af00      	add	r7, sp, #0
 800a95c:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800a95e:	687b      	ldr	r3, [r7, #4]
 800a960:	2204      	movs	r2, #4
 800a962:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800a966:	2300      	movs	r3, #0
 800a968:	2200      	movs	r2, #0
 800a96a:	2100      	movs	r1, #0
 800a96c:	6878      	ldr	r0, [r7, #4]
 800a96e:	f000 fc91 	bl	800b294 <USBD_LL_Transmit>

  return USBD_OK;
 800a972:	2300      	movs	r3, #0
}
 800a974:	4618      	mov	r0, r3
 800a976:	3708      	adds	r7, #8
 800a978:	46bd      	mov	sp, r7
 800a97a:	bd80      	pop	{r7, pc}

0800a97c <USBD_CtlReceiveStatus>:
*         receive zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800a97c:	b580      	push	{r7, lr}
 800a97e:	b082      	sub	sp, #8
 800a980:	af00      	add	r7, sp, #0
 800a982:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800a984:	687b      	ldr	r3, [r7, #4]
 800a986:	2205      	movs	r2, #5
 800a988:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800a98c:	2300      	movs	r3, #0
 800a98e:	2200      	movs	r2, #0
 800a990:	2100      	movs	r1, #0
 800a992:	6878      	ldr	r0, [r7, #4]
 800a994:	f000 fca1 	bl	800b2da <USBD_LL_PrepareReceive>

  return USBD_OK;
 800a998:	2300      	movs	r3, #0
}
 800a99a:	4618      	mov	r0, r3
 800a99c:	3708      	adds	r7, #8
 800a99e:	46bd      	mov	sp, r7
 800a9a0:	bd80      	pop	{r7, pc}
	...

0800a9a4 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 800a9a4:	b580      	push	{r7, lr}
 800a9a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 800a9a8:	2200      	movs	r2, #0
 800a9aa:	4912      	ldr	r1, [pc, #72]	; (800a9f4 <MX_USB_DEVICE_Init+0x50>)
 800a9ac:	4812      	ldr	r0, [pc, #72]	; (800a9f8 <MX_USB_DEVICE_Init+0x54>)
 800a9ae:	f7fe ff26 	bl	80097fe <USBD_Init>
 800a9b2:	4603      	mov	r3, r0
 800a9b4:	2b00      	cmp	r3, #0
 800a9b6:	d001      	beq.n	800a9bc <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 800a9b8:	f7f8 f8e5 	bl	8002b86 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 800a9bc:	490f      	ldr	r1, [pc, #60]	; (800a9fc <MX_USB_DEVICE_Init+0x58>)
 800a9be:	480e      	ldr	r0, [pc, #56]	; (800a9f8 <MX_USB_DEVICE_Init+0x54>)
 800a9c0:	f7fe ff48 	bl	8009854 <USBD_RegisterClass>
 800a9c4:	4603      	mov	r3, r0
 800a9c6:	2b00      	cmp	r3, #0
 800a9c8:	d001      	beq.n	800a9ce <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 800a9ca:	f7f8 f8dc 	bl	8002b86 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 800a9ce:	490c      	ldr	r1, [pc, #48]	; (800aa00 <MX_USB_DEVICE_Init+0x5c>)
 800a9d0:	4809      	ldr	r0, [pc, #36]	; (800a9f8 <MX_USB_DEVICE_Init+0x54>)
 800a9d2:	f7fe fe79 	bl	80096c8 <USBD_CDC_RegisterInterface>
 800a9d6:	4603      	mov	r3, r0
 800a9d8:	2b00      	cmp	r3, #0
 800a9da:	d001      	beq.n	800a9e0 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 800a9dc:	f7f8 f8d3 	bl	8002b86 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 800a9e0:	4805      	ldr	r0, [pc, #20]	; (800a9f8 <MX_USB_DEVICE_Init+0x54>)
 800a9e2:	f7fe ff50 	bl	8009886 <USBD_Start>
 800a9e6:	4603      	mov	r3, r0
 800a9e8:	2b00      	cmp	r3, #0
 800a9ea:	d001      	beq.n	800a9f0 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 800a9ec:	f7f8 f8cb 	bl	8002b86 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 800a9f0:	bf00      	nop
 800a9f2:	bd80      	pop	{r7, pc}
 800a9f4:	20000178 	.word	0x20000178
 800a9f8:	20000aec 	.word	0x20000aec
 800a9fc:	20000064 	.word	0x20000064
 800aa00:	20000168 	.word	0x20000168

0800aa04 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 800aa04:	b580      	push	{r7, lr}
 800aa06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 800aa08:	2200      	movs	r2, #0
 800aa0a:	4905      	ldr	r1, [pc, #20]	; (800aa20 <CDC_Init_FS+0x1c>)
 800aa0c:	4805      	ldr	r0, [pc, #20]	; (800aa24 <CDC_Init_FS+0x20>)
 800aa0e:	f7fe fe71 	bl	80096f4 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800aa12:	4905      	ldr	r1, [pc, #20]	; (800aa28 <CDC_Init_FS+0x24>)
 800aa14:	4803      	ldr	r0, [pc, #12]	; (800aa24 <CDC_Init_FS+0x20>)
 800aa16:	f7fe fe86 	bl	8009726 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 800aa1a:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 800aa1c:	4618      	mov	r0, r3
 800aa1e:	bd80      	pop	{r7, pc}
 800aa20:	200011b0 	.word	0x200011b0
 800aa24:	20000aec 	.word	0x20000aec
 800aa28:	20000db0 	.word	0x20000db0

0800aa2c <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 800aa2c:	b480      	push	{r7}
 800aa2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 800aa30:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800aa32:	4618      	mov	r0, r3
 800aa34:	46bd      	mov	sp, r7
 800aa36:	bc80      	pop	{r7}
 800aa38:	4770      	bx	lr
	...

0800aa3c <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 800aa3c:	b480      	push	{r7}
 800aa3e:	b083      	sub	sp, #12
 800aa40:	af00      	add	r7, sp, #0
 800aa42:	4603      	mov	r3, r0
 800aa44:	6039      	str	r1, [r7, #0]
 800aa46:	71fb      	strb	r3, [r7, #7]
 800aa48:	4613      	mov	r3, r2
 800aa4a:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 800aa4c:	79fb      	ldrb	r3, [r7, #7]
 800aa4e:	2b23      	cmp	r3, #35	; 0x23
 800aa50:	d84a      	bhi.n	800aae8 <CDC_Control_FS+0xac>
 800aa52:	a201      	add	r2, pc, #4	; (adr r2, 800aa58 <CDC_Control_FS+0x1c>)
 800aa54:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800aa58:	0800aae9 	.word	0x0800aae9
 800aa5c:	0800aae9 	.word	0x0800aae9
 800aa60:	0800aae9 	.word	0x0800aae9
 800aa64:	0800aae9 	.word	0x0800aae9
 800aa68:	0800aae9 	.word	0x0800aae9
 800aa6c:	0800aae9 	.word	0x0800aae9
 800aa70:	0800aae9 	.word	0x0800aae9
 800aa74:	0800aae9 	.word	0x0800aae9
 800aa78:	0800aae9 	.word	0x0800aae9
 800aa7c:	0800aae9 	.word	0x0800aae9
 800aa80:	0800aae9 	.word	0x0800aae9
 800aa84:	0800aae9 	.word	0x0800aae9
 800aa88:	0800aae9 	.word	0x0800aae9
 800aa8c:	0800aae9 	.word	0x0800aae9
 800aa90:	0800aae9 	.word	0x0800aae9
 800aa94:	0800aae9 	.word	0x0800aae9
 800aa98:	0800aae9 	.word	0x0800aae9
 800aa9c:	0800aae9 	.word	0x0800aae9
 800aaa0:	0800aae9 	.word	0x0800aae9
 800aaa4:	0800aae9 	.word	0x0800aae9
 800aaa8:	0800aae9 	.word	0x0800aae9
 800aaac:	0800aae9 	.word	0x0800aae9
 800aab0:	0800aae9 	.word	0x0800aae9
 800aab4:	0800aae9 	.word	0x0800aae9
 800aab8:	0800aae9 	.word	0x0800aae9
 800aabc:	0800aae9 	.word	0x0800aae9
 800aac0:	0800aae9 	.word	0x0800aae9
 800aac4:	0800aae9 	.word	0x0800aae9
 800aac8:	0800aae9 	.word	0x0800aae9
 800aacc:	0800aae9 	.word	0x0800aae9
 800aad0:	0800aae9 	.word	0x0800aae9
 800aad4:	0800aae9 	.word	0x0800aae9
 800aad8:	0800aae9 	.word	0x0800aae9
 800aadc:	0800aae9 	.word	0x0800aae9
 800aae0:	0800aae9 	.word	0x0800aae9
 800aae4:	0800aae9 	.word	0x0800aae9
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 800aae8:	bf00      	nop
  }

  return (USBD_OK);
 800aaea:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 800aaec:	4618      	mov	r0, r3
 800aaee:	370c      	adds	r7, #12
 800aaf0:	46bd      	mov	sp, r7
 800aaf2:	bc80      	pop	{r7}
 800aaf4:	4770      	bx	lr
 800aaf6:	bf00      	nop

0800aaf8 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 800aaf8:	b580      	push	{r7, lr}
 800aafa:	b082      	sub	sp, #8
 800aafc:	af00      	add	r7, sp, #0
 800aafe:	6078      	str	r0, [r7, #4]
 800ab00:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800ab02:	6879      	ldr	r1, [r7, #4]
 800ab04:	4805      	ldr	r0, [pc, #20]	; (800ab1c <CDC_Receive_FS+0x24>)
 800ab06:	f7fe fe0e 	bl	8009726 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800ab0a:	4804      	ldr	r0, [pc, #16]	; (800ab1c <CDC_Receive_FS+0x24>)
 800ab0c:	f7fe fe4d 	bl	80097aa <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 800ab10:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800ab12:	4618      	mov	r0, r3
 800ab14:	3708      	adds	r7, #8
 800ab16:	46bd      	mov	sp, r7
 800ab18:	bd80      	pop	{r7, pc}
 800ab1a:	bf00      	nop
 800ab1c:	20000aec 	.word	0x20000aec

0800ab20 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 800ab20:	b580      	push	{r7, lr}
 800ab22:	b084      	sub	sp, #16
 800ab24:	af00      	add	r7, sp, #0
 800ab26:	6078      	str	r0, [r7, #4]
 800ab28:	460b      	mov	r3, r1
 800ab2a:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 800ab2c:	2300      	movs	r3, #0
 800ab2e:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 800ab30:	4b0d      	ldr	r3, [pc, #52]	; (800ab68 <CDC_Transmit_FS+0x48>)
 800ab32:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800ab36:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 800ab38:	68bb      	ldr	r3, [r7, #8]
 800ab3a:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800ab3e:	2b00      	cmp	r3, #0
 800ab40:	d001      	beq.n	800ab46 <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 800ab42:	2301      	movs	r3, #1
 800ab44:	e00b      	b.n	800ab5e <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 800ab46:	887b      	ldrh	r3, [r7, #2]
 800ab48:	461a      	mov	r2, r3
 800ab4a:	6879      	ldr	r1, [r7, #4]
 800ab4c:	4806      	ldr	r0, [pc, #24]	; (800ab68 <CDC_Transmit_FS+0x48>)
 800ab4e:	f7fe fdd1 	bl	80096f4 <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 800ab52:	4805      	ldr	r0, [pc, #20]	; (800ab68 <CDC_Transmit_FS+0x48>)
 800ab54:	f7fe fdfa 	bl	800974c <USBD_CDC_TransmitPacket>
 800ab58:	4603      	mov	r3, r0
 800ab5a:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 800ab5c:	7bfb      	ldrb	r3, [r7, #15]
}
 800ab5e:	4618      	mov	r0, r3
 800ab60:	3710      	adds	r7, #16
 800ab62:	46bd      	mov	sp, r7
 800ab64:	bd80      	pop	{r7, pc}
 800ab66:	bf00      	nop
 800ab68:	20000aec 	.word	0x20000aec

0800ab6c <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800ab6c:	b480      	push	{r7}
 800ab6e:	b083      	sub	sp, #12
 800ab70:	af00      	add	r7, sp, #0
 800ab72:	4603      	mov	r3, r0
 800ab74:	6039      	str	r1, [r7, #0]
 800ab76:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 800ab78:	683b      	ldr	r3, [r7, #0]
 800ab7a:	2212      	movs	r2, #18
 800ab7c:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 800ab7e:	4b03      	ldr	r3, [pc, #12]	; (800ab8c <USBD_FS_DeviceDescriptor+0x20>)
}
 800ab80:	4618      	mov	r0, r3
 800ab82:	370c      	adds	r7, #12
 800ab84:	46bd      	mov	sp, r7
 800ab86:	bc80      	pop	{r7}
 800ab88:	4770      	bx	lr
 800ab8a:	bf00      	nop
 800ab8c:	20000194 	.word	0x20000194

0800ab90 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800ab90:	b480      	push	{r7}
 800ab92:	b083      	sub	sp, #12
 800ab94:	af00      	add	r7, sp, #0
 800ab96:	4603      	mov	r3, r0
 800ab98:	6039      	str	r1, [r7, #0]
 800ab9a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800ab9c:	683b      	ldr	r3, [r7, #0]
 800ab9e:	2204      	movs	r2, #4
 800aba0:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800aba2:	4b03      	ldr	r3, [pc, #12]	; (800abb0 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 800aba4:	4618      	mov	r0, r3
 800aba6:	370c      	adds	r7, #12
 800aba8:	46bd      	mov	sp, r7
 800abaa:	bc80      	pop	{r7}
 800abac:	4770      	bx	lr
 800abae:	bf00      	nop
 800abb0:	200001a8 	.word	0x200001a8

0800abb4 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800abb4:	b580      	push	{r7, lr}
 800abb6:	b082      	sub	sp, #8
 800abb8:	af00      	add	r7, sp, #0
 800abba:	4603      	mov	r3, r0
 800abbc:	6039      	str	r1, [r7, #0]
 800abbe:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800abc0:	79fb      	ldrb	r3, [r7, #7]
 800abc2:	2b00      	cmp	r3, #0
 800abc4:	d105      	bne.n	800abd2 <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800abc6:	683a      	ldr	r2, [r7, #0]
 800abc8:	4907      	ldr	r1, [pc, #28]	; (800abe8 <USBD_FS_ProductStrDescriptor+0x34>)
 800abca:	4808      	ldr	r0, [pc, #32]	; (800abec <USBD_FS_ProductStrDescriptor+0x38>)
 800abcc:	f7ff fe0c 	bl	800a7e8 <USBD_GetString>
 800abd0:	e004      	b.n	800abdc <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800abd2:	683a      	ldr	r2, [r7, #0]
 800abd4:	4904      	ldr	r1, [pc, #16]	; (800abe8 <USBD_FS_ProductStrDescriptor+0x34>)
 800abd6:	4805      	ldr	r0, [pc, #20]	; (800abec <USBD_FS_ProductStrDescriptor+0x38>)
 800abd8:	f7ff fe06 	bl	800a7e8 <USBD_GetString>
  }
  return USBD_StrDesc;
 800abdc:	4b02      	ldr	r3, [pc, #8]	; (800abe8 <USBD_FS_ProductStrDescriptor+0x34>)
}
 800abde:	4618      	mov	r0, r3
 800abe0:	3708      	adds	r7, #8
 800abe2:	46bd      	mov	sp, r7
 800abe4:	bd80      	pop	{r7, pc}
 800abe6:	bf00      	nop
 800abe8:	200015b0 	.word	0x200015b0
 800abec:	0800e0fc 	.word	0x0800e0fc

0800abf0 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800abf0:	b580      	push	{r7, lr}
 800abf2:	b082      	sub	sp, #8
 800abf4:	af00      	add	r7, sp, #0
 800abf6:	4603      	mov	r3, r0
 800abf8:	6039      	str	r1, [r7, #0]
 800abfa:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800abfc:	683a      	ldr	r2, [r7, #0]
 800abfe:	4904      	ldr	r1, [pc, #16]	; (800ac10 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 800ac00:	4804      	ldr	r0, [pc, #16]	; (800ac14 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 800ac02:	f7ff fdf1 	bl	800a7e8 <USBD_GetString>
  return USBD_StrDesc;
 800ac06:	4b02      	ldr	r3, [pc, #8]	; (800ac10 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 800ac08:	4618      	mov	r0, r3
 800ac0a:	3708      	adds	r7, #8
 800ac0c:	46bd      	mov	sp, r7
 800ac0e:	bd80      	pop	{r7, pc}
 800ac10:	200015b0 	.word	0x200015b0
 800ac14:	0800e114 	.word	0x0800e114

0800ac18 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800ac18:	b580      	push	{r7, lr}
 800ac1a:	b082      	sub	sp, #8
 800ac1c:	af00      	add	r7, sp, #0
 800ac1e:	4603      	mov	r3, r0
 800ac20:	6039      	str	r1, [r7, #0]
 800ac22:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800ac24:	683b      	ldr	r3, [r7, #0]
 800ac26:	221a      	movs	r2, #26
 800ac28:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800ac2a:	f000 f843 	bl	800acb4 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 800ac2e:	4b02      	ldr	r3, [pc, #8]	; (800ac38 <USBD_FS_SerialStrDescriptor+0x20>)
}
 800ac30:	4618      	mov	r0, r3
 800ac32:	3708      	adds	r7, #8
 800ac34:	46bd      	mov	sp, r7
 800ac36:	bd80      	pop	{r7, pc}
 800ac38:	200001ac 	.word	0x200001ac

0800ac3c <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800ac3c:	b580      	push	{r7, lr}
 800ac3e:	b082      	sub	sp, #8
 800ac40:	af00      	add	r7, sp, #0
 800ac42:	4603      	mov	r3, r0
 800ac44:	6039      	str	r1, [r7, #0]
 800ac46:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800ac48:	79fb      	ldrb	r3, [r7, #7]
 800ac4a:	2b00      	cmp	r3, #0
 800ac4c:	d105      	bne.n	800ac5a <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800ac4e:	683a      	ldr	r2, [r7, #0]
 800ac50:	4907      	ldr	r1, [pc, #28]	; (800ac70 <USBD_FS_ConfigStrDescriptor+0x34>)
 800ac52:	4808      	ldr	r0, [pc, #32]	; (800ac74 <USBD_FS_ConfigStrDescriptor+0x38>)
 800ac54:	f7ff fdc8 	bl	800a7e8 <USBD_GetString>
 800ac58:	e004      	b.n	800ac64 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800ac5a:	683a      	ldr	r2, [r7, #0]
 800ac5c:	4904      	ldr	r1, [pc, #16]	; (800ac70 <USBD_FS_ConfigStrDescriptor+0x34>)
 800ac5e:	4805      	ldr	r0, [pc, #20]	; (800ac74 <USBD_FS_ConfigStrDescriptor+0x38>)
 800ac60:	f7ff fdc2 	bl	800a7e8 <USBD_GetString>
  }
  return USBD_StrDesc;
 800ac64:	4b02      	ldr	r3, [pc, #8]	; (800ac70 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 800ac66:	4618      	mov	r0, r3
 800ac68:	3708      	adds	r7, #8
 800ac6a:	46bd      	mov	sp, r7
 800ac6c:	bd80      	pop	{r7, pc}
 800ac6e:	bf00      	nop
 800ac70:	200015b0 	.word	0x200015b0
 800ac74:	0800e128 	.word	0x0800e128

0800ac78 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800ac78:	b580      	push	{r7, lr}
 800ac7a:	b082      	sub	sp, #8
 800ac7c:	af00      	add	r7, sp, #0
 800ac7e:	4603      	mov	r3, r0
 800ac80:	6039      	str	r1, [r7, #0]
 800ac82:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800ac84:	79fb      	ldrb	r3, [r7, #7]
 800ac86:	2b00      	cmp	r3, #0
 800ac88:	d105      	bne.n	800ac96 <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800ac8a:	683a      	ldr	r2, [r7, #0]
 800ac8c:	4907      	ldr	r1, [pc, #28]	; (800acac <USBD_FS_InterfaceStrDescriptor+0x34>)
 800ac8e:	4808      	ldr	r0, [pc, #32]	; (800acb0 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800ac90:	f7ff fdaa 	bl	800a7e8 <USBD_GetString>
 800ac94:	e004      	b.n	800aca0 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800ac96:	683a      	ldr	r2, [r7, #0]
 800ac98:	4904      	ldr	r1, [pc, #16]	; (800acac <USBD_FS_InterfaceStrDescriptor+0x34>)
 800ac9a:	4805      	ldr	r0, [pc, #20]	; (800acb0 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800ac9c:	f7ff fda4 	bl	800a7e8 <USBD_GetString>
  }
  return USBD_StrDesc;
 800aca0:	4b02      	ldr	r3, [pc, #8]	; (800acac <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 800aca2:	4618      	mov	r0, r3
 800aca4:	3708      	adds	r7, #8
 800aca6:	46bd      	mov	sp, r7
 800aca8:	bd80      	pop	{r7, pc}
 800acaa:	bf00      	nop
 800acac:	200015b0 	.word	0x200015b0
 800acb0:	0800e134 	.word	0x0800e134

0800acb4 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800acb4:	b580      	push	{r7, lr}
 800acb6:	b084      	sub	sp, #16
 800acb8:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800acba:	4b0f      	ldr	r3, [pc, #60]	; (800acf8 <Get_SerialNum+0x44>)
 800acbc:	681b      	ldr	r3, [r3, #0]
 800acbe:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800acc0:	4b0e      	ldr	r3, [pc, #56]	; (800acfc <Get_SerialNum+0x48>)
 800acc2:	681b      	ldr	r3, [r3, #0]
 800acc4:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800acc6:	4b0e      	ldr	r3, [pc, #56]	; (800ad00 <Get_SerialNum+0x4c>)
 800acc8:	681b      	ldr	r3, [r3, #0]
 800acca:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800accc:	68fa      	ldr	r2, [r7, #12]
 800acce:	687b      	ldr	r3, [r7, #4]
 800acd0:	4413      	add	r3, r2
 800acd2:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800acd4:	68fb      	ldr	r3, [r7, #12]
 800acd6:	2b00      	cmp	r3, #0
 800acd8:	d009      	beq.n	800acee <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800acda:	2208      	movs	r2, #8
 800acdc:	4909      	ldr	r1, [pc, #36]	; (800ad04 <Get_SerialNum+0x50>)
 800acde:	68f8      	ldr	r0, [r7, #12]
 800ace0:	f000 f814 	bl	800ad0c <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800ace4:	2204      	movs	r2, #4
 800ace6:	4908      	ldr	r1, [pc, #32]	; (800ad08 <Get_SerialNum+0x54>)
 800ace8:	68b8      	ldr	r0, [r7, #8]
 800acea:	f000 f80f 	bl	800ad0c <IntToUnicode>
  }
}
 800acee:	bf00      	nop
 800acf0:	3710      	adds	r7, #16
 800acf2:	46bd      	mov	sp, r7
 800acf4:	bd80      	pop	{r7, pc}
 800acf6:	bf00      	nop
 800acf8:	1fff7a10 	.word	0x1fff7a10
 800acfc:	1fff7a14 	.word	0x1fff7a14
 800ad00:	1fff7a18 	.word	0x1fff7a18
 800ad04:	200001ae 	.word	0x200001ae
 800ad08:	200001be 	.word	0x200001be

0800ad0c <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800ad0c:	b480      	push	{r7}
 800ad0e:	b087      	sub	sp, #28
 800ad10:	af00      	add	r7, sp, #0
 800ad12:	60f8      	str	r0, [r7, #12]
 800ad14:	60b9      	str	r1, [r7, #8]
 800ad16:	4613      	mov	r3, r2
 800ad18:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800ad1a:	2300      	movs	r3, #0
 800ad1c:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800ad1e:	2300      	movs	r3, #0
 800ad20:	75fb      	strb	r3, [r7, #23]
 800ad22:	e027      	b.n	800ad74 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800ad24:	68fb      	ldr	r3, [r7, #12]
 800ad26:	0f1b      	lsrs	r3, r3, #28
 800ad28:	2b09      	cmp	r3, #9
 800ad2a:	d80b      	bhi.n	800ad44 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800ad2c:	68fb      	ldr	r3, [r7, #12]
 800ad2e:	0f1b      	lsrs	r3, r3, #28
 800ad30:	b2da      	uxtb	r2, r3
 800ad32:	7dfb      	ldrb	r3, [r7, #23]
 800ad34:	005b      	lsls	r3, r3, #1
 800ad36:	4619      	mov	r1, r3
 800ad38:	68bb      	ldr	r3, [r7, #8]
 800ad3a:	440b      	add	r3, r1
 800ad3c:	3230      	adds	r2, #48	; 0x30
 800ad3e:	b2d2      	uxtb	r2, r2
 800ad40:	701a      	strb	r2, [r3, #0]
 800ad42:	e00a      	b.n	800ad5a <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800ad44:	68fb      	ldr	r3, [r7, #12]
 800ad46:	0f1b      	lsrs	r3, r3, #28
 800ad48:	b2da      	uxtb	r2, r3
 800ad4a:	7dfb      	ldrb	r3, [r7, #23]
 800ad4c:	005b      	lsls	r3, r3, #1
 800ad4e:	4619      	mov	r1, r3
 800ad50:	68bb      	ldr	r3, [r7, #8]
 800ad52:	440b      	add	r3, r1
 800ad54:	3237      	adds	r2, #55	; 0x37
 800ad56:	b2d2      	uxtb	r2, r2
 800ad58:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800ad5a:	68fb      	ldr	r3, [r7, #12]
 800ad5c:	011b      	lsls	r3, r3, #4
 800ad5e:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800ad60:	7dfb      	ldrb	r3, [r7, #23]
 800ad62:	005b      	lsls	r3, r3, #1
 800ad64:	3301      	adds	r3, #1
 800ad66:	68ba      	ldr	r2, [r7, #8]
 800ad68:	4413      	add	r3, r2
 800ad6a:	2200      	movs	r2, #0
 800ad6c:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800ad6e:	7dfb      	ldrb	r3, [r7, #23]
 800ad70:	3301      	adds	r3, #1
 800ad72:	75fb      	strb	r3, [r7, #23]
 800ad74:	7dfa      	ldrb	r2, [r7, #23]
 800ad76:	79fb      	ldrb	r3, [r7, #7]
 800ad78:	429a      	cmp	r2, r3
 800ad7a:	d3d3      	bcc.n	800ad24 <IntToUnicode+0x18>
  }
}
 800ad7c:	bf00      	nop
 800ad7e:	bf00      	nop
 800ad80:	371c      	adds	r7, #28
 800ad82:	46bd      	mov	sp, r7
 800ad84:	bc80      	pop	{r7}
 800ad86:	4770      	bx	lr

0800ad88 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800ad88:	b580      	push	{r7, lr}
 800ad8a:	b08a      	sub	sp, #40	; 0x28
 800ad8c:	af00      	add	r7, sp, #0
 800ad8e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800ad90:	f107 0314 	add.w	r3, r7, #20
 800ad94:	2200      	movs	r2, #0
 800ad96:	601a      	str	r2, [r3, #0]
 800ad98:	605a      	str	r2, [r3, #4]
 800ad9a:	609a      	str	r2, [r3, #8]
 800ad9c:	60da      	str	r2, [r3, #12]
 800ad9e:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 800ada0:	687b      	ldr	r3, [r7, #4]
 800ada2:	681b      	ldr	r3, [r3, #0]
 800ada4:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800ada8:	d147      	bne.n	800ae3a <HAL_PCD_MspInit+0xb2>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800adaa:	2300      	movs	r3, #0
 800adac:	613b      	str	r3, [r7, #16]
 800adae:	4b25      	ldr	r3, [pc, #148]	; (800ae44 <HAL_PCD_MspInit+0xbc>)
 800adb0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800adb2:	4a24      	ldr	r2, [pc, #144]	; (800ae44 <HAL_PCD_MspInit+0xbc>)
 800adb4:	f043 0301 	orr.w	r3, r3, #1
 800adb8:	6313      	str	r3, [r2, #48]	; 0x30
 800adba:	4b22      	ldr	r3, [pc, #136]	; (800ae44 <HAL_PCD_MspInit+0xbc>)
 800adbc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800adbe:	f003 0301 	and.w	r3, r3, #1
 800adc2:	613b      	str	r3, [r7, #16]
 800adc4:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA9     ------> USB_OTG_FS_VBUS
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 800adc6:	f44f 7300 	mov.w	r3, #512	; 0x200
 800adca:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800adcc:	2300      	movs	r3, #0
 800adce:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800add0:	2300      	movs	r3, #0
 800add2:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800add4:	f107 0314 	add.w	r3, r7, #20
 800add8:	4619      	mov	r1, r3
 800adda:	481b      	ldr	r0, [pc, #108]	; (800ae48 <HAL_PCD_MspInit+0xc0>)
 800addc:	f7f9 fd16 	bl	800480c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 800ade0:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 800ade4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800ade6:	2302      	movs	r3, #2
 800ade8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800adea:	2300      	movs	r3, #0
 800adec:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800adee:	2303      	movs	r3, #3
 800adf0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800adf2:	230a      	movs	r3, #10
 800adf4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800adf6:	f107 0314 	add.w	r3, r7, #20
 800adfa:	4619      	mov	r1, r3
 800adfc:	4812      	ldr	r0, [pc, #72]	; (800ae48 <HAL_PCD_MspInit+0xc0>)
 800adfe:	f7f9 fd05 	bl	800480c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800ae02:	4b10      	ldr	r3, [pc, #64]	; (800ae44 <HAL_PCD_MspInit+0xbc>)
 800ae04:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800ae06:	4a0f      	ldr	r2, [pc, #60]	; (800ae44 <HAL_PCD_MspInit+0xbc>)
 800ae08:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800ae0c:	6353      	str	r3, [r2, #52]	; 0x34
 800ae0e:	2300      	movs	r3, #0
 800ae10:	60fb      	str	r3, [r7, #12]
 800ae12:	4b0c      	ldr	r3, [pc, #48]	; (800ae44 <HAL_PCD_MspInit+0xbc>)
 800ae14:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800ae16:	4a0b      	ldr	r2, [pc, #44]	; (800ae44 <HAL_PCD_MspInit+0xbc>)
 800ae18:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800ae1c:	6453      	str	r3, [r2, #68]	; 0x44
 800ae1e:	4b09      	ldr	r3, [pc, #36]	; (800ae44 <HAL_PCD_MspInit+0xbc>)
 800ae20:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800ae22:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800ae26:	60fb      	str	r3, [r7, #12]
 800ae28:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 800ae2a:	2200      	movs	r2, #0
 800ae2c:	2100      	movs	r1, #0
 800ae2e:	2043      	movs	r0, #67	; 0x43
 800ae30:	f7f9 fcb5 	bl	800479e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800ae34:	2043      	movs	r0, #67	; 0x43
 800ae36:	f7f9 fcce 	bl	80047d6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800ae3a:	bf00      	nop
 800ae3c:	3728      	adds	r7, #40	; 0x28
 800ae3e:	46bd      	mov	sp, r7
 800ae40:	bd80      	pop	{r7, pc}
 800ae42:	bf00      	nop
 800ae44:	40023800 	.word	0x40023800
 800ae48:	40020000 	.word	0x40020000

0800ae4c <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ae4c:	b580      	push	{r7, lr}
 800ae4e:	b082      	sub	sp, #8
 800ae50:	af00      	add	r7, sp, #0
 800ae52:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800ae54:	687b      	ldr	r3, [r7, #4]
 800ae56:	f8d3 2500 	ldr.w	r2, [r3, #1280]	; 0x500
 800ae5a:	687b      	ldr	r3, [r7, #4]
 800ae5c:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 800ae60:	4619      	mov	r1, r3
 800ae62:	4610      	mov	r0, r2
 800ae64:	f7fe fd57 	bl	8009916 <USBD_LL_SetupStage>
}
 800ae68:	bf00      	nop
 800ae6a:	3708      	adds	r7, #8
 800ae6c:	46bd      	mov	sp, r7
 800ae6e:	bd80      	pop	{r7, pc}

0800ae70 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ae70:	b580      	push	{r7, lr}
 800ae72:	b082      	sub	sp, #8
 800ae74:	af00      	add	r7, sp, #0
 800ae76:	6078      	str	r0, [r7, #4]
 800ae78:	460b      	mov	r3, r1
 800ae7a:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800ae7c:	687b      	ldr	r3, [r7, #4]
 800ae7e:	f8d3 0500 	ldr.w	r0, [r3, #1280]	; 0x500
 800ae82:	78fa      	ldrb	r2, [r7, #3]
 800ae84:	6879      	ldr	r1, [r7, #4]
 800ae86:	4613      	mov	r3, r2
 800ae88:	00db      	lsls	r3, r3, #3
 800ae8a:	4413      	add	r3, r2
 800ae8c:	009b      	lsls	r3, r3, #2
 800ae8e:	440b      	add	r3, r1
 800ae90:	f503 7322 	add.w	r3, r3, #648	; 0x288
 800ae94:	681a      	ldr	r2, [r3, #0]
 800ae96:	78fb      	ldrb	r3, [r7, #3]
 800ae98:	4619      	mov	r1, r3
 800ae9a:	f7fe fd89 	bl	80099b0 <USBD_LL_DataOutStage>
}
 800ae9e:	bf00      	nop
 800aea0:	3708      	adds	r7, #8
 800aea2:	46bd      	mov	sp, r7
 800aea4:	bd80      	pop	{r7, pc}

0800aea6 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800aea6:	b580      	push	{r7, lr}
 800aea8:	b082      	sub	sp, #8
 800aeaa:	af00      	add	r7, sp, #0
 800aeac:	6078      	str	r0, [r7, #4]
 800aeae:	460b      	mov	r3, r1
 800aeb0:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800aeb2:	687b      	ldr	r3, [r7, #4]
 800aeb4:	f8d3 0500 	ldr.w	r0, [r3, #1280]	; 0x500
 800aeb8:	78fa      	ldrb	r2, [r7, #3]
 800aeba:	6879      	ldr	r1, [r7, #4]
 800aebc:	4613      	mov	r3, r2
 800aebe:	00db      	lsls	r3, r3, #3
 800aec0:	4413      	add	r3, r2
 800aec2:	009b      	lsls	r3, r3, #2
 800aec4:	440b      	add	r3, r1
 800aec6:	3348      	adds	r3, #72	; 0x48
 800aec8:	681a      	ldr	r2, [r3, #0]
 800aeca:	78fb      	ldrb	r3, [r7, #3]
 800aecc:	4619      	mov	r1, r3
 800aece:	f7fe fde0 	bl	8009a92 <USBD_LL_DataInStage>
}
 800aed2:	bf00      	nop
 800aed4:	3708      	adds	r7, #8
 800aed6:	46bd      	mov	sp, r7
 800aed8:	bd80      	pop	{r7, pc}

0800aeda <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800aeda:	b580      	push	{r7, lr}
 800aedc:	b082      	sub	sp, #8
 800aede:	af00      	add	r7, sp, #0
 800aee0:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800aee2:	687b      	ldr	r3, [r7, #4]
 800aee4:	f8d3 3500 	ldr.w	r3, [r3, #1280]	; 0x500
 800aee8:	4618      	mov	r0, r3
 800aeea:	f7fe fef0 	bl	8009cce <USBD_LL_SOF>
}
 800aeee:	bf00      	nop
 800aef0:	3708      	adds	r7, #8
 800aef2:	46bd      	mov	sp, r7
 800aef4:	bd80      	pop	{r7, pc}

0800aef6 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800aef6:	b580      	push	{r7, lr}
 800aef8:	b084      	sub	sp, #16
 800aefa:	af00      	add	r7, sp, #0
 800aefc:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800aefe:	2301      	movs	r3, #1
 800af00:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 800af02:	687b      	ldr	r3, [r7, #4]
 800af04:	691b      	ldr	r3, [r3, #16]
 800af06:	2b00      	cmp	r3, #0
 800af08:	d102      	bne.n	800af10 <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 800af0a:	2300      	movs	r3, #0
 800af0c:	73fb      	strb	r3, [r7, #15]
 800af0e:	e008      	b.n	800af22 <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 800af10:	687b      	ldr	r3, [r7, #4]
 800af12:	691b      	ldr	r3, [r3, #16]
 800af14:	2b02      	cmp	r3, #2
 800af16:	d102      	bne.n	800af1e <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 800af18:	2301      	movs	r3, #1
 800af1a:	73fb      	strb	r3, [r7, #15]
 800af1c:	e001      	b.n	800af22 <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 800af1e:	f7f7 fe32 	bl	8002b86 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800af22:	687b      	ldr	r3, [r7, #4]
 800af24:	f8d3 3500 	ldr.w	r3, [r3, #1280]	; 0x500
 800af28:	7bfa      	ldrb	r2, [r7, #15]
 800af2a:	4611      	mov	r1, r2
 800af2c:	4618      	mov	r0, r3
 800af2e:	f7fe fe96 	bl	8009c5e <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800af32:	687b      	ldr	r3, [r7, #4]
 800af34:	f8d3 3500 	ldr.w	r3, [r3, #1280]	; 0x500
 800af38:	4618      	mov	r0, r3
 800af3a:	f7fe fe4f 	bl	8009bdc <USBD_LL_Reset>
}
 800af3e:	bf00      	nop
 800af40:	3710      	adds	r7, #16
 800af42:	46bd      	mov	sp, r7
 800af44:	bd80      	pop	{r7, pc}
	...

0800af48 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800af48:	b580      	push	{r7, lr}
 800af4a:	b082      	sub	sp, #8
 800af4c:	af00      	add	r7, sp, #0
 800af4e:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800af50:	687b      	ldr	r3, [r7, #4]
 800af52:	f8d3 3500 	ldr.w	r3, [r3, #1280]	; 0x500
 800af56:	4618      	mov	r0, r3
 800af58:	f7fe fe90 	bl	8009c7c <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 800af5c:	687b      	ldr	r3, [r7, #4]
 800af5e:	681b      	ldr	r3, [r3, #0]
 800af60:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800af64:	681b      	ldr	r3, [r3, #0]
 800af66:	687a      	ldr	r2, [r7, #4]
 800af68:	6812      	ldr	r2, [r2, #0]
 800af6a:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 800af6e:	f043 0301 	orr.w	r3, r3, #1
 800af72:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800af74:	687b      	ldr	r3, [r7, #4]
 800af76:	6a1b      	ldr	r3, [r3, #32]
 800af78:	2b00      	cmp	r3, #0
 800af7a:	d005      	beq.n	800af88 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800af7c:	4b04      	ldr	r3, [pc, #16]	; (800af90 <HAL_PCD_SuspendCallback+0x48>)
 800af7e:	691b      	ldr	r3, [r3, #16]
 800af80:	4a03      	ldr	r2, [pc, #12]	; (800af90 <HAL_PCD_SuspendCallback+0x48>)
 800af82:	f043 0306 	orr.w	r3, r3, #6
 800af86:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 800af88:	bf00      	nop
 800af8a:	3708      	adds	r7, #8
 800af8c:	46bd      	mov	sp, r7
 800af8e:	bd80      	pop	{r7, pc}
 800af90:	e000ed00 	.word	0xe000ed00

0800af94 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800af94:	b580      	push	{r7, lr}
 800af96:	b082      	sub	sp, #8
 800af98:	af00      	add	r7, sp, #0
 800af9a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800af9c:	687b      	ldr	r3, [r7, #4]
 800af9e:	f8d3 3500 	ldr.w	r3, [r3, #1280]	; 0x500
 800afa2:	4618      	mov	r0, r3
 800afa4:	f7fe fe7e 	bl	8009ca4 <USBD_LL_Resume>
}
 800afa8:	bf00      	nop
 800afaa:	3708      	adds	r7, #8
 800afac:	46bd      	mov	sp, r7
 800afae:	bd80      	pop	{r7, pc}

0800afb0 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800afb0:	b580      	push	{r7, lr}
 800afb2:	b082      	sub	sp, #8
 800afb4:	af00      	add	r7, sp, #0
 800afb6:	6078      	str	r0, [r7, #4]
 800afb8:	460b      	mov	r3, r1
 800afba:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800afbc:	687b      	ldr	r3, [r7, #4]
 800afbe:	f8d3 3500 	ldr.w	r3, [r3, #1280]	; 0x500
 800afc2:	78fa      	ldrb	r2, [r7, #3]
 800afc4:	4611      	mov	r1, r2
 800afc6:	4618      	mov	r0, r3
 800afc8:	f7fe fea7 	bl	8009d1a <USBD_LL_IsoOUTIncomplete>
}
 800afcc:	bf00      	nop
 800afce:	3708      	adds	r7, #8
 800afd0:	46bd      	mov	sp, r7
 800afd2:	bd80      	pop	{r7, pc}

0800afd4 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800afd4:	b580      	push	{r7, lr}
 800afd6:	b082      	sub	sp, #8
 800afd8:	af00      	add	r7, sp, #0
 800afda:	6078      	str	r0, [r7, #4]
 800afdc:	460b      	mov	r3, r1
 800afde:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800afe0:	687b      	ldr	r3, [r7, #4]
 800afe2:	f8d3 3500 	ldr.w	r3, [r3, #1280]	; 0x500
 800afe6:	78fa      	ldrb	r2, [r7, #3]
 800afe8:	4611      	mov	r1, r2
 800afea:	4618      	mov	r0, r3
 800afec:	f7fe fe89 	bl	8009d02 <USBD_LL_IsoINIncomplete>
}
 800aff0:	bf00      	nop
 800aff2:	3708      	adds	r7, #8
 800aff4:	46bd      	mov	sp, r7
 800aff6:	bd80      	pop	{r7, pc}

0800aff8 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800aff8:	b580      	push	{r7, lr}
 800affa:	b082      	sub	sp, #8
 800affc:	af00      	add	r7, sp, #0
 800affe:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 800b000:	687b      	ldr	r3, [r7, #4]
 800b002:	f8d3 3500 	ldr.w	r3, [r3, #1280]	; 0x500
 800b006:	4618      	mov	r0, r3
 800b008:	f7fe fe93 	bl	8009d32 <USBD_LL_DevConnected>
}
 800b00c:	bf00      	nop
 800b00e:	3708      	adds	r7, #8
 800b010:	46bd      	mov	sp, r7
 800b012:	bd80      	pop	{r7, pc}

0800b014 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b014:	b580      	push	{r7, lr}
 800b016:	b082      	sub	sp, #8
 800b018:	af00      	add	r7, sp, #0
 800b01a:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 800b01c:	687b      	ldr	r3, [r7, #4]
 800b01e:	f8d3 3500 	ldr.w	r3, [r3, #1280]	; 0x500
 800b022:	4618      	mov	r0, r3
 800b024:	f7fe fe8f 	bl	8009d46 <USBD_LL_DevDisconnected>
}
 800b028:	bf00      	nop
 800b02a:	3708      	adds	r7, #8
 800b02c:	46bd      	mov	sp, r7
 800b02e:	bd80      	pop	{r7, pc}

0800b030 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800b030:	b580      	push	{r7, lr}
 800b032:	b082      	sub	sp, #8
 800b034:	af00      	add	r7, sp, #0
 800b036:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 800b038:	687b      	ldr	r3, [r7, #4]
 800b03a:	781b      	ldrb	r3, [r3, #0]
 800b03c:	2b00      	cmp	r3, #0
 800b03e:	d139      	bne.n	800b0b4 <USBD_LL_Init+0x84>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 800b040:	4a1f      	ldr	r2, [pc, #124]	; (800b0c0 <USBD_LL_Init+0x90>)
 800b042:	687b      	ldr	r3, [r7, #4]
 800b044:	f8c2 3500 	str.w	r3, [r2, #1280]	; 0x500
  pdev->pData = &hpcd_USB_OTG_FS;
 800b048:	687b      	ldr	r3, [r7, #4]
 800b04a:	4a1d      	ldr	r2, [pc, #116]	; (800b0c0 <USBD_LL_Init+0x90>)
 800b04c:	f8c3 22c0 	str.w	r2, [r3, #704]	; 0x2c0

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800b050:	4b1b      	ldr	r3, [pc, #108]	; (800b0c0 <USBD_LL_Init+0x90>)
 800b052:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 800b056:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 800b058:	4b19      	ldr	r3, [pc, #100]	; (800b0c0 <USBD_LL_Init+0x90>)
 800b05a:	2204      	movs	r2, #4
 800b05c:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 800b05e:	4b18      	ldr	r3, [pc, #96]	; (800b0c0 <USBD_LL_Init+0x90>)
 800b060:	2202      	movs	r2, #2
 800b062:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800b064:	4b16      	ldr	r3, [pc, #88]	; (800b0c0 <USBD_LL_Init+0x90>)
 800b066:	2200      	movs	r2, #0
 800b068:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800b06a:	4b15      	ldr	r3, [pc, #84]	; (800b0c0 <USBD_LL_Init+0x90>)
 800b06c:	2202      	movs	r2, #2
 800b06e:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800b070:	4b13      	ldr	r3, [pc, #76]	; (800b0c0 <USBD_LL_Init+0x90>)
 800b072:	2200      	movs	r2, #0
 800b074:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 800b076:	4b12      	ldr	r3, [pc, #72]	; (800b0c0 <USBD_LL_Init+0x90>)
 800b078:	2200      	movs	r2, #0
 800b07a:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 800b07c:	4b10      	ldr	r3, [pc, #64]	; (800b0c0 <USBD_LL_Init+0x90>)
 800b07e:	2201      	movs	r2, #1
 800b080:	62da      	str	r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 800b082:	4b0f      	ldr	r3, [pc, #60]	; (800b0c0 <USBD_LL_Init+0x90>)
 800b084:	2200      	movs	r2, #0
 800b086:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 800b088:	480d      	ldr	r0, [pc, #52]	; (800b0c0 <USBD_LL_Init+0x90>)
 800b08a:	f7f9 fda5 	bl	8004bd8 <HAL_PCD_Init>
 800b08e:	4603      	mov	r3, r0
 800b090:	2b00      	cmp	r3, #0
 800b092:	d001      	beq.n	800b098 <USBD_LL_Init+0x68>
  {
    Error_Handler( );
 800b094:	f7f7 fd77 	bl	8002b86 <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 800b098:	2180      	movs	r1, #128	; 0x80
 800b09a:	4809      	ldr	r0, [pc, #36]	; (800b0c0 <USBD_LL_Init+0x90>)
 800b09c:	f7fa ffbe 	bl	800601c <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 800b0a0:	2240      	movs	r2, #64	; 0x40
 800b0a2:	2100      	movs	r1, #0
 800b0a4:	4806      	ldr	r0, [pc, #24]	; (800b0c0 <USBD_LL_Init+0x90>)
 800b0a6:	f7fa ff73 	bl	8005f90 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 800b0aa:	2280      	movs	r2, #128	; 0x80
 800b0ac:	2101      	movs	r1, #1
 800b0ae:	4804      	ldr	r0, [pc, #16]	; (800b0c0 <USBD_LL_Init+0x90>)
 800b0b0:	f7fa ff6e 	bl	8005f90 <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 800b0b4:	2300      	movs	r3, #0
}
 800b0b6:	4618      	mov	r0, r3
 800b0b8:	3708      	adds	r7, #8
 800b0ba:	46bd      	mov	sp, r7
 800b0bc:	bd80      	pop	{r7, pc}
 800b0be:	bf00      	nop
 800b0c0:	200017b0 	.word	0x200017b0

0800b0c4 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800b0c4:	b580      	push	{r7, lr}
 800b0c6:	b084      	sub	sp, #16
 800b0c8:	af00      	add	r7, sp, #0
 800b0ca:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b0cc:	2300      	movs	r3, #0
 800b0ce:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b0d0:	2300      	movs	r3, #0
 800b0d2:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 800b0d4:	687b      	ldr	r3, [r7, #4]
 800b0d6:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800b0da:	4618      	mov	r0, r3
 800b0dc:	f7f9 fe99 	bl	8004e12 <HAL_PCD_Start>
 800b0e0:	4603      	mov	r3, r0
 800b0e2:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b0e4:	7bfb      	ldrb	r3, [r7, #15]
 800b0e6:	4618      	mov	r0, r3
 800b0e8:	f000 f92e 	bl	800b348 <USBD_Get_USB_Status>
 800b0ec:	4603      	mov	r3, r0
 800b0ee:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b0f0:	7bbb      	ldrb	r3, [r7, #14]
}
 800b0f2:	4618      	mov	r0, r3
 800b0f4:	3710      	adds	r7, #16
 800b0f6:	46bd      	mov	sp, r7
 800b0f8:	bd80      	pop	{r7, pc}

0800b0fa <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800b0fa:	b580      	push	{r7, lr}
 800b0fc:	b084      	sub	sp, #16
 800b0fe:	af00      	add	r7, sp, #0
 800b100:	6078      	str	r0, [r7, #4]
 800b102:	4608      	mov	r0, r1
 800b104:	4611      	mov	r1, r2
 800b106:	461a      	mov	r2, r3
 800b108:	4603      	mov	r3, r0
 800b10a:	70fb      	strb	r3, [r7, #3]
 800b10c:	460b      	mov	r3, r1
 800b10e:	70bb      	strb	r3, [r7, #2]
 800b110:	4613      	mov	r3, r2
 800b112:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b114:	2300      	movs	r3, #0
 800b116:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b118:	2300      	movs	r3, #0
 800b11a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800b11c:	687b      	ldr	r3, [r7, #4]
 800b11e:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800b122:	78bb      	ldrb	r3, [r7, #2]
 800b124:	883a      	ldrh	r2, [r7, #0]
 800b126:	78f9      	ldrb	r1, [r7, #3]
 800b128:	f7fa fb4b 	bl	80057c2 <HAL_PCD_EP_Open>
 800b12c:	4603      	mov	r3, r0
 800b12e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b130:	7bfb      	ldrb	r3, [r7, #15]
 800b132:	4618      	mov	r0, r3
 800b134:	f000 f908 	bl	800b348 <USBD_Get_USB_Status>
 800b138:	4603      	mov	r3, r0
 800b13a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b13c:	7bbb      	ldrb	r3, [r7, #14]
}
 800b13e:	4618      	mov	r0, r3
 800b140:	3710      	adds	r7, #16
 800b142:	46bd      	mov	sp, r7
 800b144:	bd80      	pop	{r7, pc}

0800b146 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800b146:	b580      	push	{r7, lr}
 800b148:	b084      	sub	sp, #16
 800b14a:	af00      	add	r7, sp, #0
 800b14c:	6078      	str	r0, [r7, #4]
 800b14e:	460b      	mov	r3, r1
 800b150:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b152:	2300      	movs	r3, #0
 800b154:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b156:	2300      	movs	r3, #0
 800b158:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800b15a:	687b      	ldr	r3, [r7, #4]
 800b15c:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800b160:	78fa      	ldrb	r2, [r7, #3]
 800b162:	4611      	mov	r1, r2
 800b164:	4618      	mov	r0, r3
 800b166:	f7fa fb94 	bl	8005892 <HAL_PCD_EP_Close>
 800b16a:	4603      	mov	r3, r0
 800b16c:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b16e:	7bfb      	ldrb	r3, [r7, #15]
 800b170:	4618      	mov	r0, r3
 800b172:	f000 f8e9 	bl	800b348 <USBD_Get_USB_Status>
 800b176:	4603      	mov	r3, r0
 800b178:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b17a:	7bbb      	ldrb	r3, [r7, #14]
}
 800b17c:	4618      	mov	r0, r3
 800b17e:	3710      	adds	r7, #16
 800b180:	46bd      	mov	sp, r7
 800b182:	bd80      	pop	{r7, pc}

0800b184 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800b184:	b580      	push	{r7, lr}
 800b186:	b084      	sub	sp, #16
 800b188:	af00      	add	r7, sp, #0
 800b18a:	6078      	str	r0, [r7, #4]
 800b18c:	460b      	mov	r3, r1
 800b18e:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b190:	2300      	movs	r3, #0
 800b192:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b194:	2300      	movs	r3, #0
 800b196:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800b198:	687b      	ldr	r3, [r7, #4]
 800b19a:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800b19e:	78fa      	ldrb	r2, [r7, #3]
 800b1a0:	4611      	mov	r1, r2
 800b1a2:	4618      	mov	r0, r3
 800b1a4:	f7fa fc4d 	bl	8005a42 <HAL_PCD_EP_SetStall>
 800b1a8:	4603      	mov	r3, r0
 800b1aa:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b1ac:	7bfb      	ldrb	r3, [r7, #15]
 800b1ae:	4618      	mov	r0, r3
 800b1b0:	f000 f8ca 	bl	800b348 <USBD_Get_USB_Status>
 800b1b4:	4603      	mov	r3, r0
 800b1b6:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b1b8:	7bbb      	ldrb	r3, [r7, #14]
}
 800b1ba:	4618      	mov	r0, r3
 800b1bc:	3710      	adds	r7, #16
 800b1be:	46bd      	mov	sp, r7
 800b1c0:	bd80      	pop	{r7, pc}

0800b1c2 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800b1c2:	b580      	push	{r7, lr}
 800b1c4:	b084      	sub	sp, #16
 800b1c6:	af00      	add	r7, sp, #0
 800b1c8:	6078      	str	r0, [r7, #4]
 800b1ca:	460b      	mov	r3, r1
 800b1cc:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b1ce:	2300      	movs	r3, #0
 800b1d0:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b1d2:	2300      	movs	r3, #0
 800b1d4:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800b1d6:	687b      	ldr	r3, [r7, #4]
 800b1d8:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800b1dc:	78fa      	ldrb	r2, [r7, #3]
 800b1de:	4611      	mov	r1, r2
 800b1e0:	4618      	mov	r0, r3
 800b1e2:	f7fa fc92 	bl	8005b0a <HAL_PCD_EP_ClrStall>
 800b1e6:	4603      	mov	r3, r0
 800b1e8:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b1ea:	7bfb      	ldrb	r3, [r7, #15]
 800b1ec:	4618      	mov	r0, r3
 800b1ee:	f000 f8ab 	bl	800b348 <USBD_Get_USB_Status>
 800b1f2:	4603      	mov	r3, r0
 800b1f4:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b1f6:	7bbb      	ldrb	r3, [r7, #14]
}
 800b1f8:	4618      	mov	r0, r3
 800b1fa:	3710      	adds	r7, #16
 800b1fc:	46bd      	mov	sp, r7
 800b1fe:	bd80      	pop	{r7, pc}

0800b200 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800b200:	b480      	push	{r7}
 800b202:	b085      	sub	sp, #20
 800b204:	af00      	add	r7, sp, #0
 800b206:	6078      	str	r0, [r7, #4]
 800b208:	460b      	mov	r3, r1
 800b20a:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800b20c:	687b      	ldr	r3, [r7, #4]
 800b20e:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800b212:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800b214:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800b218:	2b00      	cmp	r3, #0
 800b21a:	da0b      	bge.n	800b234 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800b21c:	78fb      	ldrb	r3, [r7, #3]
 800b21e:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800b222:	68f9      	ldr	r1, [r7, #12]
 800b224:	4613      	mov	r3, r2
 800b226:	00db      	lsls	r3, r3, #3
 800b228:	4413      	add	r3, r2
 800b22a:	009b      	lsls	r3, r3, #2
 800b22c:	440b      	add	r3, r1
 800b22e:	333e      	adds	r3, #62	; 0x3e
 800b230:	781b      	ldrb	r3, [r3, #0]
 800b232:	e00b      	b.n	800b24c <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800b234:	78fb      	ldrb	r3, [r7, #3]
 800b236:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800b23a:	68f9      	ldr	r1, [r7, #12]
 800b23c:	4613      	mov	r3, r2
 800b23e:	00db      	lsls	r3, r3, #3
 800b240:	4413      	add	r3, r2
 800b242:	009b      	lsls	r3, r3, #2
 800b244:	440b      	add	r3, r1
 800b246:	f203 237e 	addw	r3, r3, #638	; 0x27e
 800b24a:	781b      	ldrb	r3, [r3, #0]
  }
}
 800b24c:	4618      	mov	r0, r3
 800b24e:	3714      	adds	r7, #20
 800b250:	46bd      	mov	sp, r7
 800b252:	bc80      	pop	{r7}
 800b254:	4770      	bx	lr

0800b256 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800b256:	b580      	push	{r7, lr}
 800b258:	b084      	sub	sp, #16
 800b25a:	af00      	add	r7, sp, #0
 800b25c:	6078      	str	r0, [r7, #4]
 800b25e:	460b      	mov	r3, r1
 800b260:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b262:	2300      	movs	r3, #0
 800b264:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b266:	2300      	movs	r3, #0
 800b268:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800b26a:	687b      	ldr	r3, [r7, #4]
 800b26c:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800b270:	78fa      	ldrb	r2, [r7, #3]
 800b272:	4611      	mov	r1, r2
 800b274:	4618      	mov	r0, r3
 800b276:	f7fa fa7f 	bl	8005778 <HAL_PCD_SetAddress>
 800b27a:	4603      	mov	r3, r0
 800b27c:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b27e:	7bfb      	ldrb	r3, [r7, #15]
 800b280:	4618      	mov	r0, r3
 800b282:	f000 f861 	bl	800b348 <USBD_Get_USB_Status>
 800b286:	4603      	mov	r3, r0
 800b288:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b28a:	7bbb      	ldrb	r3, [r7, #14]
}
 800b28c:	4618      	mov	r0, r3
 800b28e:	3710      	adds	r7, #16
 800b290:	46bd      	mov	sp, r7
 800b292:	bd80      	pop	{r7, pc}

0800b294 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 800b294:	b580      	push	{r7, lr}
 800b296:	b086      	sub	sp, #24
 800b298:	af00      	add	r7, sp, #0
 800b29a:	60f8      	str	r0, [r7, #12]
 800b29c:	607a      	str	r2, [r7, #4]
 800b29e:	461a      	mov	r2, r3
 800b2a0:	460b      	mov	r3, r1
 800b2a2:	72fb      	strb	r3, [r7, #11]
 800b2a4:	4613      	mov	r3, r2
 800b2a6:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b2a8:	2300      	movs	r3, #0
 800b2aa:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b2ac:	2300      	movs	r3, #0
 800b2ae:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800b2b0:	68fb      	ldr	r3, [r7, #12]
 800b2b2:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800b2b6:	893b      	ldrh	r3, [r7, #8]
 800b2b8:	7af9      	ldrb	r1, [r7, #11]
 800b2ba:	687a      	ldr	r2, [r7, #4]
 800b2bc:	f7fa fb86 	bl	80059cc <HAL_PCD_EP_Transmit>
 800b2c0:	4603      	mov	r3, r0
 800b2c2:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b2c4:	7dfb      	ldrb	r3, [r7, #23]
 800b2c6:	4618      	mov	r0, r3
 800b2c8:	f000 f83e 	bl	800b348 <USBD_Get_USB_Status>
 800b2cc:	4603      	mov	r3, r0
 800b2ce:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800b2d0:	7dbb      	ldrb	r3, [r7, #22]
}
 800b2d2:	4618      	mov	r0, r3
 800b2d4:	3718      	adds	r7, #24
 800b2d6:	46bd      	mov	sp, r7
 800b2d8:	bd80      	pop	{r7, pc}

0800b2da <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 800b2da:	b580      	push	{r7, lr}
 800b2dc:	b086      	sub	sp, #24
 800b2de:	af00      	add	r7, sp, #0
 800b2e0:	60f8      	str	r0, [r7, #12]
 800b2e2:	607a      	str	r2, [r7, #4]
 800b2e4:	461a      	mov	r2, r3
 800b2e6:	460b      	mov	r3, r1
 800b2e8:	72fb      	strb	r3, [r7, #11]
 800b2ea:	4613      	mov	r3, r2
 800b2ec:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b2ee:	2300      	movs	r3, #0
 800b2f0:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b2f2:	2300      	movs	r3, #0
 800b2f4:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800b2f6:	68fb      	ldr	r3, [r7, #12]
 800b2f8:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800b2fc:	893b      	ldrh	r3, [r7, #8]
 800b2fe:	7af9      	ldrb	r1, [r7, #11]
 800b300:	687a      	ldr	r2, [r7, #4]
 800b302:	f7fa fb10 	bl	8005926 <HAL_PCD_EP_Receive>
 800b306:	4603      	mov	r3, r0
 800b308:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b30a:	7dfb      	ldrb	r3, [r7, #23]
 800b30c:	4618      	mov	r0, r3
 800b30e:	f000 f81b 	bl	800b348 <USBD_Get_USB_Status>
 800b312:	4603      	mov	r3, r0
 800b314:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800b316:	7dbb      	ldrb	r3, [r7, #22]
}
 800b318:	4618      	mov	r0, r3
 800b31a:	3718      	adds	r7, #24
 800b31c:	46bd      	mov	sp, r7
 800b31e:	bd80      	pop	{r7, pc}

0800b320 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800b320:	b580      	push	{r7, lr}
 800b322:	b082      	sub	sp, #8
 800b324:	af00      	add	r7, sp, #0
 800b326:	6078      	str	r0, [r7, #4]
 800b328:	460b      	mov	r3, r1
 800b32a:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800b32c:	687b      	ldr	r3, [r7, #4]
 800b32e:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800b332:	78fa      	ldrb	r2, [r7, #3]
 800b334:	4611      	mov	r1, r2
 800b336:	4618      	mov	r0, r3
 800b338:	f7fa fb31 	bl	800599e <HAL_PCD_EP_GetRxCount>
 800b33c:	4603      	mov	r3, r0
}
 800b33e:	4618      	mov	r0, r3
 800b340:	3708      	adds	r7, #8
 800b342:	46bd      	mov	sp, r7
 800b344:	bd80      	pop	{r7, pc}
	...

0800b348 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800b348:	b480      	push	{r7}
 800b34a:	b085      	sub	sp, #20
 800b34c:	af00      	add	r7, sp, #0
 800b34e:	4603      	mov	r3, r0
 800b350:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b352:	2300      	movs	r3, #0
 800b354:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800b356:	79fb      	ldrb	r3, [r7, #7]
 800b358:	2b03      	cmp	r3, #3
 800b35a:	d817      	bhi.n	800b38c <USBD_Get_USB_Status+0x44>
 800b35c:	a201      	add	r2, pc, #4	; (adr r2, 800b364 <USBD_Get_USB_Status+0x1c>)
 800b35e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b362:	bf00      	nop
 800b364:	0800b375 	.word	0x0800b375
 800b368:	0800b37b 	.word	0x0800b37b
 800b36c:	0800b381 	.word	0x0800b381
 800b370:	0800b387 	.word	0x0800b387
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800b374:	2300      	movs	r3, #0
 800b376:	73fb      	strb	r3, [r7, #15]
    break;
 800b378:	e00b      	b.n	800b392 <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800b37a:	2302      	movs	r3, #2
 800b37c:	73fb      	strb	r3, [r7, #15]
    break;
 800b37e:	e008      	b.n	800b392 <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800b380:	2301      	movs	r3, #1
 800b382:	73fb      	strb	r3, [r7, #15]
    break;
 800b384:	e005      	b.n	800b392 <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800b386:	2302      	movs	r3, #2
 800b388:	73fb      	strb	r3, [r7, #15]
    break;
 800b38a:	e002      	b.n	800b392 <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 800b38c:	2302      	movs	r3, #2
 800b38e:	73fb      	strb	r3, [r7, #15]
    break;
 800b390:	bf00      	nop
  }
  return usb_status;
 800b392:	7bfb      	ldrb	r3, [r7, #15]
}
 800b394:	4618      	mov	r0, r3
 800b396:	3714      	adds	r7, #20
 800b398:	46bd      	mov	sp, r7
 800b39a:	bc80      	pop	{r7}
 800b39c:	4770      	bx	lr
 800b39e:	bf00      	nop

0800b3a0 <malloc>:
 800b3a0:	4b02      	ldr	r3, [pc, #8]	; (800b3ac <malloc+0xc>)
 800b3a2:	4601      	mov	r1, r0
 800b3a4:	6818      	ldr	r0, [r3, #0]
 800b3a6:	f000 b82b 	b.w	800b400 <_malloc_r>
 800b3aa:	bf00      	nop
 800b3ac:	20000220 	.word	0x20000220

0800b3b0 <free>:
 800b3b0:	4b02      	ldr	r3, [pc, #8]	; (800b3bc <free+0xc>)
 800b3b2:	4601      	mov	r1, r0
 800b3b4:	6818      	ldr	r0, [r3, #0]
 800b3b6:	f001 bd1f 	b.w	800cdf8 <_free_r>
 800b3ba:	bf00      	nop
 800b3bc:	20000220 	.word	0x20000220

0800b3c0 <sbrk_aligned>:
 800b3c0:	b570      	push	{r4, r5, r6, lr}
 800b3c2:	4e0e      	ldr	r6, [pc, #56]	; (800b3fc <sbrk_aligned+0x3c>)
 800b3c4:	460c      	mov	r4, r1
 800b3c6:	6831      	ldr	r1, [r6, #0]
 800b3c8:	4605      	mov	r5, r0
 800b3ca:	b911      	cbnz	r1, 800b3d2 <sbrk_aligned+0x12>
 800b3cc:	f000 fe48 	bl	800c060 <_sbrk_r>
 800b3d0:	6030      	str	r0, [r6, #0]
 800b3d2:	4621      	mov	r1, r4
 800b3d4:	4628      	mov	r0, r5
 800b3d6:	f000 fe43 	bl	800c060 <_sbrk_r>
 800b3da:	1c43      	adds	r3, r0, #1
 800b3dc:	d00a      	beq.n	800b3f4 <sbrk_aligned+0x34>
 800b3de:	1cc4      	adds	r4, r0, #3
 800b3e0:	f024 0403 	bic.w	r4, r4, #3
 800b3e4:	42a0      	cmp	r0, r4
 800b3e6:	d007      	beq.n	800b3f8 <sbrk_aligned+0x38>
 800b3e8:	1a21      	subs	r1, r4, r0
 800b3ea:	4628      	mov	r0, r5
 800b3ec:	f000 fe38 	bl	800c060 <_sbrk_r>
 800b3f0:	3001      	adds	r0, #1
 800b3f2:	d101      	bne.n	800b3f8 <sbrk_aligned+0x38>
 800b3f4:	f04f 34ff 	mov.w	r4, #4294967295
 800b3f8:	4620      	mov	r0, r4
 800b3fa:	bd70      	pop	{r4, r5, r6, pc}
 800b3fc:	20001cb8 	.word	0x20001cb8

0800b400 <_malloc_r>:
 800b400:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b404:	1ccd      	adds	r5, r1, #3
 800b406:	f025 0503 	bic.w	r5, r5, #3
 800b40a:	3508      	adds	r5, #8
 800b40c:	2d0c      	cmp	r5, #12
 800b40e:	bf38      	it	cc
 800b410:	250c      	movcc	r5, #12
 800b412:	2d00      	cmp	r5, #0
 800b414:	4607      	mov	r7, r0
 800b416:	db01      	blt.n	800b41c <_malloc_r+0x1c>
 800b418:	42a9      	cmp	r1, r5
 800b41a:	d905      	bls.n	800b428 <_malloc_r+0x28>
 800b41c:	230c      	movs	r3, #12
 800b41e:	2600      	movs	r6, #0
 800b420:	603b      	str	r3, [r7, #0]
 800b422:	4630      	mov	r0, r6
 800b424:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b428:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 800b4fc <_malloc_r+0xfc>
 800b42c:	f000 f868 	bl	800b500 <__malloc_lock>
 800b430:	f8d8 3000 	ldr.w	r3, [r8]
 800b434:	461c      	mov	r4, r3
 800b436:	bb5c      	cbnz	r4, 800b490 <_malloc_r+0x90>
 800b438:	4629      	mov	r1, r5
 800b43a:	4638      	mov	r0, r7
 800b43c:	f7ff ffc0 	bl	800b3c0 <sbrk_aligned>
 800b440:	1c43      	adds	r3, r0, #1
 800b442:	4604      	mov	r4, r0
 800b444:	d155      	bne.n	800b4f2 <_malloc_r+0xf2>
 800b446:	f8d8 4000 	ldr.w	r4, [r8]
 800b44a:	4626      	mov	r6, r4
 800b44c:	2e00      	cmp	r6, #0
 800b44e:	d145      	bne.n	800b4dc <_malloc_r+0xdc>
 800b450:	2c00      	cmp	r4, #0
 800b452:	d048      	beq.n	800b4e6 <_malloc_r+0xe6>
 800b454:	6823      	ldr	r3, [r4, #0]
 800b456:	4631      	mov	r1, r6
 800b458:	4638      	mov	r0, r7
 800b45a:	eb04 0903 	add.w	r9, r4, r3
 800b45e:	f000 fdff 	bl	800c060 <_sbrk_r>
 800b462:	4581      	cmp	r9, r0
 800b464:	d13f      	bne.n	800b4e6 <_malloc_r+0xe6>
 800b466:	6821      	ldr	r1, [r4, #0]
 800b468:	4638      	mov	r0, r7
 800b46a:	1a6d      	subs	r5, r5, r1
 800b46c:	4629      	mov	r1, r5
 800b46e:	f7ff ffa7 	bl	800b3c0 <sbrk_aligned>
 800b472:	3001      	adds	r0, #1
 800b474:	d037      	beq.n	800b4e6 <_malloc_r+0xe6>
 800b476:	6823      	ldr	r3, [r4, #0]
 800b478:	442b      	add	r3, r5
 800b47a:	6023      	str	r3, [r4, #0]
 800b47c:	f8d8 3000 	ldr.w	r3, [r8]
 800b480:	2b00      	cmp	r3, #0
 800b482:	d038      	beq.n	800b4f6 <_malloc_r+0xf6>
 800b484:	685a      	ldr	r2, [r3, #4]
 800b486:	42a2      	cmp	r2, r4
 800b488:	d12b      	bne.n	800b4e2 <_malloc_r+0xe2>
 800b48a:	2200      	movs	r2, #0
 800b48c:	605a      	str	r2, [r3, #4]
 800b48e:	e00f      	b.n	800b4b0 <_malloc_r+0xb0>
 800b490:	6822      	ldr	r2, [r4, #0]
 800b492:	1b52      	subs	r2, r2, r5
 800b494:	d41f      	bmi.n	800b4d6 <_malloc_r+0xd6>
 800b496:	2a0b      	cmp	r2, #11
 800b498:	d917      	bls.n	800b4ca <_malloc_r+0xca>
 800b49a:	1961      	adds	r1, r4, r5
 800b49c:	42a3      	cmp	r3, r4
 800b49e:	6025      	str	r5, [r4, #0]
 800b4a0:	bf18      	it	ne
 800b4a2:	6059      	strne	r1, [r3, #4]
 800b4a4:	6863      	ldr	r3, [r4, #4]
 800b4a6:	bf08      	it	eq
 800b4a8:	f8c8 1000 	streq.w	r1, [r8]
 800b4ac:	5162      	str	r2, [r4, r5]
 800b4ae:	604b      	str	r3, [r1, #4]
 800b4b0:	4638      	mov	r0, r7
 800b4b2:	f104 060b 	add.w	r6, r4, #11
 800b4b6:	f000 f829 	bl	800b50c <__malloc_unlock>
 800b4ba:	f026 0607 	bic.w	r6, r6, #7
 800b4be:	1d23      	adds	r3, r4, #4
 800b4c0:	1af2      	subs	r2, r6, r3
 800b4c2:	d0ae      	beq.n	800b422 <_malloc_r+0x22>
 800b4c4:	1b9b      	subs	r3, r3, r6
 800b4c6:	50a3      	str	r3, [r4, r2]
 800b4c8:	e7ab      	b.n	800b422 <_malloc_r+0x22>
 800b4ca:	42a3      	cmp	r3, r4
 800b4cc:	6862      	ldr	r2, [r4, #4]
 800b4ce:	d1dd      	bne.n	800b48c <_malloc_r+0x8c>
 800b4d0:	f8c8 2000 	str.w	r2, [r8]
 800b4d4:	e7ec      	b.n	800b4b0 <_malloc_r+0xb0>
 800b4d6:	4623      	mov	r3, r4
 800b4d8:	6864      	ldr	r4, [r4, #4]
 800b4da:	e7ac      	b.n	800b436 <_malloc_r+0x36>
 800b4dc:	4634      	mov	r4, r6
 800b4de:	6876      	ldr	r6, [r6, #4]
 800b4e0:	e7b4      	b.n	800b44c <_malloc_r+0x4c>
 800b4e2:	4613      	mov	r3, r2
 800b4e4:	e7cc      	b.n	800b480 <_malloc_r+0x80>
 800b4e6:	230c      	movs	r3, #12
 800b4e8:	4638      	mov	r0, r7
 800b4ea:	603b      	str	r3, [r7, #0]
 800b4ec:	f000 f80e 	bl	800b50c <__malloc_unlock>
 800b4f0:	e797      	b.n	800b422 <_malloc_r+0x22>
 800b4f2:	6025      	str	r5, [r4, #0]
 800b4f4:	e7dc      	b.n	800b4b0 <_malloc_r+0xb0>
 800b4f6:	605b      	str	r3, [r3, #4]
 800b4f8:	deff      	udf	#255	; 0xff
 800b4fa:	bf00      	nop
 800b4fc:	20001cb4 	.word	0x20001cb4

0800b500 <__malloc_lock>:
 800b500:	4801      	ldr	r0, [pc, #4]	; (800b508 <__malloc_lock+0x8>)
 800b502:	f000 bdfa 	b.w	800c0fa <__retarget_lock_acquire_recursive>
 800b506:	bf00      	nop
 800b508:	20001dfc 	.word	0x20001dfc

0800b50c <__malloc_unlock>:
 800b50c:	4801      	ldr	r0, [pc, #4]	; (800b514 <__malloc_unlock+0x8>)
 800b50e:	f000 bdf5 	b.w	800c0fc <__retarget_lock_release_recursive>
 800b512:	bf00      	nop
 800b514:	20001dfc 	.word	0x20001dfc

0800b518 <__cvt>:
 800b518:	2b00      	cmp	r3, #0
 800b51a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b51e:	461f      	mov	r7, r3
 800b520:	bfbb      	ittet	lt
 800b522:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
 800b526:	461f      	movlt	r7, r3
 800b528:	2300      	movge	r3, #0
 800b52a:	232d      	movlt	r3, #45	; 0x2d
 800b52c:	b088      	sub	sp, #32
 800b52e:	4614      	mov	r4, r2
 800b530:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800b532:	9d10      	ldr	r5, [sp, #64]	; 0x40
 800b534:	7013      	strb	r3, [r2, #0]
 800b536:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800b538:	f8dd a04c 	ldr.w	sl, [sp, #76]	; 0x4c
 800b53c:	f023 0820 	bic.w	r8, r3, #32
 800b540:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800b544:	d005      	beq.n	800b552 <__cvt+0x3a>
 800b546:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800b54a:	d100      	bne.n	800b54e <__cvt+0x36>
 800b54c:	3501      	adds	r5, #1
 800b54e:	2302      	movs	r3, #2
 800b550:	e000      	b.n	800b554 <__cvt+0x3c>
 800b552:	2303      	movs	r3, #3
 800b554:	aa07      	add	r2, sp, #28
 800b556:	9204      	str	r2, [sp, #16]
 800b558:	aa06      	add	r2, sp, #24
 800b55a:	e9cd a202 	strd	sl, r2, [sp, #8]
 800b55e:	e9cd 3500 	strd	r3, r5, [sp]
 800b562:	4622      	mov	r2, r4
 800b564:	463b      	mov	r3, r7
 800b566:	f000 fe63 	bl	800c230 <_dtoa_r>
 800b56a:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800b56e:	4606      	mov	r6, r0
 800b570:	d102      	bne.n	800b578 <__cvt+0x60>
 800b572:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800b574:	07db      	lsls	r3, r3, #31
 800b576:	d522      	bpl.n	800b5be <__cvt+0xa6>
 800b578:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800b57c:	eb06 0905 	add.w	r9, r6, r5
 800b580:	d110      	bne.n	800b5a4 <__cvt+0x8c>
 800b582:	7833      	ldrb	r3, [r6, #0]
 800b584:	2b30      	cmp	r3, #48	; 0x30
 800b586:	d10a      	bne.n	800b59e <__cvt+0x86>
 800b588:	2200      	movs	r2, #0
 800b58a:	2300      	movs	r3, #0
 800b58c:	4620      	mov	r0, r4
 800b58e:	4639      	mov	r1, r7
 800b590:	f7f5 fa46 	bl	8000a20 <__aeabi_dcmpeq>
 800b594:	b918      	cbnz	r0, 800b59e <__cvt+0x86>
 800b596:	f1c5 0501 	rsb	r5, r5, #1
 800b59a:	f8ca 5000 	str.w	r5, [sl]
 800b59e:	f8da 3000 	ldr.w	r3, [sl]
 800b5a2:	4499      	add	r9, r3
 800b5a4:	2200      	movs	r2, #0
 800b5a6:	2300      	movs	r3, #0
 800b5a8:	4620      	mov	r0, r4
 800b5aa:	4639      	mov	r1, r7
 800b5ac:	f7f5 fa38 	bl	8000a20 <__aeabi_dcmpeq>
 800b5b0:	b108      	cbz	r0, 800b5b6 <__cvt+0x9e>
 800b5b2:	f8cd 901c 	str.w	r9, [sp, #28]
 800b5b6:	2230      	movs	r2, #48	; 0x30
 800b5b8:	9b07      	ldr	r3, [sp, #28]
 800b5ba:	454b      	cmp	r3, r9
 800b5bc:	d307      	bcc.n	800b5ce <__cvt+0xb6>
 800b5be:	4630      	mov	r0, r6
 800b5c0:	9b07      	ldr	r3, [sp, #28]
 800b5c2:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800b5c4:	1b9b      	subs	r3, r3, r6
 800b5c6:	6013      	str	r3, [r2, #0]
 800b5c8:	b008      	add	sp, #32
 800b5ca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b5ce:	1c59      	adds	r1, r3, #1
 800b5d0:	9107      	str	r1, [sp, #28]
 800b5d2:	701a      	strb	r2, [r3, #0]
 800b5d4:	e7f0      	b.n	800b5b8 <__cvt+0xa0>

0800b5d6 <__exponent>:
 800b5d6:	4603      	mov	r3, r0
 800b5d8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b5da:	2900      	cmp	r1, #0
 800b5dc:	f803 2b02 	strb.w	r2, [r3], #2
 800b5e0:	bfb6      	itet	lt
 800b5e2:	222d      	movlt	r2, #45	; 0x2d
 800b5e4:	222b      	movge	r2, #43	; 0x2b
 800b5e6:	4249      	neglt	r1, r1
 800b5e8:	2909      	cmp	r1, #9
 800b5ea:	7042      	strb	r2, [r0, #1]
 800b5ec:	dd2a      	ble.n	800b644 <__exponent+0x6e>
 800b5ee:	f10d 0207 	add.w	r2, sp, #7
 800b5f2:	4617      	mov	r7, r2
 800b5f4:	260a      	movs	r6, #10
 800b5f6:	fb91 f5f6 	sdiv	r5, r1, r6
 800b5fa:	4694      	mov	ip, r2
 800b5fc:	fb06 1415 	mls	r4, r6, r5, r1
 800b600:	3430      	adds	r4, #48	; 0x30
 800b602:	f80c 4c01 	strb.w	r4, [ip, #-1]
 800b606:	460c      	mov	r4, r1
 800b608:	2c63      	cmp	r4, #99	; 0x63
 800b60a:	4629      	mov	r1, r5
 800b60c:	f102 32ff 	add.w	r2, r2, #4294967295
 800b610:	dcf1      	bgt.n	800b5f6 <__exponent+0x20>
 800b612:	3130      	adds	r1, #48	; 0x30
 800b614:	f1ac 0402 	sub.w	r4, ip, #2
 800b618:	f802 1c01 	strb.w	r1, [r2, #-1]
 800b61c:	4622      	mov	r2, r4
 800b61e:	1c41      	adds	r1, r0, #1
 800b620:	42ba      	cmp	r2, r7
 800b622:	d30a      	bcc.n	800b63a <__exponent+0x64>
 800b624:	f10d 0209 	add.w	r2, sp, #9
 800b628:	eba2 020c 	sub.w	r2, r2, ip
 800b62c:	42bc      	cmp	r4, r7
 800b62e:	bf88      	it	hi
 800b630:	2200      	movhi	r2, #0
 800b632:	4413      	add	r3, r2
 800b634:	1a18      	subs	r0, r3, r0
 800b636:	b003      	add	sp, #12
 800b638:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b63a:	f812 5b01 	ldrb.w	r5, [r2], #1
 800b63e:	f801 5f01 	strb.w	r5, [r1, #1]!
 800b642:	e7ed      	b.n	800b620 <__exponent+0x4a>
 800b644:	2330      	movs	r3, #48	; 0x30
 800b646:	3130      	adds	r1, #48	; 0x30
 800b648:	7083      	strb	r3, [r0, #2]
 800b64a:	70c1      	strb	r1, [r0, #3]
 800b64c:	1d03      	adds	r3, r0, #4
 800b64e:	e7f1      	b.n	800b634 <__exponent+0x5e>

0800b650 <_printf_float>:
 800b650:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b654:	b091      	sub	sp, #68	; 0x44
 800b656:	460c      	mov	r4, r1
 800b658:	f8dd 8068 	ldr.w	r8, [sp, #104]	; 0x68
 800b65c:	4616      	mov	r6, r2
 800b65e:	461f      	mov	r7, r3
 800b660:	4605      	mov	r5, r0
 800b662:	f000 fcc5 	bl	800bff0 <_localeconv_r>
 800b666:	6803      	ldr	r3, [r0, #0]
 800b668:	4618      	mov	r0, r3
 800b66a:	9309      	str	r3, [sp, #36]	; 0x24
 800b66c:	f7f4 fdac 	bl	80001c8 <strlen>
 800b670:	2300      	movs	r3, #0
 800b672:	930e      	str	r3, [sp, #56]	; 0x38
 800b674:	f8d8 3000 	ldr.w	r3, [r8]
 800b678:	900a      	str	r0, [sp, #40]	; 0x28
 800b67a:	3307      	adds	r3, #7
 800b67c:	f023 0307 	bic.w	r3, r3, #7
 800b680:	f103 0208 	add.w	r2, r3, #8
 800b684:	f894 9018 	ldrb.w	r9, [r4, #24]
 800b688:	f8d4 b000 	ldr.w	fp, [r4]
 800b68c:	f8c8 2000 	str.w	r2, [r8]
 800b690:	e9d3 a800 	ldrd	sl, r8, [r3]
 800b694:	4652      	mov	r2, sl
 800b696:	4643      	mov	r3, r8
 800b698:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800b69c:	f028 4300 	bic.w	r3, r8, #2147483648	; 0x80000000
 800b6a0:	930b      	str	r3, [sp, #44]	; 0x2c
 800b6a2:	f04f 32ff 	mov.w	r2, #4294967295
 800b6a6:	4650      	mov	r0, sl
 800b6a8:	4b9c      	ldr	r3, [pc, #624]	; (800b91c <_printf_float+0x2cc>)
 800b6aa:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800b6ac:	f7f5 f9ea 	bl	8000a84 <__aeabi_dcmpun>
 800b6b0:	bb70      	cbnz	r0, 800b710 <_printf_float+0xc0>
 800b6b2:	f04f 32ff 	mov.w	r2, #4294967295
 800b6b6:	4650      	mov	r0, sl
 800b6b8:	4b98      	ldr	r3, [pc, #608]	; (800b91c <_printf_float+0x2cc>)
 800b6ba:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800b6bc:	f7f5 f9c4 	bl	8000a48 <__aeabi_dcmple>
 800b6c0:	bb30      	cbnz	r0, 800b710 <_printf_float+0xc0>
 800b6c2:	2200      	movs	r2, #0
 800b6c4:	2300      	movs	r3, #0
 800b6c6:	4650      	mov	r0, sl
 800b6c8:	4641      	mov	r1, r8
 800b6ca:	f7f5 f9b3 	bl	8000a34 <__aeabi_dcmplt>
 800b6ce:	b110      	cbz	r0, 800b6d6 <_printf_float+0x86>
 800b6d0:	232d      	movs	r3, #45	; 0x2d
 800b6d2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800b6d6:	4a92      	ldr	r2, [pc, #584]	; (800b920 <_printf_float+0x2d0>)
 800b6d8:	4b92      	ldr	r3, [pc, #584]	; (800b924 <_printf_float+0x2d4>)
 800b6da:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 800b6de:	bf94      	ite	ls
 800b6e0:	4690      	movls	r8, r2
 800b6e2:	4698      	movhi	r8, r3
 800b6e4:	2303      	movs	r3, #3
 800b6e6:	f04f 0a00 	mov.w	sl, #0
 800b6ea:	6123      	str	r3, [r4, #16]
 800b6ec:	f02b 0304 	bic.w	r3, fp, #4
 800b6f0:	6023      	str	r3, [r4, #0]
 800b6f2:	4633      	mov	r3, r6
 800b6f4:	4621      	mov	r1, r4
 800b6f6:	4628      	mov	r0, r5
 800b6f8:	9700      	str	r7, [sp, #0]
 800b6fa:	aa0f      	add	r2, sp, #60	; 0x3c
 800b6fc:	f000 f9d6 	bl	800baac <_printf_common>
 800b700:	3001      	adds	r0, #1
 800b702:	f040 8090 	bne.w	800b826 <_printf_float+0x1d6>
 800b706:	f04f 30ff 	mov.w	r0, #4294967295
 800b70a:	b011      	add	sp, #68	; 0x44
 800b70c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b710:	4652      	mov	r2, sl
 800b712:	4643      	mov	r3, r8
 800b714:	4650      	mov	r0, sl
 800b716:	4641      	mov	r1, r8
 800b718:	f7f5 f9b4 	bl	8000a84 <__aeabi_dcmpun>
 800b71c:	b148      	cbz	r0, 800b732 <_printf_float+0xe2>
 800b71e:	f1b8 0f00 	cmp.w	r8, #0
 800b722:	bfb8      	it	lt
 800b724:	232d      	movlt	r3, #45	; 0x2d
 800b726:	4a80      	ldr	r2, [pc, #512]	; (800b928 <_printf_float+0x2d8>)
 800b728:	bfb8      	it	lt
 800b72a:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800b72e:	4b7f      	ldr	r3, [pc, #508]	; (800b92c <_printf_float+0x2dc>)
 800b730:	e7d3      	b.n	800b6da <_printf_float+0x8a>
 800b732:	6863      	ldr	r3, [r4, #4]
 800b734:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 800b738:	1c5a      	adds	r2, r3, #1
 800b73a:	d142      	bne.n	800b7c2 <_printf_float+0x172>
 800b73c:	2306      	movs	r3, #6
 800b73e:	6063      	str	r3, [r4, #4]
 800b740:	2200      	movs	r2, #0
 800b742:	9206      	str	r2, [sp, #24]
 800b744:	aa0e      	add	r2, sp, #56	; 0x38
 800b746:	e9cd 9204 	strd	r9, r2, [sp, #16]
 800b74a:	aa0d      	add	r2, sp, #52	; 0x34
 800b74c:	f44b 6380 	orr.w	r3, fp, #1024	; 0x400
 800b750:	9203      	str	r2, [sp, #12]
 800b752:	f10d 0233 	add.w	r2, sp, #51	; 0x33
 800b756:	e9cd 3201 	strd	r3, r2, [sp, #4]
 800b75a:	6023      	str	r3, [r4, #0]
 800b75c:	6863      	ldr	r3, [r4, #4]
 800b75e:	4652      	mov	r2, sl
 800b760:	9300      	str	r3, [sp, #0]
 800b762:	4628      	mov	r0, r5
 800b764:	4643      	mov	r3, r8
 800b766:	910b      	str	r1, [sp, #44]	; 0x2c
 800b768:	f7ff fed6 	bl	800b518 <__cvt>
 800b76c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800b76e:	4680      	mov	r8, r0
 800b770:	2947      	cmp	r1, #71	; 0x47
 800b772:	990d      	ldr	r1, [sp, #52]	; 0x34
 800b774:	d108      	bne.n	800b788 <_printf_float+0x138>
 800b776:	1cc8      	adds	r0, r1, #3
 800b778:	db02      	blt.n	800b780 <_printf_float+0x130>
 800b77a:	6863      	ldr	r3, [r4, #4]
 800b77c:	4299      	cmp	r1, r3
 800b77e:	dd40      	ble.n	800b802 <_printf_float+0x1b2>
 800b780:	f1a9 0902 	sub.w	r9, r9, #2
 800b784:	fa5f f989 	uxtb.w	r9, r9
 800b788:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 800b78c:	d81f      	bhi.n	800b7ce <_printf_float+0x17e>
 800b78e:	464a      	mov	r2, r9
 800b790:	3901      	subs	r1, #1
 800b792:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800b796:	910d      	str	r1, [sp, #52]	; 0x34
 800b798:	f7ff ff1d 	bl	800b5d6 <__exponent>
 800b79c:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800b79e:	4682      	mov	sl, r0
 800b7a0:	1813      	adds	r3, r2, r0
 800b7a2:	2a01      	cmp	r2, #1
 800b7a4:	6123      	str	r3, [r4, #16]
 800b7a6:	dc02      	bgt.n	800b7ae <_printf_float+0x15e>
 800b7a8:	6822      	ldr	r2, [r4, #0]
 800b7aa:	07d2      	lsls	r2, r2, #31
 800b7ac:	d501      	bpl.n	800b7b2 <_printf_float+0x162>
 800b7ae:	3301      	adds	r3, #1
 800b7b0:	6123      	str	r3, [r4, #16]
 800b7b2:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 800b7b6:	2b00      	cmp	r3, #0
 800b7b8:	d09b      	beq.n	800b6f2 <_printf_float+0xa2>
 800b7ba:	232d      	movs	r3, #45	; 0x2d
 800b7bc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800b7c0:	e797      	b.n	800b6f2 <_printf_float+0xa2>
 800b7c2:	2947      	cmp	r1, #71	; 0x47
 800b7c4:	d1bc      	bne.n	800b740 <_printf_float+0xf0>
 800b7c6:	2b00      	cmp	r3, #0
 800b7c8:	d1ba      	bne.n	800b740 <_printf_float+0xf0>
 800b7ca:	2301      	movs	r3, #1
 800b7cc:	e7b7      	b.n	800b73e <_printf_float+0xee>
 800b7ce:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 800b7d2:	d118      	bne.n	800b806 <_printf_float+0x1b6>
 800b7d4:	2900      	cmp	r1, #0
 800b7d6:	6863      	ldr	r3, [r4, #4]
 800b7d8:	dd0b      	ble.n	800b7f2 <_printf_float+0x1a2>
 800b7da:	6121      	str	r1, [r4, #16]
 800b7dc:	b913      	cbnz	r3, 800b7e4 <_printf_float+0x194>
 800b7de:	6822      	ldr	r2, [r4, #0]
 800b7e0:	07d0      	lsls	r0, r2, #31
 800b7e2:	d502      	bpl.n	800b7ea <_printf_float+0x19a>
 800b7e4:	3301      	adds	r3, #1
 800b7e6:	440b      	add	r3, r1
 800b7e8:	6123      	str	r3, [r4, #16]
 800b7ea:	f04f 0a00 	mov.w	sl, #0
 800b7ee:	65a1      	str	r1, [r4, #88]	; 0x58
 800b7f0:	e7df      	b.n	800b7b2 <_printf_float+0x162>
 800b7f2:	b913      	cbnz	r3, 800b7fa <_printf_float+0x1aa>
 800b7f4:	6822      	ldr	r2, [r4, #0]
 800b7f6:	07d2      	lsls	r2, r2, #31
 800b7f8:	d501      	bpl.n	800b7fe <_printf_float+0x1ae>
 800b7fa:	3302      	adds	r3, #2
 800b7fc:	e7f4      	b.n	800b7e8 <_printf_float+0x198>
 800b7fe:	2301      	movs	r3, #1
 800b800:	e7f2      	b.n	800b7e8 <_printf_float+0x198>
 800b802:	f04f 0967 	mov.w	r9, #103	; 0x67
 800b806:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800b808:	4299      	cmp	r1, r3
 800b80a:	db05      	blt.n	800b818 <_printf_float+0x1c8>
 800b80c:	6823      	ldr	r3, [r4, #0]
 800b80e:	6121      	str	r1, [r4, #16]
 800b810:	07d8      	lsls	r0, r3, #31
 800b812:	d5ea      	bpl.n	800b7ea <_printf_float+0x19a>
 800b814:	1c4b      	adds	r3, r1, #1
 800b816:	e7e7      	b.n	800b7e8 <_printf_float+0x198>
 800b818:	2900      	cmp	r1, #0
 800b81a:	bfcc      	ite	gt
 800b81c:	2201      	movgt	r2, #1
 800b81e:	f1c1 0202 	rsble	r2, r1, #2
 800b822:	4413      	add	r3, r2
 800b824:	e7e0      	b.n	800b7e8 <_printf_float+0x198>
 800b826:	6823      	ldr	r3, [r4, #0]
 800b828:	055a      	lsls	r2, r3, #21
 800b82a:	d407      	bmi.n	800b83c <_printf_float+0x1ec>
 800b82c:	6923      	ldr	r3, [r4, #16]
 800b82e:	4642      	mov	r2, r8
 800b830:	4631      	mov	r1, r6
 800b832:	4628      	mov	r0, r5
 800b834:	47b8      	blx	r7
 800b836:	3001      	adds	r0, #1
 800b838:	d12b      	bne.n	800b892 <_printf_float+0x242>
 800b83a:	e764      	b.n	800b706 <_printf_float+0xb6>
 800b83c:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 800b840:	f240 80dd 	bls.w	800b9fe <_printf_float+0x3ae>
 800b844:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800b848:	2200      	movs	r2, #0
 800b84a:	2300      	movs	r3, #0
 800b84c:	f7f5 f8e8 	bl	8000a20 <__aeabi_dcmpeq>
 800b850:	2800      	cmp	r0, #0
 800b852:	d033      	beq.n	800b8bc <_printf_float+0x26c>
 800b854:	2301      	movs	r3, #1
 800b856:	4631      	mov	r1, r6
 800b858:	4628      	mov	r0, r5
 800b85a:	4a35      	ldr	r2, [pc, #212]	; (800b930 <_printf_float+0x2e0>)
 800b85c:	47b8      	blx	r7
 800b85e:	3001      	adds	r0, #1
 800b860:	f43f af51 	beq.w	800b706 <_printf_float+0xb6>
 800b864:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 800b868:	429a      	cmp	r2, r3
 800b86a:	db02      	blt.n	800b872 <_printf_float+0x222>
 800b86c:	6823      	ldr	r3, [r4, #0]
 800b86e:	07d8      	lsls	r0, r3, #31
 800b870:	d50f      	bpl.n	800b892 <_printf_float+0x242>
 800b872:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800b876:	4631      	mov	r1, r6
 800b878:	4628      	mov	r0, r5
 800b87a:	47b8      	blx	r7
 800b87c:	3001      	adds	r0, #1
 800b87e:	f43f af42 	beq.w	800b706 <_printf_float+0xb6>
 800b882:	f04f 0800 	mov.w	r8, #0
 800b886:	f104 091a 	add.w	r9, r4, #26
 800b88a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800b88c:	3b01      	subs	r3, #1
 800b88e:	4543      	cmp	r3, r8
 800b890:	dc09      	bgt.n	800b8a6 <_printf_float+0x256>
 800b892:	6823      	ldr	r3, [r4, #0]
 800b894:	079b      	lsls	r3, r3, #30
 800b896:	f100 8104 	bmi.w	800baa2 <_printf_float+0x452>
 800b89a:	68e0      	ldr	r0, [r4, #12]
 800b89c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800b89e:	4298      	cmp	r0, r3
 800b8a0:	bfb8      	it	lt
 800b8a2:	4618      	movlt	r0, r3
 800b8a4:	e731      	b.n	800b70a <_printf_float+0xba>
 800b8a6:	2301      	movs	r3, #1
 800b8a8:	464a      	mov	r2, r9
 800b8aa:	4631      	mov	r1, r6
 800b8ac:	4628      	mov	r0, r5
 800b8ae:	47b8      	blx	r7
 800b8b0:	3001      	adds	r0, #1
 800b8b2:	f43f af28 	beq.w	800b706 <_printf_float+0xb6>
 800b8b6:	f108 0801 	add.w	r8, r8, #1
 800b8ba:	e7e6      	b.n	800b88a <_printf_float+0x23a>
 800b8bc:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800b8be:	2b00      	cmp	r3, #0
 800b8c0:	dc38      	bgt.n	800b934 <_printf_float+0x2e4>
 800b8c2:	2301      	movs	r3, #1
 800b8c4:	4631      	mov	r1, r6
 800b8c6:	4628      	mov	r0, r5
 800b8c8:	4a19      	ldr	r2, [pc, #100]	; (800b930 <_printf_float+0x2e0>)
 800b8ca:	47b8      	blx	r7
 800b8cc:	3001      	adds	r0, #1
 800b8ce:	f43f af1a 	beq.w	800b706 <_printf_float+0xb6>
 800b8d2:	e9dd 320d 	ldrd	r3, r2, [sp, #52]	; 0x34
 800b8d6:	4313      	orrs	r3, r2
 800b8d8:	d102      	bne.n	800b8e0 <_printf_float+0x290>
 800b8da:	6823      	ldr	r3, [r4, #0]
 800b8dc:	07d9      	lsls	r1, r3, #31
 800b8de:	d5d8      	bpl.n	800b892 <_printf_float+0x242>
 800b8e0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800b8e4:	4631      	mov	r1, r6
 800b8e6:	4628      	mov	r0, r5
 800b8e8:	47b8      	blx	r7
 800b8ea:	3001      	adds	r0, #1
 800b8ec:	f43f af0b 	beq.w	800b706 <_printf_float+0xb6>
 800b8f0:	f04f 0900 	mov.w	r9, #0
 800b8f4:	f104 0a1a 	add.w	sl, r4, #26
 800b8f8:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800b8fa:	425b      	negs	r3, r3
 800b8fc:	454b      	cmp	r3, r9
 800b8fe:	dc01      	bgt.n	800b904 <_printf_float+0x2b4>
 800b900:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800b902:	e794      	b.n	800b82e <_printf_float+0x1de>
 800b904:	2301      	movs	r3, #1
 800b906:	4652      	mov	r2, sl
 800b908:	4631      	mov	r1, r6
 800b90a:	4628      	mov	r0, r5
 800b90c:	47b8      	blx	r7
 800b90e:	3001      	adds	r0, #1
 800b910:	f43f aef9 	beq.w	800b706 <_printf_float+0xb6>
 800b914:	f109 0901 	add.w	r9, r9, #1
 800b918:	e7ee      	b.n	800b8f8 <_printf_float+0x2a8>
 800b91a:	bf00      	nop
 800b91c:	7fefffff 	.word	0x7fefffff
 800b920:	0800e554 	.word	0x0800e554
 800b924:	0800e558 	.word	0x0800e558
 800b928:	0800e55c 	.word	0x0800e55c
 800b92c:	0800e560 	.word	0x0800e560
 800b930:	0800e564 	.word	0x0800e564
 800b934:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800b936:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800b938:	429a      	cmp	r2, r3
 800b93a:	bfa8      	it	ge
 800b93c:	461a      	movge	r2, r3
 800b93e:	2a00      	cmp	r2, #0
 800b940:	4691      	mov	r9, r2
 800b942:	dc37      	bgt.n	800b9b4 <_printf_float+0x364>
 800b944:	f04f 0b00 	mov.w	fp, #0
 800b948:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800b94c:	f104 021a 	add.w	r2, r4, #26
 800b950:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 800b954:	ebaa 0309 	sub.w	r3, sl, r9
 800b958:	455b      	cmp	r3, fp
 800b95a:	dc33      	bgt.n	800b9c4 <_printf_float+0x374>
 800b95c:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 800b960:	429a      	cmp	r2, r3
 800b962:	db3b      	blt.n	800b9dc <_printf_float+0x38c>
 800b964:	6823      	ldr	r3, [r4, #0]
 800b966:	07da      	lsls	r2, r3, #31
 800b968:	d438      	bmi.n	800b9dc <_printf_float+0x38c>
 800b96a:	e9dd 320d 	ldrd	r3, r2, [sp, #52]	; 0x34
 800b96e:	eba2 0903 	sub.w	r9, r2, r3
 800b972:	eba2 020a 	sub.w	r2, r2, sl
 800b976:	4591      	cmp	r9, r2
 800b978:	bfa8      	it	ge
 800b97a:	4691      	movge	r9, r2
 800b97c:	f1b9 0f00 	cmp.w	r9, #0
 800b980:	dc34      	bgt.n	800b9ec <_printf_float+0x39c>
 800b982:	f04f 0800 	mov.w	r8, #0
 800b986:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800b98a:	f104 0a1a 	add.w	sl, r4, #26
 800b98e:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 800b992:	1a9b      	subs	r3, r3, r2
 800b994:	eba3 0309 	sub.w	r3, r3, r9
 800b998:	4543      	cmp	r3, r8
 800b99a:	f77f af7a 	ble.w	800b892 <_printf_float+0x242>
 800b99e:	2301      	movs	r3, #1
 800b9a0:	4652      	mov	r2, sl
 800b9a2:	4631      	mov	r1, r6
 800b9a4:	4628      	mov	r0, r5
 800b9a6:	47b8      	blx	r7
 800b9a8:	3001      	adds	r0, #1
 800b9aa:	f43f aeac 	beq.w	800b706 <_printf_float+0xb6>
 800b9ae:	f108 0801 	add.w	r8, r8, #1
 800b9b2:	e7ec      	b.n	800b98e <_printf_float+0x33e>
 800b9b4:	4613      	mov	r3, r2
 800b9b6:	4631      	mov	r1, r6
 800b9b8:	4642      	mov	r2, r8
 800b9ba:	4628      	mov	r0, r5
 800b9bc:	47b8      	blx	r7
 800b9be:	3001      	adds	r0, #1
 800b9c0:	d1c0      	bne.n	800b944 <_printf_float+0x2f4>
 800b9c2:	e6a0      	b.n	800b706 <_printf_float+0xb6>
 800b9c4:	2301      	movs	r3, #1
 800b9c6:	4631      	mov	r1, r6
 800b9c8:	4628      	mov	r0, r5
 800b9ca:	920b      	str	r2, [sp, #44]	; 0x2c
 800b9cc:	47b8      	blx	r7
 800b9ce:	3001      	adds	r0, #1
 800b9d0:	f43f ae99 	beq.w	800b706 <_printf_float+0xb6>
 800b9d4:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800b9d6:	f10b 0b01 	add.w	fp, fp, #1
 800b9da:	e7b9      	b.n	800b950 <_printf_float+0x300>
 800b9dc:	4631      	mov	r1, r6
 800b9de:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800b9e2:	4628      	mov	r0, r5
 800b9e4:	47b8      	blx	r7
 800b9e6:	3001      	adds	r0, #1
 800b9e8:	d1bf      	bne.n	800b96a <_printf_float+0x31a>
 800b9ea:	e68c      	b.n	800b706 <_printf_float+0xb6>
 800b9ec:	464b      	mov	r3, r9
 800b9ee:	4631      	mov	r1, r6
 800b9f0:	4628      	mov	r0, r5
 800b9f2:	eb08 020a 	add.w	r2, r8, sl
 800b9f6:	47b8      	blx	r7
 800b9f8:	3001      	adds	r0, #1
 800b9fa:	d1c2      	bne.n	800b982 <_printf_float+0x332>
 800b9fc:	e683      	b.n	800b706 <_printf_float+0xb6>
 800b9fe:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800ba00:	2a01      	cmp	r2, #1
 800ba02:	dc01      	bgt.n	800ba08 <_printf_float+0x3b8>
 800ba04:	07db      	lsls	r3, r3, #31
 800ba06:	d539      	bpl.n	800ba7c <_printf_float+0x42c>
 800ba08:	2301      	movs	r3, #1
 800ba0a:	4642      	mov	r2, r8
 800ba0c:	4631      	mov	r1, r6
 800ba0e:	4628      	mov	r0, r5
 800ba10:	47b8      	blx	r7
 800ba12:	3001      	adds	r0, #1
 800ba14:	f43f ae77 	beq.w	800b706 <_printf_float+0xb6>
 800ba18:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800ba1c:	4631      	mov	r1, r6
 800ba1e:	4628      	mov	r0, r5
 800ba20:	47b8      	blx	r7
 800ba22:	3001      	adds	r0, #1
 800ba24:	f43f ae6f 	beq.w	800b706 <_printf_float+0xb6>
 800ba28:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800ba2c:	2200      	movs	r2, #0
 800ba2e:	2300      	movs	r3, #0
 800ba30:	f8dd 9038 	ldr.w	r9, [sp, #56]	; 0x38
 800ba34:	f7f4 fff4 	bl	8000a20 <__aeabi_dcmpeq>
 800ba38:	b9d8      	cbnz	r0, 800ba72 <_printf_float+0x422>
 800ba3a:	f109 33ff 	add.w	r3, r9, #4294967295
 800ba3e:	f108 0201 	add.w	r2, r8, #1
 800ba42:	4631      	mov	r1, r6
 800ba44:	4628      	mov	r0, r5
 800ba46:	47b8      	blx	r7
 800ba48:	3001      	adds	r0, #1
 800ba4a:	d10e      	bne.n	800ba6a <_printf_float+0x41a>
 800ba4c:	e65b      	b.n	800b706 <_printf_float+0xb6>
 800ba4e:	2301      	movs	r3, #1
 800ba50:	464a      	mov	r2, r9
 800ba52:	4631      	mov	r1, r6
 800ba54:	4628      	mov	r0, r5
 800ba56:	47b8      	blx	r7
 800ba58:	3001      	adds	r0, #1
 800ba5a:	f43f ae54 	beq.w	800b706 <_printf_float+0xb6>
 800ba5e:	f108 0801 	add.w	r8, r8, #1
 800ba62:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800ba64:	3b01      	subs	r3, #1
 800ba66:	4543      	cmp	r3, r8
 800ba68:	dcf1      	bgt.n	800ba4e <_printf_float+0x3fe>
 800ba6a:	4653      	mov	r3, sl
 800ba6c:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800ba70:	e6de      	b.n	800b830 <_printf_float+0x1e0>
 800ba72:	f04f 0800 	mov.w	r8, #0
 800ba76:	f104 091a 	add.w	r9, r4, #26
 800ba7a:	e7f2      	b.n	800ba62 <_printf_float+0x412>
 800ba7c:	2301      	movs	r3, #1
 800ba7e:	4642      	mov	r2, r8
 800ba80:	e7df      	b.n	800ba42 <_printf_float+0x3f2>
 800ba82:	2301      	movs	r3, #1
 800ba84:	464a      	mov	r2, r9
 800ba86:	4631      	mov	r1, r6
 800ba88:	4628      	mov	r0, r5
 800ba8a:	47b8      	blx	r7
 800ba8c:	3001      	adds	r0, #1
 800ba8e:	f43f ae3a 	beq.w	800b706 <_printf_float+0xb6>
 800ba92:	f108 0801 	add.w	r8, r8, #1
 800ba96:	68e3      	ldr	r3, [r4, #12]
 800ba98:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800ba9a:	1a5b      	subs	r3, r3, r1
 800ba9c:	4543      	cmp	r3, r8
 800ba9e:	dcf0      	bgt.n	800ba82 <_printf_float+0x432>
 800baa0:	e6fb      	b.n	800b89a <_printf_float+0x24a>
 800baa2:	f04f 0800 	mov.w	r8, #0
 800baa6:	f104 0919 	add.w	r9, r4, #25
 800baaa:	e7f4      	b.n	800ba96 <_printf_float+0x446>

0800baac <_printf_common>:
 800baac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800bab0:	4616      	mov	r6, r2
 800bab2:	4699      	mov	r9, r3
 800bab4:	688a      	ldr	r2, [r1, #8]
 800bab6:	690b      	ldr	r3, [r1, #16]
 800bab8:	4607      	mov	r7, r0
 800baba:	4293      	cmp	r3, r2
 800babc:	bfb8      	it	lt
 800babe:	4613      	movlt	r3, r2
 800bac0:	6033      	str	r3, [r6, #0]
 800bac2:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800bac6:	460c      	mov	r4, r1
 800bac8:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800bacc:	b10a      	cbz	r2, 800bad2 <_printf_common+0x26>
 800bace:	3301      	adds	r3, #1
 800bad0:	6033      	str	r3, [r6, #0]
 800bad2:	6823      	ldr	r3, [r4, #0]
 800bad4:	0699      	lsls	r1, r3, #26
 800bad6:	bf42      	ittt	mi
 800bad8:	6833      	ldrmi	r3, [r6, #0]
 800bada:	3302      	addmi	r3, #2
 800badc:	6033      	strmi	r3, [r6, #0]
 800bade:	6825      	ldr	r5, [r4, #0]
 800bae0:	f015 0506 	ands.w	r5, r5, #6
 800bae4:	d106      	bne.n	800baf4 <_printf_common+0x48>
 800bae6:	f104 0a19 	add.w	sl, r4, #25
 800baea:	68e3      	ldr	r3, [r4, #12]
 800baec:	6832      	ldr	r2, [r6, #0]
 800baee:	1a9b      	subs	r3, r3, r2
 800baf0:	42ab      	cmp	r3, r5
 800baf2:	dc2b      	bgt.n	800bb4c <_printf_common+0xa0>
 800baf4:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800baf8:	1e13      	subs	r3, r2, #0
 800bafa:	6822      	ldr	r2, [r4, #0]
 800bafc:	bf18      	it	ne
 800bafe:	2301      	movne	r3, #1
 800bb00:	0692      	lsls	r2, r2, #26
 800bb02:	d430      	bmi.n	800bb66 <_printf_common+0xba>
 800bb04:	4649      	mov	r1, r9
 800bb06:	4638      	mov	r0, r7
 800bb08:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800bb0c:	47c0      	blx	r8
 800bb0e:	3001      	adds	r0, #1
 800bb10:	d023      	beq.n	800bb5a <_printf_common+0xae>
 800bb12:	6823      	ldr	r3, [r4, #0]
 800bb14:	6922      	ldr	r2, [r4, #16]
 800bb16:	f003 0306 	and.w	r3, r3, #6
 800bb1a:	2b04      	cmp	r3, #4
 800bb1c:	bf14      	ite	ne
 800bb1e:	2500      	movne	r5, #0
 800bb20:	6833      	ldreq	r3, [r6, #0]
 800bb22:	f04f 0600 	mov.w	r6, #0
 800bb26:	bf08      	it	eq
 800bb28:	68e5      	ldreq	r5, [r4, #12]
 800bb2a:	f104 041a 	add.w	r4, r4, #26
 800bb2e:	bf08      	it	eq
 800bb30:	1aed      	subeq	r5, r5, r3
 800bb32:	f854 3c12 	ldr.w	r3, [r4, #-18]
 800bb36:	bf08      	it	eq
 800bb38:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800bb3c:	4293      	cmp	r3, r2
 800bb3e:	bfc4      	itt	gt
 800bb40:	1a9b      	subgt	r3, r3, r2
 800bb42:	18ed      	addgt	r5, r5, r3
 800bb44:	42b5      	cmp	r5, r6
 800bb46:	d11a      	bne.n	800bb7e <_printf_common+0xd2>
 800bb48:	2000      	movs	r0, #0
 800bb4a:	e008      	b.n	800bb5e <_printf_common+0xb2>
 800bb4c:	2301      	movs	r3, #1
 800bb4e:	4652      	mov	r2, sl
 800bb50:	4649      	mov	r1, r9
 800bb52:	4638      	mov	r0, r7
 800bb54:	47c0      	blx	r8
 800bb56:	3001      	adds	r0, #1
 800bb58:	d103      	bne.n	800bb62 <_printf_common+0xb6>
 800bb5a:	f04f 30ff 	mov.w	r0, #4294967295
 800bb5e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bb62:	3501      	adds	r5, #1
 800bb64:	e7c1      	b.n	800baea <_printf_common+0x3e>
 800bb66:	2030      	movs	r0, #48	; 0x30
 800bb68:	18e1      	adds	r1, r4, r3
 800bb6a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800bb6e:	1c5a      	adds	r2, r3, #1
 800bb70:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800bb74:	4422      	add	r2, r4
 800bb76:	3302      	adds	r3, #2
 800bb78:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800bb7c:	e7c2      	b.n	800bb04 <_printf_common+0x58>
 800bb7e:	2301      	movs	r3, #1
 800bb80:	4622      	mov	r2, r4
 800bb82:	4649      	mov	r1, r9
 800bb84:	4638      	mov	r0, r7
 800bb86:	47c0      	blx	r8
 800bb88:	3001      	adds	r0, #1
 800bb8a:	d0e6      	beq.n	800bb5a <_printf_common+0xae>
 800bb8c:	3601      	adds	r6, #1
 800bb8e:	e7d9      	b.n	800bb44 <_printf_common+0x98>

0800bb90 <_printf_i>:
 800bb90:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800bb94:	7e0f      	ldrb	r7, [r1, #24]
 800bb96:	4691      	mov	r9, r2
 800bb98:	2f78      	cmp	r7, #120	; 0x78
 800bb9a:	4680      	mov	r8, r0
 800bb9c:	460c      	mov	r4, r1
 800bb9e:	469a      	mov	sl, r3
 800bba0:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800bba2:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800bba6:	d807      	bhi.n	800bbb8 <_printf_i+0x28>
 800bba8:	2f62      	cmp	r7, #98	; 0x62
 800bbaa:	d80a      	bhi.n	800bbc2 <_printf_i+0x32>
 800bbac:	2f00      	cmp	r7, #0
 800bbae:	f000 80d5 	beq.w	800bd5c <_printf_i+0x1cc>
 800bbb2:	2f58      	cmp	r7, #88	; 0x58
 800bbb4:	f000 80c1 	beq.w	800bd3a <_printf_i+0x1aa>
 800bbb8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800bbbc:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800bbc0:	e03a      	b.n	800bc38 <_printf_i+0xa8>
 800bbc2:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800bbc6:	2b15      	cmp	r3, #21
 800bbc8:	d8f6      	bhi.n	800bbb8 <_printf_i+0x28>
 800bbca:	a101      	add	r1, pc, #4	; (adr r1, 800bbd0 <_printf_i+0x40>)
 800bbcc:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800bbd0:	0800bc29 	.word	0x0800bc29
 800bbd4:	0800bc3d 	.word	0x0800bc3d
 800bbd8:	0800bbb9 	.word	0x0800bbb9
 800bbdc:	0800bbb9 	.word	0x0800bbb9
 800bbe0:	0800bbb9 	.word	0x0800bbb9
 800bbe4:	0800bbb9 	.word	0x0800bbb9
 800bbe8:	0800bc3d 	.word	0x0800bc3d
 800bbec:	0800bbb9 	.word	0x0800bbb9
 800bbf0:	0800bbb9 	.word	0x0800bbb9
 800bbf4:	0800bbb9 	.word	0x0800bbb9
 800bbf8:	0800bbb9 	.word	0x0800bbb9
 800bbfc:	0800bd43 	.word	0x0800bd43
 800bc00:	0800bc69 	.word	0x0800bc69
 800bc04:	0800bcfd 	.word	0x0800bcfd
 800bc08:	0800bbb9 	.word	0x0800bbb9
 800bc0c:	0800bbb9 	.word	0x0800bbb9
 800bc10:	0800bd65 	.word	0x0800bd65
 800bc14:	0800bbb9 	.word	0x0800bbb9
 800bc18:	0800bc69 	.word	0x0800bc69
 800bc1c:	0800bbb9 	.word	0x0800bbb9
 800bc20:	0800bbb9 	.word	0x0800bbb9
 800bc24:	0800bd05 	.word	0x0800bd05
 800bc28:	682b      	ldr	r3, [r5, #0]
 800bc2a:	1d1a      	adds	r2, r3, #4
 800bc2c:	681b      	ldr	r3, [r3, #0]
 800bc2e:	602a      	str	r2, [r5, #0]
 800bc30:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800bc34:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800bc38:	2301      	movs	r3, #1
 800bc3a:	e0a0      	b.n	800bd7e <_printf_i+0x1ee>
 800bc3c:	6820      	ldr	r0, [r4, #0]
 800bc3e:	682b      	ldr	r3, [r5, #0]
 800bc40:	0607      	lsls	r7, r0, #24
 800bc42:	f103 0104 	add.w	r1, r3, #4
 800bc46:	6029      	str	r1, [r5, #0]
 800bc48:	d501      	bpl.n	800bc4e <_printf_i+0xbe>
 800bc4a:	681e      	ldr	r6, [r3, #0]
 800bc4c:	e003      	b.n	800bc56 <_printf_i+0xc6>
 800bc4e:	0646      	lsls	r6, r0, #25
 800bc50:	d5fb      	bpl.n	800bc4a <_printf_i+0xba>
 800bc52:	f9b3 6000 	ldrsh.w	r6, [r3]
 800bc56:	2e00      	cmp	r6, #0
 800bc58:	da03      	bge.n	800bc62 <_printf_i+0xd2>
 800bc5a:	232d      	movs	r3, #45	; 0x2d
 800bc5c:	4276      	negs	r6, r6
 800bc5e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800bc62:	230a      	movs	r3, #10
 800bc64:	4859      	ldr	r0, [pc, #356]	; (800bdcc <_printf_i+0x23c>)
 800bc66:	e012      	b.n	800bc8e <_printf_i+0xfe>
 800bc68:	682b      	ldr	r3, [r5, #0]
 800bc6a:	6820      	ldr	r0, [r4, #0]
 800bc6c:	1d19      	adds	r1, r3, #4
 800bc6e:	6029      	str	r1, [r5, #0]
 800bc70:	0605      	lsls	r5, r0, #24
 800bc72:	d501      	bpl.n	800bc78 <_printf_i+0xe8>
 800bc74:	681e      	ldr	r6, [r3, #0]
 800bc76:	e002      	b.n	800bc7e <_printf_i+0xee>
 800bc78:	0641      	lsls	r1, r0, #25
 800bc7a:	d5fb      	bpl.n	800bc74 <_printf_i+0xe4>
 800bc7c:	881e      	ldrh	r6, [r3, #0]
 800bc7e:	2f6f      	cmp	r7, #111	; 0x6f
 800bc80:	bf0c      	ite	eq
 800bc82:	2308      	moveq	r3, #8
 800bc84:	230a      	movne	r3, #10
 800bc86:	4851      	ldr	r0, [pc, #324]	; (800bdcc <_printf_i+0x23c>)
 800bc88:	2100      	movs	r1, #0
 800bc8a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800bc8e:	6865      	ldr	r5, [r4, #4]
 800bc90:	2d00      	cmp	r5, #0
 800bc92:	bfa8      	it	ge
 800bc94:	6821      	ldrge	r1, [r4, #0]
 800bc96:	60a5      	str	r5, [r4, #8]
 800bc98:	bfa4      	itt	ge
 800bc9a:	f021 0104 	bicge.w	r1, r1, #4
 800bc9e:	6021      	strge	r1, [r4, #0]
 800bca0:	b90e      	cbnz	r6, 800bca6 <_printf_i+0x116>
 800bca2:	2d00      	cmp	r5, #0
 800bca4:	d04b      	beq.n	800bd3e <_printf_i+0x1ae>
 800bca6:	4615      	mov	r5, r2
 800bca8:	fbb6 f1f3 	udiv	r1, r6, r3
 800bcac:	fb03 6711 	mls	r7, r3, r1, r6
 800bcb0:	5dc7      	ldrb	r7, [r0, r7]
 800bcb2:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800bcb6:	4637      	mov	r7, r6
 800bcb8:	42bb      	cmp	r3, r7
 800bcba:	460e      	mov	r6, r1
 800bcbc:	d9f4      	bls.n	800bca8 <_printf_i+0x118>
 800bcbe:	2b08      	cmp	r3, #8
 800bcc0:	d10b      	bne.n	800bcda <_printf_i+0x14a>
 800bcc2:	6823      	ldr	r3, [r4, #0]
 800bcc4:	07de      	lsls	r6, r3, #31
 800bcc6:	d508      	bpl.n	800bcda <_printf_i+0x14a>
 800bcc8:	6923      	ldr	r3, [r4, #16]
 800bcca:	6861      	ldr	r1, [r4, #4]
 800bccc:	4299      	cmp	r1, r3
 800bcce:	bfde      	ittt	le
 800bcd0:	2330      	movle	r3, #48	; 0x30
 800bcd2:	f805 3c01 	strble.w	r3, [r5, #-1]
 800bcd6:	f105 35ff 	addle.w	r5, r5, #4294967295
 800bcda:	1b52      	subs	r2, r2, r5
 800bcdc:	6122      	str	r2, [r4, #16]
 800bcde:	464b      	mov	r3, r9
 800bce0:	4621      	mov	r1, r4
 800bce2:	4640      	mov	r0, r8
 800bce4:	f8cd a000 	str.w	sl, [sp]
 800bce8:	aa03      	add	r2, sp, #12
 800bcea:	f7ff fedf 	bl	800baac <_printf_common>
 800bcee:	3001      	adds	r0, #1
 800bcf0:	d14a      	bne.n	800bd88 <_printf_i+0x1f8>
 800bcf2:	f04f 30ff 	mov.w	r0, #4294967295
 800bcf6:	b004      	add	sp, #16
 800bcf8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bcfc:	6823      	ldr	r3, [r4, #0]
 800bcfe:	f043 0320 	orr.w	r3, r3, #32
 800bd02:	6023      	str	r3, [r4, #0]
 800bd04:	2778      	movs	r7, #120	; 0x78
 800bd06:	4832      	ldr	r0, [pc, #200]	; (800bdd0 <_printf_i+0x240>)
 800bd08:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800bd0c:	6823      	ldr	r3, [r4, #0]
 800bd0e:	6829      	ldr	r1, [r5, #0]
 800bd10:	061f      	lsls	r7, r3, #24
 800bd12:	f851 6b04 	ldr.w	r6, [r1], #4
 800bd16:	d402      	bmi.n	800bd1e <_printf_i+0x18e>
 800bd18:	065f      	lsls	r7, r3, #25
 800bd1a:	bf48      	it	mi
 800bd1c:	b2b6      	uxthmi	r6, r6
 800bd1e:	07df      	lsls	r7, r3, #31
 800bd20:	bf48      	it	mi
 800bd22:	f043 0320 	orrmi.w	r3, r3, #32
 800bd26:	6029      	str	r1, [r5, #0]
 800bd28:	bf48      	it	mi
 800bd2a:	6023      	strmi	r3, [r4, #0]
 800bd2c:	b91e      	cbnz	r6, 800bd36 <_printf_i+0x1a6>
 800bd2e:	6823      	ldr	r3, [r4, #0]
 800bd30:	f023 0320 	bic.w	r3, r3, #32
 800bd34:	6023      	str	r3, [r4, #0]
 800bd36:	2310      	movs	r3, #16
 800bd38:	e7a6      	b.n	800bc88 <_printf_i+0xf8>
 800bd3a:	4824      	ldr	r0, [pc, #144]	; (800bdcc <_printf_i+0x23c>)
 800bd3c:	e7e4      	b.n	800bd08 <_printf_i+0x178>
 800bd3e:	4615      	mov	r5, r2
 800bd40:	e7bd      	b.n	800bcbe <_printf_i+0x12e>
 800bd42:	682b      	ldr	r3, [r5, #0]
 800bd44:	6826      	ldr	r6, [r4, #0]
 800bd46:	1d18      	adds	r0, r3, #4
 800bd48:	6961      	ldr	r1, [r4, #20]
 800bd4a:	6028      	str	r0, [r5, #0]
 800bd4c:	0635      	lsls	r5, r6, #24
 800bd4e:	681b      	ldr	r3, [r3, #0]
 800bd50:	d501      	bpl.n	800bd56 <_printf_i+0x1c6>
 800bd52:	6019      	str	r1, [r3, #0]
 800bd54:	e002      	b.n	800bd5c <_printf_i+0x1cc>
 800bd56:	0670      	lsls	r0, r6, #25
 800bd58:	d5fb      	bpl.n	800bd52 <_printf_i+0x1c2>
 800bd5a:	8019      	strh	r1, [r3, #0]
 800bd5c:	2300      	movs	r3, #0
 800bd5e:	4615      	mov	r5, r2
 800bd60:	6123      	str	r3, [r4, #16]
 800bd62:	e7bc      	b.n	800bcde <_printf_i+0x14e>
 800bd64:	682b      	ldr	r3, [r5, #0]
 800bd66:	2100      	movs	r1, #0
 800bd68:	1d1a      	adds	r2, r3, #4
 800bd6a:	602a      	str	r2, [r5, #0]
 800bd6c:	681d      	ldr	r5, [r3, #0]
 800bd6e:	6862      	ldr	r2, [r4, #4]
 800bd70:	4628      	mov	r0, r5
 800bd72:	f000 f9c4 	bl	800c0fe <memchr>
 800bd76:	b108      	cbz	r0, 800bd7c <_printf_i+0x1ec>
 800bd78:	1b40      	subs	r0, r0, r5
 800bd7a:	6060      	str	r0, [r4, #4]
 800bd7c:	6863      	ldr	r3, [r4, #4]
 800bd7e:	6123      	str	r3, [r4, #16]
 800bd80:	2300      	movs	r3, #0
 800bd82:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800bd86:	e7aa      	b.n	800bcde <_printf_i+0x14e>
 800bd88:	462a      	mov	r2, r5
 800bd8a:	4649      	mov	r1, r9
 800bd8c:	4640      	mov	r0, r8
 800bd8e:	6923      	ldr	r3, [r4, #16]
 800bd90:	47d0      	blx	sl
 800bd92:	3001      	adds	r0, #1
 800bd94:	d0ad      	beq.n	800bcf2 <_printf_i+0x162>
 800bd96:	6823      	ldr	r3, [r4, #0]
 800bd98:	079b      	lsls	r3, r3, #30
 800bd9a:	d413      	bmi.n	800bdc4 <_printf_i+0x234>
 800bd9c:	68e0      	ldr	r0, [r4, #12]
 800bd9e:	9b03      	ldr	r3, [sp, #12]
 800bda0:	4298      	cmp	r0, r3
 800bda2:	bfb8      	it	lt
 800bda4:	4618      	movlt	r0, r3
 800bda6:	e7a6      	b.n	800bcf6 <_printf_i+0x166>
 800bda8:	2301      	movs	r3, #1
 800bdaa:	4632      	mov	r2, r6
 800bdac:	4649      	mov	r1, r9
 800bdae:	4640      	mov	r0, r8
 800bdb0:	47d0      	blx	sl
 800bdb2:	3001      	adds	r0, #1
 800bdb4:	d09d      	beq.n	800bcf2 <_printf_i+0x162>
 800bdb6:	3501      	adds	r5, #1
 800bdb8:	68e3      	ldr	r3, [r4, #12]
 800bdba:	9903      	ldr	r1, [sp, #12]
 800bdbc:	1a5b      	subs	r3, r3, r1
 800bdbe:	42ab      	cmp	r3, r5
 800bdc0:	dcf2      	bgt.n	800bda8 <_printf_i+0x218>
 800bdc2:	e7eb      	b.n	800bd9c <_printf_i+0x20c>
 800bdc4:	2500      	movs	r5, #0
 800bdc6:	f104 0619 	add.w	r6, r4, #25
 800bdca:	e7f5      	b.n	800bdb8 <_printf_i+0x228>
 800bdcc:	0800e566 	.word	0x0800e566
 800bdd0:	0800e577 	.word	0x0800e577

0800bdd4 <std>:
 800bdd4:	2300      	movs	r3, #0
 800bdd6:	b510      	push	{r4, lr}
 800bdd8:	4604      	mov	r4, r0
 800bdda:	e9c0 3300 	strd	r3, r3, [r0]
 800bdde:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800bde2:	6083      	str	r3, [r0, #8]
 800bde4:	8181      	strh	r1, [r0, #12]
 800bde6:	6643      	str	r3, [r0, #100]	; 0x64
 800bde8:	81c2      	strh	r2, [r0, #14]
 800bdea:	6183      	str	r3, [r0, #24]
 800bdec:	4619      	mov	r1, r3
 800bdee:	2208      	movs	r2, #8
 800bdf0:	305c      	adds	r0, #92	; 0x5c
 800bdf2:	f000 f8f4 	bl	800bfde <memset>
 800bdf6:	4b0d      	ldr	r3, [pc, #52]	; (800be2c <std+0x58>)
 800bdf8:	6224      	str	r4, [r4, #32]
 800bdfa:	6263      	str	r3, [r4, #36]	; 0x24
 800bdfc:	4b0c      	ldr	r3, [pc, #48]	; (800be30 <std+0x5c>)
 800bdfe:	62a3      	str	r3, [r4, #40]	; 0x28
 800be00:	4b0c      	ldr	r3, [pc, #48]	; (800be34 <std+0x60>)
 800be02:	62e3      	str	r3, [r4, #44]	; 0x2c
 800be04:	4b0c      	ldr	r3, [pc, #48]	; (800be38 <std+0x64>)
 800be06:	6323      	str	r3, [r4, #48]	; 0x30
 800be08:	4b0c      	ldr	r3, [pc, #48]	; (800be3c <std+0x68>)
 800be0a:	429c      	cmp	r4, r3
 800be0c:	d006      	beq.n	800be1c <std+0x48>
 800be0e:	f103 0268 	add.w	r2, r3, #104	; 0x68
 800be12:	4294      	cmp	r4, r2
 800be14:	d002      	beq.n	800be1c <std+0x48>
 800be16:	33d0      	adds	r3, #208	; 0xd0
 800be18:	429c      	cmp	r4, r3
 800be1a:	d105      	bne.n	800be28 <std+0x54>
 800be1c:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800be20:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800be24:	f000 b968 	b.w	800c0f8 <__retarget_lock_init_recursive>
 800be28:	bd10      	pop	{r4, pc}
 800be2a:	bf00      	nop
 800be2c:	0800bf59 	.word	0x0800bf59
 800be30:	0800bf7b 	.word	0x0800bf7b
 800be34:	0800bfb3 	.word	0x0800bfb3
 800be38:	0800bfd7 	.word	0x0800bfd7
 800be3c:	20001cbc 	.word	0x20001cbc

0800be40 <stdio_exit_handler>:
 800be40:	4a02      	ldr	r2, [pc, #8]	; (800be4c <stdio_exit_handler+0xc>)
 800be42:	4903      	ldr	r1, [pc, #12]	; (800be50 <stdio_exit_handler+0x10>)
 800be44:	4803      	ldr	r0, [pc, #12]	; (800be54 <stdio_exit_handler+0x14>)
 800be46:	f000 b869 	b.w	800bf1c <_fwalk_sglue>
 800be4a:	bf00      	nop
 800be4c:	200001c8 	.word	0x200001c8
 800be50:	0800d67d 	.word	0x0800d67d
 800be54:	200001d4 	.word	0x200001d4

0800be58 <cleanup_stdio>:
 800be58:	6841      	ldr	r1, [r0, #4]
 800be5a:	4b0c      	ldr	r3, [pc, #48]	; (800be8c <cleanup_stdio+0x34>)
 800be5c:	b510      	push	{r4, lr}
 800be5e:	4299      	cmp	r1, r3
 800be60:	4604      	mov	r4, r0
 800be62:	d001      	beq.n	800be68 <cleanup_stdio+0x10>
 800be64:	f001 fc0a 	bl	800d67c <_fflush_r>
 800be68:	68a1      	ldr	r1, [r4, #8]
 800be6a:	4b09      	ldr	r3, [pc, #36]	; (800be90 <cleanup_stdio+0x38>)
 800be6c:	4299      	cmp	r1, r3
 800be6e:	d002      	beq.n	800be76 <cleanup_stdio+0x1e>
 800be70:	4620      	mov	r0, r4
 800be72:	f001 fc03 	bl	800d67c <_fflush_r>
 800be76:	68e1      	ldr	r1, [r4, #12]
 800be78:	4b06      	ldr	r3, [pc, #24]	; (800be94 <cleanup_stdio+0x3c>)
 800be7a:	4299      	cmp	r1, r3
 800be7c:	d004      	beq.n	800be88 <cleanup_stdio+0x30>
 800be7e:	4620      	mov	r0, r4
 800be80:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800be84:	f001 bbfa 	b.w	800d67c <_fflush_r>
 800be88:	bd10      	pop	{r4, pc}
 800be8a:	bf00      	nop
 800be8c:	20001cbc 	.word	0x20001cbc
 800be90:	20001d24 	.word	0x20001d24
 800be94:	20001d8c 	.word	0x20001d8c

0800be98 <global_stdio_init.part.0>:
 800be98:	b510      	push	{r4, lr}
 800be9a:	4b0b      	ldr	r3, [pc, #44]	; (800bec8 <global_stdio_init.part.0+0x30>)
 800be9c:	4c0b      	ldr	r4, [pc, #44]	; (800becc <global_stdio_init.part.0+0x34>)
 800be9e:	4a0c      	ldr	r2, [pc, #48]	; (800bed0 <global_stdio_init.part.0+0x38>)
 800bea0:	4620      	mov	r0, r4
 800bea2:	601a      	str	r2, [r3, #0]
 800bea4:	2104      	movs	r1, #4
 800bea6:	2200      	movs	r2, #0
 800bea8:	f7ff ff94 	bl	800bdd4 <std>
 800beac:	f104 0068 	add.w	r0, r4, #104	; 0x68
 800beb0:	2201      	movs	r2, #1
 800beb2:	2109      	movs	r1, #9
 800beb4:	f7ff ff8e 	bl	800bdd4 <std>
 800beb8:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 800bebc:	2202      	movs	r2, #2
 800bebe:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800bec2:	2112      	movs	r1, #18
 800bec4:	f7ff bf86 	b.w	800bdd4 <std>
 800bec8:	20001df4 	.word	0x20001df4
 800becc:	20001cbc 	.word	0x20001cbc
 800bed0:	0800be41 	.word	0x0800be41

0800bed4 <__sfp_lock_acquire>:
 800bed4:	4801      	ldr	r0, [pc, #4]	; (800bedc <__sfp_lock_acquire+0x8>)
 800bed6:	f000 b910 	b.w	800c0fa <__retarget_lock_acquire_recursive>
 800beda:	bf00      	nop
 800bedc:	20001dfd 	.word	0x20001dfd

0800bee0 <__sfp_lock_release>:
 800bee0:	4801      	ldr	r0, [pc, #4]	; (800bee8 <__sfp_lock_release+0x8>)
 800bee2:	f000 b90b 	b.w	800c0fc <__retarget_lock_release_recursive>
 800bee6:	bf00      	nop
 800bee8:	20001dfd 	.word	0x20001dfd

0800beec <__sinit>:
 800beec:	b510      	push	{r4, lr}
 800beee:	4604      	mov	r4, r0
 800bef0:	f7ff fff0 	bl	800bed4 <__sfp_lock_acquire>
 800bef4:	6a23      	ldr	r3, [r4, #32]
 800bef6:	b11b      	cbz	r3, 800bf00 <__sinit+0x14>
 800bef8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800befc:	f7ff bff0 	b.w	800bee0 <__sfp_lock_release>
 800bf00:	4b04      	ldr	r3, [pc, #16]	; (800bf14 <__sinit+0x28>)
 800bf02:	6223      	str	r3, [r4, #32]
 800bf04:	4b04      	ldr	r3, [pc, #16]	; (800bf18 <__sinit+0x2c>)
 800bf06:	681b      	ldr	r3, [r3, #0]
 800bf08:	2b00      	cmp	r3, #0
 800bf0a:	d1f5      	bne.n	800bef8 <__sinit+0xc>
 800bf0c:	f7ff ffc4 	bl	800be98 <global_stdio_init.part.0>
 800bf10:	e7f2      	b.n	800bef8 <__sinit+0xc>
 800bf12:	bf00      	nop
 800bf14:	0800be59 	.word	0x0800be59
 800bf18:	20001df4 	.word	0x20001df4

0800bf1c <_fwalk_sglue>:
 800bf1c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800bf20:	4607      	mov	r7, r0
 800bf22:	4688      	mov	r8, r1
 800bf24:	4614      	mov	r4, r2
 800bf26:	2600      	movs	r6, #0
 800bf28:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800bf2c:	f1b9 0901 	subs.w	r9, r9, #1
 800bf30:	d505      	bpl.n	800bf3e <_fwalk_sglue+0x22>
 800bf32:	6824      	ldr	r4, [r4, #0]
 800bf34:	2c00      	cmp	r4, #0
 800bf36:	d1f7      	bne.n	800bf28 <_fwalk_sglue+0xc>
 800bf38:	4630      	mov	r0, r6
 800bf3a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800bf3e:	89ab      	ldrh	r3, [r5, #12]
 800bf40:	2b01      	cmp	r3, #1
 800bf42:	d907      	bls.n	800bf54 <_fwalk_sglue+0x38>
 800bf44:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800bf48:	3301      	adds	r3, #1
 800bf4a:	d003      	beq.n	800bf54 <_fwalk_sglue+0x38>
 800bf4c:	4629      	mov	r1, r5
 800bf4e:	4638      	mov	r0, r7
 800bf50:	47c0      	blx	r8
 800bf52:	4306      	orrs	r6, r0
 800bf54:	3568      	adds	r5, #104	; 0x68
 800bf56:	e7e9      	b.n	800bf2c <_fwalk_sglue+0x10>

0800bf58 <__sread>:
 800bf58:	b510      	push	{r4, lr}
 800bf5a:	460c      	mov	r4, r1
 800bf5c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bf60:	f000 f86c 	bl	800c03c <_read_r>
 800bf64:	2800      	cmp	r0, #0
 800bf66:	bfab      	itete	ge
 800bf68:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800bf6a:	89a3      	ldrhlt	r3, [r4, #12]
 800bf6c:	181b      	addge	r3, r3, r0
 800bf6e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800bf72:	bfac      	ite	ge
 800bf74:	6563      	strge	r3, [r4, #84]	; 0x54
 800bf76:	81a3      	strhlt	r3, [r4, #12]
 800bf78:	bd10      	pop	{r4, pc}

0800bf7a <__swrite>:
 800bf7a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bf7e:	461f      	mov	r7, r3
 800bf80:	898b      	ldrh	r3, [r1, #12]
 800bf82:	4605      	mov	r5, r0
 800bf84:	05db      	lsls	r3, r3, #23
 800bf86:	460c      	mov	r4, r1
 800bf88:	4616      	mov	r6, r2
 800bf8a:	d505      	bpl.n	800bf98 <__swrite+0x1e>
 800bf8c:	2302      	movs	r3, #2
 800bf8e:	2200      	movs	r2, #0
 800bf90:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bf94:	f000 f840 	bl	800c018 <_lseek_r>
 800bf98:	89a3      	ldrh	r3, [r4, #12]
 800bf9a:	4632      	mov	r2, r6
 800bf9c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800bfa0:	81a3      	strh	r3, [r4, #12]
 800bfa2:	4628      	mov	r0, r5
 800bfa4:	463b      	mov	r3, r7
 800bfa6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800bfaa:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800bfae:	f000 b867 	b.w	800c080 <_write_r>

0800bfb2 <__sseek>:
 800bfb2:	b510      	push	{r4, lr}
 800bfb4:	460c      	mov	r4, r1
 800bfb6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bfba:	f000 f82d 	bl	800c018 <_lseek_r>
 800bfbe:	1c43      	adds	r3, r0, #1
 800bfc0:	89a3      	ldrh	r3, [r4, #12]
 800bfc2:	bf15      	itete	ne
 800bfc4:	6560      	strne	r0, [r4, #84]	; 0x54
 800bfc6:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800bfca:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800bfce:	81a3      	strheq	r3, [r4, #12]
 800bfd0:	bf18      	it	ne
 800bfd2:	81a3      	strhne	r3, [r4, #12]
 800bfd4:	bd10      	pop	{r4, pc}

0800bfd6 <__sclose>:
 800bfd6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bfda:	f000 b80d 	b.w	800bff8 <_close_r>

0800bfde <memset>:
 800bfde:	4603      	mov	r3, r0
 800bfe0:	4402      	add	r2, r0
 800bfe2:	4293      	cmp	r3, r2
 800bfe4:	d100      	bne.n	800bfe8 <memset+0xa>
 800bfe6:	4770      	bx	lr
 800bfe8:	f803 1b01 	strb.w	r1, [r3], #1
 800bfec:	e7f9      	b.n	800bfe2 <memset+0x4>
	...

0800bff0 <_localeconv_r>:
 800bff0:	4800      	ldr	r0, [pc, #0]	; (800bff4 <_localeconv_r+0x4>)
 800bff2:	4770      	bx	lr
 800bff4:	20000314 	.word	0x20000314

0800bff8 <_close_r>:
 800bff8:	b538      	push	{r3, r4, r5, lr}
 800bffa:	2300      	movs	r3, #0
 800bffc:	4d05      	ldr	r5, [pc, #20]	; (800c014 <_close_r+0x1c>)
 800bffe:	4604      	mov	r4, r0
 800c000:	4608      	mov	r0, r1
 800c002:	602b      	str	r3, [r5, #0]
 800c004:	f7f6 ff26 	bl	8002e54 <_close>
 800c008:	1c43      	adds	r3, r0, #1
 800c00a:	d102      	bne.n	800c012 <_close_r+0x1a>
 800c00c:	682b      	ldr	r3, [r5, #0]
 800c00e:	b103      	cbz	r3, 800c012 <_close_r+0x1a>
 800c010:	6023      	str	r3, [r4, #0]
 800c012:	bd38      	pop	{r3, r4, r5, pc}
 800c014:	20001df8 	.word	0x20001df8

0800c018 <_lseek_r>:
 800c018:	b538      	push	{r3, r4, r5, lr}
 800c01a:	4604      	mov	r4, r0
 800c01c:	4608      	mov	r0, r1
 800c01e:	4611      	mov	r1, r2
 800c020:	2200      	movs	r2, #0
 800c022:	4d05      	ldr	r5, [pc, #20]	; (800c038 <_lseek_r+0x20>)
 800c024:	602a      	str	r2, [r5, #0]
 800c026:	461a      	mov	r2, r3
 800c028:	f7f6 ff38 	bl	8002e9c <_lseek>
 800c02c:	1c43      	adds	r3, r0, #1
 800c02e:	d102      	bne.n	800c036 <_lseek_r+0x1e>
 800c030:	682b      	ldr	r3, [r5, #0]
 800c032:	b103      	cbz	r3, 800c036 <_lseek_r+0x1e>
 800c034:	6023      	str	r3, [r4, #0]
 800c036:	bd38      	pop	{r3, r4, r5, pc}
 800c038:	20001df8 	.word	0x20001df8

0800c03c <_read_r>:
 800c03c:	b538      	push	{r3, r4, r5, lr}
 800c03e:	4604      	mov	r4, r0
 800c040:	4608      	mov	r0, r1
 800c042:	4611      	mov	r1, r2
 800c044:	2200      	movs	r2, #0
 800c046:	4d05      	ldr	r5, [pc, #20]	; (800c05c <_read_r+0x20>)
 800c048:	602a      	str	r2, [r5, #0]
 800c04a:	461a      	mov	r2, r3
 800c04c:	f7f6 fec9 	bl	8002de2 <_read>
 800c050:	1c43      	adds	r3, r0, #1
 800c052:	d102      	bne.n	800c05a <_read_r+0x1e>
 800c054:	682b      	ldr	r3, [r5, #0]
 800c056:	b103      	cbz	r3, 800c05a <_read_r+0x1e>
 800c058:	6023      	str	r3, [r4, #0]
 800c05a:	bd38      	pop	{r3, r4, r5, pc}
 800c05c:	20001df8 	.word	0x20001df8

0800c060 <_sbrk_r>:
 800c060:	b538      	push	{r3, r4, r5, lr}
 800c062:	2300      	movs	r3, #0
 800c064:	4d05      	ldr	r5, [pc, #20]	; (800c07c <_sbrk_r+0x1c>)
 800c066:	4604      	mov	r4, r0
 800c068:	4608      	mov	r0, r1
 800c06a:	602b      	str	r3, [r5, #0]
 800c06c:	f7f6 ff22 	bl	8002eb4 <_sbrk>
 800c070:	1c43      	adds	r3, r0, #1
 800c072:	d102      	bne.n	800c07a <_sbrk_r+0x1a>
 800c074:	682b      	ldr	r3, [r5, #0]
 800c076:	b103      	cbz	r3, 800c07a <_sbrk_r+0x1a>
 800c078:	6023      	str	r3, [r4, #0]
 800c07a:	bd38      	pop	{r3, r4, r5, pc}
 800c07c:	20001df8 	.word	0x20001df8

0800c080 <_write_r>:
 800c080:	b538      	push	{r3, r4, r5, lr}
 800c082:	4604      	mov	r4, r0
 800c084:	4608      	mov	r0, r1
 800c086:	4611      	mov	r1, r2
 800c088:	2200      	movs	r2, #0
 800c08a:	4d05      	ldr	r5, [pc, #20]	; (800c0a0 <_write_r+0x20>)
 800c08c:	602a      	str	r2, [r5, #0]
 800c08e:	461a      	mov	r2, r3
 800c090:	f7f6 fec4 	bl	8002e1c <_write>
 800c094:	1c43      	adds	r3, r0, #1
 800c096:	d102      	bne.n	800c09e <_write_r+0x1e>
 800c098:	682b      	ldr	r3, [r5, #0]
 800c09a:	b103      	cbz	r3, 800c09e <_write_r+0x1e>
 800c09c:	6023      	str	r3, [r4, #0]
 800c09e:	bd38      	pop	{r3, r4, r5, pc}
 800c0a0:	20001df8 	.word	0x20001df8

0800c0a4 <__errno>:
 800c0a4:	4b01      	ldr	r3, [pc, #4]	; (800c0ac <__errno+0x8>)
 800c0a6:	6818      	ldr	r0, [r3, #0]
 800c0a8:	4770      	bx	lr
 800c0aa:	bf00      	nop
 800c0ac:	20000220 	.word	0x20000220

0800c0b0 <__libc_init_array>:
 800c0b0:	b570      	push	{r4, r5, r6, lr}
 800c0b2:	2600      	movs	r6, #0
 800c0b4:	4d0c      	ldr	r5, [pc, #48]	; (800c0e8 <__libc_init_array+0x38>)
 800c0b6:	4c0d      	ldr	r4, [pc, #52]	; (800c0ec <__libc_init_array+0x3c>)
 800c0b8:	1b64      	subs	r4, r4, r5
 800c0ba:	10a4      	asrs	r4, r4, #2
 800c0bc:	42a6      	cmp	r6, r4
 800c0be:	d109      	bne.n	800c0d4 <__libc_init_array+0x24>
 800c0c0:	f002 f808 	bl	800e0d4 <_init>
 800c0c4:	2600      	movs	r6, #0
 800c0c6:	4d0a      	ldr	r5, [pc, #40]	; (800c0f0 <__libc_init_array+0x40>)
 800c0c8:	4c0a      	ldr	r4, [pc, #40]	; (800c0f4 <__libc_init_array+0x44>)
 800c0ca:	1b64      	subs	r4, r4, r5
 800c0cc:	10a4      	asrs	r4, r4, #2
 800c0ce:	42a6      	cmp	r6, r4
 800c0d0:	d105      	bne.n	800c0de <__libc_init_array+0x2e>
 800c0d2:	bd70      	pop	{r4, r5, r6, pc}
 800c0d4:	f855 3b04 	ldr.w	r3, [r5], #4
 800c0d8:	4798      	blx	r3
 800c0da:	3601      	adds	r6, #1
 800c0dc:	e7ee      	b.n	800c0bc <__libc_init_array+0xc>
 800c0de:	f855 3b04 	ldr.w	r3, [r5], #4
 800c0e2:	4798      	blx	r3
 800c0e4:	3601      	adds	r6, #1
 800c0e6:	e7f2      	b.n	800c0ce <__libc_init_array+0x1e>
 800c0e8:	0800e8cc 	.word	0x0800e8cc
 800c0ec:	0800e8cc 	.word	0x0800e8cc
 800c0f0:	0800e8cc 	.word	0x0800e8cc
 800c0f4:	0800e8d0 	.word	0x0800e8d0

0800c0f8 <__retarget_lock_init_recursive>:
 800c0f8:	4770      	bx	lr

0800c0fa <__retarget_lock_acquire_recursive>:
 800c0fa:	4770      	bx	lr

0800c0fc <__retarget_lock_release_recursive>:
 800c0fc:	4770      	bx	lr

0800c0fe <memchr>:
 800c0fe:	4603      	mov	r3, r0
 800c100:	b510      	push	{r4, lr}
 800c102:	b2c9      	uxtb	r1, r1
 800c104:	4402      	add	r2, r0
 800c106:	4293      	cmp	r3, r2
 800c108:	4618      	mov	r0, r3
 800c10a:	d101      	bne.n	800c110 <memchr+0x12>
 800c10c:	2000      	movs	r0, #0
 800c10e:	e003      	b.n	800c118 <memchr+0x1a>
 800c110:	7804      	ldrb	r4, [r0, #0]
 800c112:	3301      	adds	r3, #1
 800c114:	428c      	cmp	r4, r1
 800c116:	d1f6      	bne.n	800c106 <memchr+0x8>
 800c118:	bd10      	pop	{r4, pc}

0800c11a <quorem>:
 800c11a:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c11e:	6903      	ldr	r3, [r0, #16]
 800c120:	690c      	ldr	r4, [r1, #16]
 800c122:	4607      	mov	r7, r0
 800c124:	42a3      	cmp	r3, r4
 800c126:	db7f      	blt.n	800c228 <quorem+0x10e>
 800c128:	3c01      	subs	r4, #1
 800c12a:	f100 0514 	add.w	r5, r0, #20
 800c12e:	f101 0814 	add.w	r8, r1, #20
 800c132:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800c136:	9301      	str	r3, [sp, #4]
 800c138:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800c13c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800c140:	3301      	adds	r3, #1
 800c142:	429a      	cmp	r2, r3
 800c144:	fbb2 f6f3 	udiv	r6, r2, r3
 800c148:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800c14c:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800c150:	d331      	bcc.n	800c1b6 <quorem+0x9c>
 800c152:	f04f 0e00 	mov.w	lr, #0
 800c156:	4640      	mov	r0, r8
 800c158:	46ac      	mov	ip, r5
 800c15a:	46f2      	mov	sl, lr
 800c15c:	f850 2b04 	ldr.w	r2, [r0], #4
 800c160:	b293      	uxth	r3, r2
 800c162:	fb06 e303 	mla	r3, r6, r3, lr
 800c166:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800c16a:	0c1a      	lsrs	r2, r3, #16
 800c16c:	b29b      	uxth	r3, r3
 800c16e:	fb06 220e 	mla	r2, r6, lr, r2
 800c172:	ebaa 0303 	sub.w	r3, sl, r3
 800c176:	f8dc a000 	ldr.w	sl, [ip]
 800c17a:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800c17e:	fa1f fa8a 	uxth.w	sl, sl
 800c182:	4453      	add	r3, sl
 800c184:	f8dc a000 	ldr.w	sl, [ip]
 800c188:	b292      	uxth	r2, r2
 800c18a:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800c18e:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800c192:	b29b      	uxth	r3, r3
 800c194:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800c198:	4581      	cmp	r9, r0
 800c19a:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800c19e:	f84c 3b04 	str.w	r3, [ip], #4
 800c1a2:	d2db      	bcs.n	800c15c <quorem+0x42>
 800c1a4:	f855 300b 	ldr.w	r3, [r5, fp]
 800c1a8:	b92b      	cbnz	r3, 800c1b6 <quorem+0x9c>
 800c1aa:	9b01      	ldr	r3, [sp, #4]
 800c1ac:	3b04      	subs	r3, #4
 800c1ae:	429d      	cmp	r5, r3
 800c1b0:	461a      	mov	r2, r3
 800c1b2:	d32d      	bcc.n	800c210 <quorem+0xf6>
 800c1b4:	613c      	str	r4, [r7, #16]
 800c1b6:	4638      	mov	r0, r7
 800c1b8:	f001 f8e0 	bl	800d37c <__mcmp>
 800c1bc:	2800      	cmp	r0, #0
 800c1be:	db23      	blt.n	800c208 <quorem+0xee>
 800c1c0:	4629      	mov	r1, r5
 800c1c2:	2000      	movs	r0, #0
 800c1c4:	3601      	adds	r6, #1
 800c1c6:	f858 2b04 	ldr.w	r2, [r8], #4
 800c1ca:	f8d1 c000 	ldr.w	ip, [r1]
 800c1ce:	b293      	uxth	r3, r2
 800c1d0:	1ac3      	subs	r3, r0, r3
 800c1d2:	0c12      	lsrs	r2, r2, #16
 800c1d4:	fa1f f08c 	uxth.w	r0, ip
 800c1d8:	4403      	add	r3, r0
 800c1da:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 800c1de:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800c1e2:	b29b      	uxth	r3, r3
 800c1e4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800c1e8:	45c1      	cmp	r9, r8
 800c1ea:	ea4f 4022 	mov.w	r0, r2, asr #16
 800c1ee:	f841 3b04 	str.w	r3, [r1], #4
 800c1f2:	d2e8      	bcs.n	800c1c6 <quorem+0xac>
 800c1f4:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800c1f8:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800c1fc:	b922      	cbnz	r2, 800c208 <quorem+0xee>
 800c1fe:	3b04      	subs	r3, #4
 800c200:	429d      	cmp	r5, r3
 800c202:	461a      	mov	r2, r3
 800c204:	d30a      	bcc.n	800c21c <quorem+0x102>
 800c206:	613c      	str	r4, [r7, #16]
 800c208:	4630      	mov	r0, r6
 800c20a:	b003      	add	sp, #12
 800c20c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c210:	6812      	ldr	r2, [r2, #0]
 800c212:	3b04      	subs	r3, #4
 800c214:	2a00      	cmp	r2, #0
 800c216:	d1cd      	bne.n	800c1b4 <quorem+0x9a>
 800c218:	3c01      	subs	r4, #1
 800c21a:	e7c8      	b.n	800c1ae <quorem+0x94>
 800c21c:	6812      	ldr	r2, [r2, #0]
 800c21e:	3b04      	subs	r3, #4
 800c220:	2a00      	cmp	r2, #0
 800c222:	d1f0      	bne.n	800c206 <quorem+0xec>
 800c224:	3c01      	subs	r4, #1
 800c226:	e7eb      	b.n	800c200 <quorem+0xe6>
 800c228:	2000      	movs	r0, #0
 800c22a:	e7ee      	b.n	800c20a <quorem+0xf0>
 800c22c:	0000      	movs	r0, r0
	...

0800c230 <_dtoa_r>:
 800c230:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c234:	4616      	mov	r6, r2
 800c236:	461f      	mov	r7, r3
 800c238:	69c4      	ldr	r4, [r0, #28]
 800c23a:	b099      	sub	sp, #100	; 0x64
 800c23c:	4605      	mov	r5, r0
 800c23e:	e9cd 6704 	strd	r6, r7, [sp, #16]
 800c242:	f8dd 8094 	ldr.w	r8, [sp, #148]	; 0x94
 800c246:	b974      	cbnz	r4, 800c266 <_dtoa_r+0x36>
 800c248:	2010      	movs	r0, #16
 800c24a:	f7ff f8a9 	bl	800b3a0 <malloc>
 800c24e:	4602      	mov	r2, r0
 800c250:	61e8      	str	r0, [r5, #28]
 800c252:	b920      	cbnz	r0, 800c25e <_dtoa_r+0x2e>
 800c254:	21ef      	movs	r1, #239	; 0xef
 800c256:	4bac      	ldr	r3, [pc, #688]	; (800c508 <_dtoa_r+0x2d8>)
 800c258:	48ac      	ldr	r0, [pc, #688]	; (800c50c <_dtoa_r+0x2dc>)
 800c25a:	f001 fa45 	bl	800d6e8 <__assert_func>
 800c25e:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800c262:	6004      	str	r4, [r0, #0]
 800c264:	60c4      	str	r4, [r0, #12]
 800c266:	69eb      	ldr	r3, [r5, #28]
 800c268:	6819      	ldr	r1, [r3, #0]
 800c26a:	b151      	cbz	r1, 800c282 <_dtoa_r+0x52>
 800c26c:	685a      	ldr	r2, [r3, #4]
 800c26e:	2301      	movs	r3, #1
 800c270:	4093      	lsls	r3, r2
 800c272:	604a      	str	r2, [r1, #4]
 800c274:	608b      	str	r3, [r1, #8]
 800c276:	4628      	mov	r0, r5
 800c278:	f000 fe46 	bl	800cf08 <_Bfree>
 800c27c:	2200      	movs	r2, #0
 800c27e:	69eb      	ldr	r3, [r5, #28]
 800c280:	601a      	str	r2, [r3, #0]
 800c282:	1e3b      	subs	r3, r7, #0
 800c284:	bfaf      	iteee	ge
 800c286:	2300      	movge	r3, #0
 800c288:	2201      	movlt	r2, #1
 800c28a:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800c28e:	9305      	strlt	r3, [sp, #20]
 800c290:	bfa8      	it	ge
 800c292:	f8c8 3000 	strge.w	r3, [r8]
 800c296:	f8dd 9014 	ldr.w	r9, [sp, #20]
 800c29a:	4b9d      	ldr	r3, [pc, #628]	; (800c510 <_dtoa_r+0x2e0>)
 800c29c:	bfb8      	it	lt
 800c29e:	f8c8 2000 	strlt.w	r2, [r8]
 800c2a2:	ea33 0309 	bics.w	r3, r3, r9
 800c2a6:	d119      	bne.n	800c2dc <_dtoa_r+0xac>
 800c2a8:	f242 730f 	movw	r3, #9999	; 0x270f
 800c2ac:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800c2ae:	6013      	str	r3, [r2, #0]
 800c2b0:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800c2b4:	4333      	orrs	r3, r6
 800c2b6:	f000 8589 	beq.w	800cdcc <_dtoa_r+0xb9c>
 800c2ba:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800c2bc:	b953      	cbnz	r3, 800c2d4 <_dtoa_r+0xa4>
 800c2be:	4b95      	ldr	r3, [pc, #596]	; (800c514 <_dtoa_r+0x2e4>)
 800c2c0:	e023      	b.n	800c30a <_dtoa_r+0xda>
 800c2c2:	4b95      	ldr	r3, [pc, #596]	; (800c518 <_dtoa_r+0x2e8>)
 800c2c4:	9303      	str	r3, [sp, #12]
 800c2c6:	3308      	adds	r3, #8
 800c2c8:	9a26      	ldr	r2, [sp, #152]	; 0x98
 800c2ca:	6013      	str	r3, [r2, #0]
 800c2cc:	9803      	ldr	r0, [sp, #12]
 800c2ce:	b019      	add	sp, #100	; 0x64
 800c2d0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c2d4:	4b8f      	ldr	r3, [pc, #572]	; (800c514 <_dtoa_r+0x2e4>)
 800c2d6:	9303      	str	r3, [sp, #12]
 800c2d8:	3303      	adds	r3, #3
 800c2da:	e7f5      	b.n	800c2c8 <_dtoa_r+0x98>
 800c2dc:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 800c2e0:	e9cd 340c 	strd	r3, r4, [sp, #48]	; 0x30
 800c2e4:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800c2e8:	2200      	movs	r2, #0
 800c2ea:	2300      	movs	r3, #0
 800c2ec:	f7f4 fb98 	bl	8000a20 <__aeabi_dcmpeq>
 800c2f0:	4680      	mov	r8, r0
 800c2f2:	b160      	cbz	r0, 800c30e <_dtoa_r+0xde>
 800c2f4:	2301      	movs	r3, #1
 800c2f6:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800c2f8:	6013      	str	r3, [r2, #0]
 800c2fa:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800c2fc:	2b00      	cmp	r3, #0
 800c2fe:	f000 8562 	beq.w	800cdc6 <_dtoa_r+0xb96>
 800c302:	4b86      	ldr	r3, [pc, #536]	; (800c51c <_dtoa_r+0x2ec>)
 800c304:	9a26      	ldr	r2, [sp, #152]	; 0x98
 800c306:	6013      	str	r3, [r2, #0]
 800c308:	3b01      	subs	r3, #1
 800c30a:	9303      	str	r3, [sp, #12]
 800c30c:	e7de      	b.n	800c2cc <_dtoa_r+0x9c>
 800c30e:	ab16      	add	r3, sp, #88	; 0x58
 800c310:	9301      	str	r3, [sp, #4]
 800c312:	ab17      	add	r3, sp, #92	; 0x5c
 800c314:	9300      	str	r3, [sp, #0]
 800c316:	4628      	mov	r0, r5
 800c318:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800c31c:	f001 f8d6 	bl	800d4cc <__d2b>
 800c320:	f3c9 540a 	ubfx	r4, r9, #20, #11
 800c324:	4682      	mov	sl, r0
 800c326:	2c00      	cmp	r4, #0
 800c328:	d07e      	beq.n	800c428 <_dtoa_r+0x1f8>
 800c32a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800c32e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800c330:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
 800c334:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800c338:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 800c33c:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800c340:	f8cd 804c 	str.w	r8, [sp, #76]	; 0x4c
 800c344:	4619      	mov	r1, r3
 800c346:	2200      	movs	r2, #0
 800c348:	4b75      	ldr	r3, [pc, #468]	; (800c520 <_dtoa_r+0x2f0>)
 800c34a:	f7f3 ff49 	bl	80001e0 <__aeabi_dsub>
 800c34e:	a368      	add	r3, pc, #416	; (adr r3, 800c4f0 <_dtoa_r+0x2c0>)
 800c350:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c354:	f7f4 f8fc 	bl	8000550 <__aeabi_dmul>
 800c358:	a367      	add	r3, pc, #412	; (adr r3, 800c4f8 <_dtoa_r+0x2c8>)
 800c35a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c35e:	f7f3 ff41 	bl	80001e4 <__adddf3>
 800c362:	4606      	mov	r6, r0
 800c364:	4620      	mov	r0, r4
 800c366:	460f      	mov	r7, r1
 800c368:	f7f4 f888 	bl	800047c <__aeabi_i2d>
 800c36c:	a364      	add	r3, pc, #400	; (adr r3, 800c500 <_dtoa_r+0x2d0>)
 800c36e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c372:	f7f4 f8ed 	bl	8000550 <__aeabi_dmul>
 800c376:	4602      	mov	r2, r0
 800c378:	460b      	mov	r3, r1
 800c37a:	4630      	mov	r0, r6
 800c37c:	4639      	mov	r1, r7
 800c37e:	f7f3 ff31 	bl	80001e4 <__adddf3>
 800c382:	4606      	mov	r6, r0
 800c384:	460f      	mov	r7, r1
 800c386:	f7f4 fb93 	bl	8000ab0 <__aeabi_d2iz>
 800c38a:	2200      	movs	r2, #0
 800c38c:	4683      	mov	fp, r0
 800c38e:	2300      	movs	r3, #0
 800c390:	4630      	mov	r0, r6
 800c392:	4639      	mov	r1, r7
 800c394:	f7f4 fb4e 	bl	8000a34 <__aeabi_dcmplt>
 800c398:	b148      	cbz	r0, 800c3ae <_dtoa_r+0x17e>
 800c39a:	4658      	mov	r0, fp
 800c39c:	f7f4 f86e 	bl	800047c <__aeabi_i2d>
 800c3a0:	4632      	mov	r2, r6
 800c3a2:	463b      	mov	r3, r7
 800c3a4:	f7f4 fb3c 	bl	8000a20 <__aeabi_dcmpeq>
 800c3a8:	b908      	cbnz	r0, 800c3ae <_dtoa_r+0x17e>
 800c3aa:	f10b 3bff 	add.w	fp, fp, #4294967295
 800c3ae:	f1bb 0f16 	cmp.w	fp, #22
 800c3b2:	d857      	bhi.n	800c464 <_dtoa_r+0x234>
 800c3b4:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800c3b8:	4b5a      	ldr	r3, [pc, #360]	; (800c524 <_dtoa_r+0x2f4>)
 800c3ba:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800c3be:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c3c2:	f7f4 fb37 	bl	8000a34 <__aeabi_dcmplt>
 800c3c6:	2800      	cmp	r0, #0
 800c3c8:	d04e      	beq.n	800c468 <_dtoa_r+0x238>
 800c3ca:	2300      	movs	r3, #0
 800c3cc:	f10b 3bff 	add.w	fp, fp, #4294967295
 800c3d0:	930f      	str	r3, [sp, #60]	; 0x3c
 800c3d2:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800c3d4:	1b1b      	subs	r3, r3, r4
 800c3d6:	1e5a      	subs	r2, r3, #1
 800c3d8:	bf46      	itte	mi
 800c3da:	f1c3 0901 	rsbmi	r9, r3, #1
 800c3de:	2300      	movmi	r3, #0
 800c3e0:	f04f 0900 	movpl.w	r9, #0
 800c3e4:	9209      	str	r2, [sp, #36]	; 0x24
 800c3e6:	bf48      	it	mi
 800c3e8:	9309      	strmi	r3, [sp, #36]	; 0x24
 800c3ea:	f1bb 0f00 	cmp.w	fp, #0
 800c3ee:	db3d      	blt.n	800c46c <_dtoa_r+0x23c>
 800c3f0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c3f2:	f8cd b038 	str.w	fp, [sp, #56]	; 0x38
 800c3f6:	445b      	add	r3, fp
 800c3f8:	9309      	str	r3, [sp, #36]	; 0x24
 800c3fa:	2300      	movs	r3, #0
 800c3fc:	930a      	str	r3, [sp, #40]	; 0x28
 800c3fe:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800c400:	2b09      	cmp	r3, #9
 800c402:	d867      	bhi.n	800c4d4 <_dtoa_r+0x2a4>
 800c404:	2b05      	cmp	r3, #5
 800c406:	bfc4      	itt	gt
 800c408:	3b04      	subgt	r3, #4
 800c40a:	9322      	strgt	r3, [sp, #136]	; 0x88
 800c40c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800c40e:	bfc8      	it	gt
 800c410:	2400      	movgt	r4, #0
 800c412:	f1a3 0302 	sub.w	r3, r3, #2
 800c416:	bfd8      	it	le
 800c418:	2401      	movle	r4, #1
 800c41a:	2b03      	cmp	r3, #3
 800c41c:	f200 8086 	bhi.w	800c52c <_dtoa_r+0x2fc>
 800c420:	e8df f003 	tbb	[pc, r3]
 800c424:	5637392c 	.word	0x5637392c
 800c428:	e9dd 4316 	ldrd	r4, r3, [sp, #88]	; 0x58
 800c42c:	441c      	add	r4, r3
 800c42e:	f204 4332 	addw	r3, r4, #1074	; 0x432
 800c432:	2b20      	cmp	r3, #32
 800c434:	bfc1      	itttt	gt
 800c436:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800c43a:	fa09 f903 	lslgt.w	r9, r9, r3
 800c43e:	f204 4312 	addwgt	r3, r4, #1042	; 0x412
 800c442:	fa26 f303 	lsrgt.w	r3, r6, r3
 800c446:	bfd6      	itet	le
 800c448:	f1c3 0320 	rsble	r3, r3, #32
 800c44c:	ea49 0003 	orrgt.w	r0, r9, r3
 800c450:	fa06 f003 	lslle.w	r0, r6, r3
 800c454:	f7f4 f802 	bl	800045c <__aeabi_ui2d>
 800c458:	2201      	movs	r2, #1
 800c45a:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 800c45e:	3c01      	subs	r4, #1
 800c460:	9213      	str	r2, [sp, #76]	; 0x4c
 800c462:	e76f      	b.n	800c344 <_dtoa_r+0x114>
 800c464:	2301      	movs	r3, #1
 800c466:	e7b3      	b.n	800c3d0 <_dtoa_r+0x1a0>
 800c468:	900f      	str	r0, [sp, #60]	; 0x3c
 800c46a:	e7b2      	b.n	800c3d2 <_dtoa_r+0x1a2>
 800c46c:	f1cb 0300 	rsb	r3, fp, #0
 800c470:	930a      	str	r3, [sp, #40]	; 0x28
 800c472:	2300      	movs	r3, #0
 800c474:	eba9 090b 	sub.w	r9, r9, fp
 800c478:	930e      	str	r3, [sp, #56]	; 0x38
 800c47a:	e7c0      	b.n	800c3fe <_dtoa_r+0x1ce>
 800c47c:	2300      	movs	r3, #0
 800c47e:	930b      	str	r3, [sp, #44]	; 0x2c
 800c480:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800c482:	2b00      	cmp	r3, #0
 800c484:	dc55      	bgt.n	800c532 <_dtoa_r+0x302>
 800c486:	2301      	movs	r3, #1
 800c488:	461a      	mov	r2, r3
 800c48a:	9306      	str	r3, [sp, #24]
 800c48c:	9308      	str	r3, [sp, #32]
 800c48e:	9223      	str	r2, [sp, #140]	; 0x8c
 800c490:	e00b      	b.n	800c4aa <_dtoa_r+0x27a>
 800c492:	2301      	movs	r3, #1
 800c494:	e7f3      	b.n	800c47e <_dtoa_r+0x24e>
 800c496:	2300      	movs	r3, #0
 800c498:	930b      	str	r3, [sp, #44]	; 0x2c
 800c49a:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800c49c:	445b      	add	r3, fp
 800c49e:	9306      	str	r3, [sp, #24]
 800c4a0:	3301      	adds	r3, #1
 800c4a2:	2b01      	cmp	r3, #1
 800c4a4:	9308      	str	r3, [sp, #32]
 800c4a6:	bfb8      	it	lt
 800c4a8:	2301      	movlt	r3, #1
 800c4aa:	2100      	movs	r1, #0
 800c4ac:	2204      	movs	r2, #4
 800c4ae:	69e8      	ldr	r0, [r5, #28]
 800c4b0:	f102 0614 	add.w	r6, r2, #20
 800c4b4:	429e      	cmp	r6, r3
 800c4b6:	d940      	bls.n	800c53a <_dtoa_r+0x30a>
 800c4b8:	6041      	str	r1, [r0, #4]
 800c4ba:	4628      	mov	r0, r5
 800c4bc:	f000 fce4 	bl	800ce88 <_Balloc>
 800c4c0:	9003      	str	r0, [sp, #12]
 800c4c2:	2800      	cmp	r0, #0
 800c4c4:	d13c      	bne.n	800c540 <_dtoa_r+0x310>
 800c4c6:	4602      	mov	r2, r0
 800c4c8:	f240 11af 	movw	r1, #431	; 0x1af
 800c4cc:	4b16      	ldr	r3, [pc, #88]	; (800c528 <_dtoa_r+0x2f8>)
 800c4ce:	e6c3      	b.n	800c258 <_dtoa_r+0x28>
 800c4d0:	2301      	movs	r3, #1
 800c4d2:	e7e1      	b.n	800c498 <_dtoa_r+0x268>
 800c4d4:	2401      	movs	r4, #1
 800c4d6:	2300      	movs	r3, #0
 800c4d8:	940b      	str	r4, [sp, #44]	; 0x2c
 800c4da:	9322      	str	r3, [sp, #136]	; 0x88
 800c4dc:	f04f 33ff 	mov.w	r3, #4294967295
 800c4e0:	2200      	movs	r2, #0
 800c4e2:	9306      	str	r3, [sp, #24]
 800c4e4:	9308      	str	r3, [sp, #32]
 800c4e6:	2312      	movs	r3, #18
 800c4e8:	e7d1      	b.n	800c48e <_dtoa_r+0x25e>
 800c4ea:	bf00      	nop
 800c4ec:	f3af 8000 	nop.w
 800c4f0:	636f4361 	.word	0x636f4361
 800c4f4:	3fd287a7 	.word	0x3fd287a7
 800c4f8:	8b60c8b3 	.word	0x8b60c8b3
 800c4fc:	3fc68a28 	.word	0x3fc68a28
 800c500:	509f79fb 	.word	0x509f79fb
 800c504:	3fd34413 	.word	0x3fd34413
 800c508:	0800e595 	.word	0x0800e595
 800c50c:	0800e5ac 	.word	0x0800e5ac
 800c510:	7ff00000 	.word	0x7ff00000
 800c514:	0800e591 	.word	0x0800e591
 800c518:	0800e588 	.word	0x0800e588
 800c51c:	0800e565 	.word	0x0800e565
 800c520:	3ff80000 	.word	0x3ff80000
 800c524:	0800e698 	.word	0x0800e698
 800c528:	0800e604 	.word	0x0800e604
 800c52c:	2301      	movs	r3, #1
 800c52e:	930b      	str	r3, [sp, #44]	; 0x2c
 800c530:	e7d4      	b.n	800c4dc <_dtoa_r+0x2ac>
 800c532:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800c534:	9306      	str	r3, [sp, #24]
 800c536:	9308      	str	r3, [sp, #32]
 800c538:	e7b7      	b.n	800c4aa <_dtoa_r+0x27a>
 800c53a:	3101      	adds	r1, #1
 800c53c:	0052      	lsls	r2, r2, #1
 800c53e:	e7b7      	b.n	800c4b0 <_dtoa_r+0x280>
 800c540:	69eb      	ldr	r3, [r5, #28]
 800c542:	9a03      	ldr	r2, [sp, #12]
 800c544:	601a      	str	r2, [r3, #0]
 800c546:	9b08      	ldr	r3, [sp, #32]
 800c548:	2b0e      	cmp	r3, #14
 800c54a:	f200 80a8 	bhi.w	800c69e <_dtoa_r+0x46e>
 800c54e:	2c00      	cmp	r4, #0
 800c550:	f000 80a5 	beq.w	800c69e <_dtoa_r+0x46e>
 800c554:	f1bb 0f00 	cmp.w	fp, #0
 800c558:	dd34      	ble.n	800c5c4 <_dtoa_r+0x394>
 800c55a:	4b9a      	ldr	r3, [pc, #616]	; (800c7c4 <_dtoa_r+0x594>)
 800c55c:	f00b 020f 	and.w	r2, fp, #15
 800c560:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800c564:	f41b 7f80 	tst.w	fp, #256	; 0x100
 800c568:	e9d3 3400 	ldrd	r3, r4, [r3]
 800c56c:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 800c570:	ea4f 142b 	mov.w	r4, fp, asr #4
 800c574:	d016      	beq.n	800c5a4 <_dtoa_r+0x374>
 800c576:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800c57a:	4b93      	ldr	r3, [pc, #588]	; (800c7c8 <_dtoa_r+0x598>)
 800c57c:	2703      	movs	r7, #3
 800c57e:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800c582:	f7f4 f90f 	bl	80007a4 <__aeabi_ddiv>
 800c586:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800c58a:	f004 040f 	and.w	r4, r4, #15
 800c58e:	4e8e      	ldr	r6, [pc, #568]	; (800c7c8 <_dtoa_r+0x598>)
 800c590:	b954      	cbnz	r4, 800c5a8 <_dtoa_r+0x378>
 800c592:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800c596:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c59a:	f7f4 f903 	bl	80007a4 <__aeabi_ddiv>
 800c59e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800c5a2:	e029      	b.n	800c5f8 <_dtoa_r+0x3c8>
 800c5a4:	2702      	movs	r7, #2
 800c5a6:	e7f2      	b.n	800c58e <_dtoa_r+0x35e>
 800c5a8:	07e1      	lsls	r1, r4, #31
 800c5aa:	d508      	bpl.n	800c5be <_dtoa_r+0x38e>
 800c5ac:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800c5b0:	e9d6 2300 	ldrd	r2, r3, [r6]
 800c5b4:	f7f3 ffcc 	bl	8000550 <__aeabi_dmul>
 800c5b8:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800c5bc:	3701      	adds	r7, #1
 800c5be:	1064      	asrs	r4, r4, #1
 800c5c0:	3608      	adds	r6, #8
 800c5c2:	e7e5      	b.n	800c590 <_dtoa_r+0x360>
 800c5c4:	f000 80a5 	beq.w	800c712 <_dtoa_r+0x4e2>
 800c5c8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800c5cc:	f1cb 0400 	rsb	r4, fp, #0
 800c5d0:	4b7c      	ldr	r3, [pc, #496]	; (800c7c4 <_dtoa_r+0x594>)
 800c5d2:	f004 020f 	and.w	r2, r4, #15
 800c5d6:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800c5da:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c5de:	f7f3 ffb7 	bl	8000550 <__aeabi_dmul>
 800c5e2:	2702      	movs	r7, #2
 800c5e4:	2300      	movs	r3, #0
 800c5e6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800c5ea:	4e77      	ldr	r6, [pc, #476]	; (800c7c8 <_dtoa_r+0x598>)
 800c5ec:	1124      	asrs	r4, r4, #4
 800c5ee:	2c00      	cmp	r4, #0
 800c5f0:	f040 8084 	bne.w	800c6fc <_dtoa_r+0x4cc>
 800c5f4:	2b00      	cmp	r3, #0
 800c5f6:	d1d2      	bne.n	800c59e <_dtoa_r+0x36e>
 800c5f8:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 800c5fc:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 800c600:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800c602:	2b00      	cmp	r3, #0
 800c604:	f000 8087 	beq.w	800c716 <_dtoa_r+0x4e6>
 800c608:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800c60c:	2200      	movs	r2, #0
 800c60e:	4b6f      	ldr	r3, [pc, #444]	; (800c7cc <_dtoa_r+0x59c>)
 800c610:	f7f4 fa10 	bl	8000a34 <__aeabi_dcmplt>
 800c614:	2800      	cmp	r0, #0
 800c616:	d07e      	beq.n	800c716 <_dtoa_r+0x4e6>
 800c618:	9b08      	ldr	r3, [sp, #32]
 800c61a:	2b00      	cmp	r3, #0
 800c61c:	d07b      	beq.n	800c716 <_dtoa_r+0x4e6>
 800c61e:	9b06      	ldr	r3, [sp, #24]
 800c620:	2b00      	cmp	r3, #0
 800c622:	dd38      	ble.n	800c696 <_dtoa_r+0x466>
 800c624:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800c628:	2200      	movs	r2, #0
 800c62a:	4b69      	ldr	r3, [pc, #420]	; (800c7d0 <_dtoa_r+0x5a0>)
 800c62c:	f7f3 ff90 	bl	8000550 <__aeabi_dmul>
 800c630:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800c634:	9c06      	ldr	r4, [sp, #24]
 800c636:	f10b 38ff 	add.w	r8, fp, #4294967295
 800c63a:	3701      	adds	r7, #1
 800c63c:	4638      	mov	r0, r7
 800c63e:	f7f3 ff1d 	bl	800047c <__aeabi_i2d>
 800c642:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c646:	f7f3 ff83 	bl	8000550 <__aeabi_dmul>
 800c64a:	2200      	movs	r2, #0
 800c64c:	4b61      	ldr	r3, [pc, #388]	; (800c7d4 <_dtoa_r+0x5a4>)
 800c64e:	f7f3 fdc9 	bl	80001e4 <__adddf3>
 800c652:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 800c656:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800c65a:	9611      	str	r6, [sp, #68]	; 0x44
 800c65c:	2c00      	cmp	r4, #0
 800c65e:	d15d      	bne.n	800c71c <_dtoa_r+0x4ec>
 800c660:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c664:	2200      	movs	r2, #0
 800c666:	4b5c      	ldr	r3, [pc, #368]	; (800c7d8 <_dtoa_r+0x5a8>)
 800c668:	f7f3 fdba 	bl	80001e0 <__aeabi_dsub>
 800c66c:	4602      	mov	r2, r0
 800c66e:	460b      	mov	r3, r1
 800c670:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800c674:	4633      	mov	r3, r6
 800c676:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800c678:	f7f4 f9fa 	bl	8000a70 <__aeabi_dcmpgt>
 800c67c:	2800      	cmp	r0, #0
 800c67e:	f040 8295 	bne.w	800cbac <_dtoa_r+0x97c>
 800c682:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c686:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800c688:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 800c68c:	f7f4 f9d2 	bl	8000a34 <__aeabi_dcmplt>
 800c690:	2800      	cmp	r0, #0
 800c692:	f040 8289 	bne.w	800cba8 <_dtoa_r+0x978>
 800c696:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	; 0x30
 800c69a:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800c69e:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800c6a0:	2b00      	cmp	r3, #0
 800c6a2:	f2c0 8151 	blt.w	800c948 <_dtoa_r+0x718>
 800c6a6:	f1bb 0f0e 	cmp.w	fp, #14
 800c6aa:	f300 814d 	bgt.w	800c948 <_dtoa_r+0x718>
 800c6ae:	4b45      	ldr	r3, [pc, #276]	; (800c7c4 <_dtoa_r+0x594>)
 800c6b0:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800c6b4:	e9d3 3400 	ldrd	r3, r4, [r3]
 800c6b8:	e9cd 3406 	strd	r3, r4, [sp, #24]
 800c6bc:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800c6be:	2b00      	cmp	r3, #0
 800c6c0:	f280 80da 	bge.w	800c878 <_dtoa_r+0x648>
 800c6c4:	9b08      	ldr	r3, [sp, #32]
 800c6c6:	2b00      	cmp	r3, #0
 800c6c8:	f300 80d6 	bgt.w	800c878 <_dtoa_r+0x648>
 800c6cc:	f040 826b 	bne.w	800cba6 <_dtoa_r+0x976>
 800c6d0:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800c6d4:	2200      	movs	r2, #0
 800c6d6:	4b40      	ldr	r3, [pc, #256]	; (800c7d8 <_dtoa_r+0x5a8>)
 800c6d8:	f7f3 ff3a 	bl	8000550 <__aeabi_dmul>
 800c6dc:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c6e0:	f7f4 f9bc 	bl	8000a5c <__aeabi_dcmpge>
 800c6e4:	9c08      	ldr	r4, [sp, #32]
 800c6e6:	4626      	mov	r6, r4
 800c6e8:	2800      	cmp	r0, #0
 800c6ea:	f040 8241 	bne.w	800cb70 <_dtoa_r+0x940>
 800c6ee:	2331      	movs	r3, #49	; 0x31
 800c6f0:	9f03      	ldr	r7, [sp, #12]
 800c6f2:	f10b 0b01 	add.w	fp, fp, #1
 800c6f6:	f807 3b01 	strb.w	r3, [r7], #1
 800c6fa:	e23d      	b.n	800cb78 <_dtoa_r+0x948>
 800c6fc:	07e2      	lsls	r2, r4, #31
 800c6fe:	d505      	bpl.n	800c70c <_dtoa_r+0x4dc>
 800c700:	e9d6 2300 	ldrd	r2, r3, [r6]
 800c704:	f7f3 ff24 	bl	8000550 <__aeabi_dmul>
 800c708:	2301      	movs	r3, #1
 800c70a:	3701      	adds	r7, #1
 800c70c:	1064      	asrs	r4, r4, #1
 800c70e:	3608      	adds	r6, #8
 800c710:	e76d      	b.n	800c5ee <_dtoa_r+0x3be>
 800c712:	2702      	movs	r7, #2
 800c714:	e770      	b.n	800c5f8 <_dtoa_r+0x3c8>
 800c716:	46d8      	mov	r8, fp
 800c718:	9c08      	ldr	r4, [sp, #32]
 800c71a:	e78f      	b.n	800c63c <_dtoa_r+0x40c>
 800c71c:	9903      	ldr	r1, [sp, #12]
 800c71e:	4b29      	ldr	r3, [pc, #164]	; (800c7c4 <_dtoa_r+0x594>)
 800c720:	4421      	add	r1, r4
 800c722:	9112      	str	r1, [sp, #72]	; 0x48
 800c724:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800c726:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800c72a:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 800c72e:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800c732:	2900      	cmp	r1, #0
 800c734:	d054      	beq.n	800c7e0 <_dtoa_r+0x5b0>
 800c736:	2000      	movs	r0, #0
 800c738:	4928      	ldr	r1, [pc, #160]	; (800c7dc <_dtoa_r+0x5ac>)
 800c73a:	f7f4 f833 	bl	80007a4 <__aeabi_ddiv>
 800c73e:	463b      	mov	r3, r7
 800c740:	4632      	mov	r2, r6
 800c742:	f7f3 fd4d 	bl	80001e0 <__aeabi_dsub>
 800c746:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800c74a:	9f03      	ldr	r7, [sp, #12]
 800c74c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c750:	f7f4 f9ae 	bl	8000ab0 <__aeabi_d2iz>
 800c754:	4604      	mov	r4, r0
 800c756:	f7f3 fe91 	bl	800047c <__aeabi_i2d>
 800c75a:	4602      	mov	r2, r0
 800c75c:	460b      	mov	r3, r1
 800c75e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c762:	f7f3 fd3d 	bl	80001e0 <__aeabi_dsub>
 800c766:	4602      	mov	r2, r0
 800c768:	460b      	mov	r3, r1
 800c76a:	3430      	adds	r4, #48	; 0x30
 800c76c:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800c770:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800c774:	f807 4b01 	strb.w	r4, [r7], #1
 800c778:	f7f4 f95c 	bl	8000a34 <__aeabi_dcmplt>
 800c77c:	2800      	cmp	r0, #0
 800c77e:	d173      	bne.n	800c868 <_dtoa_r+0x638>
 800c780:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c784:	2000      	movs	r0, #0
 800c786:	4911      	ldr	r1, [pc, #68]	; (800c7cc <_dtoa_r+0x59c>)
 800c788:	f7f3 fd2a 	bl	80001e0 <__aeabi_dsub>
 800c78c:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800c790:	f7f4 f950 	bl	8000a34 <__aeabi_dcmplt>
 800c794:	2800      	cmp	r0, #0
 800c796:	f040 80b6 	bne.w	800c906 <_dtoa_r+0x6d6>
 800c79a:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800c79c:	429f      	cmp	r7, r3
 800c79e:	f43f af7a 	beq.w	800c696 <_dtoa_r+0x466>
 800c7a2:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800c7a6:	2200      	movs	r2, #0
 800c7a8:	4b09      	ldr	r3, [pc, #36]	; (800c7d0 <_dtoa_r+0x5a0>)
 800c7aa:	f7f3 fed1 	bl	8000550 <__aeabi_dmul>
 800c7ae:	2200      	movs	r2, #0
 800c7b0:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800c7b4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c7b8:	4b05      	ldr	r3, [pc, #20]	; (800c7d0 <_dtoa_r+0x5a0>)
 800c7ba:	f7f3 fec9 	bl	8000550 <__aeabi_dmul>
 800c7be:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800c7c2:	e7c3      	b.n	800c74c <_dtoa_r+0x51c>
 800c7c4:	0800e698 	.word	0x0800e698
 800c7c8:	0800e670 	.word	0x0800e670
 800c7cc:	3ff00000 	.word	0x3ff00000
 800c7d0:	40240000 	.word	0x40240000
 800c7d4:	401c0000 	.word	0x401c0000
 800c7d8:	40140000 	.word	0x40140000
 800c7dc:	3fe00000 	.word	0x3fe00000
 800c7e0:	4630      	mov	r0, r6
 800c7e2:	4639      	mov	r1, r7
 800c7e4:	f7f3 feb4 	bl	8000550 <__aeabi_dmul>
 800c7e8:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800c7ea:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800c7ee:	9c03      	ldr	r4, [sp, #12]
 800c7f0:	9314      	str	r3, [sp, #80]	; 0x50
 800c7f2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c7f6:	f7f4 f95b 	bl	8000ab0 <__aeabi_d2iz>
 800c7fa:	9015      	str	r0, [sp, #84]	; 0x54
 800c7fc:	f7f3 fe3e 	bl	800047c <__aeabi_i2d>
 800c800:	4602      	mov	r2, r0
 800c802:	460b      	mov	r3, r1
 800c804:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c808:	f7f3 fcea 	bl	80001e0 <__aeabi_dsub>
 800c80c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800c80e:	4606      	mov	r6, r0
 800c810:	3330      	adds	r3, #48	; 0x30
 800c812:	f804 3b01 	strb.w	r3, [r4], #1
 800c816:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800c818:	460f      	mov	r7, r1
 800c81a:	429c      	cmp	r4, r3
 800c81c:	f04f 0200 	mov.w	r2, #0
 800c820:	d124      	bne.n	800c86c <_dtoa_r+0x63c>
 800c822:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800c826:	4baf      	ldr	r3, [pc, #700]	; (800cae4 <_dtoa_r+0x8b4>)
 800c828:	f7f3 fcdc 	bl	80001e4 <__adddf3>
 800c82c:	4602      	mov	r2, r0
 800c82e:	460b      	mov	r3, r1
 800c830:	4630      	mov	r0, r6
 800c832:	4639      	mov	r1, r7
 800c834:	f7f4 f91c 	bl	8000a70 <__aeabi_dcmpgt>
 800c838:	2800      	cmp	r0, #0
 800c83a:	d163      	bne.n	800c904 <_dtoa_r+0x6d4>
 800c83c:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800c840:	2000      	movs	r0, #0
 800c842:	49a8      	ldr	r1, [pc, #672]	; (800cae4 <_dtoa_r+0x8b4>)
 800c844:	f7f3 fccc 	bl	80001e0 <__aeabi_dsub>
 800c848:	4602      	mov	r2, r0
 800c84a:	460b      	mov	r3, r1
 800c84c:	4630      	mov	r0, r6
 800c84e:	4639      	mov	r1, r7
 800c850:	f7f4 f8f0 	bl	8000a34 <__aeabi_dcmplt>
 800c854:	2800      	cmp	r0, #0
 800c856:	f43f af1e 	beq.w	800c696 <_dtoa_r+0x466>
 800c85a:	9f14      	ldr	r7, [sp, #80]	; 0x50
 800c85c:	1e7b      	subs	r3, r7, #1
 800c85e:	9314      	str	r3, [sp, #80]	; 0x50
 800c860:	f817 3c01 	ldrb.w	r3, [r7, #-1]
 800c864:	2b30      	cmp	r3, #48	; 0x30
 800c866:	d0f8      	beq.n	800c85a <_dtoa_r+0x62a>
 800c868:	46c3      	mov	fp, r8
 800c86a:	e03b      	b.n	800c8e4 <_dtoa_r+0x6b4>
 800c86c:	4b9e      	ldr	r3, [pc, #632]	; (800cae8 <_dtoa_r+0x8b8>)
 800c86e:	f7f3 fe6f 	bl	8000550 <__aeabi_dmul>
 800c872:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800c876:	e7bc      	b.n	800c7f2 <_dtoa_r+0x5c2>
 800c878:	9f03      	ldr	r7, [sp, #12]
 800c87a:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 800c87e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800c882:	4640      	mov	r0, r8
 800c884:	4649      	mov	r1, r9
 800c886:	f7f3 ff8d 	bl	80007a4 <__aeabi_ddiv>
 800c88a:	f7f4 f911 	bl	8000ab0 <__aeabi_d2iz>
 800c88e:	4604      	mov	r4, r0
 800c890:	f7f3 fdf4 	bl	800047c <__aeabi_i2d>
 800c894:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800c898:	f7f3 fe5a 	bl	8000550 <__aeabi_dmul>
 800c89c:	4602      	mov	r2, r0
 800c89e:	460b      	mov	r3, r1
 800c8a0:	4640      	mov	r0, r8
 800c8a2:	4649      	mov	r1, r9
 800c8a4:	f7f3 fc9c 	bl	80001e0 <__aeabi_dsub>
 800c8a8:	f104 0630 	add.w	r6, r4, #48	; 0x30
 800c8ac:	f807 6b01 	strb.w	r6, [r7], #1
 800c8b0:	9e03      	ldr	r6, [sp, #12]
 800c8b2:	f8dd c020 	ldr.w	ip, [sp, #32]
 800c8b6:	1bbe      	subs	r6, r7, r6
 800c8b8:	45b4      	cmp	ip, r6
 800c8ba:	4602      	mov	r2, r0
 800c8bc:	460b      	mov	r3, r1
 800c8be:	d136      	bne.n	800c92e <_dtoa_r+0x6fe>
 800c8c0:	f7f3 fc90 	bl	80001e4 <__adddf3>
 800c8c4:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800c8c8:	4680      	mov	r8, r0
 800c8ca:	4689      	mov	r9, r1
 800c8cc:	f7f4 f8d0 	bl	8000a70 <__aeabi_dcmpgt>
 800c8d0:	bb58      	cbnz	r0, 800c92a <_dtoa_r+0x6fa>
 800c8d2:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800c8d6:	4640      	mov	r0, r8
 800c8d8:	4649      	mov	r1, r9
 800c8da:	f7f4 f8a1 	bl	8000a20 <__aeabi_dcmpeq>
 800c8de:	b108      	cbz	r0, 800c8e4 <_dtoa_r+0x6b4>
 800c8e0:	07e3      	lsls	r3, r4, #31
 800c8e2:	d422      	bmi.n	800c92a <_dtoa_r+0x6fa>
 800c8e4:	4651      	mov	r1, sl
 800c8e6:	4628      	mov	r0, r5
 800c8e8:	f000 fb0e 	bl	800cf08 <_Bfree>
 800c8ec:	2300      	movs	r3, #0
 800c8ee:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800c8f0:	703b      	strb	r3, [r7, #0]
 800c8f2:	f10b 0301 	add.w	r3, fp, #1
 800c8f6:	6013      	str	r3, [r2, #0]
 800c8f8:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800c8fa:	2b00      	cmp	r3, #0
 800c8fc:	f43f ace6 	beq.w	800c2cc <_dtoa_r+0x9c>
 800c900:	601f      	str	r7, [r3, #0]
 800c902:	e4e3      	b.n	800c2cc <_dtoa_r+0x9c>
 800c904:	4627      	mov	r7, r4
 800c906:	463b      	mov	r3, r7
 800c908:	461f      	mov	r7, r3
 800c90a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800c90e:	2a39      	cmp	r2, #57	; 0x39
 800c910:	d107      	bne.n	800c922 <_dtoa_r+0x6f2>
 800c912:	9a03      	ldr	r2, [sp, #12]
 800c914:	429a      	cmp	r2, r3
 800c916:	d1f7      	bne.n	800c908 <_dtoa_r+0x6d8>
 800c918:	2230      	movs	r2, #48	; 0x30
 800c91a:	9903      	ldr	r1, [sp, #12]
 800c91c:	f108 0801 	add.w	r8, r8, #1
 800c920:	700a      	strb	r2, [r1, #0]
 800c922:	781a      	ldrb	r2, [r3, #0]
 800c924:	3201      	adds	r2, #1
 800c926:	701a      	strb	r2, [r3, #0]
 800c928:	e79e      	b.n	800c868 <_dtoa_r+0x638>
 800c92a:	46d8      	mov	r8, fp
 800c92c:	e7eb      	b.n	800c906 <_dtoa_r+0x6d6>
 800c92e:	2200      	movs	r2, #0
 800c930:	4b6d      	ldr	r3, [pc, #436]	; (800cae8 <_dtoa_r+0x8b8>)
 800c932:	f7f3 fe0d 	bl	8000550 <__aeabi_dmul>
 800c936:	2200      	movs	r2, #0
 800c938:	2300      	movs	r3, #0
 800c93a:	4680      	mov	r8, r0
 800c93c:	4689      	mov	r9, r1
 800c93e:	f7f4 f86f 	bl	8000a20 <__aeabi_dcmpeq>
 800c942:	2800      	cmp	r0, #0
 800c944:	d09b      	beq.n	800c87e <_dtoa_r+0x64e>
 800c946:	e7cd      	b.n	800c8e4 <_dtoa_r+0x6b4>
 800c948:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800c94a:	2a00      	cmp	r2, #0
 800c94c:	f000 80c4 	beq.w	800cad8 <_dtoa_r+0x8a8>
 800c950:	9a22      	ldr	r2, [sp, #136]	; 0x88
 800c952:	2a01      	cmp	r2, #1
 800c954:	f300 80a8 	bgt.w	800caa8 <_dtoa_r+0x878>
 800c958:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800c95a:	2a00      	cmp	r2, #0
 800c95c:	f000 80a0 	beq.w	800caa0 <_dtoa_r+0x870>
 800c960:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800c964:	464f      	mov	r7, r9
 800c966:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800c968:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800c96a:	2101      	movs	r1, #1
 800c96c:	441a      	add	r2, r3
 800c96e:	4628      	mov	r0, r5
 800c970:	4499      	add	r9, r3
 800c972:	9209      	str	r2, [sp, #36]	; 0x24
 800c974:	f000 fb7e 	bl	800d074 <__i2b>
 800c978:	4606      	mov	r6, r0
 800c97a:	b15f      	cbz	r7, 800c994 <_dtoa_r+0x764>
 800c97c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c97e:	2b00      	cmp	r3, #0
 800c980:	dd08      	ble.n	800c994 <_dtoa_r+0x764>
 800c982:	42bb      	cmp	r3, r7
 800c984:	bfa8      	it	ge
 800c986:	463b      	movge	r3, r7
 800c988:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800c98a:	eba9 0903 	sub.w	r9, r9, r3
 800c98e:	1aff      	subs	r7, r7, r3
 800c990:	1ad3      	subs	r3, r2, r3
 800c992:	9309      	str	r3, [sp, #36]	; 0x24
 800c994:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c996:	b1f3      	cbz	r3, 800c9d6 <_dtoa_r+0x7a6>
 800c998:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c99a:	2b00      	cmp	r3, #0
 800c99c:	f000 80a0 	beq.w	800cae0 <_dtoa_r+0x8b0>
 800c9a0:	2c00      	cmp	r4, #0
 800c9a2:	dd10      	ble.n	800c9c6 <_dtoa_r+0x796>
 800c9a4:	4631      	mov	r1, r6
 800c9a6:	4622      	mov	r2, r4
 800c9a8:	4628      	mov	r0, r5
 800c9aa:	f000 fc21 	bl	800d1f0 <__pow5mult>
 800c9ae:	4652      	mov	r2, sl
 800c9b0:	4601      	mov	r1, r0
 800c9b2:	4606      	mov	r6, r0
 800c9b4:	4628      	mov	r0, r5
 800c9b6:	f000 fb73 	bl	800d0a0 <__multiply>
 800c9ba:	4680      	mov	r8, r0
 800c9bc:	4651      	mov	r1, sl
 800c9be:	4628      	mov	r0, r5
 800c9c0:	f000 faa2 	bl	800cf08 <_Bfree>
 800c9c4:	46c2      	mov	sl, r8
 800c9c6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c9c8:	1b1a      	subs	r2, r3, r4
 800c9ca:	d004      	beq.n	800c9d6 <_dtoa_r+0x7a6>
 800c9cc:	4651      	mov	r1, sl
 800c9ce:	4628      	mov	r0, r5
 800c9d0:	f000 fc0e 	bl	800d1f0 <__pow5mult>
 800c9d4:	4682      	mov	sl, r0
 800c9d6:	2101      	movs	r1, #1
 800c9d8:	4628      	mov	r0, r5
 800c9da:	f000 fb4b 	bl	800d074 <__i2b>
 800c9de:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800c9e0:	4604      	mov	r4, r0
 800c9e2:	2b00      	cmp	r3, #0
 800c9e4:	f340 8082 	ble.w	800caec <_dtoa_r+0x8bc>
 800c9e8:	461a      	mov	r2, r3
 800c9ea:	4601      	mov	r1, r0
 800c9ec:	4628      	mov	r0, r5
 800c9ee:	f000 fbff 	bl	800d1f0 <__pow5mult>
 800c9f2:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800c9f4:	4604      	mov	r4, r0
 800c9f6:	2b01      	cmp	r3, #1
 800c9f8:	dd7b      	ble.n	800caf2 <_dtoa_r+0x8c2>
 800c9fa:	f04f 0800 	mov.w	r8, #0
 800c9fe:	6923      	ldr	r3, [r4, #16]
 800ca00:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800ca04:	6918      	ldr	r0, [r3, #16]
 800ca06:	f000 fae7 	bl	800cfd8 <__hi0bits>
 800ca0a:	f1c0 0020 	rsb	r0, r0, #32
 800ca0e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ca10:	4418      	add	r0, r3
 800ca12:	f010 001f 	ands.w	r0, r0, #31
 800ca16:	f000 8092 	beq.w	800cb3e <_dtoa_r+0x90e>
 800ca1a:	f1c0 0320 	rsb	r3, r0, #32
 800ca1e:	2b04      	cmp	r3, #4
 800ca20:	f340 8085 	ble.w	800cb2e <_dtoa_r+0x8fe>
 800ca24:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ca26:	f1c0 001c 	rsb	r0, r0, #28
 800ca2a:	4403      	add	r3, r0
 800ca2c:	4481      	add	r9, r0
 800ca2e:	4407      	add	r7, r0
 800ca30:	9309      	str	r3, [sp, #36]	; 0x24
 800ca32:	f1b9 0f00 	cmp.w	r9, #0
 800ca36:	dd05      	ble.n	800ca44 <_dtoa_r+0x814>
 800ca38:	4651      	mov	r1, sl
 800ca3a:	464a      	mov	r2, r9
 800ca3c:	4628      	mov	r0, r5
 800ca3e:	f000 fc31 	bl	800d2a4 <__lshift>
 800ca42:	4682      	mov	sl, r0
 800ca44:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ca46:	2b00      	cmp	r3, #0
 800ca48:	dd05      	ble.n	800ca56 <_dtoa_r+0x826>
 800ca4a:	4621      	mov	r1, r4
 800ca4c:	461a      	mov	r2, r3
 800ca4e:	4628      	mov	r0, r5
 800ca50:	f000 fc28 	bl	800d2a4 <__lshift>
 800ca54:	4604      	mov	r4, r0
 800ca56:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800ca58:	2b00      	cmp	r3, #0
 800ca5a:	d072      	beq.n	800cb42 <_dtoa_r+0x912>
 800ca5c:	4621      	mov	r1, r4
 800ca5e:	4650      	mov	r0, sl
 800ca60:	f000 fc8c 	bl	800d37c <__mcmp>
 800ca64:	2800      	cmp	r0, #0
 800ca66:	da6c      	bge.n	800cb42 <_dtoa_r+0x912>
 800ca68:	2300      	movs	r3, #0
 800ca6a:	4651      	mov	r1, sl
 800ca6c:	220a      	movs	r2, #10
 800ca6e:	4628      	mov	r0, r5
 800ca70:	f000 fa6c 	bl	800cf4c <__multadd>
 800ca74:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800ca76:	4682      	mov	sl, r0
 800ca78:	f10b 3bff 	add.w	fp, fp, #4294967295
 800ca7c:	2b00      	cmp	r3, #0
 800ca7e:	f000 81ac 	beq.w	800cdda <_dtoa_r+0xbaa>
 800ca82:	2300      	movs	r3, #0
 800ca84:	4631      	mov	r1, r6
 800ca86:	220a      	movs	r2, #10
 800ca88:	4628      	mov	r0, r5
 800ca8a:	f000 fa5f 	bl	800cf4c <__multadd>
 800ca8e:	9b06      	ldr	r3, [sp, #24]
 800ca90:	4606      	mov	r6, r0
 800ca92:	2b00      	cmp	r3, #0
 800ca94:	f300 8093 	bgt.w	800cbbe <_dtoa_r+0x98e>
 800ca98:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800ca9a:	2b02      	cmp	r3, #2
 800ca9c:	dc59      	bgt.n	800cb52 <_dtoa_r+0x922>
 800ca9e:	e08e      	b.n	800cbbe <_dtoa_r+0x98e>
 800caa0:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800caa2:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800caa6:	e75d      	b.n	800c964 <_dtoa_r+0x734>
 800caa8:	9b08      	ldr	r3, [sp, #32]
 800caaa:	1e5c      	subs	r4, r3, #1
 800caac:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800caae:	42a3      	cmp	r3, r4
 800cab0:	bfbf      	itttt	lt
 800cab2:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 800cab4:	9a0e      	ldrlt	r2, [sp, #56]	; 0x38
 800cab6:	1ae3      	sublt	r3, r4, r3
 800cab8:	18d2      	addlt	r2, r2, r3
 800caba:	bfa8      	it	ge
 800cabc:	1b1c      	subge	r4, r3, r4
 800cabe:	9b08      	ldr	r3, [sp, #32]
 800cac0:	bfbe      	ittt	lt
 800cac2:	940a      	strlt	r4, [sp, #40]	; 0x28
 800cac4:	920e      	strlt	r2, [sp, #56]	; 0x38
 800cac6:	2400      	movlt	r4, #0
 800cac8:	2b00      	cmp	r3, #0
 800caca:	bfb5      	itete	lt
 800cacc:	eba9 0703 	sublt.w	r7, r9, r3
 800cad0:	464f      	movge	r7, r9
 800cad2:	2300      	movlt	r3, #0
 800cad4:	9b08      	ldrge	r3, [sp, #32]
 800cad6:	e747      	b.n	800c968 <_dtoa_r+0x738>
 800cad8:	464f      	mov	r7, r9
 800cada:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800cadc:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 800cade:	e74c      	b.n	800c97a <_dtoa_r+0x74a>
 800cae0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800cae2:	e773      	b.n	800c9cc <_dtoa_r+0x79c>
 800cae4:	3fe00000 	.word	0x3fe00000
 800cae8:	40240000 	.word	0x40240000
 800caec:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800caee:	2b01      	cmp	r3, #1
 800caf0:	dc18      	bgt.n	800cb24 <_dtoa_r+0x8f4>
 800caf2:	9b04      	ldr	r3, [sp, #16]
 800caf4:	b9b3      	cbnz	r3, 800cb24 <_dtoa_r+0x8f4>
 800caf6:	9b05      	ldr	r3, [sp, #20]
 800caf8:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800cafc:	b993      	cbnz	r3, 800cb24 <_dtoa_r+0x8f4>
 800cafe:	9b05      	ldr	r3, [sp, #20]
 800cb00:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800cb04:	0d1b      	lsrs	r3, r3, #20
 800cb06:	051b      	lsls	r3, r3, #20
 800cb08:	b17b      	cbz	r3, 800cb2a <_dtoa_r+0x8fa>
 800cb0a:	f04f 0801 	mov.w	r8, #1
 800cb0e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800cb10:	f109 0901 	add.w	r9, r9, #1
 800cb14:	3301      	adds	r3, #1
 800cb16:	9309      	str	r3, [sp, #36]	; 0x24
 800cb18:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800cb1a:	2b00      	cmp	r3, #0
 800cb1c:	f47f af6f 	bne.w	800c9fe <_dtoa_r+0x7ce>
 800cb20:	2001      	movs	r0, #1
 800cb22:	e774      	b.n	800ca0e <_dtoa_r+0x7de>
 800cb24:	f04f 0800 	mov.w	r8, #0
 800cb28:	e7f6      	b.n	800cb18 <_dtoa_r+0x8e8>
 800cb2a:	4698      	mov	r8, r3
 800cb2c:	e7f4      	b.n	800cb18 <_dtoa_r+0x8e8>
 800cb2e:	d080      	beq.n	800ca32 <_dtoa_r+0x802>
 800cb30:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800cb32:	331c      	adds	r3, #28
 800cb34:	441a      	add	r2, r3
 800cb36:	4499      	add	r9, r3
 800cb38:	441f      	add	r7, r3
 800cb3a:	9209      	str	r2, [sp, #36]	; 0x24
 800cb3c:	e779      	b.n	800ca32 <_dtoa_r+0x802>
 800cb3e:	4603      	mov	r3, r0
 800cb40:	e7f6      	b.n	800cb30 <_dtoa_r+0x900>
 800cb42:	9b08      	ldr	r3, [sp, #32]
 800cb44:	2b00      	cmp	r3, #0
 800cb46:	dc34      	bgt.n	800cbb2 <_dtoa_r+0x982>
 800cb48:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800cb4a:	2b02      	cmp	r3, #2
 800cb4c:	dd31      	ble.n	800cbb2 <_dtoa_r+0x982>
 800cb4e:	9b08      	ldr	r3, [sp, #32]
 800cb50:	9306      	str	r3, [sp, #24]
 800cb52:	9b06      	ldr	r3, [sp, #24]
 800cb54:	b963      	cbnz	r3, 800cb70 <_dtoa_r+0x940>
 800cb56:	4621      	mov	r1, r4
 800cb58:	2205      	movs	r2, #5
 800cb5a:	4628      	mov	r0, r5
 800cb5c:	f000 f9f6 	bl	800cf4c <__multadd>
 800cb60:	4601      	mov	r1, r0
 800cb62:	4604      	mov	r4, r0
 800cb64:	4650      	mov	r0, sl
 800cb66:	f000 fc09 	bl	800d37c <__mcmp>
 800cb6a:	2800      	cmp	r0, #0
 800cb6c:	f73f adbf 	bgt.w	800c6ee <_dtoa_r+0x4be>
 800cb70:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800cb72:	9f03      	ldr	r7, [sp, #12]
 800cb74:	ea6f 0b03 	mvn.w	fp, r3
 800cb78:	f04f 0800 	mov.w	r8, #0
 800cb7c:	4621      	mov	r1, r4
 800cb7e:	4628      	mov	r0, r5
 800cb80:	f000 f9c2 	bl	800cf08 <_Bfree>
 800cb84:	2e00      	cmp	r6, #0
 800cb86:	f43f aead 	beq.w	800c8e4 <_dtoa_r+0x6b4>
 800cb8a:	f1b8 0f00 	cmp.w	r8, #0
 800cb8e:	d005      	beq.n	800cb9c <_dtoa_r+0x96c>
 800cb90:	45b0      	cmp	r8, r6
 800cb92:	d003      	beq.n	800cb9c <_dtoa_r+0x96c>
 800cb94:	4641      	mov	r1, r8
 800cb96:	4628      	mov	r0, r5
 800cb98:	f000 f9b6 	bl	800cf08 <_Bfree>
 800cb9c:	4631      	mov	r1, r6
 800cb9e:	4628      	mov	r0, r5
 800cba0:	f000 f9b2 	bl	800cf08 <_Bfree>
 800cba4:	e69e      	b.n	800c8e4 <_dtoa_r+0x6b4>
 800cba6:	2400      	movs	r4, #0
 800cba8:	4626      	mov	r6, r4
 800cbaa:	e7e1      	b.n	800cb70 <_dtoa_r+0x940>
 800cbac:	46c3      	mov	fp, r8
 800cbae:	4626      	mov	r6, r4
 800cbb0:	e59d      	b.n	800c6ee <_dtoa_r+0x4be>
 800cbb2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800cbb4:	2b00      	cmp	r3, #0
 800cbb6:	f000 80c8 	beq.w	800cd4a <_dtoa_r+0xb1a>
 800cbba:	9b08      	ldr	r3, [sp, #32]
 800cbbc:	9306      	str	r3, [sp, #24]
 800cbbe:	2f00      	cmp	r7, #0
 800cbc0:	dd05      	ble.n	800cbce <_dtoa_r+0x99e>
 800cbc2:	4631      	mov	r1, r6
 800cbc4:	463a      	mov	r2, r7
 800cbc6:	4628      	mov	r0, r5
 800cbc8:	f000 fb6c 	bl	800d2a4 <__lshift>
 800cbcc:	4606      	mov	r6, r0
 800cbce:	f1b8 0f00 	cmp.w	r8, #0
 800cbd2:	d05b      	beq.n	800cc8c <_dtoa_r+0xa5c>
 800cbd4:	4628      	mov	r0, r5
 800cbd6:	6871      	ldr	r1, [r6, #4]
 800cbd8:	f000 f956 	bl	800ce88 <_Balloc>
 800cbdc:	4607      	mov	r7, r0
 800cbde:	b928      	cbnz	r0, 800cbec <_dtoa_r+0x9bc>
 800cbe0:	4602      	mov	r2, r0
 800cbe2:	f240 21ef 	movw	r1, #751	; 0x2ef
 800cbe6:	4b81      	ldr	r3, [pc, #516]	; (800cdec <_dtoa_r+0xbbc>)
 800cbe8:	f7ff bb36 	b.w	800c258 <_dtoa_r+0x28>
 800cbec:	6932      	ldr	r2, [r6, #16]
 800cbee:	f106 010c 	add.w	r1, r6, #12
 800cbf2:	3202      	adds	r2, #2
 800cbf4:	0092      	lsls	r2, r2, #2
 800cbf6:	300c      	adds	r0, #12
 800cbf8:	f000 fd68 	bl	800d6cc <memcpy>
 800cbfc:	2201      	movs	r2, #1
 800cbfe:	4639      	mov	r1, r7
 800cc00:	4628      	mov	r0, r5
 800cc02:	f000 fb4f 	bl	800d2a4 <__lshift>
 800cc06:	46b0      	mov	r8, r6
 800cc08:	4606      	mov	r6, r0
 800cc0a:	9b03      	ldr	r3, [sp, #12]
 800cc0c:	9a03      	ldr	r2, [sp, #12]
 800cc0e:	3301      	adds	r3, #1
 800cc10:	9308      	str	r3, [sp, #32]
 800cc12:	9b06      	ldr	r3, [sp, #24]
 800cc14:	4413      	add	r3, r2
 800cc16:	930b      	str	r3, [sp, #44]	; 0x2c
 800cc18:	9b04      	ldr	r3, [sp, #16]
 800cc1a:	f003 0301 	and.w	r3, r3, #1
 800cc1e:	930a      	str	r3, [sp, #40]	; 0x28
 800cc20:	9b08      	ldr	r3, [sp, #32]
 800cc22:	4621      	mov	r1, r4
 800cc24:	3b01      	subs	r3, #1
 800cc26:	4650      	mov	r0, sl
 800cc28:	9304      	str	r3, [sp, #16]
 800cc2a:	f7ff fa76 	bl	800c11a <quorem>
 800cc2e:	4641      	mov	r1, r8
 800cc30:	9006      	str	r0, [sp, #24]
 800cc32:	f100 0930 	add.w	r9, r0, #48	; 0x30
 800cc36:	4650      	mov	r0, sl
 800cc38:	f000 fba0 	bl	800d37c <__mcmp>
 800cc3c:	4632      	mov	r2, r6
 800cc3e:	9009      	str	r0, [sp, #36]	; 0x24
 800cc40:	4621      	mov	r1, r4
 800cc42:	4628      	mov	r0, r5
 800cc44:	f000 fbb6 	bl	800d3b4 <__mdiff>
 800cc48:	68c2      	ldr	r2, [r0, #12]
 800cc4a:	4607      	mov	r7, r0
 800cc4c:	bb02      	cbnz	r2, 800cc90 <_dtoa_r+0xa60>
 800cc4e:	4601      	mov	r1, r0
 800cc50:	4650      	mov	r0, sl
 800cc52:	f000 fb93 	bl	800d37c <__mcmp>
 800cc56:	4602      	mov	r2, r0
 800cc58:	4639      	mov	r1, r7
 800cc5a:	4628      	mov	r0, r5
 800cc5c:	920c      	str	r2, [sp, #48]	; 0x30
 800cc5e:	f000 f953 	bl	800cf08 <_Bfree>
 800cc62:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800cc64:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800cc66:	9f08      	ldr	r7, [sp, #32]
 800cc68:	ea43 0102 	orr.w	r1, r3, r2
 800cc6c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800cc6e:	4319      	orrs	r1, r3
 800cc70:	d110      	bne.n	800cc94 <_dtoa_r+0xa64>
 800cc72:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800cc76:	d029      	beq.n	800cccc <_dtoa_r+0xa9c>
 800cc78:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800cc7a:	2b00      	cmp	r3, #0
 800cc7c:	dd02      	ble.n	800cc84 <_dtoa_r+0xa54>
 800cc7e:	9b06      	ldr	r3, [sp, #24]
 800cc80:	f103 0931 	add.w	r9, r3, #49	; 0x31
 800cc84:	9b04      	ldr	r3, [sp, #16]
 800cc86:	f883 9000 	strb.w	r9, [r3]
 800cc8a:	e777      	b.n	800cb7c <_dtoa_r+0x94c>
 800cc8c:	4630      	mov	r0, r6
 800cc8e:	e7ba      	b.n	800cc06 <_dtoa_r+0x9d6>
 800cc90:	2201      	movs	r2, #1
 800cc92:	e7e1      	b.n	800cc58 <_dtoa_r+0xa28>
 800cc94:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800cc96:	2b00      	cmp	r3, #0
 800cc98:	db04      	blt.n	800cca4 <_dtoa_r+0xa74>
 800cc9a:	9922      	ldr	r1, [sp, #136]	; 0x88
 800cc9c:	430b      	orrs	r3, r1
 800cc9e:	990a      	ldr	r1, [sp, #40]	; 0x28
 800cca0:	430b      	orrs	r3, r1
 800cca2:	d120      	bne.n	800cce6 <_dtoa_r+0xab6>
 800cca4:	2a00      	cmp	r2, #0
 800cca6:	dded      	ble.n	800cc84 <_dtoa_r+0xa54>
 800cca8:	4651      	mov	r1, sl
 800ccaa:	2201      	movs	r2, #1
 800ccac:	4628      	mov	r0, r5
 800ccae:	f000 faf9 	bl	800d2a4 <__lshift>
 800ccb2:	4621      	mov	r1, r4
 800ccb4:	4682      	mov	sl, r0
 800ccb6:	f000 fb61 	bl	800d37c <__mcmp>
 800ccba:	2800      	cmp	r0, #0
 800ccbc:	dc03      	bgt.n	800ccc6 <_dtoa_r+0xa96>
 800ccbe:	d1e1      	bne.n	800cc84 <_dtoa_r+0xa54>
 800ccc0:	f019 0f01 	tst.w	r9, #1
 800ccc4:	d0de      	beq.n	800cc84 <_dtoa_r+0xa54>
 800ccc6:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800ccca:	d1d8      	bne.n	800cc7e <_dtoa_r+0xa4e>
 800cccc:	2339      	movs	r3, #57	; 0x39
 800ccce:	9a04      	ldr	r2, [sp, #16]
 800ccd0:	7013      	strb	r3, [r2, #0]
 800ccd2:	463b      	mov	r3, r7
 800ccd4:	461f      	mov	r7, r3
 800ccd6:	f817 2c01 	ldrb.w	r2, [r7, #-1]
 800ccda:	3b01      	subs	r3, #1
 800ccdc:	2a39      	cmp	r2, #57	; 0x39
 800ccde:	d06b      	beq.n	800cdb8 <_dtoa_r+0xb88>
 800cce0:	3201      	adds	r2, #1
 800cce2:	701a      	strb	r2, [r3, #0]
 800cce4:	e74a      	b.n	800cb7c <_dtoa_r+0x94c>
 800cce6:	2a00      	cmp	r2, #0
 800cce8:	dd07      	ble.n	800ccfa <_dtoa_r+0xaca>
 800ccea:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800ccee:	d0ed      	beq.n	800cccc <_dtoa_r+0xa9c>
 800ccf0:	9a04      	ldr	r2, [sp, #16]
 800ccf2:	f109 0301 	add.w	r3, r9, #1
 800ccf6:	7013      	strb	r3, [r2, #0]
 800ccf8:	e740      	b.n	800cb7c <_dtoa_r+0x94c>
 800ccfa:	9b08      	ldr	r3, [sp, #32]
 800ccfc:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800ccfe:	f803 9c01 	strb.w	r9, [r3, #-1]
 800cd02:	4293      	cmp	r3, r2
 800cd04:	d042      	beq.n	800cd8c <_dtoa_r+0xb5c>
 800cd06:	4651      	mov	r1, sl
 800cd08:	2300      	movs	r3, #0
 800cd0a:	220a      	movs	r2, #10
 800cd0c:	4628      	mov	r0, r5
 800cd0e:	f000 f91d 	bl	800cf4c <__multadd>
 800cd12:	45b0      	cmp	r8, r6
 800cd14:	4682      	mov	sl, r0
 800cd16:	f04f 0300 	mov.w	r3, #0
 800cd1a:	f04f 020a 	mov.w	r2, #10
 800cd1e:	4641      	mov	r1, r8
 800cd20:	4628      	mov	r0, r5
 800cd22:	d107      	bne.n	800cd34 <_dtoa_r+0xb04>
 800cd24:	f000 f912 	bl	800cf4c <__multadd>
 800cd28:	4680      	mov	r8, r0
 800cd2a:	4606      	mov	r6, r0
 800cd2c:	9b08      	ldr	r3, [sp, #32]
 800cd2e:	3301      	adds	r3, #1
 800cd30:	9308      	str	r3, [sp, #32]
 800cd32:	e775      	b.n	800cc20 <_dtoa_r+0x9f0>
 800cd34:	f000 f90a 	bl	800cf4c <__multadd>
 800cd38:	4631      	mov	r1, r6
 800cd3a:	4680      	mov	r8, r0
 800cd3c:	2300      	movs	r3, #0
 800cd3e:	220a      	movs	r2, #10
 800cd40:	4628      	mov	r0, r5
 800cd42:	f000 f903 	bl	800cf4c <__multadd>
 800cd46:	4606      	mov	r6, r0
 800cd48:	e7f0      	b.n	800cd2c <_dtoa_r+0xafc>
 800cd4a:	9b08      	ldr	r3, [sp, #32]
 800cd4c:	9306      	str	r3, [sp, #24]
 800cd4e:	9f03      	ldr	r7, [sp, #12]
 800cd50:	4621      	mov	r1, r4
 800cd52:	4650      	mov	r0, sl
 800cd54:	f7ff f9e1 	bl	800c11a <quorem>
 800cd58:	9b03      	ldr	r3, [sp, #12]
 800cd5a:	f100 0930 	add.w	r9, r0, #48	; 0x30
 800cd5e:	f807 9b01 	strb.w	r9, [r7], #1
 800cd62:	1afa      	subs	r2, r7, r3
 800cd64:	9b06      	ldr	r3, [sp, #24]
 800cd66:	4293      	cmp	r3, r2
 800cd68:	dd07      	ble.n	800cd7a <_dtoa_r+0xb4a>
 800cd6a:	4651      	mov	r1, sl
 800cd6c:	2300      	movs	r3, #0
 800cd6e:	220a      	movs	r2, #10
 800cd70:	4628      	mov	r0, r5
 800cd72:	f000 f8eb 	bl	800cf4c <__multadd>
 800cd76:	4682      	mov	sl, r0
 800cd78:	e7ea      	b.n	800cd50 <_dtoa_r+0xb20>
 800cd7a:	9b06      	ldr	r3, [sp, #24]
 800cd7c:	f04f 0800 	mov.w	r8, #0
 800cd80:	2b00      	cmp	r3, #0
 800cd82:	bfcc      	ite	gt
 800cd84:	461f      	movgt	r7, r3
 800cd86:	2701      	movle	r7, #1
 800cd88:	9b03      	ldr	r3, [sp, #12]
 800cd8a:	441f      	add	r7, r3
 800cd8c:	4651      	mov	r1, sl
 800cd8e:	2201      	movs	r2, #1
 800cd90:	4628      	mov	r0, r5
 800cd92:	f000 fa87 	bl	800d2a4 <__lshift>
 800cd96:	4621      	mov	r1, r4
 800cd98:	4682      	mov	sl, r0
 800cd9a:	f000 faef 	bl	800d37c <__mcmp>
 800cd9e:	2800      	cmp	r0, #0
 800cda0:	dc97      	bgt.n	800ccd2 <_dtoa_r+0xaa2>
 800cda2:	d102      	bne.n	800cdaa <_dtoa_r+0xb7a>
 800cda4:	f019 0f01 	tst.w	r9, #1
 800cda8:	d193      	bne.n	800ccd2 <_dtoa_r+0xaa2>
 800cdaa:	463b      	mov	r3, r7
 800cdac:	461f      	mov	r7, r3
 800cdae:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800cdb2:	2a30      	cmp	r2, #48	; 0x30
 800cdb4:	d0fa      	beq.n	800cdac <_dtoa_r+0xb7c>
 800cdb6:	e6e1      	b.n	800cb7c <_dtoa_r+0x94c>
 800cdb8:	9a03      	ldr	r2, [sp, #12]
 800cdba:	429a      	cmp	r2, r3
 800cdbc:	d18a      	bne.n	800ccd4 <_dtoa_r+0xaa4>
 800cdbe:	2331      	movs	r3, #49	; 0x31
 800cdc0:	f10b 0b01 	add.w	fp, fp, #1
 800cdc4:	e797      	b.n	800ccf6 <_dtoa_r+0xac6>
 800cdc6:	4b0a      	ldr	r3, [pc, #40]	; (800cdf0 <_dtoa_r+0xbc0>)
 800cdc8:	f7ff ba9f 	b.w	800c30a <_dtoa_r+0xda>
 800cdcc:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800cdce:	2b00      	cmp	r3, #0
 800cdd0:	f47f aa77 	bne.w	800c2c2 <_dtoa_r+0x92>
 800cdd4:	4b07      	ldr	r3, [pc, #28]	; (800cdf4 <_dtoa_r+0xbc4>)
 800cdd6:	f7ff ba98 	b.w	800c30a <_dtoa_r+0xda>
 800cdda:	9b06      	ldr	r3, [sp, #24]
 800cddc:	2b00      	cmp	r3, #0
 800cdde:	dcb6      	bgt.n	800cd4e <_dtoa_r+0xb1e>
 800cde0:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800cde2:	2b02      	cmp	r3, #2
 800cde4:	f73f aeb5 	bgt.w	800cb52 <_dtoa_r+0x922>
 800cde8:	e7b1      	b.n	800cd4e <_dtoa_r+0xb1e>
 800cdea:	bf00      	nop
 800cdec:	0800e604 	.word	0x0800e604
 800cdf0:	0800e564 	.word	0x0800e564
 800cdf4:	0800e588 	.word	0x0800e588

0800cdf8 <_free_r>:
 800cdf8:	b538      	push	{r3, r4, r5, lr}
 800cdfa:	4605      	mov	r5, r0
 800cdfc:	2900      	cmp	r1, #0
 800cdfe:	d040      	beq.n	800ce82 <_free_r+0x8a>
 800ce00:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ce04:	1f0c      	subs	r4, r1, #4
 800ce06:	2b00      	cmp	r3, #0
 800ce08:	bfb8      	it	lt
 800ce0a:	18e4      	addlt	r4, r4, r3
 800ce0c:	f7fe fb78 	bl	800b500 <__malloc_lock>
 800ce10:	4a1c      	ldr	r2, [pc, #112]	; (800ce84 <_free_r+0x8c>)
 800ce12:	6813      	ldr	r3, [r2, #0]
 800ce14:	b933      	cbnz	r3, 800ce24 <_free_r+0x2c>
 800ce16:	6063      	str	r3, [r4, #4]
 800ce18:	6014      	str	r4, [r2, #0]
 800ce1a:	4628      	mov	r0, r5
 800ce1c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800ce20:	f7fe bb74 	b.w	800b50c <__malloc_unlock>
 800ce24:	42a3      	cmp	r3, r4
 800ce26:	d908      	bls.n	800ce3a <_free_r+0x42>
 800ce28:	6820      	ldr	r0, [r4, #0]
 800ce2a:	1821      	adds	r1, r4, r0
 800ce2c:	428b      	cmp	r3, r1
 800ce2e:	bf01      	itttt	eq
 800ce30:	6819      	ldreq	r1, [r3, #0]
 800ce32:	685b      	ldreq	r3, [r3, #4]
 800ce34:	1809      	addeq	r1, r1, r0
 800ce36:	6021      	streq	r1, [r4, #0]
 800ce38:	e7ed      	b.n	800ce16 <_free_r+0x1e>
 800ce3a:	461a      	mov	r2, r3
 800ce3c:	685b      	ldr	r3, [r3, #4]
 800ce3e:	b10b      	cbz	r3, 800ce44 <_free_r+0x4c>
 800ce40:	42a3      	cmp	r3, r4
 800ce42:	d9fa      	bls.n	800ce3a <_free_r+0x42>
 800ce44:	6811      	ldr	r1, [r2, #0]
 800ce46:	1850      	adds	r0, r2, r1
 800ce48:	42a0      	cmp	r0, r4
 800ce4a:	d10b      	bne.n	800ce64 <_free_r+0x6c>
 800ce4c:	6820      	ldr	r0, [r4, #0]
 800ce4e:	4401      	add	r1, r0
 800ce50:	1850      	adds	r0, r2, r1
 800ce52:	4283      	cmp	r3, r0
 800ce54:	6011      	str	r1, [r2, #0]
 800ce56:	d1e0      	bne.n	800ce1a <_free_r+0x22>
 800ce58:	6818      	ldr	r0, [r3, #0]
 800ce5a:	685b      	ldr	r3, [r3, #4]
 800ce5c:	4408      	add	r0, r1
 800ce5e:	6010      	str	r0, [r2, #0]
 800ce60:	6053      	str	r3, [r2, #4]
 800ce62:	e7da      	b.n	800ce1a <_free_r+0x22>
 800ce64:	d902      	bls.n	800ce6c <_free_r+0x74>
 800ce66:	230c      	movs	r3, #12
 800ce68:	602b      	str	r3, [r5, #0]
 800ce6a:	e7d6      	b.n	800ce1a <_free_r+0x22>
 800ce6c:	6820      	ldr	r0, [r4, #0]
 800ce6e:	1821      	adds	r1, r4, r0
 800ce70:	428b      	cmp	r3, r1
 800ce72:	bf01      	itttt	eq
 800ce74:	6819      	ldreq	r1, [r3, #0]
 800ce76:	685b      	ldreq	r3, [r3, #4]
 800ce78:	1809      	addeq	r1, r1, r0
 800ce7a:	6021      	streq	r1, [r4, #0]
 800ce7c:	6063      	str	r3, [r4, #4]
 800ce7e:	6054      	str	r4, [r2, #4]
 800ce80:	e7cb      	b.n	800ce1a <_free_r+0x22>
 800ce82:	bd38      	pop	{r3, r4, r5, pc}
 800ce84:	20001cb4 	.word	0x20001cb4

0800ce88 <_Balloc>:
 800ce88:	b570      	push	{r4, r5, r6, lr}
 800ce8a:	69c6      	ldr	r6, [r0, #28]
 800ce8c:	4604      	mov	r4, r0
 800ce8e:	460d      	mov	r5, r1
 800ce90:	b976      	cbnz	r6, 800ceb0 <_Balloc+0x28>
 800ce92:	2010      	movs	r0, #16
 800ce94:	f7fe fa84 	bl	800b3a0 <malloc>
 800ce98:	4602      	mov	r2, r0
 800ce9a:	61e0      	str	r0, [r4, #28]
 800ce9c:	b920      	cbnz	r0, 800cea8 <_Balloc+0x20>
 800ce9e:	216b      	movs	r1, #107	; 0x6b
 800cea0:	4b17      	ldr	r3, [pc, #92]	; (800cf00 <_Balloc+0x78>)
 800cea2:	4818      	ldr	r0, [pc, #96]	; (800cf04 <_Balloc+0x7c>)
 800cea4:	f000 fc20 	bl	800d6e8 <__assert_func>
 800cea8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800ceac:	6006      	str	r6, [r0, #0]
 800ceae:	60c6      	str	r6, [r0, #12]
 800ceb0:	69e6      	ldr	r6, [r4, #28]
 800ceb2:	68f3      	ldr	r3, [r6, #12]
 800ceb4:	b183      	cbz	r3, 800ced8 <_Balloc+0x50>
 800ceb6:	69e3      	ldr	r3, [r4, #28]
 800ceb8:	68db      	ldr	r3, [r3, #12]
 800ceba:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800cebe:	b9b8      	cbnz	r0, 800cef0 <_Balloc+0x68>
 800cec0:	2101      	movs	r1, #1
 800cec2:	fa01 f605 	lsl.w	r6, r1, r5
 800cec6:	1d72      	adds	r2, r6, #5
 800cec8:	4620      	mov	r0, r4
 800ceca:	0092      	lsls	r2, r2, #2
 800cecc:	f000 fc2a 	bl	800d724 <_calloc_r>
 800ced0:	b160      	cbz	r0, 800ceec <_Balloc+0x64>
 800ced2:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800ced6:	e00e      	b.n	800cef6 <_Balloc+0x6e>
 800ced8:	2221      	movs	r2, #33	; 0x21
 800ceda:	2104      	movs	r1, #4
 800cedc:	4620      	mov	r0, r4
 800cede:	f000 fc21 	bl	800d724 <_calloc_r>
 800cee2:	69e3      	ldr	r3, [r4, #28]
 800cee4:	60f0      	str	r0, [r6, #12]
 800cee6:	68db      	ldr	r3, [r3, #12]
 800cee8:	2b00      	cmp	r3, #0
 800ceea:	d1e4      	bne.n	800ceb6 <_Balloc+0x2e>
 800ceec:	2000      	movs	r0, #0
 800ceee:	bd70      	pop	{r4, r5, r6, pc}
 800cef0:	6802      	ldr	r2, [r0, #0]
 800cef2:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800cef6:	2300      	movs	r3, #0
 800cef8:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800cefc:	e7f7      	b.n	800ceee <_Balloc+0x66>
 800cefe:	bf00      	nop
 800cf00:	0800e595 	.word	0x0800e595
 800cf04:	0800e615 	.word	0x0800e615

0800cf08 <_Bfree>:
 800cf08:	b570      	push	{r4, r5, r6, lr}
 800cf0a:	69c6      	ldr	r6, [r0, #28]
 800cf0c:	4605      	mov	r5, r0
 800cf0e:	460c      	mov	r4, r1
 800cf10:	b976      	cbnz	r6, 800cf30 <_Bfree+0x28>
 800cf12:	2010      	movs	r0, #16
 800cf14:	f7fe fa44 	bl	800b3a0 <malloc>
 800cf18:	4602      	mov	r2, r0
 800cf1a:	61e8      	str	r0, [r5, #28]
 800cf1c:	b920      	cbnz	r0, 800cf28 <_Bfree+0x20>
 800cf1e:	218f      	movs	r1, #143	; 0x8f
 800cf20:	4b08      	ldr	r3, [pc, #32]	; (800cf44 <_Bfree+0x3c>)
 800cf22:	4809      	ldr	r0, [pc, #36]	; (800cf48 <_Bfree+0x40>)
 800cf24:	f000 fbe0 	bl	800d6e8 <__assert_func>
 800cf28:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800cf2c:	6006      	str	r6, [r0, #0]
 800cf2e:	60c6      	str	r6, [r0, #12]
 800cf30:	b13c      	cbz	r4, 800cf42 <_Bfree+0x3a>
 800cf32:	69eb      	ldr	r3, [r5, #28]
 800cf34:	6862      	ldr	r2, [r4, #4]
 800cf36:	68db      	ldr	r3, [r3, #12]
 800cf38:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800cf3c:	6021      	str	r1, [r4, #0]
 800cf3e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800cf42:	bd70      	pop	{r4, r5, r6, pc}
 800cf44:	0800e595 	.word	0x0800e595
 800cf48:	0800e615 	.word	0x0800e615

0800cf4c <__multadd>:
 800cf4c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800cf50:	4607      	mov	r7, r0
 800cf52:	460c      	mov	r4, r1
 800cf54:	461e      	mov	r6, r3
 800cf56:	2000      	movs	r0, #0
 800cf58:	690d      	ldr	r5, [r1, #16]
 800cf5a:	f101 0c14 	add.w	ip, r1, #20
 800cf5e:	f8dc 3000 	ldr.w	r3, [ip]
 800cf62:	3001      	adds	r0, #1
 800cf64:	b299      	uxth	r1, r3
 800cf66:	fb02 6101 	mla	r1, r2, r1, r6
 800cf6a:	0c1e      	lsrs	r6, r3, #16
 800cf6c:	0c0b      	lsrs	r3, r1, #16
 800cf6e:	fb02 3306 	mla	r3, r2, r6, r3
 800cf72:	b289      	uxth	r1, r1
 800cf74:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800cf78:	4285      	cmp	r5, r0
 800cf7a:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800cf7e:	f84c 1b04 	str.w	r1, [ip], #4
 800cf82:	dcec      	bgt.n	800cf5e <__multadd+0x12>
 800cf84:	b30e      	cbz	r6, 800cfca <__multadd+0x7e>
 800cf86:	68a3      	ldr	r3, [r4, #8]
 800cf88:	42ab      	cmp	r3, r5
 800cf8a:	dc19      	bgt.n	800cfc0 <__multadd+0x74>
 800cf8c:	6861      	ldr	r1, [r4, #4]
 800cf8e:	4638      	mov	r0, r7
 800cf90:	3101      	adds	r1, #1
 800cf92:	f7ff ff79 	bl	800ce88 <_Balloc>
 800cf96:	4680      	mov	r8, r0
 800cf98:	b928      	cbnz	r0, 800cfa6 <__multadd+0x5a>
 800cf9a:	4602      	mov	r2, r0
 800cf9c:	21ba      	movs	r1, #186	; 0xba
 800cf9e:	4b0c      	ldr	r3, [pc, #48]	; (800cfd0 <__multadd+0x84>)
 800cfa0:	480c      	ldr	r0, [pc, #48]	; (800cfd4 <__multadd+0x88>)
 800cfa2:	f000 fba1 	bl	800d6e8 <__assert_func>
 800cfa6:	6922      	ldr	r2, [r4, #16]
 800cfa8:	f104 010c 	add.w	r1, r4, #12
 800cfac:	3202      	adds	r2, #2
 800cfae:	0092      	lsls	r2, r2, #2
 800cfb0:	300c      	adds	r0, #12
 800cfb2:	f000 fb8b 	bl	800d6cc <memcpy>
 800cfb6:	4621      	mov	r1, r4
 800cfb8:	4638      	mov	r0, r7
 800cfba:	f7ff ffa5 	bl	800cf08 <_Bfree>
 800cfbe:	4644      	mov	r4, r8
 800cfc0:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800cfc4:	3501      	adds	r5, #1
 800cfc6:	615e      	str	r6, [r3, #20]
 800cfc8:	6125      	str	r5, [r4, #16]
 800cfca:	4620      	mov	r0, r4
 800cfcc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800cfd0:	0800e604 	.word	0x0800e604
 800cfd4:	0800e615 	.word	0x0800e615

0800cfd8 <__hi0bits>:
 800cfd8:	0c02      	lsrs	r2, r0, #16
 800cfda:	0412      	lsls	r2, r2, #16
 800cfdc:	4603      	mov	r3, r0
 800cfde:	b9ca      	cbnz	r2, 800d014 <__hi0bits+0x3c>
 800cfe0:	0403      	lsls	r3, r0, #16
 800cfe2:	2010      	movs	r0, #16
 800cfe4:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 800cfe8:	bf04      	itt	eq
 800cfea:	021b      	lsleq	r3, r3, #8
 800cfec:	3008      	addeq	r0, #8
 800cfee:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 800cff2:	bf04      	itt	eq
 800cff4:	011b      	lsleq	r3, r3, #4
 800cff6:	3004      	addeq	r0, #4
 800cff8:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 800cffc:	bf04      	itt	eq
 800cffe:	009b      	lsleq	r3, r3, #2
 800d000:	3002      	addeq	r0, #2
 800d002:	2b00      	cmp	r3, #0
 800d004:	db05      	blt.n	800d012 <__hi0bits+0x3a>
 800d006:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
 800d00a:	f100 0001 	add.w	r0, r0, #1
 800d00e:	bf08      	it	eq
 800d010:	2020      	moveq	r0, #32
 800d012:	4770      	bx	lr
 800d014:	2000      	movs	r0, #0
 800d016:	e7e5      	b.n	800cfe4 <__hi0bits+0xc>

0800d018 <__lo0bits>:
 800d018:	6803      	ldr	r3, [r0, #0]
 800d01a:	4602      	mov	r2, r0
 800d01c:	f013 0007 	ands.w	r0, r3, #7
 800d020:	d00b      	beq.n	800d03a <__lo0bits+0x22>
 800d022:	07d9      	lsls	r1, r3, #31
 800d024:	d421      	bmi.n	800d06a <__lo0bits+0x52>
 800d026:	0798      	lsls	r0, r3, #30
 800d028:	bf49      	itett	mi
 800d02a:	085b      	lsrmi	r3, r3, #1
 800d02c:	089b      	lsrpl	r3, r3, #2
 800d02e:	2001      	movmi	r0, #1
 800d030:	6013      	strmi	r3, [r2, #0]
 800d032:	bf5c      	itt	pl
 800d034:	2002      	movpl	r0, #2
 800d036:	6013      	strpl	r3, [r2, #0]
 800d038:	4770      	bx	lr
 800d03a:	b299      	uxth	r1, r3
 800d03c:	b909      	cbnz	r1, 800d042 <__lo0bits+0x2a>
 800d03e:	2010      	movs	r0, #16
 800d040:	0c1b      	lsrs	r3, r3, #16
 800d042:	b2d9      	uxtb	r1, r3
 800d044:	b909      	cbnz	r1, 800d04a <__lo0bits+0x32>
 800d046:	3008      	adds	r0, #8
 800d048:	0a1b      	lsrs	r3, r3, #8
 800d04a:	0719      	lsls	r1, r3, #28
 800d04c:	bf04      	itt	eq
 800d04e:	091b      	lsreq	r3, r3, #4
 800d050:	3004      	addeq	r0, #4
 800d052:	0799      	lsls	r1, r3, #30
 800d054:	bf04      	itt	eq
 800d056:	089b      	lsreq	r3, r3, #2
 800d058:	3002      	addeq	r0, #2
 800d05a:	07d9      	lsls	r1, r3, #31
 800d05c:	d403      	bmi.n	800d066 <__lo0bits+0x4e>
 800d05e:	085b      	lsrs	r3, r3, #1
 800d060:	f100 0001 	add.w	r0, r0, #1
 800d064:	d003      	beq.n	800d06e <__lo0bits+0x56>
 800d066:	6013      	str	r3, [r2, #0]
 800d068:	4770      	bx	lr
 800d06a:	2000      	movs	r0, #0
 800d06c:	4770      	bx	lr
 800d06e:	2020      	movs	r0, #32
 800d070:	4770      	bx	lr
	...

0800d074 <__i2b>:
 800d074:	b510      	push	{r4, lr}
 800d076:	460c      	mov	r4, r1
 800d078:	2101      	movs	r1, #1
 800d07a:	f7ff ff05 	bl	800ce88 <_Balloc>
 800d07e:	4602      	mov	r2, r0
 800d080:	b928      	cbnz	r0, 800d08e <__i2b+0x1a>
 800d082:	f240 1145 	movw	r1, #325	; 0x145
 800d086:	4b04      	ldr	r3, [pc, #16]	; (800d098 <__i2b+0x24>)
 800d088:	4804      	ldr	r0, [pc, #16]	; (800d09c <__i2b+0x28>)
 800d08a:	f000 fb2d 	bl	800d6e8 <__assert_func>
 800d08e:	2301      	movs	r3, #1
 800d090:	6144      	str	r4, [r0, #20]
 800d092:	6103      	str	r3, [r0, #16]
 800d094:	bd10      	pop	{r4, pc}
 800d096:	bf00      	nop
 800d098:	0800e604 	.word	0x0800e604
 800d09c:	0800e615 	.word	0x0800e615

0800d0a0 <__multiply>:
 800d0a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d0a4:	4691      	mov	r9, r2
 800d0a6:	690a      	ldr	r2, [r1, #16]
 800d0a8:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800d0ac:	460c      	mov	r4, r1
 800d0ae:	429a      	cmp	r2, r3
 800d0b0:	bfbe      	ittt	lt
 800d0b2:	460b      	movlt	r3, r1
 800d0b4:	464c      	movlt	r4, r9
 800d0b6:	4699      	movlt	r9, r3
 800d0b8:	6927      	ldr	r7, [r4, #16]
 800d0ba:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800d0be:	68a3      	ldr	r3, [r4, #8]
 800d0c0:	6861      	ldr	r1, [r4, #4]
 800d0c2:	eb07 060a 	add.w	r6, r7, sl
 800d0c6:	42b3      	cmp	r3, r6
 800d0c8:	b085      	sub	sp, #20
 800d0ca:	bfb8      	it	lt
 800d0cc:	3101      	addlt	r1, #1
 800d0ce:	f7ff fedb 	bl	800ce88 <_Balloc>
 800d0d2:	b930      	cbnz	r0, 800d0e2 <__multiply+0x42>
 800d0d4:	4602      	mov	r2, r0
 800d0d6:	f44f 71b1 	mov.w	r1, #354	; 0x162
 800d0da:	4b43      	ldr	r3, [pc, #268]	; (800d1e8 <__multiply+0x148>)
 800d0dc:	4843      	ldr	r0, [pc, #268]	; (800d1ec <__multiply+0x14c>)
 800d0de:	f000 fb03 	bl	800d6e8 <__assert_func>
 800d0e2:	f100 0514 	add.w	r5, r0, #20
 800d0e6:	462b      	mov	r3, r5
 800d0e8:	2200      	movs	r2, #0
 800d0ea:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800d0ee:	4543      	cmp	r3, r8
 800d0f0:	d321      	bcc.n	800d136 <__multiply+0x96>
 800d0f2:	f104 0314 	add.w	r3, r4, #20
 800d0f6:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800d0fa:	f109 0314 	add.w	r3, r9, #20
 800d0fe:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800d102:	9202      	str	r2, [sp, #8]
 800d104:	1b3a      	subs	r2, r7, r4
 800d106:	3a15      	subs	r2, #21
 800d108:	f022 0203 	bic.w	r2, r2, #3
 800d10c:	3204      	adds	r2, #4
 800d10e:	f104 0115 	add.w	r1, r4, #21
 800d112:	428f      	cmp	r7, r1
 800d114:	bf38      	it	cc
 800d116:	2204      	movcc	r2, #4
 800d118:	9201      	str	r2, [sp, #4]
 800d11a:	9a02      	ldr	r2, [sp, #8]
 800d11c:	9303      	str	r3, [sp, #12]
 800d11e:	429a      	cmp	r2, r3
 800d120:	d80c      	bhi.n	800d13c <__multiply+0x9c>
 800d122:	2e00      	cmp	r6, #0
 800d124:	dd03      	ble.n	800d12e <__multiply+0x8e>
 800d126:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800d12a:	2b00      	cmp	r3, #0
 800d12c:	d05a      	beq.n	800d1e4 <__multiply+0x144>
 800d12e:	6106      	str	r6, [r0, #16]
 800d130:	b005      	add	sp, #20
 800d132:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d136:	f843 2b04 	str.w	r2, [r3], #4
 800d13a:	e7d8      	b.n	800d0ee <__multiply+0x4e>
 800d13c:	f8b3 a000 	ldrh.w	sl, [r3]
 800d140:	f1ba 0f00 	cmp.w	sl, #0
 800d144:	d023      	beq.n	800d18e <__multiply+0xee>
 800d146:	46a9      	mov	r9, r5
 800d148:	f04f 0c00 	mov.w	ip, #0
 800d14c:	f104 0e14 	add.w	lr, r4, #20
 800d150:	f85e 2b04 	ldr.w	r2, [lr], #4
 800d154:	f8d9 1000 	ldr.w	r1, [r9]
 800d158:	fa1f fb82 	uxth.w	fp, r2
 800d15c:	b289      	uxth	r1, r1
 800d15e:	fb0a 110b 	mla	r1, sl, fp, r1
 800d162:	4461      	add	r1, ip
 800d164:	f8d9 c000 	ldr.w	ip, [r9]
 800d168:	0c12      	lsrs	r2, r2, #16
 800d16a:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 800d16e:	fb0a c202 	mla	r2, sl, r2, ip
 800d172:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800d176:	b289      	uxth	r1, r1
 800d178:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800d17c:	4577      	cmp	r7, lr
 800d17e:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800d182:	f849 1b04 	str.w	r1, [r9], #4
 800d186:	d8e3      	bhi.n	800d150 <__multiply+0xb0>
 800d188:	9a01      	ldr	r2, [sp, #4]
 800d18a:	f845 c002 	str.w	ip, [r5, r2]
 800d18e:	9a03      	ldr	r2, [sp, #12]
 800d190:	3304      	adds	r3, #4
 800d192:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800d196:	f1b9 0f00 	cmp.w	r9, #0
 800d19a:	d021      	beq.n	800d1e0 <__multiply+0x140>
 800d19c:	46ae      	mov	lr, r5
 800d19e:	f04f 0a00 	mov.w	sl, #0
 800d1a2:	6829      	ldr	r1, [r5, #0]
 800d1a4:	f104 0c14 	add.w	ip, r4, #20
 800d1a8:	f8bc b000 	ldrh.w	fp, [ip]
 800d1ac:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800d1b0:	b289      	uxth	r1, r1
 800d1b2:	fb09 220b 	mla	r2, r9, fp, r2
 800d1b6:	4452      	add	r2, sl
 800d1b8:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800d1bc:	f84e 1b04 	str.w	r1, [lr], #4
 800d1c0:	f85c 1b04 	ldr.w	r1, [ip], #4
 800d1c4:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800d1c8:	f8be 1000 	ldrh.w	r1, [lr]
 800d1cc:	4567      	cmp	r7, ip
 800d1ce:	fb09 110a 	mla	r1, r9, sl, r1
 800d1d2:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 800d1d6:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800d1da:	d8e5      	bhi.n	800d1a8 <__multiply+0x108>
 800d1dc:	9a01      	ldr	r2, [sp, #4]
 800d1de:	50a9      	str	r1, [r5, r2]
 800d1e0:	3504      	adds	r5, #4
 800d1e2:	e79a      	b.n	800d11a <__multiply+0x7a>
 800d1e4:	3e01      	subs	r6, #1
 800d1e6:	e79c      	b.n	800d122 <__multiply+0x82>
 800d1e8:	0800e604 	.word	0x0800e604
 800d1ec:	0800e615 	.word	0x0800e615

0800d1f0 <__pow5mult>:
 800d1f0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d1f4:	4615      	mov	r5, r2
 800d1f6:	f012 0203 	ands.w	r2, r2, #3
 800d1fa:	4606      	mov	r6, r0
 800d1fc:	460f      	mov	r7, r1
 800d1fe:	d007      	beq.n	800d210 <__pow5mult+0x20>
 800d200:	4c25      	ldr	r4, [pc, #148]	; (800d298 <__pow5mult+0xa8>)
 800d202:	3a01      	subs	r2, #1
 800d204:	2300      	movs	r3, #0
 800d206:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800d20a:	f7ff fe9f 	bl	800cf4c <__multadd>
 800d20e:	4607      	mov	r7, r0
 800d210:	10ad      	asrs	r5, r5, #2
 800d212:	d03d      	beq.n	800d290 <__pow5mult+0xa0>
 800d214:	69f4      	ldr	r4, [r6, #28]
 800d216:	b97c      	cbnz	r4, 800d238 <__pow5mult+0x48>
 800d218:	2010      	movs	r0, #16
 800d21a:	f7fe f8c1 	bl	800b3a0 <malloc>
 800d21e:	4602      	mov	r2, r0
 800d220:	61f0      	str	r0, [r6, #28]
 800d222:	b928      	cbnz	r0, 800d230 <__pow5mult+0x40>
 800d224:	f240 11b3 	movw	r1, #435	; 0x1b3
 800d228:	4b1c      	ldr	r3, [pc, #112]	; (800d29c <__pow5mult+0xac>)
 800d22a:	481d      	ldr	r0, [pc, #116]	; (800d2a0 <__pow5mult+0xb0>)
 800d22c:	f000 fa5c 	bl	800d6e8 <__assert_func>
 800d230:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800d234:	6004      	str	r4, [r0, #0]
 800d236:	60c4      	str	r4, [r0, #12]
 800d238:	f8d6 801c 	ldr.w	r8, [r6, #28]
 800d23c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800d240:	b94c      	cbnz	r4, 800d256 <__pow5mult+0x66>
 800d242:	f240 2171 	movw	r1, #625	; 0x271
 800d246:	4630      	mov	r0, r6
 800d248:	f7ff ff14 	bl	800d074 <__i2b>
 800d24c:	2300      	movs	r3, #0
 800d24e:	4604      	mov	r4, r0
 800d250:	f8c8 0008 	str.w	r0, [r8, #8]
 800d254:	6003      	str	r3, [r0, #0]
 800d256:	f04f 0900 	mov.w	r9, #0
 800d25a:	07eb      	lsls	r3, r5, #31
 800d25c:	d50a      	bpl.n	800d274 <__pow5mult+0x84>
 800d25e:	4639      	mov	r1, r7
 800d260:	4622      	mov	r2, r4
 800d262:	4630      	mov	r0, r6
 800d264:	f7ff ff1c 	bl	800d0a0 <__multiply>
 800d268:	4680      	mov	r8, r0
 800d26a:	4639      	mov	r1, r7
 800d26c:	4630      	mov	r0, r6
 800d26e:	f7ff fe4b 	bl	800cf08 <_Bfree>
 800d272:	4647      	mov	r7, r8
 800d274:	106d      	asrs	r5, r5, #1
 800d276:	d00b      	beq.n	800d290 <__pow5mult+0xa0>
 800d278:	6820      	ldr	r0, [r4, #0]
 800d27a:	b938      	cbnz	r0, 800d28c <__pow5mult+0x9c>
 800d27c:	4622      	mov	r2, r4
 800d27e:	4621      	mov	r1, r4
 800d280:	4630      	mov	r0, r6
 800d282:	f7ff ff0d 	bl	800d0a0 <__multiply>
 800d286:	6020      	str	r0, [r4, #0]
 800d288:	f8c0 9000 	str.w	r9, [r0]
 800d28c:	4604      	mov	r4, r0
 800d28e:	e7e4      	b.n	800d25a <__pow5mult+0x6a>
 800d290:	4638      	mov	r0, r7
 800d292:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d296:	bf00      	nop
 800d298:	0800e760 	.word	0x0800e760
 800d29c:	0800e595 	.word	0x0800e595
 800d2a0:	0800e615 	.word	0x0800e615

0800d2a4 <__lshift>:
 800d2a4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d2a8:	460c      	mov	r4, r1
 800d2aa:	4607      	mov	r7, r0
 800d2ac:	4691      	mov	r9, r2
 800d2ae:	6923      	ldr	r3, [r4, #16]
 800d2b0:	6849      	ldr	r1, [r1, #4]
 800d2b2:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800d2b6:	68a3      	ldr	r3, [r4, #8]
 800d2b8:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800d2bc:	f108 0601 	add.w	r6, r8, #1
 800d2c0:	42b3      	cmp	r3, r6
 800d2c2:	db0b      	blt.n	800d2dc <__lshift+0x38>
 800d2c4:	4638      	mov	r0, r7
 800d2c6:	f7ff fddf 	bl	800ce88 <_Balloc>
 800d2ca:	4605      	mov	r5, r0
 800d2cc:	b948      	cbnz	r0, 800d2e2 <__lshift+0x3e>
 800d2ce:	4602      	mov	r2, r0
 800d2d0:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 800d2d4:	4b27      	ldr	r3, [pc, #156]	; (800d374 <__lshift+0xd0>)
 800d2d6:	4828      	ldr	r0, [pc, #160]	; (800d378 <__lshift+0xd4>)
 800d2d8:	f000 fa06 	bl	800d6e8 <__assert_func>
 800d2dc:	3101      	adds	r1, #1
 800d2de:	005b      	lsls	r3, r3, #1
 800d2e0:	e7ee      	b.n	800d2c0 <__lshift+0x1c>
 800d2e2:	2300      	movs	r3, #0
 800d2e4:	f100 0114 	add.w	r1, r0, #20
 800d2e8:	f100 0210 	add.w	r2, r0, #16
 800d2ec:	4618      	mov	r0, r3
 800d2ee:	4553      	cmp	r3, sl
 800d2f0:	db33      	blt.n	800d35a <__lshift+0xb6>
 800d2f2:	6920      	ldr	r0, [r4, #16]
 800d2f4:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800d2f8:	f104 0314 	add.w	r3, r4, #20
 800d2fc:	f019 091f 	ands.w	r9, r9, #31
 800d300:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800d304:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800d308:	d02b      	beq.n	800d362 <__lshift+0xbe>
 800d30a:	468a      	mov	sl, r1
 800d30c:	2200      	movs	r2, #0
 800d30e:	f1c9 0e20 	rsb	lr, r9, #32
 800d312:	6818      	ldr	r0, [r3, #0]
 800d314:	fa00 f009 	lsl.w	r0, r0, r9
 800d318:	4310      	orrs	r0, r2
 800d31a:	f84a 0b04 	str.w	r0, [sl], #4
 800d31e:	f853 2b04 	ldr.w	r2, [r3], #4
 800d322:	459c      	cmp	ip, r3
 800d324:	fa22 f20e 	lsr.w	r2, r2, lr
 800d328:	d8f3      	bhi.n	800d312 <__lshift+0x6e>
 800d32a:	ebac 0304 	sub.w	r3, ip, r4
 800d32e:	3b15      	subs	r3, #21
 800d330:	f023 0303 	bic.w	r3, r3, #3
 800d334:	3304      	adds	r3, #4
 800d336:	f104 0015 	add.w	r0, r4, #21
 800d33a:	4584      	cmp	ip, r0
 800d33c:	bf38      	it	cc
 800d33e:	2304      	movcc	r3, #4
 800d340:	50ca      	str	r2, [r1, r3]
 800d342:	b10a      	cbz	r2, 800d348 <__lshift+0xa4>
 800d344:	f108 0602 	add.w	r6, r8, #2
 800d348:	3e01      	subs	r6, #1
 800d34a:	4638      	mov	r0, r7
 800d34c:	4621      	mov	r1, r4
 800d34e:	612e      	str	r6, [r5, #16]
 800d350:	f7ff fdda 	bl	800cf08 <_Bfree>
 800d354:	4628      	mov	r0, r5
 800d356:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d35a:	f842 0f04 	str.w	r0, [r2, #4]!
 800d35e:	3301      	adds	r3, #1
 800d360:	e7c5      	b.n	800d2ee <__lshift+0x4a>
 800d362:	3904      	subs	r1, #4
 800d364:	f853 2b04 	ldr.w	r2, [r3], #4
 800d368:	459c      	cmp	ip, r3
 800d36a:	f841 2f04 	str.w	r2, [r1, #4]!
 800d36e:	d8f9      	bhi.n	800d364 <__lshift+0xc0>
 800d370:	e7ea      	b.n	800d348 <__lshift+0xa4>
 800d372:	bf00      	nop
 800d374:	0800e604 	.word	0x0800e604
 800d378:	0800e615 	.word	0x0800e615

0800d37c <__mcmp>:
 800d37c:	4603      	mov	r3, r0
 800d37e:	690a      	ldr	r2, [r1, #16]
 800d380:	6900      	ldr	r0, [r0, #16]
 800d382:	b530      	push	{r4, r5, lr}
 800d384:	1a80      	subs	r0, r0, r2
 800d386:	d10d      	bne.n	800d3a4 <__mcmp+0x28>
 800d388:	3314      	adds	r3, #20
 800d38a:	3114      	adds	r1, #20
 800d38c:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800d390:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800d394:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800d398:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800d39c:	4295      	cmp	r5, r2
 800d39e:	d002      	beq.n	800d3a6 <__mcmp+0x2a>
 800d3a0:	d304      	bcc.n	800d3ac <__mcmp+0x30>
 800d3a2:	2001      	movs	r0, #1
 800d3a4:	bd30      	pop	{r4, r5, pc}
 800d3a6:	42a3      	cmp	r3, r4
 800d3a8:	d3f4      	bcc.n	800d394 <__mcmp+0x18>
 800d3aa:	e7fb      	b.n	800d3a4 <__mcmp+0x28>
 800d3ac:	f04f 30ff 	mov.w	r0, #4294967295
 800d3b0:	e7f8      	b.n	800d3a4 <__mcmp+0x28>
	...

0800d3b4 <__mdiff>:
 800d3b4:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d3b8:	460d      	mov	r5, r1
 800d3ba:	4607      	mov	r7, r0
 800d3bc:	4611      	mov	r1, r2
 800d3be:	4628      	mov	r0, r5
 800d3c0:	4614      	mov	r4, r2
 800d3c2:	f7ff ffdb 	bl	800d37c <__mcmp>
 800d3c6:	1e06      	subs	r6, r0, #0
 800d3c8:	d111      	bne.n	800d3ee <__mdiff+0x3a>
 800d3ca:	4631      	mov	r1, r6
 800d3cc:	4638      	mov	r0, r7
 800d3ce:	f7ff fd5b 	bl	800ce88 <_Balloc>
 800d3d2:	4602      	mov	r2, r0
 800d3d4:	b928      	cbnz	r0, 800d3e2 <__mdiff+0x2e>
 800d3d6:	f240 2137 	movw	r1, #567	; 0x237
 800d3da:	4b3a      	ldr	r3, [pc, #232]	; (800d4c4 <__mdiff+0x110>)
 800d3dc:	483a      	ldr	r0, [pc, #232]	; (800d4c8 <__mdiff+0x114>)
 800d3de:	f000 f983 	bl	800d6e8 <__assert_func>
 800d3e2:	2301      	movs	r3, #1
 800d3e4:	e9c0 3604 	strd	r3, r6, [r0, #16]
 800d3e8:	4610      	mov	r0, r2
 800d3ea:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d3ee:	bfa4      	itt	ge
 800d3f0:	4623      	movge	r3, r4
 800d3f2:	462c      	movge	r4, r5
 800d3f4:	4638      	mov	r0, r7
 800d3f6:	6861      	ldr	r1, [r4, #4]
 800d3f8:	bfa6      	itte	ge
 800d3fa:	461d      	movge	r5, r3
 800d3fc:	2600      	movge	r6, #0
 800d3fe:	2601      	movlt	r6, #1
 800d400:	f7ff fd42 	bl	800ce88 <_Balloc>
 800d404:	4602      	mov	r2, r0
 800d406:	b918      	cbnz	r0, 800d410 <__mdiff+0x5c>
 800d408:	f240 2145 	movw	r1, #581	; 0x245
 800d40c:	4b2d      	ldr	r3, [pc, #180]	; (800d4c4 <__mdiff+0x110>)
 800d40e:	e7e5      	b.n	800d3dc <__mdiff+0x28>
 800d410:	f102 0814 	add.w	r8, r2, #20
 800d414:	46c2      	mov	sl, r8
 800d416:	f04f 0c00 	mov.w	ip, #0
 800d41a:	6927      	ldr	r7, [r4, #16]
 800d41c:	60c6      	str	r6, [r0, #12]
 800d41e:	692e      	ldr	r6, [r5, #16]
 800d420:	f104 0014 	add.w	r0, r4, #20
 800d424:	f105 0914 	add.w	r9, r5, #20
 800d428:	eb00 0e87 	add.w	lr, r0, r7, lsl #2
 800d42c:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800d430:	3410      	adds	r4, #16
 800d432:	f854 bf04 	ldr.w	fp, [r4, #4]!
 800d436:	f859 3b04 	ldr.w	r3, [r9], #4
 800d43a:	fa1f f18b 	uxth.w	r1, fp
 800d43e:	4461      	add	r1, ip
 800d440:	fa1f fc83 	uxth.w	ip, r3
 800d444:	0c1b      	lsrs	r3, r3, #16
 800d446:	eba1 010c 	sub.w	r1, r1, ip
 800d44a:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800d44e:	eb03 4321 	add.w	r3, r3, r1, asr #16
 800d452:	b289      	uxth	r1, r1
 800d454:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800d458:	454e      	cmp	r6, r9
 800d45a:	ea4f 4c23 	mov.w	ip, r3, asr #16
 800d45e:	f84a 1b04 	str.w	r1, [sl], #4
 800d462:	d8e6      	bhi.n	800d432 <__mdiff+0x7e>
 800d464:	1b73      	subs	r3, r6, r5
 800d466:	3b15      	subs	r3, #21
 800d468:	f023 0303 	bic.w	r3, r3, #3
 800d46c:	3515      	adds	r5, #21
 800d46e:	3304      	adds	r3, #4
 800d470:	42ae      	cmp	r6, r5
 800d472:	bf38      	it	cc
 800d474:	2304      	movcc	r3, #4
 800d476:	4418      	add	r0, r3
 800d478:	4443      	add	r3, r8
 800d47a:	461e      	mov	r6, r3
 800d47c:	4605      	mov	r5, r0
 800d47e:	4575      	cmp	r5, lr
 800d480:	d30e      	bcc.n	800d4a0 <__mdiff+0xec>
 800d482:	f10e 0103 	add.w	r1, lr, #3
 800d486:	1a09      	subs	r1, r1, r0
 800d488:	f021 0103 	bic.w	r1, r1, #3
 800d48c:	3803      	subs	r0, #3
 800d48e:	4586      	cmp	lr, r0
 800d490:	bf38      	it	cc
 800d492:	2100      	movcc	r1, #0
 800d494:	440b      	add	r3, r1
 800d496:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800d49a:	b189      	cbz	r1, 800d4c0 <__mdiff+0x10c>
 800d49c:	6117      	str	r7, [r2, #16]
 800d49e:	e7a3      	b.n	800d3e8 <__mdiff+0x34>
 800d4a0:	f855 8b04 	ldr.w	r8, [r5], #4
 800d4a4:	fa1f f188 	uxth.w	r1, r8
 800d4a8:	4461      	add	r1, ip
 800d4aa:	140c      	asrs	r4, r1, #16
 800d4ac:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800d4b0:	b289      	uxth	r1, r1
 800d4b2:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 800d4b6:	ea4f 4c24 	mov.w	ip, r4, asr #16
 800d4ba:	f846 1b04 	str.w	r1, [r6], #4
 800d4be:	e7de      	b.n	800d47e <__mdiff+0xca>
 800d4c0:	3f01      	subs	r7, #1
 800d4c2:	e7e8      	b.n	800d496 <__mdiff+0xe2>
 800d4c4:	0800e604 	.word	0x0800e604
 800d4c8:	0800e615 	.word	0x0800e615

0800d4cc <__d2b>:
 800d4cc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800d4ce:	2101      	movs	r1, #1
 800d4d0:	4617      	mov	r7, r2
 800d4d2:	461c      	mov	r4, r3
 800d4d4:	9e08      	ldr	r6, [sp, #32]
 800d4d6:	f7ff fcd7 	bl	800ce88 <_Balloc>
 800d4da:	4605      	mov	r5, r0
 800d4dc:	b930      	cbnz	r0, 800d4ec <__d2b+0x20>
 800d4de:	4602      	mov	r2, r0
 800d4e0:	f240 310f 	movw	r1, #783	; 0x30f
 800d4e4:	4b22      	ldr	r3, [pc, #136]	; (800d570 <__d2b+0xa4>)
 800d4e6:	4823      	ldr	r0, [pc, #140]	; (800d574 <__d2b+0xa8>)
 800d4e8:	f000 f8fe 	bl	800d6e8 <__assert_func>
 800d4ec:	f3c4 0313 	ubfx	r3, r4, #0, #20
 800d4f0:	f3c4 540a 	ubfx	r4, r4, #20, #11
 800d4f4:	bb24      	cbnz	r4, 800d540 <__d2b+0x74>
 800d4f6:	2f00      	cmp	r7, #0
 800d4f8:	9301      	str	r3, [sp, #4]
 800d4fa:	d026      	beq.n	800d54a <__d2b+0x7e>
 800d4fc:	4668      	mov	r0, sp
 800d4fe:	9700      	str	r7, [sp, #0]
 800d500:	f7ff fd8a 	bl	800d018 <__lo0bits>
 800d504:	e9dd 1200 	ldrd	r1, r2, [sp]
 800d508:	b1e8      	cbz	r0, 800d546 <__d2b+0x7a>
 800d50a:	f1c0 0320 	rsb	r3, r0, #32
 800d50e:	fa02 f303 	lsl.w	r3, r2, r3
 800d512:	430b      	orrs	r3, r1
 800d514:	40c2      	lsrs	r2, r0
 800d516:	616b      	str	r3, [r5, #20]
 800d518:	9201      	str	r2, [sp, #4]
 800d51a:	9b01      	ldr	r3, [sp, #4]
 800d51c:	2b00      	cmp	r3, #0
 800d51e:	bf14      	ite	ne
 800d520:	2102      	movne	r1, #2
 800d522:	2101      	moveq	r1, #1
 800d524:	61ab      	str	r3, [r5, #24]
 800d526:	6129      	str	r1, [r5, #16]
 800d528:	b1bc      	cbz	r4, 800d55a <__d2b+0x8e>
 800d52a:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 800d52e:	4404      	add	r4, r0
 800d530:	6034      	str	r4, [r6, #0]
 800d532:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800d536:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d538:	6018      	str	r0, [r3, #0]
 800d53a:	4628      	mov	r0, r5
 800d53c:	b003      	add	sp, #12
 800d53e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d540:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800d544:	e7d7      	b.n	800d4f6 <__d2b+0x2a>
 800d546:	6169      	str	r1, [r5, #20]
 800d548:	e7e7      	b.n	800d51a <__d2b+0x4e>
 800d54a:	a801      	add	r0, sp, #4
 800d54c:	f7ff fd64 	bl	800d018 <__lo0bits>
 800d550:	9b01      	ldr	r3, [sp, #4]
 800d552:	2101      	movs	r1, #1
 800d554:	616b      	str	r3, [r5, #20]
 800d556:	3020      	adds	r0, #32
 800d558:	e7e5      	b.n	800d526 <__d2b+0x5a>
 800d55a:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800d55e:	eb05 0381 	add.w	r3, r5, r1, lsl #2
 800d562:	6030      	str	r0, [r6, #0]
 800d564:	6918      	ldr	r0, [r3, #16]
 800d566:	f7ff fd37 	bl	800cfd8 <__hi0bits>
 800d56a:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 800d56e:	e7e2      	b.n	800d536 <__d2b+0x6a>
 800d570:	0800e604 	.word	0x0800e604
 800d574:	0800e615 	.word	0x0800e615

0800d578 <__sflush_r>:
 800d578:	898a      	ldrh	r2, [r1, #12]
 800d57a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d57c:	4605      	mov	r5, r0
 800d57e:	0710      	lsls	r0, r2, #28
 800d580:	460c      	mov	r4, r1
 800d582:	d457      	bmi.n	800d634 <__sflush_r+0xbc>
 800d584:	684b      	ldr	r3, [r1, #4]
 800d586:	2b00      	cmp	r3, #0
 800d588:	dc04      	bgt.n	800d594 <__sflush_r+0x1c>
 800d58a:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800d58c:	2b00      	cmp	r3, #0
 800d58e:	dc01      	bgt.n	800d594 <__sflush_r+0x1c>
 800d590:	2000      	movs	r0, #0
 800d592:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d594:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800d596:	2e00      	cmp	r6, #0
 800d598:	d0fa      	beq.n	800d590 <__sflush_r+0x18>
 800d59a:	2300      	movs	r3, #0
 800d59c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800d5a0:	682f      	ldr	r7, [r5, #0]
 800d5a2:	6a21      	ldr	r1, [r4, #32]
 800d5a4:	602b      	str	r3, [r5, #0]
 800d5a6:	d032      	beq.n	800d60e <__sflush_r+0x96>
 800d5a8:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800d5aa:	89a3      	ldrh	r3, [r4, #12]
 800d5ac:	075a      	lsls	r2, r3, #29
 800d5ae:	d505      	bpl.n	800d5bc <__sflush_r+0x44>
 800d5b0:	6863      	ldr	r3, [r4, #4]
 800d5b2:	1ac0      	subs	r0, r0, r3
 800d5b4:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800d5b6:	b10b      	cbz	r3, 800d5bc <__sflush_r+0x44>
 800d5b8:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800d5ba:	1ac0      	subs	r0, r0, r3
 800d5bc:	2300      	movs	r3, #0
 800d5be:	4602      	mov	r2, r0
 800d5c0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800d5c2:	4628      	mov	r0, r5
 800d5c4:	6a21      	ldr	r1, [r4, #32]
 800d5c6:	47b0      	blx	r6
 800d5c8:	1c43      	adds	r3, r0, #1
 800d5ca:	89a3      	ldrh	r3, [r4, #12]
 800d5cc:	d106      	bne.n	800d5dc <__sflush_r+0x64>
 800d5ce:	6829      	ldr	r1, [r5, #0]
 800d5d0:	291d      	cmp	r1, #29
 800d5d2:	d82b      	bhi.n	800d62c <__sflush_r+0xb4>
 800d5d4:	4a28      	ldr	r2, [pc, #160]	; (800d678 <__sflush_r+0x100>)
 800d5d6:	410a      	asrs	r2, r1
 800d5d8:	07d6      	lsls	r6, r2, #31
 800d5da:	d427      	bmi.n	800d62c <__sflush_r+0xb4>
 800d5dc:	2200      	movs	r2, #0
 800d5de:	6062      	str	r2, [r4, #4]
 800d5e0:	6922      	ldr	r2, [r4, #16]
 800d5e2:	04d9      	lsls	r1, r3, #19
 800d5e4:	6022      	str	r2, [r4, #0]
 800d5e6:	d504      	bpl.n	800d5f2 <__sflush_r+0x7a>
 800d5e8:	1c42      	adds	r2, r0, #1
 800d5ea:	d101      	bne.n	800d5f0 <__sflush_r+0x78>
 800d5ec:	682b      	ldr	r3, [r5, #0]
 800d5ee:	b903      	cbnz	r3, 800d5f2 <__sflush_r+0x7a>
 800d5f0:	6560      	str	r0, [r4, #84]	; 0x54
 800d5f2:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800d5f4:	602f      	str	r7, [r5, #0]
 800d5f6:	2900      	cmp	r1, #0
 800d5f8:	d0ca      	beq.n	800d590 <__sflush_r+0x18>
 800d5fa:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800d5fe:	4299      	cmp	r1, r3
 800d600:	d002      	beq.n	800d608 <__sflush_r+0x90>
 800d602:	4628      	mov	r0, r5
 800d604:	f7ff fbf8 	bl	800cdf8 <_free_r>
 800d608:	2000      	movs	r0, #0
 800d60a:	6360      	str	r0, [r4, #52]	; 0x34
 800d60c:	e7c1      	b.n	800d592 <__sflush_r+0x1a>
 800d60e:	2301      	movs	r3, #1
 800d610:	4628      	mov	r0, r5
 800d612:	47b0      	blx	r6
 800d614:	1c41      	adds	r1, r0, #1
 800d616:	d1c8      	bne.n	800d5aa <__sflush_r+0x32>
 800d618:	682b      	ldr	r3, [r5, #0]
 800d61a:	2b00      	cmp	r3, #0
 800d61c:	d0c5      	beq.n	800d5aa <__sflush_r+0x32>
 800d61e:	2b1d      	cmp	r3, #29
 800d620:	d001      	beq.n	800d626 <__sflush_r+0xae>
 800d622:	2b16      	cmp	r3, #22
 800d624:	d101      	bne.n	800d62a <__sflush_r+0xb2>
 800d626:	602f      	str	r7, [r5, #0]
 800d628:	e7b2      	b.n	800d590 <__sflush_r+0x18>
 800d62a:	89a3      	ldrh	r3, [r4, #12]
 800d62c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800d630:	81a3      	strh	r3, [r4, #12]
 800d632:	e7ae      	b.n	800d592 <__sflush_r+0x1a>
 800d634:	690f      	ldr	r7, [r1, #16]
 800d636:	2f00      	cmp	r7, #0
 800d638:	d0aa      	beq.n	800d590 <__sflush_r+0x18>
 800d63a:	0793      	lsls	r3, r2, #30
 800d63c:	bf18      	it	ne
 800d63e:	2300      	movne	r3, #0
 800d640:	680e      	ldr	r6, [r1, #0]
 800d642:	bf08      	it	eq
 800d644:	694b      	ldreq	r3, [r1, #20]
 800d646:	1bf6      	subs	r6, r6, r7
 800d648:	600f      	str	r7, [r1, #0]
 800d64a:	608b      	str	r3, [r1, #8]
 800d64c:	2e00      	cmp	r6, #0
 800d64e:	dd9f      	ble.n	800d590 <__sflush_r+0x18>
 800d650:	4633      	mov	r3, r6
 800d652:	463a      	mov	r2, r7
 800d654:	4628      	mov	r0, r5
 800d656:	6a21      	ldr	r1, [r4, #32]
 800d658:	f8d4 c028 	ldr.w	ip, [r4, #40]	; 0x28
 800d65c:	47e0      	blx	ip
 800d65e:	2800      	cmp	r0, #0
 800d660:	dc06      	bgt.n	800d670 <__sflush_r+0xf8>
 800d662:	89a3      	ldrh	r3, [r4, #12]
 800d664:	f04f 30ff 	mov.w	r0, #4294967295
 800d668:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800d66c:	81a3      	strh	r3, [r4, #12]
 800d66e:	e790      	b.n	800d592 <__sflush_r+0x1a>
 800d670:	4407      	add	r7, r0
 800d672:	1a36      	subs	r6, r6, r0
 800d674:	e7ea      	b.n	800d64c <__sflush_r+0xd4>
 800d676:	bf00      	nop
 800d678:	dfbffffe 	.word	0xdfbffffe

0800d67c <_fflush_r>:
 800d67c:	b538      	push	{r3, r4, r5, lr}
 800d67e:	690b      	ldr	r3, [r1, #16]
 800d680:	4605      	mov	r5, r0
 800d682:	460c      	mov	r4, r1
 800d684:	b913      	cbnz	r3, 800d68c <_fflush_r+0x10>
 800d686:	2500      	movs	r5, #0
 800d688:	4628      	mov	r0, r5
 800d68a:	bd38      	pop	{r3, r4, r5, pc}
 800d68c:	b118      	cbz	r0, 800d696 <_fflush_r+0x1a>
 800d68e:	6a03      	ldr	r3, [r0, #32]
 800d690:	b90b      	cbnz	r3, 800d696 <_fflush_r+0x1a>
 800d692:	f7fe fc2b 	bl	800beec <__sinit>
 800d696:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d69a:	2b00      	cmp	r3, #0
 800d69c:	d0f3      	beq.n	800d686 <_fflush_r+0xa>
 800d69e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800d6a0:	07d0      	lsls	r0, r2, #31
 800d6a2:	d404      	bmi.n	800d6ae <_fflush_r+0x32>
 800d6a4:	0599      	lsls	r1, r3, #22
 800d6a6:	d402      	bmi.n	800d6ae <_fflush_r+0x32>
 800d6a8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800d6aa:	f7fe fd26 	bl	800c0fa <__retarget_lock_acquire_recursive>
 800d6ae:	4628      	mov	r0, r5
 800d6b0:	4621      	mov	r1, r4
 800d6b2:	f7ff ff61 	bl	800d578 <__sflush_r>
 800d6b6:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800d6b8:	4605      	mov	r5, r0
 800d6ba:	07da      	lsls	r2, r3, #31
 800d6bc:	d4e4      	bmi.n	800d688 <_fflush_r+0xc>
 800d6be:	89a3      	ldrh	r3, [r4, #12]
 800d6c0:	059b      	lsls	r3, r3, #22
 800d6c2:	d4e1      	bmi.n	800d688 <_fflush_r+0xc>
 800d6c4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800d6c6:	f7fe fd19 	bl	800c0fc <__retarget_lock_release_recursive>
 800d6ca:	e7dd      	b.n	800d688 <_fflush_r+0xc>

0800d6cc <memcpy>:
 800d6cc:	440a      	add	r2, r1
 800d6ce:	4291      	cmp	r1, r2
 800d6d0:	f100 33ff 	add.w	r3, r0, #4294967295
 800d6d4:	d100      	bne.n	800d6d8 <memcpy+0xc>
 800d6d6:	4770      	bx	lr
 800d6d8:	b510      	push	{r4, lr}
 800d6da:	f811 4b01 	ldrb.w	r4, [r1], #1
 800d6de:	4291      	cmp	r1, r2
 800d6e0:	f803 4f01 	strb.w	r4, [r3, #1]!
 800d6e4:	d1f9      	bne.n	800d6da <memcpy+0xe>
 800d6e6:	bd10      	pop	{r4, pc}

0800d6e8 <__assert_func>:
 800d6e8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800d6ea:	4614      	mov	r4, r2
 800d6ec:	461a      	mov	r2, r3
 800d6ee:	4b09      	ldr	r3, [pc, #36]	; (800d714 <__assert_func+0x2c>)
 800d6f0:	4605      	mov	r5, r0
 800d6f2:	681b      	ldr	r3, [r3, #0]
 800d6f4:	68d8      	ldr	r0, [r3, #12]
 800d6f6:	b14c      	cbz	r4, 800d70c <__assert_func+0x24>
 800d6f8:	4b07      	ldr	r3, [pc, #28]	; (800d718 <__assert_func+0x30>)
 800d6fa:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800d6fe:	9100      	str	r1, [sp, #0]
 800d700:	462b      	mov	r3, r5
 800d702:	4906      	ldr	r1, [pc, #24]	; (800d71c <__assert_func+0x34>)
 800d704:	f000 f842 	bl	800d78c <fiprintf>
 800d708:	f000 f852 	bl	800d7b0 <abort>
 800d70c:	4b04      	ldr	r3, [pc, #16]	; (800d720 <__assert_func+0x38>)
 800d70e:	461c      	mov	r4, r3
 800d710:	e7f3      	b.n	800d6fa <__assert_func+0x12>
 800d712:	bf00      	nop
 800d714:	20000220 	.word	0x20000220
 800d718:	0800e776 	.word	0x0800e776
 800d71c:	0800e783 	.word	0x0800e783
 800d720:	0800e7b1 	.word	0x0800e7b1

0800d724 <_calloc_r>:
 800d724:	b570      	push	{r4, r5, r6, lr}
 800d726:	fba1 5402 	umull	r5, r4, r1, r2
 800d72a:	b934      	cbnz	r4, 800d73a <_calloc_r+0x16>
 800d72c:	4629      	mov	r1, r5
 800d72e:	f7fd fe67 	bl	800b400 <_malloc_r>
 800d732:	4606      	mov	r6, r0
 800d734:	b928      	cbnz	r0, 800d742 <_calloc_r+0x1e>
 800d736:	4630      	mov	r0, r6
 800d738:	bd70      	pop	{r4, r5, r6, pc}
 800d73a:	220c      	movs	r2, #12
 800d73c:	2600      	movs	r6, #0
 800d73e:	6002      	str	r2, [r0, #0]
 800d740:	e7f9      	b.n	800d736 <_calloc_r+0x12>
 800d742:	462a      	mov	r2, r5
 800d744:	4621      	mov	r1, r4
 800d746:	f7fe fc4a 	bl	800bfde <memset>
 800d74a:	e7f4      	b.n	800d736 <_calloc_r+0x12>

0800d74c <__ascii_mbtowc>:
 800d74c:	b082      	sub	sp, #8
 800d74e:	b901      	cbnz	r1, 800d752 <__ascii_mbtowc+0x6>
 800d750:	a901      	add	r1, sp, #4
 800d752:	b142      	cbz	r2, 800d766 <__ascii_mbtowc+0x1a>
 800d754:	b14b      	cbz	r3, 800d76a <__ascii_mbtowc+0x1e>
 800d756:	7813      	ldrb	r3, [r2, #0]
 800d758:	600b      	str	r3, [r1, #0]
 800d75a:	7812      	ldrb	r2, [r2, #0]
 800d75c:	1e10      	subs	r0, r2, #0
 800d75e:	bf18      	it	ne
 800d760:	2001      	movne	r0, #1
 800d762:	b002      	add	sp, #8
 800d764:	4770      	bx	lr
 800d766:	4610      	mov	r0, r2
 800d768:	e7fb      	b.n	800d762 <__ascii_mbtowc+0x16>
 800d76a:	f06f 0001 	mvn.w	r0, #1
 800d76e:	e7f8      	b.n	800d762 <__ascii_mbtowc+0x16>

0800d770 <__ascii_wctomb>:
 800d770:	4603      	mov	r3, r0
 800d772:	4608      	mov	r0, r1
 800d774:	b141      	cbz	r1, 800d788 <__ascii_wctomb+0x18>
 800d776:	2aff      	cmp	r2, #255	; 0xff
 800d778:	d904      	bls.n	800d784 <__ascii_wctomb+0x14>
 800d77a:	228a      	movs	r2, #138	; 0x8a
 800d77c:	f04f 30ff 	mov.w	r0, #4294967295
 800d780:	601a      	str	r2, [r3, #0]
 800d782:	4770      	bx	lr
 800d784:	2001      	movs	r0, #1
 800d786:	700a      	strb	r2, [r1, #0]
 800d788:	4770      	bx	lr
	...

0800d78c <fiprintf>:
 800d78c:	b40e      	push	{r1, r2, r3}
 800d78e:	b503      	push	{r0, r1, lr}
 800d790:	4601      	mov	r1, r0
 800d792:	ab03      	add	r3, sp, #12
 800d794:	4805      	ldr	r0, [pc, #20]	; (800d7ac <fiprintf+0x20>)
 800d796:	f853 2b04 	ldr.w	r2, [r3], #4
 800d79a:	6800      	ldr	r0, [r0, #0]
 800d79c:	9301      	str	r3, [sp, #4]
 800d79e:	f000 f835 	bl	800d80c <_vfiprintf_r>
 800d7a2:	b002      	add	sp, #8
 800d7a4:	f85d eb04 	ldr.w	lr, [sp], #4
 800d7a8:	b003      	add	sp, #12
 800d7aa:	4770      	bx	lr
 800d7ac:	20000220 	.word	0x20000220

0800d7b0 <abort>:
 800d7b0:	2006      	movs	r0, #6
 800d7b2:	b508      	push	{r3, lr}
 800d7b4:	f000 fa02 	bl	800dbbc <raise>
 800d7b8:	2001      	movs	r0, #1
 800d7ba:	f7f5 fb08 	bl	8002dce <_exit>

0800d7be <__sfputc_r>:
 800d7be:	6893      	ldr	r3, [r2, #8]
 800d7c0:	b410      	push	{r4}
 800d7c2:	3b01      	subs	r3, #1
 800d7c4:	2b00      	cmp	r3, #0
 800d7c6:	6093      	str	r3, [r2, #8]
 800d7c8:	da07      	bge.n	800d7da <__sfputc_r+0x1c>
 800d7ca:	6994      	ldr	r4, [r2, #24]
 800d7cc:	42a3      	cmp	r3, r4
 800d7ce:	db01      	blt.n	800d7d4 <__sfputc_r+0x16>
 800d7d0:	290a      	cmp	r1, #10
 800d7d2:	d102      	bne.n	800d7da <__sfputc_r+0x1c>
 800d7d4:	bc10      	pop	{r4}
 800d7d6:	f000 b933 	b.w	800da40 <__swbuf_r>
 800d7da:	6813      	ldr	r3, [r2, #0]
 800d7dc:	1c58      	adds	r0, r3, #1
 800d7de:	6010      	str	r0, [r2, #0]
 800d7e0:	7019      	strb	r1, [r3, #0]
 800d7e2:	4608      	mov	r0, r1
 800d7e4:	bc10      	pop	{r4}
 800d7e6:	4770      	bx	lr

0800d7e8 <__sfputs_r>:
 800d7e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d7ea:	4606      	mov	r6, r0
 800d7ec:	460f      	mov	r7, r1
 800d7ee:	4614      	mov	r4, r2
 800d7f0:	18d5      	adds	r5, r2, r3
 800d7f2:	42ac      	cmp	r4, r5
 800d7f4:	d101      	bne.n	800d7fa <__sfputs_r+0x12>
 800d7f6:	2000      	movs	r0, #0
 800d7f8:	e007      	b.n	800d80a <__sfputs_r+0x22>
 800d7fa:	463a      	mov	r2, r7
 800d7fc:	4630      	mov	r0, r6
 800d7fe:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d802:	f7ff ffdc 	bl	800d7be <__sfputc_r>
 800d806:	1c43      	adds	r3, r0, #1
 800d808:	d1f3      	bne.n	800d7f2 <__sfputs_r+0xa>
 800d80a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800d80c <_vfiprintf_r>:
 800d80c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d810:	460d      	mov	r5, r1
 800d812:	4614      	mov	r4, r2
 800d814:	4698      	mov	r8, r3
 800d816:	4606      	mov	r6, r0
 800d818:	b09d      	sub	sp, #116	; 0x74
 800d81a:	b118      	cbz	r0, 800d824 <_vfiprintf_r+0x18>
 800d81c:	6a03      	ldr	r3, [r0, #32]
 800d81e:	b90b      	cbnz	r3, 800d824 <_vfiprintf_r+0x18>
 800d820:	f7fe fb64 	bl	800beec <__sinit>
 800d824:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800d826:	07d9      	lsls	r1, r3, #31
 800d828:	d405      	bmi.n	800d836 <_vfiprintf_r+0x2a>
 800d82a:	89ab      	ldrh	r3, [r5, #12]
 800d82c:	059a      	lsls	r2, r3, #22
 800d82e:	d402      	bmi.n	800d836 <_vfiprintf_r+0x2a>
 800d830:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800d832:	f7fe fc62 	bl	800c0fa <__retarget_lock_acquire_recursive>
 800d836:	89ab      	ldrh	r3, [r5, #12]
 800d838:	071b      	lsls	r3, r3, #28
 800d83a:	d501      	bpl.n	800d840 <_vfiprintf_r+0x34>
 800d83c:	692b      	ldr	r3, [r5, #16]
 800d83e:	b99b      	cbnz	r3, 800d868 <_vfiprintf_r+0x5c>
 800d840:	4629      	mov	r1, r5
 800d842:	4630      	mov	r0, r6
 800d844:	f000 f93a 	bl	800dabc <__swsetup_r>
 800d848:	b170      	cbz	r0, 800d868 <_vfiprintf_r+0x5c>
 800d84a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800d84c:	07dc      	lsls	r4, r3, #31
 800d84e:	d504      	bpl.n	800d85a <_vfiprintf_r+0x4e>
 800d850:	f04f 30ff 	mov.w	r0, #4294967295
 800d854:	b01d      	add	sp, #116	; 0x74
 800d856:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d85a:	89ab      	ldrh	r3, [r5, #12]
 800d85c:	0598      	lsls	r0, r3, #22
 800d85e:	d4f7      	bmi.n	800d850 <_vfiprintf_r+0x44>
 800d860:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800d862:	f7fe fc4b 	bl	800c0fc <__retarget_lock_release_recursive>
 800d866:	e7f3      	b.n	800d850 <_vfiprintf_r+0x44>
 800d868:	2300      	movs	r3, #0
 800d86a:	9309      	str	r3, [sp, #36]	; 0x24
 800d86c:	2320      	movs	r3, #32
 800d86e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800d872:	2330      	movs	r3, #48	; 0x30
 800d874:	f04f 0901 	mov.w	r9, #1
 800d878:	f8cd 800c 	str.w	r8, [sp, #12]
 800d87c:	f8df 81ac 	ldr.w	r8, [pc, #428]	; 800da2c <_vfiprintf_r+0x220>
 800d880:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800d884:	4623      	mov	r3, r4
 800d886:	469a      	mov	sl, r3
 800d888:	f813 2b01 	ldrb.w	r2, [r3], #1
 800d88c:	b10a      	cbz	r2, 800d892 <_vfiprintf_r+0x86>
 800d88e:	2a25      	cmp	r2, #37	; 0x25
 800d890:	d1f9      	bne.n	800d886 <_vfiprintf_r+0x7a>
 800d892:	ebba 0b04 	subs.w	fp, sl, r4
 800d896:	d00b      	beq.n	800d8b0 <_vfiprintf_r+0xa4>
 800d898:	465b      	mov	r3, fp
 800d89a:	4622      	mov	r2, r4
 800d89c:	4629      	mov	r1, r5
 800d89e:	4630      	mov	r0, r6
 800d8a0:	f7ff ffa2 	bl	800d7e8 <__sfputs_r>
 800d8a4:	3001      	adds	r0, #1
 800d8a6:	f000 80a9 	beq.w	800d9fc <_vfiprintf_r+0x1f0>
 800d8aa:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800d8ac:	445a      	add	r2, fp
 800d8ae:	9209      	str	r2, [sp, #36]	; 0x24
 800d8b0:	f89a 3000 	ldrb.w	r3, [sl]
 800d8b4:	2b00      	cmp	r3, #0
 800d8b6:	f000 80a1 	beq.w	800d9fc <_vfiprintf_r+0x1f0>
 800d8ba:	2300      	movs	r3, #0
 800d8bc:	f04f 32ff 	mov.w	r2, #4294967295
 800d8c0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800d8c4:	f10a 0a01 	add.w	sl, sl, #1
 800d8c8:	9304      	str	r3, [sp, #16]
 800d8ca:	9307      	str	r3, [sp, #28]
 800d8cc:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800d8d0:	931a      	str	r3, [sp, #104]	; 0x68
 800d8d2:	4654      	mov	r4, sl
 800d8d4:	2205      	movs	r2, #5
 800d8d6:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d8da:	4854      	ldr	r0, [pc, #336]	; (800da2c <_vfiprintf_r+0x220>)
 800d8dc:	f7fe fc0f 	bl	800c0fe <memchr>
 800d8e0:	9a04      	ldr	r2, [sp, #16]
 800d8e2:	b9d8      	cbnz	r0, 800d91c <_vfiprintf_r+0x110>
 800d8e4:	06d1      	lsls	r1, r2, #27
 800d8e6:	bf44      	itt	mi
 800d8e8:	2320      	movmi	r3, #32
 800d8ea:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800d8ee:	0713      	lsls	r3, r2, #28
 800d8f0:	bf44      	itt	mi
 800d8f2:	232b      	movmi	r3, #43	; 0x2b
 800d8f4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800d8f8:	f89a 3000 	ldrb.w	r3, [sl]
 800d8fc:	2b2a      	cmp	r3, #42	; 0x2a
 800d8fe:	d015      	beq.n	800d92c <_vfiprintf_r+0x120>
 800d900:	4654      	mov	r4, sl
 800d902:	2000      	movs	r0, #0
 800d904:	f04f 0c0a 	mov.w	ip, #10
 800d908:	9a07      	ldr	r2, [sp, #28]
 800d90a:	4621      	mov	r1, r4
 800d90c:	f811 3b01 	ldrb.w	r3, [r1], #1
 800d910:	3b30      	subs	r3, #48	; 0x30
 800d912:	2b09      	cmp	r3, #9
 800d914:	d94d      	bls.n	800d9b2 <_vfiprintf_r+0x1a6>
 800d916:	b1b0      	cbz	r0, 800d946 <_vfiprintf_r+0x13a>
 800d918:	9207      	str	r2, [sp, #28]
 800d91a:	e014      	b.n	800d946 <_vfiprintf_r+0x13a>
 800d91c:	eba0 0308 	sub.w	r3, r0, r8
 800d920:	fa09 f303 	lsl.w	r3, r9, r3
 800d924:	4313      	orrs	r3, r2
 800d926:	46a2      	mov	sl, r4
 800d928:	9304      	str	r3, [sp, #16]
 800d92a:	e7d2      	b.n	800d8d2 <_vfiprintf_r+0xc6>
 800d92c:	9b03      	ldr	r3, [sp, #12]
 800d92e:	1d19      	adds	r1, r3, #4
 800d930:	681b      	ldr	r3, [r3, #0]
 800d932:	9103      	str	r1, [sp, #12]
 800d934:	2b00      	cmp	r3, #0
 800d936:	bfbb      	ittet	lt
 800d938:	425b      	neglt	r3, r3
 800d93a:	f042 0202 	orrlt.w	r2, r2, #2
 800d93e:	9307      	strge	r3, [sp, #28]
 800d940:	9307      	strlt	r3, [sp, #28]
 800d942:	bfb8      	it	lt
 800d944:	9204      	strlt	r2, [sp, #16]
 800d946:	7823      	ldrb	r3, [r4, #0]
 800d948:	2b2e      	cmp	r3, #46	; 0x2e
 800d94a:	d10c      	bne.n	800d966 <_vfiprintf_r+0x15a>
 800d94c:	7863      	ldrb	r3, [r4, #1]
 800d94e:	2b2a      	cmp	r3, #42	; 0x2a
 800d950:	d134      	bne.n	800d9bc <_vfiprintf_r+0x1b0>
 800d952:	9b03      	ldr	r3, [sp, #12]
 800d954:	3402      	adds	r4, #2
 800d956:	1d1a      	adds	r2, r3, #4
 800d958:	681b      	ldr	r3, [r3, #0]
 800d95a:	9203      	str	r2, [sp, #12]
 800d95c:	2b00      	cmp	r3, #0
 800d95e:	bfb8      	it	lt
 800d960:	f04f 33ff 	movlt.w	r3, #4294967295
 800d964:	9305      	str	r3, [sp, #20]
 800d966:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800da30 <_vfiprintf_r+0x224>
 800d96a:	2203      	movs	r2, #3
 800d96c:	4650      	mov	r0, sl
 800d96e:	7821      	ldrb	r1, [r4, #0]
 800d970:	f7fe fbc5 	bl	800c0fe <memchr>
 800d974:	b138      	cbz	r0, 800d986 <_vfiprintf_r+0x17a>
 800d976:	2240      	movs	r2, #64	; 0x40
 800d978:	9b04      	ldr	r3, [sp, #16]
 800d97a:	eba0 000a 	sub.w	r0, r0, sl
 800d97e:	4082      	lsls	r2, r0
 800d980:	4313      	orrs	r3, r2
 800d982:	3401      	adds	r4, #1
 800d984:	9304      	str	r3, [sp, #16]
 800d986:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d98a:	2206      	movs	r2, #6
 800d98c:	4829      	ldr	r0, [pc, #164]	; (800da34 <_vfiprintf_r+0x228>)
 800d98e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800d992:	f7fe fbb4 	bl	800c0fe <memchr>
 800d996:	2800      	cmp	r0, #0
 800d998:	d03f      	beq.n	800da1a <_vfiprintf_r+0x20e>
 800d99a:	4b27      	ldr	r3, [pc, #156]	; (800da38 <_vfiprintf_r+0x22c>)
 800d99c:	bb1b      	cbnz	r3, 800d9e6 <_vfiprintf_r+0x1da>
 800d99e:	9b03      	ldr	r3, [sp, #12]
 800d9a0:	3307      	adds	r3, #7
 800d9a2:	f023 0307 	bic.w	r3, r3, #7
 800d9a6:	3308      	adds	r3, #8
 800d9a8:	9303      	str	r3, [sp, #12]
 800d9aa:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d9ac:	443b      	add	r3, r7
 800d9ae:	9309      	str	r3, [sp, #36]	; 0x24
 800d9b0:	e768      	b.n	800d884 <_vfiprintf_r+0x78>
 800d9b2:	460c      	mov	r4, r1
 800d9b4:	2001      	movs	r0, #1
 800d9b6:	fb0c 3202 	mla	r2, ip, r2, r3
 800d9ba:	e7a6      	b.n	800d90a <_vfiprintf_r+0xfe>
 800d9bc:	2300      	movs	r3, #0
 800d9be:	f04f 0c0a 	mov.w	ip, #10
 800d9c2:	4619      	mov	r1, r3
 800d9c4:	3401      	adds	r4, #1
 800d9c6:	9305      	str	r3, [sp, #20]
 800d9c8:	4620      	mov	r0, r4
 800d9ca:	f810 2b01 	ldrb.w	r2, [r0], #1
 800d9ce:	3a30      	subs	r2, #48	; 0x30
 800d9d0:	2a09      	cmp	r2, #9
 800d9d2:	d903      	bls.n	800d9dc <_vfiprintf_r+0x1d0>
 800d9d4:	2b00      	cmp	r3, #0
 800d9d6:	d0c6      	beq.n	800d966 <_vfiprintf_r+0x15a>
 800d9d8:	9105      	str	r1, [sp, #20]
 800d9da:	e7c4      	b.n	800d966 <_vfiprintf_r+0x15a>
 800d9dc:	4604      	mov	r4, r0
 800d9de:	2301      	movs	r3, #1
 800d9e0:	fb0c 2101 	mla	r1, ip, r1, r2
 800d9e4:	e7f0      	b.n	800d9c8 <_vfiprintf_r+0x1bc>
 800d9e6:	ab03      	add	r3, sp, #12
 800d9e8:	9300      	str	r3, [sp, #0]
 800d9ea:	462a      	mov	r2, r5
 800d9ec:	4630      	mov	r0, r6
 800d9ee:	4b13      	ldr	r3, [pc, #76]	; (800da3c <_vfiprintf_r+0x230>)
 800d9f0:	a904      	add	r1, sp, #16
 800d9f2:	f7fd fe2d 	bl	800b650 <_printf_float>
 800d9f6:	4607      	mov	r7, r0
 800d9f8:	1c78      	adds	r0, r7, #1
 800d9fa:	d1d6      	bne.n	800d9aa <_vfiprintf_r+0x19e>
 800d9fc:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800d9fe:	07d9      	lsls	r1, r3, #31
 800da00:	d405      	bmi.n	800da0e <_vfiprintf_r+0x202>
 800da02:	89ab      	ldrh	r3, [r5, #12]
 800da04:	059a      	lsls	r2, r3, #22
 800da06:	d402      	bmi.n	800da0e <_vfiprintf_r+0x202>
 800da08:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800da0a:	f7fe fb77 	bl	800c0fc <__retarget_lock_release_recursive>
 800da0e:	89ab      	ldrh	r3, [r5, #12]
 800da10:	065b      	lsls	r3, r3, #25
 800da12:	f53f af1d 	bmi.w	800d850 <_vfiprintf_r+0x44>
 800da16:	9809      	ldr	r0, [sp, #36]	; 0x24
 800da18:	e71c      	b.n	800d854 <_vfiprintf_r+0x48>
 800da1a:	ab03      	add	r3, sp, #12
 800da1c:	9300      	str	r3, [sp, #0]
 800da1e:	462a      	mov	r2, r5
 800da20:	4630      	mov	r0, r6
 800da22:	4b06      	ldr	r3, [pc, #24]	; (800da3c <_vfiprintf_r+0x230>)
 800da24:	a904      	add	r1, sp, #16
 800da26:	f7fe f8b3 	bl	800bb90 <_printf_i>
 800da2a:	e7e4      	b.n	800d9f6 <_vfiprintf_r+0x1ea>
 800da2c:	0800e8b3 	.word	0x0800e8b3
 800da30:	0800e8b9 	.word	0x0800e8b9
 800da34:	0800e8bd 	.word	0x0800e8bd
 800da38:	0800b651 	.word	0x0800b651
 800da3c:	0800d7e9 	.word	0x0800d7e9

0800da40 <__swbuf_r>:
 800da40:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800da42:	460e      	mov	r6, r1
 800da44:	4614      	mov	r4, r2
 800da46:	4605      	mov	r5, r0
 800da48:	b118      	cbz	r0, 800da52 <__swbuf_r+0x12>
 800da4a:	6a03      	ldr	r3, [r0, #32]
 800da4c:	b90b      	cbnz	r3, 800da52 <__swbuf_r+0x12>
 800da4e:	f7fe fa4d 	bl	800beec <__sinit>
 800da52:	69a3      	ldr	r3, [r4, #24]
 800da54:	60a3      	str	r3, [r4, #8]
 800da56:	89a3      	ldrh	r3, [r4, #12]
 800da58:	071a      	lsls	r2, r3, #28
 800da5a:	d525      	bpl.n	800daa8 <__swbuf_r+0x68>
 800da5c:	6923      	ldr	r3, [r4, #16]
 800da5e:	b31b      	cbz	r3, 800daa8 <__swbuf_r+0x68>
 800da60:	6823      	ldr	r3, [r4, #0]
 800da62:	6922      	ldr	r2, [r4, #16]
 800da64:	b2f6      	uxtb	r6, r6
 800da66:	1a98      	subs	r0, r3, r2
 800da68:	6963      	ldr	r3, [r4, #20]
 800da6a:	4637      	mov	r7, r6
 800da6c:	4283      	cmp	r3, r0
 800da6e:	dc04      	bgt.n	800da7a <__swbuf_r+0x3a>
 800da70:	4621      	mov	r1, r4
 800da72:	4628      	mov	r0, r5
 800da74:	f7ff fe02 	bl	800d67c <_fflush_r>
 800da78:	b9e0      	cbnz	r0, 800dab4 <__swbuf_r+0x74>
 800da7a:	68a3      	ldr	r3, [r4, #8]
 800da7c:	3b01      	subs	r3, #1
 800da7e:	60a3      	str	r3, [r4, #8]
 800da80:	6823      	ldr	r3, [r4, #0]
 800da82:	1c5a      	adds	r2, r3, #1
 800da84:	6022      	str	r2, [r4, #0]
 800da86:	701e      	strb	r6, [r3, #0]
 800da88:	6962      	ldr	r2, [r4, #20]
 800da8a:	1c43      	adds	r3, r0, #1
 800da8c:	429a      	cmp	r2, r3
 800da8e:	d004      	beq.n	800da9a <__swbuf_r+0x5a>
 800da90:	89a3      	ldrh	r3, [r4, #12]
 800da92:	07db      	lsls	r3, r3, #31
 800da94:	d506      	bpl.n	800daa4 <__swbuf_r+0x64>
 800da96:	2e0a      	cmp	r6, #10
 800da98:	d104      	bne.n	800daa4 <__swbuf_r+0x64>
 800da9a:	4621      	mov	r1, r4
 800da9c:	4628      	mov	r0, r5
 800da9e:	f7ff fded 	bl	800d67c <_fflush_r>
 800daa2:	b938      	cbnz	r0, 800dab4 <__swbuf_r+0x74>
 800daa4:	4638      	mov	r0, r7
 800daa6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800daa8:	4621      	mov	r1, r4
 800daaa:	4628      	mov	r0, r5
 800daac:	f000 f806 	bl	800dabc <__swsetup_r>
 800dab0:	2800      	cmp	r0, #0
 800dab2:	d0d5      	beq.n	800da60 <__swbuf_r+0x20>
 800dab4:	f04f 37ff 	mov.w	r7, #4294967295
 800dab8:	e7f4      	b.n	800daa4 <__swbuf_r+0x64>
	...

0800dabc <__swsetup_r>:
 800dabc:	b538      	push	{r3, r4, r5, lr}
 800dabe:	4b2a      	ldr	r3, [pc, #168]	; (800db68 <__swsetup_r+0xac>)
 800dac0:	4605      	mov	r5, r0
 800dac2:	6818      	ldr	r0, [r3, #0]
 800dac4:	460c      	mov	r4, r1
 800dac6:	b118      	cbz	r0, 800dad0 <__swsetup_r+0x14>
 800dac8:	6a03      	ldr	r3, [r0, #32]
 800daca:	b90b      	cbnz	r3, 800dad0 <__swsetup_r+0x14>
 800dacc:	f7fe fa0e 	bl	800beec <__sinit>
 800dad0:	89a3      	ldrh	r3, [r4, #12]
 800dad2:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800dad6:	0718      	lsls	r0, r3, #28
 800dad8:	d422      	bmi.n	800db20 <__swsetup_r+0x64>
 800dada:	06d9      	lsls	r1, r3, #27
 800dadc:	d407      	bmi.n	800daee <__swsetup_r+0x32>
 800dade:	2309      	movs	r3, #9
 800dae0:	602b      	str	r3, [r5, #0]
 800dae2:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800dae6:	f04f 30ff 	mov.w	r0, #4294967295
 800daea:	81a3      	strh	r3, [r4, #12]
 800daec:	e034      	b.n	800db58 <__swsetup_r+0x9c>
 800daee:	0758      	lsls	r0, r3, #29
 800daf0:	d512      	bpl.n	800db18 <__swsetup_r+0x5c>
 800daf2:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800daf4:	b141      	cbz	r1, 800db08 <__swsetup_r+0x4c>
 800daf6:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800dafa:	4299      	cmp	r1, r3
 800dafc:	d002      	beq.n	800db04 <__swsetup_r+0x48>
 800dafe:	4628      	mov	r0, r5
 800db00:	f7ff f97a 	bl	800cdf8 <_free_r>
 800db04:	2300      	movs	r3, #0
 800db06:	6363      	str	r3, [r4, #52]	; 0x34
 800db08:	89a3      	ldrh	r3, [r4, #12]
 800db0a:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800db0e:	81a3      	strh	r3, [r4, #12]
 800db10:	2300      	movs	r3, #0
 800db12:	6063      	str	r3, [r4, #4]
 800db14:	6923      	ldr	r3, [r4, #16]
 800db16:	6023      	str	r3, [r4, #0]
 800db18:	89a3      	ldrh	r3, [r4, #12]
 800db1a:	f043 0308 	orr.w	r3, r3, #8
 800db1e:	81a3      	strh	r3, [r4, #12]
 800db20:	6923      	ldr	r3, [r4, #16]
 800db22:	b94b      	cbnz	r3, 800db38 <__swsetup_r+0x7c>
 800db24:	89a3      	ldrh	r3, [r4, #12]
 800db26:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800db2a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800db2e:	d003      	beq.n	800db38 <__swsetup_r+0x7c>
 800db30:	4621      	mov	r1, r4
 800db32:	4628      	mov	r0, r5
 800db34:	f000 f883 	bl	800dc3e <__smakebuf_r>
 800db38:	89a0      	ldrh	r0, [r4, #12]
 800db3a:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800db3e:	f010 0301 	ands.w	r3, r0, #1
 800db42:	d00a      	beq.n	800db5a <__swsetup_r+0x9e>
 800db44:	2300      	movs	r3, #0
 800db46:	60a3      	str	r3, [r4, #8]
 800db48:	6963      	ldr	r3, [r4, #20]
 800db4a:	425b      	negs	r3, r3
 800db4c:	61a3      	str	r3, [r4, #24]
 800db4e:	6923      	ldr	r3, [r4, #16]
 800db50:	b943      	cbnz	r3, 800db64 <__swsetup_r+0xa8>
 800db52:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800db56:	d1c4      	bne.n	800dae2 <__swsetup_r+0x26>
 800db58:	bd38      	pop	{r3, r4, r5, pc}
 800db5a:	0781      	lsls	r1, r0, #30
 800db5c:	bf58      	it	pl
 800db5e:	6963      	ldrpl	r3, [r4, #20]
 800db60:	60a3      	str	r3, [r4, #8]
 800db62:	e7f4      	b.n	800db4e <__swsetup_r+0x92>
 800db64:	2000      	movs	r0, #0
 800db66:	e7f7      	b.n	800db58 <__swsetup_r+0x9c>
 800db68:	20000220 	.word	0x20000220

0800db6c <_raise_r>:
 800db6c:	291f      	cmp	r1, #31
 800db6e:	b538      	push	{r3, r4, r5, lr}
 800db70:	4604      	mov	r4, r0
 800db72:	460d      	mov	r5, r1
 800db74:	d904      	bls.n	800db80 <_raise_r+0x14>
 800db76:	2316      	movs	r3, #22
 800db78:	6003      	str	r3, [r0, #0]
 800db7a:	f04f 30ff 	mov.w	r0, #4294967295
 800db7e:	bd38      	pop	{r3, r4, r5, pc}
 800db80:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 800db82:	b112      	cbz	r2, 800db8a <_raise_r+0x1e>
 800db84:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800db88:	b94b      	cbnz	r3, 800db9e <_raise_r+0x32>
 800db8a:	4620      	mov	r0, r4
 800db8c:	f000 f830 	bl	800dbf0 <_getpid_r>
 800db90:	462a      	mov	r2, r5
 800db92:	4601      	mov	r1, r0
 800db94:	4620      	mov	r0, r4
 800db96:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800db9a:	f000 b817 	b.w	800dbcc <_kill_r>
 800db9e:	2b01      	cmp	r3, #1
 800dba0:	d00a      	beq.n	800dbb8 <_raise_r+0x4c>
 800dba2:	1c59      	adds	r1, r3, #1
 800dba4:	d103      	bne.n	800dbae <_raise_r+0x42>
 800dba6:	2316      	movs	r3, #22
 800dba8:	6003      	str	r3, [r0, #0]
 800dbaa:	2001      	movs	r0, #1
 800dbac:	e7e7      	b.n	800db7e <_raise_r+0x12>
 800dbae:	2400      	movs	r4, #0
 800dbb0:	4628      	mov	r0, r5
 800dbb2:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800dbb6:	4798      	blx	r3
 800dbb8:	2000      	movs	r0, #0
 800dbba:	e7e0      	b.n	800db7e <_raise_r+0x12>

0800dbbc <raise>:
 800dbbc:	4b02      	ldr	r3, [pc, #8]	; (800dbc8 <raise+0xc>)
 800dbbe:	4601      	mov	r1, r0
 800dbc0:	6818      	ldr	r0, [r3, #0]
 800dbc2:	f7ff bfd3 	b.w	800db6c <_raise_r>
 800dbc6:	bf00      	nop
 800dbc8:	20000220 	.word	0x20000220

0800dbcc <_kill_r>:
 800dbcc:	b538      	push	{r3, r4, r5, lr}
 800dbce:	2300      	movs	r3, #0
 800dbd0:	4d06      	ldr	r5, [pc, #24]	; (800dbec <_kill_r+0x20>)
 800dbd2:	4604      	mov	r4, r0
 800dbd4:	4608      	mov	r0, r1
 800dbd6:	4611      	mov	r1, r2
 800dbd8:	602b      	str	r3, [r5, #0]
 800dbda:	f7f5 f8e8 	bl	8002dae <_kill>
 800dbde:	1c43      	adds	r3, r0, #1
 800dbe0:	d102      	bne.n	800dbe8 <_kill_r+0x1c>
 800dbe2:	682b      	ldr	r3, [r5, #0]
 800dbe4:	b103      	cbz	r3, 800dbe8 <_kill_r+0x1c>
 800dbe6:	6023      	str	r3, [r4, #0]
 800dbe8:	bd38      	pop	{r3, r4, r5, pc}
 800dbea:	bf00      	nop
 800dbec:	20001df8 	.word	0x20001df8

0800dbf0 <_getpid_r>:
 800dbf0:	f7f5 b8d6 	b.w	8002da0 <_getpid>

0800dbf4 <__swhatbuf_r>:
 800dbf4:	b570      	push	{r4, r5, r6, lr}
 800dbf6:	460c      	mov	r4, r1
 800dbf8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800dbfc:	4615      	mov	r5, r2
 800dbfe:	2900      	cmp	r1, #0
 800dc00:	461e      	mov	r6, r3
 800dc02:	b096      	sub	sp, #88	; 0x58
 800dc04:	da0c      	bge.n	800dc20 <__swhatbuf_r+0x2c>
 800dc06:	89a3      	ldrh	r3, [r4, #12]
 800dc08:	2100      	movs	r1, #0
 800dc0a:	f013 0f80 	tst.w	r3, #128	; 0x80
 800dc0e:	bf0c      	ite	eq
 800dc10:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 800dc14:	2340      	movne	r3, #64	; 0x40
 800dc16:	2000      	movs	r0, #0
 800dc18:	6031      	str	r1, [r6, #0]
 800dc1a:	602b      	str	r3, [r5, #0]
 800dc1c:	b016      	add	sp, #88	; 0x58
 800dc1e:	bd70      	pop	{r4, r5, r6, pc}
 800dc20:	466a      	mov	r2, sp
 800dc22:	f000 f849 	bl	800dcb8 <_fstat_r>
 800dc26:	2800      	cmp	r0, #0
 800dc28:	dbed      	blt.n	800dc06 <__swhatbuf_r+0x12>
 800dc2a:	9901      	ldr	r1, [sp, #4]
 800dc2c:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 800dc30:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 800dc34:	4259      	negs	r1, r3
 800dc36:	4159      	adcs	r1, r3
 800dc38:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800dc3c:	e7eb      	b.n	800dc16 <__swhatbuf_r+0x22>

0800dc3e <__smakebuf_r>:
 800dc3e:	898b      	ldrh	r3, [r1, #12]
 800dc40:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800dc42:	079d      	lsls	r5, r3, #30
 800dc44:	4606      	mov	r6, r0
 800dc46:	460c      	mov	r4, r1
 800dc48:	d507      	bpl.n	800dc5a <__smakebuf_r+0x1c>
 800dc4a:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800dc4e:	6023      	str	r3, [r4, #0]
 800dc50:	6123      	str	r3, [r4, #16]
 800dc52:	2301      	movs	r3, #1
 800dc54:	6163      	str	r3, [r4, #20]
 800dc56:	b002      	add	sp, #8
 800dc58:	bd70      	pop	{r4, r5, r6, pc}
 800dc5a:	466a      	mov	r2, sp
 800dc5c:	ab01      	add	r3, sp, #4
 800dc5e:	f7ff ffc9 	bl	800dbf4 <__swhatbuf_r>
 800dc62:	9900      	ldr	r1, [sp, #0]
 800dc64:	4605      	mov	r5, r0
 800dc66:	4630      	mov	r0, r6
 800dc68:	f7fd fbca 	bl	800b400 <_malloc_r>
 800dc6c:	b948      	cbnz	r0, 800dc82 <__smakebuf_r+0x44>
 800dc6e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800dc72:	059a      	lsls	r2, r3, #22
 800dc74:	d4ef      	bmi.n	800dc56 <__smakebuf_r+0x18>
 800dc76:	f023 0303 	bic.w	r3, r3, #3
 800dc7a:	f043 0302 	orr.w	r3, r3, #2
 800dc7e:	81a3      	strh	r3, [r4, #12]
 800dc80:	e7e3      	b.n	800dc4a <__smakebuf_r+0xc>
 800dc82:	89a3      	ldrh	r3, [r4, #12]
 800dc84:	6020      	str	r0, [r4, #0]
 800dc86:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800dc8a:	81a3      	strh	r3, [r4, #12]
 800dc8c:	9b00      	ldr	r3, [sp, #0]
 800dc8e:	6120      	str	r0, [r4, #16]
 800dc90:	6163      	str	r3, [r4, #20]
 800dc92:	9b01      	ldr	r3, [sp, #4]
 800dc94:	b15b      	cbz	r3, 800dcae <__smakebuf_r+0x70>
 800dc96:	4630      	mov	r0, r6
 800dc98:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800dc9c:	f000 f81e 	bl	800dcdc <_isatty_r>
 800dca0:	b128      	cbz	r0, 800dcae <__smakebuf_r+0x70>
 800dca2:	89a3      	ldrh	r3, [r4, #12]
 800dca4:	f023 0303 	bic.w	r3, r3, #3
 800dca8:	f043 0301 	orr.w	r3, r3, #1
 800dcac:	81a3      	strh	r3, [r4, #12]
 800dcae:	89a3      	ldrh	r3, [r4, #12]
 800dcb0:	431d      	orrs	r5, r3
 800dcb2:	81a5      	strh	r5, [r4, #12]
 800dcb4:	e7cf      	b.n	800dc56 <__smakebuf_r+0x18>
	...

0800dcb8 <_fstat_r>:
 800dcb8:	b538      	push	{r3, r4, r5, lr}
 800dcba:	2300      	movs	r3, #0
 800dcbc:	4d06      	ldr	r5, [pc, #24]	; (800dcd8 <_fstat_r+0x20>)
 800dcbe:	4604      	mov	r4, r0
 800dcc0:	4608      	mov	r0, r1
 800dcc2:	4611      	mov	r1, r2
 800dcc4:	602b      	str	r3, [r5, #0]
 800dcc6:	f7f5 f8d0 	bl	8002e6a <_fstat>
 800dcca:	1c43      	adds	r3, r0, #1
 800dccc:	d102      	bne.n	800dcd4 <_fstat_r+0x1c>
 800dcce:	682b      	ldr	r3, [r5, #0]
 800dcd0:	b103      	cbz	r3, 800dcd4 <_fstat_r+0x1c>
 800dcd2:	6023      	str	r3, [r4, #0]
 800dcd4:	bd38      	pop	{r3, r4, r5, pc}
 800dcd6:	bf00      	nop
 800dcd8:	20001df8 	.word	0x20001df8

0800dcdc <_isatty_r>:
 800dcdc:	b538      	push	{r3, r4, r5, lr}
 800dcde:	2300      	movs	r3, #0
 800dce0:	4d05      	ldr	r5, [pc, #20]	; (800dcf8 <_isatty_r+0x1c>)
 800dce2:	4604      	mov	r4, r0
 800dce4:	4608      	mov	r0, r1
 800dce6:	602b      	str	r3, [r5, #0]
 800dce8:	f7f5 f8ce 	bl	8002e88 <_isatty>
 800dcec:	1c43      	adds	r3, r0, #1
 800dcee:	d102      	bne.n	800dcf6 <_isatty_r+0x1a>
 800dcf0:	682b      	ldr	r3, [r5, #0]
 800dcf2:	b103      	cbz	r3, 800dcf6 <_isatty_r+0x1a>
 800dcf4:	6023      	str	r3, [r4, #0]
 800dcf6:	bd38      	pop	{r3, r4, r5, pc}
 800dcf8:	20001df8 	.word	0x20001df8

0800dcfc <log>:
 800dcfc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800dcfe:	4604      	mov	r4, r0
 800dd00:	460d      	mov	r5, r1
 800dd02:	f000 f835 	bl	800dd70 <__ieee754_log>
 800dd06:	4622      	mov	r2, r4
 800dd08:	4606      	mov	r6, r0
 800dd0a:	460f      	mov	r7, r1
 800dd0c:	462b      	mov	r3, r5
 800dd0e:	4620      	mov	r0, r4
 800dd10:	4629      	mov	r1, r5
 800dd12:	f7f2 feb7 	bl	8000a84 <__aeabi_dcmpun>
 800dd16:	b998      	cbnz	r0, 800dd40 <log+0x44>
 800dd18:	2200      	movs	r2, #0
 800dd1a:	2300      	movs	r3, #0
 800dd1c:	4620      	mov	r0, r4
 800dd1e:	4629      	mov	r1, r5
 800dd20:	f7f2 fea6 	bl	8000a70 <__aeabi_dcmpgt>
 800dd24:	b960      	cbnz	r0, 800dd40 <log+0x44>
 800dd26:	2200      	movs	r2, #0
 800dd28:	2300      	movs	r3, #0
 800dd2a:	4620      	mov	r0, r4
 800dd2c:	4629      	mov	r1, r5
 800dd2e:	f7f2 fe77 	bl	8000a20 <__aeabi_dcmpeq>
 800dd32:	b140      	cbz	r0, 800dd46 <log+0x4a>
 800dd34:	f7fe f9b6 	bl	800c0a4 <__errno>
 800dd38:	2322      	movs	r3, #34	; 0x22
 800dd3a:	2600      	movs	r6, #0
 800dd3c:	4f06      	ldr	r7, [pc, #24]	; (800dd58 <log+0x5c>)
 800dd3e:	6003      	str	r3, [r0, #0]
 800dd40:	4630      	mov	r0, r6
 800dd42:	4639      	mov	r1, r7
 800dd44:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800dd46:	f7fe f9ad 	bl	800c0a4 <__errno>
 800dd4a:	2321      	movs	r3, #33	; 0x21
 800dd4c:	6003      	str	r3, [r0, #0]
 800dd4e:	4803      	ldr	r0, [pc, #12]	; (800dd5c <log+0x60>)
 800dd50:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800dd54:	f000 b804 	b.w	800dd60 <nan>
 800dd58:	fff00000 	.word	0xfff00000
 800dd5c:	0800e7b1 	.word	0x0800e7b1

0800dd60 <nan>:
 800dd60:	2000      	movs	r0, #0
 800dd62:	4901      	ldr	r1, [pc, #4]	; (800dd68 <nan+0x8>)
 800dd64:	4770      	bx	lr
 800dd66:	bf00      	nop
 800dd68:	7ff80000 	.word	0x7ff80000
 800dd6c:	00000000 	.word	0x00000000

0800dd70 <__ieee754_log>:
 800dd70:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dd74:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 800dd78:	4602      	mov	r2, r0
 800dd7a:	460b      	mov	r3, r1
 800dd7c:	460d      	mov	r5, r1
 800dd7e:	b087      	sub	sp, #28
 800dd80:	da24      	bge.n	800ddcc <__ieee754_log+0x5c>
 800dd82:	f021 4400 	bic.w	r4, r1, #2147483648	; 0x80000000
 800dd86:	4304      	orrs	r4, r0
 800dd88:	d108      	bne.n	800dd9c <__ieee754_log+0x2c>
 800dd8a:	2200      	movs	r2, #0
 800dd8c:	2300      	movs	r3, #0
 800dd8e:	2000      	movs	r0, #0
 800dd90:	49cb      	ldr	r1, [pc, #812]	; (800e0c0 <__ieee754_log+0x350>)
 800dd92:	f7f2 fd07 	bl	80007a4 <__aeabi_ddiv>
 800dd96:	b007      	add	sp, #28
 800dd98:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800dd9c:	2900      	cmp	r1, #0
 800dd9e:	da04      	bge.n	800ddaa <__ieee754_log+0x3a>
 800dda0:	f7f2 fa1e 	bl	80001e0 <__aeabi_dsub>
 800dda4:	2200      	movs	r2, #0
 800dda6:	2300      	movs	r3, #0
 800dda8:	e7f3      	b.n	800dd92 <__ieee754_log+0x22>
 800ddaa:	2200      	movs	r2, #0
 800ddac:	4bc5      	ldr	r3, [pc, #788]	; (800e0c4 <__ieee754_log+0x354>)
 800ddae:	f7f2 fbcf 	bl	8000550 <__aeabi_dmul>
 800ddb2:	460b      	mov	r3, r1
 800ddb4:	460d      	mov	r5, r1
 800ddb6:	4602      	mov	r2, r0
 800ddb8:	f06f 0135 	mvn.w	r1, #53	; 0x35
 800ddbc:	48c2      	ldr	r0, [pc, #776]	; (800e0c8 <__ieee754_log+0x358>)
 800ddbe:	4285      	cmp	r5, r0
 800ddc0:	dd06      	ble.n	800ddd0 <__ieee754_log+0x60>
 800ddc2:	4610      	mov	r0, r2
 800ddc4:	4619      	mov	r1, r3
 800ddc6:	f7f2 fa0d 	bl	80001e4 <__adddf3>
 800ddca:	e7e4      	b.n	800dd96 <__ieee754_log+0x26>
 800ddcc:	2100      	movs	r1, #0
 800ddce:	e7f5      	b.n	800ddbc <__ieee754_log+0x4c>
 800ddd0:	152c      	asrs	r4, r5, #20
 800ddd2:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
 800ddd6:	f3c5 0513 	ubfx	r5, r5, #0, #20
 800ddda:	440c      	add	r4, r1
 800dddc:	f505 2115 	add.w	r1, r5, #610304	; 0x95000
 800dde0:	f601 7164 	addw	r1, r1, #3940	; 0xf64
 800dde4:	f401 1680 	and.w	r6, r1, #1048576	; 0x100000
 800dde8:	f086 517f 	eor.w	r1, r6, #1069547520	; 0x3fc00000
 800ddec:	f481 1140 	eor.w	r1, r1, #3145728	; 0x300000
 800ddf0:	ea41 0305 	orr.w	r3, r1, r5
 800ddf4:	4610      	mov	r0, r2
 800ddf6:	4619      	mov	r1, r3
 800ddf8:	2200      	movs	r2, #0
 800ddfa:	4bb4      	ldr	r3, [pc, #720]	; (800e0cc <__ieee754_log+0x35c>)
 800ddfc:	f7f2 f9f0 	bl	80001e0 <__aeabi_dsub>
 800de00:	1cab      	adds	r3, r5, #2
 800de02:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800de06:	2b02      	cmp	r3, #2
 800de08:	4682      	mov	sl, r0
 800de0a:	468b      	mov	fp, r1
 800de0c:	f04f 0200 	mov.w	r2, #0
 800de10:	eb04 5416 	add.w	r4, r4, r6, lsr #20
 800de14:	dc53      	bgt.n	800debe <__ieee754_log+0x14e>
 800de16:	2300      	movs	r3, #0
 800de18:	f7f2 fe02 	bl	8000a20 <__aeabi_dcmpeq>
 800de1c:	b1d0      	cbz	r0, 800de54 <__ieee754_log+0xe4>
 800de1e:	2c00      	cmp	r4, #0
 800de20:	f000 8122 	beq.w	800e068 <__ieee754_log+0x2f8>
 800de24:	4620      	mov	r0, r4
 800de26:	f7f2 fb29 	bl	800047c <__aeabi_i2d>
 800de2a:	a391      	add	r3, pc, #580	; (adr r3, 800e070 <__ieee754_log+0x300>)
 800de2c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800de30:	4606      	mov	r6, r0
 800de32:	460f      	mov	r7, r1
 800de34:	f7f2 fb8c 	bl	8000550 <__aeabi_dmul>
 800de38:	a38f      	add	r3, pc, #572	; (adr r3, 800e078 <__ieee754_log+0x308>)
 800de3a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800de3e:	4604      	mov	r4, r0
 800de40:	460d      	mov	r5, r1
 800de42:	4630      	mov	r0, r6
 800de44:	4639      	mov	r1, r7
 800de46:	f7f2 fb83 	bl	8000550 <__aeabi_dmul>
 800de4a:	4602      	mov	r2, r0
 800de4c:	460b      	mov	r3, r1
 800de4e:	4620      	mov	r0, r4
 800de50:	4629      	mov	r1, r5
 800de52:	e7b8      	b.n	800ddc6 <__ieee754_log+0x56>
 800de54:	a38a      	add	r3, pc, #552	; (adr r3, 800e080 <__ieee754_log+0x310>)
 800de56:	e9d3 2300 	ldrd	r2, r3, [r3]
 800de5a:	4650      	mov	r0, sl
 800de5c:	4659      	mov	r1, fp
 800de5e:	f7f2 fb77 	bl	8000550 <__aeabi_dmul>
 800de62:	4602      	mov	r2, r0
 800de64:	460b      	mov	r3, r1
 800de66:	2000      	movs	r0, #0
 800de68:	4999      	ldr	r1, [pc, #612]	; (800e0d0 <__ieee754_log+0x360>)
 800de6a:	f7f2 f9b9 	bl	80001e0 <__aeabi_dsub>
 800de6e:	4652      	mov	r2, sl
 800de70:	4606      	mov	r6, r0
 800de72:	460f      	mov	r7, r1
 800de74:	465b      	mov	r3, fp
 800de76:	4650      	mov	r0, sl
 800de78:	4659      	mov	r1, fp
 800de7a:	f7f2 fb69 	bl	8000550 <__aeabi_dmul>
 800de7e:	4602      	mov	r2, r0
 800de80:	460b      	mov	r3, r1
 800de82:	4630      	mov	r0, r6
 800de84:	4639      	mov	r1, r7
 800de86:	f7f2 fb63 	bl	8000550 <__aeabi_dmul>
 800de8a:	4606      	mov	r6, r0
 800de8c:	460f      	mov	r7, r1
 800de8e:	b914      	cbnz	r4, 800de96 <__ieee754_log+0x126>
 800de90:	4632      	mov	r2, r6
 800de92:	463b      	mov	r3, r7
 800de94:	e0a2      	b.n	800dfdc <__ieee754_log+0x26c>
 800de96:	4620      	mov	r0, r4
 800de98:	f7f2 faf0 	bl	800047c <__aeabi_i2d>
 800de9c:	a374      	add	r3, pc, #464	; (adr r3, 800e070 <__ieee754_log+0x300>)
 800de9e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dea2:	4680      	mov	r8, r0
 800dea4:	4689      	mov	r9, r1
 800dea6:	f7f2 fb53 	bl	8000550 <__aeabi_dmul>
 800deaa:	a373      	add	r3, pc, #460	; (adr r3, 800e078 <__ieee754_log+0x308>)
 800deac:	e9d3 2300 	ldrd	r2, r3, [r3]
 800deb0:	4604      	mov	r4, r0
 800deb2:	460d      	mov	r5, r1
 800deb4:	4640      	mov	r0, r8
 800deb6:	4649      	mov	r1, r9
 800deb8:	f7f2 fb4a 	bl	8000550 <__aeabi_dmul>
 800debc:	e0a7      	b.n	800e00e <__ieee754_log+0x29e>
 800debe:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800dec2:	f7f2 f98f 	bl	80001e4 <__adddf3>
 800dec6:	4602      	mov	r2, r0
 800dec8:	460b      	mov	r3, r1
 800deca:	4650      	mov	r0, sl
 800decc:	4659      	mov	r1, fp
 800dece:	f7f2 fc69 	bl	80007a4 <__aeabi_ddiv>
 800ded2:	e9cd 0100 	strd	r0, r1, [sp]
 800ded6:	4620      	mov	r0, r4
 800ded8:	f7f2 fad0 	bl	800047c <__aeabi_i2d>
 800dedc:	e9dd 2300 	ldrd	r2, r3, [sp]
 800dee0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800dee4:	4610      	mov	r0, r2
 800dee6:	4619      	mov	r1, r3
 800dee8:	f7f2 fb32 	bl	8000550 <__aeabi_dmul>
 800deec:	f5a5 23c2 	sub.w	r3, r5, #397312	; 0x61000
 800def0:	f2a3 437a 	subw	r3, r3, #1146	; 0x47a
 800def4:	4602      	mov	r2, r0
 800def6:	9305      	str	r3, [sp, #20]
 800def8:	460b      	mov	r3, r1
 800defa:	4606      	mov	r6, r0
 800defc:	460f      	mov	r7, r1
 800defe:	f7f2 fb27 	bl	8000550 <__aeabi_dmul>
 800df02:	a361      	add	r3, pc, #388	; (adr r3, 800e088 <__ieee754_log+0x318>)
 800df04:	e9d3 2300 	ldrd	r2, r3, [r3]
 800df08:	4680      	mov	r8, r0
 800df0a:	4689      	mov	r9, r1
 800df0c:	f7f2 fb20 	bl	8000550 <__aeabi_dmul>
 800df10:	a35f      	add	r3, pc, #380	; (adr r3, 800e090 <__ieee754_log+0x320>)
 800df12:	e9d3 2300 	ldrd	r2, r3, [r3]
 800df16:	f7f2 f965 	bl	80001e4 <__adddf3>
 800df1a:	4642      	mov	r2, r8
 800df1c:	464b      	mov	r3, r9
 800df1e:	f7f2 fb17 	bl	8000550 <__aeabi_dmul>
 800df22:	a35d      	add	r3, pc, #372	; (adr r3, 800e098 <__ieee754_log+0x328>)
 800df24:	e9d3 2300 	ldrd	r2, r3, [r3]
 800df28:	f7f2 f95c 	bl	80001e4 <__adddf3>
 800df2c:	4642      	mov	r2, r8
 800df2e:	464b      	mov	r3, r9
 800df30:	f7f2 fb0e 	bl	8000550 <__aeabi_dmul>
 800df34:	a35a      	add	r3, pc, #360	; (adr r3, 800e0a0 <__ieee754_log+0x330>)
 800df36:	e9d3 2300 	ldrd	r2, r3, [r3]
 800df3a:	f7f2 f953 	bl	80001e4 <__adddf3>
 800df3e:	4632      	mov	r2, r6
 800df40:	463b      	mov	r3, r7
 800df42:	f7f2 fb05 	bl	8000550 <__aeabi_dmul>
 800df46:	a358      	add	r3, pc, #352	; (adr r3, 800e0a8 <__ieee754_log+0x338>)
 800df48:	e9d3 2300 	ldrd	r2, r3, [r3]
 800df4c:	4606      	mov	r6, r0
 800df4e:	460f      	mov	r7, r1
 800df50:	4640      	mov	r0, r8
 800df52:	4649      	mov	r1, r9
 800df54:	f7f2 fafc 	bl	8000550 <__aeabi_dmul>
 800df58:	a355      	add	r3, pc, #340	; (adr r3, 800e0b0 <__ieee754_log+0x340>)
 800df5a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800df5e:	f7f2 f941 	bl	80001e4 <__adddf3>
 800df62:	4642      	mov	r2, r8
 800df64:	464b      	mov	r3, r9
 800df66:	f7f2 faf3 	bl	8000550 <__aeabi_dmul>
 800df6a:	a353      	add	r3, pc, #332	; (adr r3, 800e0b8 <__ieee754_log+0x348>)
 800df6c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800df70:	f7f2 f938 	bl	80001e4 <__adddf3>
 800df74:	4642      	mov	r2, r8
 800df76:	464b      	mov	r3, r9
 800df78:	f7f2 faea 	bl	8000550 <__aeabi_dmul>
 800df7c:	460b      	mov	r3, r1
 800df7e:	4602      	mov	r2, r0
 800df80:	4639      	mov	r1, r7
 800df82:	4630      	mov	r0, r6
 800df84:	f7f2 f92e 	bl	80001e4 <__adddf3>
 800df88:	f5c5 25d7 	rsb	r5, r5, #440320	; 0x6b800
 800df8c:	9b05      	ldr	r3, [sp, #20]
 800df8e:	3551      	adds	r5, #81	; 0x51
 800df90:	431d      	orrs	r5, r3
 800df92:	2d00      	cmp	r5, #0
 800df94:	4680      	mov	r8, r0
 800df96:	4689      	mov	r9, r1
 800df98:	dd48      	ble.n	800e02c <__ieee754_log+0x2bc>
 800df9a:	2200      	movs	r2, #0
 800df9c:	4b4c      	ldr	r3, [pc, #304]	; (800e0d0 <__ieee754_log+0x360>)
 800df9e:	4650      	mov	r0, sl
 800dfa0:	4659      	mov	r1, fp
 800dfa2:	f7f2 fad5 	bl	8000550 <__aeabi_dmul>
 800dfa6:	4652      	mov	r2, sl
 800dfa8:	465b      	mov	r3, fp
 800dfaa:	f7f2 fad1 	bl	8000550 <__aeabi_dmul>
 800dfae:	4602      	mov	r2, r0
 800dfb0:	460b      	mov	r3, r1
 800dfb2:	4606      	mov	r6, r0
 800dfb4:	460f      	mov	r7, r1
 800dfb6:	4640      	mov	r0, r8
 800dfb8:	4649      	mov	r1, r9
 800dfba:	f7f2 f913 	bl	80001e4 <__adddf3>
 800dfbe:	e9dd 2300 	ldrd	r2, r3, [sp]
 800dfc2:	f7f2 fac5 	bl	8000550 <__aeabi_dmul>
 800dfc6:	4680      	mov	r8, r0
 800dfc8:	4689      	mov	r9, r1
 800dfca:	b964      	cbnz	r4, 800dfe6 <__ieee754_log+0x276>
 800dfcc:	4602      	mov	r2, r0
 800dfce:	460b      	mov	r3, r1
 800dfd0:	4630      	mov	r0, r6
 800dfd2:	4639      	mov	r1, r7
 800dfd4:	f7f2 f904 	bl	80001e0 <__aeabi_dsub>
 800dfd8:	4602      	mov	r2, r0
 800dfda:	460b      	mov	r3, r1
 800dfdc:	4650      	mov	r0, sl
 800dfde:	4659      	mov	r1, fp
 800dfe0:	f7f2 f8fe 	bl	80001e0 <__aeabi_dsub>
 800dfe4:	e6d7      	b.n	800dd96 <__ieee754_log+0x26>
 800dfe6:	a322      	add	r3, pc, #136	; (adr r3, 800e070 <__ieee754_log+0x300>)
 800dfe8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dfec:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800dff0:	f7f2 faae 	bl	8000550 <__aeabi_dmul>
 800dff4:	a320      	add	r3, pc, #128	; (adr r3, 800e078 <__ieee754_log+0x308>)
 800dff6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dffa:	4604      	mov	r4, r0
 800dffc:	460d      	mov	r5, r1
 800dffe:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800e002:	f7f2 faa5 	bl	8000550 <__aeabi_dmul>
 800e006:	4642      	mov	r2, r8
 800e008:	464b      	mov	r3, r9
 800e00a:	f7f2 f8eb 	bl	80001e4 <__adddf3>
 800e00e:	4602      	mov	r2, r0
 800e010:	460b      	mov	r3, r1
 800e012:	4630      	mov	r0, r6
 800e014:	4639      	mov	r1, r7
 800e016:	f7f2 f8e3 	bl	80001e0 <__aeabi_dsub>
 800e01a:	4652      	mov	r2, sl
 800e01c:	465b      	mov	r3, fp
 800e01e:	f7f2 f8df 	bl	80001e0 <__aeabi_dsub>
 800e022:	4602      	mov	r2, r0
 800e024:	460b      	mov	r3, r1
 800e026:	4620      	mov	r0, r4
 800e028:	4629      	mov	r1, r5
 800e02a:	e7d9      	b.n	800dfe0 <__ieee754_log+0x270>
 800e02c:	4602      	mov	r2, r0
 800e02e:	460b      	mov	r3, r1
 800e030:	4650      	mov	r0, sl
 800e032:	4659      	mov	r1, fp
 800e034:	f7f2 f8d4 	bl	80001e0 <__aeabi_dsub>
 800e038:	e9dd 2300 	ldrd	r2, r3, [sp]
 800e03c:	f7f2 fa88 	bl	8000550 <__aeabi_dmul>
 800e040:	4606      	mov	r6, r0
 800e042:	460f      	mov	r7, r1
 800e044:	2c00      	cmp	r4, #0
 800e046:	f43f af23 	beq.w	800de90 <__ieee754_log+0x120>
 800e04a:	a309      	add	r3, pc, #36	; (adr r3, 800e070 <__ieee754_log+0x300>)
 800e04c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e050:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800e054:	f7f2 fa7c 	bl	8000550 <__aeabi_dmul>
 800e058:	a307      	add	r3, pc, #28	; (adr r3, 800e078 <__ieee754_log+0x308>)
 800e05a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e05e:	4604      	mov	r4, r0
 800e060:	460d      	mov	r5, r1
 800e062:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800e066:	e727      	b.n	800deb8 <__ieee754_log+0x148>
 800e068:	2000      	movs	r0, #0
 800e06a:	2100      	movs	r1, #0
 800e06c:	e693      	b.n	800dd96 <__ieee754_log+0x26>
 800e06e:	bf00      	nop
 800e070:	fee00000 	.word	0xfee00000
 800e074:	3fe62e42 	.word	0x3fe62e42
 800e078:	35793c76 	.word	0x35793c76
 800e07c:	3dea39ef 	.word	0x3dea39ef
 800e080:	55555555 	.word	0x55555555
 800e084:	3fd55555 	.word	0x3fd55555
 800e088:	df3e5244 	.word	0xdf3e5244
 800e08c:	3fc2f112 	.word	0x3fc2f112
 800e090:	96cb03de 	.word	0x96cb03de
 800e094:	3fc74664 	.word	0x3fc74664
 800e098:	94229359 	.word	0x94229359
 800e09c:	3fd24924 	.word	0x3fd24924
 800e0a0:	55555593 	.word	0x55555593
 800e0a4:	3fe55555 	.word	0x3fe55555
 800e0a8:	d078c69f 	.word	0xd078c69f
 800e0ac:	3fc39a09 	.word	0x3fc39a09
 800e0b0:	1d8e78af 	.word	0x1d8e78af
 800e0b4:	3fcc71c5 	.word	0x3fcc71c5
 800e0b8:	9997fa04 	.word	0x9997fa04
 800e0bc:	3fd99999 	.word	0x3fd99999
 800e0c0:	c3500000 	.word	0xc3500000
 800e0c4:	43500000 	.word	0x43500000
 800e0c8:	7fefffff 	.word	0x7fefffff
 800e0cc:	3ff00000 	.word	0x3ff00000
 800e0d0:	3fe00000 	.word	0x3fe00000

0800e0d4 <_init>:
 800e0d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e0d6:	bf00      	nop
 800e0d8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e0da:	bc08      	pop	{r3}
 800e0dc:	469e      	mov	lr, r3
 800e0de:	4770      	bx	lr

0800e0e0 <_fini>:
 800e0e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e0e2:	bf00      	nop
 800e0e4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e0e6:	bc08      	pop	{r3}
 800e0e8:	469e      	mov	lr, r3
 800e0ea:	4770      	bx	lr
