{
 "cells": [
  {
   "attachments": {},
   "cell_type": "markdown",
   "id": "f28c200c",
   "metadata": {},
   "source": [
    "# Debug authentication on MCXN9XX\n",
    "\n",
    "## Introduction\n",
    "The fundamental principles of debugging, which require access to the system state and system information, conflict with the principles of security, which require the restriction of access to assets. Thus, many products disable debug access completely before deploying the product. To address these challenges, the chip offers a debug authentication protocol as a mechanism to authenticate the debugger (an external entity) has the credentials approved by the product manufacturer before granting debug access to the device.\n",
    "The debug authentication is a challenge-response scheme and assures that only the debugger in possession of the required debug credentials can successfully authenticate over the debug interface and access restricted parts of the device. \n",
    "\n",
    "The protocol is divided into steps as described below:\n",
    "1. The debugger initiates the Debug Mailbox message exchange by setting the CSW[RESYNCH_REQ] bit and\n",
    "CSW[CHIP_RESET_REQ] bit of DM-AP.\n",
    "2. The debugger waits (minimum 30 ms) for the devices to restart and enter debug mailbox request handling loop.\n",
    "3. The debugger sends Debug Authentication Start command (command code 10h) to the device.\n",
    "4. The device responds back with Debug Authentication Challenge (DAC) packet based on the debug access rights preconfigured in CMPA fields, which are collectively referred as Device Credential Constraints Configuration (DCFG_CC).\n",
    "The response packet also contains a 32 bytes random challenge vector.\n",
    "5. The debugger responds to the challenge with a Debug Authentication Response (DAR) message by using an\n",
    "appropriate debug certificate, matching the device identifier in the DAC. The DAR packet contains the debug access\n",
    "permission certificate, also referred as Debug Credential (DC), and a cryptographic signature binding the DC and the\n",
    "challenge vector provided in the DAC.\n",
    "6. The device on receiving the DAR, validates the contents by verifying the cryptographic signature of the message using\n",
    "the debugger's public key present in the embedded the Debug Credential (DC). On successful validation of DAR, the\n",
    "device enables access to the debug domains permitted in the DC\n",
    "\n",
    "![debug_authentication_flow](../img/debug_authentication_flow.png)\n",
    "\n",
    "## WARNING!\n",
    "\n",
    "This configuration is used only for demonstration purpose.\n",
    "For final security device configuration go through all configuration possibilities and define your own specific config/keys.\n",
    "\n",
    "## 1. Prerequisites\n",
    "- SPSDK is needed with examples extension. `pip install spsdk[examples]` (Please refer to the [installation](../../_knowledge_base/installation_guide.rst) documentation.)\n",
    "\n",
    "- This example uses FRDM-MCXN947 board. This is example board configuration without external debugger. It is also possible to use configuration with external debugger such as JLink debug probe.\n",
    "- The mcxn947 should be in Unsecure life cycle to proper example flow.\n",
    "\n",
    "  <img src=\"../../_data/img/boards/frdm-mcxn947.png\" alt=\"frdm-mcxn947\" height=\"300\">\n",
    "\n",
    "### 1.1 Let's prepare the environment"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 2,
   "id": "65302c71",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "env: JUPYTER_SPSDK=1\n",
      "Created `%!` as an alias for `%execute`.\n"
     ]
    }
   ],
   "source": [
    "from spsdk.utils.jupyter_utils import YamlDiffWidget\n",
    "\n",
    "# This env variable sets colored logger output to STDOUT\n",
    "%env JUPYTER_SPSDK=1\n",
    "# Set a magic for command execution and echo\n",
    "%alias execute echo %l && %l\n",
    "%alias_magic ! execute\n",
    "\n",
    "WORKSPACE = \"workspace/\"  # change this to path to your workspace\n",
    "KEYS = \"../_data/keys/ecc256/\"  # change this to path to your keys\n",
    "INPUTS = \"inputs/\"\n",
    "DC_CONFIG = INPUTS + \"dc_config.yaml\"  # DC file config path\n",
    "CMPA_CONFIG = INPUTS + \"cmpa_mcxn9xx_debug_auth.yaml\"\n",
    "CFPA_CONFIG = INPUTS + \"cfpa_mcxn9xx_debug_auth.yaml\"\n",
    "CERT_BLOCK_CONFIG = INPUTS + \"cert_block_mcxn9xx.yaml\"\n",
    "VERBOSITY = (\n",
    "    \"\"  # verbosity of commands, might be -v or -vv for debug or blank for no additional info\n",
    ")\n",
    "# choose family\n",
    "FAMILY = \"mcxn946\"\n",
    "INTERFACE = \"pyocd\""
   ]
  },
  {
   "attachments": {},
   "cell_type": "markdown",
   "id": "aa5fb19f",
   "metadata": {},
   "source": [
    "### 1.2  Let's prepare the device\n",
    "Erase previous settings and use app *nxpdevscan* to check if the device is connected to the PC in ISP mode. The goal of device preparation is to have device in \"virgin state\" => erased, unsecured and ready to communicate over ISP to be able to show all steps to run up the NXP Debug Authentication feature."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 3,
   "id": "4be41f7d-7678-4a7c-a30a-a38263c5c466",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "nxpdebugmbox  -f mcxn946 -i pyocd cmd erase \n",
      "  #   Interface   Id              Description                                                       \n",
      "----------------------------------------------------------------------------------------------------\n",
      "  0   PyOCD       3NMDBGL2DLIM2   NXP Semiconductors MCU-LINK FRDM-MCXN947 (r0E7) CMSIS-DAP V3.140  \n",
      "Mass flash erase succeeded\n",
      "nxpdebugmbox  -f mcxn946 -i pyocd cmd ispmode -m 0 \n",
      "  #   Interface   Id              Description                                                       \n",
      "----------------------------------------------------------------------------------------------------\n",
      "  0   PyOCD       3NMDBGL2DLIM2   NXP Semiconductors MCU-LINK FRDM-MCXN947 (r0E7) CMSIS-DAP V3.140  \n",
      "Entering into ISP mode succeeded\n",
      "nxpdevscan  \n",
      "-------- Connected NXP USB Devices --------\n",
      "\n",
      "LPCSIO - NXP Semiconductors\n",
      "Vendor ID: 0x1fc9\n",
      "Product ID: 0x0143\n",
      "Path: HID\\VID_1FC9&PID_0143&MI_04\\9&5D50897&0&0000\n",
      "Path Hash: 900a858e\n",
      "Name: \n",
      "Serial number: 3NMDBGL2DLIM2\n",
      "\n",
      "MCU-LINK NXP TRACE - NXP Semiconductors\n",
      "Vendor ID: 0x1fc9\n",
      "Product ID: 0x0143\n",
      "Path: HID\\VID_1FC9&PID_0143&MI_01\\9&176FAA15&0&0000\n",
      "Path Hash: 38fa47ea\n",
      "Name: \n",
      "Serial number: 3NMDBGL2DLIM2\n",
      "\n",
      "-------- Connected NXP UART Devices --------\n",
      "\n",
      "Port: COM116\n",
      "Type: mboot device\n",
      "\n",
      "-------- Connected NXP SIO Devices --------\n",
      "\n",
      "LIBUSBSIO - NXP Semiconductors, LPCSIO\n",
      "Vendor ID: 0x1fc9\n",
      "Product ID: 0x0143\n",
      "Path: HID\\VID_1FC9&PID_0143&MI_04\\9&5D50897&0&0000\n",
      "Path Hash: 900a858e\n",
      "Serial number: 3NMDBGL2DLIM2\n",
      "Interface number: 4\n",
      "Release number: 787\n",
      "\n",
      "-------- Connected NXP UUU Devices --------\n",
      "\n"
     ]
    }
   ],
   "source": [
    "# prepare the board so that there is no previous settings\n",
    "%! nxpdebugmbox $VERBOSITY -f $FAMILY -i $INTERFACE cmd erase\n",
    "# enter ISP mode\n",
    "%! nxpdebugmbox $VERBOSITY -f $FAMILY -i $INTERFACE cmd ispmode -m 0\n",
    "# check if the device is connected and detected by PC\n",
    "%! nxpdevscan $VERBOSITY"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 4,
   "id": "632e05d0",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "blhost  -p COM116 get-property 1 \n",
      "Response status = 0 (0x0) Success.\n",
      "Response word 1 = 1258488320 (0x4b030200)\n",
      "Current Version = K3.2.0\n",
      "blhost  -p COM116 get-property 17 \n",
      "Response status = 0 (0x0) Success.\n",
      "Response word 1 = 1520786085 (0x5aa55aa5)\n",
      "Response word 2 = 3 (0x3)\n",
      "Security State = UNSECURE\n"
     ]
    }
   ],
   "source": [
    "# choose USB or UART interface based on the result of nxpdevscan\n",
    "# USB = \"-u 0x1fc9,0x14f\"\n",
    "UART = \"-p COM116\"\n",
    "\n",
    "# check if the board responds in ISP mode\n",
    "%! blhost $VERBOSITY $UART get-property 1\n",
    "# Response word 2 for get-property 17 is LC_STATE.\n",
    "%! blhost $VERBOSITY $UART get-property 17"
   ]
  },
  {
   "attachments": {},
   "cell_type": "markdown",
   "id": "0047619a-aabf-4115-b9bb-f1f694cd1056",
   "metadata": {},
   "source": [
    "## 2. Generate RoT + Debug auth keys\n",
    "\n",
    "First we need to generate Root of Trust Keys (RoTKs)/Super Root Keys (SRKs), Debug Credential Key (DCK) and optionally Image Signing Key (ISK). Use  *nxpcrypto* app to generate secp256r1 keys (see [How-to-get-keys-using-nxpcrypto](../../crypto/keys.ipynb)).\n",
    "We will need by default create 4 RoTKs, 1 DCK and 1 ISK. At least one RoTK is mandatory for this MCU.\n",
    "\n",
    "The notebook is using pre-generated keys just for that example purposes from folder `_data/keys/ecc256` in root of all SPSDK examples.\n",
    "\n",
    "## 3. Generate debug credential file including its configuration file\n",
    "\n",
    "First we need to prepare the configuration file for `debug credential file` export. Let's begin by creating a template configuration file using the `nxpdebugmbox dat dc get-template` command. To simplify this example, we have already prepared that configuration, which can be found in the [./inputs/dc_config.yaml](./inputs/dc_config.yaml) file. Below, we'll compare the differences between the template and our customized example to highlight the additions we've made.\n",
    "\n",
    "Note: As is mentioned in introduction, the DC file should be created by owner of RoT credentials."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 5,
   "id": "77aa3a9a",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "nxpdebugmbox -f mcxn946 dat dc get-template -o workspace/dc_config.yaml --force \n",
      "The Debug Credentials template for mcxn946 has been saved into workspace/dc_config.yaml YAML file\n"
     ]
    },
    {
     "data": {
      "text/html": [
       "\n",
       "        \n",
       "        <style>\n",
       "            .yaml-diff { font-family: monospace; background-color: #f0f0f0; padding: 1em; border: 1px solid #c0c0c0; }\n",
       "            .yaml-key { color: #0000CC; font-weight: bold; }\n",
       "            .yaml-value { color: #006600; }\n",
       "            .yaml-commented-line { color: #008800; }\n",
       "            .yaml-list-item { color: #660066; }\n",
       "            .diff-removed { background-color: #ffaaaa; }\n",
       "            .diff-added { background-color: #aaffaa; }\n",
       "            .yaml-comment {\n",
       "                background-color: #FF8C00;\n",
       "                color: #000000;\n",
       "                border-radius: 50%;\n",
       "                padding: 0 0.3em;\n",
       "                margin-left: 0.5em;\n",
       "                font-size: 0.8em;\n",
       "                cursor: help;\n",
       "                font-weight: bold;\n",
       "                text-shadow: 1px 1px 1px rgba(255, 255, 255, 0.7);\n",
       "            }\n",
       "            #toggleButton_e7fee36e7375ce2e95dcb692dbb79cf2 {\n",
       "                background-color: #4CAF50;\n",
       "                border: none;\n",
       "                color: white;\n",
       "                padding: 10px 20px;\n",
       "                text-align: center;\n",
       "                text-decoration: none;\n",
       "                display: inline-block;\n",
       "                font-size: 16px;\n",
       "                margin: 4px 2px;\n",
       "                cursor: pointer;\n",
       "            }\n",
       "        </style>\n",
       "        \n",
       "        \n",
       "        <script>\n",
       "        function toggleView_e7fee36e7375ce2e95dcb692dbb79cf2() {\n",
       "            var diffView = document.getElementById('diffView_e7fee36e7375ce2e95dcb692dbb79cf2');\n",
       "            var userConfigView = document.getElementById('userConfigView_e7fee36e7375ce2e95dcb692dbb79cf2');\n",
       "            var button = document.getElementById('toggleButton_e7fee36e7375ce2e95dcb692dbb79cf2');\n",
       "\n",
       "            if (diffView.style.display === 'none' && userConfigView.style.display === 'none') {\n",
       "                diffView.style.display = 'block';\n",
       "                userConfigView.style.display = 'none';\n",
       "                button.textContent = 'Show User Config';\n",
       "            } else if (diffView.style.display === 'block') {\n",
       "                diffView.style.display = 'none';\n",
       "                userConfigView.style.display = 'block';\n",
       "                button.textContent = 'Hide';\n",
       "            } else {\n",
       "                diffView.style.display = 'none';\n",
       "                userConfigView.style.display = 'none';\n",
       "                button.textContent = 'Show Diff';\n",
       "            }\n",
       "        }\n",
       "        </script>\n",
       "        \n",
       "        <div class=\"yaml-diff-container\">\n",
       "          <h3>Configuration Differences</h3>\n",
       "          <button onclick=\"toggleView_e7fee36e7375ce2e95dcb692dbb79cf2()\" id=\"toggleButton_e7fee36e7375ce2e95dcb692dbb79cf2\">Show Diff</button>\n",
       "          \n",
       "        <a href=\"data:text/plain;base64,# Copyright 2024 NXP
#
# SPDX-License-Identifier: BSD-3-Clause
# ================================  Debug Credential file template for mcxn946 family.  ================================

# -------------------------------------------------------- Note --------------------------------------------------------

# Debug credential file has following binary structure:
#  ============================================
#  ============================================
#  ===              Version                 ===
#  ============================================
#  ===             Soc Class                ===
#  ============================================
#  ===                UUID                  ===
#  ============================================
#  ===    RoT Meta SHA256 of following:     ===
#  ===          RoT Key0 SHA256             ===
#  ===          RoT Key1 SHA256             ===
#  ===          RoT Key2 SHA256             ===
#  ===          RoT Key3 SHA256             ===
#  ============================================
#  ===        Debugger Key DCK (Pub):       ===
#  ===                                      ===
#  ============================================
#  ===              CC SOCU                 ===
#  ============================================
#  ===               CC VU                  ===
#  ============================================
#  ===                 CB                   ===
#  ============================================
#  ===            RoT Key (pub)             ===
#  ===                                      ===
#  ============================================
#  ============================================
#  ===       Signature of all block         ===
#  ===  SHA256 of whole block => Sign(RoTK) ===
#  ============================================
#  ============================================

#  ============================================
#  Debug Credential Signature
#  ============================================
#  There are two ways how sign the final DC data blob.

#  1. In case that you is available private pair for rot_meta with index rot_id just use first simple style
#  to use it by rotk key. As a second way to do same is use sign_provider (or signProvider - both are accepted) option
# with 'type=file'.

#  2. For case that Debug Credential files are generated in untrusted environment (without access to RoT private keys),
#  there is option to use plugin (example how to create own plugin is in: ./SPSDK/examples/dat/hsm/). The plugin
#  has simple interface that allows handle DC data blob into plugin with index of RoT meta public key to get back signed
#  DC image.

#  Those options are exclusive, so only one option could be used to sign the DC.

# ======================================================================================================================
#                                                 == General Options ==                                                 
# ======================================================================================================================
# ------------------------------===== The chip family name [Conditionally required] =====-------------------------------
# Description: NXP chip family identifier.
# Possible options: <k32w148, kw45b41z5, kw45b41z8, lpc55s04, lpc55s06, lpc55s14, lpc55s16, lpc55s26, lpc55s28,
# lpc55s36, lpc55s66, lpc55s69, mcxa132, mcxa133, mcxa142, mcxa143, mcxa144, mcxa145, mcxa146, mcxa152, mcxa153,
# mcxa154, mcxa155, mcxa156, mcxn235, mcxn236, mcxn546, mcxn547, mcxn946, mcxn947, mcxw716a, mcxw716c, mimx8ulp,
# mimx9131, mimx9352, mimx9596, mimxrt1181, mimxrt1182, mimxrt1187, mimxrt1189, mimxrt533s, mimxrt555s, mimxrt595s,
# mimxrt685s, mimxrt798s, nhs52s04, rw610, rw612>
family: mcxn946
# -----------------------------------------===== MCU revision [Optional] =====------------------------------------------
# Description: Revision of silicon. The 'latest' name, means most current revision.
# Possible options: <a0, a1, latest>
revision: latest
# ======================================================================================================================
#                                             == Debug Credential Content ==
# ======================================================================================================================
# ------------------------------------------===== Device UUID [Required] =====------------------------------------------
# Description: 128-bit IETF RFC4122 compliant non-sequential Universally Unique Identifier (UUID)
uuid: '00000000000000000000000000000000'
# -------------------------------------------===== SoC Usage [Required] =====-------------------------------------------
# Description: A CC (constraint) value that is a bit mask, and whose bits are used in an SoCC-specific manner. These
# bits are typically used for controlling which debug domains are accessed via the authentication protocol, but device-
# specific debug options can be managed in this way also.
cc_socu: '0x0FFF'
# -----------------------------------------===== Vendor Usage [Required] =====------------------------------------------
# Description: A CC (constraint) value that is opaque to the debug authentication protocol itself but which can be
# leveraged by vendors in product-specific ways.
cc_vu: 0
# ---------------------------------------===== Credential Beacon [Required] =====---------------------------------------
# Description: A value that is passed through the authentication protocol, which is not interpreted by the protocol but
# is instead made visible to the application being debugged. A credential beacon is associated with a DC and is
# therefore vendor/RoT-signed. An authentication beacon is provided and signed by the debugger during the authentication
# process.
cc_beacon: 0
# -----------------------------------------===== RoT meta-data [Required] =====-----------------------------------------
# Description: The RoT meta-data required by the device to corroborate; the ROTID sent in the DAC, the field in this DC,
# and any additional RoT state that is not stored within the device. This allows different RoT identification,
# management and revocation solutions to be handled.
rot_meta:
  - ../../_data/keys/ecc256/srk0_ecc256.pub
  - ../../_data/keys/ecc256/srk1_ecc256.pub
  - ../../_data/keys/ecc256/srk2_ecc256.pub
  - ../../_data/keys/ecc256/srk3_ecc256.pub
# ----------------------------------------===== RoT Identifier [Required] =====-----------------------------------------
# Description: RoTID allows the debugger to infer which RoT public key(s) are acceptable to the device. If the debugger
# cannot or does not provide such a credential, the authentication process will fail.
rot_id: 0
# -------------------------------------===== Debug Credential Key [Required] =====--------------------------------------
# Description: A user-owned key pair. The public part of the key is associated with a DC, the private part is held by
# the user and used to produce signatures during authentication.
dck: ../../_data/keys/ecc256/dck_ecc256.pub
# ----------------------------===== RoT signature private key [Conditionally required] =====----------------------------
# Description: Private key for the RoT meta chosen by rot_id to sign the image.
rotk: ../../_data/keys/ecc256/srk0_ecc256.pem
\" download=\"user_config.yaml\">\n",
       "            <button style=\"background-color: #4CAF50; border: none; color: white; padding: 10px 20px; text-align: center; text-decoration: none; display: inline-block; font-size: 16px; margin: 4px 2px; cursor: pointer;\">\n",
       "                Download Config\n",
       "            </button>\n",
       "        </a>\n",
       "        \n",
       "          <div id=\"diffView_e7fee36e7375ce2e95dcb692dbb79cf2\" class=\"yaml-diff\" style=\"display:none;\"><pre class=\"yaml-diff\"><span class=\"yaml-commented-line\"># ================================  Debug Credential file template for mcxn946 family.  ================================</span><br><span class=\"diff-removed\"></span><br><br><span class=\"yaml-commented-line\"># -------------------------------------------------------- Note --------------------------------------------------------</span><br><br><span class=\"yaml-commented-line\"># Debug credential file has following binary structure:</span><br><span class=\"yaml-commented-line\">#  ============================================</span><br><span class=\"yaml-commented-line\">#  ============================================</span><br><span class=\"yaml-commented-line\">#  ===              Version                 ===</span><br><span class=\"yaml-commented-line\">#  ============================================</span><br><span class=\"yaml-commented-line\">#  ===             Soc Class                ===</span><br><span class=\"yaml-commented-line\">#  ============================================</span><br><span class=\"yaml-commented-line\">#  ===                UUID                  ===</span><br><span class=\"yaml-commented-line\">#  ============================================</span><br><span class=\"yaml-commented-line\">#  ===    RoT Meta SHA256 of following:     ===</span><br><span class=\"yaml-commented-line\">#  ===          RoT Key0 SHA256             ===</span><br><span class=\"yaml-commented-line\">#  ===          RoT Key1 SHA256             ===</span><br><span class=\"yaml-commented-line\">#  ===          RoT Key2 SHA256             ===</span><br><span class=\"yaml-commented-line\">#  ===          RoT Key3 SHA256             ===</span><br><span class=\"yaml-commented-line\">#  ============================================</span><br><span class=\"yaml-commented-line\">#  ===        Debugger Key DCK (Pub):       ===</span><br><span class=\"yaml-commented-line\">#  ===                                      ===</span><br><span class=\"yaml-commented-line\">#  ============================================</span><br><span class=\"yaml-commented-line\">#  ===              CC SOCU                 ===</span><br><span class=\"yaml-commented-line\">#  ============================================</span><br><span class=\"yaml-commented-line\">#  ===               CC VU                  ===</span><br><span class=\"yaml-commented-line\">#  ============================================</span><br><span class=\"yaml-commented-line\">#  ===                 CB                   ===</span><br><span class=\"yaml-commented-line\">#  ============================================</span><br><span class=\"yaml-commented-line\">#  ===            RoT Key (pub)             ===</span><br><span class=\"yaml-commented-line\">#  ===                                      ===</span><br><span class=\"yaml-commented-line\">#  ============================================</span><br><span class=\"yaml-commented-line\">#  ============================================</span><br><span class=\"yaml-commented-line\">#  ===       Signature of all block         ===</span><br><span class=\"yaml-commented-line\">#  ===  SHA256 of whole block => Sign(RoTK) ===</span><br><span class=\"yaml-commented-line\">#  ============================================</span><br><span class=\"yaml-commented-line\">#  ============================================</span><br><br><span class=\"diff-removed\"></span><br><span class=\"yaml-commented-line\">#  ============================================</span><br><span class=\"yaml-commented-line\">#  Debug Credential Signature</span><br><span class=\"yaml-commented-line\">#  ============================================</span><br><span class=\"yaml-commented-line\">#  There are two ways how sign the final DC data blob.</span><br><br><span class=\"yaml-commented-line\">#  1. In case that you is available private pair for rot_meta with index rot_id just use first simple style</span><br><span class=\"yaml-commented-line\">#  to use it by rotk key. As a second way to do same is use sign_provider (or signProvider - both are accepted) option</span><br><span class=\"yaml-commented-line\"># with 'type=file'.</span><br><br><span class=\"yaml-commented-line\">#  2. For case that Debug Credential files are generated in untrusted environment (without access to RoT private keys),</span><br><span class=\"yaml-commented-line\">#  there is option to use plugin (example how to create own plugin is in: ./SPSDK/examples/dat/hsm/). The plugin</span><br><span class=\"yaml-commented-line\">#  has simple interface that allows handle DC data blob into plugin with index of RoT meta public key to get back signed</span><br><span class=\"yaml-commented-line\">#  DC image.</span><br><br><span class=\"yaml-commented-line\">#  Those options are exclusive, so only one option could be used to sign the DC.</span><br><span class=\"diff-removed\"></span><br><br><span class=\"yaml-commented-line\"># ======================================================================================================================</span><br><span class=\"yaml-commented-line\">#                                                 == General Options ==                                                 </span><br><span class=\"yaml-commented-line\"># ======================================================================================================================</span><br><span class=\"yaml-commented-line\"># ------------------------------===== The chip family name [Conditionally required] =====-------------------------------</span><br><span class=\"yaml-commented-line\"># Description: NXP chip family identifier.</span><br><span class=\"yaml-commented-line\"># Possible options: <k32w148, kw45b41z5, kw45b41z8, lpc55s04, lpc55s06, lpc55s14, lpc55s16, lpc55s26, lpc55s28,</span><br><span class=\"yaml-commented-line\"># lpc55s36, lpc55s66, lpc55s69, mcxa132, mcxa133, mcxa142, mcxa143, mcxa144, mcxa145, mcxa146, mcxa152, mcxa153,</span><br><span class=\"yaml-commented-line\"># mcxa154, mcxa155, mcxa156, mcxn235, mcxn236, mcxn546, mcxn547, mcxn946, mcxn947, mcxw716a, mcxw716c, mimx8ulp,</span><br><span class=\"yaml-commented-line\"># mimx9131, mimx9352, mimx9596, mimxrt1181, mimxrt1182, mimxrt1187, mimxrt1189, mimxrt533s, mimxrt555s, mimxrt595s,</span><br><span class=\"yaml-commented-line\"># mimxrt685s, mimxrt798s, nhs52s04, rw610, rw612></span><br><span class=\"yaml-key\">family</span>: <span class=\"yaml-value\">mcxn946</span><br><span class=\"yaml-commented-line\"># -----------------------------------------===== MCU revision [Optional] =====------------------------------------------</span><br><span class=\"yaml-commented-line\"># Description: Revision of silicon. The 'latest' name, means most current revision.</span><br><span class=\"yaml-commented-line\"># Possible options: <a0, a1, latest></span><br><span class=\"yaml-key\">revision</span>: <span class=\"yaml-value\">latest</span><br><span class=\"yaml-commented-line\"># ======================================================================================================================</span><br><span class=\"yaml-commented-line\">#                                             == Debug Credential Content ==                                            </span><br><span class=\"yaml-commented-line\"># ======================================================================================================================</span><br><span class=\"yaml-commented-line\"># ------------------------------------------===== Device UUID [Required] =====------------------------------------------</span><br><span class=\"yaml-commented-line\"># Description: 128-bit IETF RFC4122 compliant non-sequential Universally Unique Identifier (UUID)</span><br><span class=\"yaml-key\">uuid</span>: <span class=\"yaml-value\">'00000000000000000000000000000000'</span> <span style=\"background-color: #FFFF00; border-radius:\n",
       "5px; padding: 2px 6px; margin-left: 5px; font-size: 0.8em;\">Kept as zero value to enable this DC file works for all devices with this RoT</span><br><span class=\"yaml-commented-line\"># -------------------------------------------===== SoC Usage [Required] =====-------------------------------------------</span><br><span class=\"yaml-commented-line\"># Description: A CC (constraint) value that is a bit mask, and whose bits are used in an SoCC-specific manner. These</span><br><span class=\"yaml-commented-line\"># bits are typically used for controlling which debug domains are accessed via the authentication protocol, but device-</span><br><span class=\"yaml-commented-line\"># specific debug options can be managed in this way also.</span><br><span class=\"yaml-key\">cc_socu</span>: <span class=\"yaml-value\">'0x0FFF'</span> <span style=\"background-color: #FFFF00; border-radius: 5px; padding: 2px 6px;\n",
       "margin-left: 5px; font-size: 0.8em;\">Kept on value 0x0FFF to set everything open. For more info about this value check the documentation</span><br><span class=\"yaml-commented-line\"># -----------------------------------------===== Vendor Usage [Required] =====------------------------------------------</span><br><span class=\"yaml-commented-line\"># Description: A CC (constraint) value that is opaque to the debug authentication protocol itself but which can be</span><br><span class=\"yaml-commented-line\"># leveraged by vendors in product-specific ways.</span><br><span class=\"yaml-key\">cc_vu</span>: <span class=\"yaml-value\">0</span><br><span class=\"yaml-commented-line\"># ---------------------------------------===== Credential Beacon [Required] =====---------------------------------------</span><br><span class=\"yaml-commented-line\"># Description: A value that is passed through the authentication protocol, which is not interpreted by the protocol but</span><br><span class=\"yaml-commented-line\"># is instead made visible to the application being debugged. A credential beacon is associated with a DC and is</span><br><span class=\"yaml-commented-line\"># therefore vendor/RoT-signed. An authentication beacon is provided and signed by the debugger during the authentication</span><br><span class=\"yaml-commented-line\"># process.</span><br><span class=\"yaml-key\">cc_beacon</span>: <span class=\"yaml-value\">0</span> <span style=\"background-color: #FFFF00; border-radius: 5px; padding: 2px 6px; margin-\n",
       "left: 5px; font-size: 0.8em;\">We keep the cc beacon on value zero, it's enough for example purposes</span><br><span class=\"yaml-commented-line\"># -----------------------------------------===== RoT meta-data [Required] =====-----------------------------------------</span><br><span class=\"yaml-commented-line\"># Description: The RoT meta-data required by the device to corroborate; the ROTID sent in the DAC, the field in this DC,</span><br><span class=\"yaml-commented-line\"># and any additional RoT state that is not stored within the device. This allows different RoT identification,</span><br><span class=\"yaml-commented-line\"># management and revocation solutions to be handled.</span><br><span class=\"yaml-key\">rot_meta</span>: <span style=\"background-color: #FFFF00; border-radius: 5px; padding: 2px 6px; margin-left: 5px; font-size:\n",
       "0.8em;\">Updated Root Of Trust public keys to used in our example</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">  - </span>./rotk0.pub</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">  - </span>./rotk1.pub</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">  - </span>./rotk2.pub</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">  - </span>./rotk3.pub</span><br><span class=\"diff-added\"><span class=\"yaml-key\">  - </span>../../_data/keys/ecc256/srk0_ecc256.pub</span><br><span class=\"diff-added\"><span class=\"yaml-key\">  - </span>../../_data/keys/ecc256/srk1_ecc256.pub</span><br><span class=\"diff-added\"><span class=\"yaml-key\">  - </span>../../_data/keys/ecc256/srk2_ecc256.pub</span><br><span class=\"diff-added\"><span class=\"yaml-key\">  - </span>../../_data/keys/ecc256/srk3_ecc256.pub</span><br><span class=\"yaml-commented-line\"># ----------------------------------------===== RoT Identifier [Required] =====-----------------------------------------</span><br><span class=\"yaml-commented-line\"># Description: RoTID allows the debugger to infer which RoT public key(s) are acceptable to the device. If the debugger</span><br><span class=\"yaml-commented-line\"># cannot or does not provide such a credential, the authentication process will fail.</span><br><span class=\"yaml-key\">rot_id</span>: <span class=\"yaml-value\">0</span> <span style=\"background-color: #FFFF00; border-radius: 5px; padding: 2px 6px; margin-\n",
       "left: 5px; font-size: 0.8em;\">We keep it same because in our example the private key to sign whole DC file has been chooses with index 0</span><br><span class=\"yaml-commented-line\"># -------------------------------------===== Debug Credential Key [Required] =====--------------------------------------</span><br><span class=\"yaml-commented-line\"># Description: A user-owned key pair. The public part of the key is associated with a DC, the private part is held by</span><br><span class=\"yaml-commented-line\"># the user and used to produce signatures during authentication.</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">dck</span>: <span class=\"yaml-value\">dck.pub</span> <span style=\"background-color: #FFFF00; border-radius: 5px; padding: 2px 6px; margin-\n",
       "left: 5px; font-size: 0.8em;\">Updated Debug Credential public key to used in our example</span></span><br><span class=\"diff-added\"><span class=\"yaml-key\">dck</span>: <span class=\"yaml-value\">../../_data/keys/ecc256/dck_ecc256.pub</span></span><br><span class=\"yaml-commented-line\"># ----------------------------===== RoT signature private key [Conditionally required] =====----------------------------</span><br><span class=\"yaml-commented-line\"># Description: Private key for the RoT meta chosen by rot_id to sign the image.</span><br><span class=\"diff-added\"><span class=\"yaml-key\">rotk</span>: <span class=\"yaml-value\">../../_data/keys/ecc256/srk0_ecc256.pem</span></span><br><span class=\"diff-removed\"><span class=\"yaml-key\">rotk</span>: <span class=\"yaml-value\">rotk0.pem</span> <span style=\"background-color: #FFFF00; border-radius: 5px; padding: 2px 6px;\n",
       "margin-left: 5px; font-size: 0.8em;\">Add path to private key file for signing used in our example</span></span><br><span class=\"yaml-commented-line\"># -------------------------------===== Signature Provider [Conditionally required] =====--------------------------------</span><br><span class=\"yaml-commented-line\"># Description: Signature provider configuration in format 'type=<identifier>;key_number=<value>'.</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">sign_provider</span>: <span class=\"yaml-value\">type=sasp;key_number=0</span></span><br></pre></div>\n",
       "          <div id=\"userConfigView_e7fee36e7375ce2e95dcb692dbb79cf2\" class=\"yaml-diff\" style=\"display:none;\"><pre class=\"yaml-diff\"><span class=\"yaml-commented-line\"># Copyright 2024 NXP</span><br><span class=\"yaml-commented-line\">#</span><br><span class=\"yaml-commented-line\"># SPDX-License-Identifier: BSD-3-Clause</span><br><span class=\"yaml-commented-line\"># ================================  Debug Credential file template for mcxn946 family.  ================================</span><br><br><span class=\"yaml-commented-line\"># -------------------------------------------------------- Note --------------------------------------------------------</span><br><br><span class=\"yaml-commented-line\"># Debug credential file has following binary structure:</span><br><span class=\"yaml-commented-line\">#  ============================================</span><br><span class=\"yaml-commented-line\">#  ============================================</span><br><span class=\"yaml-commented-line\">#  ===              Version                 ===</span><br><span class=\"yaml-commented-line\">#  ============================================</span><br><span class=\"yaml-commented-line\">#  ===             Soc Class                ===</span><br><span class=\"yaml-commented-line\">#  ============================================</span><br><span class=\"yaml-commented-line\">#  ===                UUID                  ===</span><br><span class=\"yaml-commented-line\">#  ============================================</span><br><span class=\"yaml-commented-line\">#  ===    RoT Meta SHA256 of following:     ===</span><br><span class=\"yaml-commented-line\">#  ===          RoT Key0 SHA256             ===</span><br><span class=\"yaml-commented-line\">#  ===          RoT Key1 SHA256             ===</span><br><span class=\"yaml-commented-line\">#  ===          RoT Key2 SHA256             ===</span><br><span class=\"yaml-commented-line\">#  ===          RoT Key3 SHA256             ===</span><br><span class=\"yaml-commented-line\">#  ============================================</span><br><span class=\"yaml-commented-line\">#  ===        Debugger Key DCK (Pub):       ===</span><br><span class=\"yaml-commented-line\">#  ===                                      ===</span><br><span class=\"yaml-commented-line\">#  ============================================</span><br><span class=\"yaml-commented-line\">#  ===              CC SOCU                 ===</span><br><span class=\"yaml-commented-line\">#  ============================================</span><br><span class=\"yaml-commented-line\">#  ===               CC VU                  ===</span><br><span class=\"yaml-commented-line\">#  ============================================</span><br><span class=\"yaml-commented-line\">#  ===                 CB                   ===</span><br><span class=\"yaml-commented-line\">#  ============================================</span><br><span class=\"yaml-commented-line\">#  ===            RoT Key (pub)             ===</span><br><span class=\"yaml-commented-line\">#  ===                                      ===</span><br><span class=\"yaml-commented-line\">#  ============================================</span><br><span class=\"yaml-commented-line\">#  ============================================</span><br><span class=\"yaml-commented-line\">#  ===       Signature of all block         ===</span><br><span class=\"yaml-commented-line\">#  ===  SHA256 of whole block => Sign(RoTK) ===</span><br><span class=\"yaml-commented-line\">#  ============================================</span><br><span class=\"yaml-commented-line\">#  ============================================</span><br><br><span class=\"yaml-commented-line\">#  ============================================</span><br><span class=\"yaml-commented-line\">#  Debug Credential Signature</span><br><span class=\"yaml-commented-line\">#  ============================================</span><br><span class=\"yaml-commented-line\">#  There are two ways how sign the final DC data blob.</span><br><br><span class=\"yaml-commented-line\">#  1. In case that you is available private pair for rot_meta with index rot_id just use first simple style</span><br><span class=\"yaml-commented-line\">#  to use it by rotk key. As a second way to do same is use sign_provider (or signProvider - both are accepted) option</span><br><span class=\"yaml-commented-line\"># with 'type=file'.</span><br><br><span class=\"yaml-commented-line\">#  2. For case that Debug Credential files are generated in untrusted environment (without access to RoT private keys),</span><br><span class=\"yaml-commented-line\">#  there is option to use plugin (example how to create own plugin is in: ./SPSDK/examples/dat/hsm/). The plugin</span><br><span class=\"yaml-commented-line\">#  has simple interface that allows handle DC data blob into plugin with index of RoT meta public key to get back signed</span><br><span class=\"yaml-commented-line\">#  DC image.</span><br><br><span class=\"yaml-commented-line\">#  Those options are exclusive, so only one option could be used to sign the DC.</span><br><br><span class=\"yaml-commented-line\"># ======================================================================================================================</span><br><span class=\"yaml-commented-line\">#                                                 == General Options ==                                                 </span><br><span class=\"yaml-commented-line\"># ======================================================================================================================</span><br><span class=\"yaml-commented-line\"># ------------------------------===== The chip family name [Conditionally required] =====-------------------------------</span><br><span class=\"yaml-commented-line\"># Description: NXP chip family identifier.</span><br><span class=\"yaml-commented-line\"># Possible options: <k32w148, kw45b41z5, kw45b41z8, lpc55s04, lpc55s06, lpc55s14, lpc55s16, lpc55s26, lpc55s28,</span><br><span class=\"yaml-commented-line\"># lpc55s36, lpc55s66, lpc55s69, mcxa132, mcxa133, mcxa142, mcxa143, mcxa144, mcxa145, mcxa146, mcxa152, mcxa153,</span><br><span class=\"yaml-commented-line\"># mcxa154, mcxa155, mcxa156, mcxn235, mcxn236, mcxn546, mcxn547, mcxn946, mcxn947, mcxw716a, mcxw716c, mimx8ulp,</span><br><span class=\"yaml-commented-line\"># mimx9131, mimx9352, mimx9596, mimxrt1181, mimxrt1182, mimxrt1187, mimxrt1189, mimxrt533s, mimxrt555s, mimxrt595s,</span><br><span class=\"yaml-commented-line\"># mimxrt685s, mimxrt798s, nhs52s04, rw610, rw612></span><br><span class=\"yaml-key\">family</span>: <span class=\"yaml-value\">mcxn946</span><br><span class=\"yaml-commented-line\"># -----------------------------------------===== MCU revision [Optional] =====------------------------------------------</span><br><span class=\"yaml-commented-line\"># Description: Revision of silicon. The 'latest' name, means most current revision.</span><br><span class=\"yaml-commented-line\"># Possible options: <a0, a1, latest></span><br><span class=\"yaml-key\">revision</span>: <span class=\"yaml-value\">latest</span><br><span class=\"yaml-commented-line\"># ======================================================================================================================</span><br><span class=\"yaml-commented-line\">#                                             == Debug Credential Content ==</span><br><span class=\"yaml-commented-line\"># ======================================================================================================================</span><br><span class=\"yaml-commented-line\"># ------------------------------------------===== Device UUID [Required] =====------------------------------------------</span><br><span class=\"yaml-commented-line\"># Description: 128-bit IETF RFC4122 compliant non-sequential Universally Unique Identifier (UUID)</span><br><span class=\"yaml-key\">uuid</span>: <span class=\"yaml-value\">'00000000000000000000000000000000'</span> <span style=\"background-color: #FFFF00; border-radius:\n",
       "5px; padding: 2px 6px; margin-left: 5px; font-size: 0.8em;\">Kept as zero value to enable this DC file works for all devices with this RoT</span><br><span class=\"yaml-commented-line\"># -------------------------------------------===== SoC Usage [Required] =====-------------------------------------------</span><br><span class=\"yaml-commented-line\"># Description: A CC (constraint) value that is a bit mask, and whose bits are used in an SoCC-specific manner. These</span><br><span class=\"yaml-commented-line\"># bits are typically used for controlling which debug domains are accessed via the authentication protocol, but device-</span><br><span class=\"yaml-commented-line\"># specific debug options can be managed in this way also.</span><br><span class=\"yaml-key\">cc_socu</span>: <span class=\"yaml-value\">'0x0FFF'</span> <span style=\"background-color: #FFFF00; border-radius: 5px; padding: 2px 6px;\n",
       "margin-left: 5px; font-size: 0.8em;\">Kept on value 0x0FFF to set everything open. For more info about this value check the documentation</span><br><span class=\"yaml-commented-line\"># -----------------------------------------===== Vendor Usage [Required] =====------------------------------------------</span><br><span class=\"yaml-commented-line\"># Description: A CC (constraint) value that is opaque to the debug authentication protocol itself but which can be</span><br><span class=\"yaml-commented-line\"># leveraged by vendors in product-specific ways.</span><br><span class=\"yaml-key\">cc_vu</span>: <span class=\"yaml-value\">0</span><br><span class=\"yaml-commented-line\"># ---------------------------------------===== Credential Beacon [Required] =====---------------------------------------</span><br><span class=\"yaml-commented-line\"># Description: A value that is passed through the authentication protocol, which is not interpreted by the protocol but</span><br><span class=\"yaml-commented-line\"># is instead made visible to the application being debugged. A credential beacon is associated with a DC and is</span><br><span class=\"yaml-commented-line\"># therefore vendor/RoT-signed. An authentication beacon is provided and signed by the debugger during the authentication</span><br><span class=\"yaml-commented-line\"># process.</span><br><span class=\"yaml-key\">cc_beacon</span>: <span class=\"yaml-value\">0</span> <span style=\"background-color: #FFFF00; border-radius: 5px; padding: 2px 6px; margin-\n",
       "left: 5px; font-size: 0.8em;\">We keep the cc beacon on value zero, it's enough for example purposes</span><br><span class=\"yaml-commented-line\"># -----------------------------------------===== RoT meta-data [Required] =====-----------------------------------------</span><br><span class=\"yaml-commented-line\"># Description: The RoT meta-data required by the device to corroborate; the ROTID sent in the DAC, the field in this DC,</span><br><span class=\"yaml-commented-line\"># and any additional RoT state that is not stored within the device. This allows different RoT identification,</span><br><span class=\"yaml-commented-line\"># management and revocation solutions to be handled.</span><br><span class=\"yaml-key\">rot_meta</span>: <span style=\"background-color: #FFFF00; border-radius: 5px; padding: 2px 6px; margin-left: 5px; font-size:\n",
       "0.8em;\">Updated Root Of Trust public keys to used in our example</span><br><span class=\"yaml-key\">  - </span>../../_data/keys/ecc256/srk0_ecc256.pub<br><span class=\"yaml-key\">  - </span>../../_data/keys/ecc256/srk1_ecc256.pub<br><span class=\"yaml-key\">  - </span>../../_data/keys/ecc256/srk2_ecc256.pub<br><span class=\"yaml-key\">  - </span>../../_data/keys/ecc256/srk3_ecc256.pub<br><span class=\"yaml-commented-line\"># ----------------------------------------===== RoT Identifier [Required] =====-----------------------------------------</span><br><span class=\"yaml-commented-line\"># Description: RoTID allows the debugger to infer which RoT public key(s) are acceptable to the device. If the debugger</span><br><span class=\"yaml-commented-line\"># cannot or does not provide such a credential, the authentication process will fail.</span><br><span class=\"yaml-key\">rot_id</span>: <span class=\"yaml-value\">0</span> <span style=\"background-color: #FFFF00; border-radius: 5px; padding: 2px 6px; margin-\n",
       "left: 5px; font-size: 0.8em;\">We keep it same because in our example the private key to sign whole DC file has been chooses with index 0</span><br><span class=\"yaml-commented-line\"># -------------------------------------===== Debug Credential Key [Required] =====--------------------------------------</span><br><span class=\"yaml-commented-line\"># Description: A user-owned key pair. The public part of the key is associated with a DC, the private part is held by</span><br><span class=\"yaml-commented-line\"># the user and used to produce signatures during authentication.</span><br><span class=\"yaml-key\">dck</span>: <span class=\"yaml-value\">../../_data/keys/ecc256/dck_ecc256.pub</span> <span style=\"background-color: #FFFF00; border-radius:\n",
       "5px; padding: 2px 6px; margin-left: 5px; font-size: 0.8em;\">Updated Debug Credential public key to used in our example</span><br><span class=\"yaml-commented-line\"># ----------------------------===== RoT signature private key [Conditionally required] =====----------------------------</span><br><span class=\"yaml-commented-line\"># Description: Private key for the RoT meta chosen by rot_id to sign the image.</span><br><span class=\"yaml-key\">rotk</span>: <span class=\"yaml-value\">../../_data/keys/ecc256/srk0_ecc256.pem</span> <span style=\"background-color: #FFFF00; border-\n",
       "radius: 5px; padding: 2px 6px; margin-left: 5px; font-size: 0.8em;\">Add path to private key file for signing used in our example</span><br></pre></div>\n",
       "        </div>\n",
       "        "
      ],
      "text/plain": [
       "<IPython.core.display.HTML object>"
      ]
     },
     "execution_count": 5,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "# Get difference of template and user YAML configuration\n",
    "YamlDiffWidget(\"inputs/dc_config.diffc\").html"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "184384ed",
   "metadata": {},
   "source": [
    "Now we generate dc file based on yaml configuration."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 6,
   "id": "60c27a5f-a4b0-49f2-b375-c01e7afebab0",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "nxpdebugmbox  -f mcxn946 dat dc export -c inputs/dc_config.yaml -o workspace/debug_auth.dc --force \n",
      "RKTH: e2cca7cf09a45d2f1942969fda1c68ecaad78fad416d143292dad2f618291ddd\n",
      "Creating Debug credential file succeeded\n"
     ]
    }
   ],
   "source": [
    "DC_FILE_PATH = WORKSPACE + \"debug_auth.dc\"\n",
    "%! nxpdebugmbox $VERBOSITY -f $FAMILY dat dc export -c $DC_CONFIG -o $DC_FILE_PATH --force"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "14d0e89b",
   "metadata": {},
   "source": [
    "## 4. Generate debug authentication configuration file\n",
    "\n",
    "In advance we will prepare the configuration file for debug authentication procedure itself. Let's begin again by creating a template configuration file using the `nxpdebugmbox dat get-template` command. To simplify this example, we have already prepared that configuration, which can be found in the [./inputs/dat_config.yaml](./inputs/dat_config.yaml) file. Below, we'll compare the differences between the template and our customized example to highlight the additions we've made."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 7,
   "id": "fd805a2e",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "nxpdebugmbox -f mcxn946 dat get-template -o workspace/dat_config.yaml --force \n",
      "Creating workspace/dat_config.yaml template file.\n"
     ]
    },
    {
     "data": {
      "text/html": [
       "\n",
       "        \n",
       "        <style>\n",
       "            .yaml-diff { font-family: monospace; background-color: #f0f0f0; padding: 1em; border: 1px solid #c0c0c0; }\n",
       "            .yaml-key { color: #0000CC; font-weight: bold; }\n",
       "            .yaml-value { color: #006600; }\n",
       "            .yaml-commented-line { color: #008800; }\n",
       "            .yaml-list-item { color: #660066; }\n",
       "            .diff-removed { background-color: #ffaaaa; }\n",
       "            .diff-added { background-color: #aaffaa; }\n",
       "            .yaml-comment {\n",
       "                background-color: #FF8C00;\n",
       "                color: #000000;\n",
       "                border-radius: 50%;\n",
       "                padding: 0 0.3em;\n",
       "                margin-left: 0.5em;\n",
       "                font-size: 0.8em;\n",
       "                cursor: help;\n",
       "                font-weight: bold;\n",
       "                text-shadow: 1px 1px 1px rgba(255, 255, 255, 0.7);\n",
       "            }\n",
       "            #toggleButton_9f65ec74d0bbaeba32215abf43796c7a {\n",
       "                background-color: #4CAF50;\n",
       "                border: none;\n",
       "                color: white;\n",
       "                padding: 10px 20px;\n",
       "                text-align: center;\n",
       "                text-decoration: none;\n",
       "                display: inline-block;\n",
       "                font-size: 16px;\n",
       "                margin: 4px 2px;\n",
       "                cursor: pointer;\n",
       "            }\n",
       "        </style>\n",
       "        \n",
       "        \n",
       "        <script>\n",
       "        function toggleView_9f65ec74d0bbaeba32215abf43796c7a() {\n",
       "            var diffView = document.getElementById('diffView_9f65ec74d0bbaeba32215abf43796c7a');\n",
       "            var userConfigView = document.getElementById('userConfigView_9f65ec74d0bbaeba32215abf43796c7a');\n",
       "            var button = document.getElementById('toggleButton_9f65ec74d0bbaeba32215abf43796c7a');\n",
       "\n",
       "            if (diffView.style.display === 'none' && userConfigView.style.display === 'none') {\n",
       "                diffView.style.display = 'block';\n",
       "                userConfigView.style.display = 'none';\n",
       "                button.textContent = 'Show User Config';\n",
       "            } else if (diffView.style.display === 'block') {\n",
       "                diffView.style.display = 'none';\n",
       "                userConfigView.style.display = 'block';\n",
       "                button.textContent = 'Hide';\n",
       "            } else {\n",
       "                diffView.style.display = 'none';\n",
       "                userConfigView.style.display = 'none';\n",
       "                button.textContent = 'Show Diff';\n",
       "            }\n",
       "        }\n",
       "        </script>\n",
       "        \n",
       "        <div class=\"yaml-diff-container\">\n",
       "          <h3>Configuration Differences</h3>\n",
       "          <button onclick=\"toggleView_9f65ec74d0bbaeba32215abf43796c7a()\" id=\"toggleButton_9f65ec74d0bbaeba32215abf43796c7a\">Show Diff</button>\n",
       "          \n",
       "        <a href=\"data:text/plain;base64,IyBDb3B5cmlnaHQgMjAyNCBOWFAKIwojIFNQRFgtTGljZW5zZS1JZGVudGlmaWVyOiBCU0QtMy1DbGF1c2UKIyA9PT09PT09PT09PT09PT09PT09PT09PT09PT09PSAgRGVidWcgQXV0aGVudGljYXRpb24gQ29uZmlndXJhdGlvbiB0ZW1wbGF0ZSBmb3IgbWN4bjk0Ni4gID09PT09PT09PT09PT09PT09PT09PT09PT09PT09CgojID09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT0KIyAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICA9PSBHZW5lcmFsIE9wdGlvbnMgPT0KIyA9PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09CiMgLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLT09PT09IFRoZSBjaGlwIGZhbWlseSBuYW1lIFtSZXF1aXJlZF0gPT09PT0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLQojIERlc2NyaXB0aW9uOiBOWFAgY2hpcCBmYW1pbHkgaWRlbnRpZmllci4KZmFtaWx5OiBtY3huOTQ2CiMgLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS09PT09PSBNQ1UgcmV2aXNpb24gW09wdGlvbmFsXSA9PT09PS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLQojIERlc2NyaXB0aW9uOiBSZXZpc2lvbiBvZiBzaWxpY29uLiBUaGUgJ2xhdGVzdCcgbmFtZSwgbWVhbnMgbW9zdCBjdXJyZW50IHJldmlzaW9uLgpyZXZpc2lvbjogbGF0ZXN0CiMgPT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PQojICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgID09IERlYnVnIEF1dGhlbnRpY2F0aW9uIENvbnRlbnQgPT0KIyA9PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09CiMgLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLT09PT09IERlYnVnIENyZWRlbnRpYWwgQ2VydGlmaWNhdGUgZmlsZSBbUmVxdWlyZWRdID09PT09LS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLQojIERlc2NyaXB0aW9uOiBBIGRlYnVnIGNyZWRlbnRpYWwgYmluYXJ5IGZpbGUgcHJvdmlkZWQgYnkgb3duZXIgb2YgUm9vdCBLZXlzLiBUaGUgZmlsZSBjb3VsZCBiZSBjcmVhdGVkIGJ5ICdkYycgZ3JvdXAgb2YKIyBjb21tYW5kcy4KY2VydGlmaWNhdGU6IC4vd29ya3NwYWNlL2RlYnVnX2F1dGguZGMKIyAtLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tPT09PT0gQXV0aGVudGljYXRpb24gYmVhY29uIFtSZXF1aXJlZF0gPT09PT0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tCiMgRGVzY3JpcHRpb246IERlYnVnIGF1dGhlbnRpY2F0aW9uIHByb2Nlc3MgY2FuIGJlIGV4dGVuZGVkIHdpdGggYmVhY29ucy4gREVCVUdfQVVUSF9CRUFDT04gKHRoaXMgZmllbGQpIGNvbnRhaW4KIyBpbmZvcm1hdGlvbiBmcm9tIGRlYnVnIGF1dGhlbnRpY2F0aW9uIGFmdGVyIGRlYnVnZ2VyIGlzIHN1Y2Nlc3NmdWxseSBhdXRoZW50aWNhdGVkLiBUaGlzIHJlZ2lzdGVyIGNvbnRhaW4gZGF0YSBmcm9tCiMgQXV0aGVudGljYXRpb24gYmVhY29uIFszMToxNl0gd2hpY2ggaXMgZGVmaW5lZCBkdXJpbmcgYXV0aGVudGljYXRpb24gc2Vzc2lvbiBhbmQgQ3JlZGVudGlhbCBiZWFjb24gWzE1OjBdIHdoaWNoIGlzCiMgZGVmaW5lZCBvbiBSb1Qga2V5cyBvd25lciBzaWRlIGR1cmluZyBkZWJ1ZyBjcmVkZW50aWFsIGZpbGUgZ2VuZXJhdGlvbiBhbmQgc2lnbmluZy4gV2hlbiBjcmVkZW50aWFsIGJlYWNvbiBub24temVybwojIHZhbHVlIGlzIHVzZWQgaW4gdGhpcyBmaWVsZCwgUk9NIGRlZmVycyBvcGVuaW5nIGRlYnVnIGFjY2VzcyB0byB1c2VyIGFwcGxpY2F0aW9uLiBUaGUgcmVzdWx0IG9mIHRoZSBhdXRoZW50aWNhdGlvbgojIHByb2Nlc3MgaXMgd3JpdHRlbiB0byBEQkdfRkVBVFVSRVMgcmVnaXN0ZXIgd2hpbGUgdGhlIHVzZXIgYXBwbGljYXRpb24gYWZ0ZXIgZG9pbmcgaXRzIGV4dGVuZGVkIHByb2Nlc3NpbmcsIHN1Y2ggYXMKIyBjbGVhbi11cCBvZiBjcml0aWNhbCBrZXlzIGFuZCBzZWNyZXRzLCBzaG91bGQgY29weSB0aGUgdmFsdWUgdG8gREJHX0ZFQVRVUkVTX0RQIHJlZ2lzdGVyIHRvIGVuYWJsZSB0aGUgZGVidWcgYWNjZXNzLgpiZWFjb246IDEKIyAtLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tPT09PT0gS2V5cyBzZXQgW09wdGlvbmFsXSA9PT09PS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tCiMgRGVzY3JpcHRpb246IFNlbGVjdGlvbiBvZiBrZXlzIG9yaWdpbi4KIyBQb3NzaWJsZSBvcHRpb25zOiA8b2VtLCBueHA+CnNya19zZXQ6IG9lbQojIC0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS09PT09PSBEQ0sgc2lnbmF0dXJlIHByaXZhdGUga2V5IFtDb25kaXRpb25hbGx5IHJlcXVpcmVkXSA9PT09PS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0KIyBEZXNjcmlwdGlvbjogUHJpdmF0ZSBrZXkgdGhhdCBtYXRjaCB0aGUgcHVibGljIGtleSBpbiBkZWJ1ZyBjcmVkZW50aWFsIGZpbGUsIHRvIHNpZ24gRGVidWcgQXV0aGVudGljYXRpb24gcmVzcG9uc2UuCmRja19wcml2YXRlX2tleTogLi4vLi4vX2RhdGEva2V5cy9lY2MyNTYvZGNrX2VjYzI1Ni5wZW0K\" download=\"user_config.yaml\">\n",
       "            <button style=\"background-color: #4CAF50; border: none; color: white; padding: 10px 20px; text-align: center; text-decoration: none; display: inline-block; font-size: 16px; margin: 4px 2px; cursor: pointer;\">\n",
       "                Download Config\n",
       "            </button>\n",
       "        </a>\n",
       "        \n",
       "          <div id=\"diffView_9f65ec74d0bbaeba32215abf43796c7a\" class=\"yaml-diff\" style=\"display:none;\"><pre class=\"yaml-diff\"><span class=\"yaml-commented-line\"># =============================  Debug Authentication Configuration template for mcxn946.  =============================</span><br><br><span class=\"yaml-commented-line\"># ======================================================================================================================</span><br><span class=\"yaml-commented-line\">#                                                 == General Options ==                                                 </span><br><span class=\"yaml-commented-line\"># ======================================================================================================================</span><br><span class=\"yaml-commented-line\"># -------------------------------------===== The chip family name [Required] =====--------------------------------------</span><br><span class=\"yaml-commented-line\"># Description: NXP chip family identifier.</span><br><span class=\"yaml-key\">family</span>: <span class=\"yaml-value\">mcxn946</span><br><span class=\"yaml-commented-line\"># -----------------------------------------===== MCU revision [Optional] =====------------------------------------------</span><br><span class=\"yaml-commented-line\"># Description: Revision of silicon. The 'latest' name, means most current revision.</span><br><span class=\"yaml-key\">revision</span>: <span class=\"yaml-value\">latest</span><br><span class=\"yaml-commented-line\"># ======================================================================================================================</span><br><span class=\"yaml-commented-line\">#                                           == Debug Authentication Content ==                                          </span><br><span class=\"yaml-commented-line\"># ======================================================================================================================</span><br><span class=\"yaml-commented-line\"># -------------------------------===== Debug Credential Certificate file [Required] =====-------------------------------</span><br><span class=\"yaml-commented-line\"># Description: A debug credential binary file provided by owner of Root Keys. The file could be created by 'dc' group of</span><br><span class=\"yaml-commented-line\"># commands.</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">certificate</span>: <span class=\"yaml-value\">dc.bin</span> <span style=\"background-color: #FFFF00; border-radius: 5px; padding: 2px 6px;\n",
       "margin-left: 5px; font-size: 0.8em;\">Path to debug credential certificate (that we created in previous step)</span></span><br><span class=\"diff-added\"><span class=\"yaml-key\">certificate</span>: <span class=\"yaml-value\">./workspace/debug_auth.dc</span></span><br><span class=\"yaml-commented-line\"># -------------------------------------===== Authentication beacon [Required] =====-------------------------------------</span><br><span class=\"yaml-commented-line\"># Description: Debug authentication process can be extended with beacons. DEBUG_AUTH_BEACON (this field) contain</span><br><span class=\"yaml-commented-line\"># information from debug authentication after debugger is successfully authenticated. This register contain data from</span><br><span class=\"yaml-commented-line\"># Authentication beacon [31:16] which is defined during authentication session and Credential beacon [15:0] which is</span><br><span class=\"yaml-commented-line\"># defined on RoT keys owner side during debug credential file generation and signing. When credential beacon non-zero</span><br><span class=\"yaml-commented-line\"># value is used in this field, ROM defers opening debug access to user application. The result of the authentication</span><br><span class=\"yaml-commented-line\"># process is written to DBG_FEATURES register while the user application after doing its extended processing, such as</span><br><span class=\"yaml-commented-line\"># clean-up of critical keys and secrets, should copy the value to DBG_FEATURES_DP register to enable the debug access.</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">beacon</span>: <span class=\"yaml-value\">0</span> <span style=\"background-color: #FFFF00; border-radius: 5px; padding: 2px 6px; margin-\n",
       "left: 5px; font-size: 0.8em;\">The beacon has changed to 1, to check of the proper end of DAT operation</span></span><br><span class=\"diff-added\"><span class=\"yaml-key\">beacon</span>: <span class=\"yaml-value\">1</span></span><br><span class=\"yaml-commented-line\"># -------------------------------------------===== Keys set [Optional] =====--------------------------------------------</span><br><span class=\"yaml-commented-line\"># Description: Selection of keys origin.</span><br><span class=\"yaml-commented-line\"># Possible options: <oem, nxp></span><br><span class=\"yaml-key\">srk_set</span>: <span class=\"yaml-value\">oem</span> <span style=\"background-color: #FFFF00; border-radius: 5px; padding: 2px 6px; margin-\n",
       "left: 5px; font-size: 0.8em;\">We keep default value on OEM</span><br><span class=\"yaml-commented-line\"># ----------------------------===== DCK signature private key [Conditionally required] =====----------------------------</span><br><span class=\"yaml-commented-line\"># Description: Private key that match the public key in debug credential file, to sign Debug Authentication response.</span><br><span class=\"diff-added\"><span class=\"yaml-key\">dck_private_key</span>: <span class=\"yaml-value\">../../_data/keys/ecc256/dck_ecc256.pem</span></span><br><span class=\"diff-removed\"><span class=\"yaml-key\">dck_private_key</span>: <span class=\"yaml-value\">dck.pem</span> <span style=\"background-color: #FFFF00; border-radius: 5px; padding: 2px\n",
       "6px; margin-left: 5px; font-size: 0.8em;\">Updated Debug Credential private key to used in our example</span></span><br><span class=\"yaml-commented-line\"># -------------------------------===== Signature Provider [Conditionally required] =====--------------------------------</span><br><span class=\"yaml-commented-line\"># Description: Signature provider configuration in format 'type=<identifier>;key_number=<value>'.</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">sign_provider</span>: <span class=\"yaml-value\">type=sasp;key_number=0</span> <span style=\"background-color: #FFFF00; border-radius: 5px;\n",
       "padding: 2px 6px; margin-left: 5px; font-size: 0.8em;\">This is removed, because we are using private key in this example</span></span><br></pre></div>\n",
       "          <div id=\"userConfigView_9f65ec74d0bbaeba32215abf43796c7a\" class=\"yaml-diff\" style=\"display:none;\"><pre class=\"yaml-diff\"><span class=\"yaml-commented-line\"># Copyright 2024 NXP</span><br><span class=\"yaml-commented-line\">#</span><br><span class=\"yaml-commented-line\"># SPDX-License-Identifier: BSD-3-Clause</span><br><span class=\"yaml-commented-line\"># =============================  Debug Authentication Configuration template for mcxn946.  =============================</span><br><br><span class=\"yaml-commented-line\"># ======================================================================================================================</span><br><span class=\"yaml-commented-line\">#                                                 == General Options ==</span><br><span class=\"yaml-commented-line\"># ======================================================================================================================</span><br><span class=\"yaml-commented-line\"># -------------------------------------===== The chip family name [Required] =====--------------------------------------</span><br><span class=\"yaml-commented-line\"># Description: NXP chip family identifier.</span><br><span class=\"yaml-key\">family</span>: <span class=\"yaml-value\">mcxn946</span><br><span class=\"yaml-commented-line\"># -----------------------------------------===== MCU revision [Optional] =====------------------------------------------</span><br><span class=\"yaml-commented-line\"># Description: Revision of silicon. The 'latest' name, means most current revision.</span><br><span class=\"yaml-key\">revision</span>: <span class=\"yaml-value\">latest</span><br><span class=\"yaml-commented-line\"># ======================================================================================================================</span><br><span class=\"yaml-commented-line\">#                                           == Debug Authentication Content ==</span><br><span class=\"yaml-commented-line\"># ======================================================================================================================</span><br><span class=\"yaml-commented-line\"># -------------------------------===== Debug Credential Certificate file [Required] =====-------------------------------</span><br><span class=\"yaml-commented-line\"># Description: A debug credential binary file provided by owner of Root Keys. The file could be created by 'dc' group of</span><br><span class=\"yaml-commented-line\"># commands.</span><br><span class=\"yaml-key\">certificate</span>: <span class=\"yaml-value\">./workspace/debug_auth.dc</span> <span style=\"background-color: #FFFF00; border-radius: 5px;\n",
       "padding: 2px 6px; margin-left: 5px; font-size: 0.8em;\">Path to debug credential certificate (that we created in previous step)</span><br><span class=\"yaml-commented-line\"># -------------------------------------===== Authentication beacon [Required] =====-------------------------------------</span><br><span class=\"yaml-commented-line\"># Description: Debug authentication process can be extended with beacons. DEBUG_AUTH_BEACON (this field) contain</span><br><span class=\"yaml-commented-line\"># information from debug authentication after debugger is successfully authenticated. This register contain data from</span><br><span class=\"yaml-commented-line\"># Authentication beacon [31:16] which is defined during authentication session and Credential beacon [15:0] which is</span><br><span class=\"yaml-commented-line\"># defined on RoT keys owner side during debug credential file generation and signing. When credential beacon non-zero</span><br><span class=\"yaml-commented-line\"># value is used in this field, ROM defers opening debug access to user application. The result of the authentication</span><br><span class=\"yaml-commented-line\"># process is written to DBG_FEATURES register while the user application after doing its extended processing, such as</span><br><span class=\"yaml-commented-line\"># clean-up of critical keys and secrets, should copy the value to DBG_FEATURES_DP register to enable the debug access.</span><br><span class=\"yaml-key\">beacon</span>: <span class=\"yaml-value\">1</span> <span style=\"background-color: #FFFF00; border-radius: 5px; padding: 2px 6px; margin-\n",
       "left: 5px; font-size: 0.8em;\">The beacon has changed to 1, to check of the proper end of DAT operation</span><br><span class=\"yaml-commented-line\"># -------------------------------------------===== Keys set [Optional] =====--------------------------------------------</span><br><span class=\"yaml-commented-line\"># Description: Selection of keys origin.</span><br><span class=\"yaml-commented-line\"># Possible options: <oem, nxp></span><br><span class=\"yaml-key\">srk_set</span>: <span class=\"yaml-value\">oem</span> <span style=\"background-color: #FFFF00; border-radius: 5px; padding: 2px 6px; margin-\n",
       "left: 5px; font-size: 0.8em;\">We keep default value on OEM</span><br><span class=\"yaml-commented-line\"># ----------------------------===== DCK signature private key [Conditionally required] =====----------------------------</span><br><span class=\"yaml-commented-line\"># Description: Private key that match the public key in debug credential file, to sign Debug Authentication response.</span><br><span class=\"yaml-key\">dck_private_key</span>: <span class=\"yaml-value\">../../_data/keys/ecc256/dck_ecc256.pem</span> <span style=\"background-color: #FFFF00;\n",
       "border-radius: 5px; padding: 2px 6px; margin-left: 5px; font-size: 0.8em;\">Updated Debug Credential private key to used in our example</span><br></pre></div>\n",
       "        </div>\n",
       "        "
      ],
      "text/plain": [
       "<IPython.core.display.HTML object>"
      ]
     },
     "execution_count": 7,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "# Get difference of template and user YAML configuration\n",
    "YamlDiffWidget(\"inputs/dat_config.diffc\").html"
   ]
  },
  {
   "attachments": {},
   "cell_type": "markdown",
   "id": "9d393a5c-bd9a-497f-abb2-e6cb517b1e51",
   "metadata": {},
   "source": [
    "## 5. Generate CMPA + CFPA chip configuration for debug authentication\n",
    "\n",
    "As a next step we need to update MCU configuration to secure chip and its debug interface to final test of whole debug authentication process.\n",
    "\n",
    "We need to prepare the configuration files for `CMPA` and `CFPA` blocks export. Let's begin by creating a template configuration files using the `pfr get-template` command. This command we need to call twice to get templates for both type of configuration blocks (`-t option`). To simplify this example, we have already prepared that configuration, which can be found in the [./inputs/cmpa_mcxn9xx_debug_auth.yaml](./inputs/cmpa_mcxn9xx_debug_auth.yaml), [./inputs/cfpa_mcxn9xx_debug_auth.yaml](./inputs/cfpa_mcxn9xx_debug_auth.yaml) files. Below, we'll compare the differences between the templates and our customized examples to highlight the additions we've made.\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 8,
   "id": "96171117-ec7e-4433-9426-40ff0cc382e5",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "pfr get-template -t cmpa -f mcxn946 -o workspace/cmpa_mcxn9xx_debug_auth.yaml --force \n",
      "The PFR cmpa template for mcxn946 has been saved into workspace/cmpa_mcxn9xx_debug_auth.yaml YAML file\n"
     ]
    },
    {
     "data": {
      "text/html": [
       "\n",
       "        \n",
       "        <style>\n",
       "            .yaml-diff { font-family: monospace; background-color: #f0f0f0; padding: 1em; border: 1px solid #c0c0c0; }\n",
       "            .yaml-key { color: #0000CC; font-weight: bold; }\n",
       "            .yaml-value { color: #006600; }\n",
       "            .yaml-commented-line { color: #008800; }\n",
       "            .yaml-list-item { color: #660066; }\n",
       "            .diff-removed { background-color: #ffaaaa; }\n",
       "            .diff-added { background-color: #aaffaa; }\n",
       "            .yaml-comment {\n",
       "                background-color: #FF8C00;\n",
       "                color: #000000;\n",
       "                border-radius: 50%;\n",
       "                padding: 0 0.3em;\n",
       "                margin-left: 0.5em;\n",
       "                font-size: 0.8em;\n",
       "                cursor: help;\n",
       "                font-weight: bold;\n",
       "                text-shadow: 1px 1px 1px rgba(255, 255, 255, 0.7);\n",
       "            }\n",
       "            #toggleButton_ff9949963133a7ec8fd6c538b1fa1d14 {\n",
       "                background-color: #4CAF50;\n",
       "                border: none;\n",
       "                color: white;\n",
       "                padding: 10px 20px;\n",
       "                text-align: center;\n",
       "                text-decoration: none;\n",
       "                display: inline-block;\n",
       "                font-size: 16px;\n",
       "                margin: 4px 2px;\n",
       "                cursor: pointer;\n",
       "            }\n",
       "        </style>\n",
       "        \n",
       "        \n",
       "        <script>\n",
       "        function toggleView_ff9949963133a7ec8fd6c538b1fa1d14() {\n",
       "            var diffView = document.getElementById('diffView_ff9949963133a7ec8fd6c538b1fa1d14');\n",
       "            var userConfigView = document.getElementById('userConfigView_ff9949963133a7ec8fd6c538b1fa1d14');\n",
       "            var button = document.getElementById('toggleButton_ff9949963133a7ec8fd6c538b1fa1d14');\n",
       "\n",
       "            if (diffView.style.display === 'none' && userConfigView.style.display === 'none') {\n",
       "                diffView.style.display = 'block';\n",
       "                userConfigView.style.display = 'none';\n",
       "                button.textContent = 'Show User Config';\n",
       "            } else if (diffView.style.display === 'block') {\n",
       "                diffView.style.display = 'none';\n",
       "                userConfigView.style.display = 'block';\n",
       "                button.textContent = 'Hide';\n",
       "            } else {\n",
       "                diffView.style.display = 'none';\n",
       "                userConfigView.style.display = 'none';\n",
       "                button.textContent = 'Show Diff';\n",
       "            }\n",
       "        }\n",
       "        </script>\n",
       "        \n",
       "        <div class=\"yaml-diff-container\">\n",
       "          <h3>Configuration Differences</h3>\n",
       "          <button onclick=\"toggleView_ff9949963133a7ec8fd6c538b1fa1d14()\" id=\"toggleButton_ff9949963133a7ec8fd6c538b1fa1d14\">Show Diff</button>\n",
       "          \n",
       "        <a href=\"data:text/plain;base64,# Copyright 2024 NXP
#
# SPDX-License-Identifier: BSD-3-Clause
# =========================================  PFR CMPA configuration template  ==========================================

# ======================================================================================================================
#                                                 == General Options ==
# ======================================================================================================================
# -------------------------------------===== The chip family name [Required] =====--------------------------------------
# Description: NXP chip family identifier.
# Possible options: <lpc5502, lpc5504, lpc5506, lpc5512, lpc5514, lpc5516, lpc5526, lpc5528, lpc5534, lpc5536, lpc55s04,
# lpc55s06, lpc55s14, lpc55s16, lpc55s26, lpc55s28, lpc55s36, lpc55s66, lpc55s69, mcxa132, mcxa133, mcxa142, mcxa143,
# mcxa144, mcxa145, mcxa146, mcxa152, mcxa153, mcxa154, mcxa155, mcxa156, mcxn235, mcxn236, mcxn546, mcxn547, mcxn946,
# mcxn947, nhs52s04>
family: mcxn946
# -----------------------------------------===== MCU revision [Optional] =====------------------------------------------
# Description: Revision of silicon. The 'latest' name, means most current revision.
# Possible options: <a0, a1, latest>
revision: latest
# ------------------------------------===== Configuration area type [Optional] =====------------------------------------
# Description: PFR / IFR type
# Possible options: <CMPA>
type: CMPA
# ----------------------------------===== Configuration area Settings [Required] =====----------------------------------
settings:
  # --------------------------------------===== DCFG_CC_SOCU_PIN [Optional] =====---------------------------------------
  # Description: Offset: 0x00000040, Width: 32b; Credential Constraints for SoC specific Use Pinned
  DCFG_CC_SOCU_PIN:
    # -------------------------------------------===== NIDEN [Optional] =====-------------------------------------------
    # Description: Offset: 0b, Width: 1b, Non-secure Non-invasive Debug Enable
    # - USE_DAP, (0): Use DAP to enable
    # - FIXED_STATE, (1): Fixed state
    # Possible options: <USE_DAP, FIXED_STATE>
    NIDEN: USE_DAP
    # -------------------------------------------===== DBGEN [Optional] =====-------------------------------------------
    # Description: Offset: 1b, Width: 1b, Non-secure Debug Enable
    # - USE_DAP, (0): Use DAP to enable
    # - FIXED_STATE, (1): Fixed state
    # Possible options: <USE_DAP, FIXED_STATE>
    DBGEN: USE_DAP
    # ------------------------------------------===== SPNIDEN [Optional] =====------------------------------------------
    # Description: Offset: 2b, Width: 1b, Secure Non-invasive Debug Enable
    # - USE_DAP, (0): Use DAP to enable
    # - FIXED_STATE, (1): Fixed state
    # Possible options: <USE_DAP, FIXED_STATE>
    SPNIDEN: USE_DAP
    # ------------------------------------------===== SPIDEN [Optional] =====-------------------------------------------
    # Description: Offset: 3b, Width: 1b, Secure Invasive Debug Enable
    # - USE_DAP, (0): Use DAP to enable
    # - FIXED_STATE, (1): Fixed state
    # Possible options: <USE_DAP, FIXED_STATE>
    SPIDEN: USE_DAP
    # -----------------------------------------===== DSP_DBGEN [Optional] =====-----------------------------------------
    # Description: Offset: 5b, Width: 1b, DSP Debug Enable
    # - USE_DAP, (0): Use DAP to enable
    # - FIXED_STATE, (1): Fixed state
    # Possible options: <USE_DAP, FIXED_STATE>
    DSP_DBGEN: USE_DAP
    # ----------------------------------------===== ISP_CMD_EN [Optional] =====-----------------------------------------
    # Description: Offset: 6b, Width: 1b, ISP Boot Command Enable
    # - USE_DAP, (0): Use DAP to enable
    # - FIXED_STATE, (1): Fixed state
    # Possible options: <USE_DAP, FIXED_STATE>
    ISP_CMD_EN: FIXED_STATE
    # -----------------------------------------===== FA_CMD_EN [Optional] =====-----------------------------------------
    # Description: Offset: 7b, Width: 1b, FA Command Enable
    # - USE_DAP, (0): Use DAP to enable
    # - FIXED_STATE, (1): Fixed state
    # Possible options: <USE_DAP, FIXED_STATE>
    FA_CMD_EN: FIXED_STATE
    # -----------------------------------------===== ME_CMD_EN [Optional] =====-----------------------------------------
    # Description: Offset: 8b, Width: 1b, Flash Mass Erase Command Enable
    # - USE_DAP, (0): Use DAP to enable
    # - FIXED_STATE, (1): Fixed state
    # Possible options: <USE_DAP, FIXED_STATE>
    ME_CMD_EN: FIXED_STATE
    # ----------------------------------------===== CPU1_NIDEN [Optional] =====-----------------------------------------
    # Description: Offset: 9b, Width: 1b, Second CM33 Non-invasive Debug Enable
    # - USE_DAP, (0): Use DAP to enable
    # - FIXED_STATE, (1): Fixed state
    # Possible options: <USE_DAP, FIXED_STATE>
    CPU1_NIDEN: USE_DAP
    # ----------------------------------------===== CPU1_DBGEN [Optional] =====-----------------------------------------
    # Description: Offset: 10b, Width: 1b, Second CM33 Debug Enable
    # - USE_DAP, (0): Use DAP to enable
    # - FIXED_STATE, (1): Fixed state
    # Possible options: <USE_DAP, FIXED_STATE>
    CPU1_DBGEN: USE_DAP
    # ----------------------------------------===== UUID_CHECK [Optional] =====-----------------------------------------
    # Description: Offset: 15b, Width: 1b, Enforce UUID match during Debug authentication.
    # - DISABLED, (0): Debug certificate can be used with all devices.
    # - ENABLED, (1): Debug certificate per device with matching UUID is needed.
    # Possible options: <DISABLED, ENABLED>
    UUID_CHECK: DISABLED
  # --------------------------------------===== DCFG_CC_SOCU_DFLT [Optional] =====--------------------------------------
  # Description: Offset: 0x00000044, Width: 32b; Credential Constraints for SoC specific Use Debug Filter
  DCFG_CC_SOCU_DFLT:
    # -------------------------------------------===== NIDEN [Optional] =====-------------------------------------------
    # Description: Offset: 0b, Width: 1b, Non Secure Non-invasive Debug Fixed State
    # - DISABLED, (0): Disabled
    # - ENABLED, (1): Enabled
    # Possible options: <DISABLED, ENABLED>
    NIDEN: DISABLED
    # -------------------------------------------===== DBGEN [Optional] =====-------------------------------------------
    # Description: Offset: 1b, Width: 1b, Non-secure Debug Fixed State
    # - DISABLED, (0): Disabled
    # - ENABLED, (1): Enabled
    # Possible options: <DISABLED, ENABLED>
    DBGEN: DISABLED
    # ------------------------------------------===== SPNIDEN [Optional] =====------------------------------------------
    # Description: Offset: 2b, Width: 1b, Secure Non-invasive Debug Fixed State
    # - DISABLED, (0): Disabled
    # - ENABLED, (1): Enabled
    # Possible options: <DISABLED, ENABLED>
    SPNIDEN: DISABLED
    # ------------------------------------------===== SPIDEN [Optional] =====-------------------------------------------
    # Description: Offset: 3b, Width: 1b, Secure Invasive Debug Fixed State
    # - DISABLED, (0): Disabled
    # - ENABLED, (1): Enabled
    # Possible options: <DISABLED, ENABLED>
    SPIDEN: DISABLED
    # -----------------------------------------===== DSP_DBGEN [Optional] =====-----------------------------------------
    # Description: Offset: 5b, Width: 1b, DSP Debug Fixed State
    # - DISABLED, (0): Disabled
    # - ENABLED, (1): Enabled
    # Possible options: <DISABLED, ENABLED>
    DSP_DBGEN: DISABLED
    # ----------------------------------------===== ISP_CMD_EN [Optional] =====-----------------------------------------
    # Description: Offset: 6b, Width: 1b, ISP Command Fixed State
    # - DISABLED, (0): Disabled
    # - ENABLED, (1): Enabled
    # Possible options: <DISABLED, ENABLED>
    ISP_CMD_EN: ENABLED
    # -----------------------------------------===== FA_CMD_EN [Optional] =====-----------------------------------------
    # Description: Offset: 7b, Width: 1b, FA Command Fixed State
    # - DISABLED, (0): Disabled
    # - ENABLED, (1): Enabled
    # Possible options: <DISABLED, ENABLED>
    FA_CMD_EN: ENABLED
    # -----------------------------------------===== ME_CMD_EN [Optional] =====-----------------------------------------
    # Description: Offset: 8b, Width: 1b, Flash Mass Erase Command Fixed State
    # - DISABLED, (0): Disabled
    # - ENABLED, (1): Enabled
    # Possible options: <DISABLED, ENABLED>
    ME_CMD_EN: ENABLED
    # ----------------------------------------===== CPU1_NIDEN [Optional] =====-----------------------------------------
    # Description: Offset: 9b, Width: 1b, Second CM33 Non-Invasive Debug Fixed State
    # - DISABLED, (0): Disabled
    # - ENABLED, (1): Enabled
    # Possible options: <DISABLED, ENABLED>
    CPU1_NIDEN: DISABLED
    # ----------------------------------------===== CPU1_DBGEN [Optional] =====-----------------------------------------
    # Description: Offset: 10b, Width: 1b, Second CM33 Debug Fixed State
    # - DISABLED, (0): Disabled
    # - ENABLED, (1): Enabled
    # Possible options: <DISABLED, ENABLED>
    CPU1_DBGEN: DISABLED\" download=\"user_config.yaml\">\n",
       "            <button style=\"background-color: #4CAF50; border: none; color: white; padding: 10px 20px; text-align: center; text-decoration: none; display: inline-block; font-size: 16px; margin: 4px 2px; cursor: pointer;\">\n",
       "                Download Config\n",
       "            </button>\n",
       "        </a>\n",
       "        \n",
       "          <div id=\"diffView_ff9949963133a7ec8fd6c538b1fa1d14\" class=\"yaml-diff\" style=\"display:none;\"><pre class=\"yaml-diff\"><span class=\"yaml-commented-line\"># =========================================  PFR CMPA configuration template  ==========================================</span><br><br><span class=\"yaml-commented-line\"># ======================================================================================================================</span><br><span class=\"yaml-commented-line\">#                                                 == General Options ==                                                 </span><br><span class=\"yaml-commented-line\"># ======================================================================================================================</span><br><span class=\"yaml-commented-line\"># -------------------------------------===== The chip family name [Required] =====--------------------------------------</span><br><span class=\"yaml-commented-line\"># Description: NXP chip family identifier.</span><br><span class=\"yaml-commented-line\"># Possible options: <lpc5502, lpc5504, lpc5506, lpc5512, lpc5514, lpc5516, lpc5526, lpc5528, lpc5534, lpc5536, lpc55s04,</span><br><span class=\"yaml-commented-line\"># lpc55s06, lpc55s14, lpc55s16, lpc55s26, lpc55s28, lpc55s36, lpc55s66, lpc55s69, mcxa132, mcxa133, mcxa142, mcxa143,</span><br><span class=\"yaml-commented-line\"># mcxa144, mcxa145, mcxa146, mcxa152, mcxa153, mcxa154, mcxa155, mcxa156, mcxn235, mcxn236, mcxn546, mcxn547, mcxn946,</span><br><span class=\"yaml-commented-line\"># mcxn947, nhs52s04></span><br><span class=\"yaml-key\">family</span>: <span class=\"yaml-value\">mcxn946</span><br><span class=\"yaml-commented-line\"># -----------------------------------------===== MCU revision [Optional] =====------------------------------------------</span><br><span class=\"yaml-commented-line\"># Description: Revision of silicon. The 'latest' name, means most current revision.</span><br><span class=\"yaml-commented-line\"># Possible options: <a0, a1, latest></span><br><span class=\"yaml-key\">revision</span>: <span class=\"yaml-value\">latest</span><br><span class=\"yaml-commented-line\"># ------------------------------------===== Configuration area type [Optional] =====------------------------------------</span><br><span class=\"yaml-commented-line\"># Description: PFR / IFR type</span><br><span class=\"yaml-commented-line\"># Possible options: <CMPA, cmpa></span><br><span class=\"yaml-key\">type</span>: <span class=\"yaml-value\">CMPA</span><br><span class=\"yaml-commented-line\"># ----------------------------------===== Configuration area Settings [Required] =====----------------------------------</span><br><span class=\"yaml-key\">settings</span>: <span style=\"background-color: #FFFF00; border-radius: 5px; padding: 2px 6px; margin-left: 5px; font-size: 0.8em;\">We\n",
       "kept in configuration just settings that are changed compare to defaults, all other are erased because the PFR tool keep them on defaults values.</span><br>  <span class=\"yaml-commented-line\"># ------------------------------------------===== BOOT_CFG [Optional] =====-------------------------------------------</span><br>  <span class=\"yaml-commented-line\"># Description: Offset: 0x00000000, Width: 32b; Boot Configuration</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">  BOOT_CFG</span>:</span><br>    <span class=\"yaml-commented-line\"># -----------------------------------------===== BOOT_SRC [Optional] =====------------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 0b, Width: 2b, Primary boot source</span><br>    <span class=\"yaml-commented-line\"># - INTERNAL_FLASH_0b00, (0): Internal flash</span><br>    <span class=\"yaml-commented-line\"># - FLEXSPI_FLASH_XIP, (1): FlexSPI flash XIP image</span><br>    <span class=\"yaml-commented-line\"># - SECONDARY_BOOTLOADER, (2): Secondary Boot loader in Bank1 IFR0 (32KB)</span><br>    <span class=\"yaml-commented-line\"># - INTERNAL_FLASH_0b11, (3): Internal flash</span><br>    <span class=\"yaml-commented-line\"># Possible options: <INTERNAL_FLASH_0b00, FLEXSPI_FLASH_XIP, SECONDARY_BOOTLOADER, INTERNAL_FLASH_0b11></span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    BOOT_SRC</span>: <span class=\"yaml-value\">INTERNAL_FLASH_0b00</span></span><br>    <span class=\"yaml-commented-line\"># ----------------------------------------===== ISP_BOOT_IF [Optional] =====----------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 4b, Width: 3b, ISP boot interface</span><br>    <span class=\"yaml-commented-line\"># - AUTO_ISP, (0): Auto ISP</span><br>    <span class=\"yaml-commented-line\"># - UART_ISP, (1): UART ISP</span><br>    <span class=\"yaml-commented-line\"># - SPI_SLAVE, (2): SPI Slave ISP</span><br>    <span class=\"yaml-commented-line\"># - I2C_SLAVE, (3): I2C slave ISP</span><br>    <span class=\"yaml-commented-line\"># - USB0_HID, (4): USB0_HID</span><br>    <span class=\"yaml-commented-line\"># - USB1_HID, (5): USB1_HID</span><br>    <span class=\"yaml-commented-line\"># - CAN_ISP, (6): CAN ISP</span><br>    <span class=\"yaml-commented-line\"># - Reserved, (7): Reserved</span><br>    <span class=\"yaml-commented-line\"># Possible options: <AUTO_ISP, UART_ISP, SPI_SLAVE, I2C_SLAVE, USB0_HID, USB1_HID, CAN_ISP, Reserved></span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    ISP_BOOT_IF</span>: <span class=\"yaml-value\">AUTO_ISP</span></span><br>    <span class=\"yaml-commented-line\"># ---------------------------------------===== REC_BOOT_SRC [Optional] =====----------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 8b, Width: 2b, Recovery boot source</span><br>    <span class=\"yaml-commented-line\"># - DISABLED, (0): Recovery boot disabled.</span><br>    <span class=\"yaml-commented-line\"># - XIP_IMAGE, (1): XIP image in Bank1 IFR0 (32KB).</span><br>    <span class=\"yaml-commented-line\"># - SB3_IMAGE, (2): SB3 image in 1-bit SPI flash connected to FlexComm. FC7 used for this function by default</span><br>    <span class=\"yaml-commented-line\"># overlaps with FlexSPI A.</span><br>    <span class=\"yaml-commented-line\"># - Reserved, (3): Reserved</span><br>    <span class=\"yaml-commented-line\"># Possible options: <DISABLED, XIP_IMAGE, SB3_IMAGE, Reserved></span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    REC_BOOT_SRC</span>: <span class=\"yaml-value\">DISABLED</span></span><br>    <span class=\"yaml-commented-line\"># ----------------------------------------===== BOOT_SPEED [Optional] =====-----------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 12b, Width: 2b, Core Clock</span><br>    <span class=\"yaml-commented-line\"># - FRO_48_MHZ, (0): 48Mhz FRO @ 1.0V</span><br>    <span class=\"yaml-commented-line\"># - FRO_72_MHZ, (1): 72MHz FRO @ 1.1V</span><br>    <span class=\"yaml-commented-line\"># - FRO_144_MHZ, (2): 144MHz FRO @ 1.2V</span><br>    <span class=\"yaml-commented-line\"># - PLL_150_MHZ, (3): 150MHz PLL @ 1.2V</span><br>    <span class=\"yaml-commented-line\"># Possible options: <FRO_48_MHZ, FRO_72_MHZ, FRO_144_MHZ, PLL_150_MHZ></span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    BOOT_SPEED</span>: <span class=\"yaml-value\">FRO_48_MHZ</span></span><br>    <span class=\"yaml-commented-line\"># ------------------------------------------===== HEADER [Optional] =====-------------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 16b, Width: 16b, CMPA Header marker should be set to 0x5963. After this header is set, all</span><br>    <span class=\"yaml-commented-line\"># non-zero values will take effect; leaving all settings at 0xff will cause undefined behavior. It is recommended to</span><br>    <span class=\"yaml-commented-line\"># set all values to 0x00 before setting the CMPA header value.</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    HEADER</span>: <span class=\"yaml-value\">22883</span></span><br>  <span class=\"yaml-commented-line\"># ------------------------------------------===== FLASH_CFG [Optional] =====------------------------------------------</span><br>  <span class=\"yaml-commented-line\"># Description: Offset: 0x00000004, Width: 32b; Flash Configuration</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">  FLASH_CFG</span>:</span><br>    <span class=\"yaml-commented-line\"># -------------------------------------===== FLASH_REMAP_SIZE [Optional] =====--------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 0b, Width: 5b, Flash remap size.</span><br>    <span class=\"yaml-commented-line\"># FLASH_REMAP_SIZE defines the size of the secondary boot image</span><br>    <span class=\"yaml-commented-line\"># (the range of flash addresses that will be remapped)in internal flash, where remapped</span><br>    <span class=\"yaml-commented-line\"># address end = (FLASH_REMAP_SIZE + 1) * 32 KB. For example, if FLASH_REMAP_SIZE = 2,</span><br>    <span class=\"yaml-commented-line\"># then the first 96KB of addresses will be remapped to flash bank1 instead of flash bank0</span><br>    <span class=\"yaml-commented-line\"># when remap is active. Set this field to 0 if you do not want to use the flash remap feature.</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    FLASH_REMAP_SIZE</span>: <span class=\"yaml-value\">0</span></span><br>    <span class=\"yaml-commented-line\"># ------------------------------------===== OEM_BANK1_IFR0_PROT [Optional] =====------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 5b, Width: 3b, Defines protection for Bank1_IFR0 area based on usage.</span><br>    <span class=\"yaml-commented-line\"># Note, if the SBL / Recovery image size is more than IFR0 size of 32KB then sectors from users flash can be</span><br>    <span class=\"yaml-commented-line\"># associated for extended image size using CMPA.REC_IMG_EXT0/1.</span><br>    <span class=\"yaml-commented-line\"># - OEM_ROM_RWXL_CODE, (0): Not determined by ROM (MBC fields are modified by OEM code)</span><br>    <span class=\"yaml-commented-line\"># - OEM_ROOT_RWXL_1010, (1): Used as OEM Root of Trust image, in other words secondary boot loader (OEM_SBL). MBC</span><br>    <span class=\"yaml-commented-line\"># protection bits set as RWXL = 1010. Updatable by OEM code later.</span><br>    <span class=\"yaml-commented-line\"># - OEM_SBL_RWXL_1011, (2): Used as OEM_SBL. MBC protection bits set as RWXL = 1011.</span><br>    <span class=\"yaml-commented-line\"># - OEM_SBL_RWXL_0011, (3): Used as OEM_SBL. MBC protection bits set as RWXL = 0011.</span><br>    <span class=\"yaml-commented-line\"># - OEM_REC_RWXL_1010, (4): Used as OEM recovery boot image with MBC protection RWXL = 1010 on ROM exiting to</span><br>    <span class=\"yaml-commented-line\"># recovery image. But set to  RWXL = 1010 on ROM exiting to user image.</span><br>    <span class=\"yaml-commented-line\"># - OEM_REC_RWXL_1011, (5): Used as OEM_RCVRY_IMG with MBC protection RWXL = 1010 on ROM exiting to recovery image.</span><br>    <span class=\"yaml-commented-line\"># But set to  RWXL = 1011 on ROM exiting to user image.</span><br>    <span class=\"yaml-commented-line\"># - OEM_REC_RWXL_0011, (6): Used as OEM_RCVRY_IMG with MBC protection RWXL = 1010 on ROM exiting to recovery image.</span><br>    <span class=\"yaml-commented-line\"># But set to  RWXL = 0011 on ROM exiting to user image.</span><br>    <span class=\"yaml-commented-line\"># - OEM_REC_RWXL_0001, (7): Used as OEM_RCVRY_IMG with MBC protection RWXL = 1010 on ROM exiting to recovery image.</span><br>    <span class=\"yaml-commented-line\"># But set to  RWXL = 0001 on ROM exiting to user image.</span><br>    <span class=\"yaml-commented-line\"># Possible options: <OEM_ROM_RWXL_CODE, OEM_ROOT_RWXL_1010, OEM_SBL_RWXL_1011, OEM_SBL_RWXL_0011, OEM_REC_RWXL_1010,</span><br>    <span class=\"yaml-commented-line\"># OEM_REC_RWXL_1011, OEM_REC_RWXL_0011, OEM_REC_RWXL_0001></span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    OEM_BANK1_IFR0_PROT</span>: <span class=\"yaml-value\">OEM_ROM_RWXL_CODE</span></span><br>    <span class=\"yaml-commented-line\"># ---------------------------------------===== ISP_PIN_ENTRY [Optional] =====---------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 8b, Width: 2b, Disable ISP mode entry through pin assertion.</span><br>    <span class=\"yaml-commented-line\"># - ALLOWED_0b00, (0): ISP entry allowed</span><br>    <span class=\"yaml-commented-line\"># - DISABLED_0b01, (1): ISP entry disabled</span><br>    <span class=\"yaml-commented-line\"># - ALLOWED_0b10, (2): ISP entry allowed</span><br>    <span class=\"yaml-commented-line\"># - ALLOWED_0b11, (3): ISP entry allowed</span><br>    <span class=\"yaml-commented-line\"># Possible options: <ALLOWED_0b00, DISABLED_0b01, ALLOWED_0b10, ALLOWED_0b11></span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    ISP_PIN_ENTRY</span>: <span class=\"yaml-value\">ALLOWED_0b00</span></span><br>    <span class=\"yaml-commented-line\"># ---------------------------------------===== ISP_DM_ENTRY [Optional] =====----------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 10b, Width: 2b, Disable ISP mode entry through debug mailbox command.</span><br>    <span class=\"yaml-commented-line\"># - ALLOWED_0b00, (0): ISP entry allowed</span><br>    <span class=\"yaml-commented-line\"># - DISABLED_0b01, (1): ISP entry disabled</span><br>    <span class=\"yaml-commented-line\"># - ALLOWED_0b10, (2): ISP entry allowed</span><br>    <span class=\"yaml-commented-line\"># - ALLOWED_0b11, (3): ISP entry allowed</span><br>    <span class=\"yaml-commented-line\"># Possible options: <ALLOWED_0b00, DISABLED_0b01, ALLOWED_0b10, ALLOWED_0b11></span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    ISP_DM_ENTRY</span>: <span class=\"yaml-value\">ALLOWED_0b00</span></span><br>    <span class=\"yaml-commented-line\"># ---------------------------------------===== ISP_API_ENTRY [Optional] =====---------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 12b, Width: 2b, Disable ISP mode entry through ROM API call.</span><br>    <span class=\"yaml-commented-line\"># ISP mode can be entered through ROM API invocation</span><br>    <span class=\"yaml-commented-line\"># - ALLOWED_0b00, (0): ISP entry allowed</span><br>    <span class=\"yaml-commented-line\"># - DISABLED_0b01, (1): ISP entry disabled</span><br>    <span class=\"yaml-commented-line\"># - ALLOWED_0b10, (2): ISP entry allowed</span><br>    <span class=\"yaml-commented-line\"># - ALLOWED_0b11, (3): ISP entry allowed</span><br>    <span class=\"yaml-commented-line\"># Possible options: <ALLOWED_0b00, DISABLED_0b01, ALLOWED_0b10, ALLOWED_0b11></span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    ISP_API_ENTRY</span>: <span class=\"yaml-value\">ALLOWED_0b00</span></span><br>    <span class=\"yaml-commented-line\"># ---------------------------------------===== ISP_FT_ENTRY [Optional] =====----------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 14b, Width: 2b, Disable ISP mode entry through image authentication failure</span><br>    <span class=\"yaml-commented-line\"># - ALLOWED_0b00, (0): ISP entry allowed</span><br>    <span class=\"yaml-commented-line\"># - DISABLED_0b01, (1): ISP entry disabled</span><br>    <span class=\"yaml-commented-line\"># - ALLOWED_0b10, (2): ISP entry allowed</span><br>    <span class=\"yaml-commented-line\"># - ALLOWED_0b11, (3): ISP entry allowed</span><br>    <span class=\"yaml-commented-line\"># Possible options: <ALLOWED_0b00, DISABLED_0b01, ALLOWED_0b10, ALLOWED_0b11></span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    ISP_FT_ENTRY</span>: <span class=\"yaml-value\">ALLOWED_0b00</span></span><br>  <span class=\"yaml-commented-line\"># ---------------------------------------===== BOOT_LED_STATUS [Optional] =====---------------------------------------</span><br>  <span class=\"yaml-commented-line\"># Description: Offset: 0x00000008, Width: 32b; Boot LED Status</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">  BOOT_LED_STATUS</span>:</span><br>    <span class=\"yaml-commented-line\"># ---------------------------------------===== REC_BOOT_LED [Optional] =====----------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 0b, Width: 8b, Assert on recovery boot.</span><br>    <span class=\"yaml-commented-line\"># ROM drives the GPIO pin high, identified by this field whenever primary boot fails and fall through to recovery</span><br>    <span class=\"yaml-commented-line\"># boot source.</span><br>    <span class=\"yaml-commented-line\"># [4:0] GPIO Pin number. P0_0 and P0_1 are not supported.</span><br>    <span class=\"yaml-commented-line\"># [7:5] GPIO port number. Only 0 - 4  ports are allowed.</span><br>    <span class=\"yaml-commented-line\"># If this feature is not use then set this field to 0x00.</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    REC_BOOT_LED</span>: <span class=\"yaml-value\">0</span></span><br>    <span class=\"yaml-commented-line\"># ---------------------------------------===== ISP_BOOT_LED [Optional] =====----------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 8b, Width: 8b, Assert on ISP fall through.</span><br>    <span class=\"yaml-commented-line\"># ROM drives the GPIO pin high identified by this field whenever primary boot fails and execution falls through to</span><br>    <span class=\"yaml-commented-line\"># ISP mode.</span><br>    <span class=\"yaml-commented-line\"># [[4:0] GPIO Pin number. P0_0 and P0_1 are not supported.</span><br>    <span class=\"yaml-commented-line\"># [7:5] GPIO port number. Only 0 - 4  ports are allowed.</span><br>    <span class=\"yaml-commented-line\"># If this feature is not use then set this field to 0x00.</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    ISP_BOOT_LED</span>: <span class=\"yaml-value\">0</span></span><br>    <span class=\"yaml-commented-line\"># ---------------------------------------===== BOOT_FAIL_LED [Optional] =====---------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 16b, Width: 8b, Assert on fatal errors during boot.</span><br>    <span class=\"yaml-commented-line\"># ROM drives the GPIO pin high identified by this field whenever primary boot fails due to fatal errors before</span><br>    <span class=\"yaml-commented-line\"># locking-up/reset.</span><br>    <span class=\"yaml-commented-line\"># [4:0] GPIO Pin number. P0_0 and P0_1 are not supported.</span><br>    <span class=\"yaml-commented-line\"># [7:5] GPIO port number. Only 0 - 4  ports are allowed.</span><br>    <span class=\"yaml-commented-line\"># If this feature is not use then set this field to 0x00.</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    BOOT_FAIL_LED</span>: <span class=\"yaml-value\">0</span></span><br>  <span class=\"yaml-commented-line\"># -----------------------------------------===== BOOT_TIMERS [Optional] =====-----------------------------------------</span><br>  <span class=\"yaml-commented-line\"># Description: Offset: 0x0000000C, Width: 32b; Boot Timers</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">  BOOT_TIMERS</span>:</span><br>    <span class=\"yaml-commented-line\"># ----------------------------------===== POWERDOWN_TIMEOUT_SECS [Optional] =====-----------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 0b, Width: 16b, Power down timeout.</span><br>    <span class=\"yaml-commented-line\"># ISP mode peripheral detection timeout value in seconds.</span><br>    <span class=\"yaml-commented-line\"># If a non-zero value is program and peripheral activity is not detected within the number of seconds specified</span><br>    <span class=\"yaml-commented-line\"># here, then the device will go to power down mode to conserve power.</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    POWERDOWN_TIMEOUT_SECS</span>: <span class=\"yaml-value\">0</span></span><br>    <span class=\"yaml-commented-line\"># ------------------------------------===== WDOG_TIMEOUT_COUNT [Optional] =====-------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 16b, Width: 16b, WDOG timeout.</span><br>    <span class=\"yaml-commented-line\"># Upper 16 bits of 24-bit count value in WWDT0_TC register Timeout value in seconds. The lower 8 bits of  WWDT0_TC</span><br>    <span class=\"yaml-commented-line\"># are set to 0.</span><br>    <span class=\"yaml-commented-line\"># When a non-zero value is programmed in this field ROM configures the watch dog timer to reset the device on</span><br>    <span class=\"yaml-commented-line\"># timeout before passing execution control to user code.</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    WDOG_TIMEOUT_COUNT</span>: <span class=\"yaml-value\">0</span></span><br>  <span class=\"yaml-commented-line\"># --------------------------------------===== FLEXSPI_BOOT_CFG0 [Optional] =====--------------------------------------</span><br>  <span class=\"yaml-commented-line\"># Description: Offset: 0x00000010, Width: 32b; FlexSPI Boot Configuration 0</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">  FLEXSPI_BOOT_CFG0</span>:</span><br>    <span class=\"yaml-commented-line\"># -----------------------------------===== FLEXSPI_AUTO_PROBE_EN [Optional] =====-----------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 0b, Width: 1b, Quad/Octal-SPI flash auto probe feature enable</span><br>    <span class=\"yaml-commented-line\"># - DISABLED, (0): Disable</span><br>    <span class=\"yaml-commented-line\"># - ENABLED, (1): Enable</span><br>    <span class=\"yaml-commented-line\"># Possible options: <DISABLED, ENABLED></span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    FLEXSPI_AUTO_PROBE_EN</span>: <span class=\"yaml-value\">DISABLED</span></span><br>    <span class=\"yaml-commented-line\"># ------------------------------------===== FLEXSPI_PROBE_TYPE [Optional] =====-------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 1b, Width: 3b, Quad/Octal-SPI flash probe type.</span><br>    <span class=\"yaml-commented-line\"># Note, this field is used when FLEXSPI_AUTO_PROBE_EN is set.</span><br>    <span class=\"yaml-commented-line\"># - QUADSPI_NOR, (0): QuadSPI NOR</span><br>    <span class=\"yaml-commented-line\"># - MACRONIC_OCTAL_FLASH, (1): Macronix Octal FLASH</span><br>    <span class=\"yaml-commented-line\"># - MICRON_OCTAL_FLASH, (2): Micron Octal FLASH</span><br>    <span class=\"yaml-commented-line\"># - ADESTO_OCTAL_FLASH, (3): Adesto Octal FLASH</span><br>    <span class=\"yaml-commented-line\"># - Reserved_0b100, (4): Reserved</span><br>    <span class=\"yaml-commented-line\"># - Reserved_0b101, (5): Reserved</span><br>    <span class=\"yaml-commented-line\"># - Reserved_0b110, (6): Reserved</span><br>    <span class=\"yaml-commented-line\"># - Reserved_0b111, (7): Reserved</span><br>    <span class=\"yaml-commented-line\"># Possible options: <QUADSPI_NOR, MACRONIC_OCTAL_FLASH, MICRON_OCTAL_FLASH, ADESTO_OCTAL_FLASH, Reserved_0b100,</span><br>    <span class=\"yaml-commented-line\"># Reserved_0b101, Reserved_0b110, Reserved_0b111></span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    FLEXSPI_PROBE_TYPE</span>: <span class=\"yaml-value\">QUADSPI_NOR</span></span><br>    <span class=\"yaml-commented-line\"># ------------------------------------===== FLEXSPI_FLASH_TYPE [Optional] =====-------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 4b, Width: 3b, Define typical Serial NOR Flash types.</span><br>    <span class=\"yaml-commented-line\"># This field is always used irrespective of FLEXSPI_AUTO_PROBE_EN value.</span><br>    <span class=\"yaml-commented-line\"># - QSPI_ADDR_3B, (0): QSPI_ADDR_3B</span><br>    <span class=\"yaml-commented-line\"># - Reserved_0b001, (1): Reserved</span><br>    <span class=\"yaml-commented-line\"># - HYPER_1V8, (2): HYPER_1V8</span><br>    <span class=\"yaml-commented-line\"># - HYPER_3V3, (3): HYPER_3V3</span><br>    <span class=\"yaml-commented-line\"># - DDR_MXIC, (4): FlexSPI_DDR_MXIC</span><br>    <span class=\"yaml-commented-line\"># - DDR_MICRON, (5): FlexSPI_DDR_MICRON</span><br>    <span class=\"yaml-commented-line\"># - Reserved_0b110, (6): Reserved</span><br>    <span class=\"yaml-commented-line\"># - Reserved_0b111, (7): Reserved</span><br>    <span class=\"yaml-commented-line\"># Possible options: <QSPI_ADDR_3B, Reserved_0b001, HYPER_1V8, HYPER_3V3, DDR_MXIC, DDR_MICRON, Reserved_0b110,</span><br>    <span class=\"yaml-commented-line\"># Reserved_0b111></span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    FLEXSPI_FLASH_TYPE</span>: <span class=\"yaml-value\">QSPI_ADDR_3B</span></span><br>    <span class=\"yaml-commented-line\"># -----------------------------------===== FLEXSPI_DUMMY_CYCLES [Optional] =====------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 7b, Width: 4b, Quad/Octal-SPI dummy cycles for read command.</span><br>    <span class=\"yaml-commented-line\"># If a non-zero value is programmed in this field, then the value is used to override the default number of dummy</span><br>    <span class=\"yaml-commented-line\"># cycles for a fast read command read from the serial flash's SFDP information.</span><br>    <span class=\"yaml-commented-line\"># Note: this field is only used if FLEXSPI_AUTO_PROBE_EN is set.</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    FLEXSPI_DUMMY_CYCLES</span>: <span class=\"yaml-value\">0</span></span><br>    <span class=\"yaml-commented-line\"># -------------------------------------===== FLEXSPI_FREQUENCY [Optional] =====-------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 11b, Width: 3b, Quad/Octal-SPI flash interface frequency.</span><br>    <span class=\"yaml-commented-line\"># Note, this field is used when FLEXSPI_AUTO_PROBE_EN is set.</span><br>    <span class=\"yaml-commented-line\"># - MHZ_75, (0): 75Mhz</span><br>    <span class=\"yaml-commented-line\"># - MHZ_60, (1): 60Mhz</span><br>    <span class=\"yaml-commented-line\"># - MHZ_50, (2): 50Mhz</span><br>    <span class=\"yaml-commented-line\"># - MHZ_100, (3): 100Mhz</span><br>    <span class=\"yaml-commented-line\"># - Reserved_0b100, (4): Reserved</span><br>    <span class=\"yaml-commented-line\"># - Reserved_0b101, (5): Reserved</span><br>    <span class=\"yaml-commented-line\"># - Reserved_0b110, (6): Reserved</span><br>    <span class=\"yaml-commented-line\"># - Reserved_0b111, (7): Reserved</span><br>    <span class=\"yaml-commented-line\"># Possible options: <MHZ_75, MHZ_60, MHZ_50, MHZ_100, Reserved_0b100, Reserved_0b101, Reserved_0b110,</span><br>    <span class=\"yaml-commented-line\"># Reserved_0b111></span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    FLEXSPI_FREQUENCY</span>: <span class=\"yaml-value\">MHZ_75</span></span><br>    <span class=\"yaml-commented-line\"># -----------------------------------===== FLEXSPI_RESET_ENABLE [Optional] =====------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 14b, Width: 1b, Use O/QSPI_RESET_PIN to reset the flash device.</span><br>    <span class=\"yaml-commented-line\"># - NO_RESET, (0): NO_RESET(O/QSPI device reset pin is not connected or available</span><br>    <span class=\"yaml-commented-line\"># - EN_RESET, (1): EN_RESET(O/QSPI device reset pin is connected to a GPIO (QSPI_RESET_PIN)</span><br>    <span class=\"yaml-commented-line\"># Possible options: <NO_RESET, EN_RESET></span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    FLEXSPI_RESET_ENABLE</span>: <span class=\"yaml-value\">NO_RESET</span></span><br>    <span class=\"yaml-commented-line\"># ----------------------------------===== FLEXSPI_RESET_GPIO_PORT [Optional] =====----------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 15b, Width: 3b, When FLEXSPI_RESET_ENABLE = 1, this field determines the GPIO  port number to</span><br>    <span class=\"yaml-commented-line\"># use for O/QSPI reset function.</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    FLEXSPI_RESET_GPIO_PORT</span>: <span class=\"yaml-value\">0</span></span><br>    <span class=\"yaml-commented-line\"># ----------------------------------===== FLEXSPI_RESET_GPIO_PIN [Optional] =====-----------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 18b, Width: 5b, When FLEXSPI_RESET_ENABLE = 1, this field determines the GPIO  pin number to</span><br>    <span class=\"yaml-commented-line\"># use for O/QSPI reset function.</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    FLEXSPI_RESET_GPIO_PIN</span>: <span class=\"yaml-value\">0</span></span><br>    <span class=\"yaml-commented-line\"># -------------------------------------===== FLEXSPI_HOLD_TIME [Optional] =====-------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 23b, Width: 2b, Delay after reset before accessing Quad/Octal-SPI flash devices.</span><br>    <span class=\"yaml-commented-line\"># Note, for POR in addition to this wait time FLEXSPI_PWR_HOLD_TIME is added.</span><br>    <span class=\"yaml-commented-line\"># - WAIT_500US, (0): Wait for 500 microseconds.</span><br>    <span class=\"yaml-commented-line\"># - WAIT_1MS, (1): Wait for 1 milliseconds.</span><br>    <span class=\"yaml-commented-line\"># - WAIT_3MS, (2): Wait for 3 milliseconds.</span><br>    <span class=\"yaml-commented-line\"># - WAIT_10MS, (3): Wait for 10 milliseconds.</span><br>    <span class=\"yaml-commented-line\"># Possible options: <WAIT_500US, WAIT_1MS, WAIT_3MS, WAIT_10MS></span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    FLEXSPI_HOLD_TIME</span>: <span class=\"yaml-value\">WAIT_500US</span></span><br>    <span class=\"yaml-commented-line\"># -----------------------------------===== FLEXSPI_PWR_HOLD_TIME [Optional] =====-----------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 25b, Width: 4b, Delay after POR before accessing Quad/Octal-SPI flash devices in addition to</span><br>    <span class=\"yaml-commented-line\"># delay defined by FLEXSPI_HOLD TIME field.</span><br>    <span class=\"yaml-commented-line\"># - NO_DELAY, (0): No delay</span><br>    <span class=\"yaml-commented-line\"># - WAIT_100US, (1): Waits additional 100 microseconds.</span><br>    <span class=\"yaml-commented-line\"># - WAIT_500US, (2): Waits additional 500 microseconds.</span><br>    <span class=\"yaml-commented-line\"># - WAIT_1MS, (3): Waits additional 1 milliseconds.</span><br>    <span class=\"yaml-commented-line\"># - WAIT_10MS, (4): Waits additional 10 milliseconds.</span><br>    <span class=\"yaml-commented-line\"># - WAIT_20MS, (5): Waits additional 20 milliseconds.</span><br>    <span class=\"yaml-commented-line\"># - WAIT_40MS, (6): Waits additional 40 milliseconds.</span><br>    <span class=\"yaml-commented-line\"># - WAIT_60MS, (7): Waits additional 60 milliseconds.</span><br>    <span class=\"yaml-commented-line\"># - WAIT_80MS, (8): Waits additional 80 milliseconds.</span><br>    <span class=\"yaml-commented-line\"># - WAIT_100SM, (9): Waits additional 100 milliseconds.</span><br>    <span class=\"yaml-commented-line\"># - WAIT_120MS, (10): Waits additional 120 milliseconds.</span><br>    <span class=\"yaml-commented-line\"># - WAIT_140MS, (11): Waits additional 140 milliseconds.</span><br>    <span class=\"yaml-commented-line\"># - WAIT_160MS, (12): Waits additional 160 milliseconds.</span><br>    <span class=\"yaml-commented-line\"># - WAIT_180MS, (13): Waits additional 180 milliseconds.</span><br>    <span class=\"yaml-commented-line\"># - WAIT_200MS, (14): Waits additional 200 milliseconds.</span><br>    <span class=\"yaml-commented-line\"># - WAIT_220MS, (15): Waits additional 220 milliseconds.</span><br>    <span class=\"yaml-commented-line\"># Possible options: <NO_DELAY, WAIT_100US, WAIT_500US, WAIT_1MS, WAIT_10MS, WAIT_20MS, WAIT_40MS, WAIT_60MS,</span><br>    <span class=\"yaml-commented-line\"># WAIT_80MS, WAIT_100SM, WAIT_120MS, WAIT_140MS, WAIT_160MS, WAIT_180MS, WAIT_200MS, WAIT_220MS></span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    FLEXSPI_PWR_HOLD_TIME</span>: <span class=\"yaml-value\">NO_DELAY</span></span><br>    <span class=\"yaml-commented-line\"># -----------------------------------------===== PORT_SEL [Optional] =====------------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 31b, Width: 1b, Defined which FlexSPI portA/B is used for boot.</span><br>    <span class=\"yaml-commented-line\"># - PORT_A, (0): PORT A</span><br>    <span class=\"yaml-commented-line\"># - PORT_B, (1): PORT B</span><br>    <span class=\"yaml-commented-line\"># Possible options: <PORT_A, PORT_B></span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    PORT_SEL</span>: <span class=\"yaml-value\">PORT_A</span></span><br>  <span class=\"yaml-commented-line\"># --------------------------------------===== FLEXSPI_BOOT_CFG1 [Optional] =====--------------------------------------</span><br>  <span class=\"yaml-commented-line\"># Description: Offset: 0x00000014, Width: 32b; FlexSPI Boot Configuration 1</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">  FLEXSPI_BOOT_CFG1</span>:</span><br>    <span class=\"yaml-commented-line\"># ----------------------------------===== FLEXSPI_DELAY_CELL_NUM [Optional] =====-----------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 0b, Width: 7b, Delay cell numbers for Flash read sampling via DQS (either internal loopback</span><br>    <span class=\"yaml-commented-line\"># or external DQS).</span><br>    <span class=\"yaml-commented-line\"># The value provided here is loaded into the FLEXSPIn_DLLnCR.</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    FLEXSPI_DELAY_CELL_NUM</span>: <span class=\"yaml-value\">0</span></span><br>    <span class=\"yaml-commented-line\"># -----------------------------------===== FLEXSPI_IMAGE_OFFSET [Optional] =====------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 7b, Width: 10b, Any offset in memory mapped FlexSPI Flash area could be remapped to offset</span><br>    <span class=\"yaml-commented-line\"># zero to support  eXecute In Place (XIP) of image programmed at different offset.</span><br>    <span class=\"yaml-commented-line\"># This allows to build all update images with same RO base address, which are programmed at offset 0 or higher</span><br>    <span class=\"yaml-commented-line\"># offset.</span><br><span class=\"diff-removed\"></span><br>    <span class=\"yaml-commented-line\"># FLEXSPI_IMAGE_OFFSET field specifies the offset location of the second image. FLEXSPI_REMAP_IMAGE_SIZE field</span><br>    <span class=\"yaml-commented-line\"># specifies the size multiple to determine the size of area to be remapped.</span><br>    <span class=\"yaml-commented-line\"># If this field is left blank boot ROM will not enable FlexSPI remap feature.</span><br><span class=\"diff-removed\"></span><br>    <span class=\"yaml-commented-line\"># The physical flash offset is computed as below:</span><br><span class=\"diff-removed\"></span><br>    <span class=\"yaml-commented-line\"># physical offset = FLEXSPI_IMAGE_OFFSET * 256KByte;</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    FLEXSPI_IMAGE_OFFSET</span>: <span class=\"yaml-value\">0</span></span><br>    <span class=\"yaml-commented-line\"># ---------------------------------===== FLEXSPI_REMAP_IMAGE_SIZE [Optional] =====----------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 17b, Width: 4b, Any offset in memory mapped FlexSPI Flash area could be remapped to offset</span><br>    <span class=\"yaml-commented-line\"># zero to support eXecute In Place (XIP) of image programmed at different offset. This allows to build all update</span><br>    <span class=\"yaml-commented-line\"># images with same RO base address, which are programmed at offset 0 or higher offset. FLEXSPI_IMAGE_OFFSET field</span><br>    <span class=\"yaml-commented-line\"># specifies the offset location of second image. FLEXSPI_REMAP_IMAGE_SIZE field specifies the size multiple to</span><br>    <span class=\"yaml-commented-line\"># determine the size of area to be remapped.</span><br>    <span class=\"yaml-commented-line\"># NOTE: FlexSPI remap size cannot exceed the start address of boot image 1.</span><br>    <span class=\"yaml-commented-line\"># - SIZE_OFFSET, (0): Remap size = FLEXSPI_IMAGE_OFFSET * 256KByte; ''  SIZE_OFFSET ''Size of the remapped area (aka</span><br>    <span class=\"yaml-commented-line\"># second half) is same as first half. It is determined by FLEXSPI_IMAGE_OFFSET Field.</span><br>    <span class=\"yaml-commented-line\"># - SIZE_1MB, (1): Size of remapped area is 1MByte</span><br>    <span class=\"yaml-commented-line\"># - SIZE_2MB, (2): Size of remapped area is 2MByte</span><br>    <span class=\"yaml-commented-line\"># - SIZE_3MB, (3): Size of remapped area is 3MByte</span><br>    <span class=\"yaml-commented-line\"># - SIZE_4MB, (4): Size of remapped area is 4MByte</span><br>    <span class=\"yaml-commented-line\"># - SIZE_5MB, (5): Size of remapped area is 5MByte</span><br>    <span class=\"yaml-commented-line\"># - SIZE_6MB, (6): Size of remapped area is 6MByte</span><br>    <span class=\"yaml-commented-line\"># - SIZE_7MB, (7): Size of remapped area is 7MByte</span><br>    <span class=\"yaml-commented-line\"># - SIZE_8MB, (8): Size of remapped area is 8MByte</span><br>    <span class=\"yaml-commented-line\"># - SIZE_9MB, (9): Size of remapped area is 9MByte</span><br>    <span class=\"yaml-commented-line\"># - SIZE_10MB, (10): Size of remapped area is 10MByte</span><br>    <span class=\"yaml-commented-line\"># - SIZE_11MB, (11): Size of remapped area is 11MByte</span><br>    <span class=\"yaml-commented-line\"># - SIZE_12MB, (12): Size of remapped area is 12MByte</span><br>    <span class=\"yaml-commented-line\"># - SIZE_256KB, (13): Size of remapped area is 256KByte</span><br>    <span class=\"yaml-commented-line\"># - SIZE_512KB, (14): Size of remapped area is 512KByte</span><br>    <span class=\"yaml-commented-line\"># - SIZE_768KB, (15): Size of remapped area is 768KByte</span><br>    <span class=\"yaml-commented-line\"># Possible options: <SIZE_OFFSET, SIZE_1MB, SIZE_2MB, SIZE_3MB, SIZE_4MB, SIZE_5MB, SIZE_6MB, SIZE_7MB, SIZE_8MB,</span><br>    <span class=\"yaml-commented-line\"># SIZE_9MB, SIZE_10MB, SIZE_11MB, SIZE_12MB, SIZE_256KB, SIZE_512KB, SIZE_768KB></span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    FLEXSPI_REMAP_IMAGE_SIZE</span>: <span class=\"yaml-value\">SIZE_OFFSET</span></span><br>  <span class=\"yaml-commented-line\"># -------------------------------------===== REC_SPI_FLASH_CFG0 [Optional] =====--------------------------------------</span><br>  <span class=\"yaml-commented-line\"># Description: Offset: 0x00000018, Width: 32b; Recovery SPI Flash Configuration 0</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">  REC_SPI_FLASH_CFG0</span>:</span><br>    <span class=\"yaml-commented-line\"># --------------------------------------===== REC_SPI_SCK_PIN [Optional] =====--------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 0b, Width: 8b, Override default SPI_SCK ISP pin.</span><br>    <span class=\"yaml-commented-line\"># Identifies the pin to be used as SPI_SCK pin.</span><br>    <span class=\"yaml-commented-line\"># [4:0] GPIO Pin number</span><br>    <span class=\"yaml-commented-line\"># [7:5] GPIO port number</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    REC_SPI_SCK_PIN</span>: <span class=\"yaml-value\">0</span></span><br>    <span class=\"yaml-commented-line\"># -----------------------------------===== REC_SPI_SCK_FUNC_SLOT [Optional] =====-----------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 8b, Width: 4b, Identifies the ALT pin mux function to use for the pin selected by</span><br>    <span class=\"yaml-commented-line\"># REC_SPI_SCK_PIN.</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    REC_SPI_SCK_FUNC_SLOT</span>: <span class=\"yaml-value\">0</span></span><br>    <span class=\"yaml-commented-line\"># --------------------------------------===== REC_SPI_FLEXCOM [Optional] =====--------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 12b, Width: 4b, Identifies the FlexComm used for SPI ISP mode.</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    REC_SPI_FLEXCOM</span>: <span class=\"yaml-value\">0</span></span><br>    <span class=\"yaml-commented-line\"># -------------------------------------===== REC_SPI_MOSI_PIN [Optional] =====--------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 16b, Width: 8b, Override default SPI_MOSI ISP pin.</span><br>    <span class=\"yaml-commented-line\"># Identifies the pin to be used as SPI_MOSI pin.</span><br>    <span class=\"yaml-commented-line\"># [4:0] GPIO Pin number</span><br>    <span class=\"yaml-commented-line\"># [7:5] GPIO port number</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    REC_SPI_MOSI_PIN</span>: <span class=\"yaml-value\">0</span></span><br>    <span class=\"yaml-commented-line\"># ----------------------------------===== REC_SPI_MOSI_FUNC_SLOT [Optional] =====-----------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 24b, Width: 4b, Identifies the ALT pin mux function to use for the pin selected by</span><br>    <span class=\"yaml-commented-line\"># REC_SPI_MOSI_PIN.</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    REC_SPI_MOSI_FUNC_SLOT</span>: <span class=\"yaml-value\">0</span></span><br>  <span class=\"yaml-commented-line\"># -------------------------------------===== REC_SPI_FLASH_CFG1 [Optional] =====--------------------------------------</span><br>  <span class=\"yaml-commented-line\"># Description: Offset: 0x0000001C, Width: 32b; Recovery SPI Flash Configuration 1</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">  REC_SPI_FLASH_CFG1</span>:</span><br>    <span class=\"yaml-commented-line\"># -------------------------------------===== REC_SPI_MISO_PIN [Optional] =====--------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 0b, Width: 8b, Override default SPI_MISO ISP pin.</span><br>    <span class=\"yaml-commented-line\"># Identifies the pin to be used as SPI_MISO pin.</span><br>    <span class=\"yaml-commented-line\"># [4:0] GPIO Pin number</span><br>    <span class=\"yaml-commented-line\"># [7:5] GPIO port number</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    REC_SPI_MISO_PIN</span>: <span class=\"yaml-value\">0</span></span><br>    <span class=\"yaml-commented-line\"># ----------------------------------===== REC_SPI_MISO_FUNC_SLOT [Optional] =====-----------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 8b, Width: 4b, Identifies the ALT pin mux function to use for the pin selected by</span><br>    <span class=\"yaml-commented-line\"># REC_SPI_MISO_PIN.</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    REC_SPI_MISO_FUNC_SLOT</span>: <span class=\"yaml-value\">0</span></span><br>    <span class=\"yaml-commented-line\"># -------------------------------------===== REC_SPI_SSEL_PIN [Optional] =====--------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 16b, Width: 8b, Override default SPI_SSEL ISP pin.</span><br>    <span class=\"yaml-commented-line\"># Identifies the pin to be used as SPI_SSEL pin.</span><br>    <span class=\"yaml-commented-line\"># [4:0] GPIO Pin number</span><br>    <span class=\"yaml-commented-line\"># [7:5] GPIO port number</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    REC_SPI_SSEL_PIN</span>: <span class=\"yaml-value\">0</span></span><br>    <span class=\"yaml-commented-line\"># ----------------------------------===== REC_SPI_SSEL_FUNC_SLOT [Optional] =====-----------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 24b, Width: 4b, Identifies the ALT pin mux function to use for the pin selected by</span><br>    <span class=\"yaml-commented-line\"># REC_SPI_SSEL_PIN.</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    REC_SPI_SSEL_FUNC_SLOT</span>: <span class=\"yaml-value\">0</span></span><br>    <span class=\"yaml-commented-line\"># --------------------------------------===== REC_SPI_SSEL_X [Optional] =====---------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 28b, Width: 2b, SPI chip select number.</span><br>    <span class=\"yaml-commented-line\"># FlexComm SPI interfaces supports up to four chip selects.</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    REC_SPI_SSEL_X</span>: <span class=\"yaml-value\">0</span></span><br>    <span class=\"yaml-commented-line\"># -------------------------------------===== REC_BOOT_PIN_CUST [Optional] =====-------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 30b, Width: 2b, Use customer defined pins for 1-bit SPI recovery boot pins.</span><br>    <span class=\"yaml-commented-line\"># - DEFAULT_ROM_0b00, (0): Default ROM defined pins.</span><br>    <span class=\"yaml-commented-line\"># - CUSTOMER_DEF_0b01, (1): Customer defined.</span><br>    <span class=\"yaml-commented-line\"># - DEFAULT_ROM_0b10, (2): Default ROM defined pins.</span><br>    <span class=\"yaml-commented-line\"># - DEFAULT_ROM_0b11, (3): Default ROM defined pins.</span><br>    <span class=\"yaml-commented-line\"># Possible options: <DEFAULT_ROM_0b00, CUSTOMER_DEF_0b01, DEFAULT_ROM_0b10, DEFAULT_ROM_0b11></span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    REC_BOOT_PIN_CUST</span>: <span class=\"yaml-value\">DEFAULT_ROM_0b00</span></span><br>  <span class=\"yaml-commented-line\"># ----------------------------------------===== ISP_UART_CFG [Optional] =====-----------------------------------------</span><br>  <span class=\"yaml-commented-line\"># Description: Offset: 0x00000020, Width: 32b; ISP UART Configuration</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">  ISP_UART_CFG</span>:</span><br>    <span class=\"yaml-commented-line\"># ----------------------------------------===== UART_RX_PIN [Optional] =====----------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 0b, Width: 8b, Override default UART RX ISP pin.</span><br>    <span class=\"yaml-commented-line\"># Identifies the pin to be used as UART_RX pin.</span><br>    <span class=\"yaml-commented-line\"># [4:0] GPIO Pin number</span><br>    <span class=\"yaml-commented-line\"># [7:5] GPIO port number</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    UART_RX_PIN</span>: <span class=\"yaml-value\">0</span></span><br>    <span class=\"yaml-commented-line\"># -------------------------------------===== UART_RX_FUNC_SLOT [Optional] =====-------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 8b, Width: 4b, Identifies the ALT pin mux function to use for the pin selected by</span><br>    <span class=\"yaml-commented-line\"># UART_RX_PIN.</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    UART_RX_FUNC_SLOT</span>: <span class=\"yaml-value\">0</span></span><br>    <span class=\"yaml-commented-line\"># -------------------------------------===== UART_ISP_FLEXCOM [Optional] =====--------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 12b, Width: 4b, Identifies the FlexComm used for UART ISP mode.</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    UART_ISP_FLEXCOM</span>: <span class=\"yaml-value\">0</span></span><br>    <span class=\"yaml-commented-line\"># ----------------------------------------===== UART_TX_PIN [Optional] =====----------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 16b, Width: 8b, Override default UART TX ISP pin.</span><br>    <span class=\"yaml-commented-line\"># Identifies the pin to be used as UART_TX pin.</span><br>    <span class=\"yaml-commented-line\"># [4:0] GPIO Pin number</span><br>    <span class=\"yaml-commented-line\"># [7:5] GPIO port number</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    UART_TX_PIN</span>: <span class=\"yaml-value\">0</span></span><br>    <span class=\"yaml-commented-line\"># -------------------------------------===== UART_TX_FUNC_SLOT [Optional] =====-------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 24b, Width: 4b, Identifies the ALT pin mux function to use for the pin selected by</span><br>    <span class=\"yaml-commented-line\"># UART_TX_PIN.</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    UART_TX_FUNC_SLOT</span>: <span class=\"yaml-value\">0</span></span><br>  <span class=\"yaml-commented-line\"># -----------------------------------------===== ISP_I2C_CFG [Optional] =====-----------------------------------------</span><br>  <span class=\"yaml-commented-line\"># Description: Offset: 0x00000024, Width: 32b; ISP I2C Configuration</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">  ISP_I2C_CFG</span>:</span><br>    <span class=\"yaml-commented-line\"># ----------------------------------------===== I2C_SCL_PIN [Optional] =====----------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 0b, Width: 8b, Override default I2C SCL ISP pin.</span><br>    <span class=\"yaml-commented-line\"># Identifies the pin to be used as I2C_SCL pin.</span><br>    <span class=\"yaml-commented-line\"># [4:0] GPIO Pin number</span><br>    <span class=\"yaml-commented-line\"># [7:5] GPIO port number</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    I2C_SCL_PIN</span>: <span class=\"yaml-value\">0</span></span><br>    <span class=\"yaml-commented-line\"># -------------------------------------===== I2C_SCL_FUNC_SLOT [Optional] =====-------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 8b, Width: 4b, Identifies the ALT pin mux function to use for the pin selected by</span><br>    <span class=\"yaml-commented-line\"># I2C_SCL_PIN.</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    I2C_SCL_FUNC_SLOT</span>: <span class=\"yaml-value\">0</span></span><br>    <span class=\"yaml-commented-line\"># --------------------------------------===== I2C_ISP_FLEXCOM [Optional] =====--------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 12b, Width: 4b, Identifies the FlexComm used for I2C ISP mode.</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    I2C_ISP_FLEXCOM</span>: <span class=\"yaml-value\">0</span></span><br>    <span class=\"yaml-commented-line\"># ----------------------------------------===== I2C_SDA_PIN [Optional] =====----------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 16b, Width: 8b, Override default I2C SDA ISP pin.</span><br>    <span class=\"yaml-commented-line\"># Identifies the pin to be used as I2C_SDA pin.</span><br>    <span class=\"yaml-commented-line\"># [4:0] GPIO Pin number</span><br>    <span class=\"yaml-commented-line\"># [7:5] GPIO port number</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    I2C_SDA_PIN</span>: <span class=\"yaml-value\">0</span></span><br>    <span class=\"yaml-commented-line\"># -------------------------------------===== I2C_SDA_FUNC_SLOT [Optional] =====-------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 24b, Width: 4b, Identifies the ALT pin mux function to use for the pin selected by</span><br>    <span class=\"yaml-commented-line\"># I2C_SDA_PIN.</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    I2C_SDA_FUNC_SLOT</span>: <span class=\"yaml-value\">0</span></span><br>  <span class=\"yaml-commented-line\"># -----------------------------------------===== ISP_CAN_CFG [Optional] =====-----------------------------------------</span><br>  <span class=\"yaml-commented-line\"># Description: Offset: 0x00000028, Width: 32b; ISP CAN Configuration</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">  ISP_CAN_CFG</span>:</span><br>    <span class=\"yaml-commented-line\"># ----------------------------------------===== CAN_RX_PIN [Optional] =====-----------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 0b, Width: 8b, Override default CAN RX ISP pin.</span><br>    <span class=\"yaml-commented-line\"># Identifies the pin to be used as CAN_RX pin.</span><br>    <span class=\"yaml-commented-line\"># [4:0] GPIO Pin number</span><br>    <span class=\"yaml-commented-line\"># [7:5] GPIO port number</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    CAN_RX_PIN</span>: <span class=\"yaml-value\">0</span></span><br>    <span class=\"yaml-commented-line\"># -------------------------------------===== CAN_RX_FUNC_SLOT [Optional] =====--------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 8b, Width: 4b, Identifies the ALT pin mux function to use for the pin selected by CAN_RX_PIN.</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    CAN_RX_FUNC_SLOT</span>: <span class=\"yaml-value\">0</span></span><br>    <span class=\"yaml-commented-line\"># ---------------------------------------===== CAN_ISP_INST [Optional] =====----------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 12b, Width: 4b, Identifies the instance used for CAN ISP mode.</span><br>    <span class=\"yaml-commented-line\"># 0: For CAN0.</span><br>    <span class=\"yaml-commented-line\"># 1: For CAN1.</span><br>    <span class=\"yaml-commented-line\"># Others: Reserved.</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    CAN_ISP_INST</span>: <span class=\"yaml-value\">0</span></span><br>    <span class=\"yaml-commented-line\"># ----------------------------------------===== CAN_TX_PIN [Optional] =====-----------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 16b, Width: 8b, Override default CAN TX ISP pin.</span><br>    <span class=\"yaml-commented-line\"># Identifies the pin to be used as CAN_TX pin.</span><br>    <span class=\"yaml-commented-line\"># [7:5] GPIO port number</span><br>    <span class=\"yaml-commented-line\"># [4:0] GPIO Pin number</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    CAN_TX_PIN</span>: <span class=\"yaml-value\">0</span></span><br>    <span class=\"yaml-commented-line\"># -------------------------------------===== CAN_TX_FUNC_SLOT [Optional] =====--------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 24b, Width: 4b, Identifies the ALT pin mux function to use for the pin selected by</span><br>    <span class=\"yaml-commented-line\"># CAN_TX_PIN.</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    CAN_TX_FUNC_SLOT</span>: <span class=\"yaml-value\">0</span></span><br>    <span class=\"yaml-commented-line\"># ---------------------------------------===== CAN_BAUD_RATE [Optional] =====---------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 28b, Width: 4b, CAN baud rate.</span><br>    <span class=\"yaml-commented-line\"># Baud rate configured during CAN ISP mode.</span><br>    <span class=\"yaml-commented-line\"># 2b'0000: Auto baud detection (125K, 250K, 500K, 750K, 1M).</span><br>    <span class=\"yaml-commented-line\"># 2b'0101 and above: 1000 kbps and auto baud detection.</span><br>    <span class=\"yaml-commented-line\"># - AUTO_DETECT, (0): Auto baud detection (125K, 250K, 500K, 750k, 1M).</span><br>    <span class=\"yaml-commented-line\"># - KBPS_125, (1): 125 kbps</span><br>    <span class=\"yaml-commented-line\"># - KBPS_250, (2): 250 kbps</span><br>    <span class=\"yaml-commented-line\"># - KBPS_500, (3): 500 kbps</span><br>    <span class=\"yaml-commented-line\"># - KBPS_750, (4): 750 kbps</span><br>    <span class=\"yaml-commented-line\"># - KBPS_AUTO_0b0101, (5): 1000 kbps and auto baud detection</span><br>    <span class=\"yaml-commented-line\"># - KBPS_AUTO_0b0110, (6): 1000 kbps and auto baud detection</span><br>    <span class=\"yaml-commented-line\"># - KBPS_AUTO_0b0111, (7): 1000 kbps and auto baud detection</span><br>    <span class=\"yaml-commented-line\"># - KBPS_AUTO_0b1000, (8): 1000 kbps and auto baud detection</span><br>    <span class=\"yaml-commented-line\"># - KBPS_AUTO_0b1001, (9): 1000 kbps and auto baud detection</span><br>    <span class=\"yaml-commented-line\"># - KBPS_AUTO_0b1010, (10): 1000 kbps and auto baud detection</span><br>    <span class=\"yaml-commented-line\"># - KBPS_AUTO_0b1011, (11): 1000 kbps and auto baud detection</span><br>    <span class=\"yaml-commented-line\"># - KBPS_AUTO_0b1100, (12): 1000 kbps and auto baud detection</span><br>    <span class=\"yaml-commented-line\"># - KBPS_AUTO_0b1101, (13): 1000 kbps and auto baud detection</span><br>    <span class=\"yaml-commented-line\"># - KBPS_AUTO_0b1110, (14): 1000 kbps and auto baud detection</span><br>    <span class=\"yaml-commented-line\"># - KBPS_AUTO_0b1111, (15): 1000 kbps and auto baud detection</span><br>    <span class=\"yaml-commented-line\"># Possible options: <AUTO_DETECT, KBPS_125, KBPS_250, KBPS_500, KBPS_750, KBPS_AUTO_0b0101, KBPS_AUTO_0b0110,</span><br>    <span class=\"yaml-commented-line\"># KBPS_AUTO_0b0111, KBPS_AUTO_0b1000, KBPS_AUTO_0b1001, KBPS_AUTO_0b1010, KBPS_AUTO_0b1011, KBPS_AUTO_0b1100,</span><br>    <span class=\"yaml-commented-line\"># KBPS_AUTO_0b1101, KBPS_AUTO_0b1110, KBPS_AUTO_0b1111></span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    CAN_BAUD_RATE</span>: <span class=\"yaml-value\">AUTO_DETECT</span></span><br>  <span class=\"yaml-commented-line\"># ----------------------------------------===== ISP_SPI_CFG0 [Optional] =====-----------------------------------------</span><br>  <span class=\"yaml-commented-line\"># Description: Offset: 0x0000002C, Width: 32b; ISP SPI Configuration 0</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">  ISP_SPI_CFG0</span>:</span><br>    <span class=\"yaml-commented-line\"># ----------------------------------------===== SPI_SCK_PIN [Optional] =====----------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 0b, Width: 8b, Override default SPI_SCK ISP pin.</span><br>    <span class=\"yaml-commented-line\"># Identifies the pin to be used as SPI_SCK pin.</span><br>    <span class=\"yaml-commented-line\"># [4:0] GPIO Pin number</span><br>    <span class=\"yaml-commented-line\"># [7:5] GPIO port number</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    SPI_SCK_PIN</span>: <span class=\"yaml-value\">0</span></span><br>    <span class=\"yaml-commented-line\"># -------------------------------------===== SPI_SCK_FUNC_SLOT [Optional] =====-------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 8b, Width: 4b, Identifies the ALT pin mux function to use for the pin selected by</span><br>    <span class=\"yaml-commented-line\"># SPI_SCK_PIN.</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    SPI_SCK_FUNC_SLOT</span>: <span class=\"yaml-value\">0</span></span><br>    <span class=\"yaml-commented-line\"># --------------------------------------===== SPI_ISP_FLEXCOM [Optional] =====--------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 12b, Width: 4b, Identifies the FlexComm used for SPI ISP mode.</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    SPI_ISP_FLEXCOM</span>: <span class=\"yaml-value\">0</span></span><br>    <span class=\"yaml-commented-line\"># ---------------------------------------===== SPI_MOSI_PIN [Optional] =====----------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 16b, Width: 8b, Override default SPI_MOSI ISP pin.</span><br>    <span class=\"yaml-commented-line\"># Identifies the pin to be used as SPI_MOSI pin.</span><br>    <span class=\"yaml-commented-line\"># [4:0] GPIO Pin number</span><br>    <span class=\"yaml-commented-line\"># [7:5] GPIO port number</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    SPI_MOSI_PIN</span>: <span class=\"yaml-value\">0</span></span><br>    <span class=\"yaml-commented-line\"># ------------------------------------===== SPI_MOSI_FUNC_SLOT [Optional] =====-------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 24b, Width: 4b, Identifies the ALT pin mux function to use for the pin selected by</span><br>    <span class=\"yaml-commented-line\"># SPI_MOSI_PIN.</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    SPI_MOSI_FUNC_SLOT</span>: <span class=\"yaml-value\">0</span></span><br>  <span class=\"yaml-commented-line\"># ----------------------------------------===== ISP_SPI_CFG1 [Optional] =====-----------------------------------------</span><br>  <span class=\"yaml-commented-line\"># Description: Offset: 0x00000030, Width: 32b; ISP SPI Configuration 1</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">  ISP_SPI_CFG1</span>:</span><br>    <span class=\"yaml-commented-line\"># ---------------------------------------===== SPI_MISO_PIN [Optional] =====----------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 0b, Width: 8b, Override default SPI_MISO ISP pin.</span><br>    <span class=\"yaml-commented-line\"># Identifies the pin to be used as SPI_MISO pin.</span><br>    <span class=\"yaml-commented-line\"># [4:0] GPIO Pin number</span><br>    <span class=\"yaml-commented-line\"># [7:5] GPIO port number</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    SPI_MISO_PIN</span>: <span class=\"yaml-value\">0</span></span><br>    <span class=\"yaml-commented-line\"># ------------------------------------===== SPI_MISO_FUNC_SLOT [Optional] =====-------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 8b, Width: 4b, Identifies the ALT pin mux function to use for the pin selected by</span><br>    <span class=\"yaml-commented-line\"># SPI_MISO_PIN.</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    SPI_MISO_FUNC_SLOT</span>: <span class=\"yaml-value\">0</span></span><br>    <span class=\"yaml-commented-line\"># ---------------------------------------===== SPI_SSEL_PIN [Optional] =====----------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 16b, Width: 8b, Override default SPI_SSEL ISP pin.</span><br>    <span class=\"yaml-commented-line\"># Identifies the pin to be used as SPI_SSEL pin.</span><br>    <span class=\"yaml-commented-line\"># [4:0] GPIO Pin number</span><br>    <span class=\"yaml-commented-line\"># [7:5] GPIO port number</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    SPI_SSEL_PIN</span>: <span class=\"yaml-value\">0</span></span><br>    <span class=\"yaml-commented-line\"># ------------------------------------===== SPI_SSEL_FUNC_SLOT [Optional] =====-------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 24b, Width: 4b, Identifies the ALT pin mux function to use for the pin selected by</span><br>    <span class=\"yaml-commented-line\"># SPI_SSEL_PIN.</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    SPI_SSEL_FUNC_SLOT</span>: <span class=\"yaml-value\">0</span></span><br>    <span class=\"yaml-commented-line\"># --------------------------------------===== ISP_SPI_SSEL_X [Optional] =====---------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 28b, Width: 2b, SPI chip select number.</span><br>    <span class=\"yaml-commented-line\"># FlexComm SPI interfaces supports up to four chip selects.</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    ISP_SPI_SSEL_X</span>: <span class=\"yaml-value\">0</span></span><br>  <span class=\"yaml-commented-line\"># -----------------------------------------===== ISP_USB_ID [Optional] =====------------------------------------------</span><br>  <span class=\"yaml-commented-line\"># Description: Offset: 0x00000034, Width: 32b; ISP USB Identification</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">  ISP_USB_ID</span>:</span><br>    <span class=\"yaml-commented-line\"># ---------------------------------------===== USB_Vendor_ID [Optional] =====---------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 0b, Width: 16b, Customer defined USB vendor ID used during USB-ISP mode device enumeration.</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    USB_Vendor_ID</span>: <span class=\"yaml-value\">0</span></span><br>    <span class=\"yaml-commented-line\"># --------------------------------------===== USB_Product_ID [Optional] =====---------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 16b, Width: 16b, Customer defined USB product ID used during USB-ISP mode device enumeration.</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    USB_Product_ID</span>: <span class=\"yaml-value\">0</span></span><br>  <span class=\"yaml-commented-line\"># -----------------------------------------===== ISP_USB_CFG [Optional] =====-----------------------------------------</span><br>  <span class=\"yaml-commented-line\"># Description: Offset: 0x00000038, Width: 32b; ISP USB Configuration</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">  ISP_USB_CFG</span>:</span><br>    <span class=\"yaml-commented-line\"># ---------------------------------------===== USB0_VBUS_PIN [Optional] =====---------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 0b, Width: 8b, Override default USBx_VBUS_DETECT ISP pin.</span><br>    <span class=\"yaml-commented-line\"># Identifies the pin to be used as USBx_VBUS detect pin.</span><br>    <span class=\"yaml-commented-line\"># [4:0] GPIO Pin number</span><br>    <span class=\"yaml-commented-line\"># [7:5] GPIO port number</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    USB0_VBUS_PIN</span>: <span class=\"yaml-value\">0</span></span><br>    <span class=\"yaml-commented-line\"># ------------------------------------===== USB0_VBUS_FUNC_SLOT [Optional] =====------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 8b, Width: 4b, Identifies the ALT pin mux function to use for the pin selected by</span><br>    <span class=\"yaml-commented-line\"># USBx_VBUS_PIN.</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    USB0_VBUS_FUNC_SLOT</span>: <span class=\"yaml-value\">0</span></span><br>    <span class=\"yaml-commented-line\"># ---------------------------------------===== EXT_XTAL_CLK [Optional] =====----------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 16b, Width: 3b, USB PHY input clock frequency.</span><br>    <span class=\"yaml-commented-line\"># For USB high speed PHY external XTAL input is needed. This field specifies the frequency of XTAL used on board.</span><br>    <span class=\"yaml-commented-line\"># - XTAL_24MHZ, (0): 24MHz input clock (Divide by 20)</span><br>    <span class=\"yaml-commented-line\"># - XTAL_30MHZ, (1): 30MHz input clock (Divide by 16)</span><br>    <span class=\"yaml-commented-line\"># - XTAL_32MHZ, (2): 32MHz input clock (Divide by 15)</span><br>    <span class=\"yaml-commented-line\"># - Reserved, (3): Reserved</span><br>    <span class=\"yaml-commented-line\"># - XTAL_20MHZ, (4): 20MHz input clock (Divide by 24)</span><br>    <span class=\"yaml-commented-line\"># - XTAL_19_2MHZ, (5): 19.2MHz input clock (Divide by 25)</span><br>    <span class=\"yaml-commented-line\"># - XTAL_16MHZ, (6): 16MHz input clock (Divide by 30) - Default option when CMPA is blank.</span><br>    <span class=\"yaml-commented-line\"># - XTAL_12MHZ, (7): 12MHz input clock (Divide by 40)</span><br>    <span class=\"yaml-commented-line\"># Possible options: <XTAL_24MHZ, XTAL_30MHZ, XTAL_32MHZ, Reserved, XTAL_20MHZ, XTAL_19_2MHZ, XTAL_16MHZ, XTAL_12MHZ></span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    EXT_XTAL_CLK</span>: <span class=\"yaml-value\">XTAL_24MHZ</span></span><br>    <span class=\"yaml-commented-line\"># ------------------------------------------===== PRE_DIV [Optional] =====------------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 19b, Width: 1b, Enable Pre-divider.</span><br>    <span class=\"yaml-commented-line\"># Needed to support 48MHz and other high speed crystals.</span><br>    <span class=\"yaml-commented-line\"># - DISABLED, (0): Disable</span><br>    <span class=\"yaml-commented-line\"># - ENABLED, (1): Enable</span><br>    <span class=\"yaml-commented-line\"># Possible options: <DISABLED, ENABLED></span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    PRE_DIV</span>: <span class=\"yaml-value\">DISABLED</span></span><br>  <span class=\"yaml-commented-line\"># ----------------------------------------===== ISP_MISC_CFG [Optional] =====-----------------------------------------</span><br>  <span class=\"yaml-commented-line\"># Description: Offset: 0x0000003C, Width: 32b; ISP Miscellaneous Configuration</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">  ISP_MISC_CFG</span>:</span><br>    <span class=\"yaml-commented-line\"># --------------------------------------===== I2C_SLAVE_ADDR [Optional] =====---------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 0b, Width: 8b, I2C slave address.</span><br>    <span class=\"yaml-commented-line\"># A 7-bit Address used for selecting our device on shared I2C bus system.</span><br>    <span class=\"yaml-commented-line\"># By default  ROM uses 0x10 as slave address. If this address conflicts with another slave on board  customer could</span><br>    <span class=\"yaml-commented-line\"># use this field to override the address.</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    I2C_SLAVE_ADDR</span>: <span class=\"yaml-value\">0</span></span><br>    <span class=\"yaml-commented-line\"># ---------------------------------------===== ISP_USB_CUST [Optional] =====----------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 22b, Width: 2b, Use customer defined GPIO for USB VBUS detect function during ISP mode.</span><br>    <span class=\"yaml-commented-line\"># - DEDICATED, (0): Use dedicated VBUS pins.</span><br>    <span class=\"yaml-commented-line\"># - USB0_VBUS, (1): Customer defined GPIO for USB0_VBUS detect.</span><br>    <span class=\"yaml-commented-line\"># - USB1_VBUS, (2): Customer defined GPIO for USB1_VBUS detect.</span><br>    <span class=\"yaml-commented-line\"># - VDD_USB, (3): Use VDD_USB for VBUS presence. On board regulator should generate VDD_USB voltage using 5V input</span><br>    <span class=\"yaml-commented-line\"># fo VBUS pin on connector.</span><br>    <span class=\"yaml-commented-line\"># Possible options: <DEDICATED, USB0_VBUS, USB1_VBUS, VDD_USB></span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    ISP_USB_CUST</span>: <span class=\"yaml-value\">DEDICATED</span></span><br>    <span class=\"yaml-commented-line\"># ---------------------------------------===== ISP_CAN_CUST [Optional] =====----------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 24b, Width: 2b, Use customer defined CAN ISP pins.</span><br>    <span class=\"yaml-commented-line\"># - DEFAULT_0b00, (0): Default ROM defined pins.</span><br>    <span class=\"yaml-commented-line\"># - CUST_DEF_0b01, (1): Customer defined.</span><br>    <span class=\"yaml-commented-line\"># - DEFAULT_0b10, (2): Default ROM defined pins.</span><br>    <span class=\"yaml-commented-line\"># - DEFAULT_0b11, (3): Default ROM defined pins.</span><br>    <span class=\"yaml-commented-line\"># Possible options: <DEFAULT_0b00, CUST_DEF_0b01, DEFAULT_0b10, DEFAULT_0b11></span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    ISP_CAN_CUST</span>: <span class=\"yaml-value\">DEFAULT_0b00</span></span><br>    <span class=\"yaml-commented-line\"># ---------------------------------------===== ISP_SPI_CUST [Optional] =====----------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 26b, Width: 2b, Use customer defined SPI ISP pins.</span><br>    <span class=\"yaml-commented-line\"># - DEFAULT_0b00, (0): Default ROM defined pins.</span><br>    <span class=\"yaml-commented-line\"># - CUST_DEF_0b01, (1): Customer defined.</span><br>    <span class=\"yaml-commented-line\"># - DEFAULT_0b10, (2): Default ROM defined pins.</span><br>    <span class=\"yaml-commented-line\"># - DEFAULT_0b11, (3): Default ROM defined pins.</span><br>    <span class=\"yaml-commented-line\"># Possible options: <DEFAULT_0b00, CUST_DEF_0b01, DEFAULT_0b10, DEFAULT_0b11></span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    ISP_SPI_CUST</span>: <span class=\"yaml-value\">DEFAULT_0b00</span></span><br>    <span class=\"yaml-commented-line\"># ---------------------------------------===== ISP_I2C_CUST [Optional] =====----------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 28b, Width: 2b, Use customer defined I2C ISP pins.</span><br>    <span class=\"yaml-commented-line\"># - DEFAULT_0b00, (0): Default ROM defined pins.</span><br>    <span class=\"yaml-commented-line\"># - CUST_DEF_0b01, (1): Customer defined.</span><br>    <span class=\"yaml-commented-line\"># - DEFAULT_0b10, (2): Default ROM defined pins.</span><br>    <span class=\"yaml-commented-line\"># - DEFAULT_0b11, (3): Default ROM defined pins.</span><br>    <span class=\"yaml-commented-line\"># Possible options: <DEFAULT_0b00, CUST_DEF_0b01, DEFAULT_0b10, DEFAULT_0b11></span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    ISP_I2C_CUST</span>: <span class=\"yaml-value\">DEFAULT_0b00</span></span><br>    <span class=\"yaml-commented-line\"># ---------------------------------------===== ISP_UART_CUST [Optional] =====---------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 30b, Width: 2b, Use customer defined UART ISP pins.</span><br>    <span class=\"yaml-commented-line\"># - DEFAULT_0b00, (0): Default ROM defined pins.</span><br>    <span class=\"yaml-commented-line\"># - CUST_DEF_0b01, (1): Customer defined.</span><br>    <span class=\"yaml-commented-line\"># - DEFAULT_0b10, (2): Default ROM defined pins.</span><br>    <span class=\"yaml-commented-line\"># - DEFAULT_0b11, (3): Default ROM defined pins.</span><br>    <span class=\"yaml-commented-line\"># Possible options: <DEFAULT_0b00, CUST_DEF_0b01, DEFAULT_0b10, DEFAULT_0b11></span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    ISP_UART_CUST</span>: <span class=\"yaml-value\">DEFAULT_0b00</span></span><br>  <span class=\"yaml-commented-line\"># --------------------------------------===== DCFG_CC_SOCU_PIN [Optional] =====---------------------------------------</span><br>  <span class=\"yaml-commented-line\"># Description: Offset: 0x00000040, Width: 32b; Credential Constraints for SoC specific Use Pinned</span><br><span class=\"yaml-key\">  DCFG_CC_SOCU_PIN</span>:<br>    <span class=\"yaml-commented-line\"># -------------------------------------------===== NIDEN [Optional] =====-------------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 0b, Width: 1b, Non-secure Non-invasive Debug Enable</span><br>    <span class=\"yaml-commented-line\"># - USE_DAP, (0): Use DAP to enable</span><br>    <span class=\"yaml-commented-line\"># - FIXED_STATE, (1): Fixed state</span><br>    <span class=\"yaml-commented-line\"># Possible options: <USE_DAP, FIXED_STATE></span><br><span class=\"yaml-key\">    NIDEN</span>: <span class=\"yaml-value\">USE_DAP</span><br>    <span class=\"yaml-commented-line\"># -------------------------------------------===== DBGEN [Optional] =====-------------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 1b, Width: 1b, Non-secure Debug Enable</span><br>    <span class=\"yaml-commented-line\"># - USE_DAP, (0): Use DAP to enable</span><br>    <span class=\"yaml-commented-line\"># - FIXED_STATE, (1): Fixed state</span><br>    <span class=\"yaml-commented-line\"># Possible options: <USE_DAP, FIXED_STATE></span><br><span class=\"yaml-key\">    DBGEN</span>: <span class=\"yaml-value\">USE_DAP</span><br>    <span class=\"yaml-commented-line\"># ------------------------------------------===== SPNIDEN [Optional] =====------------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 2b, Width: 1b, Secure Non-invasive Debug Enable</span><br>    <span class=\"yaml-commented-line\"># - USE_DAP, (0): Use DAP to enable</span><br>    <span class=\"yaml-commented-line\"># - FIXED_STATE, (1): Fixed state</span><br>    <span class=\"yaml-commented-line\"># Possible options: <USE_DAP, FIXED_STATE></span><br><span class=\"yaml-key\">    SPNIDEN</span>: <span class=\"yaml-value\">USE_DAP</span><br>    <span class=\"yaml-commented-line\"># ------------------------------------------===== SPIDEN [Optional] =====-------------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 3b, Width: 1b, Secure Invasive Debug Enable</span><br>    <span class=\"yaml-commented-line\"># - USE_DAP, (0): Use DAP to enable</span><br>    <span class=\"yaml-commented-line\"># - FIXED_STATE, (1): Fixed state</span><br>    <span class=\"yaml-commented-line\"># Possible options: <USE_DAP, FIXED_STATE></span><br><span class=\"yaml-key\">    SPIDEN</span>: <span class=\"yaml-value\">USE_DAP</span><br>    <span class=\"yaml-commented-line\"># -----------------------------------------===== DSP_DBGEN [Optional] =====-----------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 5b, Width: 1b, DSP Debug Enable</span><br>    <span class=\"yaml-commented-line\"># - USE_DAP, (0): Use DAP to enable</span><br>    <span class=\"yaml-commented-line\"># - FIXED_STATE, (1): Fixed state</span><br>    <span class=\"yaml-commented-line\"># Possible options: <USE_DAP, FIXED_STATE></span><br><span class=\"yaml-key\">    DSP_DBGEN</span>: <span class=\"yaml-value\">USE_DAP</span><br>    <span class=\"yaml-commented-line\"># ----------------------------------------===== ISP_CMD_EN [Optional] =====-----------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 6b, Width: 1b, ISP Boot Command Enable</span><br>    <span class=\"yaml-commented-line\"># - USE_DAP, (0): Use DAP to enable</span><br>    <span class=\"yaml-commented-line\"># - FIXED_STATE, (1): Fixed state</span><br>    <span class=\"yaml-commented-line\"># Possible options: <USE_DAP, FIXED_STATE></span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    ISP_CMD_EN</span>: <span class=\"yaml-value\">USE_DAP</span> <span style=\"background-color: #FFFF00; border-radius: 5px; padding: 2px\n",
       "6px; margin-left: 5px; font-size: 0.8em;\">Keep enabled debug mailbox command \"Switch to ISP mode\" when the debug access is locked. (Just for better testing\n",
       "purposes. In real application it must be set to fit the final use.)</span></span><br><span class=\"diff-added\"><span class=\"yaml-key\">    ISP_CMD_EN</span>: <span class=\"yaml-value\">FIXED_STATE</span></span><br>    <span class=\"yaml-commented-line\"># -----------------------------------------===== FA_CMD_EN [Optional] =====-----------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 7b, Width: 1b, FA Command Enable</span><br>    <span class=\"yaml-commented-line\"># - USE_DAP, (0): Use DAP to enable</span><br>    <span class=\"yaml-commented-line\"># - FIXED_STATE, (1): Fixed state</span><br>    <span class=\"yaml-commented-line\"># Possible options: <USE_DAP, FIXED_STATE></span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    FA_CMD_EN</span>: <span class=\"yaml-value\">USE_DAP</span> <span style=\"background-color: #FFFF00; border-radius: 5px; padding: 2px\n",
       "6px; margin-left: 5px; font-size: 0.8em;\">Keep enabled debug mailbox command \"FA mode\" when the debug access is locked. (Just for better testing purposes. In\n",
       "real application it must be set to fit the final use.)</span></span><br><span class=\"diff-added\"><span class=\"yaml-key\">    FA_CMD_EN</span>: <span class=\"yaml-value\">FIXED_STATE</span></span><br>    <span class=\"yaml-commented-line\"># -----------------------------------------===== ME_CMD_EN [Optional] =====-----------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 8b, Width: 1b, Flash Mass Erase Command Enable</span><br>    <span class=\"yaml-commented-line\"># - USE_DAP, (0): Use DAP to enable</span><br>    <span class=\"yaml-commented-line\"># - FIXED_STATE, (1): Fixed state</span><br>    <span class=\"yaml-commented-line\"># Possible options: <USE_DAP, FIXED_STATE></span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    ME_CMD_EN</span>: <span class=\"yaml-value\">USE_DAP</span> <span style=\"background-color: #FFFF00; border-radius: 5px; padding: 2px\n",
       "6px; margin-left: 5px; font-size: 0.8em;\">Keep enabled debug mailbox command \"Mass erase\" when the debug access is locked. (Just for better testing purposes. In\n",
       "real application it must be set to fit the final use.)</span></span><br><span class=\"diff-added\"><span class=\"yaml-key\">    ME_CMD_EN</span>: <span class=\"yaml-value\">FIXED_STATE</span></span><br>    <span class=\"yaml-commented-line\"># ----------------------------------------===== CPU1_NIDEN [Optional] =====-----------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 9b, Width: 1b, Second CM33 Non-invasive Debug Enable</span><br>    <span class=\"yaml-commented-line\"># - USE_DAP, (0): Use DAP to enable</span><br>    <span class=\"yaml-commented-line\"># - FIXED_STATE, (1): Fixed state</span><br>    <span class=\"yaml-commented-line\"># Possible options: <USE_DAP, FIXED_STATE></span><br><span class=\"yaml-key\">    CPU1_NIDEN</span>: <span class=\"yaml-value\">USE_DAP</span><br>    <span class=\"yaml-commented-line\"># ----------------------------------------===== CPU1_DBGEN [Optional] =====-----------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 10b, Width: 1b, Second CM33 Debug Enable</span><br>    <span class=\"yaml-commented-line\"># - USE_DAP, (0): Use DAP to enable</span><br>    <span class=\"yaml-commented-line\"># - FIXED_STATE, (1): Fixed state</span><br>    <span class=\"yaml-commented-line\"># Possible options: <USE_DAP, FIXED_STATE></span><br><span class=\"yaml-key\">    CPU1_DBGEN</span>: <span class=\"yaml-value\">USE_DAP</span><br>    <span class=\"yaml-commented-line\"># ----------------------------------------===== UUID_CHECK [Optional] =====-----------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 15b, Width: 1b, Enforce UUID match during Debug authentication.</span><br>    <span class=\"yaml-commented-line\"># - DISABLED, (0): Debug certificate can be used with all devices.</span><br>    <span class=\"yaml-commented-line\"># - ENABLED, (1): Debug certificate per device with matching UUID is needed.</span><br>    <span class=\"yaml-commented-line\"># Possible options: <DISABLED, ENABLED></span><br><span class=\"yaml-key\">    UUID_CHECK</span>: <span class=\"yaml-value\">DISABLED</span><br>  <span class=\"yaml-commented-line\"># --------------------------------------===== DCFG_CC_SOCU_DFLT [Optional] =====--------------------------------------</span><br>  <span class=\"yaml-commented-line\"># Description: Offset: 0x00000044, Width: 32b; Credential Constraints for SoC specific Use Debug Filter</span><br><span class=\"yaml-key\">  DCFG_CC_SOCU_DFLT</span>:<br>    <span class=\"yaml-commented-line\"># -------------------------------------------===== NIDEN [Optional] =====-------------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 0b, Width: 1b, Non Secure Non-invasive Debug Fixed State</span><br>    <span class=\"yaml-commented-line\"># - DISABLED, (0): Disabled</span><br>    <span class=\"yaml-commented-line\"># - ENABLED, (1): Enabled</span><br>    <span class=\"yaml-commented-line\"># Possible options: <DISABLED, ENABLED></span><br><span class=\"yaml-key\">    NIDEN</span>: <span class=\"yaml-value\">DISABLED</span><br>    <span class=\"yaml-commented-line\"># -------------------------------------------===== DBGEN [Optional] =====-------------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 1b, Width: 1b, Non-secure Debug Fixed State</span><br>    <span class=\"yaml-commented-line\"># - DISABLED, (0): Disabled</span><br>    <span class=\"yaml-commented-line\"># - ENABLED, (1): Enabled</span><br>    <span class=\"yaml-commented-line\"># Possible options: <DISABLED, ENABLED></span><br><span class=\"yaml-key\">    DBGEN</span>: <span class=\"yaml-value\">DISABLED</span><br>    <span class=\"yaml-commented-line\"># ------------------------------------------===== SPNIDEN [Optional] =====------------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 2b, Width: 1b, Secure Non-invasive Debug Fixed State</span><br>    <span class=\"yaml-commented-line\"># - DISABLED, (0): Disabled</span><br>    <span class=\"yaml-commented-line\"># - ENABLED, (1): Enabled</span><br>    <span class=\"yaml-commented-line\"># Possible options: <DISABLED, ENABLED></span><br><span class=\"yaml-key\">    SPNIDEN</span>: <span class=\"yaml-value\">DISABLED</span><br>    <span class=\"yaml-commented-line\"># ------------------------------------------===== SPIDEN [Optional] =====-------------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 3b, Width: 1b, Secure Invasive Debug Fixed State</span><br>    <span class=\"yaml-commented-line\"># - DISABLED, (0): Disabled</span><br>    <span class=\"yaml-commented-line\"># - ENABLED, (1): Enabled</span><br>    <span class=\"yaml-commented-line\"># Possible options: <DISABLED, ENABLED></span><br><span class=\"yaml-key\">    SPIDEN</span>: <span class=\"yaml-value\">DISABLED</span><br>    <span class=\"yaml-commented-line\"># -----------------------------------------===== DSP_DBGEN [Optional] =====-----------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 5b, Width: 1b, DSP Debug Fixed State</span><br>    <span class=\"yaml-commented-line\"># - DISABLED, (0): Disabled</span><br>    <span class=\"yaml-commented-line\"># - ENABLED, (1): Enabled</span><br>    <span class=\"yaml-commented-line\"># Possible options: <DISABLED, ENABLED></span><br><span class=\"yaml-key\">    DSP_DBGEN</span>: <span class=\"yaml-value\">DISABLED</span><br>    <span class=\"yaml-commented-line\"># ----------------------------------------===== ISP_CMD_EN [Optional] =====-----------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 6b, Width: 1b, ISP Command Fixed State</span><br>    <span class=\"yaml-commented-line\"># - DISABLED, (0): Disabled</span><br>    <span class=\"yaml-commented-line\"># - ENABLED, (1): Enabled</span><br>    <span class=\"yaml-commented-line\"># Possible options: <DISABLED, ENABLED></span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    ISP_CMD_EN</span>: <span class=\"yaml-value\">DISABLED</span> <span style=\"background-color: #FFFF00; border-radius: 5px; padding: 2px\n",
       "6px; margin-left: 5px; font-size: 0.8em;\">Keep enabled debug mailbox command \"Switch to ISP mode\" when the debug access is locked. (Just for better testing\n",
       "purposes. In real application it must be set to fit the final use.)</span></span><br><span class=\"diff-added\"><span class=\"yaml-key\">    ISP_CMD_EN</span>: <span class=\"yaml-value\">ENABLED</span></span><br>    <span class=\"yaml-commented-line\"># -----------------------------------------===== FA_CMD_EN [Optional] =====-----------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 7b, Width: 1b, FA Command Fixed State</span><br>    <span class=\"yaml-commented-line\"># - DISABLED, (0): Disabled</span><br>    <span class=\"yaml-commented-line\"># - ENABLED, (1): Enabled</span><br>    <span class=\"yaml-commented-line\"># Possible options: <DISABLED, ENABLED></span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    FA_CMD_EN</span>: <span class=\"yaml-value\">DISABLED</span> <span style=\"background-color: #FFFF00; border-radius: 5px; padding: 2px\n",
       "6px; margin-left: 5px; font-size: 0.8em;\">Keep enabled debug mailbox command \"FA mode\" when the debug access is locked. (Just for better testing purposes. In\n",
       "real application it must be set to fit the final use.)</span></span><br><span class=\"diff-added\"><span class=\"yaml-key\">    FA_CMD_EN</span>: <span class=\"yaml-value\">ENABLED</span></span><br>    <span class=\"yaml-commented-line\"># -----------------------------------------===== ME_CMD_EN [Optional] =====-----------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 8b, Width: 1b, Flash Mass Erase Command Fixed State</span><br>    <span class=\"yaml-commented-line\"># - DISABLED, (0): Disabled</span><br>    <span class=\"yaml-commented-line\"># - ENABLED, (1): Enabled</span><br>    <span class=\"yaml-commented-line\"># Possible options: <DISABLED, ENABLED></span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    ME_CMD_EN</span>: <span class=\"yaml-value\">DISABLED</span> <span style=\"background-color: #FFFF00; border-radius: 5px; padding: 2px\n",
       "6px; margin-left: 5px; font-size: 0.8em;\">Keep enabled debug mailbox command \"Mass erase\" when the debug access is locked. (Just for better testing purposes. In\n",
       "real application it must be set to fit the final use.)</span></span><br><span class=\"diff-added\"><span class=\"yaml-key\">    ME_CMD_EN</span>: <span class=\"yaml-value\">ENABLED</span></span><br>    <span class=\"yaml-commented-line\"># ----------------------------------------===== CPU1_NIDEN [Optional] =====-----------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 9b, Width: 1b, Second CM33 Non-Invasive Debug Fixed State</span><br>    <span class=\"yaml-commented-line\"># - DISABLED, (0): Disabled</span><br>    <span class=\"yaml-commented-line\"># - ENABLED, (1): Enabled</span><br>    <span class=\"yaml-commented-line\"># Possible options: <DISABLED, ENABLED></span><br><span class=\"yaml-key\">    CPU1_NIDEN</span>: <span class=\"yaml-value\">DISABLED</span><br>    <span class=\"yaml-commented-line\"># ----------------------------------------===== CPU1_DBGEN [Optional] =====-----------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 10b, Width: 1b, Second CM33 Debug Fixed State</span><br>    <span class=\"yaml-commented-line\"># - DISABLED, (0): Disabled</span><br>    <span class=\"yaml-commented-line\"># - ENABLED, (1): Enabled</span><br>    <span class=\"yaml-commented-line\"># Possible options: <DISABLED, ENABLED></span><br><span class=\"yaml-key\">    CPU1_DBGEN</span>: <span class=\"yaml-value\">DISABLED</span><br>  <span class=\"yaml-commented-line\"># ----------------------------------------===== VENDOR_USAGE [Optional] =====-----------------------------------------</span><br>  <span class=\"yaml-commented-line\"># Description: Offset: 0x00000048, Width: 32b; Vendor Usage</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">  VENDOR_USAGE</span>:</span><br>    <span class=\"yaml-commented-line\"># ---------------------------------------===== VENDOR_USAGE [Optional] =====----------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 16b, Width: 16b, Vendor Usage [31:16].</span><br>    <span class=\"yaml-commented-line\"># Upper 16 bits of vendor usage field defined in DAP. Lower 16-bits come from customer field area</span><br>    <span class=\"yaml-commented-line\"># (CFPA.DBG_REVOKE_VU).</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    VENDOR_USAGE</span>: <span class=\"yaml-value\">0</span></span><br>  <span class=\"yaml-commented-line\"># ---------------------------------------===== SECURE_BOOT_CFG [Optional] =====---------------------------------------</span><br>  <span class=\"yaml-commented-line\"># Description: Offset: 0x00000050, Width: 32b; Secure Boot Configuration</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">  SECURE_BOOT_CFG</span>:</span><br>    <span class=\"yaml-commented-line\"># ----------------------------------------===== SEC_BOOT_EN [Optional] =====----------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 0b, Width: 2b, Secure boot enforcement.</span><br>    <span class=\"yaml-commented-line\"># This field defines the minimum image verification procedure (CRC32, CMAC, ECDSA sign).</span><br>    <span class=\"yaml-commented-line\"># The Image type field in header indicates the type of verification data (checksum or signature) included in it.</span><br>    <span class=\"yaml-commented-line\"># Note: Plain < CRC32 < CMAC < ECDSA</span><br>    <span class=\"yaml-commented-line\"># - ALL_IMAGES, (0): All Image types are allowed.</span><br>    <span class=\"yaml-commented-line\"># - CRC32_IMAGES, (1): Only CRC32 or signed (CMAC or ECDSA) images are allowed.</span><br>    <span class=\"yaml-commented-line\"># - SIGNED_IMAGES, (2): Only Signed (CMAC or ECDSA) images are allowed.</span><br>    <span class=\"yaml-commented-line\"># - ECDSA_SIGNED, (3): Only ECDSA signed images are allowed.</span><br>    <span class=\"yaml-commented-line\"># Possible options: <ALL_IMAGES, CRC32_IMAGES, SIGNED_IMAGES, ECDSA_SIGNED></span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    SEC_BOOT_EN</span>: <span class=\"yaml-value\">ALL_IMAGES</span></span><br>    <span class=\"yaml-commented-line\"># ----------------------------------------===== LP_SEC_BOOT [Optional] =====----------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 3b, Width: 2b, Secure boot option for low-power wake from power-down and deep-powerdown. For</span><br>    <span class=\"yaml-commented-line\"># CFPA/CMPA do CRC check always.</span><br>    <span class=\"yaml-commented-line\"># - COLD_BOOT, (0): Same as cold boot</span><br>    <span class=\"yaml-commented-line\"># - CHECK_CRC32, (1): CRC check for PFR and CRC32 check of active image</span><br>    <span class=\"yaml-commented-line\"># - CHECK_JUMP, (2): CRC check for PFR and jump to vector address specified in CFPA.</span><br>    <span class=\"yaml-commented-line\"># - CMAC_CHECK, (3): CRC check for PFR and CMAC check of active image</span><br>    <span class=\"yaml-commented-line\"># Possible options: <COLD_BOOT, CHECK_CRC32, CHECK_JUMP, CMAC_CHECK></span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    LP_SEC_BOOT</span>: <span class=\"yaml-value\">COLD_BOOT</span></span><br>    <span class=\"yaml-commented-line\"># -----------------------------------------===== ENF_CNSA [Optional] =====------------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 8b, Width: 2b, Enforce CNSA suite approved algorithms for secure boot, secure update and</span><br>    <span class=\"yaml-commented-line\"># debug authentication.</span><br>    <span class=\"yaml-commented-line\"># Note, CMAC image authentication is only allowed in 2b'00 setting.</span><br>    <span class=\"yaml-commented-line\"># - ALL_ALLOWED_0b00, (0): All algorithms allowed.</span><br>    <span class=\"yaml-commented-line\"># - LIMITED_0b01, (1): Only ECC P-384 keys, SHA384 and AES256 algorithms are used.</span><br>    <span class=\"yaml-commented-line\"># - LIMITED_0b10, (2): Only ECC P-384 keys, SHA384 and AES256 algorithms are used.</span><br>    <span class=\"yaml-commented-line\"># - LIMITED_0b11, (3): Only ECC P-384 keys, SHA384 and AES256 algorithms are used.</span><br>    <span class=\"yaml-commented-line\"># Possible options: <ALL_ALLOWED_0b00, LIMITED_0b01, LIMITED_0b10, LIMITED_0b11></span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    ENF_CNSA</span>: <span class=\"yaml-value\">ALL_ALLOWED_0b00</span></span><br>    <span class=\"yaml-commented-line\"># --------------------------------------===== ENF_TZM_PRESET [Optional] =====---------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 10b, Width: 2b, Enforce TrustZone-M mode.</span><br>    <span class=\"yaml-commented-line\"># - IGNORE_0b00, (0): Ignored</span><br>    <span class=\"yaml-commented-line\"># - ENFORCE_0b01, (1): Enforce preset TZM data in image manifest.</span><br>    <span class=\"yaml-commented-line\"># - ENFORCE_0b10, (2): Enforce preset TZM data in image manifest.</span><br>    <span class=\"yaml-commented-line\"># - ENFORCE_0b11, (3): Enforce preset TZM data in image manifest.</span><br>    <span class=\"yaml-commented-line\"># Possible options: <IGNORE_0b00, ENFORCE_0b01, ENFORCE_0b10, ENFORCE_0b11></span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    ENF_TZM_PRESET</span>: <span class=\"yaml-value\">IGNORE_0b00</span></span><br>    <span class=\"yaml-commented-line\"># ---------------------------------------===== ITRC_ZEROIZE [Optional] =====----------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 12b, Width: 2b, RAM zeroize on ITRC event.</span><br>    <span class=\"yaml-commented-line\"># Zeroize long-term storage RAM (RAMA) on subsequent boot when Intrusion and Tamper control signals an intrusion</span><br>    <span class=\"yaml-commented-line\"># event (ITRC_OUT3).</span><br>    <span class=\"yaml-commented-line\"># Note, when ITRC is re-configured in application then ITRC_OUT4 (CHIP_RESET) should be triggered with at least same</span><br>    <span class=\"yaml-commented-line\"># events as ITRC_OUT3 (RAM_ZEROIZE).</span><br>    <span class=\"yaml-commented-line\"># - NO_ACTION, (0): No action.</span><br>    <span class=\"yaml-commented-line\"># - PKC_RAM_ON_ITRC, (1): Always Zeroize PKC RAM on ITRC event only.</span><br>    <span class=\"yaml-commented-line\"># - PKC_RAMA_ON_ITRC, (2): Zeroize PKC and RAMA on ITRC event only.</span><br>    <span class=\"yaml-commented-line\"># - PKC_RAMA_ALL_RESET, (3): Always Zeroize PKC and RAMA on all reset boot.</span><br>    <span class=\"yaml-commented-line\"># Possible options: <NO_ACTION, PKC_RAM_ON_ITRC, PKC_RAMA_ON_ITRC, PKC_RAMA_ALL_RESET></span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    ITRC_ZEROIZE</span>: <span class=\"yaml-value\">NO_ACTION</span></span><br>    <span class=\"yaml-commented-line\"># --------------------------------------===== ACTIVE_IMG_PROT [Optional] =====--------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 14b, Width: 2b, Protection of active image.</span><br>    <span class=\"yaml-commented-line\"># This field defines protection of flash area occupied by the active image. Only applicable to internal flash.</span><br>    <span class=\"yaml-commented-line\"># - FLASH_ACL_PROTECTION, (0): Protection is defined using the CFPA FLASH_ACL settings.</span><br>    <span class=\"yaml-commented-line\"># - WITH_STICKY_LOCK, (1): Write protect active image area with sticky lock. GLBAC2 is used. FLASH_ACL settings are</span><br>    <span class=\"yaml-commented-line\"># ignored.</span><br>    <span class=\"yaml-commented-line\"># - NO_STICKY_LOCK, (2): Write protect active image area without sticky lock. GLBAC4 is used. FLASH_ACL settings are</span><br>    <span class=\"yaml-commented-line\"># ignored.</span><br>    <span class=\"yaml-commented-line\"># - XOM_PROTECTION, (3): XOM protect active image area with sticky lock. GLBAC6 is used. FLASH_ACL settings are</span><br>    <span class=\"yaml-commented-line\"># ignored.</span><br>    <span class=\"yaml-commented-line\"># Possible options: <FLASH_ACL_PROTECTION, WITH_STICKY_LOCK, NO_STICKY_LOCK, XOM_PROTECTION></span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    ACTIVE_IMG_PROT</span>: <span class=\"yaml-value\">FLASH_ACL_PROTECTION</span></span><br>    <span class=\"yaml-commented-line\"># ---------------------------------------===== FIPS_SHA_STEN [Optional] =====---------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 16b, Width: 2b, Enable self-test for SHA2 block on power-up. Needed for FIPS certification.</span><br>    <span class=\"yaml-commented-line\"># If this field is non-zero  run self-test and log result in SYSCON->ELS_AS_BOOT_LOG1[FIPS].</span><br>    <span class=\"yaml-commented-line\"># - NOT_INCLUDE, (0): Not included</span><br>    <span class=\"yaml-commented-line\"># - FAILURE_BOOT, (1): On failure continue to boot.</span><br>    <span class=\"yaml-commented-line\"># - FAILURE_ISP, (2): On failure enter ISP mode for recovery.</span><br>    <span class=\"yaml-commented-line\"># - FAILURE_ENF_POWER, (3): On failure lock the device to enforce power-cycle.</span><br>    <span class=\"yaml-commented-line\"># Possible options: <NOT_INCLUDE, FAILURE_BOOT, FAILURE_ISP, FAILURE_ENF_POWER></span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    FIPS_SHA_STEN</span>: <span class=\"yaml-value\">NOT_INCLUDE</span></span><br>    <span class=\"yaml-commented-line\"># ---------------------------------------===== FIPS_AES_STEN [Optional] =====---------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 18b, Width: 2b, Enable self-test for AES block on power-up. Needed for FIPS certification. If</span><br>    <span class=\"yaml-commented-line\"># this field is non-zero  run self-test and log result in SYSCON->ELS_AS_BOOT_LOG1[FIPS].</span><br>    <span class=\"yaml-commented-line\"># - NOT_INCLUDE, (0): Not included</span><br>    <span class=\"yaml-commented-line\"># - FAILURE_BOOT, (1): On failure continue to boot.</span><br>    <span class=\"yaml-commented-line\"># - FAILURE_ISP, (2): On failure enter ISP mode for recovery.</span><br>    <span class=\"yaml-commented-line\"># - FAILURE_ENF_POWER, (3): On failure lock the device to enforce power-cycle.</span><br>    <span class=\"yaml-commented-line\"># Possible options: <NOT_INCLUDE, FAILURE_BOOT, FAILURE_ISP, FAILURE_ENF_POWER></span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    FIPS_AES_STEN</span>: <span class=\"yaml-value\">NOT_INCLUDE</span></span><br>    <span class=\"yaml-commented-line\"># --------------------------------------===== FIPS_ECDSA_STEN [Optional] =====--------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 20b, Width: 2b, Enable self-test for ECDSA block on power-up. Needed for FIPS certification.</span><br>    <span class=\"yaml-commented-line\"># If this field is non-zero  run self-test and log result in SYSCON->ELS_AS_BOOT_LOG1[FIPS].</span><br>    <span class=\"yaml-commented-line\"># - NOT_INCLUDE, (0): Not included</span><br>    <span class=\"yaml-commented-line\"># - FAILURE_BOOT, (1): On failure continue to boot.</span><br>    <span class=\"yaml-commented-line\"># - FAILURE_ISP, (2): On failure enter ISP mode for recovery.</span><br>    <span class=\"yaml-commented-line\"># - FAILURE_ENF_POWER, (3): On failure lock the device to enforce power-cycle.</span><br>    <span class=\"yaml-commented-line\"># Possible options: <NOT_INCLUDE, FAILURE_BOOT, FAILURE_ISP, FAILURE_ENF_POWER></span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    FIPS_ECDSA_STEN</span>: <span class=\"yaml-value\">NOT_INCLUDE</span></span><br>    <span class=\"yaml-commented-line\"># --------------------------------------===== FIPS_DRBG_STEN [Optional] =====---------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 22b, Width: 2b, Enable self-test for DRBG block on power-up. Needed for FIPS certification.</span><br>    <span class=\"yaml-commented-line\"># If this field is non-zero  run self-test and log result in SYSCON->ELS_AS_BOOT_LOG1[FIPS].</span><br>    <span class=\"yaml-commented-line\"># - NOT_INCLUDE, (0): Not included</span><br>    <span class=\"yaml-commented-line\"># - FAILURE_BOOT, (1): On failure continue to boot.</span><br>    <span class=\"yaml-commented-line\"># - FAILURE_ISP, (2): On failure enter ISP mode for recovery.</span><br>    <span class=\"yaml-commented-line\"># - FAILURE_ENF_POWER, (3): On failure lock the device to enforce power-cycle.</span><br>    <span class=\"yaml-commented-line\"># Possible options: <NOT_INCLUDE, FAILURE_BOOT, FAILURE_ISP, FAILURE_ENF_POWER></span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    FIPS_DRBG_STEN</span>: <span class=\"yaml-value\">NOT_INCLUDE</span></span><br>    <span class=\"yaml-commented-line\"># --------------------------------------===== FIPS_CMAC_STEN [Optional] =====---------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 24b, Width: 2b, Enable self-test for CMAC block on power-up. Needed for FIPS certification.</span><br>    <span class=\"yaml-commented-line\"># If this field is non-zero  run self-test and log result in SYSCON->ELS_AS_BOOT_LOG1[FIPS].</span><br>    <span class=\"yaml-commented-line\"># - NOT_INCLUDE, (0): Not included</span><br>    <span class=\"yaml-commented-line\"># - FAILURE_BOOT, (1): On failure continue to boot.</span><br>    <span class=\"yaml-commented-line\"># - FAILURE_ISP, (2): On failure enter ISP mode for recovery.</span><br>    <span class=\"yaml-commented-line\"># - FAILURE_ENF_POWER, (3): On failure lock the device to enforce power-cycle.</span><br>    <span class=\"yaml-commented-line\"># Possible options: <NOT_INCLUDE, FAILURE_BOOT, FAILURE_ISP, FAILURE_ENF_POWER></span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    FIPS_CMAC_STEN</span>: <span class=\"yaml-value\">NOT_INCLUDE</span></span><br>    <span class=\"yaml-commented-line\"># ---------------------------------------===== FIPS_KDF_STEN [Optional] =====---------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 26b, Width: 2b, Enable self-test for KDF block on power-up. Needed for FIPS certification. If</span><br>    <span class=\"yaml-commented-line\"># this field is non-zero  run self-test and log result in SYSCON->ELS_AS_BOOT_LOG1[FIPS].</span><br>    <span class=\"yaml-commented-line\"># - NOT_INCLUDE, (0): Not included</span><br>    <span class=\"yaml-commented-line\"># - FAILURE_BOOT, (1): On failure continue to boot.</span><br>    <span class=\"yaml-commented-line\"># - FAILURE_ISP, (2): On failure enter ISP mode for recovery.</span><br>    <span class=\"yaml-commented-line\"># - FAILURE_ENF_POWER, (3): On failure lock the device to enforce power-cycle.</span><br>    <span class=\"yaml-commented-line\"># Possible options: <NOT_INCLUDE, FAILURE_BOOT, FAILURE_ISP, FAILURE_ENF_POWER></span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    FIPS_KDF_STEN</span>: <span class=\"yaml-value\">NOT_INCLUDE</span></span><br>    <span class=\"yaml-commented-line\"># ---------------------------------------===== FIPS_PUF_STEN [Optional] =====---------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 28b, Width: 2b, Enable self-test for PUF block on power-up. Needed for FIPS certification. If</span><br>    <span class=\"yaml-commented-line\"># this field is non-zero  run self-test and log result in SYSCON->ELS_AS_BOOT_LOG1[FIPS].</span><br>    <span class=\"yaml-commented-line\"># - NOT_INCLUDE, (0): Not included</span><br>    <span class=\"yaml-commented-line\"># - FAILURE_BOOT, (1): On failure continue to boot.</span><br>    <span class=\"yaml-commented-line\"># - FAILURE_ISP, (2): On failure enter ISP mode for recovery.</span><br>    <span class=\"yaml-commented-line\"># - FAILURE_ENF_POWER, (3): On failure lock the device to enforce power-cycle.</span><br>    <span class=\"yaml-commented-line\"># Possible options: <NOT_INCLUDE, FAILURE_BOOT, FAILURE_ISP, FAILURE_ENF_POWER></span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    FIPS_PUF_STEN</span>: <span class=\"yaml-value\">NOT_INCLUDE</span></span><br>  <span class=\"yaml-commented-line\"># -----------------------------------------===== RoTK_USAGE [Optional] =====------------------------------------------</span><br>  <span class=\"yaml-commented-line\"># Description: Offset: 0x00000054, Width: 32b; Root of Trust Key Usage</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">  RoTK_USAGE</span>:</span><br>    <span class=\"yaml-commented-line\"># ----------------------------------------===== RoTK0_Usage [Optional] =====----------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 0b, Width: 3b, RoT key 0 usage properties.</span><br>    <span class=\"yaml-commented-line\"># - USABLE, (0): Usable as debug CA, image CA, FW CA, image and FW key.</span><br>    <span class=\"yaml-commented-line\"># - DEBUG, (1): Usable as debug CA only.</span><br>    <span class=\"yaml-commented-line\"># - IMG_BOOT_FW, (2): Usable as image (boot and FW) CA only.</span><br>    <span class=\"yaml-commented-line\"># - DEBUG_BOOT_FW_IMG, (3): Usable as debug, boot and FW image CA.</span><br>    <span class=\"yaml-commented-line\"># - IMG_FW_UPDATE_KEY, (4): Usable as image key and FW update key only.</span><br>    <span class=\"yaml-commented-line\"># - BOOT_IMAGE_KEY, (5): Usable as boot image key only.</span><br>    <span class=\"yaml-commented-line\"># - FW_UPDATE_IMG_KEY, (6): Usable as FW update image key only.</span><br>    <span class=\"yaml-commented-line\"># - KEY_SLOT_NOT_USED, (7): Key slot is not used.</span><br>    <span class=\"yaml-commented-line\"># Possible options: <USABLE, DEBUG, IMG_BOOT_FW, DEBUG_BOOT_FW_IMG, IMG_FW_UPDATE_KEY, BOOT_IMAGE_KEY,</span><br>    <span class=\"yaml-commented-line\"># FW_UPDATE_IMG_KEY, KEY_SLOT_NOT_USED></span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    RoTK0_Usage</span>: <span class=\"yaml-value\">USABLE</span></span><br>    <span class=\"yaml-commented-line\"># ----------------------------------------===== RoTK1_Usage [Optional] =====----------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 3b, Width: 3b, RoT key 1 usage properties.</span><br>    <span class=\"yaml-commented-line\"># - USABLE, (0): Usable as debug CA, image CA, FW CA, image and FW key.</span><br>    <span class=\"yaml-commented-line\"># - DEBUG, (1): Usable as debug CA only.</span><br>    <span class=\"yaml-commented-line\"># - IMG_BOOT_FW, (2): Usable as image (boot and FW) CA only.</span><br>    <span class=\"yaml-commented-line\"># - DEBUG_BOOT_FW_IMG, (3): Usable as debug, boot and FW image CA.</span><br>    <span class=\"yaml-commented-line\"># - IMG_FW_UPDATE_KEY, (4): Usable as image key and FW update key only.</span><br>    <span class=\"yaml-commented-line\"># - BOOT_IMAGE_KEY, (5): Usable as boot image key only.</span><br>    <span class=\"yaml-commented-line\"># - FW_UPDATE_IMG_KEY, (6): Usable as FW update image key only.</span><br>    <span class=\"yaml-commented-line\"># - KEY_SLOT_NOT_USED, (7): Key slot is not used.</span><br>    <span class=\"yaml-commented-line\"># Possible options: <USABLE, DEBUG, IMG_BOOT_FW, DEBUG_BOOT_FW_IMG, IMG_FW_UPDATE_KEY, BOOT_IMAGE_KEY,</span><br>    <span class=\"yaml-commented-line\"># FW_UPDATE_IMG_KEY, KEY_SLOT_NOT_USED></span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    RoTK1_Usage</span>: <span class=\"yaml-value\">USABLE</span></span><br>    <span class=\"yaml-commented-line\"># ----------------------------------------===== RoTK2_Usage [Optional] =====----------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 6b, Width: 3b, RoT key 2 usage properties.</span><br>    <span class=\"yaml-commented-line\"># - USABLE, (0): Usable as debug CA, image CA, FW CA, image and FW key.</span><br>    <span class=\"yaml-commented-line\"># - DEBUG, (1): Usable as debug CA only.</span><br>    <span class=\"yaml-commented-line\"># - IMG_BOOT_FW, (2): Usable as image (boot and FW) CA only.</span><br>    <span class=\"yaml-commented-line\"># - DEBUG_BOOT_FW_IMG, (3): Usable as debug, boot and FW image CA.</span><br>    <span class=\"yaml-commented-line\"># - IMG_FW_UPDATE_KEY, (4): Usable as image key and FW update key only.</span><br>    <span class=\"yaml-commented-line\"># - BOOT_IMAGE_KEY, (5): Usable as boot image key only.</span><br>    <span class=\"yaml-commented-line\"># - FW_UPDATE_IMG_KEY, (6): Usable as FW update image key only.</span><br>    <span class=\"yaml-commented-line\"># - KEY_SLOT_NOT_USED, (7): Key slot is not used.</span><br>    <span class=\"yaml-commented-line\"># Possible options: <USABLE, DEBUG, IMG_BOOT_FW, DEBUG_BOOT_FW_IMG, IMG_FW_UPDATE_KEY, BOOT_IMAGE_KEY,</span><br>    <span class=\"yaml-commented-line\"># FW_UPDATE_IMG_KEY, KEY_SLOT_NOT_USED></span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    RoTK2_Usage</span>: <span class=\"yaml-value\">USABLE</span></span><br>    <span class=\"yaml-commented-line\"># ----------------------------------------===== RoTK3_Usage [Optional] =====----------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 9b, Width: 3b, RoT key 3 usage properties.</span><br>    <span class=\"yaml-commented-line\"># - USABLE, (0): Usable as debug CA, image CA, FW CA, image and FW key.</span><br>    <span class=\"yaml-commented-line\"># - DEBUG, (1): Usable as debug CA only.</span><br>    <span class=\"yaml-commented-line\"># - IMG_BOOT_FW, (2): Usable as image (boot and FW) CA only.</span><br>    <span class=\"yaml-commented-line\"># - DEBUG_BOOT_FW_IMG, (3): Usable as debug, boot and FW image CA.</span><br>    <span class=\"yaml-commented-line\"># - IMG_FW_UPDATE_KEY, (4): Usable as image key and FW update key only.</span><br>    <span class=\"yaml-commented-line\"># - BOOT_IMAGE_KEY, (5): Usable as boot image key only.</span><br>    <span class=\"yaml-commented-line\"># - FW_UPDATE_IMG_KEY, (6): Usable as FW update image key only.</span><br>    <span class=\"yaml-commented-line\"># - KEY_SLOT_NOT_USED, (7): Key slot is not used.</span><br>    <span class=\"yaml-commented-line\"># Possible options: <USABLE, DEBUG, IMG_BOOT_FW, DEBUG_BOOT_FW_IMG, IMG_FW_UPDATE_KEY, BOOT_IMAGE_KEY,</span><br>    <span class=\"yaml-commented-line\"># FW_UPDATE_IMG_KEY, KEY_SLOT_NOT_USED></span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    RoTK3_Usage</span>: <span class=\"yaml-value\">USABLE</span></span><br>    <span class=\"yaml-commented-line\"># -----------------------------------------===== SKIP_DICE [Optional] =====-----------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 12b, Width: 1b, Skip DICE computation.</span><br>    <span class=\"yaml-commented-line\"># - ENABLE_DICE, (0): Enable DICE</span><br>    <span class=\"yaml-commented-line\"># - DISABLE_DICE, (1): Disable DICE</span><br>    <span class=\"yaml-commented-line\"># Possible options: <ENABLE_DICE, DISABLE_DICE></span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    SKIP_DICE</span>: <span class=\"yaml-value\">ENABLE_DICE</span></span><br>    <span class=\"yaml-commented-line\"># -------------------------------------===== DICE_INC_NXP_CFG [Optional] =====--------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 13b, Width: 1b, Include NXP area (IFR1) containing specific part configuration data defined</span><br>    <span class=\"yaml-commented-line\"># during chip manufacturing process in DICE computation.</span><br>    <span class=\"yaml-commented-line\"># - NOT_INCLUDED, (0): Not included</span><br>    <span class=\"yaml-commented-line\"># - INCLUDED, (1): Included</span><br>    <span class=\"yaml-commented-line\"># Possible options: <NOT_INCLUDED, INCLUDED></span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    DICE_INC_NXP_CFG</span>: <span class=\"yaml-value\">NOT_INCLUDED</span></span><br>    <span class=\"yaml-commented-line\"># -------------------------------------===== DICE_INC_CUST_CFG [Optional] =====-------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 14b, Width: 1b, Include data from CMPA page (512 bytes) in DICE computation.</span><br>    <span class=\"yaml-commented-line\"># - NOT_INCLUDED, (0): Not included</span><br>    <span class=\"yaml-commented-line\"># - INCLUDED, (1): Included</span><br>    <span class=\"yaml-commented-line\"># Possible options: <NOT_INCLUDED, INCLUDED></span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    DICE_INC_CUST_CFG</span>: <span class=\"yaml-value\">NOT_INCLUDED</span></span><br>    <span class=\"yaml-commented-line\"># ------------------------------------===== REG0_ERASE_CHECK_EN [Optional] =====------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 16b, Width: 2b, Enable erase check for NPX PRINCE context 0.</span><br>    <span class=\"yaml-commented-line\"># When erase check is enabled ROM API will enforce a check to guarantee that all sectors selected in the context are</span><br>    <span class=\"yaml-commented-line\"># erased together.</span><br>    <span class=\"yaml-commented-line\"># When erase check is enabled only contiguous sectors can be selected in context bitmap.</span><br>    <span class=\"yaml-commented-line\">#  0x - ROM API will not perform erase check.</span><br>    <span class=\"yaml-commented-line\">#  1x - ROM API will perform erase check.</span><br>    <span class=\"yaml-commented-line\"># - DISABLED_0b00, (0): Erase check is disabled</span><br>    <span class=\"yaml-commented-line\"># - DISABLED_0b01, (1): Erase check is disabled</span><br>    <span class=\"yaml-commented-line\"># - ENABLED_0b10, (2): Erase heck is enabled</span><br>    <span class=\"yaml-commented-line\"># - ENABLED_0b11, (3): Erase check is enabled</span><br>    <span class=\"yaml-commented-line\"># Possible options: <DISABLED_0b00, DISABLED_0b01, ENABLED_0b10, ENABLED_0b11></span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    REG0_ERASE_CHECK_EN</span>: <span class=\"yaml-value\">DISABLED_0b00</span></span><br>    <span class=\"yaml-commented-line\"># ------------------------------------===== REG1_ERASE_CHECK_EN [Optional] =====------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 18b, Width: 2b, Enable erase check for NPX PRINCE context 1.</span><br>    <span class=\"yaml-commented-line\"># When erase check is enabled ROM API will enforce a check to guarantee that all sectors selected in the context are</span><br>    <span class=\"yaml-commented-line\"># erased together.</span><br>    <span class=\"yaml-commented-line\"># When erase check is enabled only contiguous sectors can be selected in context bitmap.</span><br>    <span class=\"yaml-commented-line\">#  0x - ROM API will not perform erase check.</span><br>    <span class=\"yaml-commented-line\">#  1x - ROM API will perform erase check.</span><br>    <span class=\"yaml-commented-line\"># - DISABLED_0b00, (0): Erase check is disabled</span><br>    <span class=\"yaml-commented-line\"># - DISABLED_0b01, (1): Erase check is disabled</span><br>    <span class=\"yaml-commented-line\"># - ENABLED_0b10, (2): Erase heck is enabled</span><br>    <span class=\"yaml-commented-line\"># - ENABLED_0b11, (3): Erase check is enabled</span><br>    <span class=\"yaml-commented-line\"># Possible options: <DISABLED_0b00, DISABLED_0b01, ENABLED_0b10, ENABLED_0b11></span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    REG1_ERASE_CHECK_EN</span>: <span class=\"yaml-value\">DISABLED_0b00</span></span><br>    <span class=\"yaml-commented-line\"># ------------------------------------===== REG2_ERASE_CHECK_EN [Optional] =====------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 20b, Width: 2b, Enable erase check for NPX PRINCE context 2.</span><br>    <span class=\"yaml-commented-line\"># When erase check is enabled ROM API will enforce a check to guarantee that all sectors selected in the context are</span><br>    <span class=\"yaml-commented-line\"># erased together.</span><br>    <span class=\"yaml-commented-line\"># When erase check is enabled only contiguous sectors can be selected in context bitmap.</span><br>    <span class=\"yaml-commented-line\">#  0x - ROM API will not perform erase check.</span><br>    <span class=\"yaml-commented-line\">#  1x - ROM API will perform erase check.</span><br>    <span class=\"yaml-commented-line\"># - DISABLED_0b00, (0): Erase check is disabled</span><br>    <span class=\"yaml-commented-line\"># - DISABLED_0b01, (1): Erase check is disabled</span><br>    <span class=\"yaml-commented-line\"># - ENABLED_0b10, (2): Erase heck is enabled</span><br>    <span class=\"yaml-commented-line\"># - ENABLED_0b11, (3): Erase check is enabled</span><br>    <span class=\"yaml-commented-line\"># Possible options: <DISABLED_0b00, DISABLED_0b01, ENABLED_0b10, ENABLED_0b11></span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    REG2_ERASE_CHECK_EN</span>: <span class=\"yaml-value\">DISABLED_0b00</span></span><br>    <span class=\"yaml-commented-line\"># ------------------------------------===== REG3_ERASE_CHECK_EN [Optional] =====------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 22b, Width: 2b, Enable erase check for NPX PRINCE context 3.</span><br>    <span class=\"yaml-commented-line\"># When erase check is enabled ROM API will enforce a check to guarantee that all sectors selected in the context are</span><br>    <span class=\"yaml-commented-line\"># erased together.</span><br>    <span class=\"yaml-commented-line\"># When erase check is enabled only contiguous sectors can be selected in context bitmap.</span><br>    <span class=\"yaml-commented-line\">#  0x - ROM API will not perform erase check.</span><br>    <span class=\"yaml-commented-line\">#  1x - ROM API will perform erase check.</span><br>    <span class=\"yaml-commented-line\"># - DISABLED_0b00, (0): Erase check is disabled</span><br>    <span class=\"yaml-commented-line\"># - DISABLED_0b01, (1): Erase check is disabled</span><br>    <span class=\"yaml-commented-line\"># - ENABLED_0b10, (2): Erase heck is enabled</span><br>    <span class=\"yaml-commented-line\"># - ENABLED_0b11, (3): Erase check is enabled</span><br>    <span class=\"yaml-commented-line\"># Possible options: <DISABLED_0b00, DISABLED_0b01, ENABLED_0b10, ENABLED_0b11></span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    REG3_ERASE_CHECK_EN</span>: <span class=\"yaml-value\">DISABLED_0b00</span></span><br>    <span class=\"yaml-commented-line\"># ---------------------------------------===== NPX_LOCK_CTX0 [Optional] =====---------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 24b, Width: 2b, Lock on-chip flash NPX PRINCE context 0 settings.</span><br>    <span class=\"yaml-commented-line\"># Note: when locking a region recommendation is to also enable erase checking using the REG0_ERASE_CHECK_EN field.</span><br>    <span class=\"yaml-commented-line\"># - NOT_LOCKED_0b00, (0): Region is not locked.</span><br>    <span class=\"yaml-commented-line\"># - LOCKED_0b01, (1): Region is locked.</span><br>    <span class=\"yaml-commented-line\"># - LOCKED_0b10, (2): Region is locked.</span><br>    <span class=\"yaml-commented-line\"># - LOCKED_0b11, (3): Region is locked.</span><br>    <span class=\"yaml-commented-line\"># Possible options: <NOT_LOCKED_0b00, LOCKED_0b01, LOCKED_0b10, LOCKED_0b11></span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    NPX_LOCK_CTX0</span>: <span class=\"yaml-value\">NOT_LOCKED_0b00</span></span><br>    <span class=\"yaml-commented-line\"># ---------------------------------------===== NPX_LOCK_CTX1 [Optional] =====---------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 26b, Width: 2b, Lock on-chip flash NPX PRINCE context 1 settings.</span><br>    <span class=\"yaml-commented-line\"># Note: when locking a region recommendation is to also enable erase checking using the REG1_ERASE_CHECK_EN field.</span><br>    <span class=\"yaml-commented-line\"># - NOT_LOCKED_0b00, (0): Region is not locked.</span><br>    <span class=\"yaml-commented-line\"># - LOCKED_0b01, (1): Region is locked.</span><br>    <span class=\"yaml-commented-line\"># - LOCKED_0b10, (2): Region is locked.</span><br>    <span class=\"yaml-commented-line\"># - LOCKED_0b11, (3): Region is locked.</span><br>    <span class=\"yaml-commented-line\"># Possible options: <NOT_LOCKED_0b00, LOCKED_0b01, LOCKED_0b10, LOCKED_0b11></span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    NPX_LOCK_CTX1</span>: <span class=\"yaml-value\">NOT_LOCKED_0b00</span></span><br>    <span class=\"yaml-commented-line\"># ---------------------------------------===== NPX_LOCK_CTX2 [Optional] =====---------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 28b, Width: 2b, Lock on-chip flash NPX PRINCE context 2 settings.</span><br>    <span class=\"yaml-commented-line\"># Note: when locking a region recommendation is to also enable erase checking using the REG2_ERASE_CHECK_EN field.</span><br>    <span class=\"yaml-commented-line\"># - NOT_LOCKED_0b00, (0): Region is not locked.</span><br>    <span class=\"yaml-commented-line\"># - LOCKED_0b01, (1): Region is locked.</span><br>    <span class=\"yaml-commented-line\"># - LOCKED_0b10, (2): Region is locked.</span><br>    <span class=\"yaml-commented-line\"># - LOCKED_0b11, (3): Region is locked.</span><br>    <span class=\"yaml-commented-line\"># Possible options: <NOT_LOCKED_0b00, LOCKED_0b01, LOCKED_0b10, LOCKED_0b11></span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    NPX_LOCK_CTX2</span>: <span class=\"yaml-value\">NOT_LOCKED_0b00</span></span><br>    <span class=\"yaml-commented-line\"># ---------------------------------------===== NPX_LOCK_CTX3 [Optional] =====---------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 30b, Width: 2b, Lock on-chip flash NPX PRINCE context 3 settings.</span><br>    <span class=\"yaml-commented-line\"># Note: when locking a region recommendation is to also enable erase checking using the REG3_ERASE_CHECK_EN field.</span><br>    <span class=\"yaml-commented-line\"># - NOT_LOCKED_0b00, (0): Region is not locked.</span><br>    <span class=\"yaml-commented-line\"># - LOCKED_0b01, (1): Region is locked.</span><br>    <span class=\"yaml-commented-line\"># - LOCKED_0b10, (2): Region is locked.</span><br>    <span class=\"yaml-commented-line\"># - LOCKED_0b11, (3): Region is locked.</span><br>    <span class=\"yaml-commented-line\"># Possible options: <NOT_LOCKED_0b00, LOCKED_0b01, LOCKED_0b10, LOCKED_0b11></span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    NPX_LOCK_CTX3</span>: <span class=\"yaml-value\">NOT_LOCKED_0b00</span></span><br>  <span class=\"yaml-commented-line\"># --------------------------------------------===== ROTKH [Optional] =====--------------------------------------------</span><br>  <span class=\"yaml-commented-line\"># Description: Offset: 0x00000060, Width: 384b; ROTKH field is compounded by 12 32-bit fields and contains Root key</span><br>  <span class=\"yaml-commented-line\"># table hash. Root of Trust Key Hash is SHA256 or SHA384 of RoTK public. Hash algorithm is selected based on RoTK EC</span><br>  <span class=\"yaml-commented-line\"># type (secp256r1 -> SHA256 or secp384r1 -> SHA384). Same RoTKs and RoTKTH values are shared between debug</span><br>  <span class=\"yaml-commented-line\"># authentication, SB3.1 firmware updates container and signed boot image based on CMPA.RoTKx_Usage.</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">  ROTKH</span>: <span class=\"yaml-value\">'0000000000000000000000000000000000000000000000000000000000000000'</span></span><br>  <span class=\"yaml-commented-line\"># ----------------------------------------===== NPX_CTX0_WD0 [Optional] =====-----------------------------------------</span><br>  <span class=\"yaml-commented-line\"># Description: Offset: 0x00000090, Width: 32b; Bitmap mask for NPX Prince context 0 (sectors 0 - 31).</span><br>  <span class=\"yaml-commented-line\"># ROM copies this value to NPX->VMAPCTX0_WD0 register during flash initialization. This bitmask indicates which 32KB</span><br>  <span class=\"yaml-commented-line\"># block is encrypted/decrypted using CTX0 key and IV.</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">  NPX_CTX0_WD0</span>: <span class=\"yaml-value\">'0x00000000'</span></span><br>  <span class=\"yaml-commented-line\"># ----------------------------------------===== NPX_CTX0_WD1 [Optional] =====-----------------------------------------</span><br>  <span class=\"yaml-commented-line\"># Description: Offset: 0x00000094, Width: 32b; Bitmap mask for NPX Prince context 0 (sectors 32 - 63).</span><br>  <span class=\"yaml-commented-line\"># ROM copies this value to NPX->VMAPCTX0_WD1 register during flash initialization. This bitmask indicates which 32KB</span><br>  <span class=\"yaml-commented-line\"># block is encrypted/decrypted using CTX0 key and IV.</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">  NPX_CTX0_WD1</span>: <span class=\"yaml-value\">'0x00000000'</span></span><br>  <span class=\"yaml-commented-line\"># ----------------------------------------===== NPX_CTX1_WD0 [Optional] =====-----------------------------------------</span><br>  <span class=\"yaml-commented-line\"># Description: Offset: 0x00000098, Width: 32b; Bitmap mask for NPX Prince context 1 (sectors 0 - 31).</span><br>  <span class=\"yaml-commented-line\"># ROM copies this value to NPX->VMAPCTX1_WD0 register during flash initialization. This bitmask indicates which 32KB</span><br>  <span class=\"yaml-commented-line\"># block is encrypted/decrypted using CTX1 key and IV.</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">  NPX_CTX1_WD0</span>: <span class=\"yaml-value\">'0x00000000'</span></span><br>  <span class=\"yaml-commented-line\"># ----------------------------------------===== NPX_CTX1_WD1 [Optional] =====-----------------------------------------</span><br>  <span class=\"yaml-commented-line\"># Description: Offset: 0x0000009C, Width: 32b; Bitmap mask for NPX Prince context 1 (sectors 32 - 63).</span><br>  <span class=\"yaml-commented-line\"># ROM copies this value to NPX->VMAPCTX1_WD1 register during flash initialization. This bitmask indicates which 32KB</span><br>  <span class=\"yaml-commented-line\"># block is encrypted/decrypted using CTX1 key and IV.</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">  NPX_CTX1_WD1</span>: <span class=\"yaml-value\">'0x00000000'</span></span><br>  <span class=\"yaml-commented-line\"># ----------------------------------------===== NPX_CTX2_WD0 [Optional] =====-----------------------------------------</span><br>  <span class=\"yaml-commented-line\"># Description: Offset: 0x000000A0, Width: 32b; Bitmap mask for NPX Prince context 2 (sectors 0 - 31).</span><br>  <span class=\"yaml-commented-line\"># ROM copies this value to NPX->VMAPCTX2_WD0 register during flash initialization. This bitmask indicates which 32KB</span><br>  <span class=\"yaml-commented-line\"># block is encrypted/decrypted using CTX2 key and IV.</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">  NPX_CTX2_WD0</span>: <span class=\"yaml-value\">'0x00000000'</span></span><br>  <span class=\"yaml-commented-line\"># ----------------------------------------===== NPX_CTX2_WD1 [Optional] =====-----------------------------------------</span><br>  <span class=\"yaml-commented-line\"># Description: Offset: 0x000000A4, Width: 32b; Bitmap mask for NPX Prince context 2 (sectors 32 - 63).</span><br>  <span class=\"yaml-commented-line\"># ROM copies this value to NPX->VMAPCTX2_WD1 register during flash initialization. This bitmask indicates which 32KB</span><br>  <span class=\"yaml-commented-line\"># block is encrypted/decrypted using CTX2 key and IV.</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">  NPX_CTX2_WD1</span>: <span class=\"yaml-value\">'0x00000000'</span></span><br>  <span class=\"yaml-commented-line\"># ----------------------------------------===== NPX_CTX3_WD0 [Optional] =====-----------------------------------------</span><br>  <span class=\"yaml-commented-line\"># Description: Offset: 0x000000A8, Width: 32b; Bitmap mask for NPX Prince context 3 (sectors 0 - 31).</span><br>  <span class=\"yaml-commented-line\"># ROM copies this value to NPX->VMAPCTX3_WD0 register during flash initialization. This bitmask indicates which 32KB</span><br>  <span class=\"yaml-commented-line\"># block is encrypted/decrypted using CTX3 key and IV.</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">  NPX_CTX3_WD0</span>: <span class=\"yaml-value\">'0x00000000'</span></span><br>  <span class=\"yaml-commented-line\"># ----------------------------------------===== NPX_CTX3_WD1 [Optional] =====-----------------------------------------</span><br>  <span class=\"yaml-commented-line\"># Description: Offset: 0x000000AC, Width: 32b; Bitmap mask for NPX Prince context 3 (sectors 32 - 63).</span><br>  <span class=\"yaml-commented-line\"># ROM copies this value to NPX->VMAPCTX3_WD1 register during flash initialization. This bitmask indicates which 32KB</span><br>  <span class=\"yaml-commented-line\"># block is encrypted/decrypted using CTX3 key and IV.</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">  NPX_CTX3_WD1</span>: <span class=\"yaml-value\">'0x00000000'</span></span><br>  <span class=\"yaml-commented-line\"># -----------------------------------------===== IPED0_START [Optional] =====-----------------------------------------</span><br>  <span class=\"yaml-commented-line\"># Description: Offset: 0x000000B0, Width: 32b; IPED region 0 Start</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">  IPED0_START</span>:</span><br>    <span class=\"yaml-commented-line\"># -----------------------------------------===== GCM_MODE [Optional] =====------------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 0b, Width: 1b, GCM mode enable.</span><br>    <span class=\"yaml-commented-line\"># - ENABLE_CTR_MODE, (0): Region is enabled in CTR mode.</span><br>    <span class=\"yaml-commented-line\"># - ENABLE_GCM_MODE, (1): Region is enabled in GCM mode.</span><br>    <span class=\"yaml-commented-line\"># Possible options: <ENABLE_CTR_MODE, ENABLE_GCM_MODE></span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    GCM_MODE</span>: <span class=\"yaml-value\">ENABLE_CTR_MODE</span></span><br>    <span class=\"yaml-commented-line\"># ----------------------------------------===== AHBERR_DIS [Optional] =====-----------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 1b, Width: 1b, Disable AHB bus error. If GCM authentication fails generates bus error or not.</span><br>    <span class=\"yaml-commented-line\"># - ENABLED, (0): Bus error enabled</span><br>    <span class=\"yaml-commented-line\"># - DISABLED, (1): Bus error disabled</span><br>    <span class=\"yaml-commented-line\"># Possible options: <ENABLED, DISABLED></span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    AHBERR_DIS</span>: <span class=\"yaml-value\">ENABLED</span></span><br>    <span class=\"yaml-commented-line\"># -----------------------------------===== IPED_CTX0_START_ADDR [Optional] =====------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 8b, Width: 32b, Upper 24-bits of IPED region 0 start address. Lower 8 address bits are always</span><br>    <span class=\"yaml-commented-line\"># 0.</span><br>    <span class=\"yaml-commented-line\">#  NOTE: ROM only uses upper 24bits to address IPED region. In config file use full 32b address.</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    IPED_CTX0_START_ADDR</span>: <span class=\"yaml-value\">0</span></span><br>  <span class=\"yaml-commented-line\"># ------------------------------------------===== IPED0_END [Optional] =====------------------------------------------</span><br>  <span class=\"yaml-commented-line\"># Description: Offset: 0x000000B4, Width: 32b; IPED region 0 End</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">  IPED0_END</span>:</span><br>    <span class=\"yaml-commented-line\"># ------------------------------------------===== LOCK_EN [Optional] =====------------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 0b, Width: 2b, Lock the external PRINCE context settings.</span><br>    <span class=\"yaml-commented-line\"># - NOT_LOCKED_0b00, (0): Region is not locked</span><br>    <span class=\"yaml-commented-line\"># - LOCKED_0b01, (1): Region is locked</span><br>    <span class=\"yaml-commented-line\"># - LOCKED_0b10, (2): Region is locked</span><br>    <span class=\"yaml-commented-line\"># - LOCKED_0b11, (3): Region is locked</span><br>    <span class=\"yaml-commented-line\"># Possible options: <NOT_LOCKED_0b00, LOCKED_0b01, LOCKED_0b10, LOCKED_0b11></span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    LOCK_EN</span>: <span class=\"yaml-value\">NOT_LOCKED_0b00</span></span><br>    <span class=\"yaml-commented-line\"># ------------------------------------===== IPED_CTX0_END_ADDR [Optional] =====-------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 8b, Width: 32b, Upper 24-bits of IPED region 0 end address. Lower 8 address bits are always</span><br>    <span class=\"yaml-commented-line\"># 0.</span><br>    <span class=\"yaml-commented-line\">#  NOTE: ROM only uses upper 24bits to address IPED region. In config file use full 32b address.</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    IPED_CTX0_END_ADDR</span>: <span class=\"yaml-value\">0</span></span><br>  <span class=\"yaml-commented-line\"># -----------------------------------------===== IPED1_START [Optional] =====-----------------------------------------</span><br>  <span class=\"yaml-commented-line\"># Description: Offset: 0x000000B8, Width: 32b; IPED region 1 Start</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">  IPED1_START</span>:</span><br>    <span class=\"yaml-commented-line\"># -----------------------------------------===== GCM_MODE [Optional] =====------------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 0b, Width: 1b, GCM mode enable.</span><br>    <span class=\"yaml-commented-line\"># - ENABLE_CTR_MODE, (0): Region is enabled in CTR mode.</span><br>    <span class=\"yaml-commented-line\"># - ENABLE_GCM_MODE, (1): Region is enabled in GCM mode.</span><br>    <span class=\"yaml-commented-line\"># Possible options: <ENABLE_CTR_MODE, ENABLE_GCM_MODE></span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    GCM_MODE</span>: <span class=\"yaml-value\">ENABLE_CTR_MODE</span></span><br>    <span class=\"yaml-commented-line\"># ----------------------------------------===== AHBERR_DIS [Optional] =====-----------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 1b, Width: 1b, Disable AHB bus error. If GCM authentication fails generates bus error or not.</span><br>    <span class=\"yaml-commented-line\"># - ENABLED, (0): Bus error enabled</span><br>    <span class=\"yaml-commented-line\"># - DISABLED, (1): Bus error disabled</span><br>    <span class=\"yaml-commented-line\"># Possible options: <ENABLED, DISABLED></span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    AHBERR_DIS</span>: <span class=\"yaml-value\">ENABLED</span></span><br>    <span class=\"yaml-commented-line\"># -----------------------------------===== IPED_CTX1_START_ADDR [Optional] =====------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 8b, Width: 32b, Upper 24-bits of IPED region 1 start address. Lower 8 address bits are always</span><br>    <span class=\"yaml-commented-line\"># 0.</span><br>    <span class=\"yaml-commented-line\">#  NOTE: ROM only uses upper 24bits to address IPED region. In config file use full 32b address.</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    IPED_CTX1_START_ADDR</span>: <span class=\"yaml-value\">0</span></span><br>  <span class=\"yaml-commented-line\"># ------------------------------------------===== IPED1_END [Optional] =====------------------------------------------</span><br>  <span class=\"yaml-commented-line\"># Description: Offset: 0x000000BC, Width: 32b; IPED region 1 End</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">  IPED1_END</span>:</span><br>    <span class=\"yaml-commented-line\"># ------------------------------------------===== LOCK_EN [Optional] =====------------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 0b, Width: 2b, Lock the external PRINCE context settings.</span><br>    <span class=\"yaml-commented-line\"># - NOT_LOCKED_0b00, (0): Region is not locked</span><br>    <span class=\"yaml-commented-line\"># - LOCKED_0b01, (1): Region is locked</span><br>    <span class=\"yaml-commented-line\"># - LOCKED_0b10, (2): Region is locked</span><br>    <span class=\"yaml-commented-line\"># - LOCKED_0b11, (3): Region is locked</span><br>    <span class=\"yaml-commented-line\"># Possible options: <NOT_LOCKED_0b00, LOCKED_0b01, LOCKED_0b10, LOCKED_0b11></span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    LOCK_EN</span>: <span class=\"yaml-value\">NOT_LOCKED_0b00</span></span><br>    <span class=\"yaml-commented-line\"># ------------------------------------===== IPED_CTX1_END_ADDR [Optional] =====-------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 8b, Width: 32b, Upper 24-bits of IPED region 1 end address. Lower 8 address bits are always</span><br>    <span class=\"yaml-commented-line\"># 0.</span><br>    <span class=\"yaml-commented-line\">#  NOTE: ROM only uses upper 24bits to address IPED region. In config file use full 32b address.</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    IPED_CTX1_END_ADDR</span>: <span class=\"yaml-value\">0</span></span><br>  <span class=\"yaml-commented-line\"># -----------------------------------------===== IPED2_START [Optional] =====-----------------------------------------</span><br>  <span class=\"yaml-commented-line\"># Description: Offset: 0x000000C0, Width: 32b; IPED region 2 Start</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">  IPED2_START</span>:</span><br>    <span class=\"yaml-commented-line\"># -----------------------------------------===== GCM_MODE [Optional] =====------------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 0b, Width: 1b, GCM mode enable.</span><br>    <span class=\"yaml-commented-line\"># - ENABLE_CTR_MODE, (0): Region is enabled in CTR mode.</span><br>    <span class=\"yaml-commented-line\"># - ENABLE_GCM_MODE, (1): Region is enabled in GCM mode.</span><br>    <span class=\"yaml-commented-line\"># Possible options: <ENABLE_CTR_MODE, ENABLE_GCM_MODE></span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    GCM_MODE</span>: <span class=\"yaml-value\">ENABLE_CTR_MODE</span></span><br>    <span class=\"yaml-commented-line\"># ----------------------------------------===== AHBERR_DIS [Optional] =====-----------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 1b, Width: 1b, Disable AHB bus error. If GCM authentication fails generates bus error or not.</span><br>    <span class=\"yaml-commented-line\"># - ENABLED, (0): Bus error enabled</span><br>    <span class=\"yaml-commented-line\"># - DISABLED, (1): Bus error disabled</span><br>    <span class=\"yaml-commented-line\"># Possible options: <ENABLED, DISABLED></span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    AHBERR_DIS</span>: <span class=\"yaml-value\">ENABLED</span></span><br>    <span class=\"yaml-commented-line\"># -----------------------------------===== IPED_CTX2_START_ADDR [Optional] =====------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 8b, Width: 32b, Upper 24-bits of IPED region 2 start address. Lower 8 address bits are always</span><br>    <span class=\"yaml-commented-line\"># 0.</span><br>    <span class=\"yaml-commented-line\">#  NOTE: ROM only uses upper 24bits to address IPED region. In config file use full 32b address.</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    IPED_CTX2_START_ADDR</span>: <span class=\"yaml-value\">0</span></span><br>  <span class=\"yaml-commented-line\"># ------------------------------------------===== IPED2_END [Optional] =====------------------------------------------</span><br>  <span class=\"yaml-commented-line\"># Description: Offset: 0x000000C4, Width: 32b; IPED region 2 End</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">  IPED2_END</span>:</span><br>    <span class=\"yaml-commented-line\"># ------------------------------------------===== LOCK_EN [Optional] =====------------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 0b, Width: 2b, Lock the external PRINCE context settings.</span><br>    <span class=\"yaml-commented-line\"># - NOT_LOCKED_0b00, (0): Region is not locked</span><br>    <span class=\"yaml-commented-line\"># - LOCKED_0b01, (1): Region is locked</span><br>    <span class=\"yaml-commented-line\"># - LOCKED_0b10, (2): Region is locked</span><br>    <span class=\"yaml-commented-line\"># - LOCKED_0b11, (3): Region is locked</span><br>    <span class=\"yaml-commented-line\"># Possible options: <NOT_LOCKED_0b00, LOCKED_0b01, LOCKED_0b10, LOCKED_0b11></span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    LOCK_EN</span>: <span class=\"yaml-value\">NOT_LOCKED_0b00</span></span><br>    <span class=\"yaml-commented-line\"># ------------------------------------===== IPED_CTX2_END_ADDR [Optional] =====-------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 8b, Width: 32b, Upper 24-bits of IPED region 2 end address. Lower 8 address bits are always</span><br>    <span class=\"yaml-commented-line\"># 0.</span><br>    <span class=\"yaml-commented-line\">#  NOTE: ROM only uses upper 24bits to address IPED region. In config file use full 32b address.</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    IPED_CTX2_END_ADDR</span>: <span class=\"yaml-value\">0</span></span><br>  <span class=\"yaml-commented-line\"># -----------------------------------------===== IPED3_START [Optional] =====-----------------------------------------</span><br>  <span class=\"yaml-commented-line\"># Description: Offset: 0x000000C8, Width: 32b; IPED region 3 Start</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">  IPED3_START</span>:</span><br>    <span class=\"yaml-commented-line\"># -----------------------------------------===== GCM_MODE [Optional] =====------------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 0b, Width: 1b, GCM mode enable.</span><br>    <span class=\"yaml-commented-line\"># - ENABLE_CTR_MODE, (0): Region is enabled in CTR mode.</span><br>    <span class=\"yaml-commented-line\"># - ENABLE_GCM_MODE, (1): Region is enabled in GCM mode.</span><br>    <span class=\"yaml-commented-line\"># Possible options: <ENABLE_CTR_MODE, ENABLE_GCM_MODE></span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    GCM_MODE</span>: <span class=\"yaml-value\">ENABLE_CTR_MODE</span></span><br>    <span class=\"yaml-commented-line\"># ----------------------------------------===== AHBERR_DIS [Optional] =====-----------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 1b, Width: 1b, Disable AHB bus error. If GCM authentication fails generates bus error or not.</span><br>    <span class=\"yaml-commented-line\"># - ENABLED, (0): Bus error enabled</span><br>    <span class=\"yaml-commented-line\"># - DISABLED, (1): Bus error disabled</span><br>    <span class=\"yaml-commented-line\"># Possible options: <ENABLED, DISABLED></span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    AHBERR_DIS</span>: <span class=\"yaml-value\">ENABLED</span></span><br>    <span class=\"yaml-commented-line\"># -----------------------------------===== IPED_CTX3_START_ADDR [Optional] =====------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 8b, Width: 32b, Upper 24-bits of IPED region 3 start address. Lower 8 address bits are always</span><br>    <span class=\"yaml-commented-line\"># 0.</span><br>    <span class=\"yaml-commented-line\">#  NOTE: ROM only uses upper 24bits to address IPED region. In config file use full 32b address.</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    IPED_CTX3_START_ADDR</span>: <span class=\"yaml-value\">0</span></span><br>  <span class=\"yaml-commented-line\"># ------------------------------------------===== IPED3_END [Optional] =====------------------------------------------</span><br>  <span class=\"yaml-commented-line\"># Description: Offset: 0x000000CC, Width: 32b; IPED region 3 End</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">  IPED3_END</span>:</span><br>    <span class=\"yaml-commented-line\"># ------------------------------------------===== LOCK_EN [Optional] =====------------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 0b, Width: 2b, Lock the external PRINCE context settings.</span><br>    <span class=\"yaml-commented-line\"># - NOT_LOCKED_0b00, (0): Region is not locked</span><br>    <span class=\"yaml-commented-line\"># - LOCKED_0b01, (1): Region is locked</span><br>    <span class=\"yaml-commented-line\"># - LOCKED_0b10, (2): Region is locked</span><br>    <span class=\"yaml-commented-line\"># - LOCKED_0b11, (3): Region is locked</span><br>    <span class=\"yaml-commented-line\"># Possible options: <NOT_LOCKED_0b00, LOCKED_0b01, LOCKED_0b10, LOCKED_0b11></span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    LOCK_EN</span>: <span class=\"yaml-value\">NOT_LOCKED_0b00</span></span><br>    <span class=\"yaml-commented-line\"># ------------------------------------===== IPED_CTX3_END_ADDR [Optional] =====-------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 8b, Width: 32b, Upper 24-bits of IPED region 3 end address. Lower 8 address bits are always</span><br>    <span class=\"yaml-commented-line\"># 0.</span><br>    <span class=\"yaml-commented-line\">#  NOTE: ROM only uses upper 24bits to address IPED region. In config file use full 32b address.</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    IPED_CTX3_END_ADDR</span>: <span class=\"yaml-value\">0</span></span><br>  <span class=\"yaml-commented-line\"># -----------------------------------------===== IPED4_START [Optional] =====-----------------------------------------</span><br>  <span class=\"yaml-commented-line\"># Description: Offset: 0x000000D0, Width: 32b; IPED region 4 Start</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">  IPED4_START</span>:</span><br>    <span class=\"yaml-commented-line\"># -----------------------------------------===== GCM_MODE [Optional] =====------------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 0b, Width: 1b, GCM mode enable.</span><br>    <span class=\"yaml-commented-line\"># - ENABLE_CTR_MODE, (0): Region is enabled in CTR mode.</span><br>    <span class=\"yaml-commented-line\"># - ENABLE_GCM_MODE, (1): Region is enabled in GCM mode.</span><br>    <span class=\"yaml-commented-line\"># Possible options: <ENABLE_CTR_MODE, ENABLE_GCM_MODE></span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    GCM_MODE</span>: <span class=\"yaml-value\">ENABLE_CTR_MODE</span></span><br>    <span class=\"yaml-commented-line\"># ----------------------------------------===== AHBERR_DIS [Optional] =====-----------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 1b, Width: 1b, Disable AHB bus error. If GCM authentication fails generates bus error or not.</span><br>    <span class=\"yaml-commented-line\"># - ENABLED, (0): Bus error enabled</span><br>    <span class=\"yaml-commented-line\"># - DISABLED, (1): Bus error disabled</span><br>    <span class=\"yaml-commented-line\"># Possible options: <ENABLED, DISABLED></span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    AHBERR_DIS</span>: <span class=\"yaml-value\">ENABLED</span></span><br>    <span class=\"yaml-commented-line\"># -----------------------------------===== IPED_CTX4_START_ADDR [Optional] =====------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 8b, Width: 32b, Upper 24-bits of IPED region 4 start address. Lower 8 address bits are always</span><br>    <span class=\"yaml-commented-line\"># 0.</span><br>    <span class=\"yaml-commented-line\">#  NOTE: ROM only uses upper 24bits to address IPED region. In config file use full 32b address.</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    IPED_CTX4_START_ADDR</span>: <span class=\"yaml-value\">0</span></span><br>  <span class=\"yaml-commented-line\"># ------------------------------------------===== IPED4_END [Optional] =====------------------------------------------</span><br>  <span class=\"yaml-commented-line\"># Description: Offset: 0x000000D4, Width: 32b; IPED region 4 End</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">  IPED4_END</span>:</span><br>    <span class=\"yaml-commented-line\"># ------------------------------------------===== LOCK_EN [Optional] =====------------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 0b, Width: 2b, Lock the external PRINCE context settings.</span><br>    <span class=\"yaml-commented-line\"># - NOT_LOCKED_0b00, (0): Region is not locked</span><br>    <span class=\"yaml-commented-line\"># - LOCKED_0b01, (1): Region is locked</span><br>    <span class=\"yaml-commented-line\"># - LOCKED_0b10, (2): Region is locked</span><br>    <span class=\"yaml-commented-line\"># - LOCKED_0b11, (3): Region is locked</span><br>    <span class=\"yaml-commented-line\"># Possible options: <NOT_LOCKED_0b00, LOCKED_0b01, LOCKED_0b10, LOCKED_0b11></span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    LOCK_EN</span>: <span class=\"yaml-value\">NOT_LOCKED_0b00</span></span><br>    <span class=\"yaml-commented-line\"># ------------------------------------===== IPED_CTX4_END_ADDR [Optional] =====-------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 8b, Width: 32b, Upper 24-bits of IPED region 4 end address. Lower 8 address bits are always</span><br>    <span class=\"yaml-commented-line\"># 0.</span><br>    <span class=\"yaml-commented-line\">#  NOTE: ROM only uses upper 24bits to address IPED region. In config file use full 32b address.</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    IPED_CTX4_END_ADDR</span>: <span class=\"yaml-value\">0</span></span><br>  <span class=\"yaml-commented-line\"># -----------------------------------------===== IPED5_START [Optional] =====-----------------------------------------</span><br>  <span class=\"yaml-commented-line\"># Description: Offset: 0x000000D8, Width: 32b; IPED region 5 Start</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">  IPED5_START</span>:</span><br>    <span class=\"yaml-commented-line\"># -----------------------------------------===== GCM_MODE [Optional] =====------------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 0b, Width: 1b, GCM mode enable.</span><br>    <span class=\"yaml-commented-line\"># - ENABLE_CTR_MODE, (0): Region is enabled in CTR mode.</span><br>    <span class=\"yaml-commented-line\"># - ENABLE_GCM_MODE, (1): Region is enabled in GCM mode.</span><br>    <span class=\"yaml-commented-line\"># Possible options: <ENABLE_CTR_MODE, ENABLE_GCM_MODE></span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    GCM_MODE</span>: <span class=\"yaml-value\">ENABLE_CTR_MODE</span></span><br>    <span class=\"yaml-commented-line\"># ----------------------------------------===== AHBERR_DIS [Optional] =====-----------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 1b, Width: 1b, Disable AHB bus error. If GCM authentication fails generates bus error or not.</span><br>    <span class=\"yaml-commented-line\"># - ENABLED, (0): Bus error enabled</span><br>    <span class=\"yaml-commented-line\"># - DISABLED, (1): Bus error disabled</span><br>    <span class=\"yaml-commented-line\"># Possible options: <ENABLED, DISABLED></span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    AHBERR_DIS</span>: <span class=\"yaml-value\">ENABLED</span></span><br>    <span class=\"yaml-commented-line\"># -----------------------------------===== IPED_CTX5_START_ADDR [Optional] =====------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 8b, Width: 32b, Upper 24-bits of IPED region 5 start address. Lower 8 address bits are always</span><br>    <span class=\"yaml-commented-line\"># 0.</span><br>    <span class=\"yaml-commented-line\">#  NOTE: ROM only uses upper 24bits to address IPED region. In config file use full 32b address.</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    IPED_CTX5_START_ADDR</span>: <span class=\"yaml-value\">0</span></span><br>  <span class=\"yaml-commented-line\"># ------------------------------------------===== IPED5_END [Optional] =====------------------------------------------</span><br>  <span class=\"yaml-commented-line\"># Description: Offset: 0x000000DC, Width: 32b; IPED region 5 End</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">  IPED5_END</span>:</span><br>    <span class=\"yaml-commented-line\"># ------------------------------------------===== LOCK_EN [Optional] =====------------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 0b, Width: 2b, Lock the external PRINCE context settings.</span><br>    <span class=\"yaml-commented-line\"># - NOT_LOCKED_0b00, (0): Region is not locked</span><br>    <span class=\"yaml-commented-line\"># - LOCKED_0b01, (1): Region is locked</span><br>    <span class=\"yaml-commented-line\"># - LOCKED_0b10, (2): Region is locked</span><br>    <span class=\"yaml-commented-line\"># - LOCKED_0b11, (3): Region is locked</span><br>    <span class=\"yaml-commented-line\"># Possible options: <NOT_LOCKED_0b00, LOCKED_0b01, LOCKED_0b10, LOCKED_0b11></span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    LOCK_EN</span>: <span class=\"yaml-value\">NOT_LOCKED_0b00</span></span><br>    <span class=\"yaml-commented-line\"># ------------------------------------===== IPED_CTX5_END_ADDR [Optional] =====-------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 8b, Width: 32b, Upper 24-bits of IPED region 5 end address. Lower 8 address bits are always</span><br>    <span class=\"yaml-commented-line\"># 0.</span><br>    <span class=\"yaml-commented-line\">#  NOTE: ROM only uses upper 24bits to address IPED region. In config file use full 32b address.</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    IPED_CTX5_END_ADDR</span>: <span class=\"yaml-value\">0</span></span><br>  <span class=\"yaml-commented-line\"># -----------------------------------------===== IPED6_START [Optional] =====-----------------------------------------</span><br>  <span class=\"yaml-commented-line\"># Description: Offset: 0x000000E0, Width: 32b; IPED region 6 Start</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">  IPED6_START</span>:</span><br>    <span class=\"yaml-commented-line\"># -----------------------------------------===== GCM_MODE [Optional] =====------------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 0b, Width: 1b, GCM mode enable.</span><br>    <span class=\"yaml-commented-line\"># - ENABLE_CTR_MODE, (0): Region is enabled in CTR mode.</span><br>    <span class=\"yaml-commented-line\"># - ENABLE_GCM_MODE, (1): Region is enabled in GCM mode.</span><br>    <span class=\"yaml-commented-line\"># Possible options: <ENABLE_CTR_MODE, ENABLE_GCM_MODE></span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    GCM_MODE</span>: <span class=\"yaml-value\">ENABLE_CTR_MODE</span></span><br>    <span class=\"yaml-commented-line\"># ----------------------------------------===== AHBERR_DIS [Optional] =====-----------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 1b, Width: 1b, Disable AHB bus error. If GCM authentication fails generates bus error or not.</span><br>    <span class=\"yaml-commented-line\"># - ENABLED, (0): Bus error enabled</span><br>    <span class=\"yaml-commented-line\"># - DISABLED, (1): Bus error disabled</span><br>    <span class=\"yaml-commented-line\"># Possible options: <ENABLED, DISABLED></span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    AHBERR_DIS</span>: <span class=\"yaml-value\">ENABLED</span></span><br>    <span class=\"yaml-commented-line\"># -----------------------------------===== IPED_CTX6_START_ADDR [Optional] =====------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 8b, Width: 32b, Upper 24-bits of IPED region 6 start address. Lower 8 address bits are always</span><br>    <span class=\"yaml-commented-line\"># 0.</span><br>    <span class=\"yaml-commented-line\">#  NOTE: ROM only uses upper 24bits to address IPED region. In config file use full 32b address.</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    IPED_CTX6_START_ADDR</span>: <span class=\"yaml-value\">0</span></span><br>  <span class=\"yaml-commented-line\"># ------------------------------------------===== IPED6_END [Optional] =====------------------------------------------</span><br>  <span class=\"yaml-commented-line\"># Description: Offset: 0x000000E4, Width: 32b; IPED region 6 End</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">  IPED6_END</span>:</span><br>    <span class=\"yaml-commented-line\"># ------------------------------------------===== LOCK_EN [Optional] =====------------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 0b, Width: 2b, Lock the external PRINCE context settings.</span><br>    <span class=\"yaml-commented-line\"># - NOT_LOCKED_0b00, (0): Region is not locked</span><br>    <span class=\"yaml-commented-line\"># - LOCKED_0b01, (1): Region is locked</span><br>    <span class=\"yaml-commented-line\"># - LOCKED_0b10, (2): Region is locked</span><br>    <span class=\"yaml-commented-line\"># - LOCKED_0b11, (3): Region is locked</span><br>    <span class=\"yaml-commented-line\"># Possible options: <NOT_LOCKED_0b00, LOCKED_0b01, LOCKED_0b10, LOCKED_0b11></span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    LOCK_EN</span>: <span class=\"yaml-value\">NOT_LOCKED_0b00</span></span><br>    <span class=\"yaml-commented-line\"># ------------------------------------===== IPED_CTX6_END_ADDR [Optional] =====-------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 8b, Width: 32b, Upper 24-bits of IPED region 6 end address. Lower 8 address bits are always</span><br>    <span class=\"yaml-commented-line\"># 0.</span><br>    <span class=\"yaml-commented-line\">#  NOTE: ROM only uses upper 24bits to address IPED region. In config file use full 32b address.</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    IPED_CTX6_END_ADDR</span>: <span class=\"yaml-value\">0</span></span><br>  <span class=\"yaml-commented-line\"># -----------------------------------------===== IPED7_START [Optional] =====-----------------------------------------</span><br>  <span class=\"yaml-commented-line\"># Description: Offset: 0x000000E8, Width: 32b; IPED region 7 Start</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">  IPED7_START</span>:</span><br>    <span class=\"yaml-commented-line\"># -----------------------------------------===== GCM_MODE [Optional] =====------------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 0b, Width: 1b, GCM mode enable.</span><br>    <span class=\"yaml-commented-line\"># - ENABLE_CTR_MODE, (0): Region is enabled in CTR mode.</span><br>    <span class=\"yaml-commented-line\"># - ENABLE_GCM_MODE, (1): Region is enabled in GCM mode.</span><br>    <span class=\"yaml-commented-line\"># Possible options: <ENABLE_CTR_MODE, ENABLE_GCM_MODE></span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    GCM_MODE</span>: <span class=\"yaml-value\">ENABLE_CTR_MODE</span></span><br>    <span class=\"yaml-commented-line\"># ----------------------------------------===== AHBERR_DIS [Optional] =====-----------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 1b, Width: 1b, Disable AHB bus error. If GCM authentication fails generates bus error or not.</span><br>    <span class=\"yaml-commented-line\"># - ENABLED, (0): Bus error enabled</span><br>    <span class=\"yaml-commented-line\"># - DISABLED, (1): Bus error disabled</span><br>    <span class=\"yaml-commented-line\"># Possible options: <ENABLED, DISABLED></span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    AHBERR_DIS</span>: <span class=\"yaml-value\">ENABLED</span></span><br>    <span class=\"yaml-commented-line\"># -----------------------------------===== IPED_CTX7_START_ADDR [Optional] =====------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 8b, Width: 32b, Upper 24-bits of IPED region 7 start address. Lower 8 address bits are always</span><br>    <span class=\"yaml-commented-line\"># 0.</span><br>    <span class=\"yaml-commented-line\">#  NOTE: ROM only uses upper 24bits to address IPED region. In config file use full 32b address.</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    IPED_CTX7_START_ADDR</span>: <span class=\"yaml-value\">0</span></span><br>  <span class=\"yaml-commented-line\"># ------------------------------------------===== IPED7_END [Optional] =====------------------------------------------</span><br>  <span class=\"yaml-commented-line\"># Description: Offset: 0x000000EC, Width: 32b; IPED region 7 End</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">  IPED7_END</span>:</span><br>    <span class=\"yaml-commented-line\"># ------------------------------------------===== LOCK_EN [Optional] =====------------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 0b, Width: 2b, Lock the external PRINCE context settings.</span><br>    <span class=\"yaml-commented-line\"># - NOT_LOCKED_0b00, (0): Region is not locked</span><br>    <span class=\"yaml-commented-line\"># - LOCKED_0b01, (1): Region is locked</span><br>    <span class=\"yaml-commented-line\"># - LOCKED_0b10, (2): Region is locked</span><br>    <span class=\"yaml-commented-line\"># - LOCKED_0b11, (3): Region is locked</span><br>    <span class=\"yaml-commented-line\"># Possible options: <NOT_LOCKED_0b00, LOCKED_0b01, LOCKED_0b10, LOCKED_0b11></span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    LOCK_EN</span>: <span class=\"yaml-value\">NOT_LOCKED_0b00</span></span><br>    <span class=\"yaml-commented-line\"># ------------------------------------===== IPED_CTX7_END_ADDR [Optional] =====-------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 8b, Width: 32b, Upper 24-bits of IPED region 7 end address. Lower 8 address bits are always</span><br>    <span class=\"yaml-commented-line\"># 0.</span><br>    <span class=\"yaml-commented-line\">#  NOTE: ROM only uses upper 24bits to address IPED region. In config file use full 32b address.</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    IPED_CTX7_END_ADDR</span>: <span class=\"yaml-value\">0</span></span><br>  <span class=\"yaml-commented-line\"># ----------------------------------------===== REC_IMG_EXT0 [Optional] =====-----------------------------------------</span><br>  <span class=\"yaml-commented-line\"># Description: Offset: 0x000000F0, Width: 32b; Bitmap mask to indicate sectors included in recovery image (sectors 8 -</span><br>  <span class=\"yaml-commented-line\"># 31).</span><br>  <span class=\"yaml-commented-line\"># Recovery image is programmed in BANK1_IFR0. But if the image size is more than 32KB, this field can be used to</span><br>  <span class=\"yaml-commented-line\"># indicate sectors to include in recovery image.</span><br>  <span class=\"yaml-commented-line\"># ROM will configure flash protection setting for these sectors the same as BANK1_IFR0 before exiting to user code.</span><br>  <span class=\"yaml-commented-line\"># The protection settings are managed through CMPA.OEM_BANK1_IFR0_PROT. The lower 8 sectors are excluded from this</span><br>  <span class=\"yaml-commented-line\"># mask to avoid conflicts with dual image boot feature.</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">  REC_IMG_EXT0</span>:</span><br>    <span class=\"yaml-commented-line\"># ---------------------------------------===== REC_IMG_EXT0 [Optional] =====----------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 8b, Width: 24b, Bitmap mask to indicate sectors included in recovery image.</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    REC_IMG_EXT0</span>: <span class=\"yaml-value\">0</span></span><br>  <span class=\"yaml-commented-line\"># ----------------------------------------===== REC_IMG_EXT1 [Optional] =====-----------------------------------------</span><br>  <span class=\"yaml-commented-line\"># Description: Offset: 0x000000F4, Width: 32b; Bitmap mask to indicate sectors included in recovery image (sectors 40</span><br>  <span class=\"yaml-commented-line\"># - 63).</span><br>  <span class=\"yaml-commented-line\"># Recovery image is programmed in BANK1_IFR0. But if the image size is more than 32KB, this field can be used to</span><br>  <span class=\"yaml-commented-line\"># indicate sectors to include in recovery image.</span><br>  <span class=\"yaml-commented-line\"># ROM will configure flash protection setting for these sectors the same as BANK1_IFR0 before exiting to user code.</span><br>  <span class=\"yaml-commented-line\"># The protection settings are managed through CMPA.OEM_BANK1_IFR0_PROT. The lower 8 sectors are excluded from this</span><br>  <span class=\"yaml-commented-line\"># mask to avoid conflicts with dual image boot feature.</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">  REC_IMG_EXT1</span>:</span><br>    <span class=\"yaml-commented-line\"># ---------------------------------------===== REC_IMG_EXT1 [Optional] =====----------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 8b, Width: 24b, Bitmap mask to indicate sectors included in recovery image.</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    REC_IMG_EXT1</span>: <span class=\"yaml-value\">0</span></span><br>  <span class=\"yaml-commented-line\"># --------------------------------------===== QUICK_SET_GPIO_0 [Optional] =====---------------------------------------</span><br>  <span class=\"yaml-commented-line\"># Description: Offset: 0x00000120, Width: 32b; Drive GPIO 0 port [31:0] pins high after reset.</span><br>  <span class=\"yaml-commented-line\"># Each bit corresponds to the pin in GPIO port 0. When set ROM drives the corresponding pin high as soon as possible.</span><br>  <span class=\"yaml-commented-line\"># By default most pins come-up as tri-stated inputs.</span><br>  <span class=\"yaml-commented-line\"># This feature allows customer to specify active drive pins soon after reset instead of waiting till complete boot.</span><br>  <span class=\"yaml-commented-line\"># Note, if a pin is selected in both QUICK_SET_GPIO_0 and QUICK_CLR_GPIO_0 fields then pin will be set to high-level</span><br>  <span class=\"yaml-commented-line\"># with quick transition to low.</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">  QUICK_SET_GPIO_0</span>: <span class=\"yaml-value\">'0x00000000'</span></span><br>  <span class=\"yaml-commented-line\"># --------------------------------------===== QUICK_CLR_GPIO_0 [Optional] =====---------------------------------------</span><br>  <span class=\"yaml-commented-line\"># Description: Offset: 0x00000124, Width: 32b; Drive GPIO 0 port [31:0] pins low.</span><br>  <span class=\"yaml-commented-line\"># Each bit corresponds to the pin in GPIO port 0. When set ROM drives the corresponding pin high as soon as possible.</span><br>  <span class=\"yaml-commented-line\"># By default most pins come-up as tri-stated inputs.</span><br>  <span class=\"yaml-commented-line\"># This feature allows customer to specify active drive pins soon after reset instead of waiting till complete boot.</span><br>  <span class=\"yaml-commented-line\"># Note, if a pin is selected in both QUICK_SET_GPIO_0 and QUICK_CLR_GPIO_0 fields then pin will be set to high-level</span><br>  <span class=\"yaml-commented-line\"># with quick transition to low.</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">  QUICK_CLR_GPIO_0</span>: <span class=\"yaml-value\">'0x00000000'</span></span><br>  <span class=\"yaml-commented-line\"># --------------------------------------===== QUICK_SET_GPIO_1 [Optional] =====---------------------------------------</span><br>  <span class=\"yaml-commented-line\"># Description: Offset: 0x00000128, Width: 32b; Drive GPIO 1 port [31:0] pins high after reset.</span><br>  <span class=\"yaml-commented-line\"># Each bit corresponds to the pin in GPIO port 0. When set ROM drives the corresponding pin high as soon as possible.</span><br>  <span class=\"yaml-commented-line\"># By default most pins come-up as tri-stated inputs.</span><br>  <span class=\"yaml-commented-line\"># This feature allows customer to specify active drive pins soon after reset instead of waiting till complete boot.</span><br>  <span class=\"yaml-commented-line\"># Note, if a pin is selected in both QUICK_SET_GPIO_1 and QUICK_CLR_GPIO_1 fields then pin will be set to high-level</span><br>  <span class=\"yaml-commented-line\"># with quick transition to low.</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">  QUICK_SET_GPIO_1</span>: <span class=\"yaml-value\">'0x00000000'</span></span><br>  <span class=\"yaml-commented-line\"># --------------------------------------===== QUICK_CLR_GPIO_1 [Optional] =====---------------------------------------</span><br>  <span class=\"yaml-commented-line\"># Description: Offset: 0x0000012C, Width: 32b; Drive GPIO 1 port [31:0] pins low.</span><br>  <span class=\"yaml-commented-line\"># Each bit corresponds to the pin in GPIO port 0. When set ROM drives the corresponding pin high as soon as possible.</span><br>  <span class=\"yaml-commented-line\"># By default most pins come-up as tri-stated inputs.</span><br>  <span class=\"yaml-commented-line\"># This feature allows customer to specify active drive pins soon after reset instead of waiting till complete boot.</span><br>  <span class=\"yaml-commented-line\"># Note, if a pin is selected in both QUICK_SET_GPIO_1 and QUICK_CLR_GPIO_1 fields then pin will be set to high-level</span><br>  <span class=\"yaml-commented-line\"># with quick transition to low.</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">  QUICK_CLR_GPIO_1</span>: <span class=\"yaml-value\">'0x00000000'</span></span><br>  <span class=\"yaml-commented-line\"># --------------------------------------===== QUICK_SET_GPIO_2 [Optional] =====---------------------------------------</span><br>  <span class=\"yaml-commented-line\"># Description: Offset: 0x00000130, Width: 32b; Drive GPIO 2 port [31:0] pins high after reset.</span><br>  <span class=\"yaml-commented-line\"># Each bit corresponds to the pin in GPIO port 0. When set ROM drives the corresponding pin high as soon as possible.</span><br>  <span class=\"yaml-commented-line\"># By default most pins come-up as tri-stated inputs.</span><br>  <span class=\"yaml-commented-line\"># This feature allows customer to specify active drive pins soon after reset instead of waiting till complete boot.</span><br>  <span class=\"yaml-commented-line\"># Note, if a pin is selected in both QUICK_SET_GPIO_2 and QUICK_CLR_GPIO_2 fields then pin will be set to high-level</span><br>  <span class=\"yaml-commented-line\"># with quick transition to low.</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">  QUICK_SET_GPIO_2</span>: <span class=\"yaml-value\">'0x00000000'</span></span><br>  <span class=\"yaml-commented-line\"># --------------------------------------===== QUICK_CLR_GPIO_2 [Optional] =====---------------------------------------</span><br>  <span class=\"yaml-commented-line\"># Description: Offset: 0x00000134, Width: 32b; Drive GPIO 2 port [31:0] pins low.</span><br>  <span class=\"yaml-commented-line\"># Each bit corresponds to the pin in GPIO port 0. When set ROM drives the corresponding pin high as soon as possible.</span><br>  <span class=\"yaml-commented-line\"># By default most pins come-up as tri-stated inputs.</span><br>  <span class=\"yaml-commented-line\"># This feature allows customer to specify active drive pins soon after reset instead of waiting till complete boot.</span><br>  <span class=\"yaml-commented-line\"># Note, if a pin is selected in both QUICK_SET_GPIO_2 and QUICK_CLR_GPIO_2 fields then pin will be set to high-level</span><br>  <span class=\"yaml-commented-line\"># with quick transition to low.</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">  QUICK_CLR_GPIO_2</span>: <span class=\"yaml-value\">'0x00000000'</span></span><br>  <span class=\"yaml-commented-line\"># --------------------------------------===== QUICK_SET_GPIO_3 [Optional] =====---------------------------------------</span><br>  <span class=\"yaml-commented-line\"># Description: Offset: 0x00000138, Width: 32b; Drive GPIO 3 port [31:0] pins high after reset.</span><br>  <span class=\"yaml-commented-line\"># Each bit corresponds to the pin in GPIO port 0. When set ROM drives the corresponding pin high as soon as possible.</span><br>  <span class=\"yaml-commented-line\"># By default most pins come-up as tri-stated inputs.</span><br>  <span class=\"yaml-commented-line\"># This feature allows customer to specify active drive pins soon after reset instead of waiting till complete boot.</span><br>  <span class=\"yaml-commented-line\"># Note, if a pin is selected in both QUICK_SET_GPIO_3 and QUICK_CLR_GPIO_3 fields then pin will be set to high-level</span><br>  <span class=\"yaml-commented-line\"># with quick transition to low.</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">  QUICK_SET_GPIO_3</span>: <span class=\"yaml-value\">'0x00000000'</span></span><br>  <span class=\"yaml-commented-line\"># --------------------------------------===== QUICK_CLR_GPIO_3 [Optional] =====---------------------------------------</span><br>  <span class=\"yaml-commented-line\"># Description: Offset: 0x0000013C, Width: 32b; Drive GPIO 3 port [31:0] pins low.</span><br>  <span class=\"yaml-commented-line\"># Each bit corresponds to the pin in GPIO port 0. When set ROM drives the corresponding pin high as soon as possible.</span><br>  <span class=\"yaml-commented-line\"># By default most pins come-up as tri-stated inputs.</span><br>  <span class=\"yaml-commented-line\"># This feature allows customer to specify active drive pins soon after reset instead of waiting till complete boot.</span><br>  <span class=\"yaml-commented-line\"># Note, if a pin is selected in both QUICK_SET_GPIO_3 and QUICK_CLR_GPIO_3 fields then pin will be set to high-level</span><br>  <span class=\"yaml-commented-line\"># with quick transition to low.</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">  QUICK_CLR_GPIO_3</span>: <span class=\"yaml-value\">'0x00000000'</span></span><br>  <span class=\"yaml-commented-line\"># --------------------------------------===== QUICK_SET_GPIO_4 [Optional] =====---------------------------------------</span><br>  <span class=\"yaml-commented-line\"># Description: Offset: 0x00000140, Width: 32b; Drive GPIO 4 port [31:0] pins high after reset.</span><br>  <span class=\"yaml-commented-line\"># Each bit corresponds to the pin in GPIO port 0. When set ROM drives the corresponding pin high as soon as possible.</span><br>  <span class=\"yaml-commented-line\"># By default most pins come-up as tri-stated inputs.</span><br>  <span class=\"yaml-commented-line\"># This feature allows customer to specify active drive pins soon after reset instead of waiting till complete boot.</span><br>  <span class=\"yaml-commented-line\"># Note, if a pin is selected in both QUICK_SET_GPIO_4 and QUICK_CLR_GPIO_4 fields then pin will be set to high-level</span><br>  <span class=\"yaml-commented-line\"># with quick transition to low.</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">  QUICK_SET_GPIO_4</span>: <span class=\"yaml-value\">'0x00000000'</span></span><br>  <span class=\"yaml-commented-line\"># --------------------------------------===== QUICK_CLR_GPIO_4 [Optional] =====---------------------------------------</span><br>  <span class=\"yaml-commented-line\"># Description: Offset: 0x00000144, Width: 32b; Drive GPIO 4 port [31:0] pins low.</span><br>  <span class=\"yaml-commented-line\"># Each bit corresponds to the pin in GPIO port 0. When set ROM drives the corresponding pin high as soon as possible.</span><br>  <span class=\"yaml-commented-line\"># By default most pins come-up as tri-stated inputs.</span><br>  <span class=\"yaml-commented-line\"># This feature allows customer to specify active drive pins soon after reset instead of waiting till complete boot.</span><br>  <span class=\"yaml-commented-line\"># Note, if a pin is selected in both QUICK_SET_GPIO_4 and QUICK_CLR_GPIO_4 fields then pin will be set to high-level</span><br>  <span class=\"yaml-commented-line\"># with quick transition to low.</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">  QUICK_CLR_GPIO_4</span>: <span class=\"yaml-value\">'0x00000000'</span></span><br>  <span class=\"yaml-commented-line\"># --------------------------------------===== QUICK_SET_GPIO_5 [Optional] =====---------------------------------------</span><br>  <span class=\"yaml-commented-line\"># Description: Offset: 0x00000148, Width: 32b; Drive GPIO 5 port [31:0] pins high after reset.</span><br>  <span class=\"yaml-commented-line\"># Each bit corresponds to the pin in GPIO port 0. When set ROM drives the corresponding pin high as soon as possible.</span><br>  <span class=\"yaml-commented-line\"># By default most pins come-up as tri-stated inputs.</span><br>  <span class=\"yaml-commented-line\"># This feature allows customer to specify active drive pins soon after reset instead of waiting till complete boot.</span><br>  <span class=\"yaml-commented-line\"># Note, if a pin is selected in both QUICK_SET_GPIO_5 and QUICK_CLR_GPIO_5 fields then pin will be set to high-level</span><br>  <span class=\"yaml-commented-line\"># with quick transition to low.</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">  QUICK_SET_GPIO_5</span>: <span class=\"yaml-value\">'0x00000000'</span></span><br>  <span class=\"yaml-commented-line\"># --------------------------------------===== QUICK_CLR_GPIO_5 [Optional] =====---------------------------------------</span><br>  <span class=\"yaml-commented-line\"># Description: Offset: 0x0000014C, Width: 32b; Drive GPIO 5 port [31:0] pins low.</span><br>  <span class=\"yaml-commented-line\"># Each bit corresponds to the pin in GPIO port 0. When set ROM drives the corresponding pin high as soon as possible.</span><br>  <span class=\"yaml-commented-line\"># By default most pins come-up as tri-stated inputs.</span><br>  <span class=\"yaml-commented-line\"># This feature allows customer to specify active drive pins soon after reset instead of waiting till complete boot.</span><br>  <span class=\"yaml-commented-line\"># Note, if a pin is selected in both QUICK_SET_GPIO_5 and QUICK_CLR_GPIO_5 fields then pin will be set to high-level</span><br>  <span class=\"yaml-commented-line\"># with quick transition to low.</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">  QUICK_CLR_GPIO_5</span>: <span class=\"yaml-value\">'0x00000000'</span></span><br>  <span class=\"yaml-commented-line\"># -------------------------------------===== CUST_MK_SK_KEY_BLOB [Optional] =====-------------------------------------</span><br>  <span class=\"yaml-commented-line\"># Description: Offset: 0x00000160, Width: 384b; CUST_MK_SK key blob. CUST_MK_SK is stored in form of RFC3394 blob and</span><br>  <span class=\"yaml-commented-line\"># it is used by bootloader to decrypt SB3.1 encryption key during processing of SB file by bootloader. CUST_MK_SK is</span><br>  <span class=\"yaml-commented-line\"># generated during device provisioning process by HSM_KEY_GEN (random key) or by HSM_STORE_KEY (user defined key)</span><br>  <span class=\"yaml-commented-line\"># commands. To store this key into CMPA, SB_STORE_KEY command should be used.</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">  CUST_MK_SK_KEY_BLOB</span>: <span class=\"yaml-value\">'000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000'</span></span><br>  <span class=\"yaml-commented-line\"># -----------------------------------------===== CMPA_CRC32 [Optional] =====------------------------------------------</span><br>  <span class=\"yaml-commented-line\"># Description: Offset: 0x000001EC, Width: 32b; CRC32 of CMPA page data from offset 0x00 to 0x1EB. ROM updates this</span><br>  <span class=\"yaml-commented-line\"># field along with CMPA_CMAC. ROM uses this field based on CMPA.LP_SEC_BOOT field option.</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">  CMPA_CRC32</span>: <span class=\"yaml-value\">'0x00000000'</span></span><br>  <span class=\"yaml-commented-line\"># -----------------------------------------===== CMPA_CMAC0 [Optional] =====------------------------------------------</span><br>  <span class=\"yaml-commented-line\"># Description: Offset: 0x000001F0, Width: 32b; CMAC[31:0] of CMPA page data from offset 0x00 to 0x1EB. ROM updates</span><br>  <span class=\"yaml-commented-line\"># this field on subsequent boot after page update.</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">  CMPA_CMAC0</span>: <span class=\"yaml-value\">'0x00000000'</span></span><br>  <span class=\"yaml-commented-line\"># -----------------------------------------===== CMPA_CMAC1 [Optional] =====------------------------------------------</span><br>  <span class=\"yaml-commented-line\"># Description: Offset: 0x000001F4, Width: 32b; CMAC[63:32] of CMPA page data from offset 0x00 to 0x1EB. ROM updates</span><br>  <span class=\"yaml-commented-line\"># this field on subsequent boot after page update.</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">  CMPA_CMAC1</span>: <span class=\"yaml-value\">'0x00000000'</span></span><br>  <span class=\"yaml-commented-line\"># -----------------------------------------===== CMPA_CMAC2 [Optional] =====------------------------------------------</span><br>  <span class=\"yaml-commented-line\"># Description: Offset: 0x000001F8, Width: 32b; CMAC[95:64] of CMPA page data from offset 0x00 to 0x1EB. ROM updates</span><br>  <span class=\"yaml-commented-line\"># this field on subsequent boot after page update.</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">  CMPA_CMAC2</span>: <span class=\"yaml-value\">'0x00000000'</span></span><br>  <span class=\"yaml-commented-line\"># -----------------------------------------===== CMPA_CMAC3 [Optional] =====------------------------------------------</span><br>  <span class=\"yaml-commented-line\"># Description: Offset: 0x000001FC, Width: 32b; CMAC[127:96] of CMPA page data from offset 0x00 to 0x1EB. ROM updates</span><br>  <span class=\"yaml-commented-line\"># this field on subsequent boot after page update.</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">  CMPA_CMAC3</span>: <span class=\"yaml-value\">'0x00000000'</span></span><br><span class=\"diff-removed\"></span></pre></div>\n",
       "          <div id=\"userConfigView_ff9949963133a7ec8fd6c538b1fa1d14\" class=\"yaml-diff\" style=\"display:none;\"><pre class=\"yaml-diff\"><span class=\"yaml-commented-line\"># Copyright 2024 NXP</span><br><span class=\"yaml-commented-line\">#</span><br><span class=\"yaml-commented-line\"># SPDX-License-Identifier: BSD-3-Clause</span><br><span class=\"yaml-commented-line\"># =========================================  PFR CMPA configuration template  ==========================================</span><br><br><span class=\"yaml-commented-line\"># ======================================================================================================================</span><br><span class=\"yaml-commented-line\">#                                                 == General Options ==</span><br><span class=\"yaml-commented-line\"># ======================================================================================================================</span><br><span class=\"yaml-commented-line\"># -------------------------------------===== The chip family name [Required] =====--------------------------------------</span><br><span class=\"yaml-commented-line\"># Description: NXP chip family identifier.</span><br><span class=\"yaml-commented-line\"># Possible options: <lpc5502, lpc5504, lpc5506, lpc5512, lpc5514, lpc5516, lpc5526, lpc5528, lpc5534, lpc5536, lpc55s04,</span><br><span class=\"yaml-commented-line\"># lpc55s06, lpc55s14, lpc55s16, lpc55s26, lpc55s28, lpc55s36, lpc55s66, lpc55s69, mcxa132, mcxa133, mcxa142, mcxa143,</span><br><span class=\"yaml-commented-line\"># mcxa144, mcxa145, mcxa146, mcxa152, mcxa153, mcxa154, mcxa155, mcxa156, mcxn235, mcxn236, mcxn546, mcxn547, mcxn946,</span><br><span class=\"yaml-commented-line\"># mcxn947, nhs52s04></span><br><span class=\"yaml-key\">family</span>: <span class=\"yaml-value\">mcxn946</span><br><span class=\"yaml-commented-line\"># -----------------------------------------===== MCU revision [Optional] =====------------------------------------------</span><br><span class=\"yaml-commented-line\"># Description: Revision of silicon. The 'latest' name, means most current revision.</span><br><span class=\"yaml-commented-line\"># Possible options: <a0, a1, latest></span><br><span class=\"yaml-key\">revision</span>: <span class=\"yaml-value\">latest</span><br><span class=\"yaml-commented-line\"># ------------------------------------===== Configuration area type [Optional] =====------------------------------------</span><br><span class=\"yaml-commented-line\"># Description: PFR / IFR type</span><br><span class=\"yaml-commented-line\"># Possible options: <CMPA></span><br><span class=\"yaml-key\">type</span>: <span class=\"yaml-value\">CMPA</span><br><span class=\"yaml-commented-line\"># ----------------------------------===== Configuration area Settings [Required] =====----------------------------------</span><br><span class=\"yaml-key\">settings</span>: <span style=\"background-color: #FFFF00; border-radius: 5px; padding: 2px 6px; margin-left: 5px; font-size: 0.8em;\">We\n",
       "kept in configuration just settings that are changed compare to defaults, all other are erased because the PFR tool keep them on defaults values.</span><br>  <span class=\"yaml-commented-line\"># --------------------------------------===== DCFG_CC_SOCU_PIN [Optional] =====---------------------------------------</span><br>  <span class=\"yaml-commented-line\"># Description: Offset: 0x00000040, Width: 32b; Credential Constraints for SoC specific Use Pinned</span><br><span class=\"yaml-key\">  DCFG_CC_SOCU_PIN</span>:<br>    <span class=\"yaml-commented-line\"># -------------------------------------------===== NIDEN [Optional] =====-------------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 0b, Width: 1b, Non-secure Non-invasive Debug Enable</span><br>    <span class=\"yaml-commented-line\"># - USE_DAP, (0): Use DAP to enable</span><br>    <span class=\"yaml-commented-line\"># - FIXED_STATE, (1): Fixed state</span><br>    <span class=\"yaml-commented-line\"># Possible options: <USE_DAP, FIXED_STATE></span><br><span class=\"yaml-key\">    NIDEN</span>: <span class=\"yaml-value\">USE_DAP</span><br>    <span class=\"yaml-commented-line\"># -------------------------------------------===== DBGEN [Optional] =====-------------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 1b, Width: 1b, Non-secure Debug Enable</span><br>    <span class=\"yaml-commented-line\"># - USE_DAP, (0): Use DAP to enable</span><br>    <span class=\"yaml-commented-line\"># - FIXED_STATE, (1): Fixed state</span><br>    <span class=\"yaml-commented-line\"># Possible options: <USE_DAP, FIXED_STATE></span><br><span class=\"yaml-key\">    DBGEN</span>: <span class=\"yaml-value\">USE_DAP</span><br>    <span class=\"yaml-commented-line\"># ------------------------------------------===== SPNIDEN [Optional] =====------------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 2b, Width: 1b, Secure Non-invasive Debug Enable</span><br>    <span class=\"yaml-commented-line\"># - USE_DAP, (0): Use DAP to enable</span><br>    <span class=\"yaml-commented-line\"># - FIXED_STATE, (1): Fixed state</span><br>    <span class=\"yaml-commented-line\"># Possible options: <USE_DAP, FIXED_STATE></span><br><span class=\"yaml-key\">    SPNIDEN</span>: <span class=\"yaml-value\">USE_DAP</span><br>    <span class=\"yaml-commented-line\"># ------------------------------------------===== SPIDEN [Optional] =====-------------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 3b, Width: 1b, Secure Invasive Debug Enable</span><br>    <span class=\"yaml-commented-line\"># - USE_DAP, (0): Use DAP to enable</span><br>    <span class=\"yaml-commented-line\"># - FIXED_STATE, (1): Fixed state</span><br>    <span class=\"yaml-commented-line\"># Possible options: <USE_DAP, FIXED_STATE></span><br><span class=\"yaml-key\">    SPIDEN</span>: <span class=\"yaml-value\">USE_DAP</span><br>    <span class=\"yaml-commented-line\"># -----------------------------------------===== DSP_DBGEN [Optional] =====-----------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 5b, Width: 1b, DSP Debug Enable</span><br>    <span class=\"yaml-commented-line\"># - USE_DAP, (0): Use DAP to enable</span><br>    <span class=\"yaml-commented-line\"># - FIXED_STATE, (1): Fixed state</span><br>    <span class=\"yaml-commented-line\"># Possible options: <USE_DAP, FIXED_STATE></span><br><span class=\"yaml-key\">    DSP_DBGEN</span>: <span class=\"yaml-value\">USE_DAP</span><br>    <span class=\"yaml-commented-line\"># ----------------------------------------===== ISP_CMD_EN [Optional] =====-----------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 6b, Width: 1b, ISP Boot Command Enable</span><br>    <span class=\"yaml-commented-line\"># - USE_DAP, (0): Use DAP to enable</span><br>    <span class=\"yaml-commented-line\"># - FIXED_STATE, (1): Fixed state</span><br>    <span class=\"yaml-commented-line\"># Possible options: <USE_DAP, FIXED_STATE></span><br><span class=\"yaml-key\">    ISP_CMD_EN</span>: <span class=\"yaml-value\">FIXED_STATE</span> <span style=\"background-color: #FFFF00; border-radius: 5px; padding:\n",
       "2px 6px; margin-left: 5px; font-size: 0.8em;\">Keep enabled debug mailbox command \"Switch to ISP mode\" when the debug access is locked. (Just for better testing\n",
       "purposes. In real application it must be set to fit the final use.)</span><br>    <span class=\"yaml-commented-line\"># -----------------------------------------===== FA_CMD_EN [Optional] =====-----------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 7b, Width: 1b, FA Command Enable</span><br>    <span class=\"yaml-commented-line\"># - USE_DAP, (0): Use DAP to enable</span><br>    <span class=\"yaml-commented-line\"># - FIXED_STATE, (1): Fixed state</span><br>    <span class=\"yaml-commented-line\"># Possible options: <USE_DAP, FIXED_STATE></span><br><span class=\"yaml-key\">    FA_CMD_EN</span>: <span class=\"yaml-value\">FIXED_STATE</span> <span style=\"background-color: #FFFF00; border-radius: 5px; padding:\n",
       "2px 6px; margin-left: 5px; font-size: 0.8em;\">Keep enabled debug mailbox command \"FA mode\" when the debug access is locked. (Just for better testing purposes.\n",
       "In real application it must be set to fit the final use.)</span><br>    <span class=\"yaml-commented-line\"># -----------------------------------------===== ME_CMD_EN [Optional] =====-----------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 8b, Width: 1b, Flash Mass Erase Command Enable</span><br>    <span class=\"yaml-commented-line\"># - USE_DAP, (0): Use DAP to enable</span><br>    <span class=\"yaml-commented-line\"># - FIXED_STATE, (1): Fixed state</span><br>    <span class=\"yaml-commented-line\"># Possible options: <USE_DAP, FIXED_STATE></span><br><span class=\"yaml-key\">    ME_CMD_EN</span>: <span class=\"yaml-value\">FIXED_STATE</span> <span style=\"background-color: #FFFF00; border-radius: 5px; padding:\n",
       "2px 6px; margin-left: 5px; font-size: 0.8em;\">Keep enabled debug mailbox command \"Mass erase\" when the debug access is locked. (Just for better testing\n",
       "purposes. In real application it must be set to fit the final use.)</span><br>    <span class=\"yaml-commented-line\"># ----------------------------------------===== CPU1_NIDEN [Optional] =====-----------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 9b, Width: 1b, Second CM33 Non-invasive Debug Enable</span><br>    <span class=\"yaml-commented-line\"># - USE_DAP, (0): Use DAP to enable</span><br>    <span class=\"yaml-commented-line\"># - FIXED_STATE, (1): Fixed state</span><br>    <span class=\"yaml-commented-line\"># Possible options: <USE_DAP, FIXED_STATE></span><br><span class=\"yaml-key\">    CPU1_NIDEN</span>: <span class=\"yaml-value\">USE_DAP</span><br>    <span class=\"yaml-commented-line\"># ----------------------------------------===== CPU1_DBGEN [Optional] =====-----------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 10b, Width: 1b, Second CM33 Debug Enable</span><br>    <span class=\"yaml-commented-line\"># - USE_DAP, (0): Use DAP to enable</span><br>    <span class=\"yaml-commented-line\"># - FIXED_STATE, (1): Fixed state</span><br>    <span class=\"yaml-commented-line\"># Possible options: <USE_DAP, FIXED_STATE></span><br><span class=\"yaml-key\">    CPU1_DBGEN</span>: <span class=\"yaml-value\">USE_DAP</span><br>    <span class=\"yaml-commented-line\"># ----------------------------------------===== UUID_CHECK [Optional] =====-----------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 15b, Width: 1b, Enforce UUID match during Debug authentication.</span><br>    <span class=\"yaml-commented-line\"># - DISABLED, (0): Debug certificate can be used with all devices.</span><br>    <span class=\"yaml-commented-line\"># - ENABLED, (1): Debug certificate per device with matching UUID is needed.</span><br>    <span class=\"yaml-commented-line\"># Possible options: <DISABLED, ENABLED></span><br><span class=\"yaml-key\">    UUID_CHECK</span>: <span class=\"yaml-value\">DISABLED</span><br>  <span class=\"yaml-commented-line\"># --------------------------------------===== DCFG_CC_SOCU_DFLT [Optional] =====--------------------------------------</span><br>  <span class=\"yaml-commented-line\"># Description: Offset: 0x00000044, Width: 32b; Credential Constraints for SoC specific Use Debug Filter</span><br><span class=\"yaml-key\">  DCFG_CC_SOCU_DFLT</span>:<br>    <span class=\"yaml-commented-line\"># -------------------------------------------===== NIDEN [Optional] =====-------------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 0b, Width: 1b, Non Secure Non-invasive Debug Fixed State</span><br>    <span class=\"yaml-commented-line\"># - DISABLED, (0): Disabled</span><br>    <span class=\"yaml-commented-line\"># - ENABLED, (1): Enabled</span><br>    <span class=\"yaml-commented-line\"># Possible options: <DISABLED, ENABLED></span><br><span class=\"yaml-key\">    NIDEN</span>: <span class=\"yaml-value\">DISABLED</span><br>    <span class=\"yaml-commented-line\"># -------------------------------------------===== DBGEN [Optional] =====-------------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 1b, Width: 1b, Non-secure Debug Fixed State</span><br>    <span class=\"yaml-commented-line\"># - DISABLED, (0): Disabled</span><br>    <span class=\"yaml-commented-line\"># - ENABLED, (1): Enabled</span><br>    <span class=\"yaml-commented-line\"># Possible options: <DISABLED, ENABLED></span><br><span class=\"yaml-key\">    DBGEN</span>: <span class=\"yaml-value\">DISABLED</span><br>    <span class=\"yaml-commented-line\"># ------------------------------------------===== SPNIDEN [Optional] =====------------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 2b, Width: 1b, Secure Non-invasive Debug Fixed State</span><br>    <span class=\"yaml-commented-line\"># - DISABLED, (0): Disabled</span><br>    <span class=\"yaml-commented-line\"># - ENABLED, (1): Enabled</span><br>    <span class=\"yaml-commented-line\"># Possible options: <DISABLED, ENABLED></span><br><span class=\"yaml-key\">    SPNIDEN</span>: <span class=\"yaml-value\">DISABLED</span><br>    <span class=\"yaml-commented-line\"># ------------------------------------------===== SPIDEN [Optional] =====-------------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 3b, Width: 1b, Secure Invasive Debug Fixed State</span><br>    <span class=\"yaml-commented-line\"># - DISABLED, (0): Disabled</span><br>    <span class=\"yaml-commented-line\"># - ENABLED, (1): Enabled</span><br>    <span class=\"yaml-commented-line\"># Possible options: <DISABLED, ENABLED></span><br><span class=\"yaml-key\">    SPIDEN</span>: <span class=\"yaml-value\">DISABLED</span><br>    <span class=\"yaml-commented-line\"># -----------------------------------------===== DSP_DBGEN [Optional] =====-----------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 5b, Width: 1b, DSP Debug Fixed State</span><br>    <span class=\"yaml-commented-line\"># - DISABLED, (0): Disabled</span><br>    <span class=\"yaml-commented-line\"># - ENABLED, (1): Enabled</span><br>    <span class=\"yaml-commented-line\"># Possible options: <DISABLED, ENABLED></span><br><span class=\"yaml-key\">    DSP_DBGEN</span>: <span class=\"yaml-value\">DISABLED</span><br>    <span class=\"yaml-commented-line\"># ----------------------------------------===== ISP_CMD_EN [Optional] =====-----------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 6b, Width: 1b, ISP Command Fixed State</span><br>    <span class=\"yaml-commented-line\"># - DISABLED, (0): Disabled</span><br>    <span class=\"yaml-commented-line\"># - ENABLED, (1): Enabled</span><br>    <span class=\"yaml-commented-line\"># Possible options: <DISABLED, ENABLED></span><br><span class=\"yaml-key\">    ISP_CMD_EN</span>: <span class=\"yaml-value\">ENABLED</span> <span style=\"background-color: #FFFF00; border-radius: 5px; padding: 2px\n",
       "6px; margin-left: 5px; font-size: 0.8em;\">Keep enabled debug mailbox command \"Switch to ISP mode\" when the debug access is locked. (Just for better testing\n",
       "purposes. In real application it must be set to fit the final use.)</span><br>    <span class=\"yaml-commented-line\"># -----------------------------------------===== FA_CMD_EN [Optional] =====-----------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 7b, Width: 1b, FA Command Fixed State</span><br>    <span class=\"yaml-commented-line\"># - DISABLED, (0): Disabled</span><br>    <span class=\"yaml-commented-line\"># - ENABLED, (1): Enabled</span><br>    <span class=\"yaml-commented-line\"># Possible options: <DISABLED, ENABLED></span><br><span class=\"yaml-key\">    FA_CMD_EN</span>: <span class=\"yaml-value\">ENABLED</span> <span style=\"background-color: #FFFF00; border-radius: 5px; padding: 2px\n",
       "6px; margin-left: 5px; font-size: 0.8em;\">Keep enabled debug mailbox command \"FA mode\" when the debug access is locked. (Just for better testing purposes. In\n",
       "real application it must be set to fit the final use.)</span><br>    <span class=\"yaml-commented-line\"># -----------------------------------------===== ME_CMD_EN [Optional] =====-----------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 8b, Width: 1b, Flash Mass Erase Command Fixed State</span><br>    <span class=\"yaml-commented-line\"># - DISABLED, (0): Disabled</span><br>    <span class=\"yaml-commented-line\"># - ENABLED, (1): Enabled</span><br>    <span class=\"yaml-commented-line\"># Possible options: <DISABLED, ENABLED></span><br><span class=\"yaml-key\">    ME_CMD_EN</span>: <span class=\"yaml-value\">ENABLED</span> <span style=\"background-color: #FFFF00; border-radius: 5px; padding: 2px\n",
       "6px; margin-left: 5px; font-size: 0.8em;\">Keep enabled debug mailbox command \"Mass erase\" when the debug access is locked. (Just for better testing purposes. In\n",
       "real application it must be set to fit the final use.)</span><br>    <span class=\"yaml-commented-line\"># ----------------------------------------===== CPU1_NIDEN [Optional] =====-----------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 9b, Width: 1b, Second CM33 Non-Invasive Debug Fixed State</span><br>    <span class=\"yaml-commented-line\"># - DISABLED, (0): Disabled</span><br>    <span class=\"yaml-commented-line\"># - ENABLED, (1): Enabled</span><br>    <span class=\"yaml-commented-line\"># Possible options: <DISABLED, ENABLED></span><br><span class=\"yaml-key\">    CPU1_NIDEN</span>: <span class=\"yaml-value\">DISABLED</span><br>    <span class=\"yaml-commented-line\"># ----------------------------------------===== CPU1_DBGEN [Optional] =====-----------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 10b, Width: 1b, Second CM33 Debug Fixed State</span><br>    <span class=\"yaml-commented-line\"># - DISABLED, (0): Disabled</span><br>    <span class=\"yaml-commented-line\"># - ENABLED, (1): Enabled</span><br>    <span class=\"yaml-commented-line\"># Possible options: <DISABLED, ENABLED></span><br><span class=\"yaml-key\">    CPU1_DBGEN</span>: <span class=\"yaml-value\">DISABLED</span></pre></div>\n",
       "        </div>\n",
       "        "
      ],
      "text/plain": [
       "<IPython.core.display.HTML object>"
      ]
     },
     "execution_count": 8,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "# Get difference of template and user YAML configuration of CMPA\n",
    "YamlDiffWidget(\"inputs/cmpa_mcxn9xx_debug_auth.diffc\").html"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 9,
   "id": "6109b9c7",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "pfr get-template -t cfpa -f mcxn946 -o workspace/cfpa_mcxn9xx_debug_auth.yaml --force \n",
      "The PFR cfpa template for mcxn946 has been saved into workspace/cfpa_mcxn9xx_debug_auth.yaml YAML file\n"
     ]
    },
    {
     "data": {
      "text/html": [
       "\n",
       "        \n",
       "        <style>\n",
       "            .yaml-diff { font-family: monospace; background-color: #f0f0f0; padding: 1em; border: 1px solid #c0c0c0; }\n",
       "            .yaml-key { color: #0000CC; font-weight: bold; }\n",
       "            .yaml-value { color: #006600; }\n",
       "            .yaml-commented-line { color: #008800; }\n",
       "            .yaml-list-item { color: #660066; }\n",
       "            .diff-removed { background-color: #ffaaaa; }\n",
       "            .diff-added { background-color: #aaffaa; }\n",
       "            .yaml-comment {\n",
       "                background-color: #FF8C00;\n",
       "                color: #000000;\n",
       "                border-radius: 50%;\n",
       "                padding: 0 0.3em;\n",
       "                margin-left: 0.5em;\n",
       "                font-size: 0.8em;\n",
       "                cursor: help;\n",
       "                font-weight: bold;\n",
       "                text-shadow: 1px 1px 1px rgba(255, 255, 255, 0.7);\n",
       "            }\n",
       "            #toggleButton_43afa212daf28afe3c1a1bda9058eb9f {\n",
       "                background-color: #4CAF50;\n",
       "                border: none;\n",
       "                color: white;\n",
       "                padding: 10px 20px;\n",
       "                text-align: center;\n",
       "                text-decoration: none;\n",
       "                display: inline-block;\n",
       "                font-size: 16px;\n",
       "                margin: 4px 2px;\n",
       "                cursor: pointer;\n",
       "            }\n",
       "        </style>\n",
       "        \n",
       "        \n",
       "        <script>\n",
       "        function toggleView_43afa212daf28afe3c1a1bda9058eb9f() {\n",
       "            var diffView = document.getElementById('diffView_43afa212daf28afe3c1a1bda9058eb9f');\n",
       "            var userConfigView = document.getElementById('userConfigView_43afa212daf28afe3c1a1bda9058eb9f');\n",
       "            var button = document.getElementById('toggleButton_43afa212daf28afe3c1a1bda9058eb9f');\n",
       "\n",
       "            if (diffView.style.display === 'none' && userConfigView.style.display === 'none') {\n",
       "                diffView.style.display = 'block';\n",
       "                userConfigView.style.display = 'none';\n",
       "                button.textContent = 'Show User Config';\n",
       "            } else if (diffView.style.display === 'block') {\n",
       "                diffView.style.display = 'none';\n",
       "                userConfigView.style.display = 'block';\n",
       "                button.textContent = 'Hide';\n",
       "            } else {\n",
       "                diffView.style.display = 'none';\n",
       "                userConfigView.style.display = 'none';\n",
       "                button.textContent = 'Show Diff';\n",
       "            }\n",
       "        }\n",
       "        </script>\n",
       "        \n",
       "        <div class=\"yaml-diff-container\">\n",
       "          <h3>Configuration Differences</h3>\n",
       "          <button onclick=\"toggleView_43afa212daf28afe3c1a1bda9058eb9f()\" id=\"toggleButton_43afa212daf28afe3c1a1bda9058eb9f\">Show Diff</button>\n",
       "          \n",
       "        <a href=\"data:text/plain;base64,# Copyright 2024 NXP
#
# SPDX-License-Identifier: BSD-3-Clause
# =========================================  PFR CFPA configuration template  ==========================================

# ======================================================================================================================
#                                                 == General Options ==
# ======================================================================================================================
# -------------------------------------===== The chip family name [Required] =====--------------------------------------
# Description: NXP chip family identifier.
# Possible options: <lpc5502, lpc5504, lpc5506, lpc5512, lpc5514, lpc5516, lpc5526, lpc5528, lpc5534, lpc5536, lpc55s04,
# lpc55s06, lpc55s14, lpc55s16, lpc55s26, lpc55s28, lpc55s36, lpc55s66, lpc55s69, mcxn235, mcxn236, mcxn546, mcxn547,
# mcxn946, mcxn947, nhs52s04>
family: mcxn946
# -----------------------------------------===== MCU revision [Optional] =====------------------------------------------
# Description: Revision of silicon. The 'latest' name, means most current revision.
# Possible options: <a0, a1, latest>
revision: latest
# ------------------------------------===== Configuration area type [Optional] =====------------------------------------
# Description: PFR / IFR type
# Possible options: <CFPA>
type: CFPA
# ----------------------------------===== Configuration area Settings [Required] =====----------------------------------
settings:
  # --------------------------------------===== CFPA_PAGE_VERSION [Optional] =====--------------------------------------
  # Description: Offset: 0x00000004, Width: 32b; CFPA Page Version.
  CFPA_PAGE_VERSION:
    # -------------------------------------===== CFPA_PAGE_VERSION [Optional] =====-------------------------------------
    # Description: Offset: 0b, Width: 24b, CFPA page version.
    # Boot ROM uses this field to determine the active CFPA page by comparing the values in this field for the two CFPA
    # pages. The page with higher version number is picked as active page if it passes the CMAC authentication. This
    # field is updated by ROM whenever CFPA page is updated.
    # Write '0xFF_FFFF' to auto increment current CFPA page version value (by ROM).
    CFPA_PAGE_VERSION: 0xFF_FFFF
  # -------------------------------------===== DCFG_CC_SOCU_NS_PIN [Optional] =====-------------------------------------
  # Description: Offset: 0x00000024, Width: 32b; Device Configuration Credential Constraints for SoC specific Use
  # Pinned.
  # With TZ-M, the part can be sold by level 1 customers (secure code developer) to level-2 customers who develops non-
  # secure code only.
  #   - In this scenario,  for ease of development, Level 1 customer releases the part to always allow non-secure debug.
  #   - To allow level-2 customers to further seal the part  DCFG_CC_SOCU_NS is used.
  #   - ROM will use this word to further restrict the debug access.
  DCFG_CC_SOCU_NS_PIN:
    # -------------------------------------------===== NIDEN [Optional] =====-------------------------------------------
    # Description: Offset: 0b, Width: 1b, Non-secure Non-invasive Debug Enable
    # - USE_DAP, (0): Use DAP to enable
    # - FIXED_STATE, (1): Fixed state
    # Possible options: <USE_DAP, FIXED_STATE>
    NIDEN: USE_DAP
    # -------------------------------------------===== DBGEN [Optional] =====-------------------------------------------
    # Description: Offset: 1b, Width: 1b, Non-secure Debug Enable
    # - USE_DAP, (0): Use DAP to enable
    # - FIXED_STATE, (1): Fixed state
    # Possible options: <USE_DAP, FIXED_STATE>
    DBGEN: USE_DAP
    # ------------------------------------------===== SPNIDEN [Optional] =====------------------------------------------
    # Description: Offset: 2b, Width: 1b, Secure Non-invasive Debug Enable
    # - USE_DAP, (0): Use DAP to enable
    # - FIXED_STATE, (1): Fixed state
    # Possible options: <USE_DAP, FIXED_STATE>
    SPNIDEN: USE_DAP
    # ------------------------------------------===== SPIDEN [Optional] =====-------------------------------------------
    # Description: Offset: 3b, Width: 1b, Secure Invasive Debug Enable
    # - USE_DAP, (0): Use DAP to enable
    # - FIXED_STATE, (1): Fixed state
    # Possible options: <USE_DAP, FIXED_STATE>
    SPIDEN: USE_DAP
    # -----------------------------------------===== DSP_DBGEN [Optional] =====-----------------------------------------
    # Description: Offset: 5b, Width: 1b, DSP Debug Enable
    # - USE_DAP, (0): Use DAP to enable
    # - FIXED_STATE, (1): Fixed state
    # Possible options: <USE_DAP, FIXED_STATE>
    DSP_DBGEN: USE_DAP
    # ----------------------------------------===== ISP_CMD_EN [Optional] =====-----------------------------------------
    # Description: Offset: 6b, Width: 1b, ISP Boot Command Enable
    # - USE_DAP, (0): Use DAP to enable
    # - FIXED_STATE, (1): Fixed state
    # Possible options: <USE_DAP, FIXED_STATE>
    ISP_CMD_EN: FIXED_STATE
    # -----------------------------------------===== FA_CMD_EN [Optional] =====-----------------------------------------
    # Description: Offset: 7b, Width: 1b, FA Command Enable
    # - USE_DAP, (0): Use DAP to enable
    # - FIXED_STATE, (1): Fixed state
    # Possible options: <USE_DAP, FIXED_STATE>
    FA_CMD_EN: FIXED_STATE
    # -----------------------------------------===== ME_CMD_EN [Optional] =====-----------------------------------------
    # Description: Offset: 8b, Width: 1b, Flash Mass Erase Command Enable
    # - USE_DAP, (0): Use DAP to enable
    # - FIXED_STATE, (1): Fixed state
    # Possible options: <USE_DAP, FIXED_STATE>
    ME_CMD_EN: FIXED_STATE
    # ----------------------------------------===== CPU1_NIDEN [Optional] =====-----------------------------------------
    # Description: Offset: 9b, Width: 1b, Second CM33 Non-invasive Debug Enable
    # - USE_DAP, (0): Use DAP to enable
    # - FIXED_STATE, (1): Fixed state
    # Possible options: <USE_DAP, FIXED_STATE>
    CPU1_NIDEN: USE_DAP
    # ----------------------------------------===== CPU1_DBGEN [Optional] =====-----------------------------------------
    # Description: Offset: 10b, Width: 1b, Second CM33 Debug Enable
    # - USE_DAP, (0): Use DAP to enable
    # - FIXED_STATE, (1): Fixed state
    # Possible options: <USE_DAP, FIXED_STATE>
    CPU1_DBGEN: USE_DAP
    # ----------------------------------------===== UUID_CHECK [Optional] =====-----------------------------------------
    # Description: Offset: 15b, Width: 1b, Enforce UUID match during Debug authentication
    # - DISABLED, (0): Debug certificate can be used with all devices.
    # - ENABLED, (1): Debug certificate per device with matching UUID is needed.
    # Possible options: <DISABLED, ENABLED>
    UUID_CHECK: DISABLED
  # ------------------------------------===== DCFG_CC_SOCU_NS_DFLT [Optional] =====-------------------------------------
  # Description: Offset: 0x00000028, Width: 32b; Device Configuration Credential Constraints for SoC specific Use Debug
  # Filter.
  # With TZ-M, the part can be sold by level 1 customers (secure code developer) to level-2 customers who develops non-
  # secure code only.
  #   - In this scenario,  or easy of development, Level-I customer releases the part to always allow non-secure debug.
  #   - To allow level-2 customers to further seal the part  DCFG_CC_SOCU_NS is used.
  #   - ROM will use this word to further restrict the debug access.
  DCFG_CC_SOCU_NS_DFLT:
    # -------------------------------------------===== NIDEN [Optional] =====-------------------------------------------
    # Description: Offset: 0b, Width: 1b, Non-secure Non-invasive Debug Fixed State
    # - DISABLED, (0): Disabled
    # - ENABLED, (1): Enabled
    # Possible options: <DISABLED, ENABLED>
    NIDEN: DISABLED
    # -------------------------------------------===== DBGEN [Optional] =====-------------------------------------------
    # Description: Offset: 1b, Width: 1b, Non-secure Debug Fixed State
    # - DISABLED, (0): Disabled
    # - ENABLED, (1): Enabled
    # Possible options: <DISABLED, ENABLED>
    DBGEN: DISABLED
    # ------------------------------------------===== SPNIDEN [Optional] =====------------------------------------------
    # Description: Offset: 2b, Width: 1b, Secure Non-invasive Debug Fixed State
    # - DISABLED, (0): Disabled
    # - ENABLED, (1): Enabled
    # Possible options: <DISABLED, ENABLED>
    SPNIDEN: DISABLED
    # ------------------------------------------===== SPIDEN [Optional] =====-------------------------------------------
    # Description: Offset: 3b, Width: 1b, Secure Invasive Debug Fixed State
    # - DISABLED, (0): Disabled
    # - ENABLED, (1): Enabled
    # Possible options: <DISABLED, ENABLED>
    SPIDEN: DISABLED
    # -----------------------------------------===== DSP_DBGEN [Optional] =====-----------------------------------------
    # Description: Offset: 5b, Width: 1b, DSP Debug Fixed State
    # - DISABLED, (0): Disabled
    # - ENABLED, (1): Enabled
    # Possible options: <DISABLED, ENABLED>
    DSP_DBGEN: DISABLED
    # ----------------------------------------===== ISP_CMD_EN [Optional] =====-----------------------------------------
    # Description: Offset: 6b, Width: 1b, ISP Boot Command Fixed State
    # - DISABLED, (0): Disabled
    # - ENABLED, (1): Enabled
    # Possible options: <DISABLED, ENABLED>
    ISP_CMD_EN: ENABLED
    # -----------------------------------------===== FA_CMD_EN [Optional] =====-----------------------------------------
    # Description: Offset: 7b, Width: 1b, FA Command Fixed State
    # - DISABLED, (0): Disabled
    # - ENABLED, (1): Enabled
    # Possible options: <DISABLED, ENABLED>
    FA_CMD_EN: ENABLED
    # -----------------------------------------===== ME_CMD_EN [Optional] =====-----------------------------------------
    # Description: Offset: 8b, Width: 1b, Flash Mass Erase Command Fixed State
    # - DISABLED, (0): Disabled
    # - ENABLED, (1): Enabled
    # Possible options: <DISABLED, ENABLED>
    ME_CMD_EN: ENABLED
    # ----------------------------------------===== CPU1_NIDEN [Optional] =====-----------------------------------------
    # Description: Offset: 9b, Width: 1b, Second CM33 Non-invasive Debug Fixed State
    # - DISABLED, (0): Disabled
    # - ENABLED, (1): Enabled
    # Possible options: <DISABLED, ENABLED>
    CPU1_NIDEN: DISABLED
    # ----------------------------------------===== CPU1_DBGEN [Optional] =====-----------------------------------------
    # Description: Offset: 10b, Width: 1b, Second CM33 Debug Fixed State
    # - DISABLED, (0): Disabled
    # - ENABLED, (1): Enabled
    # Possible options: <DISABLED, ENABLED>
    CPU1_DBGEN: DISABLED
\" download=\"user_config.yaml\">\n",
       "            <button style=\"background-color: #4CAF50; border: none; color: white; padding: 10px 20px; text-align: center; text-decoration: none; display: inline-block; font-size: 16px; margin: 4px 2px; cursor: pointer;\">\n",
       "                Download Config\n",
       "            </button>\n",
       "        </a>\n",
       "        \n",
       "          <div id=\"diffView_43afa212daf28afe3c1a1bda9058eb9f\" class=\"yaml-diff\" style=\"display:none;\"><pre class=\"yaml-diff\"><span class=\"yaml-commented-line\"># =========================================  PFR CFPA configuration template  ==========================================</span><br><br><span class=\"yaml-commented-line\"># ======================================================================================================================</span><br><span class=\"yaml-commented-line\">#                                                 == General Options ==                                                 </span><br><span class=\"yaml-commented-line\"># ======================================================================================================================</span><br><span class=\"yaml-commented-line\"># -------------------------------------===== The chip family name [Required] =====--------------------------------------</span><br><span class=\"yaml-commented-line\"># Description: NXP chip family identifier.</span><br><span class=\"yaml-commented-line\"># Possible options: <lpc5502, lpc5504, lpc5506, lpc5512, lpc5514, lpc5516, lpc5526, lpc5528, lpc5534, lpc5536, lpc55s04,</span><br><span class=\"yaml-commented-line\"># lpc55s06, lpc55s14, lpc55s16, lpc55s26, lpc55s28, lpc55s36, lpc55s66, lpc55s69, mcxn235, mcxn236, mcxn546, mcxn547,</span><br><span class=\"yaml-commented-line\"># mcxn946, mcxn947, nhs52s04></span><br><span class=\"yaml-key\">family</span>: <span class=\"yaml-value\">mcxn946</span><br><span class=\"yaml-commented-line\"># -----------------------------------------===== MCU revision [Optional] =====------------------------------------------</span><br><span class=\"yaml-commented-line\"># Description: Revision of silicon. The 'latest' name, means most current revision.</span><br><span class=\"yaml-commented-line\"># Possible options: <a0, a1, latest></span><br><span class=\"yaml-key\">revision</span>: <span class=\"yaml-value\">latest</span><br><span class=\"yaml-commented-line\"># ------------------------------------===== Configuration area type [Optional] =====------------------------------------</span><br><span class=\"yaml-commented-line\"># Description: PFR / IFR type</span><br><span class=\"yaml-commented-line\"># Possible options: <CFPA, cfpa></span><br><span class=\"yaml-key\">type</span>: <span class=\"yaml-value\">CFPA</span><br><span class=\"yaml-commented-line\"># ----------------------------------===== Configuration area Settings [Required] =====----------------------------------</span><br><span class=\"yaml-key\">settings</span>: <span style=\"background-color: #FFFF00; border-radius: 5px; padding: 2px 6px; margin-left: 5px; font-size: 0.8em;\">We\n",
       "kept in configuration just settings that are changed compare to defaults, all other are erased because the PFR tool keep them on defaults values.</span><br>  <span class=\"yaml-commented-line\"># -------------------------------------------===== HEADER [Optional] =====--------------------------------------------</span><br>  <span class=\"yaml-commented-line\"># Description: Offset: 0x00000000, Width: 32b; CFPA Header</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">  HEADER</span>:</span><br>    <span class=\"yaml-commented-line\"># ---------------------------------------===== CFPA_LC_STATE [Optional] =====---------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 0b, Width: 8b, Life cycle state.</span><br><span class=\"diff-removed\"></span><br>    <span class=\"yaml-commented-line\"># This field can be used to advance life cycle state to 0x7, 0xF or 0xCF during development (OTP_LC_STATE = 0x3) for</span><br>    <span class=\"yaml-commented-line\"># testing deployed states without programming OTP fuse.</span><br><span class=\"diff-removed\"></span><br>    <span class=\"yaml-commented-line\"># When CFPA is used to advance LC state, then application code should implement hooks, to revert CFPA_LC_STATE field</span><br>    <span class=\"yaml-commented-line\"># to 0x3 to bring the device back to OEM_DEVELOP state (0x03).  One such example is a GPIO interrupt handler invoked</span><br>    <span class=\"yaml-commented-line\"># on a button press which modified the CFPA_LC_STATE to 0x3.</span><br><span class=\"diff-removed\"></span><br><span class=\"diff-removed\"></span><br>    <span class=\"yaml-commented-line\"># Below are the allowed values for this field. Use of other values may lead to bricked state.</span><br>    <span class=\"yaml-commented-line\"># - USE_LC_STATE_OTP, (0): Use LC state from OTP.</span><br>    <span class=\"yaml-commented-line\"># - DEVELOP, (3): Develop  state</span><br>    <span class=\"yaml-commented-line\"># - DEVELOP2, (7): Develop 2  state</span><br>    <span class=\"yaml-commented-line\"># - IN_FIELD, (15): In-field state</span><br>    <span class=\"yaml-commented-line\"># - IN_FIELD_LOCKED, (207): In-field locked state</span><br>    <span class=\"yaml-commented-line\"># Possible options: <USE_LC_STATE_OTP, DEVELOP, DEVELOP2, IN_FIELD, IN_FIELD_LOCKED></span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    CFPA_LC_STATE</span>: <span class=\"yaml-value\">USE_LC_STATE_OTP</span></span><br>    <span class=\"yaml-commented-line\"># ----------------------------------------===== CFPA_HEADER [Optional] =====----------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 16b, Width: 16b, CFPA Header marker should be set to 0x9635.</span><br>    <span class=\"yaml-commented-line\"># After this header is set, all non-zero values will take effect; leaving  all values set to 0xff will cause</span><br>    <span class=\"yaml-commented-line\"># undefined behavior.</span><br>    <span class=\"yaml-commented-line\"># It is recommended to set all values to 0x00 before setting the CFPA header.</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    CFPA_HEADER</span>: <span class=\"yaml-value\">38453</span></span><br>  <span class=\"yaml-commented-line\"># --------------------------------------===== CFPA_PAGE_VERSION [Optional] =====--------------------------------------</span><br>  <span class=\"yaml-commented-line\"># Description: Offset: 0x00000004, Width: 32b; CFPA Page Version.</span><br><span class=\"yaml-key\">  CFPA_PAGE_VERSION</span>: <span style=\"background-color: #FFFF00; border-radius: 5px; padding: 2px 6px; margin-left: 5px; font-size:\n",
       "0.8em;\">Updated CFPA version to new one, must be increased with each write to protect against downgrading of settings.</span><br>    <span class=\"yaml-commented-line\"># -------------------------------------===== CFPA_PAGE_VERSION [Optional] =====-------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 0b, Width: 24b, CFPA page version.</span><br>    <span class=\"yaml-commented-line\"># Boot ROM uses this field to determine the active CFPA page by comparing the values in this field for the two CFPA</span><br>    <span class=\"yaml-commented-line\"># pages. The page with higher version number is picked as active page if it passes the CMAC authentication. This</span><br>    <span class=\"yaml-commented-line\"># field is updated by ROM whenever CFPA page is updated.</span><br>    <span class=\"yaml-commented-line\"># Write '0xFF_FFFF' to auto increment current CFPA page version value (by ROM).</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    CFPA_PAGE_VERSION</span>: <span class=\"yaml-value\">0</span> <span style=\"background-color: #FFFF00; border-radius: 5px; padding: 2px\n",
       "6px; margin-left: 5px; font-size: 0.8em;\">Updated CFPA version to new one, must be increased with each write to protect against downgrading of settings.</span></span><br><span class=\"diff-added\"><span class=\"yaml-key\">    CFPA_PAGE_VERSION</span>: <span class=\"yaml-value\">0xFF_FFFF</span></span><br>    <span class=\"yaml-commented-line\"># ------------------------------------------===== IMG_UPD [Optional] =====------------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 24b, Width: 2b, Image updated.</span><br>    <span class=\"yaml-commented-line\"># Note: CMAC boot is only supported for internal flash. If using a FlexSPI flash XIP image, then this field should</span><br>    <span class=\"yaml-commented-line\"># always be left as zero.</span><br>    <span class=\"yaml-commented-line\"># - NOTHING_CHANGED, (0): No action</span><br>    <span class=\"yaml-commented-line\"># - IMAGE0_CMAC_UPDATE, (1): Update image 0 CMAC</span><br>    <span class=\"yaml-commented-line\"># - IMAGE1_CMAC_UPDATE, (2): Update image 1 CMAC</span><br>    <span class=\"yaml-commented-line\"># - SBL_IMG_CMAC_UPDATE, (3): Update SBL Image CMAC (image in IFR0 0x0100_8000). Value written in IMG0_CMAC field.</span><br>    <span class=\"yaml-commented-line\"># Possible options: <NOTHING_CHANGED, IMAGE0_CMAC_UPDATE, IMAGE1_CMAC_UPDATE, SBL_IMG_CMAC_UPDATE></span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    IMG_UPD</span>: <span class=\"yaml-value\">NOTHING_CHANGED</span></span><br>    <span class=\"yaml-commented-line\"># -----------------------------------------===== CMPA_UPD [Optional] =====------------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 27b, Width: 3b, CMPA page updated through ROM API. Thus compute CMAC on sub-sequent boot.</span><br>    <span class=\"yaml-commented-line\"># This field is checked only in Develop (0x3)  LC state.</span><br>    <span class=\"yaml-commented-line\"># All other combinations update CMAC field in CMPA page.</span><br>    <span class=\"yaml-commented-line\"># - NO_ACTION, (0): No action</span><br>    <span class=\"yaml-commented-line\"># - UPDATE_IN_CMPA, (2): Update CMAC field in CMPA page.</span><br>    <span class=\"yaml-commented-line\"># - TO_OEM_SECURE, (3): Update CMAC field in CMPA page and OTP. Advance OTP_LC_STATE to Develop2 (0x7)</span><br>    <span class=\"yaml-commented-line\"># - TO_OEM_CLOSED, (5): Update CMAC field in CMPA page and OTP. Advance OTP_LC_STATE to In-Field (0xF).</span><br>    <span class=\"yaml-commented-line\"># - TO_OEM_LOCKED, (6): Update CMAC field in CMPA page and OTP. Advance OTP_LC_STATE to In-Field Locked (0xCF).</span><br>    <span class=\"yaml-commented-line\"># Possible options: <NO_ACTION, UPDATE_IN_CMPA, TO_OEM_SECURE, TO_OEM_CLOSED, TO_OEM_LOCKED></span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    CMPA_UPD</span>: <span class=\"yaml-value\">NO_ACTION</span></span><br>    <span class=\"yaml-commented-line\"># -----------------------------------------===== DICE_UPD [Optional] =====------------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 31b, Width: 1b, Update DICE certificate during next boot.</span><br>    <span class=\"yaml-commented-line\"># - NO_ACTION, (0): No action</span><br>    <span class=\"yaml-commented-line\"># - GENERATE_CERTIFICATE, (1): Generate certificate.</span><br>    <span class=\"yaml-commented-line\"># Possible options: <NO_ACTION, GENERATE_CERTIFICATE></span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    DICE_UPD</span>: <span class=\"yaml-value\">NO_ACTION</span></span><br>  <span class=\"yaml-commented-line\"># --------------------------------------===== Secure_FW_Version [Optional] =====--------------------------------------</span><br>  <span class=\"yaml-commented-line\"># Description: Offset: 0x00000008, Width: 32b; Secure Firmware version.</span><br>  <span class=\"yaml-commented-line\"># This monotonic counter field tracks the firmware version of secure partition.</span><br>  <span class=\"yaml-commented-line\"># ROM uses this field to enforce anti-rollback checking during secure boot and secure update (SB3 header).</span><br>  <span class=\"yaml-commented-line\"># For image authentication pass during secure boot the FW version in image manifest must be equal or greater than this</span><br>  <span class=\"yaml-commented-line\"># value.</span><br>  <span class=\"yaml-commented-line\"># During secure update and recovery boot the version number in SB3 header Must be equal or greater than the value in</span><br>  <span class=\"yaml-commented-line\"># this field.</span><br>  <span class=\"yaml-commented-line\"># Apart from SB3 header check, user can enforce anti-rollback check during SB3 processing by using</span><br>  <span class=\"yaml-commented-line\"># 'kSB3_COMMAND_fwVersionCheck' SB command with 'kNBOOT_CNT_secure' counter ID parameter, in SB3 file.</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">  Secure_FW_Version</span>: <span class=\"yaml-value\">'0x00000000'</span></span><br>  <span class=\"yaml-commented-line\"># ----------------------------------------===== NS_FW_Version [Optional] =====----------------------------------------</span><br>  <span class=\"yaml-commented-line\"># Description: Offset: 0x0000000C, Width: 32b; Non-Secure Firmware version.</span><br>  <span class=\"yaml-commented-line\"># This monotonic counter field can be used to track the firmware version of non-secure partition. An anti-rollback</span><br>  <span class=\"yaml-commented-line\"># check can be enforced during update by using this field and 'kSB3_COMMAND_fwVersionCheck' SB command with</span><br>  <span class=\"yaml-commented-line\"># 'kNBOOT_CNT_nonsecure' counter ID parameter, in SB3 file.</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">  NS_FW_Version</span>: <span class=\"yaml-value\">'0x00000000'</span></span><br>  <span class=\"yaml-commented-line\"># ----------------------------------------===== SECBOOT_FLAGS [Optional] =====----------------------------------------</span><br>  <span class=\"yaml-commented-line\"># Description: Offset: 0x00000014, Width: 32b; Secure BOOT Flags.</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">  SECBOOT_FLAGS</span>:</span><br>    <span class=\"yaml-commented-line\"># -----------------------------------------===== RoTK0_EN [Optional] =====------------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 0b, Width: 2b, Root of Trust Key 0 Enable. Determines if ROTK0 can be used during secure</span><br>    <span class=\"yaml-commented-line\"># boot.</span><br>    <span class=\"yaml-commented-line\"># - ENABLED_0, (0): Enabled</span><br>    <span class=\"yaml-commented-line\"># - ENABLED_1, (1): Enabled</span><br>    <span class=\"yaml-commented-line\"># - KEY_REVOKED_2, (2): Key Revoked</span><br>    <span class=\"yaml-commented-line\"># - KEY_REVOKED_3, (3): Key Revoked</span><br>    <span class=\"yaml-commented-line\"># Possible options: <ENABLED_0, ENABLED_1, KEY_REVOKED_2, KEY_REVOKED_3></span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    RoTK0_EN</span>: <span class=\"yaml-value\">ENABLED_0</span></span><br>    <span class=\"yaml-commented-line\"># -----------------------------------------===== RoTK1_EN [Optional] =====------------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 2b, Width: 2b, Root of Trust Key 1 Enable. Determines if ROTK1 can be used during secure</span><br>    <span class=\"yaml-commented-line\"># boot.</span><br>    <span class=\"yaml-commented-line\"># - ENABLED_0, (0): Enabled</span><br>    <span class=\"yaml-commented-line\"># - ENABLED_1, (1): Enabled</span><br>    <span class=\"yaml-commented-line\"># - KEY_REVOKED_2, (2): Key Revoked</span><br>    <span class=\"yaml-commented-line\"># - KEY_REVOKED_3, (3): Key Revoked</span><br>    <span class=\"yaml-commented-line\"># Possible options: <ENABLED_0, ENABLED_1, KEY_REVOKED_2, KEY_REVOKED_3></span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    RoTK1_EN</span>: <span class=\"yaml-value\">ENABLED_0</span></span><br>    <span class=\"yaml-commented-line\"># -----------------------------------------===== RoTK2_EN [Optional] =====------------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 4b, Width: 2b, Root of Trust Key 2 Enable. Determines if ROTK2 can be used during secure</span><br>    <span class=\"yaml-commented-line\"># boot.</span><br>    <span class=\"yaml-commented-line\"># - ENABLED_0, (0): Enabled</span><br>    <span class=\"yaml-commented-line\"># - ENABLED_1, (1): Enabled</span><br>    <span class=\"yaml-commented-line\"># - KEY_REVOKED_2, (2): Key Revoked</span><br>    <span class=\"yaml-commented-line\"># - KEY_REVOKED_3, (3): Key Revoked</span><br>    <span class=\"yaml-commented-line\"># Possible options: <ENABLED_0, ENABLED_1, KEY_REVOKED_2, KEY_REVOKED_3></span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    RoTK2_EN</span>: <span class=\"yaml-value\">ENABLED_0</span></span><br>    <span class=\"yaml-commented-line\"># -----------------------------------------===== RoTK3_EN [Optional] =====------------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 6b, Width: 2b, Root of Trust Key 3 Enable. Determines if ROTK3 can be used during secure</span><br>    <span class=\"yaml-commented-line\"># boot.</span><br>    <span class=\"yaml-commented-line\"># - ENABLED_0, (0): Enabled</span><br>    <span class=\"yaml-commented-line\"># - ENABLED_1, (1): Enabled</span><br>    <span class=\"yaml-commented-line\"># - KEY_REVOKED_2, (2): Key Revoked</span><br>    <span class=\"yaml-commented-line\"># - KEY_REVOKED_3, (3): Key Revoked</span><br>    <span class=\"yaml-commented-line\"># Possible options: <ENABLED_0, ENABLED_1, KEY_REVOKED_2, KEY_REVOKED_3></span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    RoTK3_EN</span>: <span class=\"yaml-value\">ENABLED_0</span></span><br>    <span class=\"yaml-commented-line\"># -----------------------------------===== OEM_RETURN_ERASE_DONE [Optional] =====-----------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 28b, Width: 4b, OEM assets erase done flag.</span><br>    <span class=\"yaml-commented-line\"># ROM sets this field to 0xA after erasing the user flash and OEM assets. This operation is done on first boot after</span><br>    <span class=\"yaml-commented-line\"># OTP_LC_STATE is advanced to 0x1F or higher states.</span><br>    <span class=\"yaml-commented-line\"># On every boot ROM checks if LC_STATE is greater or equal to 0x1F and this field is empty in active CFPA page, then</span><br>    <span class=\"yaml-commented-line\"># it erases OEM assets and updates this field in CFPA before freezing CFPA pages and enabling debug access. If the</span><br>    <span class=\"yaml-commented-line\"># field is already set  to 0xA then it proceeds without erasing user flash area.</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    OEM_RETURN_ERASE_DONE</span>: <span class=\"yaml-value\">0</span></span><br>  <span class=\"yaml-commented-line\"># --------------------------------------===== IMAGE_KEY_REVOKE [Optional] =====---------------------------------------</span><br>  <span class=\"yaml-commented-line\"># Description: Offset: 0x00000018, Width: 32b; Image Key Revoke</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">  IMAGE_KEY_REVOKE</span>:</span><br>    <span class=\"yaml-commented-line\"># ----------------------------------===== IMAGE_KEY_REVOCATION_ID [Optional] =====----------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 0b, Width: 24b, Image signing key revocation counter.</span><br>    <span class=\"yaml-commented-line\"># This monotonic counter field is used by boot ROM to enforce image signing key (ISK) certificate revocation policy.</span><br>    <span class=\"yaml-commented-line\"># Boot ROM accepts an ISK certificate as valid only if the 'constraint' field in ISK certificate is the same or</span><br>    <span class=\"yaml-commented-line\"># greater than the ISK revocation counter.</span><br>    <span class=\"yaml-commented-line\"># The 32-bit ISK revocation counter is formed using 8 bits of IMAGE_KEY_REVOKE[7:0] field in OTP as MSB bits and</span><br>    <span class=\"yaml-commented-line\"># lower 24 bits from this field.</span><br>    <span class=\"yaml-commented-line\"># ISK certificate validation is done as part of boot, FW update (SB3) and recovery (SB3) image authentication.</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    IMAGE_KEY_REVOCATION_ID</span>: <span class=\"yaml-value\">0</span></span><br>  <span class=\"yaml-commented-line\"># ---------------------------------------===== LP_VECTOR_ADDR [Optional] =====----------------------------------------</span><br>  <span class=\"yaml-commented-line\"># Description: Offset: 0x0000001C, Width: 32b; Vector address when waking from power-down and deep power down states</span><br>  <span class=\"yaml-commented-line\"># when CMPA.LP_SEC_BOOT is set to 2b'10.</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">  LP_VECTOR_ADDR</span>: <span class=\"yaml-value\">'0x00000000'</span></span><br>  <span class=\"yaml-commented-line\"># ----------------------------------------===== DBG_REVOKE_VU [Optional] =====----------------------------------------</span><br>  <span class=\"yaml-commented-line\"># Description: Offset: 0x00000020, Width: 32b; Debug Revoke Vendor Usage.</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">  DBG_REVOKE_VU</span>:</span><br>    <span class=\"yaml-commented-line\"># -------------------------------------------===== FIELD [Optional] =====-------------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 0b, Width: 16b, Debug certificate revocation counter.</span><br>    <span class=\"yaml-commented-line\"># This monotonic counter field is used for revoking debug certificates.</span><br>    <span class=\"yaml-commented-line\"># As part of debug authentication, CC_VU field in debug certificate/credential is checked against DCFG_VENDOR_USAGE</span><br>    <span class=\"yaml-commented-line\"># value.</span><br>    <span class=\"yaml-commented-line\"># The 32-bit DCFG_VENDOR_USAGE is formed using upper 16 bit of CMPA.VENDOR_USAGE and lower 16 bits of this field.</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    FIELD</span>: <span class=\"yaml-value\">0</span></span><br>  <span class=\"yaml-commented-line\"># -------------------------------------===== DCFG_CC_SOCU_NS_PIN [Optional] =====-------------------------------------</span><br>  <span class=\"yaml-commented-line\"># Description: Offset: 0x00000024, Width: 32b; Device Configuration Credential Constraints for SoC specific Use</span><br>  <span class=\"yaml-commented-line\"># Pinned.</span><br>  <span class=\"yaml-commented-line\"># With TZ-M, the part can be sold by level 1 customers (secure code developer) to level-2 customers who develops non-</span><br>  <span class=\"yaml-commented-line\"># secure code only.</span><br>  <span class=\"yaml-commented-line\">#   - In this scenario,  for ease of development, Level 1 customer releases the part to always allow non-secure debug.</span><br>  <span class=\"yaml-commented-line\">#   - To allow level-2 customers to further seal the part  DCFG_CC_SOCU_NS is used.</span><br>  <span class=\"yaml-commented-line\">#   - ROM will use this word to further restrict the debug access.</span><br><span class=\"yaml-key\">  DCFG_CC_SOCU_NS_PIN</span>:<br>    <span class=\"yaml-commented-line\"># -------------------------------------------===== NIDEN [Optional] =====-------------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 0b, Width: 1b, Non-secure Non-invasive Debug Enable</span><br>    <span class=\"yaml-commented-line\"># - USE_DAP, (0): Use DAP to enable</span><br>    <span class=\"yaml-commented-line\"># - FIXED_STATE, (1): Fixed state</span><br>    <span class=\"yaml-commented-line\"># Possible options: <USE_DAP, FIXED_STATE></span><br><span class=\"yaml-key\">    NIDEN</span>: <span class=\"yaml-value\">USE_DAP</span><br>    <span class=\"yaml-commented-line\"># -------------------------------------------===== DBGEN [Optional] =====-------------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 1b, Width: 1b, Non-secure Debug Enable</span><br>    <span class=\"yaml-commented-line\"># - USE_DAP, (0): Use DAP to enable</span><br>    <span class=\"yaml-commented-line\"># - FIXED_STATE, (1): Fixed state</span><br>    <span class=\"yaml-commented-line\"># Possible options: <USE_DAP, FIXED_STATE></span><br><span class=\"yaml-key\">    DBGEN</span>: <span class=\"yaml-value\">USE_DAP</span><br>    <span class=\"yaml-commented-line\"># ------------------------------------------===== SPNIDEN [Optional] =====------------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 2b, Width: 1b, Secure Non-invasive Debug Enable</span><br>    <span class=\"yaml-commented-line\"># - USE_DAP, (0): Use DAP to enable</span><br>    <span class=\"yaml-commented-line\"># - FIXED_STATE, (1): Fixed state</span><br>    <span class=\"yaml-commented-line\"># Possible options: <USE_DAP, FIXED_STATE></span><br><span class=\"yaml-key\">    SPNIDEN</span>: <span class=\"yaml-value\">USE_DAP</span><br>    <span class=\"yaml-commented-line\"># ------------------------------------------===== SPIDEN [Optional] =====-------------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 3b, Width: 1b, Secure Invasive Debug Enable</span><br>    <span class=\"yaml-commented-line\"># - USE_DAP, (0): Use DAP to enable</span><br>    <span class=\"yaml-commented-line\"># - FIXED_STATE, (1): Fixed state</span><br>    <span class=\"yaml-commented-line\"># Possible options: <USE_DAP, FIXED_STATE></span><br><span class=\"yaml-key\">    SPIDEN</span>: <span class=\"yaml-value\">USE_DAP</span><br>    <span class=\"yaml-commented-line\"># -----------------------------------------===== DSP_DBGEN [Optional] =====-----------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 5b, Width: 1b, DSP Debug Enable</span><br>    <span class=\"yaml-commented-line\"># - USE_DAP, (0): Use DAP to enable</span><br>    <span class=\"yaml-commented-line\"># - FIXED_STATE, (1): Fixed state</span><br>    <span class=\"yaml-commented-line\"># Possible options: <USE_DAP, FIXED_STATE></span><br><span class=\"yaml-key\">    DSP_DBGEN</span>: <span class=\"yaml-value\">USE_DAP</span><br>    <span class=\"yaml-commented-line\"># ----------------------------------------===== ISP_CMD_EN [Optional] =====-----------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 6b, Width: 1b, ISP Boot Command Enable</span><br>    <span class=\"yaml-commented-line\"># - USE_DAP, (0): Use DAP to enable</span><br>    <span class=\"yaml-commented-line\"># - FIXED_STATE, (1): Fixed state</span><br>    <span class=\"yaml-commented-line\"># Possible options: <USE_DAP, FIXED_STATE></span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    ISP_CMD_EN</span>: <span class=\"yaml-value\">USE_DAP</span> <span style=\"background-color: #FFFF00; border-radius: 5px; padding: 2px\n",
       "6px; margin-left: 5px; font-size: 0.8em;\">Keep enabled debug mailbox command \"Switch to ISP mode\" when the debug access is locked. (Just for better testing\n",
       "purposes. In real application it must be set to fit the final use.)</span></span><br><span class=\"diff-added\"><span class=\"yaml-key\">    ISP_CMD_EN</span>: <span class=\"yaml-value\">FIXED_STATE</span></span><br>    <span class=\"yaml-commented-line\"># -----------------------------------------===== FA_CMD_EN [Optional] =====-----------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 7b, Width: 1b, FA Command Enable</span><br>    <span class=\"yaml-commented-line\"># - USE_DAP, (0): Use DAP to enable</span><br>    <span class=\"yaml-commented-line\"># - FIXED_STATE, (1): Fixed state</span><br>    <span class=\"yaml-commented-line\"># Possible options: <USE_DAP, FIXED_STATE></span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    FA_CMD_EN</span>: <span class=\"yaml-value\">USE_DAP</span> <span style=\"background-color: #FFFF00; border-radius: 5px; padding: 2px\n",
       "6px; margin-left: 5px; font-size: 0.8em;\">Keep enabled debug mailbox command \"FA mode\" when the debug access is locked. (Just for better testing purposes. In\n",
       "real application it must be set to fit the final use.)</span></span><br><span class=\"diff-added\"><span class=\"yaml-key\">    FA_CMD_EN</span>: <span class=\"yaml-value\">FIXED_STATE</span></span><br>    <span class=\"yaml-commented-line\"># -----------------------------------------===== ME_CMD_EN [Optional] =====-----------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 8b, Width: 1b, Flash Mass Erase Command Enable</span><br>    <span class=\"yaml-commented-line\"># - USE_DAP, (0): Use DAP to enable</span><br>    <span class=\"yaml-commented-line\"># - FIXED_STATE, (1): Fixed state</span><br>    <span class=\"yaml-commented-line\"># Possible options: <USE_DAP, FIXED_STATE></span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    ME_CMD_EN</span>: <span class=\"yaml-value\">USE_DAP</span> <span style=\"background-color: #FFFF00; border-radius: 5px; padding: 2px\n",
       "6px; margin-left: 5px; font-size: 0.8em;\">Keep enabled debug mailbox command \"Mass erase\" when the debug access is locked. (Just for better testing purposes. In\n",
       "real application it must be set to fit the final use.)</span></span><br><span class=\"diff-added\"><span class=\"yaml-key\">    ME_CMD_EN</span>: <span class=\"yaml-value\">FIXED_STATE</span></span><br>    <span class=\"yaml-commented-line\"># ----------------------------------------===== CPU1_NIDEN [Optional] =====-----------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 9b, Width: 1b, Second CM33 Non-invasive Debug Enable</span><br>    <span class=\"yaml-commented-line\"># - USE_DAP, (0): Use DAP to enable</span><br>    <span class=\"yaml-commented-line\"># - FIXED_STATE, (1): Fixed state</span><br>    <span class=\"yaml-commented-line\"># Possible options: <USE_DAP, FIXED_STATE></span><br><span class=\"yaml-key\">    CPU1_NIDEN</span>: <span class=\"yaml-value\">USE_DAP</span><br>    <span class=\"yaml-commented-line\"># ----------------------------------------===== CPU1_DBGEN [Optional] =====-----------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 10b, Width: 1b, Second CM33 Debug Enable</span><br>    <span class=\"yaml-commented-line\"># - USE_DAP, (0): Use DAP to enable</span><br>    <span class=\"yaml-commented-line\"># - FIXED_STATE, (1): Fixed state</span><br>    <span class=\"yaml-commented-line\"># Possible options: <USE_DAP, FIXED_STATE></span><br><span class=\"yaml-key\">    CPU1_DBGEN</span>: <span class=\"yaml-value\">USE_DAP</span><br>    <span class=\"yaml-commented-line\"># ----------------------------------------===== UUID_CHECK [Optional] =====-----------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 15b, Width: 1b, Enforce UUID match during Debug authentication</span><br>    <span class=\"yaml-commented-line\"># - DISABLED, (0): Debug certificate can be used with all devices.</span><br>    <span class=\"yaml-commented-line\"># - ENABLED, (1): Debug certificate per device with matching UUID is needed.</span><br>    <span class=\"yaml-commented-line\"># Possible options: <DISABLED, ENABLED></span><br><span class=\"yaml-key\">    UUID_CHECK</span>: <span class=\"yaml-value\">DISABLED</span><br>  <span class=\"yaml-commented-line\"># ------------------------------------===== DCFG_CC_SOCU_NS_DFLT [Optional] =====-------------------------------------</span><br>  <span class=\"yaml-commented-line\"># Description: Offset: 0x00000028, Width: 32b; Device Configuration Credential Constraints for SoC specific Use Debug</span><br>  <span class=\"yaml-commented-line\"># Filter.</span><br>  <span class=\"yaml-commented-line\"># With TZ-M, the part can be sold by level 1 customers (secure code developer) to level-2 customers who develops non-</span><br>  <span class=\"yaml-commented-line\"># secure code only.</span><br>  <span class=\"yaml-commented-line\">#   - In this scenario,  or easy of development, Level-I customer releases the part to always allow non-secure debug.</span><br>  <span class=\"yaml-commented-line\">#   - To allow level-2 customers to further seal the part  DCFG_CC_SOCU_NS is used.</span><br>  <span class=\"yaml-commented-line\">#   - ROM will use this word to further restrict the debug access.</span><br><span class=\"yaml-key\">  DCFG_CC_SOCU_NS_DFLT</span>:<br>    <span class=\"yaml-commented-line\"># -------------------------------------------===== NIDEN [Optional] =====-------------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 0b, Width: 1b, Non-secure Non-invasive Debug Fixed State</span><br>    <span class=\"yaml-commented-line\"># - DISABLED, (0): Disabled</span><br>    <span class=\"yaml-commented-line\"># - ENABLED, (1): Enabled</span><br>    <span class=\"yaml-commented-line\"># Possible options: <DISABLED, ENABLED></span><br><span class=\"yaml-key\">    NIDEN</span>: <span class=\"yaml-value\">DISABLED</span><br>    <span class=\"yaml-commented-line\"># -------------------------------------------===== DBGEN [Optional] =====-------------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 1b, Width: 1b, Non-secure Debug Fixed State</span><br>    <span class=\"yaml-commented-line\"># - DISABLED, (0): Disabled</span><br>    <span class=\"yaml-commented-line\"># - ENABLED, (1): Enabled</span><br>    <span class=\"yaml-commented-line\"># Possible options: <DISABLED, ENABLED></span><br><span class=\"yaml-key\">    DBGEN</span>: <span class=\"yaml-value\">DISABLED</span><br>    <span class=\"yaml-commented-line\"># ------------------------------------------===== SPNIDEN [Optional] =====------------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 2b, Width: 1b, Secure Non-invasive Debug Fixed State</span><br>    <span class=\"yaml-commented-line\"># - DISABLED, (0): Disabled</span><br>    <span class=\"yaml-commented-line\"># - ENABLED, (1): Enabled</span><br>    <span class=\"yaml-commented-line\"># Possible options: <DISABLED, ENABLED></span><br><span class=\"yaml-key\">    SPNIDEN</span>: <span class=\"yaml-value\">DISABLED</span><br>    <span class=\"yaml-commented-line\"># ------------------------------------------===== SPIDEN [Optional] =====-------------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 3b, Width: 1b, Secure Invasive Debug Fixed State</span><br>    <span class=\"yaml-commented-line\"># - DISABLED, (0): Disabled</span><br>    <span class=\"yaml-commented-line\"># - ENABLED, (1): Enabled</span><br>    <span class=\"yaml-commented-line\"># Possible options: <DISABLED, ENABLED></span><br><span class=\"yaml-key\">    SPIDEN</span>: <span class=\"yaml-value\">DISABLED</span><br>    <span class=\"yaml-commented-line\"># -----------------------------------------===== DSP_DBGEN [Optional] =====-----------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 5b, Width: 1b, DSP Debug Fixed State</span><br>    <span class=\"yaml-commented-line\"># - DISABLED, (0): Disabled</span><br>    <span class=\"yaml-commented-line\"># - ENABLED, (1): Enabled</span><br>    <span class=\"yaml-commented-line\"># Possible options: <DISABLED, ENABLED></span><br><span class=\"yaml-key\">    DSP_DBGEN</span>: <span class=\"yaml-value\">DISABLED</span><br>    <span class=\"yaml-commented-line\"># ----------------------------------------===== ISP_CMD_EN [Optional] =====-----------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 6b, Width: 1b, ISP Boot Command Fixed State</span><br>    <span class=\"yaml-commented-line\"># - DISABLED, (0): Disabled</span><br>    <span class=\"yaml-commented-line\"># - ENABLED, (1): Enabled</span><br>    <span class=\"yaml-commented-line\"># Possible options: <DISABLED, ENABLED></span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    ISP_CMD_EN</span>: <span class=\"yaml-value\">DISABLED</span> <span style=\"background-color: #FFFF00; border-radius: 5px; padding: 2px\n",
       "6px; margin-left: 5px; font-size: 0.8em;\">Keep enabled debug mailbox command \"Switch to ISP mode\" when the debug access is locked. (Just for better testing\n",
       "purposes. In real application it must be set to fit the final use.)</span></span><br><span class=\"diff-added\"><span class=\"yaml-key\">    ISP_CMD_EN</span>: <span class=\"yaml-value\">ENABLED</span></span><br>    <span class=\"yaml-commented-line\"># -----------------------------------------===== FA_CMD_EN [Optional] =====-----------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 7b, Width: 1b, FA Command Fixed State</span><br>    <span class=\"yaml-commented-line\"># - DISABLED, (0): Disabled</span><br>    <span class=\"yaml-commented-line\"># - ENABLED, (1): Enabled</span><br>    <span class=\"yaml-commented-line\"># Possible options: <DISABLED, ENABLED></span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    FA_CMD_EN</span>: <span class=\"yaml-value\">DISABLED</span> <span style=\"background-color: #FFFF00; border-radius: 5px; padding: 2px\n",
       "6px; margin-left: 5px; font-size: 0.8em;\">Keep enabled debug mailbox command \"FA mode\" when the debug access is locked. (Just for better testing purposes. In\n",
       "real application it must be set to fit the final use.)</span></span><br><span class=\"diff-added\"><span class=\"yaml-key\">    FA_CMD_EN</span>: <span class=\"yaml-value\">ENABLED</span></span><br>    <span class=\"yaml-commented-line\"># -----------------------------------------===== ME_CMD_EN [Optional] =====-----------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 8b, Width: 1b, Flash Mass Erase Command Fixed State</span><br>    <span class=\"yaml-commented-line\"># - DISABLED, (0): Disabled</span><br>    <span class=\"yaml-commented-line\"># - ENABLED, (1): Enabled</span><br>    <span class=\"yaml-commented-line\"># Possible options: <DISABLED, ENABLED></span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    ME_CMD_EN</span>: <span class=\"yaml-value\">DISABLED</span> <span style=\"background-color: #FFFF00; border-radius: 5px; padding: 2px\n",
       "6px; margin-left: 5px; font-size: 0.8em;\">Keep enabled debug mailbox command \"Mass erase\" when the debug access is locked. (Just for better testing purposes. In\n",
       "real application it must be set to fit the final use.)</span></span><br><span class=\"diff-added\"><span class=\"yaml-key\">    ME_CMD_EN</span>: <span class=\"yaml-value\">ENABLED</span></span><br>    <span class=\"yaml-commented-line\"># ----------------------------------------===== CPU1_NIDEN [Optional] =====-----------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 9b, Width: 1b, Second CM33 Non-invasive Debug Fixed State</span><br>    <span class=\"yaml-commented-line\"># - DISABLED, (0): Disabled</span><br>    <span class=\"yaml-commented-line\"># - ENABLED, (1): Enabled</span><br>    <span class=\"yaml-commented-line\"># Possible options: <DISABLED, ENABLED></span><br><span class=\"yaml-key\">    CPU1_NIDEN</span>: <span class=\"yaml-value\">DISABLED</span><br>    <span class=\"yaml-commented-line\"># ----------------------------------------===== CPU1_DBGEN [Optional] =====-----------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 10b, Width: 1b, Second CM33 Debug Fixed State</span><br>    <span class=\"yaml-commented-line\"># - DISABLED, (0): Disabled</span><br>    <span class=\"yaml-commented-line\"># - ENABLED, (1): Enabled</span><br>    <span class=\"yaml-commented-line\"># Possible options: <DISABLED, ENABLED></span><br><span class=\"yaml-key\">    CPU1_DBGEN</span>: <span class=\"yaml-value\">DISABLED</span><br>  <span class=\"yaml-commented-line\"># ----------------------------------------===== MCTR_NPX_CTX0 [Optional] =====----------------------------------------</span><br>  <span class=\"yaml-commented-line\"># Description: Offset: 0x00000030, Width: 32b; Erase counter for Prince region 0.</span><br>  <span class=\"yaml-commented-line\"># Monotonic erase counter for NPX region 0. This value is used by bootloader to dynamically compute region IV.</span><br>  <span class=\"yaml-commented-line\"># This counter will increment by one, during each erase cycle of the corresponding flash region.</span><br>  <span class=\"yaml-commented-line\"># User should not write anything in this field. This field is entirely handled by ROM.</span><br>  <span class=\"yaml-commented-line\"># Final IV value for given region used by NPX for encryption/decryption is computed by ROM bootloader and incorporates</span><br>  <span class=\"yaml-commented-line\"># device UUID, NPX region number and MCTR_NPX_CTX0.</span><br>  <span class=\"yaml-commented-line\"># Application should always use ROM APIs to erase whole Prince region to keep IV consistent.</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">  MCTR_NPX_CTX0</span>: <span class=\"yaml-value\">'0x00000000'</span></span><br>  <span class=\"yaml-commented-line\"># ----------------------------------------===== MCTR_NPX_CTX1 [Optional] =====----------------------------------------</span><br>  <span class=\"yaml-commented-line\"># Description: Offset: 0x00000034, Width: 32b; Erase counter for Prince region 1.</span><br>  <span class=\"yaml-commented-line\"># Monotonic erase counter for NPX region 1. This value is used by bootloader to dynamically compute region IV.</span><br>  <span class=\"yaml-commented-line\"># This counter will increment by one, during each erase cycle of the corresponding flash region.</span><br>  <span class=\"yaml-commented-line\"># User should not write anything in this field. This field is entirely handled by ROM.</span><br>  <span class=\"yaml-commented-line\"># Final IV value for given region used by NPX for encryption/decryption is computed by ROM bootloader and incorporates</span><br>  <span class=\"yaml-commented-line\"># device UUID, NPX region number and MCTR_NPX_CTX1.</span><br>  <span class=\"yaml-commented-line\"># Application should always use ROM APIs to erase whole Prince region to keep IV consistent.</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">  MCTR_NPX_CTX1</span>: <span class=\"yaml-value\">'0x00000000'</span></span><br>  <span class=\"yaml-commented-line\"># ----------------------------------------===== MCTR_NPX_CTX2 [Optional] =====----------------------------------------</span><br>  <span class=\"yaml-commented-line\"># Description: Offset: 0x00000038, Width: 32b; Erase counter for Prince region 2.</span><br>  <span class=\"yaml-commented-line\"># Monotonic erase counter for NPX region 2. This value is used by bootloader to dynamically compute region IV.</span><br>  <span class=\"yaml-commented-line\"># This counter will increment by one, during each erase cycle of the corresponding flash region.</span><br>  <span class=\"yaml-commented-line\"># User should not write anything in this field. This field is entirely handled by ROM.</span><br>  <span class=\"yaml-commented-line\"># Final IV value for given region used by NPX for encryption/decryption is computed by ROM bootloader and incorporates</span><br>  <span class=\"yaml-commented-line\"># device UUID, NPX region number and MCTR_NPX_CTX2.</span><br>  <span class=\"yaml-commented-line\"># Application should always use ROM APIs to erase whole Prince region to keep IV consistent.</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">  MCTR_NPX_CTX2</span>: <span class=\"yaml-value\">'0x00000000'</span></span><br>  <span class=\"yaml-commented-line\"># ----------------------------------------===== MCTR_NPX_CTX3 [Optional] =====----------------------------------------</span><br>  <span class=\"yaml-commented-line\"># Description: Offset: 0x0000003C, Width: 32b; Erase counter for Prince region 3.</span><br>  <span class=\"yaml-commented-line\"># Monotonic erase counter for NPX region 3. This value is used by bootloader to dynamically compute region IV.</span><br>  <span class=\"yaml-commented-line\"># This counter will increment by one, during each erase cycle of the corresponding flash region.</span><br>  <span class=\"yaml-commented-line\"># User should not write anything in this field. This field is entirely handled by ROM.</span><br>  <span class=\"yaml-commented-line\"># Final IV value for given region used by NPX for encryption/decryption is computed by ROM bootloader and incorporates</span><br>  <span class=\"yaml-commented-line\"># device UUID, NPX region number and MCTR_NPX_CTX3.</span><br>  <span class=\"yaml-commented-line\"># Application should always use ROM APIs to erase whole Prince region to keep IV consistent.</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">  MCTR_NPX_CTX3</span>: <span class=\"yaml-value\">'0x00000000'</span></span><br>  <span class=\"yaml-commented-line\"># ---------------------------------------===== MCTR_IPED_CTX0 [Optional] =====----------------------------------------</span><br>  <span class=\"yaml-commented-line\"># Description: Offset: 0x00000040, Width: 32b; Monotonic erase counter for IPED region 0.</span><br>  <span class=\"yaml-commented-line\"># This value is used by bootloader to dynamically compute region IV.</span><br>  <span class=\"yaml-commented-line\"># This counter will increment by one, during each erase cycle of the corresponding flash region.</span><br>  <span class=\"yaml-commented-line\"># User should not write anything in this field. This field is entirely handled by ROM.</span><br>  <span class=\"yaml-commented-line\"># Final IV value for given region used by IPED for encryption/decryption is computed by ROM bootloader and</span><br>  <span class=\"yaml-commented-line\"># incorporates device UUID, IPED region number and MCTR_IPED_CTX0.</span><br>  <span class=\"yaml-commented-line\"># Application should always use ROM APIs to erase whole Prince region to keep IV consistent.</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">  MCTR_IPED_CTX0</span>: <span class=\"yaml-value\">'0x00000000'</span></span><br>  <span class=\"yaml-commented-line\"># ---------------------------------------===== MCTR_IPED_CTX1 [Optional] =====----------------------------------------</span><br>  <span class=\"yaml-commented-line\"># Description: Offset: 0x00000044, Width: 32b; Monotonic erase counter for IPED region 1.</span><br>  <span class=\"yaml-commented-line\"># This value is used by bootloader to dynamically compute region IV.</span><br>  <span class=\"yaml-commented-line\"># This counter will increment by one, during each erase cycle of the corresponding flash region.</span><br>  <span class=\"yaml-commented-line\"># User should not write anything in this field. This field is entirely handled by ROM.</span><br>  <span class=\"yaml-commented-line\"># Final IV value for given region used by IPED for encryption/decryption is computed by ROM bootloader and</span><br>  <span class=\"yaml-commented-line\"># incorporates device UUID, IPED region number and MCTR_IPED_CTX1.</span><br>  <span class=\"yaml-commented-line\"># Application should always use ROM APIs to erase whole Prince region to keep IV consistent.</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">  MCTR_IPED_CTX1</span>: <span class=\"yaml-value\">'0x00000000'</span></span><br>  <span class=\"yaml-commented-line\"># ---------------------------------------===== MCTR_IPED_CTX2 [Optional] =====----------------------------------------</span><br>  <span class=\"yaml-commented-line\"># Description: Offset: 0x00000048, Width: 32b; Monotonic erase counter for IPED region 2.</span><br>  <span class=\"yaml-commented-line\"># This value is used by bootloader to dynamically compute region IV.</span><br>  <span class=\"yaml-commented-line\"># This counter will increment by one, during each erase cycle of the corresponding flash region.</span><br>  <span class=\"yaml-commented-line\"># User should not write anything in this field. This field is entirely handled by ROM.</span><br>  <span class=\"yaml-commented-line\"># Final IV value for given region used by IPED for encryption/decryption is computed by ROM bootloader and</span><br>  <span class=\"yaml-commented-line\"># incorporates device UUID, IPED region number and MCTR_IPED_CTX2.</span><br>  <span class=\"yaml-commented-line\"># Application should always use ROM APIs to erase whole Prince region to keep IV consistent.</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">  MCTR_IPED_CTX2</span>: <span class=\"yaml-value\">'0x00000000'</span></span><br>  <span class=\"yaml-commented-line\"># ---------------------------------------===== MCTR_IPED_CTX3 [Optional] =====----------------------------------------</span><br>  <span class=\"yaml-commented-line\"># Description: Offset: 0x0000004C, Width: 32b; Monotonic erase counter for IPED region 3.</span><br>  <span class=\"yaml-commented-line\"># This value is used by bootloader to dynamically compute region IV.</span><br>  <span class=\"yaml-commented-line\"># This counter will increment by one, during each erase cycle of the corresponding flash region.</span><br>  <span class=\"yaml-commented-line\"># User should not write anything in this field. This field is entirely handled by ROM.</span><br>  <span class=\"yaml-commented-line\"># Final IV value for given region used by IPED for encryption/decryption is computed by ROM bootloader and</span><br>  <span class=\"yaml-commented-line\"># incorporates device UUID, IPED region number and MCTR_IPED_CTX3.</span><br>  <span class=\"yaml-commented-line\"># Application should always use ROM APIs to erase whole Prince region to keep IV consistent.</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">  MCTR_IPED_CTX3</span>: <span class=\"yaml-value\">'0x00000000'</span></span><br>  <span class=\"yaml-commented-line\"># ---------------------------------------===== MCTR_IPED_CTX4 [Optional] =====----------------------------------------</span><br>  <span class=\"yaml-commented-line\"># Description: Offset: 0x00000050, Width: 32b; Monotonic erase counter for IPED region 4.</span><br>  <span class=\"yaml-commented-line\"># This value is used by bootloader to dynamically compute region IV.</span><br>  <span class=\"yaml-commented-line\"># This counter will increment by one, during each erase cycle of the corresponding flash region.</span><br>  <span class=\"yaml-commented-line\"># User should not write anything in this field. This field is entirely handled by ROM.</span><br>  <span class=\"yaml-commented-line\"># Final IV value for given region used by IPED for encryption/decryption is computed by ROM bootloader and</span><br>  <span class=\"yaml-commented-line\"># incorporates device UUID, IPED region number and MCTR_IPED_CTX4.</span><br>  <span class=\"yaml-commented-line\"># Application should always use ROM APIs to erase whole Prince region to keep IV consistent.</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">  MCTR_IPED_CTX4</span>: <span class=\"yaml-value\">'0x00000000'</span></span><br>  <span class=\"yaml-commented-line\"># ---------------------------------------===== MCTR_IPED_CTX5 [Optional] =====----------------------------------------</span><br>  <span class=\"yaml-commented-line\"># Description: Offset: 0x00000054, Width: 32b; Monotonic erase counter for IPED region 5.</span><br>  <span class=\"yaml-commented-line\"># This value is used by bootloader to dynamically compute region IV.</span><br>  <span class=\"yaml-commented-line\"># This counter will increment by one, during each erase cycle of the corresponding flash region.</span><br>  <span class=\"yaml-commented-line\"># User should not write anything in this field. This field is entirely handled by ROM.</span><br>  <span class=\"yaml-commented-line\"># Final IV value for given region used by IPED for encryption/decryption is computed by ROM bootloader and</span><br>  <span class=\"yaml-commented-line\"># incorporates device UUID, IPED region number and MCTR_IPED_CTX5.</span><br>  <span class=\"yaml-commented-line\"># Application should always use ROM APIs to erase whole Prince region to keep IV consistent.</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">  MCTR_IPED_CTX5</span>: <span class=\"yaml-value\">'0x00000000'</span></span><br>  <span class=\"yaml-commented-line\"># ---------------------------------------===== MCTR_IPED_CTX6 [Optional] =====----------------------------------------</span><br>  <span class=\"yaml-commented-line\"># Description: Offset: 0x00000058, Width: 32b; Monotonic erase counter for IPED region 6.</span><br>  <span class=\"yaml-commented-line\"># This value is used by bootloader to dynamically compute region IV.</span><br>  <span class=\"yaml-commented-line\"># This counter will increment by one, during each erase cycle of the corresponding flash region.</span><br>  <span class=\"yaml-commented-line\"># User should not write anything in this field. This field is entirely handled by ROM.</span><br>  <span class=\"yaml-commented-line\"># Final IV value for given region used by IPED for encryption/decryption is computed by ROM bootloader and</span><br>  <span class=\"yaml-commented-line\"># incorporates device UUID, IPED region number and MCTR_IPED_CTX6.</span><br>  <span class=\"yaml-commented-line\"># Application should always use ROM APIs to erase whole Prince region to keep IV consistent.</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">  MCTR_IPED_CTX6</span>: <span class=\"yaml-value\">'0x00000000'</span></span><br>  <span class=\"yaml-commented-line\"># ---------------------------------------===== MCTR_IPED_CTX7 [Optional] =====----------------------------------------</span><br>  <span class=\"yaml-commented-line\"># Description: Offset: 0x0000005C, Width: 32b; Monotonic erase counter for IPED region 7.</span><br>  <span class=\"yaml-commented-line\"># This value is used by bootloader to dynamically compute region IV.</span><br>  <span class=\"yaml-commented-line\"># This counter will increment by one, during each erase cycle of the corresponding flash region.</span><br>  <span class=\"yaml-commented-line\"># User should not write anything in this field. This field is entirely handled by ROM.</span><br>  <span class=\"yaml-commented-line\"># Final IV value for given region used by IPED for encryption/decryption is computed by ROM bootloader and</span><br>  <span class=\"yaml-commented-line\"># incorporates device UUID, IPED region number and MCTR_IPED_CTX7.</span><br>  <span class=\"yaml-commented-line\"># Application should always use ROM APIs to erase whole Prince region to keep IV consistent.</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">  MCTR_IPED_CTX7</span>: <span class=\"yaml-value\">'0x00000000'</span></span><br>  <span class=\"yaml-commented-line\"># -------------------------------------===== ERR_AUTH_FAIL_COUNT [Optional] =====-------------------------------------</span><br>  <span class=\"yaml-commented-line\"># Description: Offset: 0x00000060, Width: 32b; Authentication failure counter.</span><br>  <span class=\"yaml-commented-line\"># This monotonic counter field is incremented by boot ROM on authentication failure during boot, SB3, or debug</span><br>  <span class=\"yaml-commented-line\"># authentication (Monotonic counter).</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">  ERR_AUTH_FAIL_COUNT</span>: <span class=\"yaml-value\">'0x00000000'</span></span><br>  <span class=\"yaml-commented-line\"># ---------------------------------------===== ERR_ITRC_COUNT [Optional] =====----------------------------------------</span><br>  <span class=\"yaml-commented-line\"># Description: Offset: 0x00000064, Width: 32b; Tamper event counter.</span><br>  <span class=\"yaml-commented-line\"># This monotonic counter field is incremented by boot ROM whenever the reset cause during boot is detected as</span><br>  <span class=\"yaml-commented-line\"># - ITRC reset caused by security sensors or</span><br>  <span class=\"yaml-commented-line\"># - WDT 0/1 reset or</span><br>  <span class=\"yaml-commented-line\"># - Tamper pin reset.</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">  ERR_ITRC_COUNT</span>: <span class=\"yaml-value\">'0x00000000'</span></span><br>  <span class=\"yaml-commented-line\"># ---------------------------------------===== MCTR_CUST_CTR0 [Optional] =====----------------------------------------</span><br>  <span class=\"yaml-commented-line\"># Description: Offset: 0x00000080, Width: 32b; Customer defined Monotonic counter 0 for application use.</span><br>  <span class=\"yaml-commented-line\"># ROM enforces monotonic increment check during CFPA-CMAC page update.</span><br>  <span class=\"yaml-commented-line\"># If the new counter value is less than the value in active CFPA page, then the update is rejected and CMAC signing is</span><br>  <span class=\"yaml-commented-line\"># skipped.</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">  MCTR_CUST_CTR0</span>: <span class=\"yaml-value\">'0x00000000'</span></span><br>  <span class=\"yaml-commented-line\"># ---------------------------------------===== MCTR_CUST_CTR1 [Optional] =====----------------------------------------</span><br>  <span class=\"yaml-commented-line\"># Description: Offset: 0x00000084, Width: 32b; Customer defined Monotonic counter 1 for application use.</span><br>  <span class=\"yaml-commented-line\"># ROM enforces monotonic increment check during CFPA-CMAC page update.</span><br>  <span class=\"yaml-commented-line\"># If the new counter value is less than the value in active CFPA page, then the update is rejected and CMAC signing is</span><br>  <span class=\"yaml-commented-line\"># skipped.</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">  MCTR_CUST_CTR1</span>: <span class=\"yaml-value\">'0x00000000'</span></span><br>  <span class=\"yaml-commented-line\"># ---------------------------------------===== MCTR_CUST_CTR2 [Optional] =====----------------------------------------</span><br>  <span class=\"yaml-commented-line\"># Description: Offset: 0x00000088, Width: 32b; Customer defined Monotonic counter 2 for application use.</span><br>  <span class=\"yaml-commented-line\"># ROM enforces monotonic increment check during CFPA-CMAC page update.</span><br>  <span class=\"yaml-commented-line\"># If the new counter value is less than the value in active CFPA page, then the update is rejected and CMAC signing is</span><br>  <span class=\"yaml-commented-line\"># skipped.</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">  MCTR_CUST_CTR2</span>: <span class=\"yaml-value\">'0x00000000'</span></span><br>  <span class=\"yaml-commented-line\"># ---------------------------------------===== MCTR_CUST_CTR3 [Optional] =====----------------------------------------</span><br>  <span class=\"yaml-commented-line\"># Description: Offset: 0x0000008C, Width: 32b; Customer defined Monotonic counter 3 for application use.</span><br>  <span class=\"yaml-commented-line\"># ROM enforces monotonic increment check during CFPA-CMAC page update.</span><br>  <span class=\"yaml-commented-line\"># If the new counter value is less than the value in active CFPA page, then the update is rejected and CMAC signing is</span><br>  <span class=\"yaml-commented-line\"># skipped.</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">  MCTR_CUST_CTR3</span>: <span class=\"yaml-value\">'0x00000000'</span></span><br>  <span class=\"yaml-commented-line\"># ---------------------------------------===== MCTR_CUST_CTR4 [Optional] =====----------------------------------------</span><br>  <span class=\"yaml-commented-line\"># Description: Offset: 0x00000090, Width: 32b; Customer defined Monotonic counter 4 for application use.</span><br>  <span class=\"yaml-commented-line\"># ROM enforces monotonic increment check during CFPA-CMAC page update.</span><br>  <span class=\"yaml-commented-line\"># If the new counter value is less than the value in active CFPA page, then the update is rejected and CMAC signing is</span><br>  <span class=\"yaml-commented-line\"># skipped.</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">  MCTR_CUST_CTR4</span>: <span class=\"yaml-value\">'0x00000000'</span></span><br>  <span class=\"yaml-commented-line\"># ---------------------------------------===== MCTR_CUST_CTR5 [Optional] =====----------------------------------------</span><br>  <span class=\"yaml-commented-line\"># Description: Offset: 0x00000094, Width: 32b; Customer defined Monotonic counter 5 for application use.</span><br>  <span class=\"yaml-commented-line\"># ROM enforces monotonic increment check during CFPA-CMAC page update.</span><br>  <span class=\"yaml-commented-line\"># If the new counter value is less than the value in active CFPA page, then the update is rejected and CMAC signing is</span><br>  <span class=\"yaml-commented-line\"># skipped.</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">  MCTR_CUST_CTR5</span>: <span class=\"yaml-value\">'0x00000000'</span></span><br>  <span class=\"yaml-commented-line\"># ---------------------------------------===== MCTR_CUST_CTR6 [Optional] =====----------------------------------------</span><br>  <span class=\"yaml-commented-line\"># Description: Offset: 0x00000098, Width: 32b; Customer defined Monotonic counter 6 for application use.</span><br>  <span class=\"yaml-commented-line\"># ROM enforces monotonic increment check during CFPA-CMAC page update.</span><br>  <span class=\"yaml-commented-line\"># If the new counter value is less than the value in active CFPA page, then the update is rejected and CMAC signing is</span><br>  <span class=\"yaml-commented-line\"># skipped.</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">  MCTR_CUST_CTR6</span>: <span class=\"yaml-value\">'0x00000000'</span></span><br>  <span class=\"yaml-commented-line\"># ---------------------------------------===== MCTR_CUST_CTR7 [Optional] =====----------------------------------------</span><br>  <span class=\"yaml-commented-line\"># Description: Offset: 0x0000009C, Width: 32b; Customer defined Monotonic counter 7 for application use.</span><br>  <span class=\"yaml-commented-line\"># ROM enforces monotonic increment check during CFPA-CMAC page update.</span><br>  <span class=\"yaml-commented-line\"># If the new counter value is less than the value in active CFPA page, then the update is rejected and CMAC signing is</span><br>  <span class=\"yaml-commented-line\"># skipped.</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">  MCTR_CUST_CTR7</span>: <span class=\"yaml-value\">'0x00000000'</span></span><br>  <span class=\"yaml-commented-line\"># ----------------------------------------===== MFLAG_CUST_0 [Optional] =====-----------------------------------------</span><br>  <span class=\"yaml-commented-line\"># Description: Offset: 0x000000A0, Width: 32b; Customer defined Monotonic flags 0 for application use.</span><br>  <span class=\"yaml-commented-line\"># Once a bit is set in this field it should be set on sub-sequent updates of the page. ROM emulates One Time</span><br>  <span class=\"yaml-commented-line\"># Programmable (OTP) bits behavior during CFPA-CMAC update.</span><br>  <span class=\"yaml-commented-line\"># Compared to current value, if the new value has bit cleared, then the update is rejected and CMAC signing is</span><br>  <span class=\"yaml-commented-line\"># skipped.</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">  MFLAG_CUST_0</span>: <span class=\"yaml-value\">'0x00000000'</span></span><br>  <span class=\"yaml-commented-line\"># ----------------------------------------===== MFLAG_CUST_1 [Optional] =====-----------------------------------------</span><br>  <span class=\"yaml-commented-line\"># Description: Offset: 0x000000A4, Width: 32b; Customer defined Monotonic flags 1 for application use.</span><br>  <span class=\"yaml-commented-line\"># Once a bit is set in this field it should be set on sub-sequent updates of the page. ROM emulates One Time</span><br>  <span class=\"yaml-commented-line\"># Programmable (OTP) bits behavior during CFPA-CMAC update.</span><br>  <span class=\"yaml-commented-line\"># Compared to current value, if the new value has bit cleared, then the update is rejected and CMAC signing is</span><br>  <span class=\"yaml-commented-line\"># skipped.</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">  MFLAG_CUST_1</span>: <span class=\"yaml-value\">'0x00000000'</span></span><br>  <span class=\"yaml-commented-line\"># ----------------------------------------===== MFLAG_CUST_2 [Optional] =====-----------------------------------------</span><br>  <span class=\"yaml-commented-line\"># Description: Offset: 0x000000A8, Width: 32b; Customer defined Monotonic flags 2 for application use.</span><br>  <span class=\"yaml-commented-line\"># Once a bit is set in this field it should be set on sub-sequent updates of the page. ROM emulates One Time</span><br>  <span class=\"yaml-commented-line\"># Programmable (OTP) bits behavior during CFPA-CMAC update.</span><br>  <span class=\"yaml-commented-line\"># Compared to current value, if the new value has bit cleared, then the update is rejected and CMAC signing is</span><br>  <span class=\"yaml-commented-line\"># skipped.</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">  MFLAG_CUST_2</span>: <span class=\"yaml-value\">'0x00000000'</span></span><br>  <span class=\"yaml-commented-line\"># ----------------------------------------===== MFLAG_CUST_3 [Optional] =====-----------------------------------------</span><br>  <span class=\"yaml-commented-line\"># Description: Offset: 0x000000AC, Width: 32b; Customer defined Monotonic flags 3 for application use.</span><br>  <span class=\"yaml-commented-line\"># Once a bit is set in this field it should be set on sub-sequent updates of the page. ROM emulates One Time</span><br>  <span class=\"yaml-commented-line\"># Programmable (OTP) bits behavior during CFPA-CMAC update.</span><br>  <span class=\"yaml-commented-line\"># Compared to current value, if the new value has bit cleared, then the update is rejected and CMAC signing is</span><br>  <span class=\"yaml-commented-line\"># skipped.</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">  MFLAG_CUST_3</span>: <span class=\"yaml-value\">'0x00000000'</span></span><br>  <span class=\"yaml-commented-line\"># ----------------------------------------===== MFLAG_CUST_4 [Optional] =====-----------------------------------------</span><br>  <span class=\"yaml-commented-line\"># Description: Offset: 0x000000B0, Width: 32b; Customer defined Monotonic flags 4 for application use.</span><br>  <span class=\"yaml-commented-line\"># Once a bit is set in this field it should be set on sub-sequent updates of the page. ROM emulates One Time</span><br>  <span class=\"yaml-commented-line\"># Programmable (OTP) bits behavior during CFPA-CMAC update.</span><br>  <span class=\"yaml-commented-line\"># Compared to current value, if the new value has bit cleared, then the update is rejected and CMAC signing is</span><br>  <span class=\"yaml-commented-line\"># skipped.</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">  MFLAG_CUST_4</span>: <span class=\"yaml-value\">'0x00000000'</span></span><br>  <span class=\"yaml-commented-line\"># ----------------------------------------===== MFLAG_CUST_5 [Optional] =====-----------------------------------------</span><br>  <span class=\"yaml-commented-line\"># Description: Offset: 0x000000B4, Width: 32b; Customer defined Monotonic flags 5 for application use.</span><br>  <span class=\"yaml-commented-line\"># Once a bit is set in this field it should be set on sub-sequent updates of the page. ROM emulates One Time</span><br>  <span class=\"yaml-commented-line\"># Programmable (OTP) bits behavior during CFPA-CMAC update.</span><br>  <span class=\"yaml-commented-line\"># Compared to current value, if the new value has bit cleared, then the update is rejected and CMAC signing is</span><br>  <span class=\"yaml-commented-line\"># skipped.</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">  MFLAG_CUST_5</span>: <span class=\"yaml-value\">'0x00000000'</span></span><br>  <span class=\"yaml-commented-line\"># ----------------------------------------===== MFLAG_CUST_6 [Optional] =====-----------------------------------------</span><br>  <span class=\"yaml-commented-line\"># Description: Offset: 0x000000B8, Width: 32b; Customer defined Monotonic flags 6 for application use.</span><br>  <span class=\"yaml-commented-line\"># Once a bit is set in this field it should be set on sub-sequent updates of the page. ROM emulates One Time</span><br>  <span class=\"yaml-commented-line\"># Programmable (OTP) bits behavior during CFPA-CMAC update.</span><br>  <span class=\"yaml-commented-line\"># Compared to current value, if the new value has bit cleared, then the update is rejected and CMAC signing is</span><br>  <span class=\"yaml-commented-line\"># skipped.</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">  MFLAG_CUST_6</span>: <span class=\"yaml-value\">'0x00000000'</span></span><br>  <span class=\"yaml-commented-line\"># ----------------------------------------===== MFLAG_CUST_7 [Optional] =====-----------------------------------------</span><br>  <span class=\"yaml-commented-line\"># Description: Offset: 0x000000BC, Width: 32b; Customer defined Monotonic flags 7 for application use.</span><br>  <span class=\"yaml-commented-line\"># Once a bit is set in this field it should be set on sub-sequent updates of the page. ROM emulates One Time</span><br>  <span class=\"yaml-commented-line\"># Programmable (OTP) bits behavior during CFPA-CMAC update.</span><br>  <span class=\"yaml-commented-line\"># Compared to current value, if the new value has bit cleared, then the update is rejected and CMAC signing is</span><br>  <span class=\"yaml-commented-line\"># skipped.</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">  MFLAG_CUST_7</span>: <span class=\"yaml-value\">'0x00000000'</span></span><br>  <span class=\"yaml-commented-line\"># ----------------------------------------===== FLASH_ACL_0_7 [Optional] =====----------------------------------------</span><br>  <span class=\"yaml-commented-line\"># Description: Offset: 0x000000C0, Width: 32b; Access control for flash sector 0-7.</span><br>  <span class=\"yaml-commented-line\"># Select one of the 8 pre-defined access control attributes for the given sector. Access attributes control read,</span><br>  <span class=\"yaml-commented-line\"># write and execute access along with sticky lock protection.</span><br><br>  <span class=\"yaml-commented-line\"># After a locked access level is selected, the sub-sequent updates of this field can be done with higher lock level</span><br>  <span class=\"yaml-commented-line\"># only.</span><br>  <span class=\"yaml-commented-line\">#  - If current sector ACL value (GLBACn index) is greater than the new value, then it is permitted except if the new</span><br>  <span class=\"yaml-commented-line\"># value is 4 or 5.</span><br>  <span class=\"yaml-commented-line\">#  - 7 (___L) > 6 (__XL) > 3 (R__L) > 2 (R_XL) > 1 (RW_L) > 0 (RWX_)</span><br>  <span class=\"yaml-commented-line\">#  - If current sector ACL value is 0, 4, or 5 then any new value is permitted.</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">  FLASH_ACL_0_7</span>:</span><br>    <span class=\"yaml-commented-line\"># -----------------------------------------===== ACL_SEC_0 [Optional] =====-----------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 0b, Width: 3b, Access control for flash sector (offset range 0x00_0000 - 0x00_7FFF).</span><br>    <span class=\"yaml-commented-line\"># - DEFAULT_RW_UNLOCKED, (0): Default flash memory behavior (R/W unlocked)</span><br>    <span class=\"yaml-commented-line\"># - DATA_RW_LOCKED, (1): Data flash memory with this setting: R/W + locked</span><br>    <span class=\"yaml-commented-line\"># - ROM_RX_LOCKED, (2): ROM with this setting: RX + locked</span><br>    <span class=\"yaml-commented-line\"># - DATA_ROM_LOCKED, (3): Data read-only memory (DROM) with this setting: ROM + locked</span><br>    <span class=\"yaml-commented-line\"># - ROM_RX_UNLOCKED, (4): ROM with this setting: RX unlocked</span><br>    <span class=\"yaml-commented-line\"># - XOM_UNLOCKED, (5): XOM with this setting: XOM unlocked</span><br>    <span class=\"yaml-commented-line\"># - XOM_LOCKED, (6): XOM with this setting: XOM + locked</span><br>    <span class=\"yaml-commented-line\"># - NO_ACCESS_LOCKED, (7): Hidden (no access + locked)</span><br>    <span class=\"yaml-commented-line\"># Possible options: <DEFAULT_RW_UNLOCKED, DATA_RW_LOCKED, ROM_RX_LOCKED, DATA_ROM_LOCKED, ROM_RX_UNLOCKED,</span><br>    <span class=\"yaml-commented-line\"># XOM_UNLOCKED, XOM_LOCKED, NO_ACCESS_LOCKED></span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    ACL_SEC_0</span>: <span class=\"yaml-value\">DEFAULT_RW_UNLOCKED</span></span><br>    <span class=\"yaml-commented-line\"># -----------------------------------------===== ACL_SEC_1 [Optional] =====-----------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 4b, Width: 3b, Access control for flash sector (offset range 0x00_8000 - 0x00_FFFF).</span><br>    <span class=\"yaml-commented-line\"># - DEFAULT_RW_UNLOCKED, (0): Default flash memory behavior (R/W unlocked)</span><br>    <span class=\"yaml-commented-line\"># - DATA_RW_LOCKED, (1): Data flash memory with this setting: R/W + locked</span><br>    <span class=\"yaml-commented-line\"># - ROM_RX_LOCKED, (2): ROM with this setting: RX + locked</span><br>    <span class=\"yaml-commented-line\"># - DATA_ROM_LOCKED, (3): Data read-only memory (DROM) with this setting: ROM + locked</span><br>    <span class=\"yaml-commented-line\"># - ROM_RX_UNLOCKED, (4): ROM with this setting: RX unlocked</span><br>    <span class=\"yaml-commented-line\"># - XOM_UNLOCKED, (5): XOM with this setting: XOM unlocked</span><br>    <span class=\"yaml-commented-line\"># - XOM_LOCKED, (6): XOM with this setting: XOM + locked</span><br>    <span class=\"yaml-commented-line\"># - NO_ACCESS_LOCKED, (7): Hidden (no access + locked)</span><br>    <span class=\"yaml-commented-line\"># Possible options: <DEFAULT_RW_UNLOCKED, DATA_RW_LOCKED, ROM_RX_LOCKED, DATA_ROM_LOCKED, ROM_RX_UNLOCKED,</span><br>    <span class=\"yaml-commented-line\"># XOM_UNLOCKED, XOM_LOCKED, NO_ACCESS_LOCKED></span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    ACL_SEC_1</span>: <span class=\"yaml-value\">DEFAULT_RW_UNLOCKED</span></span><br>    <span class=\"yaml-commented-line\"># -----------------------------------------===== ACL_SEC_2 [Optional] =====-----------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 8b, Width: 3b, Access control for flash sector (offset range 0x01_0000 - 0x01_7FFF).</span><br>    <span class=\"yaml-commented-line\"># - DEFAULT_RW_UNLOCKED, (0): Default flash memory behavior (R/W unlocked)</span><br>    <span class=\"yaml-commented-line\"># - DATA_RW_LOCKED, (1): Data flash memory with this setting: R/W + locked</span><br>    <span class=\"yaml-commented-line\"># - ROM_RX_LOCKED, (2): ROM with this setting: RX + locked</span><br>    <span class=\"yaml-commented-line\"># - DATA_ROM_LOCKED, (3): Data read-only memory (DROM) with this setting: ROM + locked</span><br>    <span class=\"yaml-commented-line\"># - ROM_RX_UNLOCKED, (4): ROM with this setting: RX unlocked</span><br>    <span class=\"yaml-commented-line\"># - XOM_UNLOCKED, (5): XOM with this setting: XOM unlocked</span><br>    <span class=\"yaml-commented-line\"># - XOM_LOCKED, (6): XOM with this setting: XOM + locked</span><br>    <span class=\"yaml-commented-line\"># - NO_ACCESS_LOCKED, (7): Hidden (no access + locked)</span><br>    <span class=\"yaml-commented-line\"># Possible options: <DEFAULT_RW_UNLOCKED, DATA_RW_LOCKED, ROM_RX_LOCKED, DATA_ROM_LOCKED, ROM_RX_UNLOCKED,</span><br>    <span class=\"yaml-commented-line\"># XOM_UNLOCKED, XOM_LOCKED, NO_ACCESS_LOCKED></span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    ACL_SEC_2</span>: <span class=\"yaml-value\">DEFAULT_RW_UNLOCKED</span></span><br>    <span class=\"yaml-commented-line\"># -----------------------------------------===== ACL_SEC_3 [Optional] =====-----------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 12b, Width: 3b, Access control for flash sector (offset range 0x01_8000 - 0x01_FFFF).</span><br>    <span class=\"yaml-commented-line\"># - DEFAULT_RW_UNLOCKED, (0): Default flash memory behavior (R/W unlocked)</span><br>    <span class=\"yaml-commented-line\"># - DATA_RW_LOCKED, (1): Data flash memory with this setting: R/W + locked</span><br>    <span class=\"yaml-commented-line\"># - ROM_RX_LOCKED, (2): ROM with this setting: RX + locked</span><br>    <span class=\"yaml-commented-line\"># - DATA_ROM_LOCKED, (3): Data read-only memory (DROM) with this setting: ROM + locked</span><br>    <span class=\"yaml-commented-line\"># - ROM_RX_UNLOCKED, (4): ROM with this setting: RX unlocked</span><br>    <span class=\"yaml-commented-line\"># - XOM_UNLOCKED, (5): XOM with this setting: XOM unlocked</span><br>    <span class=\"yaml-commented-line\"># - XOM_LOCKED, (6): XOM with this setting: XOM + locked</span><br>    <span class=\"yaml-commented-line\"># - NO_ACCESS_LOCKED, (7): Hidden (no access + locked)</span><br>    <span class=\"yaml-commented-line\"># Possible options: <DEFAULT_RW_UNLOCKED, DATA_RW_LOCKED, ROM_RX_LOCKED, DATA_ROM_LOCKED, ROM_RX_UNLOCKED,</span><br>    <span class=\"yaml-commented-line\"># XOM_UNLOCKED, XOM_LOCKED, NO_ACCESS_LOCKED></span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    ACL_SEC_3</span>: <span class=\"yaml-value\">DEFAULT_RW_UNLOCKED</span></span><br>    <span class=\"yaml-commented-line\"># -----------------------------------------===== ACL_SEC_4 [Optional] =====-----------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 16b, Width: 3b, Access control for flash sector (offset range 0x02_0000 - 0x02_7FFF).</span><br>    <span class=\"yaml-commented-line\"># - DEFAULT_RW_UNLOCKED, (0): Default flash memory behavior (R/W unlocked)</span><br>    <span class=\"yaml-commented-line\"># - DATA_RW_LOCKED, (1): Data flash memory with this setting: R/W + locked</span><br>    <span class=\"yaml-commented-line\"># - ROM_RX_LOCKED, (2): ROM with this setting: RX + locked</span><br>    <span class=\"yaml-commented-line\"># - DATA_ROM_LOCKED, (3): Data read-only memory (DROM) with this setting: ROM + locked</span><br>    <span class=\"yaml-commented-line\"># - ROM_RX_UNLOCKED, (4): ROM with this setting: RX unlocked</span><br>    <span class=\"yaml-commented-line\"># - XOM_UNLOCKED, (5): XOM with this setting: XOM unlocked</span><br>    <span class=\"yaml-commented-line\"># - XOM_LOCKED, (6): XOM with this setting: XOM + locked</span><br>    <span class=\"yaml-commented-line\"># - NO_ACCESS_LOCKED, (7): Hidden (no access + locked)</span><br>    <span class=\"yaml-commented-line\"># Possible options: <DEFAULT_RW_UNLOCKED, DATA_RW_LOCKED, ROM_RX_LOCKED, DATA_ROM_LOCKED, ROM_RX_UNLOCKED,</span><br>    <span class=\"yaml-commented-line\"># XOM_UNLOCKED, XOM_LOCKED, NO_ACCESS_LOCKED></span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    ACL_SEC_4</span>: <span class=\"yaml-value\">DEFAULT_RW_UNLOCKED</span></span><br>    <span class=\"yaml-commented-line\"># -----------------------------------------===== ACL_SEC_5 [Optional] =====-----------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 20b, Width: 3b, Access control for flash sector (offset range 0x02_8000 - 0x02_FFFF).</span><br>    <span class=\"yaml-commented-line\"># - DEFAULT_RW_UNLOCKED, (0): Default flash memory behavior (R/W unlocked)</span><br>    <span class=\"yaml-commented-line\"># - DATA_RW_LOCKED, (1): Data flash memory with this setting: R/W + locked</span><br>    <span class=\"yaml-commented-line\"># - ROM_RX_LOCKED, (2): ROM with this setting: RX + locked</span><br>    <span class=\"yaml-commented-line\"># - DATA_ROM_LOCKED, (3): Data read-only memory (DROM) with this setting: ROM + locked</span><br>    <span class=\"yaml-commented-line\"># - ROM_RX_UNLOCKED, (4): ROM with this setting: RX unlocked</span><br>    <span class=\"yaml-commented-line\"># - XOM_UNLOCKED, (5): XOM with this setting: XOM unlocked</span><br>    <span class=\"yaml-commented-line\"># - XOM_LOCKED, (6): XOM with this setting: XOM + locked</span><br>    <span class=\"yaml-commented-line\"># - NO_ACCESS_LOCKED, (7): Hidden (no access + locked)</span><br>    <span class=\"yaml-commented-line\"># Possible options: <DEFAULT_RW_UNLOCKED, DATA_RW_LOCKED, ROM_RX_LOCKED, DATA_ROM_LOCKED, ROM_RX_UNLOCKED,</span><br>    <span class=\"yaml-commented-line\"># XOM_UNLOCKED, XOM_LOCKED, NO_ACCESS_LOCKED></span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    ACL_SEC_5</span>: <span class=\"yaml-value\">DEFAULT_RW_UNLOCKED</span></span><br>    <span class=\"yaml-commented-line\"># -----------------------------------------===== ACL_SEC_6 [Optional] =====-----------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 24b, Width: 3b, Access control for flash sector (offset range 0x03_0000 - 0x03_7FFF).</span><br>    <span class=\"yaml-commented-line\"># - DEFAULT_RW_UNLOCKED, (0): Default flash memory behavior (R/W unlocked)</span><br>    <span class=\"yaml-commented-line\"># - DATA_RW_LOCKED, (1): Data flash memory with this setting: R/W + locked</span><br>    <span class=\"yaml-commented-line\"># - ROM_RX_LOCKED, (2): ROM with this setting: RX + locked</span><br>    <span class=\"yaml-commented-line\"># - DATA_ROM_LOCKED, (3): Data read-only memory (DROM) with this setting: ROM + locked</span><br>    <span class=\"yaml-commented-line\"># - ROM_RX_UNLOCKED, (4): ROM with this setting: RX unlocked</span><br>    <span class=\"yaml-commented-line\"># - XOM_UNLOCKED, (5): XOM with this setting: XOM unlocked</span><br>    <span class=\"yaml-commented-line\"># - XOM_LOCKED, (6): XOM with this setting: XOM + locked</span><br>    <span class=\"yaml-commented-line\"># - NO_ACCESS_LOCKED, (7): Hidden (no access + locked)</span><br>    <span class=\"yaml-commented-line\"># Possible options: <DEFAULT_RW_UNLOCKED, DATA_RW_LOCKED, ROM_RX_LOCKED, DATA_ROM_LOCKED, ROM_RX_UNLOCKED,</span><br>    <span class=\"yaml-commented-line\"># XOM_UNLOCKED, XOM_LOCKED, NO_ACCESS_LOCKED></span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    ACL_SEC_6</span>: <span class=\"yaml-value\">DEFAULT_RW_UNLOCKED</span></span><br>    <span class=\"yaml-commented-line\"># -----------------------------------------===== ACL_SEC_7 [Optional] =====-----------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 28b, Width: 3b, Access control for flash sector (offset range 0x03_8000 - 0x03_FFFF).</span><br>    <span class=\"yaml-commented-line\"># - DEFAULT_RW_UNLOCKED, (0): Default flash memory behavior (R/W unlocked)</span><br>    <span class=\"yaml-commented-line\"># - DATA_RW_LOCKED, (1): Data flash memory with this setting: R/W + locked</span><br>    <span class=\"yaml-commented-line\"># - ROM_RX_LOCKED, (2): ROM with this setting: RX + locked</span><br>    <span class=\"yaml-commented-line\"># - DATA_ROM_LOCKED, (3): Data read-only memory (DROM) with this setting: ROM + locked</span><br>    <span class=\"yaml-commented-line\"># - ROM_RX_UNLOCKED, (4): ROM with this setting: RX unlocked</span><br>    <span class=\"yaml-commented-line\"># - XOM_UNLOCKED, (5): XOM with this setting: XOM unlocked</span><br>    <span class=\"yaml-commented-line\"># - XOM_LOCKED, (6): XOM with this setting: XOM + locked</span><br>    <span class=\"yaml-commented-line\"># - NO_ACCESS_LOCKED, (7): Hidden (no access + locked)</span><br>    <span class=\"yaml-commented-line\"># Possible options: <DEFAULT_RW_UNLOCKED, DATA_RW_LOCKED, ROM_RX_LOCKED, DATA_ROM_LOCKED, ROM_RX_UNLOCKED,</span><br>    <span class=\"yaml-commented-line\"># XOM_UNLOCKED, XOM_LOCKED, NO_ACCESS_LOCKED></span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    ACL_SEC_7</span>: <span class=\"yaml-value\">DEFAULT_RW_UNLOCKED</span></span><br>  <span class=\"yaml-commented-line\"># ---------------------------------------===== FLASH_ACL_8_15 [Optional] =====----------------------------------------</span><br>  <span class=\"yaml-commented-line\"># Description: Offset: 0x000000C4, Width: 32b; Access control for flash sector 8-15.</span><br>  <span class=\"yaml-commented-line\"># Select one of the 8 pre-defined access control attributes for the given sector. Access attributes control read,</span><br>  <span class=\"yaml-commented-line\"># write and execute access along with sticky lock protection.</span><br><span class=\"diff-removed\"></span><br>  <span class=\"yaml-commented-line\"># After a locked access level is selected, the sub-sequent updates of this field can be done with higher lock level</span><br>  <span class=\"yaml-commented-line\"># only.</span><br>  <span class=\"yaml-commented-line\">#  - If current sector ACL value (GLBACn index) is greater than the new value, then it is permitted except if the new</span><br>  <span class=\"yaml-commented-line\"># value is 4 or 5.</span><br>  <span class=\"yaml-commented-line\">#  - 7 (___L) > 6 (__XL) > 3 (R__L) > 2 (R_XL) > 1 (RW_L) > 0 (RWX_)</span><br>  <span class=\"yaml-commented-line\">#  - If current sector ACL value is 0, 4, or 5 then any new value is permitted.</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">  FLASH_ACL_8_15</span>:</span><br>    <span class=\"yaml-commented-line\"># -----------------------------------------===== ACL_SEC_8 [Optional] =====-----------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 0b, Width: 3b, Access control for flash sector (offset range 0x04_0000 - 0x04_7FFF).</span><br>    <span class=\"yaml-commented-line\"># - DEFAULT_RW_UNLOCKED, (0): Default flash memory behavior (R/W unlocked)</span><br>    <span class=\"yaml-commented-line\"># - DATA_RW_LOCKED, (1): Data flash memory with this setting: R/W + locked</span><br>    <span class=\"yaml-commented-line\"># - ROM_RX_LOCKED, (2): ROM with this setting: RX + locked</span><br>    <span class=\"yaml-commented-line\"># - DATA_ROM_LOCKED, (3): Data read-only memory (DROM) with this setting: ROM + locked</span><br>    <span class=\"yaml-commented-line\"># - ROM_RX_UNLOCKED, (4): ROM with this setting: RX unlocked</span><br>    <span class=\"yaml-commented-line\"># - XOM_UNLOCKED, (5): XOM with this setting: XOM unlocked</span><br>    <span class=\"yaml-commented-line\"># - XOM_LOCKED, (6): XOM with this setting: XOM + locked</span><br>    <span class=\"yaml-commented-line\"># - NO_ACCESS_LOCKED, (7): Hidden (no access + locked)</span><br>    <span class=\"yaml-commented-line\"># Possible options: <DEFAULT_RW_UNLOCKED, DATA_RW_LOCKED, ROM_RX_LOCKED, DATA_ROM_LOCKED, ROM_RX_UNLOCKED,</span><br>    <span class=\"yaml-commented-line\"># XOM_UNLOCKED, XOM_LOCKED, NO_ACCESS_LOCKED></span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    ACL_SEC_8</span>: <span class=\"yaml-value\">DEFAULT_RW_UNLOCKED</span></span><br>    <span class=\"yaml-commented-line\"># -----------------------------------------===== ACL_SEC_9 [Optional] =====-----------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 4b, Width: 3b, Access control for flash sector (offset range 0x04_8000 - 0x04_FFFF).</span><br>    <span class=\"yaml-commented-line\"># - DEFAULT_RW_UNLOCKED, (0): Default flash memory behavior (R/W unlocked)</span><br>    <span class=\"yaml-commented-line\"># - DATA_RW_LOCKED, (1): Data flash memory with this setting: R/W + locked</span><br>    <span class=\"yaml-commented-line\"># - ROM_RX_LOCKED, (2): ROM with this setting: RX + locked</span><br>    <span class=\"yaml-commented-line\"># - DATA_ROM_LOCKED, (3): Data read-only memory (DROM) with this setting: ROM + locked</span><br>    <span class=\"yaml-commented-line\"># - ROM_RX_UNLOCKED, (4): ROM with this setting: RX unlocked</span><br>    <span class=\"yaml-commented-line\"># - XOM_UNLOCKED, (5): XOM with this setting: XOM unlocked</span><br>    <span class=\"yaml-commented-line\"># - XOM_LOCKED, (6): XOM with this setting: XOM + locked</span><br>    <span class=\"yaml-commented-line\"># - NO_ACCESS_LOCKED, (7): Hidden (no access + locked)</span><br>    <span class=\"yaml-commented-line\"># Possible options: <DEFAULT_RW_UNLOCKED, DATA_RW_LOCKED, ROM_RX_LOCKED, DATA_ROM_LOCKED, ROM_RX_UNLOCKED,</span><br>    <span class=\"yaml-commented-line\"># XOM_UNLOCKED, XOM_LOCKED, NO_ACCESS_LOCKED></span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    ACL_SEC_9</span>: <span class=\"yaml-value\">DEFAULT_RW_UNLOCKED</span></span><br>    <span class=\"yaml-commented-line\"># ----------------------------------------===== ACL_SEC_10 [Optional] =====-----------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 8b, Width: 3b, Access control for flash sector (offset range 0x05_0000 - 0x05_7FFF).</span><br>    <span class=\"yaml-commented-line\"># - DEFAULT_RW_UNLOCKED, (0): Default flash memory behavior (R/W unlocked)</span><br>    <span class=\"yaml-commented-line\"># - DATA_RW_LOCKED, (1): Data flash memory with this setting: R/W + locked</span><br>    <span class=\"yaml-commented-line\"># - ROM_RX_LOCKED, (2): ROM with this setting: RX + locked</span><br>    <span class=\"yaml-commented-line\"># - DATA_ROM_LOCKED, (3): Data read-only memory (DROM) with this setting: ROM + locked</span><br>    <span class=\"yaml-commented-line\"># - ROM_RX_UNLOCKED, (4): ROM with this setting: RX unlocked</span><br>    <span class=\"yaml-commented-line\"># - XOM_UNLOCKED, (5): XOM with this setting: XOM unlocked</span><br>    <span class=\"yaml-commented-line\"># - XOM_LOCKED, (6): XOM with this setting: XOM + locked</span><br>    <span class=\"yaml-commented-line\"># - NO_ACCESS_LOCKED, (7): Hidden (no access + locked)</span><br>    <span class=\"yaml-commented-line\"># Possible options: <DEFAULT_RW_UNLOCKED, DATA_RW_LOCKED, ROM_RX_LOCKED, DATA_ROM_LOCKED, ROM_RX_UNLOCKED,</span><br>    <span class=\"yaml-commented-line\"># XOM_UNLOCKED, XOM_LOCKED, NO_ACCESS_LOCKED></span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    ACL_SEC_10</span>: <span class=\"yaml-value\">DEFAULT_RW_UNLOCKED</span></span><br>    <span class=\"yaml-commented-line\"># ----------------------------------------===== ACL_SEC_11 [Optional] =====-----------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 12b, Width: 3b, Access control for flash sector (offset range 0x05_8000 - 0x05_FFFF).</span><br>    <span class=\"yaml-commented-line\"># - DEFAULT_RW_UNLOCKED, (0): Default flash memory behavior (R/W unlocked)</span><br>    <span class=\"yaml-commented-line\"># - DATA_RW_LOCKED, (1): Data flash memory with this setting: R/W + locked</span><br>    <span class=\"yaml-commented-line\"># - ROM_RX_LOCKED, (2): ROM with this setting: RX + locked</span><br>    <span class=\"yaml-commented-line\"># - DATA_ROM_LOCKED, (3): Data read-only memory (DROM) with this setting: ROM + locked</span><br>    <span class=\"yaml-commented-line\"># - ROM_RX_UNLOCKED, (4): ROM with this setting: RX unlocked</span><br>    <span class=\"yaml-commented-line\"># - XOM_UNLOCKED, (5): XOM with this setting: XOM unlocked</span><br>    <span class=\"yaml-commented-line\"># - XOM_LOCKED, (6): XOM with this setting: XOM + locked</span><br>    <span class=\"yaml-commented-line\"># - NO_ACCESS_LOCKED, (7): Hidden (no access + locked)</span><br>    <span class=\"yaml-commented-line\"># Possible options: <DEFAULT_RW_UNLOCKED, DATA_RW_LOCKED, ROM_RX_LOCKED, DATA_ROM_LOCKED, ROM_RX_UNLOCKED,</span><br>    <span class=\"yaml-commented-line\"># XOM_UNLOCKED, XOM_LOCKED, NO_ACCESS_LOCKED></span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    ACL_SEC_11</span>: <span class=\"yaml-value\">DEFAULT_RW_UNLOCKED</span></span><br>    <span class=\"yaml-commented-line\"># ----------------------------------------===== ACL_SEC_12 [Optional] =====-----------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 16b, Width: 3b, Access control for flash sector (offset range 0x06_0000 - 0x06_7FFF).</span><br>    <span class=\"yaml-commented-line\"># - DEFAULT_RW_UNLOCKED, (0): Default flash memory behavior (R/W unlocked)</span><br>    <span class=\"yaml-commented-line\"># - DATA_RW_LOCKED, (1): Data flash memory with this setting: R/W + locked</span><br>    <span class=\"yaml-commented-line\"># - ROM_RX_LOCKED, (2): ROM with this setting: RX + locked</span><br>    <span class=\"yaml-commented-line\"># - DATA_ROM_LOCKED, (3): Data read-only memory (DROM) with this setting: ROM + locked</span><br>    <span class=\"yaml-commented-line\"># - ROM_RX_UNLOCKED, (4): ROM with this setting: RX unlocked</span><br>    <span class=\"yaml-commented-line\"># - XOM_UNLOCKED, (5): XOM with this setting: XOM unlocked</span><br>    <span class=\"yaml-commented-line\"># - XOM_LOCKED, (6): XOM with this setting: XOM + locked</span><br>    <span class=\"yaml-commented-line\"># - NO_ACCESS_LOCKED, (7): Hidden (no access + locked)</span><br>    <span class=\"yaml-commented-line\"># Possible options: <DEFAULT_RW_UNLOCKED, DATA_RW_LOCKED, ROM_RX_LOCKED, DATA_ROM_LOCKED, ROM_RX_UNLOCKED,</span><br>    <span class=\"yaml-commented-line\"># XOM_UNLOCKED, XOM_LOCKED, NO_ACCESS_LOCKED></span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    ACL_SEC_12</span>: <span class=\"yaml-value\">DEFAULT_RW_UNLOCKED</span></span><br>    <span class=\"yaml-commented-line\"># ----------------------------------------===== ACL_SEC_13 [Optional] =====-----------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 20b, Width: 3b, Access control for flash sector (offset range 0x06_8000 - 0x06_FFFF).</span><br>    <span class=\"yaml-commented-line\"># - DEFAULT_RW_UNLOCKED, (0): Default flash memory behavior (R/W unlocked)</span><br>    <span class=\"yaml-commented-line\"># - DATA_RW_LOCKED, (1): Data flash memory with this setting: R/W + locked</span><br>    <span class=\"yaml-commented-line\"># - ROM_RX_LOCKED, (2): ROM with this setting: RX + locked</span><br>    <span class=\"yaml-commented-line\"># - DATA_ROM_LOCKED, (3): Data read-only memory (DROM) with this setting: ROM + locked</span><br>    <span class=\"yaml-commented-line\"># - ROM_RX_UNLOCKED, (4): ROM with this setting: RX unlocked</span><br>    <span class=\"yaml-commented-line\"># - XOM_UNLOCKED, (5): XOM with this setting: XOM unlocked</span><br>    <span class=\"yaml-commented-line\"># - XOM_LOCKED, (6): XOM with this setting: XOM + locked</span><br>    <span class=\"yaml-commented-line\"># - NO_ACCESS_LOCKED, (7): Hidden (no access + locked)</span><br>    <span class=\"yaml-commented-line\"># Possible options: <DEFAULT_RW_UNLOCKED, DATA_RW_LOCKED, ROM_RX_LOCKED, DATA_ROM_LOCKED, ROM_RX_UNLOCKED,</span><br>    <span class=\"yaml-commented-line\"># XOM_UNLOCKED, XOM_LOCKED, NO_ACCESS_LOCKED></span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    ACL_SEC_13</span>: <span class=\"yaml-value\">DEFAULT_RW_UNLOCKED</span></span><br>    <span class=\"yaml-commented-line\"># ----------------------------------------===== ACL_SEC_14 [Optional] =====-----------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 24b, Width: 3b, Access control for flash sector (offset range 0x07_0000 - 0x07_7FFF).</span><br>    <span class=\"yaml-commented-line\"># - DEFAULT_RW_UNLOCKED, (0): Default flash memory behavior (R/W unlocked)</span><br>    <span class=\"yaml-commented-line\"># - DATA_RW_LOCKED, (1): Data flash memory with this setting: R/W + locked</span><br>    <span class=\"yaml-commented-line\"># - ROM_RX_LOCKED, (2): ROM with this setting: RX + locked</span><br>    <span class=\"yaml-commented-line\"># - DATA_ROM_LOCKED, (3): Data read-only memory (DROM) with this setting: ROM + locked</span><br>    <span class=\"yaml-commented-line\"># - ROM_RX_UNLOCKED, (4): ROM with this setting: RX unlocked</span><br>    <span class=\"yaml-commented-line\"># - XOM_UNLOCKED, (5): XOM with this setting: XOM unlocked</span><br>    <span class=\"yaml-commented-line\"># - XOM_LOCKED, (6): XOM with this setting: XOM + locked</span><br>    <span class=\"yaml-commented-line\"># - NO_ACCESS_LOCKED, (7): Hidden (no access + locked)</span><br>    <span class=\"yaml-commented-line\"># Possible options: <DEFAULT_RW_UNLOCKED, DATA_RW_LOCKED, ROM_RX_LOCKED, DATA_ROM_LOCKED, ROM_RX_UNLOCKED,</span><br>    <span class=\"yaml-commented-line\"># XOM_UNLOCKED, XOM_LOCKED, NO_ACCESS_LOCKED></span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    ACL_SEC_14</span>: <span class=\"yaml-value\">DEFAULT_RW_UNLOCKED</span></span><br>    <span class=\"yaml-commented-line\"># ----------------------------------------===== ACL_SEC_15 [Optional] =====-----------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 28b, Width: 3b, Access control for flash sector (offset range 0x07_8000 - 0x07_FFFF).</span><br>    <span class=\"yaml-commented-line\"># - DEFAULT_RW_UNLOCKED, (0): Default flash memory behavior (R/W unlocked)</span><br>    <span class=\"yaml-commented-line\"># - DATA_RW_LOCKED, (1): Data flash memory with this setting: R/W + locked</span><br>    <span class=\"yaml-commented-line\"># - ROM_RX_LOCKED, (2): ROM with this setting: RX + locked</span><br>    <span class=\"yaml-commented-line\"># - DATA_ROM_LOCKED, (3): Data read-only memory (DROM) with this setting: ROM + locked</span><br>    <span class=\"yaml-commented-line\"># - ROM_RX_UNLOCKED, (4): ROM with this setting: RX unlocked</span><br>    <span class=\"yaml-commented-line\"># - XOM_UNLOCKED, (5): XOM with this setting: XOM unlocked</span><br>    <span class=\"yaml-commented-line\"># - XOM_LOCKED, (6): XOM with this setting: XOM + locked</span><br>    <span class=\"yaml-commented-line\"># - NO_ACCESS_LOCKED, (7): Hidden (no access + locked)</span><br>    <span class=\"yaml-commented-line\"># Possible options: <DEFAULT_RW_UNLOCKED, DATA_RW_LOCKED, ROM_RX_LOCKED, DATA_ROM_LOCKED, ROM_RX_UNLOCKED,</span><br>    <span class=\"yaml-commented-line\"># XOM_UNLOCKED, XOM_LOCKED, NO_ACCESS_LOCKED></span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    ACL_SEC_15</span>: <span class=\"yaml-value\">DEFAULT_RW_UNLOCKED</span></span><br>  <span class=\"yaml-commented-line\"># ---------------------------------------===== FLASH_ACL_16_23 [Optional] =====---------------------------------------</span><br>  <span class=\"yaml-commented-line\"># Description: Offset: 0x000000C8, Width: 32b; Access control for flash sector 16-23.</span><br>  <span class=\"yaml-commented-line\"># Select one of the 8 pre-defined access control attributes for the given sector. Access attributes control read,</span><br>  <span class=\"yaml-commented-line\"># write and execute access along with sticky lock protection.</span><br><span class=\"diff-removed\"></span><br>  <span class=\"yaml-commented-line\"># After a locked access level is selected, the sub-sequent updates of this field can be done with higher lock level</span><br>  <span class=\"yaml-commented-line\"># only.</span><br>  <span class=\"yaml-commented-line\">#  - If current sector ACL value (GLBACn index) is greater than the new value, then it is permitted except if the new</span><br>  <span class=\"yaml-commented-line\"># value is 4 or 5.</span><br>  <span class=\"yaml-commented-line\">#  - 7 (___L) > 6 (__XL) > 3 (R__L) > 2 (R_XL) > 1 (RW_L) > 0 (RWX_)</span><br>  <span class=\"yaml-commented-line\">#  - If current sector ACL value is 0, 4, or 5 then any new value is permitted.</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">  FLASH_ACL_16_23</span>:</span><br>    <span class=\"yaml-commented-line\"># ----------------------------------------===== ACL_SEC_16 [Optional] =====-----------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 0b, Width: 3b, Access control for flash sector (offset range 0x08_0000 - 0x08_7FFF).</span><br>    <span class=\"yaml-commented-line\"># - DEFAULT_RW_UNLOCKED, (0): Default flash memory behavior (R/W unlocked)</span><br>    <span class=\"yaml-commented-line\"># - DATA_RW_LOCKED, (1): Data flash memory with this setting: R/W + locked</span><br>    <span class=\"yaml-commented-line\"># - ROM_RX_LOCKED, (2): ROM with this setting: RX + locked</span><br>    <span class=\"yaml-commented-line\"># - DATA_ROM_LOCKED, (3): Data read-only memory (DROM) with this setting: ROM + locked</span><br>    <span class=\"yaml-commented-line\"># - ROM_RX_UNLOCKED, (4): ROM with this setting: RX unlocked</span><br>    <span class=\"yaml-commented-line\"># - XOM_UNLOCKED, (5): XOM with this setting: XOM unlocked</span><br>    <span class=\"yaml-commented-line\"># - XOM_LOCKED, (6): XOM with this setting: XOM + locked</span><br>    <span class=\"yaml-commented-line\"># - NO_ACCESS_LOCKED, (7): Hidden (no access + locked)</span><br>    <span class=\"yaml-commented-line\"># Possible options: <DEFAULT_RW_UNLOCKED, DATA_RW_LOCKED, ROM_RX_LOCKED, DATA_ROM_LOCKED, ROM_RX_UNLOCKED,</span><br>    <span class=\"yaml-commented-line\"># XOM_UNLOCKED, XOM_LOCKED, NO_ACCESS_LOCKED></span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    ACL_SEC_16</span>: <span class=\"yaml-value\">DEFAULT_RW_UNLOCKED</span></span><br>    <span class=\"yaml-commented-line\"># ----------------------------------------===== ACL_SEC_17 [Optional] =====-----------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 4b, Width: 3b, Access control for flash sector (offset range 0x08_8000 - 0x08_FFFF).</span><br>    <span class=\"yaml-commented-line\"># - DEFAULT_RW_UNLOCKED, (0): Default flash memory behavior (R/W unlocked)</span><br>    <span class=\"yaml-commented-line\"># - DATA_RW_LOCKED, (1): Data flash memory with this setting: R/W + locked</span><br>    <span class=\"yaml-commented-line\"># - ROM_RX_LOCKED, (2): ROM with this setting: RX + locked</span><br>    <span class=\"yaml-commented-line\"># - DATA_ROM_LOCKED, (3): Data read-only memory (DROM) with this setting: ROM + locked</span><br>    <span class=\"yaml-commented-line\"># - ROM_RX_UNLOCKED, (4): ROM with this setting: RX unlocked</span><br>    <span class=\"yaml-commented-line\"># - XOM_UNLOCKED, (5): XOM with this setting: XOM unlocked</span><br>    <span class=\"yaml-commented-line\"># - XOM_LOCKED, (6): XOM with this setting: XOM + locked</span><br>    <span class=\"yaml-commented-line\"># - NO_ACCESS_LOCKED, (7): Hidden (no access + locked)</span><br>    <span class=\"yaml-commented-line\"># Possible options: <DEFAULT_RW_UNLOCKED, DATA_RW_LOCKED, ROM_RX_LOCKED, DATA_ROM_LOCKED, ROM_RX_UNLOCKED,</span><br>    <span class=\"yaml-commented-line\"># XOM_UNLOCKED, XOM_LOCKED, NO_ACCESS_LOCKED></span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    ACL_SEC_17</span>: <span class=\"yaml-value\">DEFAULT_RW_UNLOCKED</span></span><br>    <span class=\"yaml-commented-line\"># ----------------------------------------===== ACL_SEC_18 [Optional] =====-----------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 8b, Width: 3b, Access control for flash sector (offset range 0x09_0000 - 0x09_7FFF).</span><br>    <span class=\"yaml-commented-line\"># - DEFAULT_RW_UNLOCKED, (0): Default flash memory behavior (R/W unlocked)</span><br>    <span class=\"yaml-commented-line\"># - DATA_RW_LOCKED, (1): Data flash memory with this setting: R/W + locked</span><br>    <span class=\"yaml-commented-line\"># - ROM_RX_LOCKED, (2): ROM with this setting: RX + locked</span><br>    <span class=\"yaml-commented-line\"># - DATA_ROM_LOCKED, (3): Data read-only memory (DROM) with this setting: ROM + locked</span><br>    <span class=\"yaml-commented-line\"># - ROM_RX_UNLOCKED, (4): ROM with this setting: RX unlocked</span><br>    <span class=\"yaml-commented-line\"># - XOM_UNLOCKED, (5): XOM with this setting: XOM unlocked</span><br>    <span class=\"yaml-commented-line\"># - XOM_LOCKED, (6): XOM with this setting: XOM + locked</span><br>    <span class=\"yaml-commented-line\"># - NO_ACCESS_LOCKED, (7): Hidden (no access + locked)</span><br>    <span class=\"yaml-commented-line\"># Possible options: <DEFAULT_RW_UNLOCKED, DATA_RW_LOCKED, ROM_RX_LOCKED, DATA_ROM_LOCKED, ROM_RX_UNLOCKED,</span><br>    <span class=\"yaml-commented-line\"># XOM_UNLOCKED, XOM_LOCKED, NO_ACCESS_LOCKED></span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    ACL_SEC_18</span>: <span class=\"yaml-value\">DEFAULT_RW_UNLOCKED</span></span><br>    <span class=\"yaml-commented-line\"># ----------------------------------------===== ACL_SEC_19 [Optional] =====-----------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 12b, Width: 3b, Access control for flash sector (offset range 0x09_8000 - 0x09_FFFF).</span><br>    <span class=\"yaml-commented-line\"># - DEFAULT_RW_UNLOCKED, (0): Default flash memory behavior (R/W unlocked)</span><br>    <span class=\"yaml-commented-line\"># - DATA_RW_LOCKED, (1): Data flash memory with this setting: R/W + locked</span><br>    <span class=\"yaml-commented-line\"># - ROM_RX_LOCKED, (2): ROM with this setting: RX + locked</span><br>    <span class=\"yaml-commented-line\"># - DATA_ROM_LOCKED, (3): Data read-only memory (DROM) with this setting: ROM + locked</span><br>    <span class=\"yaml-commented-line\"># - ROM_RX_UNLOCKED, (4): ROM with this setting: RX unlocked</span><br>    <span class=\"yaml-commented-line\"># - XOM_UNLOCKED, (5): XOM with this setting: XOM unlocked</span><br>    <span class=\"yaml-commented-line\"># - XOM_LOCKED, (6): XOM with this setting: XOM + locked</span><br>    <span class=\"yaml-commented-line\"># - NO_ACCESS_LOCKED, (7): Hidden (no access + locked)</span><br>    <span class=\"yaml-commented-line\"># Possible options: <DEFAULT_RW_UNLOCKED, DATA_RW_LOCKED, ROM_RX_LOCKED, DATA_ROM_LOCKED, ROM_RX_UNLOCKED,</span><br>    <span class=\"yaml-commented-line\"># XOM_UNLOCKED, XOM_LOCKED, NO_ACCESS_LOCKED></span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    ACL_SEC_19</span>: <span class=\"yaml-value\">DEFAULT_RW_UNLOCKED</span></span><br>    <span class=\"yaml-commented-line\"># ----------------------------------------===== ACL_SEC_20 [Optional] =====-----------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 16b, Width: 3b, Access control for flash sector (offset range 0x0A_0000 - 0x0A_7FFF).</span><br>    <span class=\"yaml-commented-line\"># - DEFAULT_RW_UNLOCKED, (0): Default flash memory behavior (R/W unlocked)</span><br>    <span class=\"yaml-commented-line\"># - DATA_RW_LOCKED, (1): Data flash memory with this setting: R/W + locked</span><br>    <span class=\"yaml-commented-line\"># - ROM_RX_LOCKED, (2): ROM with this setting: RX + locked</span><br>    <span class=\"yaml-commented-line\"># - DATA_ROM_LOCKED, (3): Data read-only memory (DROM) with this setting: ROM + locked</span><br>    <span class=\"yaml-commented-line\"># - ROM_RX_UNLOCKED, (4): ROM with this setting: RX unlocked</span><br>    <span class=\"yaml-commented-line\"># - XOM_UNLOCKED, (5): XOM with this setting: XOM unlocked</span><br>    <span class=\"yaml-commented-line\"># - XOM_LOCKED, (6): XOM with this setting: XOM + locked</span><br>    <span class=\"yaml-commented-line\"># - NO_ACCESS_LOCKED, (7): Hidden (no access + locked)</span><br>    <span class=\"yaml-commented-line\"># Possible options: <DEFAULT_RW_UNLOCKED, DATA_RW_LOCKED, ROM_RX_LOCKED, DATA_ROM_LOCKED, ROM_RX_UNLOCKED,</span><br>    <span class=\"yaml-commented-line\"># XOM_UNLOCKED, XOM_LOCKED, NO_ACCESS_LOCKED></span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    ACL_SEC_20</span>: <span class=\"yaml-value\">DEFAULT_RW_UNLOCKED</span></span><br>    <span class=\"yaml-commented-line\"># ----------------------------------------===== ACL_SEC_21 [Optional] =====-----------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 20b, Width: 3b, Access control for flash sector (offset range 0x0A_8000 - 0x0A_FFFF).</span><br>    <span class=\"yaml-commented-line\"># - DEFAULT_RW_UNLOCKED, (0): Default flash memory behavior (R/W unlocked)</span><br>    <span class=\"yaml-commented-line\"># - DATA_RW_LOCKED, (1): Data flash memory with this setting: R/W + locked</span><br>    <span class=\"yaml-commented-line\"># - ROM_RX_LOCKED, (2): ROM with this setting: RX + locked</span><br>    <span class=\"yaml-commented-line\"># - DATA_ROM_LOCKED, (3): Data read-only memory (DROM) with this setting: ROM + locked</span><br>    <span class=\"yaml-commented-line\"># - ROM_RX_UNLOCKED, (4): ROM with this setting: RX unlocked</span><br>    <span class=\"yaml-commented-line\"># - XOM_UNLOCKED, (5): XOM with this setting: XOM unlocked</span><br>    <span class=\"yaml-commented-line\"># - XOM_LOCKED, (6): XOM with this setting: XOM + locked</span><br>    <span class=\"yaml-commented-line\"># - NO_ACCESS_LOCKED, (7): Hidden (no access + locked)</span><br>    <span class=\"yaml-commented-line\"># Possible options: <DEFAULT_RW_UNLOCKED, DATA_RW_LOCKED, ROM_RX_LOCKED, DATA_ROM_LOCKED, ROM_RX_UNLOCKED,</span><br>    <span class=\"yaml-commented-line\"># XOM_UNLOCKED, XOM_LOCKED, NO_ACCESS_LOCKED></span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    ACL_SEC_21</span>: <span class=\"yaml-value\">DEFAULT_RW_UNLOCKED</span></span><br>    <span class=\"yaml-commented-line\"># ----------------------------------------===== ACL_SEC_22 [Optional] =====-----------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 24b, Width: 3b, Access control for flash sector (offset range 0x0B_0000 - 0x0B_7FFF).</span><br>    <span class=\"yaml-commented-line\"># - DEFAULT_RW_UNLOCKED, (0): Default flash memory behavior (R/W unlocked)</span><br>    <span class=\"yaml-commented-line\"># - DATA_RW_LOCKED, (1): Data flash memory with this setting: R/W + locked</span><br>    <span class=\"yaml-commented-line\"># - ROM_RX_LOCKED, (2): ROM with this setting: RX + locked</span><br>    <span class=\"yaml-commented-line\"># - DATA_ROM_LOCKED, (3): Data read-only memory (DROM) with this setting: ROM + locked</span><br>    <span class=\"yaml-commented-line\"># - ROM_RX_UNLOCKED, (4): ROM with this setting: RX unlocked</span><br>    <span class=\"yaml-commented-line\"># - XOM_UNLOCKED, (5): XOM with this setting: XOM unlocked</span><br>    <span class=\"yaml-commented-line\"># - XOM_LOCKED, (6): XOM with this setting: XOM + locked</span><br>    <span class=\"yaml-commented-line\"># - NO_ACCESS_LOCKED, (7): Hidden (no access + locked)</span><br>    <span class=\"yaml-commented-line\"># Possible options: <DEFAULT_RW_UNLOCKED, DATA_RW_LOCKED, ROM_RX_LOCKED, DATA_ROM_LOCKED, ROM_RX_UNLOCKED,</span><br>    <span class=\"yaml-commented-line\"># XOM_UNLOCKED, XOM_LOCKED, NO_ACCESS_LOCKED></span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    ACL_SEC_22</span>: <span class=\"yaml-value\">DEFAULT_RW_UNLOCKED</span></span><br>    <span class=\"yaml-commented-line\"># ----------------------------------------===== ACL_SEC_23 [Optional] =====-----------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 28b, Width: 3b, Access control for flash sector (offset range 0x0B_8000 - 0x0B_FFFF).</span><br>    <span class=\"yaml-commented-line\"># - DEFAULT_RW_UNLOCKED, (0): Default flash memory behavior (R/W unlocked)</span><br>    <span class=\"yaml-commented-line\"># - DATA_RW_LOCKED, (1): Data flash memory with this setting: R/W + locked</span><br>    <span class=\"yaml-commented-line\"># - ROM_RX_LOCKED, (2): ROM with this setting: RX + locked</span><br>    <span class=\"yaml-commented-line\"># - DATA_ROM_LOCKED, (3): Data read-only memory (DROM) with this setting: ROM + locked</span><br>    <span class=\"yaml-commented-line\"># - ROM_RX_UNLOCKED, (4): ROM with this setting: RX unlocked</span><br>    <span class=\"yaml-commented-line\"># - XOM_UNLOCKED, (5): XOM with this setting: XOM unlocked</span><br>    <span class=\"yaml-commented-line\"># - XOM_LOCKED, (6): XOM with this setting: XOM + locked</span><br>    <span class=\"yaml-commented-line\"># - NO_ACCESS_LOCKED, (7): Hidden (no access + locked)</span><br>    <span class=\"yaml-commented-line\"># Possible options: <DEFAULT_RW_UNLOCKED, DATA_RW_LOCKED, ROM_RX_LOCKED, DATA_ROM_LOCKED, ROM_RX_UNLOCKED,</span><br>    <span class=\"yaml-commented-line\"># XOM_UNLOCKED, XOM_LOCKED, NO_ACCESS_LOCKED></span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    ACL_SEC_23</span>: <span class=\"yaml-value\">DEFAULT_RW_UNLOCKED</span></span><br>  <span class=\"yaml-commented-line\"># ---------------------------------------===== FLASH_ACL_24_31 [Optional] =====---------------------------------------</span><br>  <span class=\"yaml-commented-line\"># Description: Offset: 0x000000CC, Width: 32b; Access control for flash sector 24-31.</span><br>  <span class=\"yaml-commented-line\"># Select one of the 8 pre-defined access control attributes for the given sector. Access attributes control read,</span><br>  <span class=\"yaml-commented-line\"># write and execute access along with sticky lock protection.</span><br><span class=\"diff-removed\"></span><br>  <span class=\"yaml-commented-line\"># After a locked access level is selected, the sub-sequent updates of this field can be done with higher lock level</span><br>  <span class=\"yaml-commented-line\"># only.</span><br>  <span class=\"yaml-commented-line\">#  - If current sector ACL value (GLBACn index) is greater than the new value, then it is permitted except if the new</span><br>  <span class=\"yaml-commented-line\"># value is 4 or 5.</span><br>  <span class=\"yaml-commented-line\">#  - 7 (___L) > 6 (__XL) > 3 (R__L) > 2 (R_XL) > 1 (RW_L) > 0 (RWX_)</span><br>  <span class=\"yaml-commented-line\">#  - If current sector ACL value is 0, 4, or 5 then any new value is permitted.</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">  FLASH_ACL_24_31</span>:</span><br>    <span class=\"yaml-commented-line\"># ----------------------------------------===== ACL_SEC_24 [Optional] =====-----------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 0b, Width: 3b, Access control for flash sector (offset range 0x0C_0000 - 0x0C_7FFF).</span><br>    <span class=\"yaml-commented-line\"># - DEFAULT_RW_UNLOCKED, (0): Default flash memory behavior (R/W unlocked)</span><br>    <span class=\"yaml-commented-line\"># - DATA_RW_LOCKED, (1): Data flash memory with this setting: R/W + locked</span><br>    <span class=\"yaml-commented-line\"># - ROM_RX_LOCKED, (2): ROM with this setting: RX + locked</span><br>    <span class=\"yaml-commented-line\"># - DATA_ROM_LOCKED, (3): Data read-only memory (DROM) with this setting: ROM + locked</span><br>    <span class=\"yaml-commented-line\"># - ROM_RX_UNLOCKED, (4): ROM with this setting: RX unlocked</span><br>    <span class=\"yaml-commented-line\"># - XOM_UNLOCKED, (5): XOM with this setting: XOM unlocked</span><br>    <span class=\"yaml-commented-line\"># - XOM_LOCKED, (6): XOM with this setting: XOM + locked</span><br>    <span class=\"yaml-commented-line\"># - NO_ACCESS_LOCKED, (7): Hidden (no access + locked)</span><br>    <span class=\"yaml-commented-line\"># Possible options: <DEFAULT_RW_UNLOCKED, DATA_RW_LOCKED, ROM_RX_LOCKED, DATA_ROM_LOCKED, ROM_RX_UNLOCKED,</span><br>    <span class=\"yaml-commented-line\"># XOM_UNLOCKED, XOM_LOCKED, NO_ACCESS_LOCKED></span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    ACL_SEC_24</span>: <span class=\"yaml-value\">DEFAULT_RW_UNLOCKED</span></span><br>    <span class=\"yaml-commented-line\"># ----------------------------------------===== ACL_SEC_25 [Optional] =====-----------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 4b, Width: 3b, Access control for flash sector (offset range 0x0C_8000 - 0x0C_FFFF).</span><br>    <span class=\"yaml-commented-line\"># - DEFAULT_RW_UNLOCKED, (0): Default flash memory behavior (R/W unlocked)</span><br>    <span class=\"yaml-commented-line\"># - DATA_RW_LOCKED, (1): Data flash memory with this setting: R/W + locked</span><br>    <span class=\"yaml-commented-line\"># - ROM_RX_LOCKED, (2): ROM with this setting: RX + locked</span><br>    <span class=\"yaml-commented-line\"># - DATA_ROM_LOCKED, (3): Data read-only memory (DROM) with this setting: ROM + locked</span><br>    <span class=\"yaml-commented-line\"># - ROM_RX_UNLOCKED, (4): ROM with this setting: RX unlocked</span><br>    <span class=\"yaml-commented-line\"># - XOM_UNLOCKED, (5): XOM with this setting: XOM unlocked</span><br>    <span class=\"yaml-commented-line\"># - XOM_LOCKED, (6): XOM with this setting: XOM + locked</span><br>    <span class=\"yaml-commented-line\"># - NO_ACCESS_LOCKED, (7): Hidden (no access + locked)</span><br>    <span class=\"yaml-commented-line\"># Possible options: <DEFAULT_RW_UNLOCKED, DATA_RW_LOCKED, ROM_RX_LOCKED, DATA_ROM_LOCKED, ROM_RX_UNLOCKED,</span><br>    <span class=\"yaml-commented-line\"># XOM_UNLOCKED, XOM_LOCKED, NO_ACCESS_LOCKED></span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    ACL_SEC_25</span>: <span class=\"yaml-value\">DEFAULT_RW_UNLOCKED</span></span><br>    <span class=\"yaml-commented-line\"># ----------------------------------------===== ACL_SEC_26 [Optional] =====-----------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 8b, Width: 3b, Access control for flash sector (offset range 0x0D_0000 - 0x0D_7FFF).</span><br>    <span class=\"yaml-commented-line\"># - DEFAULT_RW_UNLOCKED, (0): Default flash memory behavior (R/W unlocked)</span><br>    <span class=\"yaml-commented-line\"># - DATA_RW_LOCKED, (1): Data flash memory with this setting: R/W + locked</span><br>    <span class=\"yaml-commented-line\"># - ROM_RX_LOCKED, (2): ROM with this setting: RX + locked</span><br>    <span class=\"yaml-commented-line\"># - DATA_ROM_LOCKED, (3): Data read-only memory (DROM) with this setting: ROM + locked</span><br>    <span class=\"yaml-commented-line\"># - ROM_RX_UNLOCKED, (4): ROM with this setting: RX unlocked</span><br>    <span class=\"yaml-commented-line\"># - XOM_UNLOCKED, (5): XOM with this setting: XOM unlocked</span><br>    <span class=\"yaml-commented-line\"># - XOM_LOCKED, (6): XOM with this setting: XOM + locked</span><br>    <span class=\"yaml-commented-line\"># - NO_ACCESS_LOCKED, (7): Hidden (no access + locked)</span><br>    <span class=\"yaml-commented-line\"># Possible options: <DEFAULT_RW_UNLOCKED, DATA_RW_LOCKED, ROM_RX_LOCKED, DATA_ROM_LOCKED, ROM_RX_UNLOCKED,</span><br>    <span class=\"yaml-commented-line\"># XOM_UNLOCKED, XOM_LOCKED, NO_ACCESS_LOCKED></span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    ACL_SEC_26</span>: <span class=\"yaml-value\">DEFAULT_RW_UNLOCKED</span></span><br>    <span class=\"yaml-commented-line\"># ----------------------------------------===== ACL_SEC_27 [Optional] =====-----------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 12b, Width: 3b, Access control for flash sector (offset range 0x0D_8000 - 0x0D_FFFF).</span><br>    <span class=\"yaml-commented-line\"># - DEFAULT_RW_UNLOCKED, (0): Default flash memory behavior (R/W unlocked)</span><br>    <span class=\"yaml-commented-line\"># - DATA_RW_LOCKED, (1): Data flash memory with this setting: R/W + locked</span><br>    <span class=\"yaml-commented-line\"># - ROM_RX_LOCKED, (2): ROM with this setting: RX + locked</span><br>    <span class=\"yaml-commented-line\"># - DATA_ROM_LOCKED, (3): Data read-only memory (DROM) with this setting: ROM + locked</span><br>    <span class=\"yaml-commented-line\"># - ROM_RX_UNLOCKED, (4): ROM with this setting: RX unlocked</span><br>    <span class=\"yaml-commented-line\"># - XOM_UNLOCKED, (5): XOM with this setting: XOM unlocked</span><br>    <span class=\"yaml-commented-line\"># - XOM_LOCKED, (6): XOM with this setting: XOM + locked</span><br>    <span class=\"yaml-commented-line\"># - NO_ACCESS_LOCKED, (7): Hidden (no access + locked)</span><br>    <span class=\"yaml-commented-line\"># Possible options: <DEFAULT_RW_UNLOCKED, DATA_RW_LOCKED, ROM_RX_LOCKED, DATA_ROM_LOCKED, ROM_RX_UNLOCKED,</span><br>    <span class=\"yaml-commented-line\"># XOM_UNLOCKED, XOM_LOCKED, NO_ACCESS_LOCKED></span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    ACL_SEC_27</span>: <span class=\"yaml-value\">DEFAULT_RW_UNLOCKED</span></span><br>    <span class=\"yaml-commented-line\"># ----------------------------------------===== ACL_SEC_28 [Optional] =====-----------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 16b, Width: 3b, Access control for flash sector (offset range 0x0E_0000 - 0x0E_7FFF).</span><br>    <span class=\"yaml-commented-line\"># - DEFAULT_RW_UNLOCKED, (0): Default flash memory behavior (R/W unlocked)</span><br>    <span class=\"yaml-commented-line\"># - DATA_RW_LOCKED, (1): Data flash memory with this setting: R/W + locked</span><br>    <span class=\"yaml-commented-line\"># - ROM_RX_LOCKED, (2): ROM with this setting: RX + locked</span><br>    <span class=\"yaml-commented-line\"># - DATA_ROM_LOCKED, (3): Data read-only memory (DROM) with this setting: ROM + locked</span><br>    <span class=\"yaml-commented-line\"># - ROM_RX_UNLOCKED, (4): ROM with this setting: RX unlocked</span><br>    <span class=\"yaml-commented-line\"># - XOM_UNLOCKED, (5): XOM with this setting: XOM unlocked</span><br>    <span class=\"yaml-commented-line\"># - XOM_LOCKED, (6): XOM with this setting: XOM + locked</span><br>    <span class=\"yaml-commented-line\"># - NO_ACCESS_LOCKED, (7): Hidden (no access + locked)</span><br>    <span class=\"yaml-commented-line\"># Possible options: <DEFAULT_RW_UNLOCKED, DATA_RW_LOCKED, ROM_RX_LOCKED, DATA_ROM_LOCKED, ROM_RX_UNLOCKED,</span><br>    <span class=\"yaml-commented-line\"># XOM_UNLOCKED, XOM_LOCKED, NO_ACCESS_LOCKED></span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    ACL_SEC_28</span>: <span class=\"yaml-value\">DEFAULT_RW_UNLOCKED</span></span><br>    <span class=\"yaml-commented-line\"># ----------------------------------------===== ACL_SEC_29 [Optional] =====-----------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 20b, Width: 3b, Access control for flash sector (offset range 0x0E_8000 - 0x0E_FFFF).</span><br>    <span class=\"yaml-commented-line\"># - DEFAULT_RW_UNLOCKED, (0): Default flash memory behavior (R/W unlocked)</span><br>    <span class=\"yaml-commented-line\"># - DATA_RW_LOCKED, (1): Data flash memory with this setting: R/W + locked</span><br>    <span class=\"yaml-commented-line\"># - ROM_RX_LOCKED, (2): ROM with this setting: RX + locked</span><br>    <span class=\"yaml-commented-line\"># - DATA_ROM_LOCKED, (3): Data read-only memory (DROM) with this setting: ROM + locked</span><br>    <span class=\"yaml-commented-line\"># - ROM_RX_UNLOCKED, (4): ROM with this setting: RX unlocked</span><br>    <span class=\"yaml-commented-line\"># - XOM_UNLOCKED, (5): XOM with this setting: XOM unlocked</span><br>    <span class=\"yaml-commented-line\"># - XOM_LOCKED, (6): XOM with this setting: XOM + locked</span><br>    <span class=\"yaml-commented-line\"># - NO_ACCESS_LOCKED, (7): Hidden (no access + locked)</span><br>    <span class=\"yaml-commented-line\"># Possible options: <DEFAULT_RW_UNLOCKED, DATA_RW_LOCKED, ROM_RX_LOCKED, DATA_ROM_LOCKED, ROM_RX_UNLOCKED,</span><br>    <span class=\"yaml-commented-line\"># XOM_UNLOCKED, XOM_LOCKED, NO_ACCESS_LOCKED></span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    ACL_SEC_29</span>: <span class=\"yaml-value\">DEFAULT_RW_UNLOCKED</span></span><br>    <span class=\"yaml-commented-line\"># ----------------------------------------===== ACL_SEC_30 [Optional] =====-----------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 24b, Width: 3b, Access control for flash sector (offset range 0x0F_0000 - 0x0F_7FFF).</span><br>    <span class=\"yaml-commented-line\"># - DEFAULT_RW_UNLOCKED, (0): Default flash memory behavior (R/W unlocked)</span><br>    <span class=\"yaml-commented-line\"># - DATA_RW_LOCKED, (1): Data flash memory with this setting: R/W + locked</span><br>    <span class=\"yaml-commented-line\"># - ROM_RX_LOCKED, (2): ROM with this setting: RX + locked</span><br>    <span class=\"yaml-commented-line\"># - DATA_ROM_LOCKED, (3): Data read-only memory (DROM) with this setting: ROM + locked</span><br>    <span class=\"yaml-commented-line\"># - ROM_RX_UNLOCKED, (4): ROM with this setting: RX unlocked</span><br>    <span class=\"yaml-commented-line\"># - XOM_UNLOCKED, (5): XOM with this setting: XOM unlocked</span><br>    <span class=\"yaml-commented-line\"># - XOM_LOCKED, (6): XOM with this setting: XOM + locked</span><br>    <span class=\"yaml-commented-line\"># - NO_ACCESS_LOCKED, (7): Hidden (no access + locked)</span><br>    <span class=\"yaml-commented-line\"># Possible options: <DEFAULT_RW_UNLOCKED, DATA_RW_LOCKED, ROM_RX_LOCKED, DATA_ROM_LOCKED, ROM_RX_UNLOCKED,</span><br>    <span class=\"yaml-commented-line\"># XOM_UNLOCKED, XOM_LOCKED, NO_ACCESS_LOCKED></span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    ACL_SEC_30</span>: <span class=\"yaml-value\">DEFAULT_RW_UNLOCKED</span></span><br>    <span class=\"yaml-commented-line\"># ----------------------------------------===== ACL_SEC_31 [Optional] =====-----------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 28b, Width: 3b, Access control for flash sector (offset range 0x0F_8000 - 0x0F_FFFF).</span><br>    <span class=\"yaml-commented-line\"># - DEFAULT_RW_UNLOCKED, (0): Default flash memory behavior (R/W unlocked)</span><br>    <span class=\"yaml-commented-line\"># - DATA_RW_LOCKED, (1): Data flash memory with this setting: R/W + locked</span><br>    <span class=\"yaml-commented-line\"># - ROM_RX_LOCKED, (2): ROM with this setting: RX + locked</span><br>    <span class=\"yaml-commented-line\"># - DATA_ROM_LOCKED, (3): Data read-only memory (DROM) with this setting: ROM + locked</span><br>    <span class=\"yaml-commented-line\"># - ROM_RX_UNLOCKED, (4): ROM with this setting: RX unlocked</span><br>    <span class=\"yaml-commented-line\"># - XOM_UNLOCKED, (5): XOM with this setting: XOM unlocked</span><br>    <span class=\"yaml-commented-line\"># - XOM_LOCKED, (6): XOM with this setting: XOM + locked</span><br>    <span class=\"yaml-commented-line\"># - NO_ACCESS_LOCKED, (7): Hidden (no access + locked)</span><br>    <span class=\"yaml-commented-line\"># Possible options: <DEFAULT_RW_UNLOCKED, DATA_RW_LOCKED, ROM_RX_LOCKED, DATA_ROM_LOCKED, ROM_RX_UNLOCKED,</span><br>    <span class=\"yaml-commented-line\"># XOM_UNLOCKED, XOM_LOCKED, NO_ACCESS_LOCKED></span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    ACL_SEC_31</span>: <span class=\"yaml-value\">DEFAULT_RW_UNLOCKED</span></span><br>  <span class=\"yaml-commented-line\"># ---------------------------------------===== FLASH_ACL_32_39 [Optional] =====---------------------------------------</span><br>  <span class=\"yaml-commented-line\"># Description: Offset: 0x000000D0, Width: 32b; Access control for flash sector 32-39.</span><br>  <span class=\"yaml-commented-line\"># Select one of the 8 pre-defined access control attributes for the given sector. Access attributes control read,</span><br>  <span class=\"yaml-commented-line\"># write and execute access along with sticky lock protection.</span><br><span class=\"diff-removed\"></span><br>  <span class=\"yaml-commented-line\"># After a locked access level is selected, the sub-sequent updates of this field can be done with higher lock level</span><br>  <span class=\"yaml-commented-line\"># only.</span><br>  <span class=\"yaml-commented-line\">#  - If current sector ACL value (GLBACn index) is greater than the new value, then it is permitted except if the new</span><br>  <span class=\"yaml-commented-line\"># value is 4 or 5.</span><br>  <span class=\"yaml-commented-line\">#  - 7 (___L) > 6 (__XL) > 3 (R__L) > 2 (R_XL) > 1 (RW_L) > 0 (RWX_)</span><br>  <span class=\"yaml-commented-line\">#  - If current sector ACL value is 0, 4, or 5 then any new value is permitted.</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">  FLASH_ACL_32_39</span>:</span><br>    <span class=\"yaml-commented-line\"># ----------------------------------------===== ACL_SEC_32 [Optional] =====-----------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 0b, Width: 3b, Access control for flash sector (offset range 0x10_0000 - 0x10_7FFF).</span><br>    <span class=\"yaml-commented-line\"># - DEFAULT_RW_UNLOCKED, (0): Default flash memory behavior (R/W unlocked)</span><br>    <span class=\"yaml-commented-line\"># - DATA_RW_LOCKED, (1): Data flash memory with this setting: R/W + locked</span><br>    <span class=\"yaml-commented-line\"># - ROM_RX_LOCKED, (2): ROM with this setting: RX + locked</span><br>    <span class=\"yaml-commented-line\"># - DATA_ROM_LOCKED, (3): Data read-only memory (DROM) with this setting: ROM + locked</span><br>    <span class=\"yaml-commented-line\"># - ROM_RX_UNLOCKED, (4): ROM with this setting: RX unlocked</span><br>    <span class=\"yaml-commented-line\"># - XOM_UNLOCKED, (5): XOM with this setting: XOM unlocked</span><br>    <span class=\"yaml-commented-line\"># - XOM_LOCKED, (6): XOM with this setting: XOM + locked</span><br>    <span class=\"yaml-commented-line\"># - NO_ACCESS_LOCKED, (7): Hidden (no access + locked)</span><br>    <span class=\"yaml-commented-line\"># Possible options: <DEFAULT_RW_UNLOCKED, DATA_RW_LOCKED, ROM_RX_LOCKED, DATA_ROM_LOCKED, ROM_RX_UNLOCKED,</span><br>    <span class=\"yaml-commented-line\"># XOM_UNLOCKED, XOM_LOCKED, NO_ACCESS_LOCKED></span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    ACL_SEC_32</span>: <span class=\"yaml-value\">DEFAULT_RW_UNLOCKED</span></span><br>    <span class=\"yaml-commented-line\"># ----------------------------------------===== ACL_SEC_33 [Optional] =====-----------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 4b, Width: 3b, Access control for flash sector (offset range 0x10_8000 - 0x10_FFFF).</span><br>    <span class=\"yaml-commented-line\"># - DEFAULT_RW_UNLOCKED, (0): Default flash memory behavior (R/W unlocked)</span><br>    <span class=\"yaml-commented-line\"># - DATA_RW_LOCKED, (1): Data flash memory with this setting: R/W + locked</span><br>    <span class=\"yaml-commented-line\"># - ROM_RX_LOCKED, (2): ROM with this setting: RX + locked</span><br>    <span class=\"yaml-commented-line\"># - DATA_ROM_LOCKED, (3): Data read-only memory (DROM) with this setting: ROM + locked</span><br>    <span class=\"yaml-commented-line\"># - ROM_RX_UNLOCKED, (4): ROM with this setting: RX unlocked</span><br>    <span class=\"yaml-commented-line\"># - XOM_UNLOCKED, (5): XOM with this setting: XOM unlocked</span><br>    <span class=\"yaml-commented-line\"># - XOM_LOCKED, (6): XOM with this setting: XOM + locked</span><br>    <span class=\"yaml-commented-line\"># - NO_ACCESS_LOCKED, (7): Hidden (no access + locked)</span><br>    <span class=\"yaml-commented-line\"># Possible options: <DEFAULT_RW_UNLOCKED, DATA_RW_LOCKED, ROM_RX_LOCKED, DATA_ROM_LOCKED, ROM_RX_UNLOCKED,</span><br>    <span class=\"yaml-commented-line\"># XOM_UNLOCKED, XOM_LOCKED, NO_ACCESS_LOCKED></span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    ACL_SEC_33</span>: <span class=\"yaml-value\">DEFAULT_RW_UNLOCKED</span></span><br>    <span class=\"yaml-commented-line\"># ----------------------------------------===== ACL_SEC_34 [Optional] =====-----------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 8b, Width: 3b, Access control for flash sector (offset range 0x11_0000 - 0x11_7FFF).</span><br>    <span class=\"yaml-commented-line\"># - DEFAULT_RW_UNLOCKED, (0): Default flash memory behavior (R/W unlocked)</span><br>    <span class=\"yaml-commented-line\"># - DATA_RW_LOCKED, (1): Data flash memory with this setting: R/W + locked</span><br>    <span class=\"yaml-commented-line\"># - ROM_RX_LOCKED, (2): ROM with this setting: RX + locked</span><br>    <span class=\"yaml-commented-line\"># - DATA_ROM_LOCKED, (3): Data read-only memory (DROM) with this setting: ROM + locked</span><br>    <span class=\"yaml-commented-line\"># - ROM_RX_UNLOCKED, (4): ROM with this setting: RX unlocked</span><br>    <span class=\"yaml-commented-line\"># - XOM_UNLOCKED, (5): XOM with this setting: XOM unlocked</span><br>    <span class=\"yaml-commented-line\"># - XOM_LOCKED, (6): XOM with this setting: XOM + locked</span><br>    <span class=\"yaml-commented-line\"># - NO_ACCESS_LOCKED, (7): Hidden (no access + locked)</span><br>    <span class=\"yaml-commented-line\"># Possible options: <DEFAULT_RW_UNLOCKED, DATA_RW_LOCKED, ROM_RX_LOCKED, DATA_ROM_LOCKED, ROM_RX_UNLOCKED,</span><br>    <span class=\"yaml-commented-line\"># XOM_UNLOCKED, XOM_LOCKED, NO_ACCESS_LOCKED></span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    ACL_SEC_34</span>: <span class=\"yaml-value\">DEFAULT_RW_UNLOCKED</span></span><br>    <span class=\"yaml-commented-line\"># ----------------------------------------===== ACL_SEC_35 [Optional] =====-----------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 12b, Width: 3b, Access control for flash sector (offset range 0x11_8000 - 0x11_FFFF).</span><br>    <span class=\"yaml-commented-line\"># - DEFAULT_RW_UNLOCKED, (0): Default flash memory behavior (R/W unlocked)</span><br>    <span class=\"yaml-commented-line\"># - DATA_RW_LOCKED, (1): Data flash memory with this setting: R/W + locked</span><br>    <span class=\"yaml-commented-line\"># - ROM_RX_LOCKED, (2): ROM with this setting: RX + locked</span><br>    <span class=\"yaml-commented-line\"># - DATA_ROM_LOCKED, (3): Data read-only memory (DROM) with this setting: ROM + locked</span><br>    <span class=\"yaml-commented-line\"># - ROM_RX_UNLOCKED, (4): ROM with this setting: RX unlocked</span><br>    <span class=\"yaml-commented-line\"># - XOM_UNLOCKED, (5): XOM with this setting: XOM unlocked</span><br>    <span class=\"yaml-commented-line\"># - XOM_LOCKED, (6): XOM with this setting: XOM + locked</span><br>    <span class=\"yaml-commented-line\"># - NO_ACCESS_LOCKED, (7): Hidden (no access + locked)</span><br>    <span class=\"yaml-commented-line\"># Possible options: <DEFAULT_RW_UNLOCKED, DATA_RW_LOCKED, ROM_RX_LOCKED, DATA_ROM_LOCKED, ROM_RX_UNLOCKED,</span><br>    <span class=\"yaml-commented-line\"># XOM_UNLOCKED, XOM_LOCKED, NO_ACCESS_LOCKED></span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    ACL_SEC_35</span>: <span class=\"yaml-value\">DEFAULT_RW_UNLOCKED</span></span><br>    <span class=\"yaml-commented-line\"># ----------------------------------------===== ACL_SEC_36 [Optional] =====-----------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 16b, Width: 3b, Access control for flash sector (offset range 0x12_0000 - 0x12_7FFF).</span><br>    <span class=\"yaml-commented-line\"># - DEFAULT_RW_UNLOCKED, (0): Default flash memory behavior (R/W unlocked)</span><br>    <span class=\"yaml-commented-line\"># - DATA_RW_LOCKED, (1): Data flash memory with this setting: R/W + locked</span><br>    <span class=\"yaml-commented-line\"># - ROM_RX_LOCKED, (2): ROM with this setting: RX + locked</span><br>    <span class=\"yaml-commented-line\"># - DATA_ROM_LOCKED, (3): Data read-only memory (DROM) with this setting: ROM + locked</span><br>    <span class=\"yaml-commented-line\"># - ROM_RX_UNLOCKED, (4): ROM with this setting: RX unlocked</span><br>    <span class=\"yaml-commented-line\"># - XOM_UNLOCKED, (5): XOM with this setting: XOM unlocked</span><br>    <span class=\"yaml-commented-line\"># - XOM_LOCKED, (6): XOM with this setting: XOM + locked</span><br>    <span class=\"yaml-commented-line\"># - NO_ACCESS_LOCKED, (7): Hidden (no access + locked)</span><br>    <span class=\"yaml-commented-line\"># Possible options: <DEFAULT_RW_UNLOCKED, DATA_RW_LOCKED, ROM_RX_LOCKED, DATA_ROM_LOCKED, ROM_RX_UNLOCKED,</span><br>    <span class=\"yaml-commented-line\"># XOM_UNLOCKED, XOM_LOCKED, NO_ACCESS_LOCKED></span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    ACL_SEC_36</span>: <span class=\"yaml-value\">DEFAULT_RW_UNLOCKED</span></span><br>    <span class=\"yaml-commented-line\"># ----------------------------------------===== ACL_SEC_37 [Optional] =====-----------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 20b, Width: 3b, Access control for flash sector (offset range 0x12_8000 - 0x12_FFFF).</span><br>    <span class=\"yaml-commented-line\"># - DEFAULT_RW_UNLOCKED, (0): Default flash memory behavior (R/W unlocked)</span><br>    <span class=\"yaml-commented-line\"># - DATA_RW_LOCKED, (1): Data flash memory with this setting: R/W + locked</span><br>    <span class=\"yaml-commented-line\"># - ROM_RX_LOCKED, (2): ROM with this setting: RX + locked</span><br>    <span class=\"yaml-commented-line\"># - DATA_ROM_LOCKED, (3): Data read-only memory (DROM) with this setting: ROM + locked</span><br>    <span class=\"yaml-commented-line\"># - ROM_RX_UNLOCKED, (4): ROM with this setting: RX unlocked</span><br>    <span class=\"yaml-commented-line\"># - XOM_UNLOCKED, (5): XOM with this setting: XOM unlocked</span><br>    <span class=\"yaml-commented-line\"># - XOM_LOCKED, (6): XOM with this setting: XOM + locked</span><br>    <span class=\"yaml-commented-line\"># - NO_ACCESS_LOCKED, (7): Hidden (no access + locked)</span><br>    <span class=\"yaml-commented-line\"># Possible options: <DEFAULT_RW_UNLOCKED, DATA_RW_LOCKED, ROM_RX_LOCKED, DATA_ROM_LOCKED, ROM_RX_UNLOCKED,</span><br>    <span class=\"yaml-commented-line\"># XOM_UNLOCKED, XOM_LOCKED, NO_ACCESS_LOCKED></span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    ACL_SEC_37</span>: <span class=\"yaml-value\">DEFAULT_RW_UNLOCKED</span></span><br>    <span class=\"yaml-commented-line\"># ----------------------------------------===== ACL_SEC_38 [Optional] =====-----------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 24b, Width: 3b, Access control for flash sector (offset range 0x13_0000 - 0x13_7FFF).</span><br>    <span class=\"yaml-commented-line\"># - DEFAULT_RW_UNLOCKED, (0): Default flash memory behavior (R/W unlocked)</span><br>    <span class=\"yaml-commented-line\"># - DATA_RW_LOCKED, (1): Data flash memory with this setting: R/W + locked</span><br>    <span class=\"yaml-commented-line\"># - ROM_RX_LOCKED, (2): ROM with this setting: RX + locked</span><br>    <span class=\"yaml-commented-line\"># - DATA_ROM_LOCKED, (3): Data read-only memory (DROM) with this setting: ROM + locked</span><br>    <span class=\"yaml-commented-line\"># - ROM_RX_UNLOCKED, (4): ROM with this setting: RX unlocked</span><br>    <span class=\"yaml-commented-line\"># - XOM_UNLOCKED, (5): XOM with this setting: XOM unlocked</span><br>    <span class=\"yaml-commented-line\"># - XOM_LOCKED, (6): XOM with this setting: XOM + locked</span><br>    <span class=\"yaml-commented-line\"># - NO_ACCESS_LOCKED, (7): Hidden (no access + locked)</span><br>    <span class=\"yaml-commented-line\"># Possible options: <DEFAULT_RW_UNLOCKED, DATA_RW_LOCKED, ROM_RX_LOCKED, DATA_ROM_LOCKED, ROM_RX_UNLOCKED,</span><br>    <span class=\"yaml-commented-line\"># XOM_UNLOCKED, XOM_LOCKED, NO_ACCESS_LOCKED></span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    ACL_SEC_38</span>: <span class=\"yaml-value\">DEFAULT_RW_UNLOCKED</span></span><br>    <span class=\"yaml-commented-line\"># ----------------------------------------===== ACL_SEC_39 [Optional] =====-----------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 28b, Width: 3b, Access control for flash sector (offset range 0x13_8000 - 0x13_FFFF).</span><br>    <span class=\"yaml-commented-line\"># - DEFAULT_RW_UNLOCKED, (0): Default flash memory behavior (R/W unlocked)</span><br>    <span class=\"yaml-commented-line\"># - DATA_RW_LOCKED, (1): Data flash memory with this setting: R/W + locked</span><br>    <span class=\"yaml-commented-line\"># - ROM_RX_LOCKED, (2): ROM with this setting: RX + locked</span><br>    <span class=\"yaml-commented-line\"># - DATA_ROM_LOCKED, (3): Data read-only memory (DROM) with this setting: ROM + locked</span><br>    <span class=\"yaml-commented-line\"># - ROM_RX_UNLOCKED, (4): ROM with this setting: RX unlocked</span><br>    <span class=\"yaml-commented-line\"># - XOM_UNLOCKED, (5): XOM with this setting: XOM unlocked</span><br>    <span class=\"yaml-commented-line\"># - XOM_LOCKED, (6): XOM with this setting: XOM + locked</span><br>    <span class=\"yaml-commented-line\"># - NO_ACCESS_LOCKED, (7): Hidden (no access + locked)</span><br>    <span class=\"yaml-commented-line\"># Possible options: <DEFAULT_RW_UNLOCKED, DATA_RW_LOCKED, ROM_RX_LOCKED, DATA_ROM_LOCKED, ROM_RX_UNLOCKED,</span><br>    <span class=\"yaml-commented-line\"># XOM_UNLOCKED, XOM_LOCKED, NO_ACCESS_LOCKED></span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    ACL_SEC_39</span>: <span class=\"yaml-value\">DEFAULT_RW_UNLOCKED</span></span><br>  <span class=\"yaml-commented-line\"># ---------------------------------------===== FLASH_ACL_40_47 [Optional] =====---------------------------------------</span><br>  <span class=\"yaml-commented-line\"># Description: Offset: 0x000000D4, Width: 32b; Access control for flash sector 40-47.</span><br>  <span class=\"yaml-commented-line\"># Select one of the 8 pre-defined access control attributes for the given sector. Access attributes control read,</span><br>  <span class=\"yaml-commented-line\"># write and execute access along with sticky lock protection.</span><br><span class=\"diff-removed\"></span><br>  <span class=\"yaml-commented-line\"># After a locked access level is selected, the sub-sequent updates of this field can be done with higher lock level</span><br>  <span class=\"yaml-commented-line\"># only.</span><br>  <span class=\"yaml-commented-line\">#  - If current sector ACL value (GLBACn index) is greater than the new value, then it is permitted except if the new</span><br>  <span class=\"yaml-commented-line\"># value is 4 or 5.</span><br>  <span class=\"yaml-commented-line\">#  - 7 (___L) > 6 (__XL) > 3 (R__L) > 2 (R_XL) > 1 (RW_L) > 0 (RWX_)</span><br>  <span class=\"yaml-commented-line\">#  - If current sector ACL value is 0, 4, or 5 then any new value is permitted.</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">  FLASH_ACL_40_47</span>:</span><br>    <span class=\"yaml-commented-line\"># ----------------------------------------===== ACL_SEC_40 [Optional] =====-----------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 0b, Width: 3b, Access control for flash sector (offset range 0x14_0000 - 0x14_7FFF).</span><br>    <span class=\"yaml-commented-line\"># - DEFAULT_RW_UNLOCKED, (0): Default flash memory behavior (R/W unlocked)</span><br>    <span class=\"yaml-commented-line\"># - DATA_RW_LOCKED, (1): Data flash memory with this setting: R/W + locked</span><br>    <span class=\"yaml-commented-line\"># - ROM_RX_LOCKED, (2): ROM with this setting: RX + locked</span><br>    <span class=\"yaml-commented-line\"># - DATA_ROM_LOCKED, (3): Data read-only memory (DROM) with this setting: ROM + locked</span><br>    <span class=\"yaml-commented-line\"># - ROM_RX_UNLOCKED, (4): ROM with this setting: RX unlocked</span><br>    <span class=\"yaml-commented-line\"># - XOM_UNLOCKED, (5): XOM with this setting: XOM unlocked</span><br>    <span class=\"yaml-commented-line\"># - XOM_LOCKED, (6): XOM with this setting: XOM + locked</span><br>    <span class=\"yaml-commented-line\"># - NO_ACCESS_LOCKED, (7): Hidden (no access + locked)</span><br>    <span class=\"yaml-commented-line\"># Possible options: <DEFAULT_RW_UNLOCKED, DATA_RW_LOCKED, ROM_RX_LOCKED, DATA_ROM_LOCKED, ROM_RX_UNLOCKED,</span><br>    <span class=\"yaml-commented-line\"># XOM_UNLOCKED, XOM_LOCKED, NO_ACCESS_LOCKED></span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    ACL_SEC_40</span>: <span class=\"yaml-value\">DEFAULT_RW_UNLOCKED</span></span><br>    <span class=\"yaml-commented-line\"># ----------------------------------------===== ACL_SEC_41 [Optional] =====-----------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 4b, Width: 3b, Access control for flash sector (offset range 0x14_8000 - 0x14_FFFF).</span><br>    <span class=\"yaml-commented-line\"># - DEFAULT_RW_UNLOCKED, (0): Default flash memory behavior (R/W unlocked)</span><br>    <span class=\"yaml-commented-line\"># - DATA_RW_LOCKED, (1): Data flash memory with this setting: R/W + locked</span><br>    <span class=\"yaml-commented-line\"># - ROM_RX_LOCKED, (2): ROM with this setting: RX + locked</span><br>    <span class=\"yaml-commented-line\"># - DATA_ROM_LOCKED, (3): Data read-only memory (DROM) with this setting: ROM + locked</span><br>    <span class=\"yaml-commented-line\"># - ROM_RX_UNLOCKED, (4): ROM with this setting: RX unlocked</span><br>    <span class=\"yaml-commented-line\"># - XOM_UNLOCKED, (5): XOM with this setting: XOM unlocked</span><br>    <span class=\"yaml-commented-line\"># - XOM_LOCKED, (6): XOM with this setting: XOM + locked</span><br>    <span class=\"yaml-commented-line\"># - NO_ACCESS_LOCKED, (7): Hidden (no access + locked)</span><br>    <span class=\"yaml-commented-line\"># Possible options: <DEFAULT_RW_UNLOCKED, DATA_RW_LOCKED, ROM_RX_LOCKED, DATA_ROM_LOCKED, ROM_RX_UNLOCKED,</span><br>    <span class=\"yaml-commented-line\"># XOM_UNLOCKED, XOM_LOCKED, NO_ACCESS_LOCKED></span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    ACL_SEC_41</span>: <span class=\"yaml-value\">DEFAULT_RW_UNLOCKED</span></span><br>    <span class=\"yaml-commented-line\"># ----------------------------------------===== ACL_SEC_42 [Optional] =====-----------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 8b, Width: 3b, Access control for flash sector (offset range 0x15_0000 - 0x15_7FFF).</span><br>    <span class=\"yaml-commented-line\"># - DEFAULT_RW_UNLOCKED, (0): Default flash memory behavior (R/W unlocked)</span><br>    <span class=\"yaml-commented-line\"># - DATA_RW_LOCKED, (1): Data flash memory with this setting: R/W + locked</span><br>    <span class=\"yaml-commented-line\"># - ROM_RX_LOCKED, (2): ROM with this setting: RX + locked</span><br>    <span class=\"yaml-commented-line\"># - DATA_ROM_LOCKED, (3): Data read-only memory (DROM) with this setting: ROM + locked</span><br>    <span class=\"yaml-commented-line\"># - ROM_RX_UNLOCKED, (4): ROM with this setting: RX unlocked</span><br>    <span class=\"yaml-commented-line\"># - XOM_UNLOCKED, (5): XOM with this setting: XOM unlocked</span><br>    <span class=\"yaml-commented-line\"># - XOM_LOCKED, (6): XOM with this setting: XOM + locked</span><br>    <span class=\"yaml-commented-line\"># - NO_ACCESS_LOCKED, (7): Hidden (no access + locked)</span><br>    <span class=\"yaml-commented-line\"># Possible options: <DEFAULT_RW_UNLOCKED, DATA_RW_LOCKED, ROM_RX_LOCKED, DATA_ROM_LOCKED, ROM_RX_UNLOCKED,</span><br>    <span class=\"yaml-commented-line\"># XOM_UNLOCKED, XOM_LOCKED, NO_ACCESS_LOCKED></span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    ACL_SEC_42</span>: <span class=\"yaml-value\">DEFAULT_RW_UNLOCKED</span></span><br>    <span class=\"yaml-commented-line\"># ----------------------------------------===== ACL_SEC_43 [Optional] =====-----------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 12b, Width: 3b, Access control for flash sector (offset range 0x15_8000 - 0x15_FFFF).</span><br>    <span class=\"yaml-commented-line\"># - DEFAULT_RW_UNLOCKED, (0): Default flash memory behavior (R/W unlocked)</span><br>    <span class=\"yaml-commented-line\"># - DATA_RW_LOCKED, (1): Data flash memory with this setting: R/W + locked</span><br>    <span class=\"yaml-commented-line\"># - ROM_RX_LOCKED, (2): ROM with this setting: RX + locked</span><br>    <span class=\"yaml-commented-line\"># - DATA_ROM_LOCKED, (3): Data read-only memory (DROM) with this setting: ROM + locked</span><br>    <span class=\"yaml-commented-line\"># - ROM_RX_UNLOCKED, (4): ROM with this setting: RX unlocked</span><br>    <span class=\"yaml-commented-line\"># - XOM_UNLOCKED, (5): XOM with this setting: XOM unlocked</span><br>    <span class=\"yaml-commented-line\"># - XOM_LOCKED, (6): XOM with this setting: XOM + locked</span><br>    <span class=\"yaml-commented-line\"># - NO_ACCESS_LOCKED, (7): Hidden (no access + locked)</span><br>    <span class=\"yaml-commented-line\"># Possible options: <DEFAULT_RW_UNLOCKED, DATA_RW_LOCKED, ROM_RX_LOCKED, DATA_ROM_LOCKED, ROM_RX_UNLOCKED,</span><br>    <span class=\"yaml-commented-line\"># XOM_UNLOCKED, XOM_LOCKED, NO_ACCESS_LOCKED></span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    ACL_SEC_43</span>: <span class=\"yaml-value\">DEFAULT_RW_UNLOCKED</span></span><br>    <span class=\"yaml-commented-line\"># ----------------------------------------===== ACL_SEC_44 [Optional] =====-----------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 16b, Width: 3b, Access control for flash sector (offset range 0x16_0000 - 0x16_7FFF).</span><br>    <span class=\"yaml-commented-line\"># - DEFAULT_RW_UNLOCKED, (0): Default flash memory behavior (R/W unlocked)</span><br>    <span class=\"yaml-commented-line\"># - DATA_RW_LOCKED, (1): Data flash memory with this setting: R/W + locked</span><br>    <span class=\"yaml-commented-line\"># - ROM_RX_LOCKED, (2): ROM with this setting: RX + locked</span><br>    <span class=\"yaml-commented-line\"># - DATA_ROM_LOCKED, (3): Data read-only memory (DROM) with this setting: ROM + locked</span><br>    <span class=\"yaml-commented-line\"># - ROM_RX_UNLOCKED, (4): ROM with this setting: RX unlocked</span><br>    <span class=\"yaml-commented-line\"># - XOM_UNLOCKED, (5): XOM with this setting: XOM unlocked</span><br>    <span class=\"yaml-commented-line\"># - XOM_LOCKED, (6): XOM with this setting: XOM + locked</span><br>    <span class=\"yaml-commented-line\"># - NO_ACCESS_LOCKED, (7): Hidden (no access + locked)</span><br>    <span class=\"yaml-commented-line\"># Possible options: <DEFAULT_RW_UNLOCKED, DATA_RW_LOCKED, ROM_RX_LOCKED, DATA_ROM_LOCKED, ROM_RX_UNLOCKED,</span><br>    <span class=\"yaml-commented-line\"># XOM_UNLOCKED, XOM_LOCKED, NO_ACCESS_LOCKED></span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    ACL_SEC_44</span>: <span class=\"yaml-value\">DEFAULT_RW_UNLOCKED</span></span><br>    <span class=\"yaml-commented-line\"># ----------------------------------------===== ACL_SEC_45 [Optional] =====-----------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 20b, Width: 3b, Access control for flash sector (offset range 0x16_8000 - 0x16_FFFF).</span><br>    <span class=\"yaml-commented-line\"># - DEFAULT_RW_UNLOCKED, (0): Default flash memory behavior (R/W unlocked)</span><br>    <span class=\"yaml-commented-line\"># - DATA_RW_LOCKED, (1): Data flash memory with this setting: R/W + locked</span><br>    <span class=\"yaml-commented-line\"># - ROM_RX_LOCKED, (2): ROM with this setting: RX + locked</span><br>    <span class=\"yaml-commented-line\"># - DATA_ROM_LOCKED, (3): Data read-only memory (DROM) with this setting: ROM + locked</span><br>    <span class=\"yaml-commented-line\"># - ROM_RX_UNLOCKED, (4): ROM with this setting: RX unlocked</span><br>    <span class=\"yaml-commented-line\"># - XOM_UNLOCKED, (5): XOM with this setting: XOM unlocked</span><br>    <span class=\"yaml-commented-line\"># - XOM_LOCKED, (6): XOM with this setting: XOM + locked</span><br>    <span class=\"yaml-commented-line\"># - NO_ACCESS_LOCKED, (7): Hidden (no access + locked)</span><br>    <span class=\"yaml-commented-line\"># Possible options: <DEFAULT_RW_UNLOCKED, DATA_RW_LOCKED, ROM_RX_LOCKED, DATA_ROM_LOCKED, ROM_RX_UNLOCKED,</span><br>    <span class=\"yaml-commented-line\"># XOM_UNLOCKED, XOM_LOCKED, NO_ACCESS_LOCKED></span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    ACL_SEC_45</span>: <span class=\"yaml-value\">DEFAULT_RW_UNLOCKED</span></span><br>    <span class=\"yaml-commented-line\"># ----------------------------------------===== ACL_SEC_46 [Optional] =====-----------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 24b, Width: 3b, Access control for flash sector (offset range 0x17_0000 - 0x17_7FFF).</span><br>    <span class=\"yaml-commented-line\"># - DEFAULT_RW_UNLOCKED, (0): Default flash memory behavior (R/W unlocked)</span><br>    <span class=\"yaml-commented-line\"># - DATA_RW_LOCKED, (1): Data flash memory with this setting: R/W + locked</span><br>    <span class=\"yaml-commented-line\"># - ROM_RX_LOCKED, (2): ROM with this setting: RX + locked</span><br>    <span class=\"yaml-commented-line\"># - DATA_ROM_LOCKED, (3): Data read-only memory (DROM) with this setting: ROM + locked</span><br>    <span class=\"yaml-commented-line\"># - ROM_RX_UNLOCKED, (4): ROM with this setting: RX unlocked</span><br>    <span class=\"yaml-commented-line\"># - XOM_UNLOCKED, (5): XOM with this setting: XOM unlocked</span><br>    <span class=\"yaml-commented-line\"># - XOM_LOCKED, (6): XOM with this setting: XOM + locked</span><br>    <span class=\"yaml-commented-line\"># - NO_ACCESS_LOCKED, (7): Hidden (no access + locked)</span><br>    <span class=\"yaml-commented-line\"># Possible options: <DEFAULT_RW_UNLOCKED, DATA_RW_LOCKED, ROM_RX_LOCKED, DATA_ROM_LOCKED, ROM_RX_UNLOCKED,</span><br>    <span class=\"yaml-commented-line\"># XOM_UNLOCKED, XOM_LOCKED, NO_ACCESS_LOCKED></span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    ACL_SEC_46</span>: <span class=\"yaml-value\">DEFAULT_RW_UNLOCKED</span></span><br>    <span class=\"yaml-commented-line\"># ----------------------------------------===== ACL_SEC_47 [Optional] =====-----------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 28b, Width: 3b, Access control for flash sector (offset range 0x17_8000 - 0x17_FFFF).</span><br>    <span class=\"yaml-commented-line\"># - DEFAULT_RW_UNLOCKED, (0): Default flash memory behavior (R/W unlocked)</span><br>    <span class=\"yaml-commented-line\"># - DATA_RW_LOCKED, (1): Data flash memory with this setting: R/W + locked</span><br>    <span class=\"yaml-commented-line\"># - ROM_RX_LOCKED, (2): ROM with this setting: RX + locked</span><br>    <span class=\"yaml-commented-line\"># - DATA_ROM_LOCKED, (3): Data read-only memory (DROM) with this setting: ROM + locked</span><br>    <span class=\"yaml-commented-line\"># - ROM_RX_UNLOCKED, (4): ROM with this setting: RX unlocked</span><br>    <span class=\"yaml-commented-line\"># - XOM_UNLOCKED, (5): XOM with this setting: XOM unlocked</span><br>    <span class=\"yaml-commented-line\"># - XOM_LOCKED, (6): XOM with this setting: XOM + locked</span><br>    <span class=\"yaml-commented-line\"># - NO_ACCESS_LOCKED, (7): Hidden (no access + locked)</span><br>    <span class=\"yaml-commented-line\"># Possible options: <DEFAULT_RW_UNLOCKED, DATA_RW_LOCKED, ROM_RX_LOCKED, DATA_ROM_LOCKED, ROM_RX_UNLOCKED,</span><br>    <span class=\"yaml-commented-line\"># XOM_UNLOCKED, XOM_LOCKED, NO_ACCESS_LOCKED></span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    ACL_SEC_47</span>: <span class=\"yaml-value\">DEFAULT_RW_UNLOCKED</span></span><br>  <span class=\"yaml-commented-line\"># ---------------------------------------===== FLASH_ACL_48_55 [Optional] =====---------------------------------------</span><br>  <span class=\"yaml-commented-line\"># Description: Offset: 0x000000D8, Width: 32b; Access control for flash sector 48-55.</span><br>  <span class=\"yaml-commented-line\"># Select one of the 8 pre-defined access control attributes for the given sector. Access attributes control read,</span><br>  <span class=\"yaml-commented-line\"># write and execute access along with sticky lock protection.</span><br><span class=\"diff-removed\"></span><br>  <span class=\"yaml-commented-line\"># After a locked access level is selected, the sub-sequent updates of this field can be done with higher lock level</span><br>  <span class=\"yaml-commented-line\"># only.</span><br>  <span class=\"yaml-commented-line\">#  - If current sector ACL value (GLBACn index) is greater than the new value, then it is permitted except if the new</span><br>  <span class=\"yaml-commented-line\"># value is 4 or 5.</span><br>  <span class=\"yaml-commented-line\">#  - 7 (___L) > 6 (__XL) > 3 (R__L) > 2 (R_XL) > 1 (RW_L) > 0 (RWX_)</span><br>  <span class=\"yaml-commented-line\">#  - If current sector ACL value is 0, 4, or 5 then any new value is permitted.</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">  FLASH_ACL_48_55</span>:</span><br>    <span class=\"yaml-commented-line\"># ----------------------------------------===== ACL_SEC_48 [Optional] =====-----------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 0b, Width: 3b, Access control for flash sector (offset range 0x18_0000 - 0x18_7FFF).</span><br>    <span class=\"yaml-commented-line\"># - DEFAULT_RW_UNLOCKED, (0): Default flash memory behavior (R/W unlocked)</span><br>    <span class=\"yaml-commented-line\"># - DATA_RW_LOCKED, (1): Data flash memory with this setting: R/W + locked</span><br>    <span class=\"yaml-commented-line\"># - ROM_RX_LOCKED, (2): ROM with this setting: RX + locked</span><br>    <span class=\"yaml-commented-line\"># - DATA_ROM_LOCKED, (3): Data read-only memory (DROM) with this setting: ROM + locked</span><br>    <span class=\"yaml-commented-line\"># - ROM_RX_UNLOCKED, (4): ROM with this setting: RX unlocked</span><br>    <span class=\"yaml-commented-line\"># - XOM_UNLOCKED, (5): XOM with this setting: XOM unlocked</span><br>    <span class=\"yaml-commented-line\"># - XOM_LOCKED, (6): XOM with this setting: XOM + locked</span><br>    <span class=\"yaml-commented-line\"># - NO_ACCESS_LOCKED, (7): Hidden (no access + locked)</span><br>    <span class=\"yaml-commented-line\"># Possible options: <DEFAULT_RW_UNLOCKED, DATA_RW_LOCKED, ROM_RX_LOCKED, DATA_ROM_LOCKED, ROM_RX_UNLOCKED,</span><br>    <span class=\"yaml-commented-line\"># XOM_UNLOCKED, XOM_LOCKED, NO_ACCESS_LOCKED></span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    ACL_SEC_48</span>: <span class=\"yaml-value\">DEFAULT_RW_UNLOCKED</span></span><br>    <span class=\"yaml-commented-line\"># ----------------------------------------===== ACL_SEC_49 [Optional] =====-----------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 4b, Width: 3b, Access control for flash sector (offset range 0x18_8000 - 0x18_FFFF).</span><br>    <span class=\"yaml-commented-line\"># - DEFAULT_RW_UNLOCKED, (0): Default flash memory behavior (R/W unlocked)</span><br>    <span class=\"yaml-commented-line\"># - DATA_RW_LOCKED, (1): Data flash memory with this setting: R/W + locked</span><br>    <span class=\"yaml-commented-line\"># - ROM_RX_LOCKED, (2): ROM with this setting: RX + locked</span><br>    <span class=\"yaml-commented-line\"># - DATA_ROM_LOCKED, (3): Data read-only memory (DROM) with this setting: ROM + locked</span><br>    <span class=\"yaml-commented-line\"># - ROM_RX_UNLOCKED, (4): ROM with this setting: RX unlocked</span><br>    <span class=\"yaml-commented-line\"># - XOM_UNLOCKED, (5): XOM with this setting: XOM unlocked</span><br>    <span class=\"yaml-commented-line\"># - XOM_LOCKED, (6): XOM with this setting: XOM + locked</span><br>    <span class=\"yaml-commented-line\"># - NO_ACCESS_LOCKED, (7): Hidden (no access + locked)</span><br>    <span class=\"yaml-commented-line\"># Possible options: <DEFAULT_RW_UNLOCKED, DATA_RW_LOCKED, ROM_RX_LOCKED, DATA_ROM_LOCKED, ROM_RX_UNLOCKED,</span><br>    <span class=\"yaml-commented-line\"># XOM_UNLOCKED, XOM_LOCKED, NO_ACCESS_LOCKED></span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    ACL_SEC_49</span>: <span class=\"yaml-value\">DEFAULT_RW_UNLOCKED</span></span><br>    <span class=\"yaml-commented-line\"># ----------------------------------------===== ACL_SEC_50 [Optional] =====-----------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 8b, Width: 3b, Access control for flash sector (offset range 0x19_0000 - 0x19_7FFF).</span><br>    <span class=\"yaml-commented-line\"># - DEFAULT_RW_UNLOCKED, (0): Default flash memory behavior (R/W unlocked)</span><br>    <span class=\"yaml-commented-line\"># - DATA_RW_LOCKED, (1): Data flash memory with this setting: R/W + locked</span><br>    <span class=\"yaml-commented-line\"># - ROM_RX_LOCKED, (2): ROM with this setting: RX + locked</span><br>    <span class=\"yaml-commented-line\"># - DATA_ROM_LOCKED, (3): Data read-only memory (DROM) with this setting: ROM + locked</span><br>    <span class=\"yaml-commented-line\"># - ROM_RX_UNLOCKED, (4): ROM with this setting: RX unlocked</span><br>    <span class=\"yaml-commented-line\"># - XOM_UNLOCKED, (5): XOM with this setting: XOM unlocked</span><br>    <span class=\"yaml-commented-line\"># - XOM_LOCKED, (6): XOM with this setting: XOM + locked</span><br>    <span class=\"yaml-commented-line\"># - NO_ACCESS_LOCKED, (7): Hidden (no access + locked)</span><br>    <span class=\"yaml-commented-line\"># Possible options: <DEFAULT_RW_UNLOCKED, DATA_RW_LOCKED, ROM_RX_LOCKED, DATA_ROM_LOCKED, ROM_RX_UNLOCKED,</span><br>    <span class=\"yaml-commented-line\"># XOM_UNLOCKED, XOM_LOCKED, NO_ACCESS_LOCKED></span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    ACL_SEC_50</span>: <span class=\"yaml-value\">DEFAULT_RW_UNLOCKED</span></span><br>    <span class=\"yaml-commented-line\"># ----------------------------------------===== ACL_SEC_51 [Optional] =====-----------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 12b, Width: 3b, Access control for flash sector (offset range 0x19_8000 - 0x19_FFFF).</span><br>    <span class=\"yaml-commented-line\"># - DEFAULT_RW_UNLOCKED, (0): Default flash memory behavior (R/W unlocked)</span><br>    <span class=\"yaml-commented-line\"># - DATA_RW_LOCKED, (1): Data flash memory with this setting: R/W + locked</span><br>    <span class=\"yaml-commented-line\"># - ROM_RX_LOCKED, (2): ROM with this setting: RX + locked</span><br>    <span class=\"yaml-commented-line\"># - DATA_ROM_LOCKED, (3): Data read-only memory (DROM) with this setting: ROM + locked</span><br>    <span class=\"yaml-commented-line\"># - ROM_RX_UNLOCKED, (4): ROM with this setting: RX unlocked</span><br>    <span class=\"yaml-commented-line\"># - XOM_UNLOCKED, (5): XOM with this setting: XOM unlocked</span><br>    <span class=\"yaml-commented-line\"># - XOM_LOCKED, (6): XOM with this setting: XOM + locked</span><br>    <span class=\"yaml-commented-line\"># - NO_ACCESS_LOCKED, (7): Hidden (no access + locked)</span><br>    <span class=\"yaml-commented-line\"># Possible options: <DEFAULT_RW_UNLOCKED, DATA_RW_LOCKED, ROM_RX_LOCKED, DATA_ROM_LOCKED, ROM_RX_UNLOCKED,</span><br>    <span class=\"yaml-commented-line\"># XOM_UNLOCKED, XOM_LOCKED, NO_ACCESS_LOCKED></span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    ACL_SEC_51</span>: <span class=\"yaml-value\">DEFAULT_RW_UNLOCKED</span></span><br>    <span class=\"yaml-commented-line\"># ----------------------------------------===== ACL_SEC_52 [Optional] =====-----------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 16b, Width: 3b, Access control for flash sector (offset range 0x1A_0000 - 0x1A_7FFF).</span><br>    <span class=\"yaml-commented-line\"># - DEFAULT_RW_UNLOCKED, (0): Default flash memory behavior (R/W unlocked)</span><br>    <span class=\"yaml-commented-line\"># - DATA_RW_LOCKED, (1): Data flash memory with this setting: R/W + locked</span><br>    <span class=\"yaml-commented-line\"># - ROM_RX_LOCKED, (2): ROM with this setting: RX + locked</span><br>    <span class=\"yaml-commented-line\"># - DATA_ROM_LOCKED, (3): Data read-only memory (DROM) with this setting: ROM + locked</span><br>    <span class=\"yaml-commented-line\"># - ROM_RX_UNLOCKED, (4): ROM with this setting: RX unlocked</span><br>    <span class=\"yaml-commented-line\"># - XOM_UNLOCKED, (5): XOM with this setting: XOM unlocked</span><br>    <span class=\"yaml-commented-line\"># - XOM_LOCKED, (6): XOM with this setting: XOM + locked</span><br>    <span class=\"yaml-commented-line\"># - NO_ACCESS_LOCKED, (7): Hidden (no access + locked)</span><br>    <span class=\"yaml-commented-line\"># Possible options: <DEFAULT_RW_UNLOCKED, DATA_RW_LOCKED, ROM_RX_LOCKED, DATA_ROM_LOCKED, ROM_RX_UNLOCKED,</span><br>    <span class=\"yaml-commented-line\"># XOM_UNLOCKED, XOM_LOCKED, NO_ACCESS_LOCKED></span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    ACL_SEC_52</span>: <span class=\"yaml-value\">DEFAULT_RW_UNLOCKED</span></span><br>    <span class=\"yaml-commented-line\"># ----------------------------------------===== ACL_SEC_53 [Optional] =====-----------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 20b, Width: 3b, Access control for flash sector (offset range 0x1A_8000 - 0x1A_FFFF).</span><br>    <span class=\"yaml-commented-line\"># - DEFAULT_RW_UNLOCKED, (0): Default flash memory behavior (R/W unlocked)</span><br>    <span class=\"yaml-commented-line\"># - DATA_RW_LOCKED, (1): Data flash memory with this setting: R/W + locked</span><br>    <span class=\"yaml-commented-line\"># - ROM_RX_LOCKED, (2): ROM with this setting: RX + locked</span><br>    <span class=\"yaml-commented-line\"># - DATA_ROM_LOCKED, (3): Data read-only memory (DROM) with this setting: ROM + locked</span><br>    <span class=\"yaml-commented-line\"># - ROM_RX_UNLOCKED, (4): ROM with this setting: RX unlocked</span><br>    <span class=\"yaml-commented-line\"># - XOM_UNLOCKED, (5): XOM with this setting: XOM unlocked</span><br>    <span class=\"yaml-commented-line\"># - XOM_LOCKED, (6): XOM with this setting: XOM + locked</span><br>    <span class=\"yaml-commented-line\"># - NO_ACCESS_LOCKED, (7): Hidden (no access + locked)</span><br>    <span class=\"yaml-commented-line\"># Possible options: <DEFAULT_RW_UNLOCKED, DATA_RW_LOCKED, ROM_RX_LOCKED, DATA_ROM_LOCKED, ROM_RX_UNLOCKED,</span><br>    <span class=\"yaml-commented-line\"># XOM_UNLOCKED, XOM_LOCKED, NO_ACCESS_LOCKED></span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    ACL_SEC_53</span>: <span class=\"yaml-value\">DEFAULT_RW_UNLOCKED</span></span><br>    <span class=\"yaml-commented-line\"># ----------------------------------------===== ACL_SEC_54 [Optional] =====-----------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 24b, Width: 3b, Access control for flash sector (offset range 0x1B_0000 - 0x1B_7FFF).</span><br>    <span class=\"yaml-commented-line\"># - DEFAULT_RW_UNLOCKED, (0): Default flash memory behavior (R/W unlocked)</span><br>    <span class=\"yaml-commented-line\"># - DATA_RW_LOCKED, (1): Data flash memory with this setting: R/W + locked</span><br>    <span class=\"yaml-commented-line\"># - ROM_RX_LOCKED, (2): ROM with this setting: RX + locked</span><br>    <span class=\"yaml-commented-line\"># - DATA_ROM_LOCKED, (3): Data read-only memory (DROM) with this setting: ROM + locked</span><br>    <span class=\"yaml-commented-line\"># - ROM_RX_UNLOCKED, (4): ROM with this setting: RX unlocked</span><br>    <span class=\"yaml-commented-line\"># - XOM_UNLOCKED, (5): XOM with this setting: XOM unlocked</span><br>    <span class=\"yaml-commented-line\"># - XOM_LOCKED, (6): XOM with this setting: XOM + locked</span><br>    <span class=\"yaml-commented-line\"># - NO_ACCESS_LOCKED, (7): Hidden (no access + locked)</span><br>    <span class=\"yaml-commented-line\"># Possible options: <DEFAULT_RW_UNLOCKED, DATA_RW_LOCKED, ROM_RX_LOCKED, DATA_ROM_LOCKED, ROM_RX_UNLOCKED,</span><br>    <span class=\"yaml-commented-line\"># XOM_UNLOCKED, XOM_LOCKED, NO_ACCESS_LOCKED></span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    ACL_SEC_54</span>: <span class=\"yaml-value\">DEFAULT_RW_UNLOCKED</span></span><br>    <span class=\"yaml-commented-line\"># ----------------------------------------===== ACL_SEC_55 [Optional] =====-----------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 28b, Width: 3b, Access control for flash sector (offset range 0x1B_8000 - 0x1B_FFFF).</span><br>    <span class=\"yaml-commented-line\"># - DEFAULT_RW_UNLOCKED, (0): Default flash memory behavior (R/W unlocked)</span><br>    <span class=\"yaml-commented-line\"># - DATA_RW_LOCKED, (1): Data flash memory with this setting: R/W + locked</span><br>    <span class=\"yaml-commented-line\"># - ROM_RX_LOCKED, (2): ROM with this setting: RX + locked</span><br>    <span class=\"yaml-commented-line\"># - DATA_ROM_LOCKED, (3): Data read-only memory (DROM) with this setting: ROM + locked</span><br>    <span class=\"yaml-commented-line\"># - ROM_RX_UNLOCKED, (4): ROM with this setting: RX unlocked</span><br>    <span class=\"yaml-commented-line\"># - XOM_UNLOCKED, (5): XOM with this setting: XOM unlocked</span><br>    <span class=\"yaml-commented-line\"># - XOM_LOCKED, (6): XOM with this setting: XOM + locked</span><br>    <span class=\"yaml-commented-line\"># - NO_ACCESS_LOCKED, (7): Hidden (no access + locked)</span><br>    <span class=\"yaml-commented-line\"># Possible options: <DEFAULT_RW_UNLOCKED, DATA_RW_LOCKED, ROM_RX_LOCKED, DATA_ROM_LOCKED, ROM_RX_UNLOCKED,</span><br>    <span class=\"yaml-commented-line\"># XOM_UNLOCKED, XOM_LOCKED, NO_ACCESS_LOCKED></span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    ACL_SEC_55</span>: <span class=\"yaml-value\">DEFAULT_RW_UNLOCKED</span></span><br>  <span class=\"yaml-commented-line\"># ---------------------------------------===== FLASH_ACL_56_63 [Optional] =====---------------------------------------</span><br>  <span class=\"yaml-commented-line\"># Description: Offset: 0x000000DC, Width: 32b; Access control for flash sector 56-63.</span><br>  <span class=\"yaml-commented-line\"># Select one of the 8 pre-defined access control attributes for the given sector. Access attributes control read,</span><br>  <span class=\"yaml-commented-line\"># write and execute access along with sticky lock protection.</span><br><span class=\"diff-removed\"></span><br>  <span class=\"yaml-commented-line\"># After a locked access level is selected, the sub-sequent updates of this field can be done with higher lock level</span><br>  <span class=\"yaml-commented-line\"># only.</span><br>  <span class=\"yaml-commented-line\">#  - If current sector ACL value (GLBACn index) is greater than the new value, then it is permitted except if the new</span><br>  <span class=\"yaml-commented-line\"># value is 4 or 5.</span><br>  <span class=\"yaml-commented-line\">#  - 7 (___L) > 6 (__XL) > 3 (R__L) > 2 (R_XL) > 1 (RW_L) > 0 (RWX_)</span><br>  <span class=\"yaml-commented-line\">#  - If current sector ACL value is 0, 4, or 5 then any new value is permitted.</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">  FLASH_ACL_56_63</span>:</span><br>    <span class=\"yaml-commented-line\"># ----------------------------------------===== ACL_SEC_56 [Optional] =====-----------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 0b, Width: 3b, Access control for flash sector (offset range 0x1C_0000 - 0x1C_7FFF).</span><br>    <span class=\"yaml-commented-line\"># - DEFAULT_RW_UNLOCKED, (0): Default flash memory behavior (R/W unlocked)</span><br>    <span class=\"yaml-commented-line\"># - DATA_RW_LOCKED, (1): Data flash memory with this setting: R/W + locked</span><br>    <span class=\"yaml-commented-line\"># - ROM_RX_LOCKED, (2): ROM with this setting: RX + locked</span><br>    <span class=\"yaml-commented-line\"># - DATA_ROM_LOCKED, (3): Data read-only memory (DROM) with this setting: ROM + locked</span><br>    <span class=\"yaml-commented-line\"># - ROM_RX_UNLOCKED, (4): ROM with this setting: RX unlocked</span><br>    <span class=\"yaml-commented-line\"># - XOM_UNLOCKED, (5): XOM with this setting: XOM unlocked</span><br>    <span class=\"yaml-commented-line\"># - XOM_LOCKED, (6): XOM with this setting: XOM + locked</span><br>    <span class=\"yaml-commented-line\"># - NO_ACCESS_LOCKED, (7): Hidden (no access + locked)</span><br>    <span class=\"yaml-commented-line\"># Possible options: <DEFAULT_RW_UNLOCKED, DATA_RW_LOCKED, ROM_RX_LOCKED, DATA_ROM_LOCKED, ROM_RX_UNLOCKED,</span><br>    <span class=\"yaml-commented-line\"># XOM_UNLOCKED, XOM_LOCKED, NO_ACCESS_LOCKED></span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    ACL_SEC_56</span>: <span class=\"yaml-value\">DEFAULT_RW_UNLOCKED</span></span><br>    <span class=\"yaml-commented-line\"># ----------------------------------------===== ACL_SEC_57 [Optional] =====-----------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 4b, Width: 3b, Access control for flash sector (offset range 0x1C_8000 - 0x1C_FFFF).</span><br>    <span class=\"yaml-commented-line\"># - DEFAULT_RW_UNLOCKED, (0): Default flash memory behavior (R/W unlocked)</span><br>    <span class=\"yaml-commented-line\"># - DATA_RW_LOCKED, (1): Data flash memory with this setting: R/W + locked</span><br>    <span class=\"yaml-commented-line\"># - ROM_RX_LOCKED, (2): ROM with this setting: RX + locked</span><br>    <span class=\"yaml-commented-line\"># - DATA_ROM_LOCKED, (3): Data read-only memory (DROM) with this setting: ROM + locked</span><br>    <span class=\"yaml-commented-line\"># - ROM_RX_UNLOCKED, (4): ROM with this setting: RX unlocked</span><br>    <span class=\"yaml-commented-line\"># - XOM_UNLOCKED, (5): XOM with this setting: XOM unlocked</span><br>    <span class=\"yaml-commented-line\"># - XOM_LOCKED, (6): XOM with this setting: XOM + locked</span><br>    <span class=\"yaml-commented-line\"># - NO_ACCESS_LOCKED, (7): Hidden (no access + locked)</span><br>    <span class=\"yaml-commented-line\"># Possible options: <DEFAULT_RW_UNLOCKED, DATA_RW_LOCKED, ROM_RX_LOCKED, DATA_ROM_LOCKED, ROM_RX_UNLOCKED,</span><br>    <span class=\"yaml-commented-line\"># XOM_UNLOCKED, XOM_LOCKED, NO_ACCESS_LOCKED></span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    ACL_SEC_57</span>: <span class=\"yaml-value\">DEFAULT_RW_UNLOCKED</span></span><br>    <span class=\"yaml-commented-line\"># ----------------------------------------===== ACL_SEC_58 [Optional] =====-----------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 8b, Width: 3b, Access control for flash sector (offset range 0x1D_0000 - 0x1D_7FFF).</span><br>    <span class=\"yaml-commented-line\"># - DEFAULT_RW_UNLOCKED, (0): Default flash memory behavior (R/W unlocked)</span><br>    <span class=\"yaml-commented-line\"># - DATA_RW_LOCKED, (1): Data flash memory with this setting: R/W + locked</span><br>    <span class=\"yaml-commented-line\"># - ROM_RX_LOCKED, (2): ROM with this setting: RX + locked</span><br>    <span class=\"yaml-commented-line\"># - DATA_ROM_LOCKED, (3): Data read-only memory (DROM) with this setting: ROM + locked</span><br>    <span class=\"yaml-commented-line\"># - ROM_RX_UNLOCKED, (4): ROM with this setting: RX unlocked</span><br>    <span class=\"yaml-commented-line\"># - XOM_UNLOCKED, (5): XOM with this setting: XOM unlocked</span><br>    <span class=\"yaml-commented-line\"># - XOM_LOCKED, (6): XOM with this setting: XOM + locked</span><br>    <span class=\"yaml-commented-line\"># - NO_ACCESS_LOCKED, (7): Hidden (no access + locked)</span><br>    <span class=\"yaml-commented-line\"># Possible options: <DEFAULT_RW_UNLOCKED, DATA_RW_LOCKED, ROM_RX_LOCKED, DATA_ROM_LOCKED, ROM_RX_UNLOCKED,</span><br>    <span class=\"yaml-commented-line\"># XOM_UNLOCKED, XOM_LOCKED, NO_ACCESS_LOCKED></span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    ACL_SEC_58</span>: <span class=\"yaml-value\">DEFAULT_RW_UNLOCKED</span></span><br>    <span class=\"yaml-commented-line\"># ----------------------------------------===== ACL_SEC_59 [Optional] =====-----------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 12b, Width: 3b, Access control for flash sector (offset range 0x1D_8000 - 0x1D_FFFF).</span><br>    <span class=\"yaml-commented-line\"># - DEFAULT_RW_UNLOCKED, (0): Default flash memory behavior (R/W unlocked)</span><br>    <span class=\"yaml-commented-line\"># - DATA_RW_LOCKED, (1): Data flash memory with this setting: R/W + locked</span><br>    <span class=\"yaml-commented-line\"># - ROM_RX_LOCKED, (2): ROM with this setting: RX + locked</span><br>    <span class=\"yaml-commented-line\"># - DATA_ROM_LOCKED, (3): Data read-only memory (DROM) with this setting: ROM + locked</span><br>    <span class=\"yaml-commented-line\"># - ROM_RX_UNLOCKED, (4): ROM with this setting: RX unlocked</span><br>    <span class=\"yaml-commented-line\"># - XOM_UNLOCKED, (5): XOM with this setting: XOM unlocked</span><br>    <span class=\"yaml-commented-line\"># - XOM_LOCKED, (6): XOM with this setting: XOM + locked</span><br>    <span class=\"yaml-commented-line\"># - NO_ACCESS_LOCKED, (7): Hidden (no access + locked)</span><br>    <span class=\"yaml-commented-line\"># Possible options: <DEFAULT_RW_UNLOCKED, DATA_RW_LOCKED, ROM_RX_LOCKED, DATA_ROM_LOCKED, ROM_RX_UNLOCKED,</span><br>    <span class=\"yaml-commented-line\"># XOM_UNLOCKED, XOM_LOCKED, NO_ACCESS_LOCKED></span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    ACL_SEC_59</span>: <span class=\"yaml-value\">DEFAULT_RW_UNLOCKED</span></span><br>    <span class=\"yaml-commented-line\"># ----------------------------------------===== ACL_SEC_60 [Optional] =====-----------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 16b, Width: 3b, Access control for flash sector (offset range 0x1E_0000 - 0x1E_7FFF).</span><br>    <span class=\"yaml-commented-line\"># - DEFAULT_RW_UNLOCKED, (0): Default flash memory behavior (R/W unlocked)</span><br>    <span class=\"yaml-commented-line\"># - DATA_RW_LOCKED, (1): Data flash memory with this setting: R/W + locked</span><br>    <span class=\"yaml-commented-line\"># - ROM_RX_LOCKED, (2): ROM with this setting: RX + locked</span><br>    <span class=\"yaml-commented-line\"># - DATA_ROM_LOCKED, (3): Data read-only memory (DROM) with this setting: ROM + locked</span><br>    <span class=\"yaml-commented-line\"># - ROM_RX_UNLOCKED, (4): ROM with this setting: RX unlocked</span><br>    <span class=\"yaml-commented-line\"># - XOM_UNLOCKED, (5): XOM with this setting: XOM unlocked</span><br>    <span class=\"yaml-commented-line\"># - XOM_LOCKED, (6): XOM with this setting: XOM + locked</span><br>    <span class=\"yaml-commented-line\"># - NO_ACCESS_LOCKED, (7): Hidden (no access + locked)</span><br>    <span class=\"yaml-commented-line\"># Possible options: <DEFAULT_RW_UNLOCKED, DATA_RW_LOCKED, ROM_RX_LOCKED, DATA_ROM_LOCKED, ROM_RX_UNLOCKED,</span><br>    <span class=\"yaml-commented-line\"># XOM_UNLOCKED, XOM_LOCKED, NO_ACCESS_LOCKED></span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    ACL_SEC_60</span>: <span class=\"yaml-value\">DEFAULT_RW_UNLOCKED</span></span><br>    <span class=\"yaml-commented-line\"># ----------------------------------------===== ACL_SEC_61 [Optional] =====-----------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 20b, Width: 3b, Access control for flash sector (offset range 0x1E_8000 - 0x1E_FFFF).</span><br>    <span class=\"yaml-commented-line\"># - DEFAULT_RW_UNLOCKED, (0): Default flash memory behavior (R/W unlocked)</span><br>    <span class=\"yaml-commented-line\"># - DATA_RW_LOCKED, (1): Data flash memory with this setting: R/W + locked</span><br>    <span class=\"yaml-commented-line\"># - ROM_RX_LOCKED, (2): ROM with this setting: RX + locked</span><br>    <span class=\"yaml-commented-line\"># - DATA_ROM_LOCKED, (3): Data read-only memory (DROM) with this setting: ROM + locked</span><br>    <span class=\"yaml-commented-line\"># - ROM_RX_UNLOCKED, (4): ROM with this setting: RX unlocked</span><br>    <span class=\"yaml-commented-line\"># - XOM_UNLOCKED, (5): XOM with this setting: XOM unlocked</span><br>    <span class=\"yaml-commented-line\"># - XOM_LOCKED, (6): XOM with this setting: XOM + locked</span><br>    <span class=\"yaml-commented-line\"># - NO_ACCESS_LOCKED, (7): Hidden (no access + locked)</span><br>    <span class=\"yaml-commented-line\"># Possible options: <DEFAULT_RW_UNLOCKED, DATA_RW_LOCKED, ROM_RX_LOCKED, DATA_ROM_LOCKED, ROM_RX_UNLOCKED,</span><br>    <span class=\"yaml-commented-line\"># XOM_UNLOCKED, XOM_LOCKED, NO_ACCESS_LOCKED></span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    ACL_SEC_61</span>: <span class=\"yaml-value\">DEFAULT_RW_UNLOCKED</span></span><br>    <span class=\"yaml-commented-line\"># ----------------------------------------===== ACL_SEC_62 [Optional] =====-----------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 24b, Width: 3b, Access control for flash sector (offset range 0x1F_0000 - 0x1F_7FFF).</span><br>    <span class=\"yaml-commented-line\"># - DEFAULT_RW_UNLOCKED, (0): Default flash memory behavior (R/W unlocked)</span><br>    <span class=\"yaml-commented-line\"># - DATA_RW_LOCKED, (1): Data flash memory with this setting: R/W + locked</span><br>    <span class=\"yaml-commented-line\"># - ROM_RX_LOCKED, (2): ROM with this setting: RX + locked</span><br>    <span class=\"yaml-commented-line\"># - DATA_ROM_LOCKED, (3): Data read-only memory (DROM) with this setting: ROM + locked</span><br>    <span class=\"yaml-commented-line\"># - ROM_RX_UNLOCKED, (4): ROM with this setting: RX unlocked</span><br>    <span class=\"yaml-commented-line\"># - XOM_UNLOCKED, (5): XOM with this setting: XOM unlocked</span><br>    <span class=\"yaml-commented-line\"># - XOM_LOCKED, (6): XOM with this setting: XOM + locked</span><br>    <span class=\"yaml-commented-line\"># - NO_ACCESS_LOCKED, (7): Hidden (no access + locked)</span><br>    <span class=\"yaml-commented-line\"># Possible options: <DEFAULT_RW_UNLOCKED, DATA_RW_LOCKED, ROM_RX_LOCKED, DATA_ROM_LOCKED, ROM_RX_UNLOCKED,</span><br>    <span class=\"yaml-commented-line\"># XOM_UNLOCKED, XOM_LOCKED, NO_ACCESS_LOCKED></span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    ACL_SEC_62</span>: <span class=\"yaml-value\">DEFAULT_RW_UNLOCKED</span></span><br>    <span class=\"yaml-commented-line\"># ----------------------------------------===== ACL_SEC_63 [Optional] =====-----------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 28b, Width: 3b, Access control for flash sector (offset range 0x1F_8000 - 0x1F_FFFF).</span><br>    <span class=\"yaml-commented-line\"># - DEFAULT_RW_UNLOCKED, (0): Default flash memory behavior (R/W unlocked)</span><br>    <span class=\"yaml-commented-line\"># - DATA_RW_LOCKED, (1): Data flash memory with this setting: R/W + locked</span><br>    <span class=\"yaml-commented-line\"># - ROM_RX_LOCKED, (2): ROM with this setting: RX + locked</span><br>    <span class=\"yaml-commented-line\"># - DATA_ROM_LOCKED, (3): Data read-only memory (DROM) with this setting: ROM + locked</span><br>    <span class=\"yaml-commented-line\"># - ROM_RX_UNLOCKED, (4): ROM with this setting: RX unlocked</span><br>    <span class=\"yaml-commented-line\"># - XOM_UNLOCKED, (5): XOM with this setting: XOM unlocked</span><br>    <span class=\"yaml-commented-line\"># - XOM_LOCKED, (6): XOM with this setting: XOM + locked</span><br>    <span class=\"yaml-commented-line\"># - NO_ACCESS_LOCKED, (7): Hidden (no access + locked)</span><br>    <span class=\"yaml-commented-line\"># Possible options: <DEFAULT_RW_UNLOCKED, DATA_RW_LOCKED, ROM_RX_LOCKED, DATA_ROM_LOCKED, ROM_RX_UNLOCKED,</span><br>    <span class=\"yaml-commented-line\"># XOM_UNLOCKED, XOM_LOCKED, NO_ACCESS_LOCKED></span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    ACL_SEC_63</span>: <span class=\"yaml-value\">DEFAULT_RW_UNLOCKED</span></span><br>  <span class=\"yaml-commented-line\"># -----------------------------------------===== IMG0_CMAC0 [Optional] =====------------------------------------------</span><br>  <span class=\"yaml-commented-line\"># Description: Offset: 0x000000E0, Width: 32b; Die unique CMAC[31:0] of image 0.</span><br>  <span class=\"yaml-commented-line\"># This field is managed by ROM and user application should not modify it.</span><br>  <span class=\"yaml-commented-line\"># ROM calculates and stores die specific CMAC for image 0 range when IMG_UPD field is set to 2b'01.</span><br>  <span class=\"yaml-commented-line\"># ROM calculates image CMAC only if the image passes ECDSA authentication check.</span><br>  <span class=\"yaml-commented-line\"># On sub-sequent boots image authentication done using CMAC, based on SECURE_BOOT_CFG setting.</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">  IMG0_CMAC0</span>: <span class=\"yaml-value\">'0x00000000'</span></span><br>  <span class=\"yaml-commented-line\"># -----------------------------------------===== IMG0_CMAC1 [Optional] =====------------------------------------------</span><br>  <span class=\"yaml-commented-line\"># Description: Offset: 0x000000E4, Width: 32b; Die unique CMAC[63:32] of image 0.</span><br>  <span class=\"yaml-commented-line\"># This field is managed by ROM and user application should not modify it.</span><br>  <span class=\"yaml-commented-line\"># ROM calculates and stores die specific CMAC for image 0 range when IMG_UPD field is set to 2b'01.</span><br>  <span class=\"yaml-commented-line\"># ROM calculates image CMAC only if the image passes ECDSA authentication check.</span><br>  <span class=\"yaml-commented-line\"># On sub-sequent boots image authentication done using CMAC, based on SECURE_BOOT_CFG setting.</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">  IMG0_CMAC1</span>: <span class=\"yaml-value\">'0x00000000'</span></span><br>  <span class=\"yaml-commented-line\"># -----------------------------------------===== IMG0_CMAC2 [Optional] =====------------------------------------------</span><br>  <span class=\"yaml-commented-line\"># Description: Offset: 0x000000E8, Width: 32b; Die unique CMAC[95:64] of image 0.</span><br>  <span class=\"yaml-commented-line\"># This field is managed by ROM and user application should not modify it.</span><br>  <span class=\"yaml-commented-line\"># ROM calculates and stores die specific CMAC for image 0 range when IMG_UPD field is set to 2b'01.</span><br>  <span class=\"yaml-commented-line\"># ROM calculates image CMAC only if the image passes ECDSA authentication check.</span><br>  <span class=\"yaml-commented-line\"># On sub-sequent boots image authentication done using CMAC, based on SECURE_BOOT_CFG setting.</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">  IMG0_CMAC2</span>: <span class=\"yaml-value\">'0x00000000'</span></span><br>  <span class=\"yaml-commented-line\"># -----------------------------------------===== IMG0_CMAC3 [Optional] =====------------------------------------------</span><br>  <span class=\"yaml-commented-line\"># Description: Offset: 0x000000EC, Width: 32b; Die unique CMAC[127:96] of image 0.</span><br>  <span class=\"yaml-commented-line\"># This field is managed by ROM and user application should not modify it.</span><br>  <span class=\"yaml-commented-line\"># ROM calculates and stores die specific CMAC for image 0 range when IMG_UPD field is set to 2b'01.</span><br>  <span class=\"yaml-commented-line\"># ROM calculates image CMAC only if the image passes ECDSA authentication check.</span><br>  <span class=\"yaml-commented-line\"># On sub-sequent boots image authentication done using CMAC, based on SECURE_BOOT_CFG setting.</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">  IMG0_CMAC3</span>: <span class=\"yaml-value\">'0x00000000'</span></span><br>  <span class=\"yaml-commented-line\"># -----------------------------------------===== IMG1_CMAC0 [Optional] =====------------------------------------------</span><br>  <span class=\"yaml-commented-line\"># Description: Offset: 0x000000F0, Width: 32b; Die unique CMAC[31:0] of image 1.</span><br>  <span class=\"yaml-commented-line\"># This field is managed by ROM and user application should not modify it.</span><br>  <span class=\"yaml-commented-line\"># ROM calculates and stores die specific CMAC for image 1 range when IMG_UPD field is set to 2b'10.</span><br>  <span class=\"yaml-commented-line\"># ROM calculates image CMAC only if the image passes ECDSA authentication check.</span><br>  <span class=\"yaml-commented-line\"># On sub-sequent boots image authentication done using CMAC, based on SECURE_BOOT_CFG setting.</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">  IMG1_CMAC0</span>: <span class=\"yaml-value\">'0x00000000'</span></span><br>  <span class=\"yaml-commented-line\"># -----------------------------------------===== IMG1_CMAC1 [Optional] =====------------------------------------------</span><br>  <span class=\"yaml-commented-line\"># Description: Offset: 0x000000F4, Width: 32b; Die unique CMAC[63:32] of image 1.</span><br>  <span class=\"yaml-commented-line\"># This field is managed by ROM and user application should not modify it.</span><br>  <span class=\"yaml-commented-line\"># ROM calculates and stores die specific CMAC for image 1 range when IMG_UPD field is set to 2b'10.</span><br>  <span class=\"yaml-commented-line\"># ROM calculates image CMAC only if the image passes ECDSA authentication check.</span><br>  <span class=\"yaml-commented-line\"># On sub-sequent boots image authentication done using CMAC, based on SECURE_BOOT_CFG setting.</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">  IMG1_CMAC1</span>: <span class=\"yaml-value\">'0x00000000'</span></span><br>  <span class=\"yaml-commented-line\"># -----------------------------------------===== IMG1_CMAC2 [Optional] =====------------------------------------------</span><br>  <span class=\"yaml-commented-line\"># Description: Offset: 0x000000F8, Width: 32b; Die unique CMAC[95:64] of image 1.</span><br>  <span class=\"yaml-commented-line\"># This field is managed by ROM and user application should not modify it.</span><br>  <span class=\"yaml-commented-line\"># ROM calculates and stores die specific CMAC for image 1 range when IMG_UPD field is set to 2b'10.</span><br>  <span class=\"yaml-commented-line\"># ROM calculates image CMAC only if the image passes ECDSA authentication check.</span><br>  <span class=\"yaml-commented-line\"># On sub-sequent boots image authentication done using CMAC, based on SECURE_BOOT_CFG setting.</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">  IMG1_CMAC2</span>: <span class=\"yaml-value\">'0x00000000'</span></span><br>  <span class=\"yaml-commented-line\"># -----------------------------------------===== IMG1_CMAC3 [Optional] =====------------------------------------------</span><br>  <span class=\"yaml-commented-line\"># Description: Offset: 0x000000FC, Width: 32b; Die unique CMAC[127:96] of image 1.</span><br>  <span class=\"yaml-commented-line\"># This field is managed by ROM and user application should not modify it.</span><br>  <span class=\"yaml-commented-line\"># ROM calculates and stores die specific CMAC for image 1 range when IMG_UPD field is set to 2b'10.</span><br>  <span class=\"yaml-commented-line\"># ROM calculates image CMAC only if the image passes ECDSA authentication check.</span><br>  <span class=\"yaml-commented-line\"># On sub-sequent boots image authentication done using CMAC, based on SECURE_BOOT_CFG setting.</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">  IMG1_CMAC3</span>: <span class=\"yaml-value\">'0x00000000'</span></span><br>  <span class=\"yaml-commented-line\"># --------------------------------------===== DICE_Certificate [Optional] =====---------------------------------------</span><br>  <span class=\"yaml-commented-line\"># Description: Offset: 0x00000100, Width: 1152b; DICE Certificate field is compounded by 36 32-bit fields and contains</span><br>  <span class=\"yaml-commented-line\"># value of DICE Certificate generated by ROM</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">  DICE_Certificate</span>: <span class=\"yaml-value\">'000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000'</span></span><br>  <span class=\"yaml-commented-line\"># --------------------------------------===== IPED_GCM_AAD_CTX0 [Optional] =====--------------------------------------</span><br>  <span class=\"yaml-commented-line\"># Description: Offset: 0x00000190, Width: 32b; Additional Authentication Data for IPED context 0. Use CRC32 value of</span><br>  <span class=\"yaml-commented-line\"># any un-encrypted data associated with this context.</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">  IPED_GCM_AAD_CTX0</span>: <span class=\"yaml-value\">'0x00000000'</span></span><br>  <span class=\"yaml-commented-line\"># --------------------------------------===== IPED_GCM_AAD_CTX1 [Optional] =====--------------------------------------</span><br>  <span class=\"yaml-commented-line\"># Description: Offset: 0x00000194, Width: 32b; Additional Authentication Data for IPED context 1. Use CRC32 value of</span><br>  <span class=\"yaml-commented-line\"># any un-encrypted data associated with this context.</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">  IPED_GCM_AAD_CTX1</span>: <span class=\"yaml-value\">'0x00000000'</span></span><br>  <span class=\"yaml-commented-line\"># --------------------------------------===== IPED_GCM_AAD_CTX2 [Optional] =====--------------------------------------</span><br>  <span class=\"yaml-commented-line\"># Description: Offset: 0x00000198, Width: 32b; Additional Authentication Data for IPED context 2. Use CRC32 value of</span><br>  <span class=\"yaml-commented-line\"># any un-encrypted data associated with this context.</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">  IPED_GCM_AAD_CTX2</span>: <span class=\"yaml-value\">'0x00000000'</span></span><br>  <span class=\"yaml-commented-line\"># --------------------------------------===== IPED_GCM_AAD_CTX3 [Optional] =====--------------------------------------</span><br>  <span class=\"yaml-commented-line\"># Description: Offset: 0x0000019C, Width: 32b; Additional Authentication Data for IPED context 3. Use CRC32 value of</span><br>  <span class=\"yaml-commented-line\"># any un-encrypted data associated with this context.</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">  IPED_GCM_AAD_CTX3</span>: <span class=\"yaml-value\">'0x00000000'</span></span><br>  <span class=\"yaml-commented-line\"># --------------------------------------===== IPED_GCM_AAD_CTX4 [Optional] =====--------------------------------------</span><br>  <span class=\"yaml-commented-line\"># Description: Offset: 0x000001A0, Width: 32b; Additional Authentication Data for IPED context 4. Use CRC32 value of</span><br>  <span class=\"yaml-commented-line\"># any un-encrypted data associated with this context.</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">  IPED_GCM_AAD_CTX4</span>: <span class=\"yaml-value\">'0x00000000'</span></span><br>  <span class=\"yaml-commented-line\"># --------------------------------------===== IPED_GCM_AAD_CTX5 [Optional] =====--------------------------------------</span><br>  <span class=\"yaml-commented-line\"># Description: Offset: 0x000001A4, Width: 32b; Additional Authentication Data for IPED context 5. Use CRC32 value of</span><br>  <span class=\"yaml-commented-line\"># any un-encrypted data associated with this context.</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">  IPED_GCM_AAD_CTX5</span>: <span class=\"yaml-value\">'0x00000000'</span></span><br>  <span class=\"yaml-commented-line\"># --------------------------------------===== IPED_GCM_AAD_CTX6 [Optional] =====--------------------------------------</span><br>  <span class=\"yaml-commented-line\"># Description: Offset: 0x000001A8, Width: 32b; Additional Authentication Data for IPED context 6. Use CRC32 value of</span><br>  <span class=\"yaml-commented-line\"># any un-encrypted data associated with this context.</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">  IPED_GCM_AAD_CTX6</span>: <span class=\"yaml-value\">'0x00000000'</span></span><br>  <span class=\"yaml-commented-line\"># --------------------------------------===== IPED_GCM_AAD_CTX7 [Optional] =====--------------------------------------</span><br>  <span class=\"yaml-commented-line\"># Description: Offset: 0x000001AC, Width: 32b; Additional Authentication Data for IPED context 7. Use CRC32 value of</span><br>  <span class=\"yaml-commented-line\"># any un-encrypted data associated with this context.</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">  IPED_GCM_AAD_CTX7</span>: <span class=\"yaml-value\">'0x00000000'</span></span><br>  <span class=\"yaml-commented-line\"># -----------------------------------------===== CFPA_CRC32 [Optional] =====------------------------------------------</span><br>  <span class=\"yaml-commented-line\"># Description: Offset: 0x000001EC, Width: 32b; CRC32 of CFPA page data from offset 0x00 to 0x1EB. ROM updates this</span><br>  <span class=\"yaml-commented-line\"># field along with CFPA_CMAC on subsequent boot after page update. ROM uses this field based on CMPA.LP_SEC_BOOT field</span><br>  <span class=\"yaml-commented-line\"># option.</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">  CFPA_CRC32</span>: <span class=\"yaml-value\">'0x00000000'</span></span><br>  <span class=\"yaml-commented-line\"># -----------------------------------------===== CFPA0_CMAC0 [Optional] =====-----------------------------------------</span><br>  <span class=\"yaml-commented-line\"># Description: Offset: 0x000001F0, Width: 32b; CMAC[31:0] of CFPA page data from offset 0x00 to 0x1EB. ROM updates</span><br>  <span class=\"yaml-commented-line\"># this field on subsequent boot after page update.</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">  CFPA0_CMAC0</span>: <span class=\"yaml-value\">'0x00000000'</span></span><br>  <span class=\"yaml-commented-line\"># -----------------------------------------===== CFPA0_CMAC1 [Optional] =====-----------------------------------------</span><br>  <span class=\"yaml-commented-line\"># Description: Offset: 0x000001F4, Width: 32b; CMAC[63:32] of CFPA page data from offset 0x00 to 0x1EB. ROM updates</span><br>  <span class=\"yaml-commented-line\"># this field on subsequent boot after page update.</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">  CFPA0_CMAC1</span>: <span class=\"yaml-value\">'0x00000000'</span></span><br>  <span class=\"yaml-commented-line\"># -----------------------------------------===== CFPA0_CMAC2 [Optional] =====-----------------------------------------</span><br>  <span class=\"yaml-commented-line\"># Description: Offset: 0x000001F8, Width: 32b; CMAC[95:64] of CFPA page data from offset 0x00 to 0x1EB. ROM updates</span><br>  <span class=\"yaml-commented-line\"># this field on subsequent boot after page update.</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">  CFPA0_CMAC2</span>: <span class=\"yaml-value\">'0x00000000'</span></span><br>  <span class=\"yaml-commented-line\"># -----------------------------------------===== CFPA0_CMAC3 [Optional] =====-----------------------------------------</span><br>  <span class=\"yaml-commented-line\"># Description: Offset: 0x000001FC, Width: 32b; CMAC[127:96] of CFPA page data from offset 0x00 to 0x1EB. ROM updates</span><br>  <span class=\"yaml-commented-line\"># this field on subsequent boot after page update.</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">  CFPA0_CMAC3</span>: <span class=\"yaml-value\">'0x00000000'</span></span><br><span class=\"diff-removed\"></span></pre></div>\n",
       "          <div id=\"userConfigView_43afa212daf28afe3c1a1bda9058eb9f\" class=\"yaml-diff\" style=\"display:none;\"><pre class=\"yaml-diff\"><span class=\"yaml-commented-line\"># Copyright 2024 NXP</span><br><span class=\"yaml-commented-line\">#</span><br><span class=\"yaml-commented-line\"># SPDX-License-Identifier: BSD-3-Clause</span><br><span class=\"yaml-commented-line\"># =========================================  PFR CFPA configuration template  ==========================================</span><br><br><span class=\"yaml-commented-line\"># ======================================================================================================================</span><br><span class=\"yaml-commented-line\">#                                                 == General Options ==</span><br><span class=\"yaml-commented-line\"># ======================================================================================================================</span><br><span class=\"yaml-commented-line\"># -------------------------------------===== The chip family name [Required] =====--------------------------------------</span><br><span class=\"yaml-commented-line\"># Description: NXP chip family identifier.</span><br><span class=\"yaml-commented-line\"># Possible options: <lpc5502, lpc5504, lpc5506, lpc5512, lpc5514, lpc5516, lpc5526, lpc5528, lpc5534, lpc5536, lpc55s04,</span><br><span class=\"yaml-commented-line\"># lpc55s06, lpc55s14, lpc55s16, lpc55s26, lpc55s28, lpc55s36, lpc55s66, lpc55s69, mcxn235, mcxn236, mcxn546, mcxn547,</span><br><span class=\"yaml-commented-line\"># mcxn946, mcxn947, nhs52s04></span><br><span class=\"yaml-key\">family</span>: <span class=\"yaml-value\">mcxn946</span><br><span class=\"yaml-commented-line\"># -----------------------------------------===== MCU revision [Optional] =====------------------------------------------</span><br><span class=\"yaml-commented-line\"># Description: Revision of silicon. The 'latest' name, means most current revision.</span><br><span class=\"yaml-commented-line\"># Possible options: <a0, a1, latest></span><br><span class=\"yaml-key\">revision</span>: <span class=\"yaml-value\">latest</span><br><span class=\"yaml-commented-line\"># ------------------------------------===== Configuration area type [Optional] =====------------------------------------</span><br><span class=\"yaml-commented-line\"># Description: PFR / IFR type</span><br><span class=\"yaml-commented-line\"># Possible options: <CFPA></span><br><span class=\"yaml-key\">type</span>: <span class=\"yaml-value\">CFPA</span><br><span class=\"yaml-commented-line\"># ----------------------------------===== Configuration area Settings [Required] =====----------------------------------</span><br><span class=\"yaml-key\">settings</span>: <span style=\"background-color: #FFFF00; border-radius: 5px; padding: 2px 6px; margin-left: 5px; font-size: 0.8em;\">We\n",
       "kept in configuration just settings that are changed compare to defaults, all other are erased because the PFR tool keep them on defaults values.</span><br>  <span class=\"yaml-commented-line\"># --------------------------------------===== CFPA_PAGE_VERSION [Optional] =====--------------------------------------</span><br>  <span class=\"yaml-commented-line\"># Description: Offset: 0x00000004, Width: 32b; CFPA Page Version.</span><br><span class=\"yaml-key\">  CFPA_PAGE_VERSION</span>: <span style=\"background-color: #FFFF00; border-radius: 5px; padding: 2px 6px; margin-left: 5px; font-size:\n",
       "0.8em;\">Updated CFPA version to new one, must be increased with each write to protect against downgrading of settings.</span><br>    <span class=\"yaml-commented-line\"># -------------------------------------===== CFPA_PAGE_VERSION [Optional] =====-------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 0b, Width: 24b, CFPA page version.</span><br>    <span class=\"yaml-commented-line\"># Boot ROM uses this field to determine the active CFPA page by comparing the values in this field for the two CFPA</span><br>    <span class=\"yaml-commented-line\"># pages. The page with higher version number is picked as active page if it passes the CMAC authentication. This</span><br>    <span class=\"yaml-commented-line\"># field is updated by ROM whenever CFPA page is updated.</span><br>    <span class=\"yaml-commented-line\"># Write '0xFF_FFFF' to auto increment current CFPA page version value (by ROM).</span><br><span class=\"yaml-key\">    CFPA_PAGE_VERSION</span>: <span class=\"yaml-value\">0xFF_FFFF</span> <span style=\"background-color: #FFFF00; border-radius: 5px;\n",
       "padding: 2px 6px; margin-left: 5px; font-size: 0.8em;\">Updated CFPA version to new one, must be increased with each write to protect against downgrading of\n",
       "settings.</span><br>  <span class=\"yaml-commented-line\"># -------------------------------------===== DCFG_CC_SOCU_NS_PIN [Optional] =====-------------------------------------</span><br>  <span class=\"yaml-commented-line\"># Description: Offset: 0x00000024, Width: 32b; Device Configuration Credential Constraints for SoC specific Use</span><br>  <span class=\"yaml-commented-line\"># Pinned.</span><br>  <span class=\"yaml-commented-line\"># With TZ-M, the part can be sold by level 1 customers (secure code developer) to level-2 customers who develops non-</span><br>  <span class=\"yaml-commented-line\"># secure code only.</span><br>  <span class=\"yaml-commented-line\">#   - In this scenario,  for ease of development, Level 1 customer releases the part to always allow non-secure debug.</span><br>  <span class=\"yaml-commented-line\">#   - To allow level-2 customers to further seal the part  DCFG_CC_SOCU_NS is used.</span><br>  <span class=\"yaml-commented-line\">#   - ROM will use this word to further restrict the debug access.</span><br><span class=\"yaml-key\">  DCFG_CC_SOCU_NS_PIN</span>:<br>    <span class=\"yaml-commented-line\"># -------------------------------------------===== NIDEN [Optional] =====-------------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 0b, Width: 1b, Non-secure Non-invasive Debug Enable</span><br>    <span class=\"yaml-commented-line\"># - USE_DAP, (0): Use DAP to enable</span><br>    <span class=\"yaml-commented-line\"># - FIXED_STATE, (1): Fixed state</span><br>    <span class=\"yaml-commented-line\"># Possible options: <USE_DAP, FIXED_STATE></span><br><span class=\"yaml-key\">    NIDEN</span>: <span class=\"yaml-value\">USE_DAP</span><br>    <span class=\"yaml-commented-line\"># -------------------------------------------===== DBGEN [Optional] =====-------------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 1b, Width: 1b, Non-secure Debug Enable</span><br>    <span class=\"yaml-commented-line\"># - USE_DAP, (0): Use DAP to enable</span><br>    <span class=\"yaml-commented-line\"># - FIXED_STATE, (1): Fixed state</span><br>    <span class=\"yaml-commented-line\"># Possible options: <USE_DAP, FIXED_STATE></span><br><span class=\"yaml-key\">    DBGEN</span>: <span class=\"yaml-value\">USE_DAP</span><br>    <span class=\"yaml-commented-line\"># ------------------------------------------===== SPNIDEN [Optional] =====------------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 2b, Width: 1b, Secure Non-invasive Debug Enable</span><br>    <span class=\"yaml-commented-line\"># - USE_DAP, (0): Use DAP to enable</span><br>    <span class=\"yaml-commented-line\"># - FIXED_STATE, (1): Fixed state</span><br>    <span class=\"yaml-commented-line\"># Possible options: <USE_DAP, FIXED_STATE></span><br><span class=\"yaml-key\">    SPNIDEN</span>: <span class=\"yaml-value\">USE_DAP</span><br>    <span class=\"yaml-commented-line\"># ------------------------------------------===== SPIDEN [Optional] =====-------------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 3b, Width: 1b, Secure Invasive Debug Enable</span><br>    <span class=\"yaml-commented-line\"># - USE_DAP, (0): Use DAP to enable</span><br>    <span class=\"yaml-commented-line\"># - FIXED_STATE, (1): Fixed state</span><br>    <span class=\"yaml-commented-line\"># Possible options: <USE_DAP, FIXED_STATE></span><br><span class=\"yaml-key\">    SPIDEN</span>: <span class=\"yaml-value\">USE_DAP</span><br>    <span class=\"yaml-commented-line\"># -----------------------------------------===== DSP_DBGEN [Optional] =====-----------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 5b, Width: 1b, DSP Debug Enable</span><br>    <span class=\"yaml-commented-line\"># - USE_DAP, (0): Use DAP to enable</span><br>    <span class=\"yaml-commented-line\"># - FIXED_STATE, (1): Fixed state</span><br>    <span class=\"yaml-commented-line\"># Possible options: <USE_DAP, FIXED_STATE></span><br><span class=\"yaml-key\">    DSP_DBGEN</span>: <span class=\"yaml-value\">USE_DAP</span><br>    <span class=\"yaml-commented-line\"># ----------------------------------------===== ISP_CMD_EN [Optional] =====-----------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 6b, Width: 1b, ISP Boot Command Enable</span><br>    <span class=\"yaml-commented-line\"># - USE_DAP, (0): Use DAP to enable</span><br>    <span class=\"yaml-commented-line\"># - FIXED_STATE, (1): Fixed state</span><br>    <span class=\"yaml-commented-line\"># Possible options: <USE_DAP, FIXED_STATE></span><br><span class=\"yaml-key\">    ISP_CMD_EN</span>: <span class=\"yaml-value\">FIXED_STATE</span> <span style=\"background-color: #FFFF00; border-radius: 5px; padding:\n",
       "2px 6px; margin-left: 5px; font-size: 0.8em;\">Keep enabled debug mailbox command \"Switch to ISP mode\" when the debug access is locked. (Just for better testing\n",
       "purposes. In real application it must be set to fit the final use.)</span><br>    <span class=\"yaml-commented-line\"># -----------------------------------------===== FA_CMD_EN [Optional] =====-----------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 7b, Width: 1b, FA Command Enable</span><br>    <span class=\"yaml-commented-line\"># - USE_DAP, (0): Use DAP to enable</span><br>    <span class=\"yaml-commented-line\"># - FIXED_STATE, (1): Fixed state</span><br>    <span class=\"yaml-commented-line\"># Possible options: <USE_DAP, FIXED_STATE></span><br><span class=\"yaml-key\">    FA_CMD_EN</span>: <span class=\"yaml-value\">FIXED_STATE</span> <span style=\"background-color: #FFFF00; border-radius: 5px; padding:\n",
       "2px 6px; margin-left: 5px; font-size: 0.8em;\">Keep enabled debug mailbox command \"FA mode\" when the debug access is locked. (Just for better testing purposes.\n",
       "In real application it must be set to fit the final use.)</span><br>    <span class=\"yaml-commented-line\"># -----------------------------------------===== ME_CMD_EN [Optional] =====-----------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 8b, Width: 1b, Flash Mass Erase Command Enable</span><br>    <span class=\"yaml-commented-line\"># - USE_DAP, (0): Use DAP to enable</span><br>    <span class=\"yaml-commented-line\"># - FIXED_STATE, (1): Fixed state</span><br>    <span class=\"yaml-commented-line\"># Possible options: <USE_DAP, FIXED_STATE></span><br><span class=\"yaml-key\">    ME_CMD_EN</span>: <span class=\"yaml-value\">FIXED_STATE</span> <span style=\"background-color: #FFFF00; border-radius: 5px; padding:\n",
       "2px 6px; margin-left: 5px; font-size: 0.8em;\">Keep enabled debug mailbox command \"Mass erase\" when the debug access is locked. (Just for better testing\n",
       "purposes. In real application it must be set to fit the final use.)</span><br>    <span class=\"yaml-commented-line\"># ----------------------------------------===== CPU1_NIDEN [Optional] =====-----------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 9b, Width: 1b, Second CM33 Non-invasive Debug Enable</span><br>    <span class=\"yaml-commented-line\"># - USE_DAP, (0): Use DAP to enable</span><br>    <span class=\"yaml-commented-line\"># - FIXED_STATE, (1): Fixed state</span><br>    <span class=\"yaml-commented-line\"># Possible options: <USE_DAP, FIXED_STATE></span><br><span class=\"yaml-key\">    CPU1_NIDEN</span>: <span class=\"yaml-value\">USE_DAP</span><br>    <span class=\"yaml-commented-line\"># ----------------------------------------===== CPU1_DBGEN [Optional] =====-----------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 10b, Width: 1b, Second CM33 Debug Enable</span><br>    <span class=\"yaml-commented-line\"># - USE_DAP, (0): Use DAP to enable</span><br>    <span class=\"yaml-commented-line\"># - FIXED_STATE, (1): Fixed state</span><br>    <span class=\"yaml-commented-line\"># Possible options: <USE_DAP, FIXED_STATE></span><br><span class=\"yaml-key\">    CPU1_DBGEN</span>: <span class=\"yaml-value\">USE_DAP</span><br>    <span class=\"yaml-commented-line\"># ----------------------------------------===== UUID_CHECK [Optional] =====-----------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 15b, Width: 1b, Enforce UUID match during Debug authentication</span><br>    <span class=\"yaml-commented-line\"># - DISABLED, (0): Debug certificate can be used with all devices.</span><br>    <span class=\"yaml-commented-line\"># - ENABLED, (1): Debug certificate per device with matching UUID is needed.</span><br>    <span class=\"yaml-commented-line\"># Possible options: <DISABLED, ENABLED></span><br><span class=\"yaml-key\">    UUID_CHECK</span>: <span class=\"yaml-value\">DISABLED</span><br>  <span class=\"yaml-commented-line\"># ------------------------------------===== DCFG_CC_SOCU_NS_DFLT [Optional] =====-------------------------------------</span><br>  <span class=\"yaml-commented-line\"># Description: Offset: 0x00000028, Width: 32b; Device Configuration Credential Constraints for SoC specific Use Debug</span><br>  <span class=\"yaml-commented-line\"># Filter.</span><br>  <span class=\"yaml-commented-line\"># With TZ-M, the part can be sold by level 1 customers (secure code developer) to level-2 customers who develops non-</span><br>  <span class=\"yaml-commented-line\"># secure code only.</span><br>  <span class=\"yaml-commented-line\">#   - In this scenario,  or easy of development, Level-I customer releases the part to always allow non-secure debug.</span><br>  <span class=\"yaml-commented-line\">#   - To allow level-2 customers to further seal the part  DCFG_CC_SOCU_NS is used.</span><br>  <span class=\"yaml-commented-line\">#   - ROM will use this word to further restrict the debug access.</span><br><span class=\"yaml-key\">  DCFG_CC_SOCU_NS_DFLT</span>:<br>    <span class=\"yaml-commented-line\"># -------------------------------------------===== NIDEN [Optional] =====-------------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 0b, Width: 1b, Non-secure Non-invasive Debug Fixed State</span><br>    <span class=\"yaml-commented-line\"># - DISABLED, (0): Disabled</span><br>    <span class=\"yaml-commented-line\"># - ENABLED, (1): Enabled</span><br>    <span class=\"yaml-commented-line\"># Possible options: <DISABLED, ENABLED></span><br><span class=\"yaml-key\">    NIDEN</span>: <span class=\"yaml-value\">DISABLED</span><br>    <span class=\"yaml-commented-line\"># -------------------------------------------===== DBGEN [Optional] =====-------------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 1b, Width: 1b, Non-secure Debug Fixed State</span><br>    <span class=\"yaml-commented-line\"># - DISABLED, (0): Disabled</span><br>    <span class=\"yaml-commented-line\"># - ENABLED, (1): Enabled</span><br>    <span class=\"yaml-commented-line\"># Possible options: <DISABLED, ENABLED></span><br><span class=\"yaml-key\">    DBGEN</span>: <span class=\"yaml-value\">DISABLED</span><br>    <span class=\"yaml-commented-line\"># ------------------------------------------===== SPNIDEN [Optional] =====------------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 2b, Width: 1b, Secure Non-invasive Debug Fixed State</span><br>    <span class=\"yaml-commented-line\"># - DISABLED, (0): Disabled</span><br>    <span class=\"yaml-commented-line\"># - ENABLED, (1): Enabled</span><br>    <span class=\"yaml-commented-line\"># Possible options: <DISABLED, ENABLED></span><br><span class=\"yaml-key\">    SPNIDEN</span>: <span class=\"yaml-value\">DISABLED</span><br>    <span class=\"yaml-commented-line\"># ------------------------------------------===== SPIDEN [Optional] =====-------------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 3b, Width: 1b, Secure Invasive Debug Fixed State</span><br>    <span class=\"yaml-commented-line\"># - DISABLED, (0): Disabled</span><br>    <span class=\"yaml-commented-line\"># - ENABLED, (1): Enabled</span><br>    <span class=\"yaml-commented-line\"># Possible options: <DISABLED, ENABLED></span><br><span class=\"yaml-key\">    SPIDEN</span>: <span class=\"yaml-value\">DISABLED</span><br>    <span class=\"yaml-commented-line\"># -----------------------------------------===== DSP_DBGEN [Optional] =====-----------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 5b, Width: 1b, DSP Debug Fixed State</span><br>    <span class=\"yaml-commented-line\"># - DISABLED, (0): Disabled</span><br>    <span class=\"yaml-commented-line\"># - ENABLED, (1): Enabled</span><br>    <span class=\"yaml-commented-line\"># Possible options: <DISABLED, ENABLED></span><br><span class=\"yaml-key\">    DSP_DBGEN</span>: <span class=\"yaml-value\">DISABLED</span><br>    <span class=\"yaml-commented-line\"># ----------------------------------------===== ISP_CMD_EN [Optional] =====-----------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 6b, Width: 1b, ISP Boot Command Fixed State</span><br>    <span class=\"yaml-commented-line\"># - DISABLED, (0): Disabled</span><br>    <span class=\"yaml-commented-line\"># - ENABLED, (1): Enabled</span><br>    <span class=\"yaml-commented-line\"># Possible options: <DISABLED, ENABLED></span><br><span class=\"yaml-key\">    ISP_CMD_EN</span>: <span class=\"yaml-value\">ENABLED</span> <span style=\"background-color: #FFFF00; border-radius: 5px; padding: 2px\n",
       "6px; margin-left: 5px; font-size: 0.8em;\">Keep enabled debug mailbox command \"Switch to ISP mode\" when the debug access is locked. (Just for better testing\n",
       "purposes. In real application it must be set to fit the final use.)</span><br>    <span class=\"yaml-commented-line\"># -----------------------------------------===== FA_CMD_EN [Optional] =====-----------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 7b, Width: 1b, FA Command Fixed State</span><br>    <span class=\"yaml-commented-line\"># - DISABLED, (0): Disabled</span><br>    <span class=\"yaml-commented-line\"># - ENABLED, (1): Enabled</span><br>    <span class=\"yaml-commented-line\"># Possible options: <DISABLED, ENABLED></span><br><span class=\"yaml-key\">    FA_CMD_EN</span>: <span class=\"yaml-value\">ENABLED</span> <span style=\"background-color: #FFFF00; border-radius: 5px; padding: 2px\n",
       "6px; margin-left: 5px; font-size: 0.8em;\">Keep enabled debug mailbox command \"FA mode\" when the debug access is locked. (Just for better testing purposes. In\n",
       "real application it must be set to fit the final use.)</span><br>    <span class=\"yaml-commented-line\"># -----------------------------------------===== ME_CMD_EN [Optional] =====-----------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 8b, Width: 1b, Flash Mass Erase Command Fixed State</span><br>    <span class=\"yaml-commented-line\"># - DISABLED, (0): Disabled</span><br>    <span class=\"yaml-commented-line\"># - ENABLED, (1): Enabled</span><br>    <span class=\"yaml-commented-line\"># Possible options: <DISABLED, ENABLED></span><br><span class=\"yaml-key\">    ME_CMD_EN</span>: <span class=\"yaml-value\">ENABLED</span> <span style=\"background-color: #FFFF00; border-radius: 5px; padding: 2px\n",
       "6px; margin-left: 5px; font-size: 0.8em;\">Keep enabled debug mailbox command \"Mass erase\" when the debug access is locked. (Just for better testing purposes. In\n",
       "real application it must be set to fit the final use.)</span><br>    <span class=\"yaml-commented-line\"># ----------------------------------------===== CPU1_NIDEN [Optional] =====-----------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 9b, Width: 1b, Second CM33 Non-invasive Debug Fixed State</span><br>    <span class=\"yaml-commented-line\"># - DISABLED, (0): Disabled</span><br>    <span class=\"yaml-commented-line\"># - ENABLED, (1): Enabled</span><br>    <span class=\"yaml-commented-line\"># Possible options: <DISABLED, ENABLED></span><br><span class=\"yaml-key\">    CPU1_NIDEN</span>: <span class=\"yaml-value\">DISABLED</span><br>    <span class=\"yaml-commented-line\"># ----------------------------------------===== CPU1_DBGEN [Optional] =====-----------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 10b, Width: 1b, Second CM33 Debug Fixed State</span><br>    <span class=\"yaml-commented-line\"># - DISABLED, (0): Disabled</span><br>    <span class=\"yaml-commented-line\"># - ENABLED, (1): Enabled</span><br>    <span class=\"yaml-commented-line\"># Possible options: <DISABLED, ENABLED></span><br><span class=\"yaml-key\">    CPU1_DBGEN</span>: <span class=\"yaml-value\">DISABLED</span><br></pre></div>\n",
       "        </div>\n",
       "        "
      ],
      "text/plain": [
       "<IPython.core.display.HTML object>"
      ]
     },
     "execution_count": 9,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "# Get difference of template and user YAML configuration of CFPA\n",
    "YamlDiffWidget(\"inputs/cfpa_mcxn9xx_debug_auth.diffc\").html"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "117147fe",
   "metadata": {},
   "source": [
    "### 5.1 Generate final PFR binaries"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 10,
   "id": "a710bc3a",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "pfr  generate-binary -c inputs/cmpa_mcxn9xx_debug_auth.yaml -e inputs/cert_block_mcxn9xx.yaml -o workspace/cmpa_mcxn9xx.bin \n",
      "\u001b[33mWARNING:spsdk.pfr.pfr:The DCFG_CC_SOCU_PIN register has been recomputed, because it has been used in configuration and the bitfield INVERSE_VALUE has not been specified (613ms since start, pfr.py:206)\u001b[39m\n",
      "\u001b[33mWARNING:spsdk.pfr.pfr:The DCFG_CC_SOCU_DFLT register has been recomputed, because it has been used in configuration and the bitfield INVERSE_VALUE has not been specified (613ms since start, pfr.py:206)\u001b[39m\n",
      "Success. (PFR binary has been generated)\n",
      "pfr  generate-binary -c inputs/cfpa_mcxn9xx_debug_auth.yaml -o workspace/cfpa_mcxn9xx.bin \n",
      "\u001b[33mWARNING:spsdk.pfr.pfr:The DCFG_CC_SOCU_NS_PIN register has been recomputed, because it has been used in configuration and the bitfield INVERSE_VALUE has not been specified (596ms since start, pfr.py:206)\u001b[39m\n",
      "\u001b[33mWARNING:spsdk.pfr.pfr:The DCFG_CC_SOCU_NS_DFLT register has been recomputed, because it has been used in configuration and the bitfield INVERSE_VALUE has not been specified (596ms since start, pfr.py:206)\u001b[39m\n",
      "Success. (PFR binary has been generated)\n"
     ]
    }
   ],
   "source": [
    "# Generate PFR binaries\n",
    "CMPA_BINARY_OUTPUT = WORKSPACE + \"cmpa_mcxn9xx.bin\"\n",
    "CFPA_BINARY_OUTPUT = WORKSPACE + \"cfpa_mcxn9xx.bin\"\n",
    "\n",
    "%! pfr $VERBOSITY generate-binary -c $CMPA_CONFIG -e $CERT_BLOCK_CONFIG -o $CMPA_BINARY_OUTPUT\n",
    "%! pfr $VERBOSITY generate-binary -c $CFPA_CONFIG -o $CFPA_BINARY_OUTPUT"
   ]
  },
  {
   "attachments": {},
   "cell_type": "markdown",
   "id": "08272315-0bbc-4c3e-91d3-06f81a420c0d",
   "metadata": {},
   "source": [
    "## 6. Load binary image + debug auth config into PFR"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 11,
   "id": "070d8fa4-4e24-4b83-9221-a246e4a1f015",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "blhost -p COM116 write-memory 0x0 inputs/frdm_mcxn947_led_blinky.bin \n",
      "Writing memory\n",
      "Response status = 0 (0x0) Success.\n",
      "Response word 1 = 4072 (0xfe8)\n",
      "pfr  write -p COM116 -t cfpa -f mcxn946 -b workspace/cfpa_mcxn9xx.bin \n",
      "CFPA page address on mcxn946 is 0x1000000\n",
      "CFPA data written to device.\n",
      "pfr  write -p COM116 -t cmpa -f mcxn946 -b workspace/cmpa_mcxn9xx.bin \n",
      "CMPA page address on mcxn946 is 0x1004000\n",
      "CMPA data written to device.\n",
      "blhost -p COM116 reset \n",
      "Response status = 0 (0x0) Success.\n"
     ]
    }
   ],
   "source": [
    "IMAGE = INPUTS + \"frdm_mcxn947_led_blinky.bin\"\n",
    "# Write test image to flash\n",
    "%! blhost $UART write-memory 0x0 $IMAGE\n",
    "\n",
    "# Write CMPA / CFPA configuration blocks to flash\n",
    "%! pfr $VERBOSITY write $UART -t cfpa -f $FAMILY -b $CFPA_BINARY_OUTPUT\n",
    "%! pfr $VERBOSITY write $UART -t cmpa -f $FAMILY -b $CMPA_BINARY_OUTPUT\n",
    "\n",
    "#  Reset to device to run test application and apply settings of configuration blocks\n",
    "%! blhost $UART reset"
   ]
  },
  {
   "attachments": {},
   "cell_type": "markdown",
   "id": "f956fe14-d19b-4a1e-92c4-8d806818d6bd",
   "metadata": {},
   "source": [
    "## 7. Test debug authentication\n",
    "Now we can call authentication command for nxpdebugmbox. Since the board is in the LC=0x3, we need to set value for beacon in order to verify that the authentication truly succeeded. Let's set beacon to 1."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 12,
   "id": "7ec0a09c-67ea-41f2-ab61-424e69e3f46e",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "nxpdebugmbox  -f mcxn946 -i pyocd dat auth -c inputs/dat_config.yaml \n",
      "  #   Interface   Id              Description                                                       \n",
      "----------------------------------------------------------------------------------------------------\n",
      "  0   PyOCD       3NMDBGL2DLIM2   NXP Semiconductors MCU-LINK FRDM-MCXN947 (r0E7) CMSIS-DAP V3.140  \n",
      "Debug Authentication ends successfully.\n"
     ]
    }
   ],
   "source": [
    "DAT_CONFIG = INPUTS + \"dat_config.yaml\"\n",
    "%! nxpdebugmbox $VERBOSITY -f $FAMILY -i $INTERFACE dat auth -c $DAT_CONFIG"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "fe5681e7",
   "metadata": {},
   "source": [
    "Now read beacon from the memory. The value from the memory should have same values as the value from the config file."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 13,
   "id": "af993aed",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "nxpdebugmbox  -f mcxn946 -i pyocd mem-tool read-memory -a 0x40000FC0 -c 4 \n",
      "  #   Interface   Id              Description                                                       \n",
      "----------------------------------------------------------------------------------------------------\n",
      "  0   PyOCD       3NMDBGL2DLIM2   NXP Semiconductors MCU-LINK FRDM-MCXN947 (r0E7) CMSIS-DAP V3.140  \n",
      "00 00 01 00\n"
     ]
    }
   ],
   "source": [
    "%! nxpdebugmbox $VERBOSITY -f $FAMILY -i $INTERFACE mem-tool read-memory -a 0x40000FC0 -c 4"
   ]
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "venv",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.11.4"
  },
  "mystnb": {
   "execution_mode": "off"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 5
}
