{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1554827919410 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1554827919410 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 09 12:38:39 2019 " "Processing started: Tue Apr 09 12:38:39 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1554827919410 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1554827919410 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CWRU_Transceiver_RX -c CWRU_Transceiver_RX --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off CWRU_Transceiver_RX -c CWRU_Transceiver_RX --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1554827919410 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1554827920207 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1554827920207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/shift_sampler.v 1 1 " "Found 1 design units, including 1 entities, in source file src/shift_sampler.v" { { "Info" "ISGN_ENTITY_NAME" "1 shift_sampler " "Found entity 1: shift_sampler" {  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554827929426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1554827929426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/cwru_transceiver_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file src/cwru_transceiver_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 CWRU_Transceiver_RX " "Found entity 1: CWRU_Transceiver_RX" {  } { { "src/CWRU_Transceiver_RX.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/CWRU_Transceiver_RX.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554827929426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1554827929426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/cwru_transceiver_rx_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file src/cwru_transceiver_rx_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 CWRU_Transceiver_RX_tb " "Found entity 1: CWRU_Transceiver_RX_tb" {  } { { "src/CWRU_Transceiver_RX_tb.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/CWRU_Transceiver_RX_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554827929441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1554827929441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/clk_40_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file src/clk_40_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_40_gen " "Found entity 1: clk_40_gen" {  } { { "src/clk_40_gen.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/clk_40_gen.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554827929441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1554827929441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/hex_display.v 1 1 " "Found 1 design units, including 1 entities, in source file src/hex_display.v" { { "Info" "ISGN_ENTITY_NAME" "1 HEX_display " "Found entity 1: HEX_display" {  } { { "src/HEX_display.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/HEX_display.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554827929457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1554827929457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sample_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file src/sample_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 sample_decoder " "Found entity 1: sample_decoder" {  } { { "src/sample_decoder.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/sample_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554827929457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1554827929457 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CWRU_Transceiver_RX " "Elaborating entity \"CWRU_Transceiver_RX\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1554827929504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_40_gen clk_40_gen:c " "Elaborating entity \"clk_40_gen\" for hierarchy \"clk_40_gen:c\"" {  } { { "src/CWRU_Transceiver_RX.v" "c" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/CWRU_Transceiver_RX.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1554827929519 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_sampler shift_sampler:s " "Elaborating entity \"shift_sampler\" for hierarchy \"shift_sampler:s\"" {  } { { "src/CWRU_Transceiver_RX.v" "s" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/CWRU_Transceiver_RX.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1554827929519 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sample_flag shift_sampler.v(21) " "Verilog HDL Always Construct warning at shift_sampler.v(21): variable \"sample_flag\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 21 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1554827929519 "|CWRU_Transceiver_RX|shift_sampler:s"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "signal shift_sampler.v(21) " "Verilog HDL Always Construct warning at shift_sampler.v(21): variable \"signal\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 21 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1554827929519 "|CWRU_Transceiver_RX|shift_sampler:s"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "counter shift_sampler.v(28) " "Verilog HDL Always Construct warning at shift_sampler.v(28): variable \"counter\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 28 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1554827929519 "|CWRU_Transceiver_RX|shift_sampler:s"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "counter shift_sampler.v(30) " "Verilog HDL Always Construct warning at shift_sampler.v(30): variable \"counter\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 30 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1554827929519 "|CWRU_Transceiver_RX|shift_sampler:s"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "signal shift_sampler.v(31) " "Verilog HDL Always Construct warning at shift_sampler.v(31): variable \"signal\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 31 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1554827929519 "|CWRU_Transceiver_RX|shift_sampler:s"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "sample_flag shift_sampler.v(17) " "Verilog HDL Always Construct warning at shift_sampler.v(17): inferring latch(es) for variable \"sample_flag\", which holds its previous value in one or more paths through the always construct" {  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 17 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1554827929519 "|CWRU_Transceiver_RX|shift_sampler:s"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "counter shift_sampler.v(17) " "Verilog HDL Always Construct warning at shift_sampler.v(17): inferring latch(es) for variable \"counter\", which holds its previous value in one or more paths through the always construct" {  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 17 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1554827929519 "|CWRU_Transceiver_RX|shift_sampler:s"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "sample shift_sampler.v(17) " "Verilog HDL Always Construct warning at shift_sampler.v(17): inferring latch(es) for variable \"sample\", which holds its previous value in one or more paths through the always construct" {  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 17 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1554827929519 "|CWRU_Transceiver_RX|shift_sampler:s"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sample_flag shift_sampler.v(36) " "Inferred latch for \"sample_flag\" at shift_sampler.v(36)" {  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554827929519 "|CWRU_Transceiver_RX|shift_sampler:s"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[0\] shift_sampler.v(36) " "Inferred latch for \"counter\[0\]\" at shift_sampler.v(36)" {  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554827929519 "|CWRU_Transceiver_RX|shift_sampler:s"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[1\] shift_sampler.v(36) " "Inferred latch for \"counter\[1\]\" at shift_sampler.v(36)" {  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554827929519 "|CWRU_Transceiver_RX|shift_sampler:s"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[2\] shift_sampler.v(36) " "Inferred latch for \"counter\[2\]\" at shift_sampler.v(36)" {  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554827929519 "|CWRU_Transceiver_RX|shift_sampler:s"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[3\] shift_sampler.v(36) " "Inferred latch for \"counter\[3\]\" at shift_sampler.v(36)" {  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554827929519 "|CWRU_Transceiver_RX|shift_sampler:s"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[4\] shift_sampler.v(36) " "Inferred latch for \"counter\[4\]\" at shift_sampler.v(36)" {  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554827929519 "|CWRU_Transceiver_RX|shift_sampler:s"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[5\] shift_sampler.v(36) " "Inferred latch for \"counter\[5\]\" at shift_sampler.v(36)" {  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554827929519 "|CWRU_Transceiver_RX|shift_sampler:s"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[6\] shift_sampler.v(36) " "Inferred latch for \"counter\[6\]\" at shift_sampler.v(36)" {  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554827929519 "|CWRU_Transceiver_RX|shift_sampler:s"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[7\] shift_sampler.v(36) " "Inferred latch for \"counter\[7\]\" at shift_sampler.v(36)" {  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554827929519 "|CWRU_Transceiver_RX|shift_sampler:s"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[8\] shift_sampler.v(36) " "Inferred latch for \"counter\[8\]\" at shift_sampler.v(36)" {  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554827929519 "|CWRU_Transceiver_RX|shift_sampler:s"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[9\] shift_sampler.v(36) " "Inferred latch for \"counter\[9\]\" at shift_sampler.v(36)" {  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554827929519 "|CWRU_Transceiver_RX|shift_sampler:s"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[10\] shift_sampler.v(36) " "Inferred latch for \"counter\[10\]\" at shift_sampler.v(36)" {  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554827929519 "|CWRU_Transceiver_RX|shift_sampler:s"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[11\] shift_sampler.v(36) " "Inferred latch for \"counter\[11\]\" at shift_sampler.v(36)" {  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554827929519 "|CWRU_Transceiver_RX|shift_sampler:s"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[12\] shift_sampler.v(36) " "Inferred latch for \"counter\[12\]\" at shift_sampler.v(36)" {  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554827929519 "|CWRU_Transceiver_RX|shift_sampler:s"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[13\] shift_sampler.v(36) " "Inferred latch for \"counter\[13\]\" at shift_sampler.v(36)" {  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554827929519 "|CWRU_Transceiver_RX|shift_sampler:s"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[14\] shift_sampler.v(36) " "Inferred latch for \"counter\[14\]\" at shift_sampler.v(36)" {  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554827929519 "|CWRU_Transceiver_RX|shift_sampler:s"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[15\] shift_sampler.v(36) " "Inferred latch for \"counter\[15\]\" at shift_sampler.v(36)" {  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554827929519 "|CWRU_Transceiver_RX|shift_sampler:s"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[16\] shift_sampler.v(36) " "Inferred latch for \"counter\[16\]\" at shift_sampler.v(36)" {  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554827929519 "|CWRU_Transceiver_RX|shift_sampler:s"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[17\] shift_sampler.v(36) " "Inferred latch for \"counter\[17\]\" at shift_sampler.v(36)" {  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554827929519 "|CWRU_Transceiver_RX|shift_sampler:s"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[18\] shift_sampler.v(36) " "Inferred latch for \"counter\[18\]\" at shift_sampler.v(36)" {  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554827929519 "|CWRU_Transceiver_RX|shift_sampler:s"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[19\] shift_sampler.v(36) " "Inferred latch for \"counter\[19\]\" at shift_sampler.v(36)" {  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554827929519 "|CWRU_Transceiver_RX|shift_sampler:s"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[20\] shift_sampler.v(36) " "Inferred latch for \"counter\[20\]\" at shift_sampler.v(36)" {  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554827929519 "|CWRU_Transceiver_RX|shift_sampler:s"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[21\] shift_sampler.v(36) " "Inferred latch for \"counter\[21\]\" at shift_sampler.v(36)" {  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554827929519 "|CWRU_Transceiver_RX|shift_sampler:s"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[22\] shift_sampler.v(36) " "Inferred latch for \"counter\[22\]\" at shift_sampler.v(36)" {  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554827929519 "|CWRU_Transceiver_RX|shift_sampler:s"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[23\] shift_sampler.v(36) " "Inferred latch for \"counter\[23\]\" at shift_sampler.v(36)" {  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554827929519 "|CWRU_Transceiver_RX|shift_sampler:s"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[24\] shift_sampler.v(36) " "Inferred latch for \"counter\[24\]\" at shift_sampler.v(36)" {  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554827929519 "|CWRU_Transceiver_RX|shift_sampler:s"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[25\] shift_sampler.v(36) " "Inferred latch for \"counter\[25\]\" at shift_sampler.v(36)" {  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554827929519 "|CWRU_Transceiver_RX|shift_sampler:s"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[26\] shift_sampler.v(36) " "Inferred latch for \"counter\[26\]\" at shift_sampler.v(36)" {  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554827929519 "|CWRU_Transceiver_RX|shift_sampler:s"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[27\] shift_sampler.v(36) " "Inferred latch for \"counter\[27\]\" at shift_sampler.v(36)" {  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554827929519 "|CWRU_Transceiver_RX|shift_sampler:s"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[28\] shift_sampler.v(36) " "Inferred latch for \"counter\[28\]\" at shift_sampler.v(36)" {  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554827929519 "|CWRU_Transceiver_RX|shift_sampler:s"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[29\] shift_sampler.v(36) " "Inferred latch for \"counter\[29\]\" at shift_sampler.v(36)" {  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554827929519 "|CWRU_Transceiver_RX|shift_sampler:s"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[30\] shift_sampler.v(36) " "Inferred latch for \"counter\[30\]\" at shift_sampler.v(36)" {  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554827929519 "|CWRU_Transceiver_RX|shift_sampler:s"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[31\] shift_sampler.v(36) " "Inferred latch for \"counter\[31\]\" at shift_sampler.v(36)" {  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554827929519 "|CWRU_Transceiver_RX|shift_sampler:s"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sample\[0\] shift_sampler.v(28) " "Inferred latch for \"sample\[0\]\" at shift_sampler.v(28)" {  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554827929519 "|CWRU_Transceiver_RX|shift_sampler:s"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sample\[1\] shift_sampler.v(28) " "Inferred latch for \"sample\[1\]\" at shift_sampler.v(28)" {  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554827929519 "|CWRU_Transceiver_RX|shift_sampler:s"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sample\[2\] shift_sampler.v(28) " "Inferred latch for \"sample\[2\]\" at shift_sampler.v(28)" {  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554827929519 "|CWRU_Transceiver_RX|shift_sampler:s"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sample\[3\] shift_sampler.v(28) " "Inferred latch for \"sample\[3\]\" at shift_sampler.v(28)" {  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554827929519 "|CWRU_Transceiver_RX|shift_sampler:s"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sample\[4\] shift_sampler.v(28) " "Inferred latch for \"sample\[4\]\" at shift_sampler.v(28)" {  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554827929519 "|CWRU_Transceiver_RX|shift_sampler:s"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sample\[5\] shift_sampler.v(28) " "Inferred latch for \"sample\[5\]\" at shift_sampler.v(28)" {  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554827929519 "|CWRU_Transceiver_RX|shift_sampler:s"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sample\[6\] shift_sampler.v(28) " "Inferred latch for \"sample\[6\]\" at shift_sampler.v(28)" {  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554827929519 "|CWRU_Transceiver_RX|shift_sampler:s"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sample\[7\] shift_sampler.v(28) " "Inferred latch for \"sample\[7\]\" at shift_sampler.v(28)" {  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554827929519 "|CWRU_Transceiver_RX|shift_sampler:s"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sample\[8\] shift_sampler.v(28) " "Inferred latch for \"sample\[8\]\" at shift_sampler.v(28)" {  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554827929519 "|CWRU_Transceiver_RX|shift_sampler:s"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sample\[9\] shift_sampler.v(28) " "Inferred latch for \"sample\[9\]\" at shift_sampler.v(28)" {  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554827929519 "|CWRU_Transceiver_RX|shift_sampler:s"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sample\[10\] shift_sampler.v(28) " "Inferred latch for \"sample\[10\]\" at shift_sampler.v(28)" {  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554827929519 "|CWRU_Transceiver_RX|shift_sampler:s"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sample\[11\] shift_sampler.v(28) " "Inferred latch for \"sample\[11\]\" at shift_sampler.v(28)" {  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554827929519 "|CWRU_Transceiver_RX|shift_sampler:s"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sample\[12\] shift_sampler.v(28) " "Inferred latch for \"sample\[12\]\" at shift_sampler.v(28)" {  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554827929519 "|CWRU_Transceiver_RX|shift_sampler:s"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sample\[13\] shift_sampler.v(28) " "Inferred latch for \"sample\[13\]\" at shift_sampler.v(28)" {  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554827929519 "|CWRU_Transceiver_RX|shift_sampler:s"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sample\[14\] shift_sampler.v(28) " "Inferred latch for \"sample\[14\]\" at shift_sampler.v(28)" {  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554827929519 "|CWRU_Transceiver_RX|shift_sampler:s"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sample\[15\] shift_sampler.v(28) " "Inferred latch for \"sample\[15\]\" at shift_sampler.v(28)" {  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554827929519 "|CWRU_Transceiver_RX|shift_sampler:s"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sample\[16\] shift_sampler.v(28) " "Inferred latch for \"sample\[16\]\" at shift_sampler.v(28)" {  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554827929519 "|CWRU_Transceiver_RX|shift_sampler:s"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sample\[17\] shift_sampler.v(28) " "Inferred latch for \"sample\[17\]\" at shift_sampler.v(28)" {  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554827929519 "|CWRU_Transceiver_RX|shift_sampler:s"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sample\[18\] shift_sampler.v(28) " "Inferred latch for \"sample\[18\]\" at shift_sampler.v(28)" {  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554827929519 "|CWRU_Transceiver_RX|shift_sampler:s"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sample\[19\] shift_sampler.v(28) " "Inferred latch for \"sample\[19\]\" at shift_sampler.v(28)" {  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554827929519 "|CWRU_Transceiver_RX|shift_sampler:s"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sample\[20\] shift_sampler.v(28) " "Inferred latch for \"sample\[20\]\" at shift_sampler.v(28)" {  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554827929519 "|CWRU_Transceiver_RX|shift_sampler:s"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sample\[21\] shift_sampler.v(28) " "Inferred latch for \"sample\[21\]\" at shift_sampler.v(28)" {  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554827929519 "|CWRU_Transceiver_RX|shift_sampler:s"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sample\[22\] shift_sampler.v(28) " "Inferred latch for \"sample\[22\]\" at shift_sampler.v(28)" {  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554827929519 "|CWRU_Transceiver_RX|shift_sampler:s"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sample\[23\] shift_sampler.v(28) " "Inferred latch for \"sample\[23\]\" at shift_sampler.v(28)" {  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554827929519 "|CWRU_Transceiver_RX|shift_sampler:s"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sample\[24\] shift_sampler.v(28) " "Inferred latch for \"sample\[24\]\" at shift_sampler.v(28)" {  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554827929519 "|CWRU_Transceiver_RX|shift_sampler:s"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sample\[25\] shift_sampler.v(28) " "Inferred latch for \"sample\[25\]\" at shift_sampler.v(28)" {  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554827929519 "|CWRU_Transceiver_RX|shift_sampler:s"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sample\[26\] shift_sampler.v(28) " "Inferred latch for \"sample\[26\]\" at shift_sampler.v(28)" {  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554827929519 "|CWRU_Transceiver_RX|shift_sampler:s"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sample\[27\] shift_sampler.v(28) " "Inferred latch for \"sample\[27\]\" at shift_sampler.v(28)" {  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554827929519 "|CWRU_Transceiver_RX|shift_sampler:s"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sample\[28\] shift_sampler.v(28) " "Inferred latch for \"sample\[28\]\" at shift_sampler.v(28)" {  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554827929519 "|CWRU_Transceiver_RX|shift_sampler:s"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sample\[29\] shift_sampler.v(28) " "Inferred latch for \"sample\[29\]\" at shift_sampler.v(28)" {  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554827929519 "|CWRU_Transceiver_RX|shift_sampler:s"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sample\[30\] shift_sampler.v(28) " "Inferred latch for \"sample\[30\]\" at shift_sampler.v(28)" {  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554827929519 "|CWRU_Transceiver_RX|shift_sampler:s"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sample\[31\] shift_sampler.v(28) " "Inferred latch for \"sample\[31\]\" at shift_sampler.v(28)" {  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554827929519 "|CWRU_Transceiver_RX|shift_sampler:s"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sample\[32\] shift_sampler.v(28) " "Inferred latch for \"sample\[32\]\" at shift_sampler.v(28)" {  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554827929519 "|CWRU_Transceiver_RX|shift_sampler:s"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sample\[33\] shift_sampler.v(28) " "Inferred latch for \"sample\[33\]\" at shift_sampler.v(28)" {  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554827929519 "|CWRU_Transceiver_RX|shift_sampler:s"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sample\[34\] shift_sampler.v(28) " "Inferred latch for \"sample\[34\]\" at shift_sampler.v(28)" {  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554827929519 "|CWRU_Transceiver_RX|shift_sampler:s"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sample\[35\] shift_sampler.v(28) " "Inferred latch for \"sample\[35\]\" at shift_sampler.v(28)" {  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554827929519 "|CWRU_Transceiver_RX|shift_sampler:s"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sample\[36\] shift_sampler.v(28) " "Inferred latch for \"sample\[36\]\" at shift_sampler.v(28)" {  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554827929519 "|CWRU_Transceiver_RX|shift_sampler:s"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sample\[37\] shift_sampler.v(28) " "Inferred latch for \"sample\[37\]\" at shift_sampler.v(28)" {  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554827929519 "|CWRU_Transceiver_RX|shift_sampler:s"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sample\[38\] shift_sampler.v(28) " "Inferred latch for \"sample\[38\]\" at shift_sampler.v(28)" {  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554827929519 "|CWRU_Transceiver_RX|shift_sampler:s"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sample\[39\] shift_sampler.v(28) " "Inferred latch for \"sample\[39\]\" at shift_sampler.v(28)" {  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554827929519 "|CWRU_Transceiver_RX|shift_sampler:s"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sample\[40\] shift_sampler.v(28) " "Inferred latch for \"sample\[40\]\" at shift_sampler.v(28)" {  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554827929519 "|CWRU_Transceiver_RX|shift_sampler:s"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sample\[41\] shift_sampler.v(28) " "Inferred latch for \"sample\[41\]\" at shift_sampler.v(28)" {  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554827929519 "|CWRU_Transceiver_RX|shift_sampler:s"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sample\[42\] shift_sampler.v(28) " "Inferred latch for \"sample\[42\]\" at shift_sampler.v(28)" {  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554827929519 "|CWRU_Transceiver_RX|shift_sampler:s"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sample\[43\] shift_sampler.v(28) " "Inferred latch for \"sample\[43\]\" at shift_sampler.v(28)" {  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554827929519 "|CWRU_Transceiver_RX|shift_sampler:s"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sample\[44\] shift_sampler.v(28) " "Inferred latch for \"sample\[44\]\" at shift_sampler.v(28)" {  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554827929519 "|CWRU_Transceiver_RX|shift_sampler:s"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sample\[45\] shift_sampler.v(28) " "Inferred latch for \"sample\[45\]\" at shift_sampler.v(28)" {  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554827929519 "|CWRU_Transceiver_RX|shift_sampler:s"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sample\[46\] shift_sampler.v(28) " "Inferred latch for \"sample\[46\]\" at shift_sampler.v(28)" {  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554827929519 "|CWRU_Transceiver_RX|shift_sampler:s"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sample\[47\] shift_sampler.v(28) " "Inferred latch for \"sample\[47\]\" at shift_sampler.v(28)" {  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554827929519 "|CWRU_Transceiver_RX|shift_sampler:s"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sample\[48\] shift_sampler.v(28) " "Inferred latch for \"sample\[48\]\" at shift_sampler.v(28)" {  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554827929519 "|CWRU_Transceiver_RX|shift_sampler:s"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sample\[49\] shift_sampler.v(28) " "Inferred latch for \"sample\[49\]\" at shift_sampler.v(28)" {  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554827929519 "|CWRU_Transceiver_RX|shift_sampler:s"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sample\[50\] shift_sampler.v(28) " "Inferred latch for \"sample\[50\]\" at shift_sampler.v(28)" {  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554827929519 "|CWRU_Transceiver_RX|shift_sampler:s"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sample\[51\] shift_sampler.v(28) " "Inferred latch for \"sample\[51\]\" at shift_sampler.v(28)" {  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554827929519 "|CWRU_Transceiver_RX|shift_sampler:s"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sample\[52\] shift_sampler.v(28) " "Inferred latch for \"sample\[52\]\" at shift_sampler.v(28)" {  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554827929519 "|CWRU_Transceiver_RX|shift_sampler:s"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sample\[53\] shift_sampler.v(28) " "Inferred latch for \"sample\[53\]\" at shift_sampler.v(28)" {  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554827929519 "|CWRU_Transceiver_RX|shift_sampler:s"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sample\[54\] shift_sampler.v(28) " "Inferred latch for \"sample\[54\]\" at shift_sampler.v(28)" {  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554827929519 "|CWRU_Transceiver_RX|shift_sampler:s"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sample\[55\] shift_sampler.v(28) " "Inferred latch for \"sample\[55\]\" at shift_sampler.v(28)" {  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554827929519 "|CWRU_Transceiver_RX|shift_sampler:s"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sample\[56\] shift_sampler.v(28) " "Inferred latch for \"sample\[56\]\" at shift_sampler.v(28)" {  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554827929519 "|CWRU_Transceiver_RX|shift_sampler:s"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sample\[57\] shift_sampler.v(28) " "Inferred latch for \"sample\[57\]\" at shift_sampler.v(28)" {  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554827929519 "|CWRU_Transceiver_RX|shift_sampler:s"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sample\[58\] shift_sampler.v(28) " "Inferred latch for \"sample\[58\]\" at shift_sampler.v(28)" {  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554827929519 "|CWRU_Transceiver_RX|shift_sampler:s"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sample\[59\] shift_sampler.v(28) " "Inferred latch for \"sample\[59\]\" at shift_sampler.v(28)" {  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554827929519 "|CWRU_Transceiver_RX|shift_sampler:s"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sample\[60\] shift_sampler.v(28) " "Inferred latch for \"sample\[60\]\" at shift_sampler.v(28)" {  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554827929519 "|CWRU_Transceiver_RX|shift_sampler:s"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sample\[61\] shift_sampler.v(28) " "Inferred latch for \"sample\[61\]\" at shift_sampler.v(28)" {  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554827929519 "|CWRU_Transceiver_RX|shift_sampler:s"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sample\[62\] shift_sampler.v(28) " "Inferred latch for \"sample\[62\]\" at shift_sampler.v(28)" {  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554827929519 "|CWRU_Transceiver_RX|shift_sampler:s"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sample\[63\] shift_sampler.v(28) " "Inferred latch for \"sample\[63\]\" at shift_sampler.v(28)" {  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554827929519 "|CWRU_Transceiver_RX|shift_sampler:s"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sample\[64\] shift_sampler.v(28) " "Inferred latch for \"sample\[64\]\" at shift_sampler.v(28)" {  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554827929519 "|CWRU_Transceiver_RX|shift_sampler:s"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sample\[65\] shift_sampler.v(28) " "Inferred latch for \"sample\[65\]\" at shift_sampler.v(28)" {  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554827929519 "|CWRU_Transceiver_RX|shift_sampler:s"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sample\[66\] shift_sampler.v(28) " "Inferred latch for \"sample\[66\]\" at shift_sampler.v(28)" {  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554827929519 "|CWRU_Transceiver_RX|shift_sampler:s"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sample\[67\] shift_sampler.v(28) " "Inferred latch for \"sample\[67\]\" at shift_sampler.v(28)" {  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554827929519 "|CWRU_Transceiver_RX|shift_sampler:s"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sample\[68\] shift_sampler.v(28) " "Inferred latch for \"sample\[68\]\" at shift_sampler.v(28)" {  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554827929519 "|CWRU_Transceiver_RX|shift_sampler:s"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sample\[69\] shift_sampler.v(28) " "Inferred latch for \"sample\[69\]\" at shift_sampler.v(28)" {  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554827929519 "|CWRU_Transceiver_RX|shift_sampler:s"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sample\[70\] shift_sampler.v(28) " "Inferred latch for \"sample\[70\]\" at shift_sampler.v(28)" {  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554827929519 "|CWRU_Transceiver_RX|shift_sampler:s"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sample\[71\] shift_sampler.v(28) " "Inferred latch for \"sample\[71\]\" at shift_sampler.v(28)" {  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554827929519 "|CWRU_Transceiver_RX|shift_sampler:s"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sample\[72\] shift_sampler.v(28) " "Inferred latch for \"sample\[72\]\" at shift_sampler.v(28)" {  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554827929519 "|CWRU_Transceiver_RX|shift_sampler:s"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sample\[73\] shift_sampler.v(28) " "Inferred latch for \"sample\[73\]\" at shift_sampler.v(28)" {  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554827929519 "|CWRU_Transceiver_RX|shift_sampler:s"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sample\[74\] shift_sampler.v(28) " "Inferred latch for \"sample\[74\]\" at shift_sampler.v(28)" {  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554827929519 "|CWRU_Transceiver_RX|shift_sampler:s"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sample\[75\] shift_sampler.v(28) " "Inferred latch for \"sample\[75\]\" at shift_sampler.v(28)" {  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554827929519 "|CWRU_Transceiver_RX|shift_sampler:s"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sample\[76\] shift_sampler.v(28) " "Inferred latch for \"sample\[76\]\" at shift_sampler.v(28)" {  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554827929519 "|CWRU_Transceiver_RX|shift_sampler:s"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sample\[77\] shift_sampler.v(28) " "Inferred latch for \"sample\[77\]\" at shift_sampler.v(28)" {  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554827929519 "|CWRU_Transceiver_RX|shift_sampler:s"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sample\[78\] shift_sampler.v(28) " "Inferred latch for \"sample\[78\]\" at shift_sampler.v(28)" {  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554827929519 "|CWRU_Transceiver_RX|shift_sampler:s"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sample\[79\] shift_sampler.v(28) " "Inferred latch for \"sample\[79\]\" at shift_sampler.v(28)" {  } { { "src/shift_sampler.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/shift_sampler.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554827929519 "|CWRU_Transceiver_RX|shift_sampler:s"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sample_decoder sample_decoder:d " "Elaborating entity \"sample_decoder\" for hierarchy \"sample_decoder:d\"" {  } { { "src/CWRU_Transceiver_RX.v" "d" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/CWRU_Transceiver_RX.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1554827929519 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HEX_display HEX_display:h " "Elaborating entity \"HEX_display\" for hierarchy \"HEX_display:h\"" {  } { { "src/CWRU_Transceiver_RX.v" "h" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/CWRU_Transceiver_RX.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1554827929519 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "HEX0 HEX_display.v(6) " "Verilog HDL Always Construct warning at HEX_display.v(6): inferring latch(es) for variable \"HEX0\", which holds its previous value in one or more paths through the always construct" {  } { { "src/HEX_display.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/HEX_display.v" 6 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1554827929535 "|CWRU_Transceiver_RX|HEX_display:h"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[0\] HEX_display.v(10) " "Inferred latch for \"HEX0\[0\]\" at HEX_display.v(10)" {  } { { "src/HEX_display.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/HEX_display.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554827929535 "|CWRU_Transceiver_RX|HEX_display:h"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[1\] HEX_display.v(10) " "Inferred latch for \"HEX0\[1\]\" at HEX_display.v(10)" {  } { { "src/HEX_display.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/HEX_display.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554827929535 "|CWRU_Transceiver_RX|HEX_display:h"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[2\] HEX_display.v(10) " "Inferred latch for \"HEX0\[2\]\" at HEX_display.v(10)" {  } { { "src/HEX_display.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/HEX_display.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554827929535 "|CWRU_Transceiver_RX|HEX_display:h"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[3\] HEX_display.v(10) " "Inferred latch for \"HEX0\[3\]\" at HEX_display.v(10)" {  } { { "src/HEX_display.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/HEX_display.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554827929535 "|CWRU_Transceiver_RX|HEX_display:h"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[4\] HEX_display.v(10) " "Inferred latch for \"HEX0\[4\]\" at HEX_display.v(10)" {  } { { "src/HEX_display.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/HEX_display.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554827929535 "|CWRU_Transceiver_RX|HEX_display:h"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[5\] HEX_display.v(10) " "Inferred latch for \"HEX0\[5\]\" at HEX_display.v(10)" {  } { { "src/HEX_display.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/HEX_display.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554827929535 "|CWRU_Transceiver_RX|HEX_display:h"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[6\] HEX_display.v(10) " "Inferred latch for \"HEX0\[6\]\" at HEX_display.v(10)" {  } { { "src/HEX_display.v" "" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/src/HEX_display.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554827929535 "|CWRU_Transceiver_RX|HEX_display:h"}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE1_SOC 24 " "Ignored 24 assignments for entity \"DE1_SOC\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE1_SOC -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE1_SOC -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1554827929613 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE1_SOC -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE1_SOC -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1554827929613 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE1_SOC -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE1_SOC -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1554827929613 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE1_SOC -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE1_SOC -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1554827929613 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE1_SOC -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE1_SOC -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1554827929613 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE1_SOC -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE1_SOC -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1554827929613 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity DE1_SOC -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity DE1_SOC -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1554827929613 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE1_SOC -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE1_SOC -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1554827929613 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE1_SOC -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE1_SOC -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1554827929613 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE1_SOC -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE1_SOC -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1554827929613 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE1_SOC -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE1_SOC -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1554827929613 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE1_SOC -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE1_SOC -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1554827929613 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE1_SOC -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE1_SOC -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1554827929613 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE1_SOC -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE1_SOC -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1554827929613 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE1_SOC -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE1_SOC -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1554827929613 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE1_SOC -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE1_SOC -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1554827929613 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE1_SOC -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE1_SOC -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1554827929613 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE1_SOC -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE1_SOC -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1554827929613 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE1_SOC -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE1_SOC -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1554827929613 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE1_SOC -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE1_SOC -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1554827929613 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE1_SOC -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE1_SOC -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1554827929613 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE1_SOC -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE1_SOC -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1554827929613 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE1_SOC -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE1_SOC -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1554827929613 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE1_SOC -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE1_SOC -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1554827929613 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Design Software" 0 -1 1554827929613 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 35 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 35 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4792 " "Peak virtual memory: 4792 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1554827929644 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 09 12:38:49 2019 " "Processing ended: Tue Apr 09 12:38:49 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1554827929644 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1554827929644 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1554827929644 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1554827929644 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 35 s " "Quartus Prime Flow was successful. 0 errors, 35 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1554827930285 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1554827930847 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Shell Quartus Prime " "Running Quartus Prime Shell" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1554827930847 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 09 12:38:50 2019 " "Processing started: Tue Apr 09 12:38:50 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1554827930847 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Shell" 0 -1 1554827930847 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sh -t c:/intel/quartusprimelite/quartus/common/tcl/internal/nativelink/qnativesim.tcl --rtl_sim CWRU_Transceiver_RX CWRU_Transceiver_RX " "Command: quartus_sh -t c:/intel/quartusprimelite/quartus/common/tcl/internal/nativelink/qnativesim.tcl --rtl_sim CWRU_Transceiver_RX CWRU_Transceiver_RX" {  } {  } 0 0 "Command: %1!s!" 0 0 "Shell" 0 -1 1554827930847 ""}
{ "Info" "IQEXE_START_BANNER_TCL_ARGS" "--rtl_sim CWRU_Transceiver_RX CWRU_Transceiver_RX " "Quartus(args): --rtl_sim CWRU_Transceiver_RX CWRU_Transceiver_RX" {  } {  } 0 0 "Quartus(args): %1!s!" 0 0 "Shell" 0 -1 1554827930847 ""}
{ "Info" "0" "" "Info: Start Nativelink Simulation process" {  } {  } 0 0 "Info: Start Nativelink Simulation process" 0 0 "Shell" 0 0 1554827931144 ""}
{ "Info" "0" "" "Info: NativeLink has detected Verilog design -- Verilog simulation models will be used" {  } {  } 0 0 "Info: NativeLink has detected Verilog design -- Verilog simulation models will be used" 0 0 "Shell" 0 0 1554827931301 ""}
{ "Info" "0" "" "Info: Starting NativeLink simulation with ModelSim-Altera software" {  } {  } 0 0 "Info: Starting NativeLink simulation with ModelSim-Altera software" 0 0 "Shell" 0 0 1554827931301 ""}
{ "Warning" "0" "" "Warning: File CWRU_Transceiver_RX_run_msim_rtl_verilog.do already exists - backing up current file as CWRU_Transceiver_RX_run_msim_rtl_verilog.do.bak11" {  } {  } 0 0 "Warning: File CWRU_Transceiver_RX_run_msim_rtl_verilog.do already exists - backing up current file as CWRU_Transceiver_RX_run_msim_rtl_verilog.do.bak11" 0 0 "Shell" 0 0 1554827931394 ""}
{ "Info" "0" "" "Info: Generated ModelSim-Altera script file C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/simulation/modelsim/CWRU_Transceiver_RX_run_msim_rtl_verilog.do" {  } { { "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/simulation/modelsim/CWRU_Transceiver_RX_run_msim_rtl_verilog.do" "0" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/simulation/modelsim/CWRU_Transceiver_RX_run_msim_rtl_verilog.do" 0 0 0 } }  } 0 0 "Info: Generated ModelSim-Altera script file C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/simulation/modelsim/CWRU_Transceiver_RX_run_msim_rtl_verilog.do" 0 0 "Shell" 0 0 1554827931426 ""}
{ "Info" "0" "" "Info: Spawning ModelSim-Altera Simulation software " {  } {  } 0 0 "Info: Spawning ModelSim-Altera Simulation software " 0 0 "Shell" 0 0 1554827931426 ""}
{ "Info" "0" "" "Info: Successfully spawned ModelSim-Altera Simulation software" {  } {  } 0 0 "Info: Successfully spawned ModelSim-Altera Simulation software" 0 0 "Shell" 0 0 1554827931426 ""}
{ "Info" "0" "" "Info: NativeLink simulation flow was successful" {  } {  } 0 0 "Info: NativeLink simulation flow was successful" 0 0 "Shell" 0 0 1554827931426 ""}
{ "Info" "0" "" "Info: For messages from NativeLink scripts, check the file C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/CWRU_Transceiver_RX_nativelink_simulation.rpt" {  } { { "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/CWRU_Transceiver_RX_nativelink_simulation.rpt" "0" { Text "C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/CWRU_Transceiver_RX_nativelink_simulation.rpt" 0 0 0 } }  } 0 0 "Info: For messages from NativeLink scripts, check the file C:/Users/Richard/OneDrive/Documents/GitHub/CWRU_Transceiver/CWRU_Transceiver_RX/CWRU_Transceiver_RX_nativelink_simulation.rpt" 0 0 "Shell" 0 0 1554827931426 ""}
{ "Info" "IQEXE_TCL_SCRIPT_STATUS" "c:/intel/quartusprimelite/quartus/common/tcl/internal/nativelink/qnativesim.tcl " "Evaluation of Tcl script c:/intel/quartusprimelite/quartus/common/tcl/internal/nativelink/qnativesim.tcl was successful" {  } {  } 0 23030 "Evaluation of Tcl script %1!s! was successful" 0 0 "Shell" 0 -1 1554827931426 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Shell 0 s 1  Quartus Prime " "Quartus Prime Shell was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4775 " "Peak virtual memory: 4775 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1554827931426 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 09 12:38:51 2019 " "Processing ended: Tue Apr 09 12:38:51 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1554827931426 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1554827931426 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1554827931426 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1554827931426 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 36 s " "Quartus Prime Flow was successful. 0 errors, 36 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1554828052660 ""}
