

================================================================
== Vitis HLS Report for 'conv2'
================================================================
* Date:           Sat Nov  4 22:43:26 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck24-ubva530-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +-----------+-----------+-----------+-----------+-----------+-----------+---------+
    |    Latency (cycles)   |   Latency (absolute)  |        Interval       | Pipeline|
    |    min    |    max    |    min    |    max    |    min    |    max    |   Type  |
    +-----------+-----------+-----------+-----------+-----------+-----------+---------+
    |  414514231|  414538711|  4.145 sec|  4.145 sec|  414514231|  414538711|       no|
    +-----------+-----------+-----------+-----------+-----------+-----------+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------------+--------------------------------+---------+---------+----------+----------+--------+--------+---------+
        |                                           |                                |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
        |                  Instance                 |             Module             |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
        +-------------------------------------------+--------------------------------+---------+---------+----------+----------+--------+--------+---------+
        |grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_295  |conv2_Pipeline_LOAD_INPUT_BH_L  |    48972|    48972|  0.490 ms|  0.490 ms|   48972|   48972|       no|
        |grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_309   |conv2_Pipeline_LOAD_WEIGHTS_L   |      259|      259|  2.590 us|  2.590 us|     259|     259|       no|
        |grp_conv2_Pipeline_OUT_ROW_COL_fu_318      |conv2_Pipeline_OUT_ROW_COL      |   587536|   587536|  5.875 ms|  5.875 ms|  587536|  587536|       no|
        |grp_conv2_Pipeline_RELU_fu_336             |conv2_Pipeline_RELU             |      517|      517|  5.170 us|  5.170 us|     517|     517|       no|
        |grp_conv2_Pipeline_5_fu_348                |conv2_Pipeline_5                |      258|      258|  2.580 us|  2.580 us|     258|     258|       no|
        |grp_conv2_Pipeline_RELU6_fu_362            |conv2_Pipeline_RELU6            |      517|      517|  5.170 us|  5.170 us|     517|     517|       no|
        |grp_conv2_Pipeline_7_fu_374                |conv2_Pipeline_7                |      258|      258|  2.580 us|  2.580 us|     258|     258|       no|
        |grp_conv2_Pipeline_BW_fu_388               |conv2_Pipeline_BW               |      257|      257|  2.570 us|  2.570 us|     257|     257|       no|
        |grp_conv2_Pipeline_BW7_fu_399              |conv2_Pipeline_BW7              |      257|      257|  2.570 us|  2.570 us|     257|     257|       no|
        |grp_conv2_Pipeline_BW8_fu_410              |conv2_Pipeline_BW8              |      257|      257|  2.570 us|  2.570 us|     257|     257|       no|
        +-------------------------------------------+--------------------------------+---------+---------+----------+----------+--------+--------+---------+

        * Loop: 
        +-------------+-----------+-----------+-------------------+-----------+-----------+------+----------+
        |             |    Latency (cycles)   |     Iteration     |  Initiation Interval  | Trip |          |
        |  Loop Name  |    min    |    max    |      Latency      |  achieved |   target  | Count| Pipelined|
        +-------------+-----------+-----------+-------------------+-----------+-----------+------+----------+
        |- TILE_ROW   |  414514230|  414538710|  4876638 ~ 4876926|          -|          -|    85|        no|
        | + TILE_OUT  |    4827656|    4827944|    603457 ~ 603493|          -|          -|     8|        no|
        |  ++ EXPORT  |      12548|      12584|        3137 ~ 3146|          -|          -|     4|        no|
        |   +++ BH    |       3134|       3142|               1567|          -|          -|     2|        no|
        |  ++ CLEAR   |       3108|       3108|                777|          -|          -|     4|        no|
        +-------------+-----------+-----------+-------------------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    575|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    5|    3251|   4376|    -|
|Memory           |       97|    -|       0|      0|    0|
|Multiplexer      |        -|    -|       -|   1631|    -|
|Register         |        -|    -|     659|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |       97|    5|    3910|   6582|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       22|    1|       2|      9|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------------+--------------------------------+---------+----+------+------+-----+
    |                  Instance                 |             Module             | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +-------------------------------------------+--------------------------------+---------+----+------+------+-----+
    |grp_conv2_Pipeline_5_fu_348                |conv2_Pipeline_5                |        0|   0|    71|   199|    0|
    |grp_conv2_Pipeline_7_fu_374                |conv2_Pipeline_7                |        0|   0|    71|   199|    0|
    |grp_conv2_Pipeline_BW_fu_388               |conv2_Pipeline_BW               |        0|   0|    36|   156|    0|
    |grp_conv2_Pipeline_BW7_fu_399              |conv2_Pipeline_BW7              |        0|   0|    36|   156|    0|
    |grp_conv2_Pipeline_BW8_fu_410              |conv2_Pipeline_BW8              |        0|   0|    36|   156|    0|
    |grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_295  |conv2_Pipeline_LOAD_INPUT_BH_L  |        0|   2|   750|   826|    0|
    |grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_309   |conv2_Pipeline_LOAD_WEIGHTS_L   |        0|   0|    57|   151|    0|
    |grp_conv2_Pipeline_OUT_ROW_COL_fu_318      |conv2_Pipeline_OUT_ROW_COL      |        0|   2|  1400|  1503|    0|
    |grp_conv2_Pipeline_RELU_fu_336             |conv2_Pipeline_RELU             |        0|   0|   397|   472|    0|
    |grp_conv2_Pipeline_RELU6_fu_362            |conv2_Pipeline_RELU6            |        0|   0|   397|   472|    0|
    |mul_5ns_19ns_23_1_1_U346                   |mul_5ns_19ns_23_1_1             |        0|   1|     0|     6|    0|
    |mul_7s_8ns_10_1_1_U347                     |mul_7s_8ns_10_1_1               |        0|   0|     0|    40|    0|
    |mul_7s_8ns_10_1_1_U348                     |mul_7s_8ns_10_1_1               |        0|   0|     0|    40|    0|
    +-------------------------------------------+--------------------------------+---------+----+------+------+-----+
    |Total                                      |                                |        0|   5|  3251|  4376|    0|
    +-------------------------------------------+--------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +------------------------------------------------------------+------------------------------------------------------------------------------+---------+---+----+-----+-------+-----+------+-------------+
    |                           Memory                           |                                    Module                                    | BRAM_18K| FF| LUT| URAM| Words | Bits| Banks| W*Bits*Banks|
    +------------------------------------------------------------+------------------------------------------------------------------------------+---------+---+----+-----+-------+-----+------+-------------+
    |conv2_float_255_255_float_64_1_1_float_float_255_255_i_2_U  |conv2_conv2_float_255_255_float_64_1_1_float_float_255_255_i_2_RAM_AUTO_1R1W  |       30|  0|   0|    0|  16320|   32|     1|       522240|
    |conv2_float_255_255_float_64_1_1_float_float_255_255_i_1_U  |conv2_conv2_float_255_255_float_64_1_1_float_float_255_255_i_2_RAM_AUTO_1R1W  |       30|  0|   0|    0|  16320|   32|     1|       522240|
    |conv2_float_255_255_float_64_1_1_float_float_255_255_i_U    |conv2_conv2_float_255_255_float_64_1_1_float_float_255_255_i_2_RAM_AUTO_1R1W  |       30|  0|   0|    0|  16320|   32|     1|       522240|
    |conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_U  |conv2_conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_RAM_AUTO_1R1W  |        2|  0|   0|    0|   1020|   32|     1|        32640|
    |conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_U  |conv2_conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_RAM_AUTO_1R1W  |        2|  0|   0|    0|   1020|   32|     1|        32640|
    |conv2_float_255_255_float_64_1_1_float_float_255_255_o_U    |conv2_conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_RAM_AUTO_1R1W  |        2|  0|   0|    0|   1020|   32|     1|        32640|
    |weight_buffer_U                                             |conv2_weight_buffer_RAM_AUTO_1R1W                                             |        1|  0|   0|    0|    256|   32|     1|         8192|
    +------------------------------------------------------------+------------------------------------------------------------------------------+---------+---+----+-----+-------+-----+------+-------------+
    |Total                                                       |                                                                              |       97|  0|   0|    0|  52276|  224|     7|      1672832|
    +------------------------------------------------------------+------------------------------------------------------------------------------+---------+---+----+-----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln108_fu_541_p2     |         +|   0|  0|  10|           3|           1|
    |add_ln109_fu_791_p2     |         +|   0|  0|  10|           3|           2|
    |add_ln112_1_fu_639_p2   |         +|   0|  0|  16|           9|           9|
    |add_ln112_2_fu_678_p2   |         +|   0|  0|  71|          64|          64|
    |add_ln112_3_fu_703_p2   |         +|   0|  0|  16|           9|           9|
    |add_ln112_4_fu_742_p2   |         +|   0|  0|  71|          64|          64|
    |add_ln112_fu_570_p2     |         +|   0|  0|  71|          64|          64|
    |add_ln115_1_fu_751_p2   |         +|   0|  0|  14|           7|           7|
    |add_ln115_fu_615_p2     |         +|   0|  0|  14|           7|           7|
    |add_ln32_fu_521_p2      |         +|   0|  0|  15|           8|           2|
    |add_ln36_1_fu_515_p2    |         +|   0|  0|  12|           4|           1|
    |add_ln36_fu_842_p2      |         +|   0|  0|  13|           6|           3|
    |add_ln62_fu_817_p2      |         +|   0|  0|  10|           3|           1|
    |add_ln67_1_fu_854_p2    |         +|   0|  0|  17|          10|           8|
    |add_ln67_fu_848_p2      |         +|   0|  0|  17|          10|           7|
    |empty_354_fu_551_p2     |         +|   0|  0|  12|           5|           5|
    |sub_ln112_1_fu_732_p2   |         -|   0|  0|  27|          20|          20|
    |sub_ln112_fu_668_p2     |         -|   0|  0|  27|          20|          20|
    |sub_ln115_fu_591_p2     |         -|   0|  0|  13|           6|           6|
    |sub_ln67_fu_835_p2      |         -|   0|  0|  17|          10|          10|
    |sub_ln80_fu_499_p2      |         -|   0|  0|  26|          19|          19|
    |ap_block_state25        |       and|   0|  0|   2|           1|           1|
    |icmp_ln108_fu_535_p2    |      icmp|   0|  0|  12|           3|           4|
    |icmp_ln109_1_fu_756_p2  |      icmp|   0|  0|   9|           2|           2|
    |icmp_ln109_fu_605_p2    |      icmp|   0|  0|  10|           3|           2|
    |icmp_ln32_fu_469_p2     |      icmp|   0|  0|  15|           8|           2|
    |icmp_ln36_fu_509_p2     |      icmp|   0|  0|  12|           4|           5|
    |icmp_ln62_fu_811_p2     |      icmp|   0|  0|  12|           3|           4|
    |ap_block_state3_io      |        or|   0|  0|   2|           1|           1|
    |or_ln112_fu_693_p2      |        or|   0|  0|   2|           2|           1|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0| 575|         378|         351|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------------------------------+-----+-----------+-----+-----------+
    |                                Name                               | LUT | Input Size| Bits| Total Bits|
    +-------------------------------------------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                                                          |  177|         40|    1|         40|
    |bh_reg_272                                                         |    9|          2|    3|          6|
    |bout_1_reg_260                                                     |    9|          2|    3|          6|
    |conv2_float_255_255_float_64_1_1_float_float_255_255_i_1_address0  |   14|          3|   14|         42|
    |conv2_float_255_255_float_64_1_1_float_float_255_255_i_1_ce0       |   14|          3|    1|          3|
    |conv2_float_255_255_float_64_1_1_float_float_255_255_i_1_we0       |    9|          2|    1|          2|
    |conv2_float_255_255_float_64_1_1_float_float_255_255_i_2_address0  |   14|          3|   14|         42|
    |conv2_float_255_255_float_64_1_1_float_float_255_255_i_2_ce0       |   14|          3|    1|          3|
    |conv2_float_255_255_float_64_1_1_float_float_255_255_i_2_we0       |    9|          2|    1|          2|
    |conv2_float_255_255_float_64_1_1_float_float_255_255_i_address0    |   14|          3|   14|         42|
    |conv2_float_255_255_float_64_1_1_float_float_255_255_i_ce0         |   14|          3|    1|          3|
    |conv2_float_255_255_float_64_1_1_float_float_255_255_i_we0         |    9|          2|    1|          2|
    |conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_address0  |   49|          9|   10|         90|
    |conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_address1  |   20|          4|   10|         40|
    |conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_ce0       |   49|          9|    1|          9|
    |conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_ce1       |   20|          4|    1|          4|
    |conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_d0        |   37|          7|   32|        224|
    |conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_we0       |   37|          7|    1|          7|
    |conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_address0  |   49|          9|   10|         90|
    |conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_address1  |   20|          4|   10|         40|
    |conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_ce0       |   49|          9|    1|          9|
    |conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_ce1       |   20|          4|    1|          4|
    |conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_d0        |   37|          7|   32|        224|
    |conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_we0       |   37|          7|    1|          7|
    |conv2_float_255_255_float_64_1_1_float_float_255_255_o_address0    |   49|          9|   10|         90|
    |conv2_float_255_255_float_64_1_1_float_float_255_255_o_address1    |   20|          4|   10|         40|
    |conv2_float_255_255_float_64_1_1_float_float_255_255_o_ce0         |   49|          9|    1|          9|
    |conv2_float_255_255_float_64_1_1_float_float_255_255_o_ce1         |   20|          4|    1|          4|
    |conv2_float_255_255_float_64_1_1_float_float_255_255_o_d0          |   37|          7|   32|        224|
    |conv2_float_255_255_float_64_1_1_float_float_255_255_o_we0         |   37|          7|    1|          7|
    |gmem_blk_n_AR                                                      |    9|          2|    1|          2|
    |gmem_blk_n_R                                                       |    9|          2|    1|          2|
    |grp_fu_1036_ce                                                     |   20|          4|    1|          4|
    |grp_fu_1036_p0                                                     |   20|          4|   32|        128|
    |grp_fu_1036_p1                                                     |   20|          4|   32|        128|
    |grp_fu_1040_ce                                                     |    9|          2|    1|          2|
    |grp_fu_1044_ce                                                     |   14|          3|    1|          3|
    |grp_fu_1044_opcode                                                 |   14|          3|    5|         15|
    |grp_fu_1044_p0                                                     |   14|          3|   32|         96|
    |grp_fu_1044_p1                                                     |   14|          3|   32|         96|
    |h_fu_174                                                           |    9|          2|    8|         16|
    |i3_blk_n_AW                                                        |    9|          2|    1|          2|
    |i3_blk_n_B                                                         |    9|          2|    1|          2|
    |indvar_reg_237                                                     |    9|          2|    4|          8|
    |m_axi_i2_ARVALID                                                   |    9|          2|    1|          2|
    |m_axi_i2_RREADY                                                    |    9|          2|    1|          2|
    |m_axi_i3_AWADDR                                                    |   26|          5|   64|        320|
    |m_axi_i3_AWBURST                                                   |   14|          3|    2|          6|
    |m_axi_i3_AWCACHE                                                   |   14|          3|    4|         12|
    |m_axi_i3_AWID                                                      |   14|          3|    1|          3|
    |m_axi_i3_AWLEN                                                     |   20|          4|   32|        128|
    |m_axi_i3_AWLOCK                                                    |   14|          3|    2|          6|
    |m_axi_i3_AWPROT                                                    |   14|          3|    3|          9|
    |m_axi_i3_AWQOS                                                     |   14|          3|    4|         12|
    |m_axi_i3_AWREGION                                                  |   14|          3|    4|         12|
    |m_axi_i3_AWSIZE                                                    |   14|          3|    3|          9|
    |m_axi_i3_AWUSER                                                    |   14|          3|    1|          3|
    |m_axi_i3_AWVALID                                                   |   20|          4|    1|          4|
    |m_axi_i3_BREADY                                                    |   20|          4|    1|          4|
    |m_axi_i3_WDATA                                                     |   14|          3|   32|         96|
    |m_axi_i3_WID                                                       |   14|          3|    1|          3|
    |m_axi_i3_WLAST                                                     |   14|          3|    1|          3|
    |m_axi_i3_WSTRB                                                     |   14|          3|    4|         12|
    |m_axi_i3_WUSER                                                     |   14|          3|    1|          3|
    |m_axi_i3_WVALID                                                    |   14|          3|    1|          3|
    |m_axi_w2_ARADDR                                                    |   14|          3|   64|        192|
    |m_axi_w2_ARBURST                                                   |    9|          2|    2|          4|
    |m_axi_w2_ARCACHE                                                   |    9|          2|    4|          8|
    |m_axi_w2_ARID                                                      |    9|          2|    1|          2|
    |m_axi_w2_ARLEN                                                     |   14|          3|   32|         96|
    |m_axi_w2_ARLOCK                                                    |    9|          2|    2|          4|
    |m_axi_w2_ARPROT                                                    |    9|          2|    3|          6|
    |m_axi_w2_ARQOS                                                     |    9|          2|    4|          8|
    |m_axi_w2_ARREGION                                                  |    9|          2|    4|          8|
    |m_axi_w2_ARSIZE                                                    |    9|          2|    3|          6|
    |m_axi_w2_ARUSER                                                    |    9|          2|    1|          2|
    |m_axi_w2_ARVALID                                                   |   14|          3|    1|          3|
    |m_axi_w2_RREADY                                                    |    9|          2|    1|          2|
    |o_1_reg_284                                                        |    9|          2|    3|          6|
    |out_reg_248                                                        |    9|          2|    6|         12|
    |w2_blk_n_AR                                                        |    9|          2|    1|          2|
    |weight_buffer_address0                                             |   14|          3|    8|         24|
    |weight_buffer_ce0                                                  |   14|          3|    1|          3|
    |weight_buffer_we0                                                  |    9|          2|    1|          2|
    +-------------------------------------------------------------------+-----+-----------+-----+-----------+
    |Total                                                              | 1631|        335|  678|       2861|
    +-------------------------------------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------------+----+----+-----+-----------+
    |                          Name                          | FF | LUT| Bits| Const Bits|
    +--------------------------------------------------------+----+----+-----+-----------+
    |add_ln108_reg_926                                       |   3|   0|    3|          0|
    |add_ln109_reg_996                                       |   3|   0|    3|          0|
    |add_ln112_4_reg_965                                     |  64|   0|   64|          0|
    |add_ln112_reg_931                                       |  64|   0|   64|          0|
    |add_ln115_1_reg_970                                     |   7|   0|    7|          0|
    |add_ln36_1_reg_913                                      |   4|   0|    4|          0|
    |add_ln62_reg_1009                                       |   3|   0|    3|          0|
    |add_ln67_1_reg_1031                                     |  10|   0|   10|          0|
    |add_ln67_reg_1026                                       |  10|   0|   10|          0|
    |ap_CS_fsm                                               |  39|   0|   39|          0|
    |bh_reg_272                                              |   3|   0|    3|          0|
    |bout_1_reg_260                                          |   3|   0|    3|          0|
    |empty_355_reg_943                                       |  32|   0|   32|          0|
    |gmem_addr_reg_887                                       |  64|   0|   64|          0|
    |grp_conv2_Pipeline_5_fu_348_ap_start_reg                |   1|   0|    1|          0|
    |grp_conv2_Pipeline_7_fu_374_ap_start_reg                |   1|   0|    1|          0|
    |grp_conv2_Pipeline_BW7_fu_399_ap_start_reg              |   1|   0|    1|          0|
    |grp_conv2_Pipeline_BW8_fu_410_ap_start_reg              |   1|   0|    1|          0|
    |grp_conv2_Pipeline_BW_fu_388_ap_start_reg               |   1|   0|    1|          0|
    |grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_295_ap_start_reg  |   1|   0|    1|          0|
    |grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_309_ap_start_reg   |   1|   0|    1|          0|
    |grp_conv2_Pipeline_OUT_ROW_COL_fu_318_ap_start_reg      |   1|   0|    1|          0|
    |grp_conv2_Pipeline_RELU6_fu_362_ap_start_reg            |   1|   0|    1|          0|
    |grp_conv2_Pipeline_RELU_fu_336_ap_start_reg             |   1|   0|    1|          0|
    |h_fu_174                                                |   8|   0|    8|          0|
    |icmp_ln109_1_reg_975                                    |   1|   0|    1|          0|
    |icmp_ln109_reg_949                                      |   1|   0|    1|          0|
    |indvar_reg_237                                          |   4|   0|    4|          0|
    |mul_ln109_1_reg_984                                     |  10|   0|   10|          0|
    |mul_ln109_reg_953                                       |  10|   0|   10|          0|
    |o_1_reg_284                                             |   3|   0|    3|          0|
    |out_reg_248                                             |   6|   0|    6|          0|
    |sext_ln108_reg_937                                      |   7|   0|    7|          0|
    |sub_ln67_reg_1014                                       |  10|   0|   10|          0|
    |sub_ln80_reg_899                                        |  17|   0|   19|          2|
    |trunc_ln104_reg_918                                     |   5|   0|    5|          0|
    |trunc_ln122_1_reg_990                                   |  62|   0|   62|          0|
    |trunc_ln2_reg_959                                       |  62|   0|   62|          0|
    |trunc_ln_reg_877                                        |  62|   0|   62|          0|
    |w2_addr_reg_882                                         |  64|   0|   64|          0|
    |zext_ln105_reg_904                                      |   8|   0|    9|          1|
    +--------------------------------------------------------+----+----+-----+-----------+
    |Total                                                   | 659|   0|  662|          3|
    +--------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+---------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object |    C Type    |
+---------------------+-----+-----+------------+---------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|          conv2|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|          conv2|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|          conv2|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|          conv2|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|          conv2|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|          conv2|  return value|
|grp_fu_497_p_din0    |  out|   32|  ap_ctrl_hs|          conv2|  return value|
|grp_fu_497_p_din1    |  out|   32|  ap_ctrl_hs|          conv2|  return value|
|grp_fu_497_p_opcode  |  out|    2|  ap_ctrl_hs|          conv2|  return value|
|grp_fu_497_p_dout0   |   in|   32|  ap_ctrl_hs|          conv2|  return value|
|grp_fu_497_p_ce      |  out|    1|  ap_ctrl_hs|          conv2|  return value|
|grp_fu_513_p_din0    |  out|   32|  ap_ctrl_hs|          conv2|  return value|
|grp_fu_513_p_din1    |  out|   32|  ap_ctrl_hs|          conv2|  return value|
|grp_fu_513_p_dout0   |   in|   32|  ap_ctrl_hs|          conv2|  return value|
|grp_fu_513_p_ce      |  out|    1|  ap_ctrl_hs|          conv2|  return value|
|grp_fu_525_p_din0    |  out|   32|  ap_ctrl_hs|          conv2|  return value|
|grp_fu_525_p_din1    |  out|   32|  ap_ctrl_hs|          conv2|  return value|
|grp_fu_525_p_opcode  |  out|    5|  ap_ctrl_hs|          conv2|  return value|
|grp_fu_525_p_dout0   |   in|    1|  ap_ctrl_hs|          conv2|  return value|
|grp_fu_525_p_ce      |  out|    1|  ap_ctrl_hs|          conv2|  return value|
|m_axi_i2_AWVALID     |  out|    1|       m_axi|             i2|       pointer|
|m_axi_i2_AWREADY     |   in|    1|       m_axi|             i2|       pointer|
|m_axi_i2_AWADDR      |  out|   64|       m_axi|             i2|       pointer|
|m_axi_i2_AWID        |  out|    1|       m_axi|             i2|       pointer|
|m_axi_i2_AWLEN       |  out|   32|       m_axi|             i2|       pointer|
|m_axi_i2_AWSIZE      |  out|    3|       m_axi|             i2|       pointer|
|m_axi_i2_AWBURST     |  out|    2|       m_axi|             i2|       pointer|
|m_axi_i2_AWLOCK      |  out|    2|       m_axi|             i2|       pointer|
|m_axi_i2_AWCACHE     |  out|    4|       m_axi|             i2|       pointer|
|m_axi_i2_AWPROT      |  out|    3|       m_axi|             i2|       pointer|
|m_axi_i2_AWQOS       |  out|    4|       m_axi|             i2|       pointer|
|m_axi_i2_AWREGION    |  out|    4|       m_axi|             i2|       pointer|
|m_axi_i2_AWUSER      |  out|    1|       m_axi|             i2|       pointer|
|m_axi_i2_WVALID      |  out|    1|       m_axi|             i2|       pointer|
|m_axi_i2_WREADY      |   in|    1|       m_axi|             i2|       pointer|
|m_axi_i2_WDATA       |  out|   32|       m_axi|             i2|       pointer|
|m_axi_i2_WSTRB       |  out|    4|       m_axi|             i2|       pointer|
|m_axi_i2_WLAST       |  out|    1|       m_axi|             i2|       pointer|
|m_axi_i2_WID         |  out|    1|       m_axi|             i2|       pointer|
|m_axi_i2_WUSER       |  out|    1|       m_axi|             i2|       pointer|
|m_axi_i2_ARVALID     |  out|    1|       m_axi|             i2|       pointer|
|m_axi_i2_ARREADY     |   in|    1|       m_axi|             i2|       pointer|
|m_axi_i2_ARADDR      |  out|   64|       m_axi|             i2|       pointer|
|m_axi_i2_ARID        |  out|    1|       m_axi|             i2|       pointer|
|m_axi_i2_ARLEN       |  out|   32|       m_axi|             i2|       pointer|
|m_axi_i2_ARSIZE      |  out|    3|       m_axi|             i2|       pointer|
|m_axi_i2_ARBURST     |  out|    2|       m_axi|             i2|       pointer|
|m_axi_i2_ARLOCK      |  out|    2|       m_axi|             i2|       pointer|
|m_axi_i2_ARCACHE     |  out|    4|       m_axi|             i2|       pointer|
|m_axi_i2_ARPROT      |  out|    3|       m_axi|             i2|       pointer|
|m_axi_i2_ARQOS       |  out|    4|       m_axi|             i2|       pointer|
|m_axi_i2_ARREGION    |  out|    4|       m_axi|             i2|       pointer|
|m_axi_i2_ARUSER      |  out|    1|       m_axi|             i2|       pointer|
|m_axi_i2_RVALID      |   in|    1|       m_axi|             i2|       pointer|
|m_axi_i2_RREADY      |  out|    1|       m_axi|             i2|       pointer|
|m_axi_i2_RDATA       |   in|   32|       m_axi|             i2|       pointer|
|m_axi_i2_RLAST       |   in|    1|       m_axi|             i2|       pointer|
|m_axi_i2_RID         |   in|    1|       m_axi|             i2|       pointer|
|m_axi_i2_RFIFONUM    |   in|   13|       m_axi|             i2|       pointer|
|m_axi_i2_RUSER       |   in|    1|       m_axi|             i2|       pointer|
|m_axi_i2_RRESP       |   in|    2|       m_axi|             i2|       pointer|
|m_axi_i2_BVALID      |   in|    1|       m_axi|             i2|       pointer|
|m_axi_i2_BREADY      |  out|    1|       m_axi|             i2|       pointer|
|m_axi_i2_BRESP       |   in|    2|       m_axi|             i2|       pointer|
|m_axi_i2_BID         |   in|    1|       m_axi|             i2|       pointer|
|m_axi_i2_BUSER       |   in|    1|       m_axi|             i2|       pointer|
|input_ftmap          |   in|   64|     ap_none|    input_ftmap|        scalar|
|m_axi_w2_AWVALID     |  out|    1|       m_axi|             w2|       pointer|
|m_axi_w2_AWREADY     |   in|    1|       m_axi|             w2|       pointer|
|m_axi_w2_AWADDR      |  out|   64|       m_axi|             w2|       pointer|
|m_axi_w2_AWID        |  out|    1|       m_axi|             w2|       pointer|
|m_axi_w2_AWLEN       |  out|   32|       m_axi|             w2|       pointer|
|m_axi_w2_AWSIZE      |  out|    3|       m_axi|             w2|       pointer|
|m_axi_w2_AWBURST     |  out|    2|       m_axi|             w2|       pointer|
|m_axi_w2_AWLOCK      |  out|    2|       m_axi|             w2|       pointer|
|m_axi_w2_AWCACHE     |  out|    4|       m_axi|             w2|       pointer|
|m_axi_w2_AWPROT      |  out|    3|       m_axi|             w2|       pointer|
|m_axi_w2_AWQOS       |  out|    4|       m_axi|             w2|       pointer|
|m_axi_w2_AWREGION    |  out|    4|       m_axi|             w2|       pointer|
|m_axi_w2_AWUSER      |  out|    1|       m_axi|             w2|       pointer|
|m_axi_w2_WVALID      |  out|    1|       m_axi|             w2|       pointer|
|m_axi_w2_WREADY      |   in|    1|       m_axi|             w2|       pointer|
|m_axi_w2_WDATA       |  out|   32|       m_axi|             w2|       pointer|
|m_axi_w2_WSTRB       |  out|    4|       m_axi|             w2|       pointer|
|m_axi_w2_WLAST       |  out|    1|       m_axi|             w2|       pointer|
|m_axi_w2_WID         |  out|    1|       m_axi|             w2|       pointer|
|m_axi_w2_WUSER       |  out|    1|       m_axi|             w2|       pointer|
|m_axi_w2_ARVALID     |  out|    1|       m_axi|             w2|       pointer|
|m_axi_w2_ARREADY     |   in|    1|       m_axi|             w2|       pointer|
|m_axi_w2_ARADDR      |  out|   64|       m_axi|             w2|       pointer|
|m_axi_w2_ARID        |  out|    1|       m_axi|             w2|       pointer|
|m_axi_w2_ARLEN       |  out|   32|       m_axi|             w2|       pointer|
|m_axi_w2_ARSIZE      |  out|    3|       m_axi|             w2|       pointer|
|m_axi_w2_ARBURST     |  out|    2|       m_axi|             w2|       pointer|
|m_axi_w2_ARLOCK      |  out|    2|       m_axi|             w2|       pointer|
|m_axi_w2_ARCACHE     |  out|    4|       m_axi|             w2|       pointer|
|m_axi_w2_ARPROT      |  out|    3|       m_axi|             w2|       pointer|
|m_axi_w2_ARQOS       |  out|    4|       m_axi|             w2|       pointer|
|m_axi_w2_ARREGION    |  out|    4|       m_axi|             w2|       pointer|
|m_axi_w2_ARUSER      |  out|    1|       m_axi|             w2|       pointer|
|m_axi_w2_RVALID      |   in|    1|       m_axi|             w2|       pointer|
|m_axi_w2_RREADY      |  out|    1|       m_axi|             w2|       pointer|
|m_axi_w2_RDATA       |   in|   32|       m_axi|             w2|       pointer|
|m_axi_w2_RLAST       |   in|    1|       m_axi|             w2|       pointer|
|m_axi_w2_RID         |   in|    1|       m_axi|             w2|       pointer|
|m_axi_w2_RFIFONUM    |   in|   13|       m_axi|             w2|       pointer|
|m_axi_w2_RUSER       |   in|    1|       m_axi|             w2|       pointer|
|m_axi_w2_RRESP       |   in|    2|       m_axi|             w2|       pointer|
|m_axi_w2_BVALID      |   in|    1|       m_axi|             w2|       pointer|
|m_axi_w2_BREADY      |  out|    1|       m_axi|             w2|       pointer|
|m_axi_w2_BRESP       |   in|    2|       m_axi|             w2|       pointer|
|m_axi_w2_BID         |   in|    1|       m_axi|             w2|       pointer|
|m_axi_w2_BUSER       |   in|    1|       m_axi|             w2|       pointer|
|conv2_weights        |   in|   64|     ap_none|  conv2_weights|        scalar|
|m_axi_gmem_AWVALID   |  out|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_AWREADY   |   in|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_AWADDR    |  out|   64|       m_axi|           gmem|       pointer|
|m_axi_gmem_AWID      |  out|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_AWLEN     |  out|   32|       m_axi|           gmem|       pointer|
|m_axi_gmem_AWSIZE    |  out|    3|       m_axi|           gmem|       pointer|
|m_axi_gmem_AWBURST   |  out|    2|       m_axi|           gmem|       pointer|
|m_axi_gmem_AWLOCK    |  out|    2|       m_axi|           gmem|       pointer|
|m_axi_gmem_AWCACHE   |  out|    4|       m_axi|           gmem|       pointer|
|m_axi_gmem_AWPROT    |  out|    3|       m_axi|           gmem|       pointer|
|m_axi_gmem_AWQOS     |  out|    4|       m_axi|           gmem|       pointer|
|m_axi_gmem_AWREGION  |  out|    4|       m_axi|           gmem|       pointer|
|m_axi_gmem_AWUSER    |  out|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_WVALID    |  out|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_WREADY    |   in|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_WDATA     |  out|   32|       m_axi|           gmem|       pointer|
|m_axi_gmem_WSTRB     |  out|    4|       m_axi|           gmem|       pointer|
|m_axi_gmem_WLAST     |  out|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_WID       |  out|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_WUSER     |  out|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_ARVALID   |  out|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_ARREADY   |   in|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_ARADDR    |  out|   64|       m_axi|           gmem|       pointer|
|m_axi_gmem_ARID      |  out|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_ARLEN     |  out|   32|       m_axi|           gmem|       pointer|
|m_axi_gmem_ARSIZE    |  out|    3|       m_axi|           gmem|       pointer|
|m_axi_gmem_ARBURST   |  out|    2|       m_axi|           gmem|       pointer|
|m_axi_gmem_ARLOCK    |  out|    2|       m_axi|           gmem|       pointer|
|m_axi_gmem_ARCACHE   |  out|    4|       m_axi|           gmem|       pointer|
|m_axi_gmem_ARPROT    |  out|    3|       m_axi|           gmem|       pointer|
|m_axi_gmem_ARQOS     |  out|    4|       m_axi|           gmem|       pointer|
|m_axi_gmem_ARREGION  |  out|    4|       m_axi|           gmem|       pointer|
|m_axi_gmem_ARUSER    |  out|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_RVALID    |   in|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_RREADY    |  out|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_RDATA     |   in|   32|       m_axi|           gmem|       pointer|
|m_axi_gmem_RLAST     |   in|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_RID       |   in|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_RFIFONUM  |   in|    9|       m_axi|           gmem|       pointer|
|m_axi_gmem_RUSER     |   in|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_RRESP     |   in|    2|       m_axi|           gmem|       pointer|
|m_axi_gmem_BVALID    |   in|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_BREADY    |  out|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_BRESP     |   in|    2|       m_axi|           gmem|       pointer|
|m_axi_gmem_BID       |   in|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_BUSER     |   in|    1|       m_axi|           gmem|       pointer|
|conv2_biases         |   in|   64|     ap_none|   conv2_biases|        scalar|
|m_axi_i3_AWVALID     |  out|    1|       m_axi|             i3|       pointer|
|m_axi_i3_AWREADY     |   in|    1|       m_axi|             i3|       pointer|
|m_axi_i3_AWADDR      |  out|   64|       m_axi|             i3|       pointer|
|m_axi_i3_AWID        |  out|    1|       m_axi|             i3|       pointer|
|m_axi_i3_AWLEN       |  out|   32|       m_axi|             i3|       pointer|
|m_axi_i3_AWSIZE      |  out|    3|       m_axi|             i3|       pointer|
|m_axi_i3_AWBURST     |  out|    2|       m_axi|             i3|       pointer|
|m_axi_i3_AWLOCK      |  out|    2|       m_axi|             i3|       pointer|
|m_axi_i3_AWCACHE     |  out|    4|       m_axi|             i3|       pointer|
|m_axi_i3_AWPROT      |  out|    3|       m_axi|             i3|       pointer|
|m_axi_i3_AWQOS       |  out|    4|       m_axi|             i3|       pointer|
|m_axi_i3_AWREGION    |  out|    4|       m_axi|             i3|       pointer|
|m_axi_i3_AWUSER      |  out|    1|       m_axi|             i3|       pointer|
|m_axi_i3_WVALID      |  out|    1|       m_axi|             i3|       pointer|
|m_axi_i3_WREADY      |   in|    1|       m_axi|             i3|       pointer|
|m_axi_i3_WDATA       |  out|   32|       m_axi|             i3|       pointer|
|m_axi_i3_WSTRB       |  out|    4|       m_axi|             i3|       pointer|
|m_axi_i3_WLAST       |  out|    1|       m_axi|             i3|       pointer|
|m_axi_i3_WID         |  out|    1|       m_axi|             i3|       pointer|
|m_axi_i3_WUSER       |  out|    1|       m_axi|             i3|       pointer|
|m_axi_i3_ARVALID     |  out|    1|       m_axi|             i3|       pointer|
|m_axi_i3_ARREADY     |   in|    1|       m_axi|             i3|       pointer|
|m_axi_i3_ARADDR      |  out|   64|       m_axi|             i3|       pointer|
|m_axi_i3_ARID        |  out|    1|       m_axi|             i3|       pointer|
|m_axi_i3_ARLEN       |  out|   32|       m_axi|             i3|       pointer|
|m_axi_i3_ARSIZE      |  out|    3|       m_axi|             i3|       pointer|
|m_axi_i3_ARBURST     |  out|    2|       m_axi|             i3|       pointer|
|m_axi_i3_ARLOCK      |  out|    2|       m_axi|             i3|       pointer|
|m_axi_i3_ARCACHE     |  out|    4|       m_axi|             i3|       pointer|
|m_axi_i3_ARPROT      |  out|    3|       m_axi|             i3|       pointer|
|m_axi_i3_ARQOS       |  out|    4|       m_axi|             i3|       pointer|
|m_axi_i3_ARREGION    |  out|    4|       m_axi|             i3|       pointer|
|m_axi_i3_ARUSER      |  out|    1|       m_axi|             i3|       pointer|
|m_axi_i3_RVALID      |   in|    1|       m_axi|             i3|       pointer|
|m_axi_i3_RREADY      |  out|    1|       m_axi|             i3|       pointer|
|m_axi_i3_RDATA       |   in|   32|       m_axi|             i3|       pointer|
|m_axi_i3_RLAST       |   in|    1|       m_axi|             i3|       pointer|
|m_axi_i3_RID         |   in|    1|       m_axi|             i3|       pointer|
|m_axi_i3_RFIFONUM    |   in|   13|       m_axi|             i3|       pointer|
|m_axi_i3_RUSER       |   in|    1|       m_axi|             i3|       pointer|
|m_axi_i3_RRESP       |   in|    2|       m_axi|             i3|       pointer|
|m_axi_i3_BVALID      |   in|    1|       m_axi|             i3|       pointer|
|m_axi_i3_BREADY      |  out|    1|       m_axi|             i3|       pointer|
|m_axi_i3_BRESP       |   in|    2|       m_axi|             i3|       pointer|
|m_axi_i3_BID         |   in|    1|       m_axi|             i3|       pointer|
|m_axi_i3_BUSER       |   in|    1|       m_axi|             i3|       pointer|
|output_ftmap         |   in|   64|     ap_none|   output_ftmap|        scalar|
+---------------------+-----+-----+------------+---------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 39
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 2 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 34 
16 --> 17 
17 --> 18 25 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 15 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 17 
34 --> 35 11 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 34 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%h = alloca i32 1"   --->   Operation 40 'alloca' 'h' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %i3, void @empty_34, i32 0, i32 0, void @empty_36, i32 0, i32 512, void @empty_10, void @empty_31, void @empty_36, i32 16, i32 16, i32 256, i32 256, void @empty_36, void @empty_36, i32 4294967295, i32 0"   --->   Operation 41 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %w2, void @empty_34, i32 0, i32 0, void @empty_36, i32 0, i32 512, void @empty_5, void @empty_31, void @empty_36, i32 16, i32 16, i32 256, i32 256, void @empty_36, void @empty_36, i32 4294967295, i32 0"   --->   Operation 42 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %i2, void @empty_34, i32 0, i32 0, void @empty_36, i32 0, i32 512, void @empty_6, void @empty_31, void @empty_36, i32 16, i32 16, i32 256, i32 256, void @empty_36, void @empty_36, i32 4294967295, i32 0"   --->   Operation 43 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty_34, i32 0, i32 0, void @empty_36, i32 0, i32 512, void @empty_30, void @empty_31, void @empty_36, i32 16, i32 16, i32 16, i32 16, void @empty_36, void @empty_36, i32 4294967295, i32 0"   --->   Operation 44 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%output_ftmap_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %output_ftmap" [src/conv2.cpp:36]   --->   Operation 45 'read' 'output_ftmap_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%conv2_biases_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %conv2_biases" [src/conv2.cpp:36]   --->   Operation 46 'read' 'conv2_biases_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%conv2_weights_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %conv2_weights" [src/conv2.cpp:36]   --->   Operation 47 'read' 'conv2_weights_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%input_ftmap_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %input_ftmap" [src/conv2.cpp:36]   --->   Operation 48 'read' 'input_ftmap_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %conv2_weights_read, i32 2, i32 63" [src/conv2.cpp:36]   --->   Operation 49 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%sext_ln36 = sext i62 %trunc_ln" [src/conv2.cpp:36]   --->   Operation 50 'sext' 'sext_ln36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%w2_addr = getelementptr i32 %w2, i64 %sext_ln36" [src/conv2.cpp:36]   --->   Operation 51 'getelementptr' 'w2_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%trunc_ln36_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %conv2_biases_read, i32 2, i32 63" [src/conv2.cpp:36]   --->   Operation 52 'partselect' 'trunc_ln36_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%sext_ln36_1 = sext i62 %trunc_ln36_1" [src/conv2.cpp:36]   --->   Operation 53 'sext' 'sext_ln36_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32 %gmem, i64 %sext_ln36_1" [src/conv2.cpp:36]   --->   Operation 54 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.42ns)   --->   "%store_ln32 = store i8 0, i8 %h" [src/conv2.cpp:32]   --->   Operation 55 'store' 'store_ln32' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln32 = br void %TILE_OUT" [src/conv2.cpp:32]   --->   Operation 56 'br' 'br_ln32' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 0.87>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%h_3 = load i8 %h" [src/conv2.cpp:32]   --->   Operation 57 'load' 'h_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.76ns)   --->   "%icmp_ln32 = icmp_eq  i8 %h_3, i8 255" [src/conv2.cpp:32]   --->   Operation 58 'icmp' 'icmp_ln32' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln32 = br i1 %icmp_ln32, void %TILE_OUT.split, void %for.end58" [src/conv2.cpp:32]   --->   Operation 59 'br' 'br_ln32' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i8.i10, i8 %h_3, i10 0" [src/conv2.cpp:80->src/conv2.cpp:34]   --->   Operation 60 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln80 = zext i18 %shl_ln" [src/conv2.cpp:80->src/conv2.cpp:34]   --->   Operation 61 'zext' 'zext_ln80' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%shl_ln80_1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %h_3, i2 0" [src/conv2.cpp:80->src/conv2.cpp:34]   --->   Operation 62 'bitconcatenate' 'shl_ln80_1' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln80_1 = zext i10 %shl_ln80_1" [src/conv2.cpp:80->src/conv2.cpp:34]   --->   Operation 63 'zext' 'zext_ln80_1' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.87ns)   --->   "%sub_ln80 = sub i19 %zext_ln80, i19 %zext_ln80_1" [src/conv2.cpp:80->src/conv2.cpp:34]   --->   Operation 64 'sub' 'sub_ln80' <Predicate = (!icmp_ln32)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [2/2] (0.00ns)   --->   "%call_ln36 = call void @conv2_Pipeline_LOAD_INPUT_BH_L, i32 %i2, i64 %input_ftmap_read, i19 %sub_ln80, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_i_2, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_i_1, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_i" [src/conv2.cpp:36]   --->   Operation 65 'call' 'call_ln36' <Predicate = (!icmp_ln32)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%ret_ln58 = ret" [src/conv2.cpp:58]   --->   Operation 66 'ret' 'ret_ln58' <Predicate = (icmp_ln32)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 67 [1/2] (0.00ns)   --->   "%call_ln36 = call void @conv2_Pipeline_LOAD_INPUT_BH_L, i32 %i2, i64 %input_ftmap_read, i19 %sub_ln80, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_i_2, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_i_1, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_i" [src/conv2.cpp:36]   --->   Operation 67 'call' 'call_ln36' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 68 [8/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %w2_addr, i32 2048" [src/conv2.cpp:36]   --->   Operation 68 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 69 [8/8] (7.30ns)   --->   "%empty_353 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr, i32 32" [src/conv2.cpp:36]   --->   Operation 69 'readreq' 'empty_353' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 70 [7/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %w2_addr, i32 2048" [src/conv2.cpp:36]   --->   Operation 70 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 71 [7/8] (7.30ns)   --->   "%empty_353 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr, i32 32" [src/conv2.cpp:36]   --->   Operation 71 'readreq' 'empty_353' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 72 [6/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %w2_addr, i32 2048" [src/conv2.cpp:36]   --->   Operation 72 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 73 [6/8] (7.30ns)   --->   "%empty_353 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr, i32 32" [src/conv2.cpp:36]   --->   Operation 73 'readreq' 'empty_353' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 74 [5/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %w2_addr, i32 2048" [src/conv2.cpp:36]   --->   Operation 74 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 75 [5/8] (7.30ns)   --->   "%empty_353 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr, i32 32" [src/conv2.cpp:36]   --->   Operation 75 'readreq' 'empty_353' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 76 [4/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %w2_addr, i32 2048" [src/conv2.cpp:36]   --->   Operation 76 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 77 [4/8] (7.30ns)   --->   "%empty_353 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr, i32 32" [src/conv2.cpp:36]   --->   Operation 77 'readreq' 'empty_353' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 78 [3/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %w2_addr, i32 2048" [src/conv2.cpp:36]   --->   Operation 78 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 79 [3/8] (7.30ns)   --->   "%empty_353 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr, i32 32" [src/conv2.cpp:36]   --->   Operation 79 'readreq' 'empty_353' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 80 [2/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %w2_addr, i32 2048" [src/conv2.cpp:36]   --->   Operation 80 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 81 [2/8] (7.30ns)   --->   "%empty_353 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr, i32 32" [src/conv2.cpp:36]   --->   Operation 81 'readreq' 'empty_353' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 82 [1/1] (0.00ns)   --->   "%zext_ln105 = zext i8 %h_3" [src/conv2.cpp:105->src/conv2.cpp:55]   --->   Operation 82 'zext' 'zext_ln105' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 83 [1/1] (0.00ns)   --->   "%speclooptripcount_ln32 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 85, i64 85, i64 85" [src/conv2.cpp:32]   --->   Operation 83 'speclooptripcount' 'speclooptripcount_ln32' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 84 [1/1] (0.00ns)   --->   "%specloopname_ln32 = specloopname void @_ssdm_op_SpecLoopName, void @empty_19" [src/conv2.cpp:32]   --->   Operation 84 'specloopname' 'specloopname_ln32' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 85 [1/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %w2_addr, i32 2048" [src/conv2.cpp:36]   --->   Operation 85 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 86 [1/8] (7.30ns)   --->   "%empty_353 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr, i32 32" [src/conv2.cpp:36]   --->   Operation 86 'readreq' 'empty_353' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 87 [1/1] (0.42ns)   --->   "%br_ln36 = br void %OUT" [src/conv2.cpp:36]   --->   Operation 87 'br' 'br_ln36' <Predicate = true> <Delay = 0.42>

State 11 <SV = 10> <Delay = 1.22>
ST_11 : Operation 88 [1/1] (0.00ns)   --->   "%indvar = phi i4 %add_ln36_1, void %_Z23export_output_buffer_c2PA3_A255_fPA255_S_Pfii.exit, i4 0, void %TILE_OUT.split" [src/conv2.cpp:36]   --->   Operation 88 'phi' 'indvar' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 89 [1/1] (0.00ns)   --->   "%out = phi i6 %add_ln36, void %_Z23export_output_buffer_c2PA3_A255_fPA255_S_Pfii.exit, i6 0, void %TILE_OUT.split" [src/conv2.cpp:36]   --->   Operation 89 'phi' 'out' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 90 [1/1] (0.79ns)   --->   "%icmp_ln36 = icmp_eq  i4 %indvar, i4 8" [src/conv2.cpp:36]   --->   Operation 90 'icmp' 'icmp_ln36' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 91 [1/1] (0.79ns)   --->   "%add_ln36_1 = add i4 %indvar, i4 1" [src/conv2.cpp:36]   --->   Operation 91 'add' 'add_ln36_1' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 92 [1/1] (0.00ns)   --->   "%br_ln36 = br i1 %icmp_ln36, void %OUT.split, void %for.inc53" [src/conv2.cpp:36]   --->   Operation 92 'br' 'br_ln36' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 93 [2/2] (0.00ns)   --->   "%call_ln36 = call void @conv2_Pipeline_LOAD_WEIGHTS_L, i32 %w2, i62 %trunc_ln, i32 %weight_buffer" [src/conv2.cpp:36]   --->   Operation 93 'call' 'call_ln36' <Predicate = (!icmp_ln36)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 94 [1/1] (0.76ns)   --->   "%add_ln32 = add i8 %h_3, i8 3" [src/conv2.cpp:32]   --->   Operation 94 'add' 'add_ln32' <Predicate = (icmp_ln36)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 95 [1/1] (0.42ns)   --->   "%store_ln32 = store i8 %add_ln32, i8 %h" [src/conv2.cpp:32]   --->   Operation 95 'store' 'store_ln32' <Predicate = (icmp_ln36)> <Delay = 0.42>
ST_11 : Operation 96 [1/1] (0.00ns)   --->   "%br_ln32 = br void %TILE_OUT" [src/conv2.cpp:32]   --->   Operation 96 'br' 'br_ln32' <Predicate = (icmp_ln36)> <Delay = 0.00>

State 12 <SV = 11> <Delay = 0.00>
ST_12 : Operation 97 [1/2] (0.00ns)   --->   "%call_ln36 = call void @conv2_Pipeline_LOAD_WEIGHTS_L, i32 %w2, i62 %trunc_ln, i32 %weight_buffer" [src/conv2.cpp:36]   --->   Operation 97 'call' 'call_ln36' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 0.00>
ST_13 : Operation 98 [2/2] (0.00ns)   --->   "%call_ln0 = call void @conv2_Pipeline_OUT_ROW_COL, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_2, i32 %weight_buffer, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_i_2, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_i_1, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_i, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_1, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o"   --->   Operation 98 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 0.42>
ST_14 : Operation 99 [1/1] (0.00ns)   --->   "%trunc_ln104 = trunc i6 %out" [src/conv2.cpp:104->src/conv2.cpp:55]   --->   Operation 99 'trunc' 'trunc_ln104' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 100 [1/1] (0.00ns)   --->   "%speclooptripcount_ln36 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8" [src/conv2.cpp:36]   --->   Operation 100 'speclooptripcount' 'speclooptripcount_ln36' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 101 [1/1] (0.00ns)   --->   "%specloopname_ln36 = specloopname void @_ssdm_op_SpecLoopName, void @empty_18" [src/conv2.cpp:36]   --->   Operation 101 'specloopname' 'specloopname_ln36' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 102 [1/2] (0.00ns)   --->   "%call_ln0 = call void @conv2_Pipeline_OUT_ROW_COL, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_2, i32 %weight_buffer, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_i_2, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_i_1, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_i, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_1, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o"   --->   Operation 102 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 103 [1/1] (0.42ns)   --->   "%br_ln108 = br void %BH.i23" [src/conv2.cpp:108->src/conv2.cpp:55]   --->   Operation 103 'br' 'br_ln108' <Predicate = true> <Delay = 0.42>

State 15 <SV = 14> <Delay = 4.36>
ST_15 : Operation 104 [1/1] (0.00ns)   --->   "%bout_1 = phi i3 %add_ln108, void %for.inc48.i, i3 0, void %OUT.split" [src/conv2.cpp:108->src/conv2.cpp:55]   --->   Operation 104 'phi' 'bout_1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 105 [1/1] (0.67ns)   --->   "%icmp_ln108 = icmp_eq  i3 %bout_1, i3 4" [src/conv2.cpp:108->src/conv2.cpp:55]   --->   Operation 105 'icmp' 'icmp_ln108' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 106 [1/1] (0.67ns)   --->   "%add_ln108 = add i3 %bout_1, i3 1" [src/conv2.cpp:108->src/conv2.cpp:55]   --->   Operation 106 'add' 'add_ln108' <Predicate = true> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 107 [1/1] (0.00ns)   --->   "%br_ln108 = br i1 %icmp_ln108, void %BH.i23.split, void %BW.i.i.preheader" [src/conv2.cpp:108->src/conv2.cpp:55]   --->   Operation 107 'br' 'br_ln108' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 108 [1/1] (0.00ns)   --->   "%zext_ln108 = zext i3 %bout_1" [src/conv2.cpp:108->src/conv2.cpp:55]   --->   Operation 108 'zext' 'zext_ln108' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_15 : Operation 109 [1/1] (0.78ns)   --->   "%empty_354 = add i5 %zext_ln108, i5 %trunc_ln104" [src/conv2.cpp:108->src/conv2.cpp:55]   --->   Operation 109 'add' 'empty_354' <Predicate = (!icmp_ln108)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 110 [1/1] (0.00ns)   --->   "%p_cast6 = zext i5 %empty_354" [src/conv2.cpp:108->src/conv2.cpp:55]   --->   Operation 110 'zext' 'p_cast6' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_15 : Operation 111 [1/1] (2.49ns)   --->   "%mul_ln112 = mul i23 %p_cast6, i23 260100" [src/conv2.cpp:112->src/conv2.cpp:55]   --->   Operation 111 'mul' 'mul_ln112' <Predicate = (!icmp_ln108)> <Delay = 2.49> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 112 [1/1] (0.00ns)   --->   "%zext_ln112 = zext i23 %mul_ln112" [src/conv2.cpp:112->src/conv2.cpp:55]   --->   Operation 112 'zext' 'zext_ln112' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_15 : Operation 113 [1/1] (1.08ns)   --->   "%add_ln112 = add i64 %zext_ln112, i64 %output_ftmap_read" [src/conv2.cpp:112->src/conv2.cpp:55]   --->   Operation 113 'add' 'add_ln112' <Predicate = (!icmp_ln108)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 114 [1/1] (0.42ns)   --->   "%br_ln62 = br void %BW.i.i" [src/conv2.cpp:62->src/conv2.cpp:125->src/conv2.cpp:55]   --->   Operation 114 'br' 'br_ln62' <Predicate = (icmp_ln108)> <Delay = 0.42>

State 16 <SV = 15> <Delay = 7.30>
ST_16 : Operation 115 [1/1] (0.00ns)   --->   "%zext_ln115 = zext i3 %bout_1" [src/conv2.cpp:115->src/conv2.cpp:55]   --->   Operation 115 'zext' 'zext_ln115' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 116 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i3.i2, i3 %bout_1, i2 0" [src/conv2.cpp:115->src/conv2.cpp:55]   --->   Operation 116 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 117 [1/1] (0.00ns)   --->   "%zext_ln115_3 = zext i5 %tmp_s" [src/conv2.cpp:115->src/conv2.cpp:55]   --->   Operation 117 'zext' 'zext_ln115_3' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 118 [1/1] (0.78ns)   --->   "%sub_ln115 = sub i6 %zext_ln115_3, i6 %zext_ln115" [src/conv2.cpp:115->src/conv2.cpp:55]   --->   Operation 118 'sub' 'sub_ln115' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 119 [1/1] (0.00ns)   --->   "%sext_ln108 = sext i6 %sub_ln115" [src/conv2.cpp:108->src/conv2.cpp:55]   --->   Operation 119 'sext' 'sext_ln108' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 120 [1/1] (0.00ns)   --->   "%speclooptripcount_ln108 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4" [src/conv2.cpp:108->src/conv2.cpp:55]   --->   Operation 120 'speclooptripcount' 'speclooptripcount_ln108' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 121 [1/1] (0.00ns)   --->   "%specloopname_ln108 = specloopname void @_ssdm_op_SpecLoopName, void @empty" [src/conv2.cpp:108->src/conv2.cpp:55]   --->   Operation 121 'specloopname' 'specloopname_ln108' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 122 [1/1] (7.30ns)   --->   "%gmem_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i64 %gmem_addr" [src/conv2.cpp:36]   --->   Operation 122 'read' 'gmem_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 123 [1/1] (0.00ns)   --->   "%empty_355 = bitcast i32 %gmem_addr_read" [src/conv2.cpp:36]   --->   Operation 123 'bitcast' 'empty_355' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 124 [1/1] (0.42ns)   --->   "%br_ln109 = br void %RELU.0.i" [src/conv2.cpp:109->src/conv2.cpp:55]   --->   Operation 124 'br' 'br_ln109' <Predicate = true> <Delay = 0.42>

State 17 <SV = 16> <Delay = 4.45>
ST_17 : Operation 125 [1/1] (0.00ns)   --->   "%bh = phi i3 %add_ln109, void %for.body8.1.i.preheader, i3 0, void %BH.i23.split" [src/conv2.cpp:109->src/conv2.cpp:55]   --->   Operation 125 'phi' 'bh' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 126 [1/1] (0.67ns)   --->   "%icmp_ln109 = icmp_ult  i3 %bh, i3 3" [src/conv2.cpp:109->src/conv2.cpp:55]   --->   Operation 126 'icmp' 'icmp_ln109' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 127 [1/1] (0.00ns)   --->   "%br_ln109 = br i1 %icmp_ln109, void %for.inc48.i, void %RELU.0.i.split" [src/conv2.cpp:109->src/conv2.cpp:55]   --->   Operation 127 'br' 'br_ln109' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 128 [1/1] (0.00ns)   --->   "%zext_ln115_4 = zext i3 %bh" [src/conv2.cpp:115->src/conv2.cpp:55]   --->   Operation 128 'zext' 'zext_ln115_4' <Predicate = (icmp_ln109)> <Delay = 0.00>
ST_17 : Operation 129 [1/1] (0.78ns)   --->   "%add_ln115 = add i7 %sext_ln108, i7 %zext_ln115_4" [src/conv2.cpp:115->src/conv2.cpp:55]   --->   Operation 129 'add' 'add_ln115' <Predicate = (icmp_ln109)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 130 [1/1] (0.00ns)   --->   "%sext_ln109 = sext i7 %add_ln115" [src/conv2.cpp:109->src/conv2.cpp:55]   --->   Operation 130 'sext' 'sext_ln109' <Predicate = (icmp_ln109)> <Delay = 0.00>
ST_17 : Operation 131 [1/1] (1.65ns)   --->   "%mul_ln109 = mul i10 %sext_ln109, i10 85" [src/conv2.cpp:109->src/conv2.cpp:55]   --->   Operation 131 'mul' 'mul_ln109' <Predicate = (icmp_ln109)> <Delay = 1.65> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 132 [1/1] (0.00ns)   --->   "%trunc_ln109 = trunc i3 %bh" [src/conv2.cpp:109->src/conv2.cpp:55]   --->   Operation 132 'trunc' 'trunc_ln109' <Predicate = (icmp_ln109)> <Delay = 0.00>
ST_17 : Operation 133 [1/1] (0.00ns)   --->   "%zext_ln109 = zext i3 %bh" [src/conv2.cpp:109->src/conv2.cpp:55]   --->   Operation 133 'zext' 'zext_ln109' <Predicate = (icmp_ln109)> <Delay = 0.00>
ST_17 : Operation 134 [2/2] (2.02ns)   --->   "%call_ln109 = call void @conv2_Pipeline_RELU, i10 %mul_ln109, i32 %empty_355, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_2, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_1, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o" [src/conv2.cpp:109->src/conv2.cpp:55]   --->   Operation 134 'call' 'call_ln109' <Predicate = (icmp_ln109)> <Delay = 2.02> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : Operation 135 [1/1] (0.76ns)   --->   "%add_ln112_1 = add i9 %zext_ln109, i9 %zext_ln105" [src/conv2.cpp:112->src/conv2.cpp:55]   --->   Operation 135 'add' 'add_ln112_1' <Predicate = (icmp_ln109)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 136 [1/1] (0.00ns)   --->   "%shl_ln2 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i9.i10, i9 %add_ln112_1, i10 0" [src/conv2.cpp:112->src/conv2.cpp:55]   --->   Operation 136 'bitconcatenate' 'shl_ln2' <Predicate = (icmp_ln109)> <Delay = 0.00>
ST_17 : Operation 137 [1/1] (0.00ns)   --->   "%zext_ln112_1 = zext i19 %shl_ln2" [src/conv2.cpp:112->src/conv2.cpp:55]   --->   Operation 137 'zext' 'zext_ln112_1' <Predicate = (icmp_ln109)> <Delay = 0.00>
ST_17 : Operation 138 [1/1] (0.00ns)   --->   "%shl_ln112_1 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %add_ln112_1, i2 0" [src/conv2.cpp:112->src/conv2.cpp:55]   --->   Operation 138 'bitconcatenate' 'shl_ln112_1' <Predicate = (icmp_ln109)> <Delay = 0.00>
ST_17 : Operation 139 [1/1] (0.00ns)   --->   "%zext_ln112_2 = zext i11 %shl_ln112_1" [src/conv2.cpp:112->src/conv2.cpp:55]   --->   Operation 139 'zext' 'zext_ln112_2' <Predicate = (icmp_ln109)> <Delay = 0.00>
ST_17 : Operation 140 [1/1] (0.88ns)   --->   "%sub_ln112 = sub i20 %zext_ln112_1, i20 %zext_ln112_2" [src/conv2.cpp:112->src/conv2.cpp:55]   --->   Operation 140 'sub' 'sub_ln112' <Predicate = (icmp_ln109)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 141 [1/1] (0.00ns)   --->   "%sext_ln112 = sext i20 %sub_ln112" [src/conv2.cpp:112->src/conv2.cpp:55]   --->   Operation 141 'sext' 'sext_ln112' <Predicate = (icmp_ln109)> <Delay = 0.00>
ST_17 : Operation 142 [1/1] (1.08ns)   --->   "%add_ln112_2 = add i64 %sext_ln112, i64 %add_ln112" [src/conv2.cpp:112->src/conv2.cpp:55]   --->   Operation 142 'add' 'add_ln112_2' <Predicate = (icmp_ln109)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 143 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln112_2, i32 2, i32 63" [src/conv2.cpp:122->src/conv2.cpp:55]   --->   Operation 143 'partselect' 'trunc_ln2' <Predicate = (icmp_ln109)> <Delay = 0.00>
ST_17 : Operation 144 [1/1] (0.00ns)   --->   "%or_ln112 = or i2 %trunc_ln109, i2 1" [src/conv2.cpp:112->src/conv2.cpp:55]   --->   Operation 144 'or' 'or_ln112' <Predicate = (icmp_ln109)> <Delay = 0.00>
ST_17 : Operation 145 [1/1] (0.00ns)   --->   "%zext_ln112_3 = zext i2 %or_ln112" [src/conv2.cpp:112->src/conv2.cpp:55]   --->   Operation 145 'zext' 'zext_ln112_3' <Predicate = (icmp_ln109)> <Delay = 0.00>
ST_17 : Operation 146 [1/1] (0.76ns)   --->   "%add_ln112_3 = add i9 %zext_ln112_3, i9 %zext_ln105" [src/conv2.cpp:112->src/conv2.cpp:55]   --->   Operation 146 'add' 'add_ln112_3' <Predicate = (icmp_ln109)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 147 [1/1] (0.00ns)   --->   "%shl_ln112_2 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i9.i10, i9 %add_ln112_3, i10 0" [src/conv2.cpp:112->src/conv2.cpp:55]   --->   Operation 147 'bitconcatenate' 'shl_ln112_2' <Predicate = (icmp_ln109)> <Delay = 0.00>
ST_17 : Operation 148 [1/1] (0.00ns)   --->   "%zext_ln112_4 = zext i19 %shl_ln112_2" [src/conv2.cpp:112->src/conv2.cpp:55]   --->   Operation 148 'zext' 'zext_ln112_4' <Predicate = (icmp_ln109)> <Delay = 0.00>
ST_17 : Operation 149 [1/1] (0.00ns)   --->   "%shl_ln112_3 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %add_ln112_3, i2 0" [src/conv2.cpp:112->src/conv2.cpp:55]   --->   Operation 149 'bitconcatenate' 'shl_ln112_3' <Predicate = (icmp_ln109)> <Delay = 0.00>
ST_17 : Operation 150 [1/1] (0.00ns)   --->   "%zext_ln112_5 = zext i11 %shl_ln112_3" [src/conv2.cpp:112->src/conv2.cpp:55]   --->   Operation 150 'zext' 'zext_ln112_5' <Predicate = (icmp_ln109)> <Delay = 0.00>
ST_17 : Operation 151 [1/1] (0.88ns)   --->   "%sub_ln112_1 = sub i20 %zext_ln112_4, i20 %zext_ln112_5" [src/conv2.cpp:112->src/conv2.cpp:55]   --->   Operation 151 'sub' 'sub_ln112_1' <Predicate = (icmp_ln109)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 152 [1/1] (0.00ns)   --->   "%sext_ln112_1 = sext i20 %sub_ln112_1" [src/conv2.cpp:112->src/conv2.cpp:55]   --->   Operation 152 'sext' 'sext_ln112_1' <Predicate = (icmp_ln109)> <Delay = 0.00>
ST_17 : Operation 153 [1/1] (1.08ns)   --->   "%add_ln112_4 = add i64 %sext_ln112_1, i64 %add_ln112" [src/conv2.cpp:112->src/conv2.cpp:55]   --->   Operation 153 'add' 'add_ln112_4' <Predicate = (icmp_ln109)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 154 [1/1] (0.00ns)   --->   "%zext_ln115_5 = zext i2 %or_ln112" [src/conv2.cpp:115->src/conv2.cpp:55]   --->   Operation 154 'zext' 'zext_ln115_5' <Predicate = (icmp_ln109)> <Delay = 0.00>
ST_17 : Operation 155 [1/1] (0.78ns)   --->   "%add_ln115_1 = add i7 %sext_ln108, i7 %zext_ln115_5" [src/conv2.cpp:115->src/conv2.cpp:55]   --->   Operation 155 'add' 'add_ln115_1' <Predicate = (icmp_ln109)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 156 [1/1] (0.54ns)   --->   "%icmp_ln109_1 = icmp_eq  i2 %or_ln112, i2 3" [src/conv2.cpp:109->src/conv2.cpp:55]   --->   Operation 156 'icmp' 'icmp_ln109_1' <Predicate = (icmp_ln109)> <Delay = 0.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 7.30>
ST_18 : Operation 157 [1/2] (0.00ns)   --->   "%call_ln109 = call void @conv2_Pipeline_RELU, i10 %mul_ln109, i32 %empty_355, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_2, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_1, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o" [src/conv2.cpp:109->src/conv2.cpp:55]   --->   Operation 157 'call' 'call_ln109' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 158 [1/1] (0.00ns)   --->   "%sext_ln122 = sext i62 %trunc_ln2" [src/conv2.cpp:122->src/conv2.cpp:55]   --->   Operation 158 'sext' 'sext_ln122' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 159 [1/1] (0.00ns)   --->   "%i3_addr = getelementptr i32 %i3, i64 %sext_ln122" [src/conv2.cpp:122->src/conv2.cpp:55]   --->   Operation 159 'getelementptr' 'i3_addr' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 160 [1/1] (7.30ns)   --->   "%empty_356 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i64 %i3_addr, i32 255" [src/conv2.cpp:122->src/conv2.cpp:55]   --->   Operation 160 'writereq' 'empty_356' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 18> <Delay = 2.02>
ST_19 : Operation 161 [2/2] (2.02ns)   --->   "%call_ln122 = call void @conv2_Pipeline_5, i32 %i3, i62 %trunc_ln2, i10 %mul_ln109, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_2, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_1, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o" [src/conv2.cpp:122->src/conv2.cpp:55]   --->   Operation 161 'call' 'call_ln122' <Predicate = true> <Delay = 2.02> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 20 <SV = 19> <Delay = 0.00>
ST_20 : Operation 162 [1/2] (0.00ns)   --->   "%call_ln122 = call void @conv2_Pipeline_5, i32 %i3, i62 %trunc_ln2, i10 %mul_ln109, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_2, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_1, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o" [src/conv2.cpp:122->src/conv2.cpp:55]   --->   Operation 162 'call' 'call_ln122' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 21 <SV = 20> <Delay = 7.30>
ST_21 : Operation 163 [5/5] (7.30ns)   --->   "%empty_357 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %i3_addr" [src/conv2.cpp:109->src/conv2.cpp:55]   --->   Operation 163 'writeresp' 'empty_357' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 21> <Delay = 7.30>
ST_22 : Operation 164 [4/5] (7.30ns)   --->   "%empty_357 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %i3_addr" [src/conv2.cpp:109->src/conv2.cpp:55]   --->   Operation 164 'writeresp' 'empty_357' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 22> <Delay = 7.30>
ST_23 : Operation 165 [3/5] (7.30ns)   --->   "%empty_357 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %i3_addr" [src/conv2.cpp:109->src/conv2.cpp:55]   --->   Operation 165 'writeresp' 'empty_357' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 23> <Delay = 7.30>
ST_24 : Operation 166 [2/5] (7.30ns)   --->   "%empty_357 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %i3_addr" [src/conv2.cpp:109->src/conv2.cpp:55]   --->   Operation 166 'writeresp' 'empty_357' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 24> <Delay = 7.30>
ST_25 : Operation 167 [1/1] (0.00ns)   --->   "%speclooptripcount_ln109 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2" [src/conv2.cpp:109->src/conv2.cpp:55]   --->   Operation 167 'speclooptripcount' 'speclooptripcount_ln109' <Predicate = (icmp_ln109)> <Delay = 0.00>
ST_25 : Operation 168 [1/1] (0.00ns)   --->   "%specloopname_ln109 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13" [src/conv2.cpp:109->src/conv2.cpp:55]   --->   Operation 168 'specloopname' 'specloopname_ln109' <Predicate = (icmp_ln109)> <Delay = 0.00>
ST_25 : Operation 169 [1/5] (7.30ns)   --->   "%empty_357 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %i3_addr" [src/conv2.cpp:109->src/conv2.cpp:55]   --->   Operation 169 'writeresp' 'empty_357' <Predicate = (icmp_ln109)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 170 [1/1] (0.00ns)   --->   "%sext_ln109_1 = sext i7 %add_ln115_1" [src/conv2.cpp:109->src/conv2.cpp:55]   --->   Operation 170 'sext' 'sext_ln109_1' <Predicate = (icmp_ln109)> <Delay = 0.00>
ST_25 : Operation 171 [1/1] (1.65ns)   --->   "%mul_ln109_1 = mul i10 %sext_ln109_1, i10 85" [src/conv2.cpp:109->src/conv2.cpp:55]   --->   Operation 171 'mul' 'mul_ln109_1' <Predicate = (icmp_ln109)> <Delay = 1.65> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 172 [1/1] (0.00ns)   --->   "%br_ln109 = br i1 %icmp_ln109_1, void %for.body8.1.i.preheader, void %for.inc48.i" [src/conv2.cpp:109->src/conv2.cpp:55]   --->   Operation 172 'br' 'br_ln109' <Predicate = (icmp_ln109)> <Delay = 0.00>
ST_25 : Operation 173 [2/2] (2.02ns)   --->   "%call_ln109 = call void @conv2_Pipeline_RELU6, i10 %mul_ln109_1, i32 %empty_355, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_2, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_1, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o" [src/conv2.cpp:109->src/conv2.cpp:55]   --->   Operation 173 'call' 'call_ln109' <Predicate = (icmp_ln109 & !icmp_ln109_1)> <Delay = 2.02> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_25 : Operation 174 [1/1] (0.00ns)   --->   "%trunc_ln122_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln112_4, i32 2, i32 63" [src/conv2.cpp:122->src/conv2.cpp:55]   --->   Operation 174 'partselect' 'trunc_ln122_1' <Predicate = (icmp_ln109 & !icmp_ln109_1)> <Delay = 0.00>
ST_25 : Operation 175 [1/1] (0.67ns)   --->   "%add_ln109 = add i3 %bh, i3 2" [src/conv2.cpp:109->src/conv2.cpp:55]   --->   Operation 175 'add' 'add_ln109' <Predicate = (icmp_ln109 & !icmp_ln109_1)> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 176 [1/1] (0.00ns)   --->   "%br_ln108 = br void %BH.i23" [src/conv2.cpp:108->src/conv2.cpp:55]   --->   Operation 176 'br' 'br_ln108' <Predicate = (icmp_ln109_1) | (!icmp_ln109)> <Delay = 0.00>

State 26 <SV = 25> <Delay = 7.30>
ST_26 : Operation 177 [1/2] (0.00ns)   --->   "%call_ln109 = call void @conv2_Pipeline_RELU6, i10 %mul_ln109_1, i32 %empty_355, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_2, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_1, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o" [src/conv2.cpp:109->src/conv2.cpp:55]   --->   Operation 177 'call' 'call_ln109' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_26 : Operation 178 [1/1] (0.00ns)   --->   "%sext_ln122_1 = sext i62 %trunc_ln122_1" [src/conv2.cpp:122->src/conv2.cpp:55]   --->   Operation 178 'sext' 'sext_ln122_1' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 179 [1/1] (0.00ns)   --->   "%i3_addr_1 = getelementptr i32 %i3, i64 %sext_ln122_1" [src/conv2.cpp:122->src/conv2.cpp:55]   --->   Operation 179 'getelementptr' 'i3_addr_1' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 180 [1/1] (7.30ns)   --->   "%empty_358 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i64 %i3_addr_1, i32 255" [src/conv2.cpp:122->src/conv2.cpp:55]   --->   Operation 180 'writereq' 'empty_358' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 27 <SV = 26> <Delay = 2.02>
ST_27 : Operation 181 [2/2] (2.02ns)   --->   "%call_ln122 = call void @conv2_Pipeline_7, i32 %i3, i62 %trunc_ln122_1, i10 %mul_ln109_1, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_2, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_1, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o" [src/conv2.cpp:122->src/conv2.cpp:55]   --->   Operation 181 'call' 'call_ln122' <Predicate = true> <Delay = 2.02> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 28 <SV = 27> <Delay = 0.00>
ST_28 : Operation 182 [1/2] (0.00ns)   --->   "%call_ln122 = call void @conv2_Pipeline_7, i32 %i3, i62 %trunc_ln122_1, i10 %mul_ln109_1, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_2, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_1, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o" [src/conv2.cpp:122->src/conv2.cpp:55]   --->   Operation 182 'call' 'call_ln122' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 29 <SV = 28> <Delay = 7.30>
ST_29 : Operation 183 [5/5] (7.30ns)   --->   "%empty_359 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %i3_addr_1" [src/conv2.cpp:109->src/conv2.cpp:55]   --->   Operation 183 'writeresp' 'empty_359' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 30 <SV = 29> <Delay = 7.30>
ST_30 : Operation 184 [4/5] (7.30ns)   --->   "%empty_359 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %i3_addr_1" [src/conv2.cpp:109->src/conv2.cpp:55]   --->   Operation 184 'writeresp' 'empty_359' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 31 <SV = 30> <Delay = 7.30>
ST_31 : Operation 185 [3/5] (7.30ns)   --->   "%empty_359 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %i3_addr_1" [src/conv2.cpp:109->src/conv2.cpp:55]   --->   Operation 185 'writeresp' 'empty_359' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 32 <SV = 31> <Delay = 7.30>
ST_32 : Operation 186 [2/5] (7.30ns)   --->   "%empty_359 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %i3_addr_1" [src/conv2.cpp:109->src/conv2.cpp:55]   --->   Operation 186 'writeresp' 'empty_359' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 33 <SV = 32> <Delay = 7.30>
ST_33 : Operation 187 [1/5] (7.30ns)   --->   "%empty_359 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %i3_addr_1" [src/conv2.cpp:109->src/conv2.cpp:55]   --->   Operation 187 'writeresp' 'empty_359' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_33 : Operation 188 [1/1] (0.00ns)   --->   "%br_ln109 = br void %RELU.0.i" [src/conv2.cpp:109->src/conv2.cpp:55]   --->   Operation 188 'br' 'br_ln109' <Predicate = true> <Delay = 0.00>

State 34 <SV = 15> <Delay = 0.78>
ST_34 : Operation 189 [1/1] (0.00ns)   --->   "%o_1 = phi i3 %add_ln62, void %BW.i.i.split, i3 0, void %BW.i.i.preheader" [src/conv2.cpp:62->src/conv2.cpp:125->src/conv2.cpp:55]   --->   Operation 189 'phi' 'o_1' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 190 [1/1] (0.00ns)   --->   "%trunc_ln62 = trunc i3 %o_1" [src/conv2.cpp:62->src/conv2.cpp:125->src/conv2.cpp:55]   --->   Operation 190 'trunc' 'trunc_ln62' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 191 [1/1] (0.67ns)   --->   "%icmp_ln62 = icmp_eq  i3 %o_1, i3 4" [src/conv2.cpp:62->src/conv2.cpp:125->src/conv2.cpp:55]   --->   Operation 191 'icmp' 'icmp_ln62' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 192 [1/1] (0.67ns)   --->   "%add_ln62 = add i3 %o_1, i3 1" [src/conv2.cpp:62->src/conv2.cpp:125->src/conv2.cpp:55]   --->   Operation 192 'add' 'add_ln62' <Predicate = true> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 193 [1/1] (0.00ns)   --->   "%br_ln62 = br i1 %icmp_ln62, void %BW.i.i.split, void %_Z23export_output_buffer_c2PA3_A255_fPA255_S_Pfii.exit" [src/conv2.cpp:62->src/conv2.cpp:125->src/conv2.cpp:55]   --->   Operation 193 'br' 'br_ln62' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 194 [1/1] (0.00ns)   --->   "%zext_ln67 = zext i3 %o_1" [src/conv2.cpp:67->src/conv2.cpp:125->src/conv2.cpp:55]   --->   Operation 194 'zext' 'zext_ln67' <Predicate = (!icmp_ln62)> <Delay = 0.00>
ST_34 : Operation 195 [1/1] (0.00ns)   --->   "%tmp_30 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i2.i8, i2 %trunc_ln62, i8 0" [src/conv2.cpp:67->src/conv2.cpp:125->src/conv2.cpp:55]   --->   Operation 195 'bitconcatenate' 'tmp_30' <Predicate = (!icmp_ln62)> <Delay = 0.00>
ST_34 : Operation 196 [1/1] (0.78ns)   --->   "%sub_ln67 = sub i10 %tmp_30, i10 %zext_ln67" [src/conv2.cpp:67->src/conv2.cpp:125->src/conv2.cpp:55]   --->   Operation 196 'sub' 'sub_ln67' <Predicate = (!icmp_ln62)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 197 [2/2] (0.00ns)   --->   "%call_ln67 = call void @conv2_Pipeline_BW, i10 %sub_ln67, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_2, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_1, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o" [src/conv2.cpp:67->src/conv2.cpp:125->src/conv2.cpp:55]   --->   Operation 197 'call' 'call_ln67' <Predicate = (!icmp_ln62)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_34 : Operation 198 [1/1] (0.78ns)   --->   "%add_ln36 = add i6 %out, i6 4" [src/conv2.cpp:36]   --->   Operation 198 'add' 'add_ln36' <Predicate = (icmp_ln62)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 199 [1/1] (0.00ns)   --->   "%br_ln36 = br void %OUT" [src/conv2.cpp:36]   --->   Operation 199 'br' 'br_ln36' <Predicate = (icmp_ln62)> <Delay = 0.00>

State 35 <SV = 16> <Delay = 0.00>
ST_35 : Operation 200 [1/2] (0.00ns)   --->   "%call_ln67 = call void @conv2_Pipeline_BW, i10 %sub_ln67, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_2, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_1, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o" [src/conv2.cpp:67->src/conv2.cpp:125->src/conv2.cpp:55]   --->   Operation 200 'call' 'call_ln67' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 36 <SV = 17> <Delay = 0.78>
ST_36 : Operation 201 [1/1] (0.78ns)   --->   "%add_ln67 = add i10 %sub_ln67, i10 85" [src/conv2.cpp:67->src/conv2.cpp:125->src/conv2.cpp:55]   --->   Operation 201 'add' 'add_ln67' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 202 [2/2] (0.00ns)   --->   "%call_ln67 = call void @conv2_Pipeline_BW7, i10 %add_ln67, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_2, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_1, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o" [src/conv2.cpp:67->src/conv2.cpp:125->src/conv2.cpp:55]   --->   Operation 202 'call' 'call_ln67' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 37 <SV = 18> <Delay = 0.00>
ST_37 : Operation 203 [1/2] (0.00ns)   --->   "%call_ln67 = call void @conv2_Pipeline_BW7, i10 %add_ln67, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_2, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_1, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o" [src/conv2.cpp:67->src/conv2.cpp:125->src/conv2.cpp:55]   --->   Operation 203 'call' 'call_ln67' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 38 <SV = 19> <Delay = 0.78>
ST_38 : Operation 204 [1/1] (0.78ns)   --->   "%add_ln67_1 = add i10 %sub_ln67, i10 170" [src/conv2.cpp:67->src/conv2.cpp:125->src/conv2.cpp:55]   --->   Operation 204 'add' 'add_ln67_1' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 205 [2/2] (0.00ns)   --->   "%call_ln67 = call void @conv2_Pipeline_BW8, i10 %add_ln67_1, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_2, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_1, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o" [src/conv2.cpp:67->src/conv2.cpp:125->src/conv2.cpp:55]   --->   Operation 205 'call' 'call_ln67' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 39 <SV = 20> <Delay = 0.00>
ST_39 : Operation 206 [1/1] (0.00ns)   --->   "%speclooptripcount_ln62 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4" [src/conv2.cpp:62->src/conv2.cpp:125->src/conv2.cpp:55]   --->   Operation 206 'speclooptripcount' 'speclooptripcount_ln62' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 207 [1/1] (0.00ns)   --->   "%specloopname_ln62 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [src/conv2.cpp:62->src/conv2.cpp:125->src/conv2.cpp:55]   --->   Operation 207 'specloopname' 'specloopname_ln62' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 208 [1/2] (0.00ns)   --->   "%call_ln67 = call void @conv2_Pipeline_BW8, i10 %add_ln67_1, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_2, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_1, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o" [src/conv2.cpp:67->src/conv2.cpp:125->src/conv2.cpp:55]   --->   Operation 208 'call' 'call_ln67' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_39 : Operation 209 [1/1] (0.00ns)   --->   "%br_ln62 = br void %BW.i.i" [src/conv2.cpp:62->src/conv2.cpp:125->src/conv2.cpp:55]   --->   Operation 209 'br' 'br_ln62' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ i2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ input_ftmap]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ w2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ conv2_weights]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ conv2_biases]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ i3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ output_ftmap]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv2_float_255_255_float_64_1_1_float_float_255_255_i_2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ conv2_float_255_255_float_64_1_1_float_float_255_255_i_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ conv2_float_255_255_float_64_1_1_float_float_255_255_i]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ weight_buffer]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ conv2_float_255_255_float_64_1_1_float_float_255_255_o_2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ conv2_float_255_255_float_64_1_1_float_float_255_255_o_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ conv2_float_255_255_float_64_1_1_float_float_255_255_o]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[21]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
h                       (alloca           ) [ 0111111111111111111111111111111111111111]
specinterface_ln0       (specinterface    ) [ 0000000000000000000000000000000000000000]
specinterface_ln0       (specinterface    ) [ 0000000000000000000000000000000000000000]
specinterface_ln0       (specinterface    ) [ 0000000000000000000000000000000000000000]
specinterface_ln0       (specinterface    ) [ 0000000000000000000000000000000000000000]
output_ftmap_read       (read             ) [ 0011111111111111111111111111111111111111]
conv2_biases_read       (read             ) [ 0000000000000000000000000000000000000000]
conv2_weights_read      (read             ) [ 0000000000000000000000000000000000000000]
input_ftmap_read        (read             ) [ 0011111111111111111111111111111111111111]
trunc_ln                (partselect       ) [ 0011111111111111111111111111111111111111]
sext_ln36               (sext             ) [ 0000000000000000000000000000000000000000]
w2_addr                 (getelementptr    ) [ 0011111111111111111111111111111111111111]
trunc_ln36_1            (partselect       ) [ 0000000000000000000000000000000000000000]
sext_ln36_1             (sext             ) [ 0000000000000000000000000000000000000000]
gmem_addr               (getelementptr    ) [ 0011111111111111111111111111111111111111]
store_ln32              (store            ) [ 0000000000000000000000000000000000000000]
br_ln32                 (br               ) [ 0000000000000000000000000000000000000000]
h_3                     (load             ) [ 0001111111111111111111111111111111111111]
icmp_ln32               (icmp             ) [ 0011111111111111111111111111111111111111]
br_ln32                 (br               ) [ 0000000000000000000000000000000000000000]
shl_ln                  (bitconcatenate   ) [ 0000000000000000000000000000000000000000]
zext_ln80               (zext             ) [ 0000000000000000000000000000000000000000]
shl_ln80_1              (bitconcatenate   ) [ 0000000000000000000000000000000000000000]
zext_ln80_1             (zext             ) [ 0000000000000000000000000000000000000000]
sub_ln80                (sub              ) [ 0001000000000000000000000000000000000000]
ret_ln58                (ret              ) [ 0000000000000000000000000000000000000000]
call_ln36               (call             ) [ 0000000000000000000000000000000000000000]
zext_ln105              (zext             ) [ 0000000000011111111111111111111111111111]
speclooptripcount_ln32  (speclooptripcount) [ 0000000000000000000000000000000000000000]
specloopname_ln32       (specloopname     ) [ 0000000000000000000000000000000000000000]
empty                   (readreq          ) [ 0000000000000000000000000000000000000000]
empty_353               (readreq          ) [ 0000000000000000000000000000000000000000]
br_ln36                 (br               ) [ 0011111111111111111111111111111111111111]
indvar                  (phi              ) [ 0000000000010000000000000000000000000000]
out                     (phi              ) [ 0000000000011111111111111111111111111111]
icmp_ln36               (icmp             ) [ 0011111111111111111111111111111111111111]
add_ln36_1              (add              ) [ 0011111111111111111111111111111111111111]
br_ln36                 (br               ) [ 0000000000000000000000000000000000000000]
add_ln32                (add              ) [ 0000000000000000000000000000000000000000]
store_ln32              (store            ) [ 0000000000000000000000000000000000000000]
br_ln32                 (br               ) [ 0000000000000000000000000000000000000000]
call_ln36               (call             ) [ 0000000000000000000000000000000000000000]
trunc_ln104             (trunc            ) [ 0000000000000001111111111111111111000000]
speclooptripcount_ln36  (speclooptripcount) [ 0000000000000000000000000000000000000000]
specloopname_ln36       (specloopname     ) [ 0000000000000000000000000000000000000000]
call_ln0                (call             ) [ 0000000000000000000000000000000000000000]
br_ln108                (br               ) [ 0011111111111111111111111111111111111111]
bout_1                  (phi              ) [ 0000000000000001100000000000000000000000]
icmp_ln108              (icmp             ) [ 0011111111111111111111111111111111111111]
add_ln108               (add              ) [ 0011111111111111111111111111111111111111]
br_ln108                (br               ) [ 0000000000000000000000000000000000000000]
zext_ln108              (zext             ) [ 0000000000000000000000000000000000000000]
empty_354               (add              ) [ 0000000000000000000000000000000000000000]
p_cast6                 (zext             ) [ 0000000000000000000000000000000000000000]
mul_ln112               (mul              ) [ 0000000000000000000000000000000000000000]
zext_ln112              (zext             ) [ 0000000000000000000000000000000000000000]
add_ln112               (add              ) [ 0000000000000000111111111111111111000000]
br_ln62                 (br               ) [ 0011111111111111111111111111111111111111]
zext_ln115              (zext             ) [ 0000000000000000000000000000000000000000]
tmp_s                   (bitconcatenate   ) [ 0000000000000000000000000000000000000000]
zext_ln115_3            (zext             ) [ 0000000000000000000000000000000000000000]
sub_ln115               (sub              ) [ 0000000000000000000000000000000000000000]
sext_ln108              (sext             ) [ 0000000000000000011111111111111111000000]
speclooptripcount_ln108 (speclooptripcount) [ 0000000000000000000000000000000000000000]
specloopname_ln108      (specloopname     ) [ 0000000000000000000000000000000000000000]
gmem_addr_read          (read             ) [ 0000000000000000000000000000000000000000]
empty_355               (bitcast          ) [ 0000000000000000011111111111111111000000]
br_ln109                (br               ) [ 0011111111111111111111111111111111111111]
bh                      (phi              ) [ 0000000000000000011111111100000000000000]
icmp_ln109              (icmp             ) [ 0011111111111111111111111111111111111111]
br_ln109                (br               ) [ 0000000000000000000000000000000000000000]
zext_ln115_4            (zext             ) [ 0000000000000000000000000000000000000000]
add_ln115               (add              ) [ 0000000000000000000000000000000000000000]
sext_ln109              (sext             ) [ 0000000000000000000000000000000000000000]
mul_ln109               (mul              ) [ 0000000000000000001110000000000000000000]
trunc_ln109             (trunc            ) [ 0000000000000000000000000000000000000000]
zext_ln109              (zext             ) [ 0000000000000000000000000000000000000000]
add_ln112_1             (add              ) [ 0000000000000000000000000000000000000000]
shl_ln2                 (bitconcatenate   ) [ 0000000000000000000000000000000000000000]
zext_ln112_1            (zext             ) [ 0000000000000000000000000000000000000000]
shl_ln112_1             (bitconcatenate   ) [ 0000000000000000000000000000000000000000]
zext_ln112_2            (zext             ) [ 0000000000000000000000000000000000000000]
sub_ln112               (sub              ) [ 0000000000000000000000000000000000000000]
sext_ln112              (sext             ) [ 0000000000000000000000000000000000000000]
add_ln112_2             (add              ) [ 0000000000000000000000000000000000000000]
trunc_ln2               (partselect       ) [ 0000000000000000001110000000000000000000]
or_ln112                (or               ) [ 0000000000000000000000000000000000000000]
zext_ln112_3            (zext             ) [ 0000000000000000000000000000000000000000]
add_ln112_3             (add              ) [ 0000000000000000000000000000000000000000]
shl_ln112_2             (bitconcatenate   ) [ 0000000000000000000000000000000000000000]
zext_ln112_4            (zext             ) [ 0000000000000000000000000000000000000000]
shl_ln112_3             (bitconcatenate   ) [ 0000000000000000000000000000000000000000]
zext_ln112_5            (zext             ) [ 0000000000000000000000000000000000000000]
sub_ln112_1             (sub              ) [ 0000000000000000000000000000000000000000]
sext_ln112_1            (sext             ) [ 0000000000000000000000000000000000000000]
add_ln112_4             (add              ) [ 0000000000000000001111111100000000000000]
zext_ln115_5            (zext             ) [ 0000000000000000000000000000000000000000]
add_ln115_1             (add              ) [ 0000000000000000001111111100000000000000]
icmp_ln109_1            (icmp             ) [ 0000000000000000001111111100000000000000]
call_ln109              (call             ) [ 0000000000000000000000000000000000000000]
sext_ln122              (sext             ) [ 0000000000000000000000000000000000000000]
i3_addr                 (getelementptr    ) [ 0011111111111111110111111111111111111111]
empty_356               (writereq         ) [ 0000000000000000000000000000000000000000]
call_ln122              (call             ) [ 0000000000000000000000000000000000000000]
speclooptripcount_ln109 (speclooptripcount) [ 0000000000000000000000000000000000000000]
specloopname_ln109      (specloopname     ) [ 0000000000000000000000000000000000000000]
empty_357               (writeresp        ) [ 0000000000000000000000000000000000000000]
sext_ln109_1            (sext             ) [ 0000000000000000000000000000000000000000]
mul_ln109_1             (mul              ) [ 0000000000000000000000000011100000000000]
br_ln109                (br               ) [ 0000000000000000000000000000000000000000]
trunc_ln122_1           (partselect       ) [ 0000000000000000000000000011100000000000]
add_ln109               (add              ) [ 0011111111111111110000000011111111111111]
br_ln108                (br               ) [ 0011111111111111111111111111111111111111]
call_ln109              (call             ) [ 0000000000000000000000000000000000000000]
sext_ln122_1            (sext             ) [ 0000000000000000000000000000000000000000]
i3_addr_1               (getelementptr    ) [ 0000000000000000000000000001111111000000]
empty_358               (writereq         ) [ 0000000000000000000000000000000000000000]
call_ln122              (call             ) [ 0000000000000000000000000000000000000000]
empty_359               (writeresp        ) [ 0000000000000000000000000000000000000000]
br_ln109                (br               ) [ 0011111111111111111111111111111111111111]
o_1                     (phi              ) [ 0000000000000000000000000000000000100000]
trunc_ln62              (trunc            ) [ 0000000000000000000000000000000000000000]
icmp_ln62               (icmp             ) [ 0011111111111111111111111111111111111111]
add_ln62                (add              ) [ 0011111111111111111111111111111111111111]
br_ln62                 (br               ) [ 0000000000000000000000000000000000000000]
zext_ln67               (zext             ) [ 0000000000000000000000000000000000000000]
tmp_30                  (bitconcatenate   ) [ 0000000000000000000000000000000000000000]
sub_ln67                (sub              ) [ 0000000000000000000000000000000000011110]
add_ln36                (add              ) [ 0011111111111111111111111111111111111111]
br_ln36                 (br               ) [ 0011111111111111111111111111111111111111]
call_ln67               (call             ) [ 0000000000000000000000000000000000000000]
add_ln67                (add              ) [ 0000000000000000000000000000000000000100]
call_ln67               (call             ) [ 0000000000000000000000000000000000000000]
add_ln67_1              (add              ) [ 0000000000000000000000000000000000000001]
speclooptripcount_ln62  (speclooptripcount) [ 0000000000000000000000000000000000000000]
specloopname_ln62       (specloopname     ) [ 0000000000000000000000000000000000000000]
call_ln67               (call             ) [ 0000000000000000000000000000000000000000]
br_ln62                 (br               ) [ 0011111111111111111111111111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="i2">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i2"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="input_ftmap">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_ftmap"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="w2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w2"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="conv2_weights">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_weights"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="gmem">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="conv2_biases">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_biases"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="i3">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i3"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="output_ftmap">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_ftmap"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="conv2_float_255_255_float_64_1_1_float_float_255_255_i_2">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_float_255_255_float_64_1_1_float_float_255_255_i_2"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="conv2_float_255_255_float_64_1_1_float_float_255_255_i_1">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_float_255_255_float_64_1_1_float_float_255_255_i_1"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="conv2_float_255_255_float_64_1_1_float_float_255_255_i">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_float_255_255_float_64_1_1_float_float_255_255_i"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="weight_buffer">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_buffer"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="conv2_float_255_255_float_64_1_1_float_float_255_255_o_2">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_float_255_255_float_64_1_1_float_float_255_255_o_2"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="conv2_float_255_255_float_64_1_1_float_float_255_255_o_1">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_float_255_255_float_64_1_1_float_float_255_255_o_1"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="conv2_float_255_255_float_64_1_1_float_float_255_255_o">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_float_255_255_float_64_1_1_float_float_255_255_o"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_34"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_36"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_31"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_30"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i62.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i18.i8.i10"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i8.i2"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_Pipeline_LOAD_INPUT_BH_L"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_19"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_Pipeline_LOAD_WEIGHTS_L"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_Pipeline_OUT_ROW_COL"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_18"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i3.i2"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_Pipeline_RELU"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i19.i9.i10"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i9.i2"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_Pipeline_5"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_Pipeline_RELU6"/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_Pipeline_7"/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i2.i8"/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_Pipeline_BW"/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_Pipeline_BW7"/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_Pipeline_BW8"/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="174" class="1004" name="h_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="1" slack="0"/>
<pin id="176" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="h/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="output_ftmap_read_read_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="64" slack="0"/>
<pin id="180" dir="0" index="1" bw="64" slack="0"/>
<pin id="181" dir="1" index="2" bw="64" slack="14"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_ftmap_read/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="conv2_biases_read_read_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="64" slack="0"/>
<pin id="186" dir="0" index="1" bw="64" slack="0"/>
<pin id="187" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv2_biases_read/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="conv2_weights_read_read_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="64" slack="0"/>
<pin id="192" dir="0" index="1" bw="64" slack="0"/>
<pin id="193" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv2_weights_read/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="input_ftmap_read_read_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="64" slack="0"/>
<pin id="198" dir="0" index="1" bw="64" slack="0"/>
<pin id="199" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_ftmap_read/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="grp_readreq_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="1" slack="0"/>
<pin id="204" dir="0" index="1" bw="32" slack="2"/>
<pin id="205" dir="0" index="2" bw="13" slack="0"/>
<pin id="206" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty/3 "/>
</bind>
</comp>

<comp id="209" class="1004" name="grp_readreq_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="1" slack="0"/>
<pin id="211" dir="0" index="1" bw="32" slack="2"/>
<pin id="212" dir="0" index="2" bw="7" slack="0"/>
<pin id="213" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty_353/3 "/>
</bind>
</comp>

<comp id="216" class="1004" name="gmem_addr_read_read_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="32" slack="0"/>
<pin id="218" dir="0" index="1" bw="32" slack="15"/>
<pin id="219" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_read/16 "/>
</bind>
</comp>

<comp id="221" class="1004" name="grp_writeresp_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="1" slack="0"/>
<pin id="223" dir="0" index="1" bw="32" slack="0"/>
<pin id="224" dir="0" index="2" bw="9" slack="0"/>
<pin id="225" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="empty_356/18 empty_357/21 "/>
</bind>
</comp>

<comp id="229" class="1004" name="grp_writeresp_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="1" slack="0"/>
<pin id="231" dir="0" index="1" bw="32" slack="0"/>
<pin id="232" dir="0" index="2" bw="9" slack="0"/>
<pin id="233" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="empty_358/26 empty_359/29 "/>
</bind>
</comp>

<comp id="237" class="1005" name="indvar_reg_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="4" slack="1"/>
<pin id="239" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="indvar (phireg) "/>
</bind>
</comp>

<comp id="241" class="1004" name="indvar_phi_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="4" slack="0"/>
<pin id="243" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="244" dir="0" index="2" bw="1" slack="1"/>
<pin id="245" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="246" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar/11 "/>
</bind>
</comp>

<comp id="248" class="1005" name="out_reg_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="6" slack="1"/>
<pin id="250" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="out (phireg) "/>
</bind>
</comp>

<comp id="252" class="1004" name="out_phi_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="6" slack="1"/>
<pin id="254" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="255" dir="0" index="2" bw="1" slack="1"/>
<pin id="256" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="257" dir="1" index="4" bw="6" slack="3"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="out/11 "/>
</bind>
</comp>

<comp id="260" class="1005" name="bout_1_reg_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="3" slack="1"/>
<pin id="262" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="bout_1 (phireg) "/>
</bind>
</comp>

<comp id="264" class="1004" name="bout_1_phi_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="3" slack="0"/>
<pin id="266" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="267" dir="0" index="2" bw="1" slack="1"/>
<pin id="268" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="269" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="bout_1/15 "/>
</bind>
</comp>

<comp id="272" class="1005" name="bh_reg_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="3" slack="1"/>
<pin id="274" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="bh (phireg) "/>
</bind>
</comp>

<comp id="276" class="1004" name="bh_phi_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="3" slack="1"/>
<pin id="278" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="279" dir="0" index="2" bw="1" slack="1"/>
<pin id="280" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="281" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="bh/17 "/>
</bind>
</comp>

<comp id="284" class="1005" name="o_1_reg_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="3" slack="1"/>
<pin id="286" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="o_1 (phireg) "/>
</bind>
</comp>

<comp id="288" class="1004" name="o_1_phi_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="3" slack="0"/>
<pin id="290" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="291" dir="0" index="2" bw="1" slack="1"/>
<pin id="292" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="293" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="o_1/34 "/>
</bind>
</comp>

<comp id="295" class="1004" name="grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="0" slack="0"/>
<pin id="297" dir="0" index="1" bw="32" slack="0"/>
<pin id="298" dir="0" index="2" bw="64" slack="1"/>
<pin id="299" dir="0" index="3" bw="19" slack="0"/>
<pin id="300" dir="0" index="4" bw="32" slack="0"/>
<pin id="301" dir="0" index="5" bw="32" slack="0"/>
<pin id="302" dir="0" index="6" bw="32" slack="0"/>
<pin id="303" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln36/2 "/>
</bind>
</comp>

<comp id="309" class="1004" name="grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="0" slack="0"/>
<pin id="311" dir="0" index="1" bw="32" slack="0"/>
<pin id="312" dir="0" index="2" bw="62" slack="10"/>
<pin id="313" dir="0" index="3" bw="32" slack="0"/>
<pin id="314" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln36/11 "/>
</bind>
</comp>

<comp id="318" class="1004" name="grp_conv2_Pipeline_OUT_ROW_COL_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="0" slack="0"/>
<pin id="320" dir="0" index="1" bw="32" slack="0"/>
<pin id="321" dir="0" index="2" bw="32" slack="0"/>
<pin id="322" dir="0" index="3" bw="32" slack="0"/>
<pin id="323" dir="0" index="4" bw="32" slack="0"/>
<pin id="324" dir="0" index="5" bw="32" slack="0"/>
<pin id="325" dir="0" index="6" bw="32" slack="0"/>
<pin id="326" dir="0" index="7" bw="32" slack="0"/>
<pin id="327" dir="1" index="8" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/13 "/>
</bind>
</comp>

<comp id="336" class="1004" name="grp_conv2_Pipeline_RELU_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="0" slack="0"/>
<pin id="338" dir="0" index="1" bw="10" slack="0"/>
<pin id="339" dir="0" index="2" bw="32" slack="1"/>
<pin id="340" dir="0" index="3" bw="32" slack="0"/>
<pin id="341" dir="0" index="4" bw="32" slack="0"/>
<pin id="342" dir="0" index="5" bw="32" slack="0"/>
<pin id="343" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln109/17 "/>
</bind>
</comp>

<comp id="348" class="1004" name="grp_conv2_Pipeline_5_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="0" slack="0"/>
<pin id="350" dir="0" index="1" bw="32" slack="0"/>
<pin id="351" dir="0" index="2" bw="62" slack="2"/>
<pin id="352" dir="0" index="3" bw="10" slack="2"/>
<pin id="353" dir="0" index="4" bw="32" slack="0"/>
<pin id="354" dir="0" index="5" bw="32" slack="0"/>
<pin id="355" dir="0" index="6" bw="32" slack="0"/>
<pin id="356" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln122/19 "/>
</bind>
</comp>

<comp id="362" class="1004" name="grp_conv2_Pipeline_RELU6_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="0" slack="0"/>
<pin id="364" dir="0" index="1" bw="10" slack="0"/>
<pin id="365" dir="0" index="2" bw="32" slack="9"/>
<pin id="366" dir="0" index="3" bw="32" slack="0"/>
<pin id="367" dir="0" index="4" bw="32" slack="0"/>
<pin id="368" dir="0" index="5" bw="32" slack="0"/>
<pin id="369" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln109/25 "/>
</bind>
</comp>

<comp id="374" class="1004" name="grp_conv2_Pipeline_7_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="0" slack="0"/>
<pin id="376" dir="0" index="1" bw="32" slack="0"/>
<pin id="377" dir="0" index="2" bw="62" slack="2"/>
<pin id="378" dir="0" index="3" bw="10" slack="2"/>
<pin id="379" dir="0" index="4" bw="32" slack="0"/>
<pin id="380" dir="0" index="5" bw="32" slack="0"/>
<pin id="381" dir="0" index="6" bw="32" slack="0"/>
<pin id="382" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln122/27 "/>
</bind>
</comp>

<comp id="388" class="1004" name="grp_conv2_Pipeline_BW_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="0" slack="0"/>
<pin id="390" dir="0" index="1" bw="10" slack="0"/>
<pin id="391" dir="0" index="2" bw="32" slack="0"/>
<pin id="392" dir="0" index="3" bw="32" slack="0"/>
<pin id="393" dir="0" index="4" bw="32" slack="0"/>
<pin id="394" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln67/34 "/>
</bind>
</comp>

<comp id="399" class="1004" name="grp_conv2_Pipeline_BW7_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="0" slack="0"/>
<pin id="401" dir="0" index="1" bw="10" slack="0"/>
<pin id="402" dir="0" index="2" bw="32" slack="0"/>
<pin id="403" dir="0" index="3" bw="32" slack="0"/>
<pin id="404" dir="0" index="4" bw="32" slack="0"/>
<pin id="405" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln67/36 "/>
</bind>
</comp>

<comp id="410" class="1004" name="grp_conv2_Pipeline_BW8_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="0" slack="0"/>
<pin id="412" dir="0" index="1" bw="10" slack="0"/>
<pin id="413" dir="0" index="2" bw="32" slack="0"/>
<pin id="414" dir="0" index="3" bw="32" slack="0"/>
<pin id="415" dir="0" index="4" bw="32" slack="0"/>
<pin id="416" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln67/38 "/>
</bind>
</comp>

<comp id="421" class="1004" name="trunc_ln_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="62" slack="0"/>
<pin id="423" dir="0" index="1" bw="64" slack="0"/>
<pin id="424" dir="0" index="2" bw="3" slack="0"/>
<pin id="425" dir="0" index="3" bw="7" slack="0"/>
<pin id="426" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/1 "/>
</bind>
</comp>

<comp id="431" class="1004" name="sext_ln36_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="62" slack="0"/>
<pin id="433" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln36/1 "/>
</bind>
</comp>

<comp id="435" class="1004" name="w2_addr_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="64" slack="0"/>
<pin id="437" dir="0" index="1" bw="64" slack="0"/>
<pin id="438" dir="1" index="2" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="w2_addr/1 "/>
</bind>
</comp>

<comp id="441" class="1004" name="trunc_ln36_1_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="62" slack="0"/>
<pin id="443" dir="0" index="1" bw="64" slack="0"/>
<pin id="444" dir="0" index="2" bw="3" slack="0"/>
<pin id="445" dir="0" index="3" bw="7" slack="0"/>
<pin id="446" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln36_1/1 "/>
</bind>
</comp>

<comp id="451" class="1004" name="sext_ln36_1_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="62" slack="0"/>
<pin id="453" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln36_1/1 "/>
</bind>
</comp>

<comp id="455" class="1004" name="gmem_addr_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="64" slack="0"/>
<pin id="457" dir="0" index="1" bw="64" slack="0"/>
<pin id="458" dir="1" index="2" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr/1 "/>
</bind>
</comp>

<comp id="461" class="1004" name="store_ln32_store_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="1" slack="0"/>
<pin id="463" dir="0" index="1" bw="8" slack="0"/>
<pin id="464" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln32/1 "/>
</bind>
</comp>

<comp id="466" class="1004" name="h_3_load_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="8" slack="1"/>
<pin id="468" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="h_3/2 "/>
</bind>
</comp>

<comp id="469" class="1004" name="icmp_ln32_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="8" slack="0"/>
<pin id="471" dir="0" index="1" bw="8" slack="0"/>
<pin id="472" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln32/2 "/>
</bind>
</comp>

<comp id="475" class="1004" name="shl_ln_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="18" slack="0"/>
<pin id="477" dir="0" index="1" bw="8" slack="0"/>
<pin id="478" dir="0" index="2" bw="1" slack="0"/>
<pin id="479" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/2 "/>
</bind>
</comp>

<comp id="483" class="1004" name="zext_ln80_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="18" slack="0"/>
<pin id="485" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln80/2 "/>
</bind>
</comp>

<comp id="487" class="1004" name="shl_ln80_1_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="10" slack="0"/>
<pin id="489" dir="0" index="1" bw="8" slack="0"/>
<pin id="490" dir="0" index="2" bw="1" slack="0"/>
<pin id="491" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln80_1/2 "/>
</bind>
</comp>

<comp id="495" class="1004" name="zext_ln80_1_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="10" slack="0"/>
<pin id="497" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln80_1/2 "/>
</bind>
</comp>

<comp id="499" class="1004" name="sub_ln80_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="18" slack="0"/>
<pin id="501" dir="0" index="1" bw="10" slack="0"/>
<pin id="502" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln80/2 "/>
</bind>
</comp>

<comp id="506" class="1004" name="zext_ln105_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="508" dir="1" index="1" bw="9" slack="7"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln105/10 "/>
</bind>
</comp>

<comp id="509" class="1004" name="icmp_ln36_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="4" slack="0"/>
<pin id="511" dir="0" index="1" bw="4" slack="0"/>
<pin id="512" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln36/11 "/>
</bind>
</comp>

<comp id="515" class="1004" name="add_ln36_1_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="4" slack="0"/>
<pin id="517" dir="0" index="1" bw="1" slack="0"/>
<pin id="518" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln36_1/11 "/>
</bind>
</comp>

<comp id="521" class="1004" name="add_ln32_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="523" dir="0" index="1" bw="3" slack="0"/>
<pin id="524" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln32/11 "/>
</bind>
</comp>

<comp id="526" class="1004" name="store_ln32_store_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="8" slack="0"/>
<pin id="528" dir="0" index="1" bw="8" slack="10"/>
<pin id="529" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln32/11 "/>
</bind>
</comp>

<comp id="531" class="1004" name="trunc_ln104_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="6" slack="3"/>
<pin id="533" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln104/14 "/>
</bind>
</comp>

<comp id="535" class="1004" name="icmp_ln108_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="3" slack="0"/>
<pin id="537" dir="0" index="1" bw="3" slack="0"/>
<pin id="538" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln108/15 "/>
</bind>
</comp>

<comp id="541" class="1004" name="add_ln108_fu_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="3" slack="0"/>
<pin id="543" dir="0" index="1" bw="1" slack="0"/>
<pin id="544" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln108/15 "/>
</bind>
</comp>

<comp id="547" class="1004" name="zext_ln108_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="3" slack="0"/>
<pin id="549" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln108/15 "/>
</bind>
</comp>

<comp id="551" class="1004" name="empty_354_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="3" slack="0"/>
<pin id="553" dir="0" index="1" bw="5" slack="1"/>
<pin id="554" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_354/15 "/>
</bind>
</comp>

<comp id="556" class="1004" name="p_cast6_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="5" slack="0"/>
<pin id="558" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast6/15 "/>
</bind>
</comp>

<comp id="560" class="1004" name="mul_ln112_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="5" slack="0"/>
<pin id="562" dir="0" index="1" bw="19" slack="0"/>
<pin id="563" dir="1" index="2" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln112/15 "/>
</bind>
</comp>

<comp id="566" class="1004" name="zext_ln112_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="23" slack="0"/>
<pin id="568" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln112/15 "/>
</bind>
</comp>

<comp id="570" class="1004" name="add_ln112_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="23" slack="0"/>
<pin id="572" dir="0" index="1" bw="64" slack="14"/>
<pin id="573" dir="1" index="2" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln112/15 "/>
</bind>
</comp>

<comp id="575" class="1004" name="zext_ln115_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="3" slack="1"/>
<pin id="577" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln115/16 "/>
</bind>
</comp>

<comp id="579" class="1004" name="tmp_s_fu_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="5" slack="0"/>
<pin id="581" dir="0" index="1" bw="3" slack="1"/>
<pin id="582" dir="0" index="2" bw="1" slack="0"/>
<pin id="583" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/16 "/>
</bind>
</comp>

<comp id="587" class="1004" name="zext_ln115_3_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="5" slack="0"/>
<pin id="589" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln115_3/16 "/>
</bind>
</comp>

<comp id="591" class="1004" name="sub_ln115_fu_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="5" slack="0"/>
<pin id="593" dir="0" index="1" bw="3" slack="0"/>
<pin id="594" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln115/16 "/>
</bind>
</comp>

<comp id="597" class="1004" name="sext_ln108_fu_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="6" slack="0"/>
<pin id="599" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln108/16 "/>
</bind>
</comp>

<comp id="601" class="1004" name="empty_355_fu_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="32" slack="0"/>
<pin id="603" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="empty_355/16 "/>
</bind>
</comp>

<comp id="605" class="1004" name="icmp_ln109_fu_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="3" slack="0"/>
<pin id="607" dir="0" index="1" bw="3" slack="0"/>
<pin id="608" dir="1" index="2" bw="1" slack="8"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln109/17 "/>
</bind>
</comp>

<comp id="611" class="1004" name="zext_ln115_4_fu_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="3" slack="0"/>
<pin id="613" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln115_4/17 "/>
</bind>
</comp>

<comp id="615" class="1004" name="add_ln115_fu_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="6" slack="1"/>
<pin id="617" dir="0" index="1" bw="3" slack="0"/>
<pin id="618" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln115/17 "/>
</bind>
</comp>

<comp id="620" class="1004" name="sext_ln109_fu_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="7" slack="0"/>
<pin id="622" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln109/17 "/>
</bind>
</comp>

<comp id="624" class="1004" name="mul_ln109_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="7" slack="0"/>
<pin id="626" dir="0" index="1" bw="8" slack="0"/>
<pin id="627" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln109/17 "/>
</bind>
</comp>

<comp id="631" class="1004" name="trunc_ln109_fu_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="3" slack="0"/>
<pin id="633" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln109/17 "/>
</bind>
</comp>

<comp id="635" class="1004" name="zext_ln109_fu_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="3" slack="0"/>
<pin id="637" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln109/17 "/>
</bind>
</comp>

<comp id="639" class="1004" name="add_ln112_1_fu_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="3" slack="0"/>
<pin id="641" dir="0" index="1" bw="8" slack="7"/>
<pin id="642" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln112_1/17 "/>
</bind>
</comp>

<comp id="644" class="1004" name="shl_ln2_fu_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="19" slack="0"/>
<pin id="646" dir="0" index="1" bw="9" slack="0"/>
<pin id="647" dir="0" index="2" bw="1" slack="0"/>
<pin id="648" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln2/17 "/>
</bind>
</comp>

<comp id="652" class="1004" name="zext_ln112_1_fu_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="19" slack="0"/>
<pin id="654" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln112_1/17 "/>
</bind>
</comp>

<comp id="656" class="1004" name="shl_ln112_1_fu_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="11" slack="0"/>
<pin id="658" dir="0" index="1" bw="9" slack="0"/>
<pin id="659" dir="0" index="2" bw="1" slack="0"/>
<pin id="660" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln112_1/17 "/>
</bind>
</comp>

<comp id="664" class="1004" name="zext_ln112_2_fu_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="11" slack="0"/>
<pin id="666" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln112_2/17 "/>
</bind>
</comp>

<comp id="668" class="1004" name="sub_ln112_fu_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="19" slack="0"/>
<pin id="670" dir="0" index="1" bw="11" slack="0"/>
<pin id="671" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln112/17 "/>
</bind>
</comp>

<comp id="674" class="1004" name="sext_ln112_fu_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="20" slack="0"/>
<pin id="676" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln112/17 "/>
</bind>
</comp>

<comp id="678" class="1004" name="add_ln112_2_fu_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="20" slack="0"/>
<pin id="680" dir="0" index="1" bw="64" slack="2"/>
<pin id="681" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln112_2/17 "/>
</bind>
</comp>

<comp id="683" class="1004" name="trunc_ln2_fu_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="62" slack="0"/>
<pin id="685" dir="0" index="1" bw="64" slack="0"/>
<pin id="686" dir="0" index="2" bw="3" slack="0"/>
<pin id="687" dir="0" index="3" bw="7" slack="0"/>
<pin id="688" dir="1" index="4" bw="62" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln2/17 "/>
</bind>
</comp>

<comp id="693" class="1004" name="or_ln112_fu_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="2" slack="0"/>
<pin id="695" dir="0" index="1" bw="2" slack="0"/>
<pin id="696" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln112/17 "/>
</bind>
</comp>

<comp id="699" class="1004" name="zext_ln112_3_fu_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="2" slack="0"/>
<pin id="701" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln112_3/17 "/>
</bind>
</comp>

<comp id="703" class="1004" name="add_ln112_3_fu_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="2" slack="0"/>
<pin id="705" dir="0" index="1" bw="8" slack="7"/>
<pin id="706" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln112_3/17 "/>
</bind>
</comp>

<comp id="708" class="1004" name="shl_ln112_2_fu_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="19" slack="0"/>
<pin id="710" dir="0" index="1" bw="9" slack="0"/>
<pin id="711" dir="0" index="2" bw="1" slack="0"/>
<pin id="712" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln112_2/17 "/>
</bind>
</comp>

<comp id="716" class="1004" name="zext_ln112_4_fu_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="19" slack="0"/>
<pin id="718" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln112_4/17 "/>
</bind>
</comp>

<comp id="720" class="1004" name="shl_ln112_3_fu_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="11" slack="0"/>
<pin id="722" dir="0" index="1" bw="9" slack="0"/>
<pin id="723" dir="0" index="2" bw="1" slack="0"/>
<pin id="724" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln112_3/17 "/>
</bind>
</comp>

<comp id="728" class="1004" name="zext_ln112_5_fu_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="11" slack="0"/>
<pin id="730" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln112_5/17 "/>
</bind>
</comp>

<comp id="732" class="1004" name="sub_ln112_1_fu_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="19" slack="0"/>
<pin id="734" dir="0" index="1" bw="11" slack="0"/>
<pin id="735" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln112_1/17 "/>
</bind>
</comp>

<comp id="738" class="1004" name="sext_ln112_1_fu_738">
<pin_list>
<pin id="739" dir="0" index="0" bw="20" slack="0"/>
<pin id="740" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln112_1/17 "/>
</bind>
</comp>

<comp id="742" class="1004" name="add_ln112_4_fu_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="20" slack="0"/>
<pin id="744" dir="0" index="1" bw="64" slack="2"/>
<pin id="745" dir="1" index="2" bw="64" slack="8"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln112_4/17 "/>
</bind>
</comp>

<comp id="747" class="1004" name="zext_ln115_5_fu_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="2" slack="0"/>
<pin id="749" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln115_5/17 "/>
</bind>
</comp>

<comp id="751" class="1004" name="add_ln115_1_fu_751">
<pin_list>
<pin id="752" dir="0" index="0" bw="6" slack="1"/>
<pin id="753" dir="0" index="1" bw="2" slack="0"/>
<pin id="754" dir="1" index="2" bw="7" slack="8"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln115_1/17 "/>
</bind>
</comp>

<comp id="756" class="1004" name="icmp_ln109_1_fu_756">
<pin_list>
<pin id="757" dir="0" index="0" bw="2" slack="0"/>
<pin id="758" dir="0" index="1" bw="2" slack="0"/>
<pin id="759" dir="1" index="2" bw="1" slack="8"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln109_1/17 "/>
</bind>
</comp>

<comp id="762" class="1004" name="sext_ln122_fu_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="62" slack="1"/>
<pin id="764" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln122/18 "/>
</bind>
</comp>

<comp id="765" class="1004" name="i3_addr_fu_765">
<pin_list>
<pin id="766" dir="0" index="0" bw="64" slack="0"/>
<pin id="767" dir="0" index="1" bw="64" slack="0"/>
<pin id="768" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="i3_addr/18 "/>
</bind>
</comp>

<comp id="772" class="1004" name="sext_ln109_1_fu_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="7" slack="8"/>
<pin id="774" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln109_1/25 "/>
</bind>
</comp>

<comp id="775" class="1004" name="mul_ln109_1_fu_775">
<pin_list>
<pin id="776" dir="0" index="0" bw="7" slack="0"/>
<pin id="777" dir="0" index="1" bw="8" slack="0"/>
<pin id="778" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln109_1/25 "/>
</bind>
</comp>

<comp id="782" class="1004" name="trunc_ln122_1_fu_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="62" slack="0"/>
<pin id="784" dir="0" index="1" bw="64" slack="8"/>
<pin id="785" dir="0" index="2" bw="3" slack="0"/>
<pin id="786" dir="0" index="3" bw="7" slack="0"/>
<pin id="787" dir="1" index="4" bw="62" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln122_1/25 "/>
</bind>
</comp>

<comp id="791" class="1004" name="add_ln109_fu_791">
<pin_list>
<pin id="792" dir="0" index="0" bw="3" slack="8"/>
<pin id="793" dir="0" index="1" bw="3" slack="0"/>
<pin id="794" dir="1" index="2" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln109/25 "/>
</bind>
</comp>

<comp id="797" class="1004" name="sext_ln122_1_fu_797">
<pin_list>
<pin id="798" dir="0" index="0" bw="62" slack="1"/>
<pin id="799" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln122_1/26 "/>
</bind>
</comp>

<comp id="800" class="1004" name="i3_addr_1_fu_800">
<pin_list>
<pin id="801" dir="0" index="0" bw="64" slack="0"/>
<pin id="802" dir="0" index="1" bw="64" slack="0"/>
<pin id="803" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="i3_addr_1/26 "/>
</bind>
</comp>

<comp id="807" class="1004" name="trunc_ln62_fu_807">
<pin_list>
<pin id="808" dir="0" index="0" bw="3" slack="0"/>
<pin id="809" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln62/34 "/>
</bind>
</comp>

<comp id="811" class="1004" name="icmp_ln62_fu_811">
<pin_list>
<pin id="812" dir="0" index="0" bw="3" slack="0"/>
<pin id="813" dir="0" index="1" bw="3" slack="0"/>
<pin id="814" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln62/34 "/>
</bind>
</comp>

<comp id="817" class="1004" name="add_ln62_fu_817">
<pin_list>
<pin id="818" dir="0" index="0" bw="3" slack="0"/>
<pin id="819" dir="0" index="1" bw="1" slack="0"/>
<pin id="820" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln62/34 "/>
</bind>
</comp>

<comp id="823" class="1004" name="zext_ln67_fu_823">
<pin_list>
<pin id="824" dir="0" index="0" bw="3" slack="0"/>
<pin id="825" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln67/34 "/>
</bind>
</comp>

<comp id="827" class="1004" name="tmp_30_fu_827">
<pin_list>
<pin id="828" dir="0" index="0" bw="10" slack="0"/>
<pin id="829" dir="0" index="1" bw="2" slack="0"/>
<pin id="830" dir="0" index="2" bw="1" slack="0"/>
<pin id="831" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_30/34 "/>
</bind>
</comp>

<comp id="835" class="1004" name="sub_ln67_fu_835">
<pin_list>
<pin id="836" dir="0" index="0" bw="10" slack="0"/>
<pin id="837" dir="0" index="1" bw="3" slack="0"/>
<pin id="838" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln67/34 "/>
</bind>
</comp>

<comp id="842" class="1004" name="add_ln36_fu_842">
<pin_list>
<pin id="843" dir="0" index="0" bw="6" slack="5"/>
<pin id="844" dir="0" index="1" bw="4" slack="0"/>
<pin id="845" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln36/34 "/>
</bind>
</comp>

<comp id="848" class="1004" name="add_ln67_fu_848">
<pin_list>
<pin id="849" dir="0" index="0" bw="10" slack="2"/>
<pin id="850" dir="0" index="1" bw="8" slack="0"/>
<pin id="851" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln67/36 "/>
</bind>
</comp>

<comp id="854" class="1004" name="add_ln67_1_fu_854">
<pin_list>
<pin id="855" dir="0" index="0" bw="10" slack="4"/>
<pin id="856" dir="0" index="1" bw="9" slack="0"/>
<pin id="857" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln67_1/38 "/>
</bind>
</comp>

<comp id="860" class="1005" name="h_reg_860">
<pin_list>
<pin id="861" dir="0" index="0" bw="8" slack="0"/>
<pin id="862" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="h "/>
</bind>
</comp>

<comp id="867" class="1005" name="output_ftmap_read_reg_867">
<pin_list>
<pin id="868" dir="0" index="0" bw="64" slack="14"/>
<pin id="869" dir="1" index="1" bw="64" slack="14"/>
</pin_list>
<bind>
<opset="output_ftmap_read "/>
</bind>
</comp>

<comp id="872" class="1005" name="input_ftmap_read_reg_872">
<pin_list>
<pin id="873" dir="0" index="0" bw="64" slack="1"/>
<pin id="874" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="input_ftmap_read "/>
</bind>
</comp>

<comp id="877" class="1005" name="trunc_ln_reg_877">
<pin_list>
<pin id="878" dir="0" index="0" bw="62" slack="10"/>
<pin id="879" dir="1" index="1" bw="62" slack="10"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

<comp id="882" class="1005" name="w2_addr_reg_882">
<pin_list>
<pin id="883" dir="0" index="0" bw="32" slack="2"/>
<pin id="884" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="w2_addr "/>
</bind>
</comp>

<comp id="887" class="1005" name="gmem_addr_reg_887">
<pin_list>
<pin id="888" dir="0" index="0" bw="32" slack="2"/>
<pin id="889" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="gmem_addr "/>
</bind>
</comp>

<comp id="899" class="1005" name="sub_ln80_reg_899">
<pin_list>
<pin id="900" dir="0" index="0" bw="19" slack="1"/>
<pin id="901" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln80 "/>
</bind>
</comp>

<comp id="904" class="1005" name="zext_ln105_reg_904">
<pin_list>
<pin id="905" dir="0" index="0" bw="9" slack="7"/>
<pin id="906" dir="1" index="1" bw="9" slack="7"/>
</pin_list>
<bind>
<opset="zext_ln105 "/>
</bind>
</comp>

<comp id="913" class="1005" name="add_ln36_1_reg_913">
<pin_list>
<pin id="914" dir="0" index="0" bw="4" slack="0"/>
<pin id="915" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="add_ln36_1 "/>
</bind>
</comp>

<comp id="918" class="1005" name="trunc_ln104_reg_918">
<pin_list>
<pin id="919" dir="0" index="0" bw="5" slack="1"/>
<pin id="920" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln104 "/>
</bind>
</comp>

<comp id="926" class="1005" name="add_ln108_reg_926">
<pin_list>
<pin id="927" dir="0" index="0" bw="3" slack="0"/>
<pin id="928" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="add_ln108 "/>
</bind>
</comp>

<comp id="931" class="1005" name="add_ln112_reg_931">
<pin_list>
<pin id="932" dir="0" index="0" bw="64" slack="2"/>
<pin id="933" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="add_ln112 "/>
</bind>
</comp>

<comp id="937" class="1005" name="sext_ln108_reg_937">
<pin_list>
<pin id="938" dir="0" index="0" bw="7" slack="1"/>
<pin id="939" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln108 "/>
</bind>
</comp>

<comp id="943" class="1005" name="empty_355_reg_943">
<pin_list>
<pin id="944" dir="0" index="0" bw="32" slack="1"/>
<pin id="945" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="empty_355 "/>
</bind>
</comp>

<comp id="949" class="1005" name="icmp_ln109_reg_949">
<pin_list>
<pin id="950" dir="0" index="0" bw="1" slack="8"/>
<pin id="951" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln109 "/>
</bind>
</comp>

<comp id="953" class="1005" name="mul_ln109_reg_953">
<pin_list>
<pin id="954" dir="0" index="0" bw="10" slack="1"/>
<pin id="955" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln109 "/>
</bind>
</comp>

<comp id="959" class="1005" name="trunc_ln2_reg_959">
<pin_list>
<pin id="960" dir="0" index="0" bw="62" slack="1"/>
<pin id="961" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln2 "/>
</bind>
</comp>

<comp id="965" class="1005" name="add_ln112_4_reg_965">
<pin_list>
<pin id="966" dir="0" index="0" bw="64" slack="8"/>
<pin id="967" dir="1" index="1" bw="64" slack="8"/>
</pin_list>
<bind>
<opset="add_ln112_4 "/>
</bind>
</comp>

<comp id="970" class="1005" name="add_ln115_1_reg_970">
<pin_list>
<pin id="971" dir="0" index="0" bw="7" slack="8"/>
<pin id="972" dir="1" index="1" bw="7" slack="8"/>
</pin_list>
<bind>
<opset="add_ln115_1 "/>
</bind>
</comp>

<comp id="975" class="1005" name="icmp_ln109_1_reg_975">
<pin_list>
<pin id="976" dir="0" index="0" bw="1" slack="8"/>
<pin id="977" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln109_1 "/>
</bind>
</comp>

<comp id="979" class="1005" name="i3_addr_reg_979">
<pin_list>
<pin id="980" dir="0" index="0" bw="32" slack="3"/>
<pin id="981" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="i3_addr "/>
</bind>
</comp>

<comp id="984" class="1005" name="mul_ln109_1_reg_984">
<pin_list>
<pin id="985" dir="0" index="0" bw="10" slack="1"/>
<pin id="986" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln109_1 "/>
</bind>
</comp>

<comp id="990" class="1005" name="trunc_ln122_1_reg_990">
<pin_list>
<pin id="991" dir="0" index="0" bw="62" slack="1"/>
<pin id="992" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln122_1 "/>
</bind>
</comp>

<comp id="996" class="1005" name="add_ln109_reg_996">
<pin_list>
<pin id="997" dir="0" index="0" bw="3" slack="1"/>
<pin id="998" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="add_ln109 "/>
</bind>
</comp>

<comp id="1001" class="1005" name="i3_addr_1_reg_1001">
<pin_list>
<pin id="1002" dir="0" index="0" bw="32" slack="3"/>
<pin id="1003" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="i3_addr_1 "/>
</bind>
</comp>

<comp id="1009" class="1005" name="add_ln62_reg_1009">
<pin_list>
<pin id="1010" dir="0" index="0" bw="3" slack="0"/>
<pin id="1011" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="add_ln62 "/>
</bind>
</comp>

<comp id="1014" class="1005" name="sub_ln67_reg_1014">
<pin_list>
<pin id="1015" dir="0" index="0" bw="10" slack="1"/>
<pin id="1016" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln67 "/>
</bind>
</comp>

<comp id="1021" class="1005" name="add_ln36_reg_1021">
<pin_list>
<pin id="1022" dir="0" index="0" bw="6" slack="1"/>
<pin id="1023" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="add_ln36 "/>
</bind>
</comp>

<comp id="1026" class="1005" name="add_ln67_reg_1026">
<pin_list>
<pin id="1027" dir="0" index="0" bw="10" slack="1"/>
<pin id="1028" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="add_ln67 "/>
</bind>
</comp>

<comp id="1031" class="1005" name="add_ln67_1_reg_1031">
<pin_list>
<pin id="1032" dir="0" index="0" bw="10" slack="1"/>
<pin id="1033" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="add_ln67_1 "/>
</bind>
</comp>

<comp id="1036" class="1004" name="grp_fu_1036">
<pin_list>
<pin id="1037" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="1038" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="1039" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add/19 add_1/20 add_2/21 add15_0_i/3 add15_1_i/3 "/>
</bind>
</comp>

<comp id="1040" class="1004" name="grp_fu_1040">
<pin_list>
<pin id="1041" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="1042" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="1043" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul/15 mul_1/16 mul_2/18 "/>
</bind>
</comp>

<comp id="1044" class="1004" name="grp_fu_1044">
<pin_list>
<pin id="1045" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="1046" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="1047" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_28/7 tmp_27/7 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="177"><net_src comp="30" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="182"><net_src comp="58" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="183"><net_src comp="14" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="188"><net_src comp="58" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="189"><net_src comp="10" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="194"><net_src comp="58" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="195"><net_src comp="6" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="200"><net_src comp="58" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="201"><net_src comp="2" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="207"><net_src comp="80" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="208"><net_src comp="82" pin="0"/><net_sink comp="202" pin=2"/></net>

<net id="214"><net_src comp="80" pin="0"/><net_sink comp="209" pin=0"/></net>

<net id="215"><net_src comp="84" pin="0"/><net_sink comp="209" pin=2"/></net>

<net id="220"><net_src comp="126" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="226"><net_src comp="142" pin="0"/><net_sink comp="221" pin=0"/></net>

<net id="227"><net_src comp="144" pin="0"/><net_sink comp="221" pin=2"/></net>

<net id="228"><net_src comp="148" pin="0"/><net_sink comp="221" pin=0"/></net>

<net id="234"><net_src comp="142" pin="0"/><net_sink comp="229" pin=0"/></net>

<net id="235"><net_src comp="144" pin="0"/><net_sink comp="229" pin=2"/></net>

<net id="236"><net_src comp="148" pin="0"/><net_sink comp="229" pin=0"/></net>

<net id="240"><net_src comp="94" pin="0"/><net_sink comp="237" pin=0"/></net>

<net id="247"><net_src comp="237" pin="1"/><net_sink comp="241" pin=2"/></net>

<net id="251"><net_src comp="96" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="258"><net_src comp="248" pin="1"/><net_sink comp="252" pin=2"/></net>

<net id="259"><net_src comp="252" pin="4"/><net_sink comp="248" pin=0"/></net>

<net id="263"><net_src comp="112" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="270"><net_src comp="260" pin="1"/><net_sink comp="264" pin=2"/></net>

<net id="271"><net_src comp="264" pin="4"/><net_sink comp="260" pin=0"/></net>

<net id="275"><net_src comp="112" pin="0"/><net_sink comp="272" pin=0"/></net>

<net id="282"><net_src comp="272" pin="1"/><net_sink comp="276" pin=2"/></net>

<net id="283"><net_src comp="276" pin="4"/><net_sink comp="272" pin=0"/></net>

<net id="287"><net_src comp="112" pin="0"/><net_sink comp="284" pin=0"/></net>

<net id="294"><net_src comp="284" pin="1"/><net_sink comp="288" pin=2"/></net>

<net id="304"><net_src comp="78" pin="0"/><net_sink comp="295" pin=0"/></net>

<net id="305"><net_src comp="0" pin="0"/><net_sink comp="295" pin=1"/></net>

<net id="306"><net_src comp="16" pin="0"/><net_sink comp="295" pin=4"/></net>

<net id="307"><net_src comp="18" pin="0"/><net_sink comp="295" pin=5"/></net>

<net id="308"><net_src comp="20" pin="0"/><net_sink comp="295" pin=6"/></net>

<net id="315"><net_src comp="102" pin="0"/><net_sink comp="309" pin=0"/></net>

<net id="316"><net_src comp="4" pin="0"/><net_sink comp="309" pin=1"/></net>

<net id="317"><net_src comp="22" pin="0"/><net_sink comp="309" pin=3"/></net>

<net id="328"><net_src comp="106" pin="0"/><net_sink comp="318" pin=0"/></net>

<net id="329"><net_src comp="24" pin="0"/><net_sink comp="318" pin=1"/></net>

<net id="330"><net_src comp="22" pin="0"/><net_sink comp="318" pin=2"/></net>

<net id="331"><net_src comp="16" pin="0"/><net_sink comp="318" pin=3"/></net>

<net id="332"><net_src comp="18" pin="0"/><net_sink comp="318" pin=4"/></net>

<net id="333"><net_src comp="20" pin="0"/><net_sink comp="318" pin=5"/></net>

<net id="334"><net_src comp="26" pin="0"/><net_sink comp="318" pin=6"/></net>

<net id="335"><net_src comp="28" pin="0"/><net_sink comp="318" pin=7"/></net>

<net id="344"><net_src comp="132" pin="0"/><net_sink comp="336" pin=0"/></net>

<net id="345"><net_src comp="24" pin="0"/><net_sink comp="336" pin=3"/></net>

<net id="346"><net_src comp="26" pin="0"/><net_sink comp="336" pin=4"/></net>

<net id="347"><net_src comp="28" pin="0"/><net_sink comp="336" pin=5"/></net>

<net id="357"><net_src comp="146" pin="0"/><net_sink comp="348" pin=0"/></net>

<net id="358"><net_src comp="12" pin="0"/><net_sink comp="348" pin=1"/></net>

<net id="359"><net_src comp="24" pin="0"/><net_sink comp="348" pin=4"/></net>

<net id="360"><net_src comp="26" pin="0"/><net_sink comp="348" pin=5"/></net>

<net id="361"><net_src comp="28" pin="0"/><net_sink comp="348" pin=6"/></net>

<net id="370"><net_src comp="154" pin="0"/><net_sink comp="362" pin=0"/></net>

<net id="371"><net_src comp="24" pin="0"/><net_sink comp="362" pin=3"/></net>

<net id="372"><net_src comp="26" pin="0"/><net_sink comp="362" pin=4"/></net>

<net id="373"><net_src comp="28" pin="0"/><net_sink comp="362" pin=5"/></net>

<net id="383"><net_src comp="158" pin="0"/><net_sink comp="374" pin=0"/></net>

<net id="384"><net_src comp="12" pin="0"/><net_sink comp="374" pin=1"/></net>

<net id="385"><net_src comp="24" pin="0"/><net_sink comp="374" pin=4"/></net>

<net id="386"><net_src comp="26" pin="0"/><net_sink comp="374" pin=5"/></net>

<net id="387"><net_src comp="28" pin="0"/><net_sink comp="374" pin=6"/></net>

<net id="395"><net_src comp="162" pin="0"/><net_sink comp="388" pin=0"/></net>

<net id="396"><net_src comp="24" pin="0"/><net_sink comp="388" pin=2"/></net>

<net id="397"><net_src comp="26" pin="0"/><net_sink comp="388" pin=3"/></net>

<net id="398"><net_src comp="28" pin="0"/><net_sink comp="388" pin=4"/></net>

<net id="406"><net_src comp="166" pin="0"/><net_sink comp="399" pin=0"/></net>

<net id="407"><net_src comp="24" pin="0"/><net_sink comp="399" pin=2"/></net>

<net id="408"><net_src comp="26" pin="0"/><net_sink comp="399" pin=3"/></net>

<net id="409"><net_src comp="28" pin="0"/><net_sink comp="399" pin=4"/></net>

<net id="417"><net_src comp="170" pin="0"/><net_sink comp="410" pin=0"/></net>

<net id="418"><net_src comp="24" pin="0"/><net_sink comp="410" pin=2"/></net>

<net id="419"><net_src comp="26" pin="0"/><net_sink comp="410" pin=3"/></net>

<net id="420"><net_src comp="28" pin="0"/><net_sink comp="410" pin=4"/></net>

<net id="427"><net_src comp="60" pin="0"/><net_sink comp="421" pin=0"/></net>

<net id="428"><net_src comp="190" pin="2"/><net_sink comp="421" pin=1"/></net>

<net id="429"><net_src comp="62" pin="0"/><net_sink comp="421" pin=2"/></net>

<net id="430"><net_src comp="64" pin="0"/><net_sink comp="421" pin=3"/></net>

<net id="434"><net_src comp="421" pin="4"/><net_sink comp="431" pin=0"/></net>

<net id="439"><net_src comp="4" pin="0"/><net_sink comp="435" pin=0"/></net>

<net id="440"><net_src comp="431" pin="1"/><net_sink comp="435" pin=1"/></net>

<net id="447"><net_src comp="60" pin="0"/><net_sink comp="441" pin=0"/></net>

<net id="448"><net_src comp="184" pin="2"/><net_sink comp="441" pin=1"/></net>

<net id="449"><net_src comp="62" pin="0"/><net_sink comp="441" pin=2"/></net>

<net id="450"><net_src comp="64" pin="0"/><net_sink comp="441" pin=3"/></net>

<net id="454"><net_src comp="441" pin="4"/><net_sink comp="451" pin=0"/></net>

<net id="459"><net_src comp="8" pin="0"/><net_sink comp="455" pin=0"/></net>

<net id="460"><net_src comp="451" pin="1"/><net_sink comp="455" pin=1"/></net>

<net id="465"><net_src comp="66" pin="0"/><net_sink comp="461" pin=0"/></net>

<net id="473"><net_src comp="466" pin="1"/><net_sink comp="469" pin=0"/></net>

<net id="474"><net_src comp="68" pin="0"/><net_sink comp="469" pin=1"/></net>

<net id="480"><net_src comp="70" pin="0"/><net_sink comp="475" pin=0"/></net>

<net id="481"><net_src comp="466" pin="1"/><net_sink comp="475" pin=1"/></net>

<net id="482"><net_src comp="72" pin="0"/><net_sink comp="475" pin=2"/></net>

<net id="486"><net_src comp="475" pin="3"/><net_sink comp="483" pin=0"/></net>

<net id="492"><net_src comp="74" pin="0"/><net_sink comp="487" pin=0"/></net>

<net id="493"><net_src comp="466" pin="1"/><net_sink comp="487" pin=1"/></net>

<net id="494"><net_src comp="76" pin="0"/><net_sink comp="487" pin=2"/></net>

<net id="498"><net_src comp="487" pin="3"/><net_sink comp="495" pin=0"/></net>

<net id="503"><net_src comp="483" pin="1"/><net_sink comp="499" pin=0"/></net>

<net id="504"><net_src comp="495" pin="1"/><net_sink comp="499" pin=1"/></net>

<net id="505"><net_src comp="499" pin="2"/><net_sink comp="295" pin=3"/></net>

<net id="513"><net_src comp="241" pin="4"/><net_sink comp="509" pin=0"/></net>

<net id="514"><net_src comp="98" pin="0"/><net_sink comp="509" pin=1"/></net>

<net id="519"><net_src comp="241" pin="4"/><net_sink comp="515" pin=0"/></net>

<net id="520"><net_src comp="100" pin="0"/><net_sink comp="515" pin=1"/></net>

<net id="525"><net_src comp="104" pin="0"/><net_sink comp="521" pin=1"/></net>

<net id="530"><net_src comp="521" pin="2"/><net_sink comp="526" pin=0"/></net>

<net id="534"><net_src comp="248" pin="1"/><net_sink comp="531" pin=0"/></net>

<net id="539"><net_src comp="264" pin="4"/><net_sink comp="535" pin=0"/></net>

<net id="540"><net_src comp="114" pin="0"/><net_sink comp="535" pin=1"/></net>

<net id="545"><net_src comp="264" pin="4"/><net_sink comp="541" pin=0"/></net>

<net id="546"><net_src comp="116" pin="0"/><net_sink comp="541" pin=1"/></net>

<net id="550"><net_src comp="264" pin="4"/><net_sink comp="547" pin=0"/></net>

<net id="555"><net_src comp="547" pin="1"/><net_sink comp="551" pin=0"/></net>

<net id="559"><net_src comp="551" pin="2"/><net_sink comp="556" pin=0"/></net>

<net id="564"><net_src comp="556" pin="1"/><net_sink comp="560" pin=0"/></net>

<net id="565"><net_src comp="118" pin="0"/><net_sink comp="560" pin=1"/></net>

<net id="569"><net_src comp="560" pin="2"/><net_sink comp="566" pin=0"/></net>

<net id="574"><net_src comp="566" pin="1"/><net_sink comp="570" pin=0"/></net>

<net id="578"><net_src comp="260" pin="1"/><net_sink comp="575" pin=0"/></net>

<net id="584"><net_src comp="120" pin="0"/><net_sink comp="579" pin=0"/></net>

<net id="585"><net_src comp="260" pin="1"/><net_sink comp="579" pin=1"/></net>

<net id="586"><net_src comp="76" pin="0"/><net_sink comp="579" pin=2"/></net>

<net id="590"><net_src comp="579" pin="3"/><net_sink comp="587" pin=0"/></net>

<net id="595"><net_src comp="587" pin="1"/><net_sink comp="591" pin=0"/></net>

<net id="596"><net_src comp="575" pin="1"/><net_sink comp="591" pin=1"/></net>

<net id="600"><net_src comp="591" pin="2"/><net_sink comp="597" pin=0"/></net>

<net id="604"><net_src comp="216" pin="2"/><net_sink comp="601" pin=0"/></net>

<net id="609"><net_src comp="276" pin="4"/><net_sink comp="605" pin=0"/></net>

<net id="610"><net_src comp="128" pin="0"/><net_sink comp="605" pin=1"/></net>

<net id="614"><net_src comp="276" pin="4"/><net_sink comp="611" pin=0"/></net>

<net id="619"><net_src comp="611" pin="1"/><net_sink comp="615" pin=1"/></net>

<net id="623"><net_src comp="615" pin="2"/><net_sink comp="620" pin=0"/></net>

<net id="628"><net_src comp="620" pin="1"/><net_sink comp="624" pin=0"/></net>

<net id="629"><net_src comp="130" pin="0"/><net_sink comp="624" pin=1"/></net>

<net id="630"><net_src comp="624" pin="2"/><net_sink comp="336" pin=1"/></net>

<net id="634"><net_src comp="276" pin="4"/><net_sink comp="631" pin=0"/></net>

<net id="638"><net_src comp="276" pin="4"/><net_sink comp="635" pin=0"/></net>

<net id="643"><net_src comp="635" pin="1"/><net_sink comp="639" pin=0"/></net>

<net id="649"><net_src comp="134" pin="0"/><net_sink comp="644" pin=0"/></net>

<net id="650"><net_src comp="639" pin="2"/><net_sink comp="644" pin=1"/></net>

<net id="651"><net_src comp="72" pin="0"/><net_sink comp="644" pin=2"/></net>

<net id="655"><net_src comp="644" pin="3"/><net_sink comp="652" pin=0"/></net>

<net id="661"><net_src comp="136" pin="0"/><net_sink comp="656" pin=0"/></net>

<net id="662"><net_src comp="639" pin="2"/><net_sink comp="656" pin=1"/></net>

<net id="663"><net_src comp="76" pin="0"/><net_sink comp="656" pin=2"/></net>

<net id="667"><net_src comp="656" pin="3"/><net_sink comp="664" pin=0"/></net>

<net id="672"><net_src comp="652" pin="1"/><net_sink comp="668" pin=0"/></net>

<net id="673"><net_src comp="664" pin="1"/><net_sink comp="668" pin=1"/></net>

<net id="677"><net_src comp="668" pin="2"/><net_sink comp="674" pin=0"/></net>

<net id="682"><net_src comp="674" pin="1"/><net_sink comp="678" pin=0"/></net>

<net id="689"><net_src comp="60" pin="0"/><net_sink comp="683" pin=0"/></net>

<net id="690"><net_src comp="678" pin="2"/><net_sink comp="683" pin=1"/></net>

<net id="691"><net_src comp="62" pin="0"/><net_sink comp="683" pin=2"/></net>

<net id="692"><net_src comp="64" pin="0"/><net_sink comp="683" pin=3"/></net>

<net id="697"><net_src comp="631" pin="1"/><net_sink comp="693" pin=0"/></net>

<net id="698"><net_src comp="138" pin="0"/><net_sink comp="693" pin=1"/></net>

<net id="702"><net_src comp="693" pin="2"/><net_sink comp="699" pin=0"/></net>

<net id="707"><net_src comp="699" pin="1"/><net_sink comp="703" pin=0"/></net>

<net id="713"><net_src comp="134" pin="0"/><net_sink comp="708" pin=0"/></net>

<net id="714"><net_src comp="703" pin="2"/><net_sink comp="708" pin=1"/></net>

<net id="715"><net_src comp="72" pin="0"/><net_sink comp="708" pin=2"/></net>

<net id="719"><net_src comp="708" pin="3"/><net_sink comp="716" pin=0"/></net>

<net id="725"><net_src comp="136" pin="0"/><net_sink comp="720" pin=0"/></net>

<net id="726"><net_src comp="703" pin="2"/><net_sink comp="720" pin=1"/></net>

<net id="727"><net_src comp="76" pin="0"/><net_sink comp="720" pin=2"/></net>

<net id="731"><net_src comp="720" pin="3"/><net_sink comp="728" pin=0"/></net>

<net id="736"><net_src comp="716" pin="1"/><net_sink comp="732" pin=0"/></net>

<net id="737"><net_src comp="728" pin="1"/><net_sink comp="732" pin=1"/></net>

<net id="741"><net_src comp="732" pin="2"/><net_sink comp="738" pin=0"/></net>

<net id="746"><net_src comp="738" pin="1"/><net_sink comp="742" pin=0"/></net>

<net id="750"><net_src comp="693" pin="2"/><net_sink comp="747" pin=0"/></net>

<net id="755"><net_src comp="747" pin="1"/><net_sink comp="751" pin=1"/></net>

<net id="760"><net_src comp="693" pin="2"/><net_sink comp="756" pin=0"/></net>

<net id="761"><net_src comp="140" pin="0"/><net_sink comp="756" pin=1"/></net>

<net id="769"><net_src comp="12" pin="0"/><net_sink comp="765" pin=0"/></net>

<net id="770"><net_src comp="762" pin="1"/><net_sink comp="765" pin=1"/></net>

<net id="771"><net_src comp="765" pin="2"/><net_sink comp="221" pin=1"/></net>

<net id="779"><net_src comp="772" pin="1"/><net_sink comp="775" pin=0"/></net>

<net id="780"><net_src comp="130" pin="0"/><net_sink comp="775" pin=1"/></net>

<net id="781"><net_src comp="775" pin="2"/><net_sink comp="362" pin=1"/></net>

<net id="788"><net_src comp="60" pin="0"/><net_sink comp="782" pin=0"/></net>

<net id="789"><net_src comp="62" pin="0"/><net_sink comp="782" pin=2"/></net>

<net id="790"><net_src comp="64" pin="0"/><net_sink comp="782" pin=3"/></net>

<net id="795"><net_src comp="272" pin="1"/><net_sink comp="791" pin=0"/></net>

<net id="796"><net_src comp="156" pin="0"/><net_sink comp="791" pin=1"/></net>

<net id="804"><net_src comp="12" pin="0"/><net_sink comp="800" pin=0"/></net>

<net id="805"><net_src comp="797" pin="1"/><net_sink comp="800" pin=1"/></net>

<net id="806"><net_src comp="800" pin="2"/><net_sink comp="229" pin=1"/></net>

<net id="810"><net_src comp="288" pin="4"/><net_sink comp="807" pin=0"/></net>

<net id="815"><net_src comp="288" pin="4"/><net_sink comp="811" pin=0"/></net>

<net id="816"><net_src comp="114" pin="0"/><net_sink comp="811" pin=1"/></net>

<net id="821"><net_src comp="288" pin="4"/><net_sink comp="817" pin=0"/></net>

<net id="822"><net_src comp="116" pin="0"/><net_sink comp="817" pin=1"/></net>

<net id="826"><net_src comp="288" pin="4"/><net_sink comp="823" pin=0"/></net>

<net id="832"><net_src comp="160" pin="0"/><net_sink comp="827" pin=0"/></net>

<net id="833"><net_src comp="807" pin="1"/><net_sink comp="827" pin=1"/></net>

<net id="834"><net_src comp="66" pin="0"/><net_sink comp="827" pin=2"/></net>

<net id="839"><net_src comp="827" pin="3"/><net_sink comp="835" pin=0"/></net>

<net id="840"><net_src comp="823" pin="1"/><net_sink comp="835" pin=1"/></net>

<net id="841"><net_src comp="835" pin="2"/><net_sink comp="388" pin=1"/></net>

<net id="846"><net_src comp="248" pin="1"/><net_sink comp="842" pin=0"/></net>

<net id="847"><net_src comp="164" pin="0"/><net_sink comp="842" pin=1"/></net>

<net id="852"><net_src comp="130" pin="0"/><net_sink comp="848" pin=1"/></net>

<net id="853"><net_src comp="848" pin="2"/><net_sink comp="399" pin=1"/></net>

<net id="858"><net_src comp="168" pin="0"/><net_sink comp="854" pin=1"/></net>

<net id="859"><net_src comp="854" pin="2"/><net_sink comp="410" pin=1"/></net>

<net id="863"><net_src comp="174" pin="1"/><net_sink comp="860" pin=0"/></net>

<net id="864"><net_src comp="860" pin="1"/><net_sink comp="461" pin=1"/></net>

<net id="865"><net_src comp="860" pin="1"/><net_sink comp="466" pin=0"/></net>

<net id="866"><net_src comp="860" pin="1"/><net_sink comp="526" pin=1"/></net>

<net id="870"><net_src comp="178" pin="2"/><net_sink comp="867" pin=0"/></net>

<net id="871"><net_src comp="867" pin="1"/><net_sink comp="570" pin=1"/></net>

<net id="875"><net_src comp="196" pin="2"/><net_sink comp="872" pin=0"/></net>

<net id="876"><net_src comp="872" pin="1"/><net_sink comp="295" pin=2"/></net>

<net id="880"><net_src comp="421" pin="4"/><net_sink comp="877" pin=0"/></net>

<net id="881"><net_src comp="877" pin="1"/><net_sink comp="309" pin=2"/></net>

<net id="885"><net_src comp="435" pin="2"/><net_sink comp="882" pin=0"/></net>

<net id="886"><net_src comp="882" pin="1"/><net_sink comp="202" pin=1"/></net>

<net id="890"><net_src comp="455" pin="2"/><net_sink comp="887" pin=0"/></net>

<net id="891"><net_src comp="887" pin="1"/><net_sink comp="209" pin=1"/></net>

<net id="892"><net_src comp="887" pin="1"/><net_sink comp="216" pin=1"/></net>

<net id="902"><net_src comp="499" pin="2"/><net_sink comp="899" pin=0"/></net>

<net id="903"><net_src comp="899" pin="1"/><net_sink comp="295" pin=3"/></net>

<net id="907"><net_src comp="506" pin="1"/><net_sink comp="904" pin=0"/></net>

<net id="908"><net_src comp="904" pin="1"/><net_sink comp="639" pin=1"/></net>

<net id="909"><net_src comp="904" pin="1"/><net_sink comp="703" pin=1"/></net>

<net id="916"><net_src comp="515" pin="2"/><net_sink comp="913" pin=0"/></net>

<net id="917"><net_src comp="913" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="921"><net_src comp="531" pin="1"/><net_sink comp="918" pin=0"/></net>

<net id="922"><net_src comp="918" pin="1"/><net_sink comp="551" pin=1"/></net>

<net id="929"><net_src comp="541" pin="2"/><net_sink comp="926" pin=0"/></net>

<net id="930"><net_src comp="926" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="934"><net_src comp="570" pin="2"/><net_sink comp="931" pin=0"/></net>

<net id="935"><net_src comp="931" pin="1"/><net_sink comp="678" pin=1"/></net>

<net id="936"><net_src comp="931" pin="1"/><net_sink comp="742" pin=1"/></net>

<net id="940"><net_src comp="597" pin="1"/><net_sink comp="937" pin=0"/></net>

<net id="941"><net_src comp="937" pin="1"/><net_sink comp="615" pin=0"/></net>

<net id="942"><net_src comp="937" pin="1"/><net_sink comp="751" pin=0"/></net>

<net id="946"><net_src comp="601" pin="1"/><net_sink comp="943" pin=0"/></net>

<net id="947"><net_src comp="943" pin="1"/><net_sink comp="336" pin=2"/></net>

<net id="948"><net_src comp="943" pin="1"/><net_sink comp="362" pin=2"/></net>

<net id="952"><net_src comp="605" pin="2"/><net_sink comp="949" pin=0"/></net>

<net id="956"><net_src comp="624" pin="2"/><net_sink comp="953" pin=0"/></net>

<net id="957"><net_src comp="953" pin="1"/><net_sink comp="336" pin=1"/></net>

<net id="958"><net_src comp="953" pin="1"/><net_sink comp="348" pin=3"/></net>

<net id="962"><net_src comp="683" pin="4"/><net_sink comp="959" pin=0"/></net>

<net id="963"><net_src comp="959" pin="1"/><net_sink comp="762" pin=0"/></net>

<net id="964"><net_src comp="959" pin="1"/><net_sink comp="348" pin=2"/></net>

<net id="968"><net_src comp="742" pin="2"/><net_sink comp="965" pin=0"/></net>

<net id="969"><net_src comp="965" pin="1"/><net_sink comp="782" pin=1"/></net>

<net id="973"><net_src comp="751" pin="2"/><net_sink comp="970" pin=0"/></net>

<net id="974"><net_src comp="970" pin="1"/><net_sink comp="772" pin=0"/></net>

<net id="978"><net_src comp="756" pin="2"/><net_sink comp="975" pin=0"/></net>

<net id="982"><net_src comp="765" pin="2"/><net_sink comp="979" pin=0"/></net>

<net id="983"><net_src comp="979" pin="1"/><net_sink comp="221" pin=1"/></net>

<net id="987"><net_src comp="775" pin="2"/><net_sink comp="984" pin=0"/></net>

<net id="988"><net_src comp="984" pin="1"/><net_sink comp="362" pin=1"/></net>

<net id="989"><net_src comp="984" pin="1"/><net_sink comp="374" pin=3"/></net>

<net id="993"><net_src comp="782" pin="4"/><net_sink comp="990" pin=0"/></net>

<net id="994"><net_src comp="990" pin="1"/><net_sink comp="797" pin=0"/></net>

<net id="995"><net_src comp="990" pin="1"/><net_sink comp="374" pin=2"/></net>

<net id="999"><net_src comp="791" pin="2"/><net_sink comp="996" pin=0"/></net>

<net id="1000"><net_src comp="996" pin="1"/><net_sink comp="276" pin=0"/></net>

<net id="1004"><net_src comp="800" pin="2"/><net_sink comp="1001" pin=0"/></net>

<net id="1005"><net_src comp="1001" pin="1"/><net_sink comp="229" pin=1"/></net>

<net id="1012"><net_src comp="817" pin="2"/><net_sink comp="1009" pin=0"/></net>

<net id="1013"><net_src comp="1009" pin="1"/><net_sink comp="288" pin=0"/></net>

<net id="1017"><net_src comp="835" pin="2"/><net_sink comp="1014" pin=0"/></net>

<net id="1018"><net_src comp="1014" pin="1"/><net_sink comp="388" pin=1"/></net>

<net id="1019"><net_src comp="1014" pin="1"/><net_sink comp="848" pin=0"/></net>

<net id="1020"><net_src comp="1014" pin="1"/><net_sink comp="854" pin=0"/></net>

<net id="1024"><net_src comp="842" pin="2"/><net_sink comp="1021" pin=0"/></net>

<net id="1025"><net_src comp="1021" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="1029"><net_src comp="848" pin="2"/><net_sink comp="1026" pin=0"/></net>

<net id="1030"><net_src comp="1026" pin="1"/><net_sink comp="399" pin=1"/></net>

<net id="1034"><net_src comp="854" pin="2"/><net_sink comp="1031" pin=0"/></net>

<net id="1035"><net_src comp="1031" pin="1"/><net_sink comp="410" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: i2 | {}
	Port: w2 | {}
	Port: gmem | {}
	Port: i3 | {18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 }
	Port: conv2_float_255_255_float_64_1_1_float_float_255_255_i_2 | {2 3 }
	Port: conv2_float_255_255_float_64_1_1_float_float_255_255_i_1 | {2 3 }
	Port: conv2_float_255_255_float_64_1_1_float_float_255_255_i | {2 3 }
	Port: weight_buffer | {11 12 }
	Port: conv2_float_255_255_float_64_1_1_float_float_255_255_o_2 | {13 14 17 18 25 26 34 35 36 37 38 39 }
	Port: conv2_float_255_255_float_64_1_1_float_float_255_255_o_1 | {13 14 17 18 25 26 34 35 36 37 38 39 }
	Port: conv2_float_255_255_float_64_1_1_float_float_255_255_o | {13 14 17 18 25 26 34 35 36 37 38 39 }
 - Input state : 
	Port: conv2 : i2 | {2 3 }
	Port: conv2 : input_ftmap | {1 }
	Port: conv2 : w2 | {3 4 5 6 7 8 9 10 11 12 }
	Port: conv2 : conv2_weights | {1 }
	Port: conv2 : gmem | {3 4 5 6 7 8 9 10 16 }
	Port: conv2 : conv2_biases | {1 }
	Port: conv2 : i3 | {}
	Port: conv2 : output_ftmap | {1 }
	Port: conv2 : conv2_float_255_255_float_64_1_1_float_float_255_255_i_2 | {13 14 }
	Port: conv2 : conv2_float_255_255_float_64_1_1_float_float_255_255_i_1 | {13 14 }
	Port: conv2 : conv2_float_255_255_float_64_1_1_float_float_255_255_i | {13 14 }
	Port: conv2 : weight_buffer | {13 14 }
	Port: conv2 : conv2_float_255_255_float_64_1_1_float_float_255_255_o_2 | {13 14 17 18 19 20 25 26 27 28 }
	Port: conv2 : conv2_float_255_255_float_64_1_1_float_float_255_255_o_1 | {13 14 17 18 19 20 25 26 27 28 }
	Port: conv2 : conv2_float_255_255_float_64_1_1_float_float_255_255_o | {13 14 17 18 19 20 25 26 27 28 }
  - Chain level:
	State 1
		sext_ln36 : 1
		w2_addr : 2
		sext_ln36_1 : 1
		gmem_addr : 2
		store_ln32 : 1
	State 2
		icmp_ln32 : 1
		br_ln32 : 2
		shl_ln : 1
		zext_ln80 : 2
		shl_ln80_1 : 1
		zext_ln80_1 : 2
		sub_ln80 : 3
		call_ln36 : 4
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
		icmp_ln36 : 1
		add_ln36_1 : 1
		br_ln36 : 2
		store_ln32 : 1
	State 12
	State 13
	State 14
	State 15
		icmp_ln108 : 1
		add_ln108 : 1
		br_ln108 : 2
		zext_ln108 : 1
		empty_354 : 2
		p_cast6 : 3
		mul_ln112 : 4
		zext_ln112 : 5
		add_ln112 : 6
	State 16
		zext_ln115_3 : 1
		sub_ln115 : 2
		sext_ln108 : 3
	State 17
		icmp_ln109 : 1
		br_ln109 : 2
		zext_ln115_4 : 1
		add_ln115 : 2
		sext_ln109 : 3
		mul_ln109 : 4
		trunc_ln109 : 1
		zext_ln109 : 1
		call_ln109 : 5
		add_ln112_1 : 2
		shl_ln2 : 3
		zext_ln112_1 : 4
		shl_ln112_1 : 3
		zext_ln112_2 : 4
		sub_ln112 : 5
		sext_ln112 : 6
		add_ln112_2 : 7
		trunc_ln2 : 8
		or_ln112 : 2
		zext_ln112_3 : 2
		add_ln112_3 : 3
		shl_ln112_2 : 4
		zext_ln112_4 : 5
		shl_ln112_3 : 4
		zext_ln112_5 : 5
		sub_ln112_1 : 6
		sext_ln112_1 : 7
		add_ln112_4 : 8
		zext_ln115_5 : 2
		add_ln115_1 : 3
		icmp_ln109_1 : 2
	State 18
		i3_addr : 1
		empty_356 : 2
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
		mul_ln109_1 : 1
		call_ln109 : 2
	State 26
		i3_addr_1 : 1
		empty_358 : 2
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
		trunc_ln62 : 1
		icmp_ln62 : 1
		add_ln62 : 1
		br_ln62 : 2
		zext_ln67 : 1
		tmp_30 : 2
		sub_ln67 : 3
		call_ln67 : 4
	State 35
	State 36
		call_ln67 : 1
	State 37
	State 38
		call_ln67 : 1
	State 39


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------------|---------|---------|---------|---------|
| Operation|              Functional Unit              |   DSP   |  Delay  |    FF   |   LUT   |
|----------|-------------------------------------------|---------|---------|---------|---------|
|          | grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_295 |    2    |  0.854  |   542   |   557   |
|          |  grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_309 |    0    |    0    |   116   |    80   |
|          |   grp_conv2_Pipeline_OUT_ROW_COL_fu_318   |    7    |  8.253  |   1905  |   1746  |
|          |       grp_conv2_Pipeline_RELU_fu_336      |    2    |  2.562  |   391   |   440   |
|   call   |        grp_conv2_Pipeline_5_fu_348        |    0    |  1.281  |   192   |   150   |
|          |      grp_conv2_Pipeline_RELU6_fu_362      |    2    |  2.562  |   391   |   440   |
|          |        grp_conv2_Pipeline_7_fu_374        |    0    |  1.281  |   192   |   150   |
|          |        grp_conv2_Pipeline_BW_fu_388       |    0    |    0    |    43   |   109   |
|          |       grp_conv2_Pipeline_BW7_fu_399       |    0    |    0    |    43   |   109   |
|          |       grp_conv2_Pipeline_BW8_fu_410       |    0    |    0    |    43   |   109   |
|----------|-------------------------------------------|---------|---------|---------|---------|
|   fadd   |                grp_fu_1036                |    2    |    0    |   227   |   214   |
|----------|-------------------------------------------|---------|---------|---------|---------|
|          |             add_ln36_1_fu_515             |    0    |    0    |    0    |    12   |
|          |              add_ln32_fu_521              |    0    |    0    |    0    |    15   |
|          |              add_ln108_fu_541             |    0    |    0    |    0    |    10   |
|          |              empty_354_fu_551             |    0    |    0    |    0    |    12   |
|          |              add_ln112_fu_570             |    0    |    0    |    0    |    71   |
|          |              add_ln115_fu_615             |    0    |    0    |    0    |    13   |
|          |             add_ln112_1_fu_639            |    0    |    0    |    0    |    15   |
|    add   |             add_ln112_2_fu_678            |    0    |    0    |    0    |    71   |
|          |             add_ln112_3_fu_703            |    0    |    0    |    0    |    15   |
|          |             add_ln112_4_fu_742            |    0    |    0    |    0    |    71   |
|          |             add_ln115_1_fu_751            |    0    |    0    |    0    |    13   |
|          |              add_ln109_fu_791             |    0    |    0    |    0    |    10   |
|          |              add_ln62_fu_817              |    0    |    0    |    0    |    10   |
|          |              add_ln36_fu_842              |    0    |    0    |    0    |    13   |
|          |              add_ln67_fu_848              |    0    |    0    |    0    |    17   |
|          |             add_ln67_1_fu_854             |    0    |    0    |    0    |    17   |
|----------|-------------------------------------------|---------|---------|---------|---------|
|   fmul   |                grp_fu_1040                |    3    |    0    |   128   |   135   |
|----------|-------------------------------------------|---------|---------|---------|---------|
|          |              sub_ln80_fu_499              |    0    |    0    |    0    |    25   |
|          |              sub_ln115_fu_591             |    0    |    0    |    0    |    12   |
|    sub   |              sub_ln112_fu_668             |    0    |    0    |    0    |    26   |
|          |             sub_ln112_1_fu_732            |    0    |    0    |    0    |    26   |
|          |              sub_ln67_fu_835              |    0    |    0    |    0    |    17   |
|----------|-------------------------------------------|---------|---------|---------|---------|
|          |              mul_ln112_fu_560             |    1    |    0    |    0    |    6    |
|    mul   |              mul_ln109_fu_624             |    0    |    0    |    0    |    40   |
|          |             mul_ln109_1_fu_775            |    0    |    0    |    0    |    40   |
|----------|-------------------------------------------|---------|---------|---------|---------|
|          |              icmp_ln32_fu_469             |    0    |    0    |    0    |    15   |
|          |              icmp_ln36_fu_509             |    0    |    0    |    0    |    12   |
|   icmp   |             icmp_ln108_fu_535             |    0    |    0    |    0    |    10   |
|          |             icmp_ln109_fu_605             |    0    |    0    |    0    |    10   |
|          |            icmp_ln109_1_fu_756            |    0    |    0    |    0    |    9    |
|          |              icmp_ln62_fu_811             |    0    |    0    |    0    |    10   |
|----------|-------------------------------------------|---------|---------|---------|---------|
|          |       output_ftmap_read_read_fu_178       |    0    |    0    |    0    |    0    |
|          |       conv2_biases_read_read_fu_184       |    0    |    0    |    0    |    0    |
|   read   |       conv2_weights_read_read_fu_190      |    0    |    0    |    0    |    0    |
|          |        input_ftmap_read_read_fu_196       |    0    |    0    |    0    |    0    |
|          |         gmem_addr_read_read_fu_216        |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------|---------|---------|---------|---------|
|  readreq |             grp_readreq_fu_202            |    0    |    0    |    0    |    0    |
|          |             grp_readreq_fu_209            |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------|---------|---------|---------|---------|
| writeresp|            grp_writeresp_fu_221           |    0    |    0    |    0    |    0    |
|          |            grp_writeresp_fu_229           |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------|---------|---------|---------|---------|
|          |              trunc_ln_fu_421              |    0    |    0    |    0    |    0    |
|partselect|            trunc_ln36_1_fu_441            |    0    |    0    |    0    |    0    |
|          |              trunc_ln2_fu_683             |    0    |    0    |    0    |    0    |
|          |            trunc_ln122_1_fu_782           |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------|---------|---------|---------|---------|
|          |              sext_ln36_fu_431             |    0    |    0    |    0    |    0    |
|          |             sext_ln36_1_fu_451            |    0    |    0    |    0    |    0    |
|          |             sext_ln108_fu_597             |    0    |    0    |    0    |    0    |
|          |             sext_ln109_fu_620             |    0    |    0    |    0    |    0    |
|   sext   |             sext_ln112_fu_674             |    0    |    0    |    0    |    0    |
|          |            sext_ln112_1_fu_738            |    0    |    0    |    0    |    0    |
|          |             sext_ln122_fu_762             |    0    |    0    |    0    |    0    |
|          |            sext_ln109_1_fu_772            |    0    |    0    |    0    |    0    |
|          |            sext_ln122_1_fu_797            |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------|---------|---------|---------|---------|
|          |               shl_ln_fu_475               |    0    |    0    |    0    |    0    |
|          |             shl_ln80_1_fu_487             |    0    |    0    |    0    |    0    |
|          |                tmp_s_fu_579               |    0    |    0    |    0    |    0    |
|bitconcatenate|               shl_ln2_fu_644              |    0    |    0    |    0    |    0    |
|          |             shl_ln112_1_fu_656            |    0    |    0    |    0    |    0    |
|          |             shl_ln112_2_fu_708            |    0    |    0    |    0    |    0    |
|          |             shl_ln112_3_fu_720            |    0    |    0    |    0    |    0    |
|          |               tmp_30_fu_827               |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------|---------|---------|---------|---------|
|          |              zext_ln80_fu_483             |    0    |    0    |    0    |    0    |
|          |             zext_ln80_1_fu_495            |    0    |    0    |    0    |    0    |
|          |             zext_ln105_fu_506             |    0    |    0    |    0    |    0    |
|          |             zext_ln108_fu_547             |    0    |    0    |    0    |    0    |
|          |               p_cast6_fu_556              |    0    |    0    |    0    |    0    |
|          |             zext_ln112_fu_566             |    0    |    0    |    0    |    0    |
|          |             zext_ln115_fu_575             |    0    |    0    |    0    |    0    |
|          |            zext_ln115_3_fu_587            |    0    |    0    |    0    |    0    |
|   zext   |            zext_ln115_4_fu_611            |    0    |    0    |    0    |    0    |
|          |             zext_ln109_fu_635             |    0    |    0    |    0    |    0    |
|          |            zext_ln112_1_fu_652            |    0    |    0    |    0    |    0    |
|          |            zext_ln112_2_fu_664            |    0    |    0    |    0    |    0    |
|          |            zext_ln112_3_fu_699            |    0    |    0    |    0    |    0    |
|          |            zext_ln112_4_fu_716            |    0    |    0    |    0    |    0    |
|          |            zext_ln112_5_fu_728            |    0    |    0    |    0    |    0    |
|          |            zext_ln115_5_fu_747            |    0    |    0    |    0    |    0    |
|          |              zext_ln67_fu_823             |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------|---------|---------|---------|---------|
|          |             trunc_ln104_fu_531            |    0    |    0    |    0    |    0    |
|   trunc  |             trunc_ln109_fu_631            |    0    |    0    |    0    |    0    |
|          |             trunc_ln62_fu_807             |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------|---------|---------|---------|---------|
|    or    |              or_ln112_fu_693              |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------|---------|---------|---------|---------|
|   fcmp   |                grp_fu_1044                |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------|---------|---------|---------|---------|
|   Total  |                                           |    19   |  16.793 |   4213  |   4882  |
|----------|-------------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|    add_ln108_reg_926    |    3   |
|    add_ln109_reg_996    |    3   |
|   add_ln112_4_reg_965   |   64   |
|    add_ln112_reg_931    |   64   |
|   add_ln115_1_reg_970   |    7   |
|    add_ln36_1_reg_913   |    4   |
|    add_ln36_reg_1021    |    6   |
|    add_ln62_reg_1009    |    3   |
|   add_ln67_1_reg_1031   |   10   |
|    add_ln67_reg_1026    |   10   |
|        bh_reg_272       |    3   |
|      bout_1_reg_260     |    3   |
|    empty_355_reg_943    |   32   |
|    gmem_addr_reg_887    |   32   |
|        h_reg_860        |    8   |
|    i3_addr_1_reg_1001   |   32   |
|     i3_addr_reg_979     |   32   |
|   icmp_ln109_1_reg_975  |    1   |
|    icmp_ln109_reg_949   |    1   |
|      indvar_reg_237     |    4   |
| input_ftmap_read_reg_872|   64   |
|   mul_ln109_1_reg_984   |   10   |
|    mul_ln109_reg_953    |   10   |
|       o_1_reg_284       |    3   |
|       out_reg_248       |    6   |
|output_ftmap_read_reg_867|   64   |
|    sext_ln108_reg_937   |    7   |
|    sub_ln67_reg_1014    |   10   |
|     sub_ln80_reg_899    |   19   |
|   trunc_ln104_reg_918   |    5   |
|  trunc_ln122_1_reg_990  |   62   |
|    trunc_ln2_reg_959    |   62   |
|     trunc_ln_reg_877    |   62   |
|     w2_addr_reg_882     |   32   |
|    zext_ln105_reg_904   |    9   |
+-------------------------+--------+
|          Total          |   747  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------------------------------|------|------|------|--------||---------||---------|
|                    Comp                   |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------------------------------|------|------|------|--------||---------||---------|
|            grp_writeresp_fu_221           |  p0  |   2  |   1  |    2   |
|            grp_writeresp_fu_221           |  p1  |   2  |  32  |   64   ||    9    |
|            grp_writeresp_fu_229           |  p0  |   2  |   1  |    2   |
|            grp_writeresp_fu_229           |  p1  |   2  |  32  |   64   ||    9    |
|                out_reg_248                |  p0  |   2  |   6  |   12   ||    9    |
|               bout_1_reg_260              |  p0  |   2  |   3  |    6   ||    9    |
|                 bh_reg_272                |  p0  |   2  |   3  |    6   ||    9    |
| grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_295 |  p3  |   2  |  19  |   38   ||    9    |
|       grp_conv2_Pipeline_RELU_fu_336      |  p1  |   2  |  10  |   20   ||    9    |
|      grp_conv2_Pipeline_RELU6_fu_362      |  p1  |   2  |  10  |   20   ||    9    |
|        grp_conv2_Pipeline_BW_fu_388       |  p1  |   2  |  10  |   20   ||    9    |
|       grp_conv2_Pipeline_BW7_fu_399       |  p1  |   2  |  10  |   20   ||    9    |
|       grp_conv2_Pipeline_BW8_fu_410       |  p1  |   2  |  10  |   20   ||    9    |
|-------------------------------------------|------|------|------|--------||---------||---------|
|                   Total                   |      |      |      |   294  ||  5.551  ||    99   |
|-------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   19   |   16   |  4213  |  4882  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    5   |    -   |   99   |
|  Register |    -   |    -   |   747  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   19   |   22   |  4960  |  4981  |
+-----------+--------+--------+--------+--------+
