# Neural Network generator using TL-Verilog

This repo contains a blueprint implementation of neural network architecture using an evolving Transaction-Level design methodology i.e., TL-Verilog. 

  - <a href="http://www.makerchip.com/sandbox?code_url=https:%2F%2Fraw.githubusercontent.com%2Fvineetjain07%2FDNN_TL-V%2Fmaster%2Fnn.tlv" target="_blank" atom_fix="_">open in makerchip </a>
## Motivation

## Methodology

## TODO
