{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1657130747736 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1657130747751 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 06 21:05:47 2022 " "Processing started: Wed Jul 06 21:05:47 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1657130747751 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657130747751 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CLOCK -c CLOCK " "Command: quartus_map --read_settings_files=on --write_settings_files=off CLOCK -c CLOCK" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657130747751 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1657130748564 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1657130748564 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 CLOCK.sv(20) " "Verilog HDL Expression warning at CLOCK.sv(20): truncated literal to match 4 bits" {  } { { "../CLOCK.sv" "" { Text "C:/Users/Adins Spectre/OneDrive/Documents/verilog_projects/CLOCK.sv" 20 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1657130759388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/adins spectre/onedrive/documents/verilog_projects/clock_top.sv 5 5 " "Found 5 design units, including 5 entities, in source file /users/adins spectre/onedrive/documents/verilog_projects/clock_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sec_inc_clk " "Found entity 1: sec_inc_clk" {  } { { "../CLOCK.sv" "" { Text "C:/Users/Adins Spectre/OneDrive/Documents/verilog_projects/CLOCK.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657130759411 ""} { "Info" "ISGN_ENTITY_NAME" "2 CLOCK " "Found entity 2: CLOCK" {  } { { "../CLOCK.sv" "" { Text "C:/Users/Adins Spectre/OneDrive/Documents/verilog_projects/CLOCK.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657130759411 ""} { "Info" "ISGN_ENTITY_NAME" "3 card7seg " "Found entity 3: card7seg" {  } { { "../card7seg.sv" "" { Text "C:/Users/Adins Spectre/OneDrive/Documents/verilog_projects/card7seg.sv" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657130759411 ""} { "Info" "ISGN_ENTITY_NAME" "4 BCD " "Found entity 4: BCD" {  } { { "../BCD.sv" "" { Text "C:/Users/Adins Spectre/OneDrive/Documents/verilog_projects/BCD.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657130759411 ""} { "Info" "ISGN_ENTITY_NAME" "5 clock_top " "Found entity 5: clock_top" {  } { { "../clock_top.sv" "" { Text "C:/Users/Adins Spectre/OneDrive/Documents/verilog_projects/clock_top.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657130759411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657130759411 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "set_AMPM CLOCK.sv(51) " "Verilog HDL Implicit Net warning at CLOCK.sv(51): created implicit net for \"set_AMPM\"" {  } { { "../CLOCK.sv" "" { Text "C:/Users/Adins Spectre/OneDrive/Documents/verilog_projects/CLOCK.sv" 51 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657130759416 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "clock_top " "Elaborating entity \"clock_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1657130759519 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR clock_top.sv(8) " "Output port \"LEDR\" at clock_top.sv(8) has no driver" {  } { { "../clock_top.sv" "" { Text "C:/Users/Adins Spectre/OneDrive/Documents/verilog_projects/clock_top.sv" 8 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1657130759520 "|clock_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLOCK CLOCK:clk_module " "Elaborating entity \"CLOCK\" for hierarchy \"CLOCK:clk_module\"" {  } { { "../clock_top.sv" "clk_module" { Text "C:/Users/Adins Spectre/OneDrive/Documents/verilog_projects/clock_top.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657130759542 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "44 43 CLOCK.sv(81) " "Verilog HDL assignment warning at CLOCK.sv(81): truncated value with size 44 to match size of target (43)" {  } { { "../CLOCK.sv" "" { Text "C:/Users/Adins Spectre/OneDrive/Documents/verilog_projects/CLOCK.sv" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1657130759547 "|clock_top|CLOCK:clk_module"}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "CLOCK.sv(90) " "Verilog HDL warning at CLOCK.sv(90): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "../CLOCK.sv" "" { Text "C:/Users/Adins Spectre/OneDrive/Documents/verilog_projects/CLOCK.sv" 90 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Analysis & Synthesis" 0 -1 1657130759550 "|clock_top|CLOCK:clk_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 11 CLOCK.sv(102) " "Verilog HDL assignment warning at CLOCK.sv(102): truncated value with size 12 to match size of target (11)" {  } { { "../CLOCK.sv" "" { Text "C:/Users/Adins Spectre/OneDrive/Documents/verilog_projects/CLOCK.sv" 102 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1657130759550 "|clock_top|CLOCK:clk_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 CLOCK.sv(104) " "Verilog HDL assignment warning at CLOCK.sv(104): truncated value with size 32 to match size of target (6)" {  } { { "../CLOCK.sv" "" { Text "C:/Users/Adins Spectre/OneDrive/Documents/verilog_projects/CLOCK.sv" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1657130759550 "|clock_top|CLOCK:clk_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 CLOCK.sv(105) " "Verilog HDL assignment warning at CLOCK.sv(105): truncated value with size 32 to match size of target (5)" {  } { { "../CLOCK.sv" "" { Text "C:/Users/Adins Spectre/OneDrive/Documents/verilog_projects/CLOCK.sv" 105 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1657130759550 "|clock_top|CLOCK:clk_module"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sec_inc_clk CLOCK:clk_module\|sec_inc_clk:increase_second " "Elaborating entity \"sec_inc_clk\" for hierarchy \"CLOCK:clk_module\|sec_inc_clk:increase_second\"" {  } { { "../CLOCK.sv" "increase_second" { Text "C:/Users/Adins Spectre/OneDrive/Documents/verilog_projects/CLOCK.sv" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657130759583 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCD BCD:sec_bcd_conversion " "Elaborating entity \"BCD\" for hierarchy \"BCD:sec_bcd_conversion\"" {  } { { "../clock_top.sv" "sec_bcd_conversion" { Text "C:/Users/Adins Spectre/OneDrive/Documents/verilog_projects/clock_top.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657130759605 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 BCD.sv(14) " "Verilog HDL assignment warning at BCD.sv(14): truncated value with size 32 to match size of target (4)" {  } { { "../BCD.sv" "" { Text "C:/Users/Adins Spectre/OneDrive/Documents/verilog_projects/BCD.sv" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1657130759605 "|clock_top|BCD:sec_bcd_conversion"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "card7seg card7seg:sec_1 " "Elaborating entity \"card7seg\" for hierarchy \"card7seg:sec_1\"" {  } { { "../clock_top.sv" "sec_1" { Text "C:/Users/Adins Spectre/OneDrive/Documents/verilog_projects/clock_top.sv" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657130759643 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CLOCK:clk_module\|add_hr\[0\] CLOCK:clk_module\|add_hr\[0\]~_emulated CLOCK:clk_module\|add_hr\[0\]~1 " "Register \"CLOCK:clk_module\|add_hr\[0\]\" is converted into an equivalent circuit using register \"CLOCK:clk_module\|add_hr\[0\]~_emulated\" and latch \"CLOCK:clk_module\|add_hr\[0\]~1\"" {  } { { "../CLOCK.sv" "" { Text "C:/Users/Adins Spectre/OneDrive/Documents/verilog_projects/CLOCK.sv" 95 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1657130760862 "|clock_top|CLOCK:clk_module|add_hr[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CLOCK:clk_module\|add_hr\[4\] CLOCK:clk_module\|add_hr\[4\]~_emulated CLOCK:clk_module\|add_hr\[4\]~5 " "Register \"CLOCK:clk_module\|add_hr\[4\]\" is converted into an equivalent circuit using register \"CLOCK:clk_module\|add_hr\[4\]~_emulated\" and latch \"CLOCK:clk_module\|add_hr\[4\]~5\"" {  } { { "../CLOCK.sv" "" { Text "C:/Users/Adins Spectre/OneDrive/Documents/verilog_projects/CLOCK.sv" 95 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1657130760862 "|clock_top|CLOCK:clk_module|add_hr[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CLOCK:clk_module\|add_hr\[3\] CLOCK:clk_module\|add_hr\[3\]~_emulated CLOCK:clk_module\|add_hr\[3\]~9 " "Register \"CLOCK:clk_module\|add_hr\[3\]\" is converted into an equivalent circuit using register \"CLOCK:clk_module\|add_hr\[3\]~_emulated\" and latch \"CLOCK:clk_module\|add_hr\[3\]~9\"" {  } { { "../CLOCK.sv" "" { Text "C:/Users/Adins Spectre/OneDrive/Documents/verilog_projects/CLOCK.sv" 95 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1657130760862 "|clock_top|CLOCK:clk_module|add_hr[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CLOCK:clk_module\|add_hr\[2\] CLOCK:clk_module\|add_hr\[2\]~_emulated CLOCK:clk_module\|add_hr\[2\]~13 " "Register \"CLOCK:clk_module\|add_hr\[2\]\" is converted into an equivalent circuit using register \"CLOCK:clk_module\|add_hr\[2\]~_emulated\" and latch \"CLOCK:clk_module\|add_hr\[2\]~13\"" {  } { { "../CLOCK.sv" "" { Text "C:/Users/Adins Spectre/OneDrive/Documents/verilog_projects/CLOCK.sv" 95 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1657130760862 "|clock_top|CLOCK:clk_module|add_hr[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CLOCK:clk_module\|add_hr\[1\] CLOCK:clk_module\|add_hr\[1\]~_emulated CLOCK:clk_module\|add_hr\[1\]~17 " "Register \"CLOCK:clk_module\|add_hr\[1\]\" is converted into an equivalent circuit using register \"CLOCK:clk_module\|add_hr\[1\]~_emulated\" and latch \"CLOCK:clk_module\|add_hr\[1\]~17\"" {  } { { "../CLOCK.sv" "" { Text "C:/Users/Adins Spectre/OneDrive/Documents/verilog_projects/CLOCK.sv" 95 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1657130760862 "|clock_top|CLOCK:clk_module|add_hr[1]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1657130760862 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "../clock_top.sv" "" { Text "C:/Users/Adins Spectre/OneDrive/Documents/verilog_projects/clock_top.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1657130761240 "|clock_top|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "../clock_top.sv" "" { Text "C:/Users/Adins Spectre/OneDrive/Documents/verilog_projects/clock_top.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1657130761240 "|clock_top|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "../clock_top.sv" "" { Text "C:/Users/Adins Spectre/OneDrive/Documents/verilog_projects/clock_top.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1657130761240 "|clock_top|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "../clock_top.sv" "" { Text "C:/Users/Adins Spectre/OneDrive/Documents/verilog_projects/clock_top.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1657130761240 "|clock_top|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "../clock_top.sv" "" { Text "C:/Users/Adins Spectre/OneDrive/Documents/verilog_projects/clock_top.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1657130761240 "|clock_top|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "../clock_top.sv" "" { Text "C:/Users/Adins Spectre/OneDrive/Documents/verilog_projects/clock_top.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1657130761240 "|clock_top|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "../clock_top.sv" "" { Text "C:/Users/Adins Spectre/OneDrive/Documents/verilog_projects/clock_top.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1657130761240 "|clock_top|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "../clock_top.sv" "" { Text "C:/Users/Adins Spectre/OneDrive/Documents/verilog_projects/clock_top.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1657130761240 "|clock_top|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "../clock_top.sv" "" { Text "C:/Users/Adins Spectre/OneDrive/Documents/verilog_projects/clock_top.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1657130761240 "|clock_top|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "../clock_top.sv" "" { Text "C:/Users/Adins Spectre/OneDrive/Documents/verilog_projects/clock_top.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1657130761240 "|clock_top|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "../clock_top.sv" "" { Text "C:/Users/Adins Spectre/OneDrive/Documents/verilog_projects/clock_top.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1657130761240 "|clock_top|HEX5[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1657130761240 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1657130761359 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1657130762059 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657130762059 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "11 " "Design contains 11 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "../clock_top.sv" "" { Text "C:/Users/Adins Spectre/OneDrive/Documents/verilog_projects/clock_top.sv" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1657130762152 "|clock_top|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "../clock_top.sv" "" { Text "C:/Users/Adins Spectre/OneDrive/Documents/verilog_projects/clock_top.sv" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1657130762152 "|clock_top|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "../clock_top.sv" "" { Text "C:/Users/Adins Spectre/OneDrive/Documents/verilog_projects/clock_top.sv" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1657130762152 "|clock_top|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "../clock_top.sv" "" { Text "C:/Users/Adins Spectre/OneDrive/Documents/verilog_projects/clock_top.sv" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1657130762152 "|clock_top|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "../clock_top.sv" "" { Text "C:/Users/Adins Spectre/OneDrive/Documents/verilog_projects/clock_top.sv" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1657130762152 "|clock_top|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "../clock_top.sv" "" { Text "C:/Users/Adins Spectre/OneDrive/Documents/verilog_projects/clock_top.sv" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1657130762152 "|clock_top|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "../clock_top.sv" "" { Text "C:/Users/Adins Spectre/OneDrive/Documents/verilog_projects/clock_top.sv" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1657130762152 "|clock_top|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "../clock_top.sv" "" { Text "C:/Users/Adins Spectre/OneDrive/Documents/verilog_projects/clock_top.sv" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1657130762152 "|clock_top|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "../clock_top.sv" "" { Text "C:/Users/Adins Spectre/OneDrive/Documents/verilog_projects/clock_top.sv" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1657130762152 "|clock_top|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "../clock_top.sv" "" { Text "C:/Users/Adins Spectre/OneDrive/Documents/verilog_projects/clock_top.sv" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1657130762152 "|clock_top|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "../clock_top.sv" "" { Text "C:/Users/Adins Spectre/OneDrive/Documents/verilog_projects/clock_top.sv" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1657130762152 "|clock_top|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1657130762152 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "214 " "Implemented 214 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1657130762153 ""} { "Info" "ICUT_CUT_TM_OPINS" "52 " "Implemented 52 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1657130762153 ""} { "Info" "ICUT_CUT_TM_LCELLS" "147 " "Implemented 147 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1657130762153 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1657130762153 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 40 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 40 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4832 " "Peak virtual memory: 4832 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1657130762176 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 06 21:06:02 2022 " "Processing ended: Wed Jul 06 21:06:02 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1657130762176 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1657130762176 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1657130762176 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1657130762176 ""}
