5 18 1fd81 3 4 ffffffff *
8 /Users/trevorw/projects/covered/diags/verilog 2 -t (main) 2 -vcd (if1.vcd) 2 -o (if1.cdd) 2 -v (if1.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1 
3 0 main "main" 0 if1.v 11 36 1 
1 a 1 13 70008 1 0 31 0 32 49 0 ffffffff 0 0 0 0
1 b 2 13 7000b 1 0 31 0 32 49 0 ffffffff 0 0 0 0
1 c 3 13 7000e 1 0 31 0 32 49 0 ffffffff 0 0 0 0
3 1 main.u$0 "main.u$0" 0 if1.v 15 25 1 
3 1 main.u$3 "main.u$3" 0 if1.v 27 34 1 
