# MICROTRAX Programmable Hardware Testbenches and Design Documentation
The goal of the project was to **fully automate FPGA project verification** via scripted testbenches and provide **detailed documentation** for Microtrax 2-out-of-2 system for Railway Applications. The implemented tests verified several important features:
-	Ability to **communicate with two** other MICROTRAX EOS **systems** using the **rail as the communication medium**.
-	**Communication** via the **MICROLOK Serial Protocol** and the newly added **MICROLOK II PEER Protocol** with other systems.
-	**Local control** and **monitoring** using discrete vital inputs and outputs.
The project required various kinds of **documentation**: High/Low Level Architecture Diagrams, Programmable Hardware Design Specifications, Test Specifications, etc.

### My Role
-	Customer **schematics** review.
-	**VHDL** functional tests **development** with TCL scripts for automation.
-	Producing **extensive** technical **documentation**, covering all system layers (High Level Programmable Systems Architecture, Design Specifications, Test Specifications, Reports and Records, various diagrams, etc.).
-	**Communication** with Customer.

### Tools & Technologies
Altera Quartus II 10.1, Xilinx ISE 12.4, FPGA, Modelsim SE 6.5e, Test Automation, TCL, DO-254.

<hr>

**Example Test Setup with PC Diagnostic Tool to Microtrax Unit:**
<img alt="Example Test Setup with PC Diagnostic Tool to Microtrax Unit" src="00Example Test Setup with PC Diagnostic Tool to Microtrax Unit.jpg">

**MICROTRAX Unit Front Panel with Modules Assembly Example:**
<img alt="MICROTRAX Unit Front Panel with Modules Assembly Example" src="01MICROTRAX Unit Front Panel with Modules Assembly Example.png">

**MLK 2oo2 High Level Architecture:**
<img alt="MLK 2oo2 High Level Architecture" src="02MLK 2oo2 High Level Architecture.png">

**MLK 2oo2 CPU Board High-level System Architecture:**
<img alt="MLK 2oo2 CPU Board High-level System Architecture" src="03MLK 2oo2 CPU Board High-level System Architecture.png">

**AF90x Track Circuit High Level PHW Architecture:**
<img alt="AF90x Track Circuit High Level PHW Architecture" src="04AF90x Track Circuit High Level PHW Architecture.png">

**AF-90x Altera Software Processor System:**
<img alt="AF-90x Altera Software Processor System" src="05AF-90x Altera Software Processor System.png">

**PHW G96 Altera-Xilinx FPGAs Communication Architecture:**
<img alt="PHW G96 Altera-Xilinx FPGAs Communication Architecture" src="06PHW G96 Altera-Xilinx FPGAs Communication Architecture.png">

**MICROTRAX 2oo2 CPU Unit High Level Master-Listener Interaction and IO Drivers Connectivity:**
<img alt="MICROTRAX 2oo2 CPU Unit High Level Master-Listener Interaction and IO Drivers Connectivity" src="07MICROTRAX 2oo2 CPU Unit High Level Master-Listener Interaction and IO Drivers Connectivity.png">

**G96 FPGA System Architecture:**
<img alt="G96 FPGA System Architecture" src="08G96 FPGA System Architecture.png">

**Master Scheduler (IO Driver Controller), IO Drivers and G96 Bus Arbiter High Level Block Diagram:**
<img alt="Master Scheduler (IO Driver Controller), IO Drivers and G96 Bus Arbiter High Level Block Diagram" src="09Master Scheduler (IO Driver Controller), IO Drivers and G96 Bus Arbiter High Level Block Diagram.png">

**Bus Timer Single Listener Access Timing Diagram:**
<img alt="Bus Timer Single Listener Access Timing Diagram" src="10Bus Timer Single Listener Access Timing Diagram.png">

**Ethernet, USB, Serial Interfaces:**
<img alt="Ethernet, USB, Serial Interfaces" src="11Ethernet, USB, Serial Interfaces.png">

**Microtrax 2oo2 CPU Plug-In Module:**
<img alt="Microtrax 2oo2 CPU Plug-In Module" src="12Microtrax 2oo2 CPU Plug-In Module.jpg">

**Microtrax Development Tools:**
<img alt="Microtrax Development Tools" src="13Microtrax Development Tools.jpg">
