Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Tue Feb 27 22:12:07 2024
| Host         : 0K running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file mt_hard_bd_wrapper_control_sets_placed.rpt
| Design       : mt_hard_bd_wrapper
| Device       : xc7z020
-----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   155 |
| Unused register locations in slices containing registers |   252 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             205 |           90 |
| No           | No                    | Yes                    |              17 |            9 |
| No           | Yes                   | No                     |             364 |          119 |
| Yes          | No                    | No                     |            1317 |          290 |
| Yes          | No                    | Yes                    |              48 |           16 |
| Yes          | Yes                   | No                     |            2501 |         1111 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                                                        Clock Signal                                                        |                                                                          Enable Signal                                                                          |                                                              Set/Reset Signal                                                              | Slice Load Count | Bel Load Count |
+----------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  mt_hard_bd_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                                                              |                                                                                                                                                                 | mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Sincronizador_reset_generador_dato/Q[0]                                        |                1 |              1 |
|  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Detector_frente_positivo_circuito_test/desbordamiento_signal0 |                                                                                                                                                                 | mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/rco_contador_eventos         |                1 |              1 |
|  mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Contador_tiempo/en_contador_tiempo0                           |                                                                                                                                                                 | mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Detector_frente_positivo/pulso_inicio                                          |                1 |              1 |
|  mt_hard_bd_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                                                              |                                                                                                                                                                 | mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/AS[0]                                                 |                1 |              2 |
| ~mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                                                              |                                                                                                                                                                 | mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Sincronizador_reset_circuito_test/Q[0]                                         |                1 |              2 |
|  mt_hard_bd_i/processing_system7_0/inst/FCLK_CLK0                                                                          |                                                                                                                                                                 | mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Sincronizador_reset_reloj_bus/Q[0]                                             |                1 |              2 |
|  mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                                                              |                                                                                                                                                                 | mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/AS[0]                                                 |                1 |              2 |
|  mt_hard_bd_i/processing_system7_0/inst/FCLK_CLK0                                                                          | mt_hard_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                               |                                                                                                                                            |                1 |              2 |
|  mt_hard_bd_i/processing_system7_0/inst/FCLK_CLK0                                                                          |                                                                                                                                                                 | mt_hard_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_valid_i_reg_0                |                2 |              4 |
|  mt_hard_bd_i/processing_system7_0/inst/FCLK_CLK0                                                                          | mt_hard_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[3][0]                   | mt_hard_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[7] |                1 |              4 |
|  mt_hard_bd_i/processing_system7_0/inst/FCLK_CLK0                                                                          | mt_hard_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                  | mt_hard_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[7] |                1 |              4 |
|  mt_hard_bd_i/processing_system7_0/inst/FCLK_CLK0                                                                          |                                                                                                                                                                 | mt_hard_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/s_ready_i_reg_0                |                3 |              4 |
|  mt_hard_bd_i/processing_system7_0/inst/FCLK_CLK0                                                                          | mt_hard_bd_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/next_ram_addr                                                                                          | mt_hard_bd_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_addr[4]_i_1_n_0                                                               |                1 |              4 |
|  mt_hard_bd_i/processing_system7_0/inst/FCLK_CLK0                                                                          | mt_hard_bd_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/D[6]                                                                                                                 | mt_hard_bd_i/xadc_wiz_0/U0/SOFT_RESET_I/reset2ip_reset                                                                                     |                2 |              4 |
|  mt_hard_bd_i/processing_system7_0/inst/FCLK_CLK0                                                                          | mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/mmcm_drp_inst/next_ram_addr                                                                                          | mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_addr[4]_i_1_n_0                                                               |                2 |              4 |
|  mt_hard_bd_i/processing_system7_0/inst/FCLK_CLK0                                                                          |                                                                                                                                                                 | mt_hard_bd_i/rst_ps7_0_50M/U0/EXT_LPF/lpf_int                                                                                              |                4 |              5 |
|  mt_hard_bd_i/processing_system7_0/inst/FCLK_CLK0                                                                          | mt_hard_bd_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/state_count[4]_i_1_n_0                                                                                 |                                                                                                                                            |                2 |              5 |
|  mt_hard_bd_i/processing_system7_0/inst/FCLK_CLK0                                                                          | mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/mmcm_drp_inst/state_count[4]_i_1_n_0                                                                                 |                                                                                                                                            |                2 |              5 |
|  mt_hard_bd_i/processing_system7_0/inst/FCLK_CLK0                                                                          | mt_hard_bd_i/rst_ps7_0_50M/U0/SEQ/seq_cnt_en                                                                                                                    | mt_hard_bd_i/rst_ps7_0_50M/U0/SEQ/SEQ_COUNTER/clear                                                                                        |                1 |              6 |
|  mt_hard_bd_i/processing_system7_0/inst/FCLK_CLK0                                                                          |                                                                                                                                                                 | mt_hard_bd_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wrack_reg_10                                                                |                4 |              6 |
|  mt_hard_bd_i/processing_system7_0/inst/FCLK_CLK0                                                                          |                                                                                                                                                                 | mt_hard_bd_i/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wrack_reg_10                                                                |                3 |              6 |
|  mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                                                              |                                                                                                                                                                 | mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Sincronizador_reset_circuito_test/Q[0]                                         |                3 |              6 |
|  mt_hard_bd_i/processing_system7_0/inst/FCLK_CLK0                                                                          |                                                                                                                                                                 | mt_hard_bd_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/p_2_out                                                                      |                2 |              7 |
|  mt_hard_bd_i/processing_system7_0/inst/FCLK_CLK0                                                                          |                                                                                                                                                                 | mt_hard_bd_i/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                       |                2 |              7 |
|  mt_hard_bd_i/processing_system7_0/inst/FCLK_CLK0                                                                          |                                                                                                                                                                 | mt_hard_bd_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                       |                2 |              7 |
|  mt_hard_bd_i/processing_system7_0/inst/FCLK_CLK0                                                                          | mt_hard_bd_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/next_daddr                                                                                             |                                                                                                                                            |                3 |              7 |
|  mt_hard_bd_i/processing_system7_0/inst/FCLK_CLK0                                                                          | mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/mmcm_drp_inst/next_daddr                                                                                             |                                                                                                                                            |                2 |              7 |
|  mt_hard_bd_i/processing_system7_0/inst/FCLK_CLK0                                                                          | mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/slv_reg1[7]_i_1_n_0                                                        | mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/AS[0]                                                 |                1 |              8 |
|  mt_hard_bd_i/processing_system7_0/inst/FCLK_CLK0                                                                          | mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/p_1_in[1]                                                                  | mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/AS[0]                                                 |                1 |              8 |
|  mt_hard_bd_i/processing_system7_0/inst/FCLK_CLK0                                                                          | mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/slv_reg1[15]_i_1_n_0                                                       | mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/AS[0]                                                 |                1 |              8 |
|  mt_hard_bd_i/processing_system7_0/inst/FCLK_CLK0                                                                          | mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/slv_reg1[23]_i_1_n_0                                                       | mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/AS[0]                                                 |                3 |              8 |
|  mt_hard_bd_i/processing_system7_0/inst/FCLK_CLK0                                                                          | mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0                                                       | mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/AS[0]                                                 |                1 |              8 |
|  mt_hard_bd_i/processing_system7_0/inst/FCLK_CLK0                                                                          | mt_hard_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                        | mt_hard_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]               |                3 |              8 |
|  mt_hard_bd_i/processing_system7_0/inst/FCLK_CLK0                                                                          | mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/p_1_in[31]                                                                 | mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/AS[0]                                                 |                2 |              8 |
|  mt_hard_bd_i/processing_system7_0/inst/FCLK_CLK0                                                                          | mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/p_1_in[15]                                                                 | mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/AS[0]                                                 |                2 |              8 |
|  mt_hard_bd_i/processing_system7_0/inst/FCLK_CLK0                                                                          | mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/p_1_in[23]                                                                 | mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/AS[0]                                                 |                3 |              8 |
|  mt_hard_bd_i/processing_system7_0/inst/FCLK_CLK0                                                                          | mt_hard_bd_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                           | mt_hard_bd_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[8].ce_out_i[8]_i_1_n_0                     |                2 |              9 |
|  mt_hard_bd_i/processing_system7_0/inst/FCLK_CLK0                                                                          | mt_hard_bd_i/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                           | mt_hard_bd_i/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[8].ce_out_i[8]_i_1_n_0                     |                3 |              9 |
|  mt_hard_bd_i/processing_system7_0/inst/FCLK_CLK0                                                                          |                                                                                                                                                                 | mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/AS[0]                                                 |                5 |             11 |
|  mt_hard_bd_i/processing_system7_0/inst/FCLK_CLK0                                                                          | mt_hard_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                  |                                                                                                                                            |                7 |             12 |
|  mt_hard_bd_i/processing_system7_0/inst/FCLK_CLK0                                                                          | mt_hard_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[11]                   |                                                                                                                                            |                3 |             12 |
|  mt_hard_bd_i/processing_system7_0/inst/FCLK_CLK0                                                                          | mt_hard_bd_i/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[10]_i_1_n_0                                                                        | mt_hard_bd_i/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                          |                2 |             12 |
|  mt_hard_bd_i/processing_system7_0/inst/FCLK_CLK0                                                                          | mt_hard_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[0]_i_1_n_0 |                                                                                                                                            |                3 |             12 |
|  mt_hard_bd_i/processing_system7_0/inst/FCLK_CLK0                                                                          | mt_hard_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_boundary_axaddr_r_reg[0][0]      |                                                                                                                                            |                8 |             12 |
|  mt_hard_bd_i/processing_system7_0/inst/FCLK_CLK0                                                                          | mt_hard_bd_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[10]_i_1_n_0                                                                        | mt_hard_bd_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                          |                3 |             12 |
|  mt_hard_bd_i/processing_system7_0/inst/FCLK_CLK0                                                                          |                                                                                                                                                                 | mt_hard_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                   |                4 |             13 |
|  mt_hard_bd_i/processing_system7_0/inst/FCLK_CLK0                                                                          | mt_hard_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                            |                                                                                                                                            |                4 |             13 |
|  mt_hard_bd_i/processing_system7_0/inst/FCLK_CLK0                                                                          | mt_hard_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/skid_buffer_reg[0]_0                                 |                                                                                                                                            |                2 |             14 |
|  mt_hard_bd_i/processing_system7_0/inst/FCLK_CLK0                                                                          | mt_hard_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/p_1_in                                               |                                                                                                                                            |                2 |             14 |
|  mt_hard_bd_i/processing_system7_0/inst/FCLK_CLK0                                                                          | mt_hard_bd_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/next_di                                                                                                | mt_hard_bd_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/DI[15]_i_1_n_0                                                                    |                4 |             16 |
|  mt_hard_bd_i/processing_system7_0/inst/FCLK_CLK0                                                                          |                                                                                                                                                                 | mt_hard_bd_i/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_sequential_current_state_reg[0]                                         |                7 |             16 |
|  mt_hard_bd_i/processing_system7_0/inst/FCLK_CLK0                                                                          |                                                                                                                                                                 | mt_hard_bd_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_sequential_current_state_reg[0]                                         |                6 |             16 |
|  mt_hard_bd_i/processing_system7_0/inst/FCLK_CLK0                                                                          |                                                                                                                                                                 | mt_hard_bd_i/xadc_wiz_0/U0/SOFT_RESET_I/SR[0]                                                                                              |                4 |             16 |
|  mt_hard_bd_i/processing_system7_0/inst/FCLK_CLK0                                                                          | mt_hard_bd_i/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                   | mt_hard_bd_i/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_sequential_current_state_reg[0]                                         |                3 |             16 |
|  mt_hard_bd_i/processing_system7_0/inst/FCLK_CLK0                                                                          | mt_hard_bd_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                   | mt_hard_bd_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_sequential_current_state_reg[0]                                         |                3 |             16 |
|  mt_hard_bd_i/processing_system7_0/inst/FCLK_CLK0                                                                          | mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/mmcm_drp_inst/next_di                                                                                                | mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/mmcm_drp_inst/DI[15]_i_1_n_0                                                                    |                4 |             16 |
|  mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                                                              | mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Detector_frente_positivo_circuito_test/E[0]                                                         | mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Sincronizador_reset_circuito_test/Q[0]                                         |                6 |             16 |
|  mt_hard_bd_i/processing_system7_0/inst/FCLK_CLK0                                                                          | mt_hard_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                |                                                                                                                                            |                3 |             16 |
|  mt_hard_bd_i/processing_system7_0/inst/FCLK_CLK0                                                                          | mt_hard_bd_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                    | mt_hard_bd_i/xadc_wiz_0/U0/SOFT_RESET_I/reset2ip_reset                                                                                     |                4 |             17 |
|  mt_hard_bd_i/processing_system7_0/inst/FCLK_CLK0                                                                          | mt_hard_bd_i/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/clkout0_reg_reg[31][0]                                                                 |                                                                                                                                            |                4 |             18 |
|  mt_hard_bd_i/processing_system7_0/inst/FCLK_CLK0                                                                          | mt_hard_bd_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/clkout0_reg_reg[31][0]                                                                 |                                                                                                                                            |                5 |             18 |
|  mt_hard_bd_i/processing_system7_0/inst/FCLK_CLK0                                                                          | mt_hard_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                  |                                                                                                                                            |                9 |             20 |
|  mt_hard_bd_i/processing_system7_0/inst/FCLK_CLK0                                                                          | mt_hard_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[3][0]                   |                                                                                                                                            |               10 |             20 |
|  mt_hard_bd_i/processing_system7_0/inst/FCLK_CLK0                                                                          | mt_hard_bd_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i                                                                                     | mt_hard_bd_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                        |                4 |             20 |
|  mt_hard_bd_i/processing_system7_0/inst/FCLK_CLK0                                                                          |                                                                                                                                                                 | mt_hard_bd_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                        |                9 |             24 |
|  mt_hard_bd_i/processing_system7_0/inst/FCLK_CLK0                                                                          |                                                                                                                                                                 | mt_hard_bd_i/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                          |                7 |             25 |
|  mt_hard_bd_i/processing_system7_0/inst/FCLK_CLK0                                                                          |                                                                                                                                                                 | mt_hard_bd_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                          |                7 |             25 |
|  mt_hard_bd_i/processing_system7_0/inst/FCLK_CLK0                                                                          | mt_hard_bd_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/start                                                                                   | mt_hard_bd_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                          |                9 |             25 |
|  mt_hard_bd_i/processing_system7_0/inst/FCLK_CLK0                                                                          | mt_hard_bd_i/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/clkfbout_reg_reg[31][0]                                                                |                                                                                                                                            |                7 |             26 |
|  mt_hard_bd_i/processing_system7_0/inst/FCLK_CLK0                                                                          | mt_hard_bd_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/clkfbout_reg_reg[31][0]                                                                |                                                                                                                                            |                6 |             26 |
|  mt_hard_bd_i/processing_system7_0/inst/FCLK_CLK0                                                                          | mt_hard_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                   | mt_hard_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                   |               12 |             27 |
|  mt_hard_bd_i/processing_system7_0/inst/FCLK_CLK0                                                                          | mt_hard_bd_i/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/load_enable_reg_reg[30][0]                                                             | mt_hard_bd_i/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_sequential_current_state_reg[0]                                         |               15 |             31 |
|  mt_hard_bd_i/processing_system7_0/inst/FCLK_CLK0                                                                          | mt_hard_bd_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/load_enable_reg_reg[30][0]                                                             | mt_hard_bd_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_sequential_current_state_reg[0]                                         |               14 |             31 |
|  mt_hard_bd_i/processing_system7_0/inst/FCLK_CLK0                                                                          | mt_hard_bd_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[7][0][0]                                                            | mt_hard_bd_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_sequential_current_state_reg[0]                                         |               16 |             32 |
|  mt_hard_bd_i/processing_system7_0/inst/FCLK_CLK0                                                                          | mt_hard_bd_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[12][0][0]                                                           | mt_hard_bd_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_sequential_current_state_reg[0]                                         |               14 |             32 |
|  mt_hard_bd_i/processing_system7_0/inst/FCLK_CLK0                                                                          | mt_hard_bd_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[11][0][0]                                                           | mt_hard_bd_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_sequential_current_state_reg[0]                                         |                9 |             32 |
|  mt_hard_bd_i/processing_system7_0/inst/FCLK_CLK0                                                                          | mt_hard_bd_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[10][0][0]                                                           | mt_hard_bd_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_sequential_current_state_reg[0]                                         |               19 |             32 |
|  mt_hard_bd_i/processing_system7_0/inst/FCLK_CLK0                                                                          | mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Detector_frente_positivo/E[0]                                                                       | mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Sincronizador_reset_reloj_bus/Q[0]                                             |               10 |             32 |
|  mt_hard_bd_i/processing_system7_0/inst/FCLK_CLK0                                                                          | mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/axi_rdata[31]_i_1_n_0                                                      | mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/AS[0]                                                 |               12 |             32 |
|  mt_hard_bd_i/processing_system7_0/inst/FCLK_CLK0                                                                          | mt_hard_bd_i/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[24][0][0]                                                           | mt_hard_bd_i/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_sequential_current_state_reg[0]                                         |               16 |             32 |
|  mt_hard_bd_i/processing_system7_0/inst/FCLK_CLK0                                                                          | mt_hard_bd_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[9][0][0]                                                            | mt_hard_bd_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_sequential_current_state_reg[0]                                         |               27 |             32 |
|  mt_hard_bd_i/processing_system7_0/inst/FCLK_CLK0                                                                          | mt_hard_bd_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[0][0][0]                                                            | mt_hard_bd_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_sequential_current_state_reg[0]                                         |               11 |             32 |
|  mt_hard_bd_i/processing_system7_0/inst/FCLK_CLK0                                                                          | mt_hard_bd_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[8][0][0]                                                            | mt_hard_bd_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_sequential_current_state_reg[0]                                         |               19 |             32 |
|  mt_hard_bd_i/processing_system7_0/inst/FCLK_CLK0                                                                          | mt_hard_bd_i/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[12][0][0]                                                           | mt_hard_bd_i/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_sequential_current_state_reg[0]                                         |               14 |             32 |
|  mt_hard_bd_i/processing_system7_0/inst/FCLK_CLK0                                                                          | mt_hard_bd_i/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[26][0][0]                                                           | mt_hard_bd_i/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_sequential_current_state_reg[0]                                         |               17 |             32 |
|  mt_hard_bd_i/processing_system7_0/inst/FCLK_CLK0                                                                          | mt_hard_bd_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[6][0][0]                                                            | mt_hard_bd_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_sequential_current_state_reg[0]                                         |               19 |             32 |
|  mt_hard_bd_i/processing_system7_0/inst/FCLK_CLK0                                                                          | mt_hard_bd_i/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[25][0][0]                                                           | mt_hard_bd_i/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_sequential_current_state_reg[0]                                         |               15 |             32 |
|  mt_hard_bd_i/processing_system7_0/inst/FCLK_CLK0                                                                          | mt_hard_bd_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[5][0][0]                                                            | mt_hard_bd_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_sequential_current_state_reg[0]                                         |               11 |             32 |
|  mt_hard_bd_i/processing_system7_0/inst/FCLK_CLK0                                                                          | mt_hard_bd_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[4][0][0]                                                            | mt_hard_bd_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_sequential_current_state_reg[0]                                         |               23 |             32 |
|  mt_hard_bd_i/processing_system7_0/inst/FCLK_CLK0                                                                          | mt_hard_bd_i/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[0][0][0]                                                            | mt_hard_bd_i/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_sequential_current_state_reg[0]                                         |               10 |             32 |
|  mt_hard_bd_i/processing_system7_0/inst/FCLK_CLK0                                                                          | mt_hard_bd_i/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[10][0][0]                                                           | mt_hard_bd_i/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_sequential_current_state_reg[0]                                         |                8 |             32 |
|  mt_hard_bd_i/processing_system7_0/inst/FCLK_CLK0                                                                          | mt_hard_bd_i/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[11][0][0]                                                           | mt_hard_bd_i/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_sequential_current_state_reg[0]                                         |               13 |             32 |
|  mt_hard_bd_i/processing_system7_0/inst/FCLK_CLK0                                                                          | mt_hard_bd_i/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[13][0][0]                                                           | mt_hard_bd_i/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_sequential_current_state_reg[0]                                         |               15 |             32 |
|  mt_hard_bd_i/processing_system7_0/inst/FCLK_CLK0                                                                          | mt_hard_bd_i/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[14][0][0]                                                           | mt_hard_bd_i/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_sequential_current_state_reg[0]                                         |               15 |             32 |
|  mt_hard_bd_i/processing_system7_0/inst/FCLK_CLK0                                                                          | mt_hard_bd_i/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[15][0][0]                                                           | mt_hard_bd_i/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_sequential_current_state_reg[0]                                         |                7 |             32 |
|  mt_hard_bd_i/processing_system7_0/inst/FCLK_CLK0                                                                          | mt_hard_bd_i/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[16][0][0]                                                           | mt_hard_bd_i/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_sequential_current_state_reg[0]                                         |               17 |             32 |
|  mt_hard_bd_i/processing_system7_0/inst/FCLK_CLK0                                                                          | mt_hard_bd_i/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[17][0][0]                                                           | mt_hard_bd_i/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_sequential_current_state_reg[0]                                         |               12 |             32 |
|  mt_hard_bd_i/processing_system7_0/inst/FCLK_CLK0                                                                          | mt_hard_bd_i/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[18][0][0]                                                           | mt_hard_bd_i/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_sequential_current_state_reg[0]                                         |               15 |             32 |
|  mt_hard_bd_i/processing_system7_0/inst/FCLK_CLK0                                                                          | mt_hard_bd_i/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[19][0][0]                                                           | mt_hard_bd_i/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_sequential_current_state_reg[0]                                         |               13 |             32 |
|  mt_hard_bd_i/processing_system7_0/inst/FCLK_CLK0                                                                          | mt_hard_bd_i/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[1][0][0]                                                            | mt_hard_bd_i/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_sequential_current_state_reg[0]                                         |               17 |             32 |
|  mt_hard_bd_i/processing_system7_0/inst/FCLK_CLK0                                                                          | mt_hard_bd_i/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[20][0][0]                                                           | mt_hard_bd_i/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_sequential_current_state_reg[0]                                         |               15 |             32 |
|  mt_hard_bd_i/processing_system7_0/inst/FCLK_CLK0                                                                          | mt_hard_bd_i/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[21][0][0]                                                           | mt_hard_bd_i/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_sequential_current_state_reg[0]                                         |               17 |             32 |
|  mt_hard_bd_i/processing_system7_0/inst/FCLK_CLK0                                                                          | mt_hard_bd_i/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[22][0][0]                                                           | mt_hard_bd_i/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_sequential_current_state_reg[0]                                         |               18 |             32 |
|  mt_hard_bd_i/processing_system7_0/inst/FCLK_CLK0                                                                          | mt_hard_bd_i/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[23][0][0]                                                           | mt_hard_bd_i/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_sequential_current_state_reg[0]                                         |               13 |             32 |
|  mt_hard_bd_i/processing_system7_0/inst/FCLK_CLK0                                                                          | mt_hard_bd_i/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[27][0][0]                                                           | mt_hard_bd_i/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_sequential_current_state_reg[0]                                         |               16 |             32 |
|  mt_hard_bd_i/processing_system7_0/inst/FCLK_CLK0                                                                          | mt_hard_bd_i/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[28][0][0]                                                           | mt_hard_bd_i/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_sequential_current_state_reg[0]                                         |               19 |             32 |
|  mt_hard_bd_i/processing_system7_0/inst/FCLK_CLK0                                                                          | mt_hard_bd_i/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[29][0][0]                                                           | mt_hard_bd_i/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_sequential_current_state_reg[0]                                         |               14 |             32 |
|  mt_hard_bd_i/processing_system7_0/inst/FCLK_CLK0                                                                          | mt_hard_bd_i/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[2][0][0]                                                            | mt_hard_bd_i/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_sequential_current_state_reg[0]                                         |                9 |             32 |
|  mt_hard_bd_i/processing_system7_0/inst/FCLK_CLK0                                                                          | mt_hard_bd_i/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[30][0][0]                                                           | mt_hard_bd_i/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_sequential_current_state_reg[0]                                         |               24 |             32 |
|  mt_hard_bd_i/processing_system7_0/inst/FCLK_CLK0                                                                          | mt_hard_bd_i/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[31][0][0]                                                           | mt_hard_bd_i/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_sequential_current_state_reg[0]                                         |               27 |             32 |
|  mt_hard_bd_i/processing_system7_0/inst/FCLK_CLK0                                                                          | mt_hard_bd_i/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[3][0][0]                                                            | mt_hard_bd_i/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_sequential_current_state_reg[0]                                         |               11 |             32 |
|  mt_hard_bd_i/processing_system7_0/inst/FCLK_CLK0                                                                          | mt_hard_bd_i/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[4][0][0]                                                            | mt_hard_bd_i/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_sequential_current_state_reg[0]                                         |               14 |             32 |
|  mt_hard_bd_i/processing_system7_0/inst/FCLK_CLK0                                                                          | mt_hard_bd_i/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[5][0][0]                                                            | mt_hard_bd_i/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_sequential_current_state_reg[0]                                         |               17 |             32 |
|  mt_hard_bd_i/processing_system7_0/inst/FCLK_CLK0                                                                          | mt_hard_bd_i/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[6][0][0]                                                            | mt_hard_bd_i/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_sequential_current_state_reg[0]                                         |               18 |             32 |
|  mt_hard_bd_i/processing_system7_0/inst/FCLK_CLK0                                                                          | mt_hard_bd_i/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[7][0][0]                                                            | mt_hard_bd_i/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_sequential_current_state_reg[0]                                         |               21 |             32 |
|  mt_hard_bd_i/processing_system7_0/inst/FCLK_CLK0                                                                          | mt_hard_bd_i/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[8][0][0]                                                            | mt_hard_bd_i/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_sequential_current_state_reg[0]                                         |               22 |             32 |
|  mt_hard_bd_i/processing_system7_0/inst/FCLK_CLK0                                                                          | mt_hard_bd_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[3][0][0]                                                            | mt_hard_bd_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_sequential_current_state_reg[0]                                         |               13 |             32 |
|  mt_hard_bd_i/processing_system7_0/inst/FCLK_CLK0                                                                          | mt_hard_bd_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[31][0][0]                                                           | mt_hard_bd_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_sequential_current_state_reg[0]                                         |               24 |             32 |
|  mt_hard_bd_i/processing_system7_0/inst/FCLK_CLK0                                                                          | mt_hard_bd_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[30][0][0]                                                           | mt_hard_bd_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_sequential_current_state_reg[0]                                         |               20 |             32 |
|  mt_hard_bd_i/processing_system7_0/inst/FCLK_CLK0                                                                          | mt_hard_bd_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[2][0][0]                                                            | mt_hard_bd_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_sequential_current_state_reg[0]                                         |                8 |             32 |
|  mt_hard_bd_i/processing_system7_0/inst/FCLK_CLK0                                                                          | mt_hard_bd_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[29][0][0]                                                           | mt_hard_bd_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_sequential_current_state_reg[0]                                         |               15 |             32 |
|  mt_hard_bd_i/processing_system7_0/inst/FCLK_CLK0                                                                          | mt_hard_bd_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[28][0][0]                                                           | mt_hard_bd_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_sequential_current_state_reg[0]                                         |               15 |             32 |
|  mt_hard_bd_i/processing_system7_0/inst/FCLK_CLK0                                                                          | mt_hard_bd_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[27][0][0]                                                           | mt_hard_bd_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_sequential_current_state_reg[0]                                         |               10 |             32 |
|  mt_hard_bd_i/processing_system7_0/inst/FCLK_CLK0                                                                          | mt_hard_bd_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[26][0][0]                                                           | mt_hard_bd_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_sequential_current_state_reg[0]                                         |               13 |             32 |
|  mt_hard_bd_i/processing_system7_0/inst/FCLK_CLK0                                                                          | mt_hard_bd_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[25][0][0]                                                           | mt_hard_bd_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_sequential_current_state_reg[0]                                         |               11 |             32 |
|  mt_hard_bd_i/processing_system7_0/inst/FCLK_CLK0                                                                          | mt_hard_bd_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[24][0][0]                                                           | mt_hard_bd_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_sequential_current_state_reg[0]                                         |               10 |             32 |
|  mt_hard_bd_i/processing_system7_0/inst/FCLK_CLK0                                                                          | mt_hard_bd_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[23][0][0]                                                           | mt_hard_bd_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_sequential_current_state_reg[0]                                         |               12 |             32 |
|  mt_hard_bd_i/processing_system7_0/inst/FCLK_CLK0                                                                          | mt_hard_bd_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[22][0][0]                                                           | mt_hard_bd_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_sequential_current_state_reg[0]                                         |               13 |             32 |
|  mt_hard_bd_i/processing_system7_0/inst/FCLK_CLK0                                                                          | mt_hard_bd_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[20][0][0]                                                           | mt_hard_bd_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_sequential_current_state_reg[0]                                         |               10 |             32 |
|  mt_hard_bd_i/processing_system7_0/inst/FCLK_CLK0                                                                          | mt_hard_bd_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[1][0][0]                                                            | mt_hard_bd_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_sequential_current_state_reg[0]                                         |               13 |             32 |
|  mt_hard_bd_i/processing_system7_0/inst/FCLK_CLK0                                                                          | mt_hard_bd_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[16][0][0]                                                           | mt_hard_bd_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_sequential_current_state_reg[0]                                         |                9 |             32 |
|  mt_hard_bd_i/processing_system7_0/inst/FCLK_CLK0                                                                          | mt_hard_bd_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[21][0][0]                                                           | mt_hard_bd_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_sequential_current_state_reg[0]                                         |               16 |             32 |
|  mt_hard_bd_i/processing_system7_0/inst/FCLK_CLK0                                                                          | mt_hard_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                          |                                                                                                                                            |                7 |             32 |
|  mt_hard_bd_i/processing_system7_0/inst/FCLK_CLK0                                                                          | mt_hard_bd_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[19][0][0]                                                           | mt_hard_bd_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_sequential_current_state_reg[0]                                         |               16 |             32 |
|  mt_hard_bd_i/processing_system7_0/inst/FCLK_CLK0                                                                          | mt_hard_bd_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[18][0][0]                                                           | mt_hard_bd_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_sequential_current_state_reg[0]                                         |               15 |             32 |
|  mt_hard_bd_i/processing_system7_0/inst/FCLK_CLK0                                                                          | mt_hard_bd_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[17][0][0]                                                           | mt_hard_bd_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_sequential_current_state_reg[0]                                         |                9 |             32 |
|  mt_hard_bd_i/processing_system7_0/inst/FCLK_CLK0                                                                          | mt_hard_bd_i/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[9][0][0]                                                            | mt_hard_bd_i/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_sequential_current_state_reg[0]                                         |               20 |             32 |
|  mt_hard_bd_i/processing_system7_0/inst/FCLK_CLK0                                                                          | mt_hard_bd_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[15][0][0]                                                           | mt_hard_bd_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_sequential_current_state_reg[0]                                         |               15 |             32 |
|  mt_hard_bd_i/processing_system7_0/inst/FCLK_CLK0                                                                          | mt_hard_bd_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[14][0][0]                                                           | mt_hard_bd_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_sequential_current_state_reg[0]                                         |               11 |             32 |
|  mt_hard_bd_i/processing_system7_0/inst/FCLK_CLK0                                                                          | mt_hard_bd_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[13][0][0]                                                           | mt_hard_bd_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_sequential_current_state_reg[0]                                         |               14 |             32 |
|  mt_hard_bd_i/processing_system7_0/inst/FCLK_CLK0                                                                          | mt_hard_bd_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i[31]_i_1_n_0                                                                        | mt_hard_bd_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                          |               16 |             33 |
|  mt_hard_bd_i/processing_system7_0/inst/FCLK_CLK0                                                                          | mt_hard_bd_i/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i[31]_i_1_n_0                                                                        | mt_hard_bd_i/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                          |               17 |             33 |
|  mt_hard_bd_i/processing_system7_0/inst/FCLK_CLK0                                                                          | mt_hard_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                               |                                                                                                                                            |                9 |             34 |
|  mt_hard_bd_i/processing_system7_0/inst/FCLK_CLK0                                                                          | mt_hard_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                         |                                                                                                                                            |                8 |             35 |
|  mt_hard_bd_i/processing_system7_0/inst/FCLK_CLK0                                                                          | mt_hard_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/p_1_in                                               |                                                                                                                                            |                9 |             47 |
|  mt_hard_bd_i/processing_system7_0/inst/FCLK_CLK0                                                                          | mt_hard_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg[0]_0                                 |                                                                                                                                            |               10 |             47 |
|  mt_hard_bd_i/processing_system7_0/inst/FCLK_CLK0                                                                          | mt_hard_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/s_axi_arready                                       |                                                                                                                                            |                9 |             48 |
|  mt_hard_bd_i/processing_system7_0/inst/FCLK_CLK0                                                                          | mt_hard_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0][0]                 |                                                                                                                                            |                8 |             48 |
|  mt_hard_bd_i/processing_system7_0/inst/FCLK_CLK0                                                                          | mt_hard_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/s_axi_awready                                       |                                                                                                                                            |               10 |             48 |
|  mt_hard_bd_i/processing_system7_0/inst/FCLK_CLK0                                                                          | mt_hard_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_1[0]               |                                                                                                                                            |               13 |             48 |
|  mt_hard_bd_i/processing_system7_0/inst/FCLK_CLK0                                                                          |                                                                                                                                                                 | mt_hard_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                     |               15 |             57 |
|  mt_hard_bd_i/processing_system7_0/inst/FCLK_CLK0                                                                          |                                                                                                                                                                 | mt_hard_bd_i/xadc_wiz_0/U0/SOFT_RESET_I/reset2ip_reset                                                                                     |               32 |            115 |
|  mt_hard_bd_i/processing_system7_0/inst/FCLK_CLK0                                                                          |                                                                                                                                                                 |                                                                                                                                            |               91 |            206 |
|  mt_hard_bd_i/processing_system7_0/inst/FCLK_CLK0                                                                          | mt_hard_bd_i/clk_wiz_0/inst/CLK_CORE_DRP_I/SEN                                                                                                                  |                                                                                                                                            |               69 |            368 |
|  mt_hard_bd_i/processing_system7_0/inst/FCLK_CLK0                                                                          | mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/SEN                                                                                                                  |                                                                                                                                            |               72 |            368 |
+----------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     3 |
| 2      |                     5 |
| 4      |                     7 |
| 5      |                     3 |
| 6      |                     4 |
| 7      |                     5 |
| 8      |                     9 |
| 9      |                     2 |
| 11     |                     1 |
| 12     |                     6 |
| 13     |                     2 |
| 14     |                     2 |
| 16+    |                   106 |
+--------+-----------------------+


