0.6
2018.2
Jun 14 2018
20:41:02
C:/Users/elven/Desktop/Hardware Design Lab/NTHU_HDL_TEAM2/verilog/LAB2/Clock Divider/Clock Divider.sim/sim_1/behav/xsim/glbl.v,1529022455,verilog,,,,glbl,,,,,,,,
C:/Users/elven/Desktop/Hardware Design Lab/NTHU_HDL_TEAM2/verilog/LAB2/Clock Divider/Clock Divider.srcs/sources_1/imports/drive-download-20181011T060241Z-001/Clock_Divider.v,1539241517,verilog,,C:/Users/elven/Desktop/Hardware Design Lab/NTHU_HDL_TEAM2/verilog/LAB2/Clock Divider/Clock Divider.srcs/sources_1/imports/drive-download-20181011T060241Z-001/question1_t.v,,Clock_Divider;Single_divider,,,,,,,,
C:/Users/elven/Desktop/Hardware Design Lab/NTHU_HDL_TEAM2/verilog/LAB2/Clock Divider/Clock Divider.srcs/sources_1/imports/drive-download-20181011T060241Z-001/question1_t.v,1539240392,verilog,,,,Clock_Divider_t,,,,,,,,
