

================================================================
== Vivado HLS Report for 'down'
================================================================
* Date:           Thu May 15 10:44:47 2014

* Version:        2013.4 (build date: Mon Dec 09 17:07:59 PM 2013)
* Project:        tiler
* Solution:       solution1
* Product family: spartan3e spartan3e_fpv5 
* Target device:  xc3s500efg320-4


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |  20.00|     13.60|        2.50|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    1|  273|    1|  273|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+---------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  |   Trip  |          |
        | Loop Name| min | max |  Latency |  achieved |   target  |  Count  | Pipelined|
        +----------+-----+-----+----------+-----------+-----------+---------+----------+
        |- Loop 1  |    0|  255|         1|          -|          -| 0 ~ 255 |    no    |
        +----------+-----+-----+----------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+------+----------+
|       Name      | BRAM_18K|  FF |  LUT | MULT18x18|
+-----------------+---------+-----+------+----------+
|Expression       |        -|    0|   296|         -|
|FIFO             |        -|    -|     -|         -|
|Instance         |        -|  220|   260|         -|
|Memory           |        -|    -|     -|         -|
|Multiplexer      |        -|    -|   124|         -|
|Register         |        -|  179|     -|         -|
|ShiftMemory      |        -|    -|     -|         -|
+-----------------+---------+-----+------+----------+
|Total            |        0|  399|   680|         0|
+-----------------+---------+-----+------+----------+
|Available        |       20|    -|  9312|        20|
+-----------------+---------+-----+------+----------+
|Utilization (%)  |        0|    -|     7|         0|
+-----------------+---------+-----+------+----------+

+ Detail: 
    * Instance: 
    +------------------------------+---------------------------+---------+-------+-----+-----+
    |           Instance           |           Module          | BRAM_18K| DSP48E|  FF | LUT |
    +------------------------------+---------------------------+---------+-------+-----+-----+
    |toplevel_sdiv_9s_9ns_9_12_U1  |toplevel_sdiv_9s_9ns_9_12  |        0|      0|  110|  130|
    |toplevel_sdiv_9s_9ns_9_12_U2  |toplevel_sdiv_9s_9ns_9_12  |        0|      0|  110|  130|
    +------------------------------+---------------------------+---------+-------+-----+-----+
    |Total                         |                           |        0|      0|  220|  260|
    +------------------------------+---------------------------+---------+-------+-----+-----+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Shift register: 
    N/A

    * Expression: 
    +---------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+-------+---+----+------------+------------+
    |op2_assign_4_fu_201_p2     |     +    |      0|  0|   9|           9|           2|
    |p_4_fu_221_p2              |     +    |      0|  0|   8|           8|           1|
    |r_V_s_fu_282_p2            |     +    |      0|  0|   2|           2|           1|
    |t_fu_366_p2                |     +    |      0|  0|   8|           8|           1|
    |up_V_fu_306_p2             |     -    |      0|  0|   8|           8|           8|
    |agg_result_V_i2_fu_349_p3  |  Select  |      0|  0|  36|           1|           2|
    |ap_sig_bdd_149             |    and   |      0|  0|   1|           1|           1|
    |ap_sig_bdd_374             |    and   |      0|  0|   1|           1|           1|
    |r_V_fu_387_p2              |    and   |      0|  0|  36|          36|          36|
    |tmp2_fu_356_p2             |    and   |      0|  0|  36|          36|          36|
    |tmp3_fu_382_p2             |    and   |      0|  0|  36|          36|          36|
    |tmp_4_fu_409_p2            |    and   |      0|  0|  36|          36|          36|
    |tmp_2_fu_392_p2            |   icmp   |      0|  0|  19|          36|           1|
    |tmp_7_fu_215_p2            |   icmp   |      0|  0|   6|           9|           9|
    |tmp_9_fu_361_p2            |   icmp   |      0|  0|   5|           8|           8|
    |tmp_i_26_fu_271_p2         |   icmp   |      0|  0|   5|           8|           8|
    |tmp_i_fu_237_p2            |   icmp   |      0|  0|   5|           8|           1|
    |p_3_fu_403_p2              |    xor   |      0|  0|  36|          36|           2|
    |r_V_2_fu_325_p2            |    xor   |      0|  0|   3|           2|           3|
    +---------------------------+----------+-------+---+----+------------+------------+
    |Total                      |          |      0|  0| 296|         289|         193|
    +---------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------+----+-----------+-----+-----------+
    |          Name          | LUT| Input Size| Bits| Total Bits|
    +------------------------+----+-----------+-----+-----------+
    |agg_result_V_i_reg_147  |  36|          2|   36|         72|
    |avail_V_o               |  36|          2|   36|         72|
    |colours_V_address0      |   4|          3|    4|         12|
    |cp_V_o                  |   8|          2|    8|         16|
    |op2_assign_reg_161      |   8|          2|    8|         16|
    |pp_rot_V_address0       |  12|          4|    6|         24|
    |pp_tile_V_address0      |  12|          4|    6|         24|
    |tiles_V_address0        |   8|          3|    8|         24|
    +------------------------+----+-----------+-----+-----------+
    |Total                   | 124|         22|  112|        260|
    +------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+-----+-----------+
    |           Name          | FF | Bits| Const Bits|
    +-------------------------+----+-----+-----------+
    |agg_result_V_i2_reg_520  |  36|   36|          0|
    |agg_result_V_i_reg_147   |  36|   36|          0|
    |ap_CS_fsm                |   5|    5|          0|
    |ap_return_preg           |   1|    1|          0|
    |op2_assign_reg_161       |   8|    8|          0|
    |p_4_reg_439              |   8|    8|          0|
    |p_s_reg_173              |   1|    1|          0|
    |possible_V_reg_445       |  36|   36|          0|
    |t_V_reg_425              |   8|    8|          0|
    |tmp2_reg_525             |  36|   36|          0|
    |tmp_36_reg_495           |   1|    1|          0|
    |tmp_7_reg_435            |   1|    1|          0|
    |tmp_i_26_reg_466         |   1|    1|          0|
    |tmp_i_reg_451            |   1|    1|          0|
    +-------------------------+----+-----+-----------+
    |Total                    | 179|  179|          0|
    +-------------------------+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------------+-----+-----+------------+--------------+--------------+
|ap_clk              |  in |    1| ap_ctrl_hs |     down     | return value |
|ap_rst              |  in |    1| ap_ctrl_hs |     down     | return value |
|ap_start            |  in |    1| ap_ctrl_hs |     down     | return value |
|ap_done             | out |    1| ap_ctrl_hs |     down     | return value |
|ap_idle             | out |    1| ap_ctrl_hs |     down     | return value |
|ap_ready            | out |    1| ap_ctrl_hs |     down     | return value |
|ap_return           | out |    1| ap_ctrl_hs |     down     | return value |
|ntiles_V            |  in |    8|   ap_none  |   ntiles_V   |    pointer   |
|cp_V_i              |  in |    8|   ap_ovld  |     cp_V     |    pointer   |
|cp_V_o              | out |    8|   ap_ovld  |     cp_V     |    pointer   |
|cp_V_o_ap_vld       | out |    1|   ap_ovld  |     cp_V     |    pointer   |
|avail_V_i           |  in |   36|   ap_ovld  |    avail_V   |    pointer   |
|avail_V_o           | out |   36|   ap_ovld  |    avail_V   |    pointer   |
|avail_V_o_ap_vld    | out |    1|   ap_ovld  |    avail_V   |    pointer   |
|side_V              |  in |    8|   ap_none  |    side_V    |    pointer   |
|pp_tile_V_address0  | out |    6|  ap_memory |   pp_tile_V  |     array    |
|pp_tile_V_ce0       | out |    1|  ap_memory |   pp_tile_V  |     array    |
|pp_tile_V_we0       | out |    1|  ap_memory |   pp_tile_V  |     array    |
|pp_tile_V_d0        | out |    8|  ap_memory |   pp_tile_V  |     array    |
|pp_tile_V_q0        |  in |    8|  ap_memory |   pp_tile_V  |     array    |
|pp_rot_V_address0   | out |    6|  ap_memory |   pp_rot_V   |     array    |
|pp_rot_V_ce0        | out |    1|  ap_memory |   pp_rot_V   |     array    |
|pp_rot_V_we0        | out |    1|  ap_memory |   pp_rot_V   |     array    |
|pp_rot_V_d0         | out |    2|  ap_memory |   pp_rot_V   |     array    |
|pp_rot_V_q0         |  in |    2|  ap_memory |   pp_rot_V   |     array    |
|tiles_V_address0    | out |    8|  ap_memory |    tiles_V   |     array    |
|tiles_V_ce0         | out |    1|  ap_memory |    tiles_V   |     array    |
|tiles_V_q0          |  in |    4|  ap_memory |    tiles_V   |     array    |
|colours_V_address0  | out |    4|  ap_memory |   colours_V  |     array    |
|colours_V_ce0       | out |    1|  ap_memory |   colours_V  |     array    |
|colours_V_q0        |  in |   36|  ap_memory |   colours_V  |     array    |
+--------------------+-----+-----+------------+--------------+--------------+

