<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="sequenceDetector_Lab4.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="VHDL_MOORE_FSM_Sequence_Detector.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="VHDL_MOORE_FSM_Sequence_Detector.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="VHDL_MOORE_FSM_Sequence_Detector.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="VHDL_MOORE_FSM_Sequence_Detector.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="VHDL_MOORE_FSM_Sequence_Detector.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="VHDL_MOORE_FSM_Sequence_Detector.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="VHDL_MOORE_FSM_Sequence_Detector.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="VHDL_MOORE_FSM_Sequence_Detector.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="VHDL_MOORE_FSM_Sequence_Detector.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="VHDL_MOORE_FSM_Sequence_Detector.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="VHDL_MOORE_FSM_Sequence_Detector.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="VHDL_MOORE_FSM_Sequence_Detector.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="VHDL_MOORE_FSM_Sequence_Detector.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="VHDL_MOORE_FSM_Sequence_Detector.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="VHDL_MOORE_FSM_Sequence_Detector.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="VHDL_MOORE_FSM_Sequence_Detector.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="VHDL_MOORE_FSM_Sequence_Detector.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="VHDL_MOORE_FSM_Sequence_Detector.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="VHDL_MOORE_FSM_Sequence_Detector.xst"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="VHDL_MOORE_FSM_Sequence_Detector_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="VHDL_MOORE_FSM_Sequence_Detector_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="VHDL_MOORE_FSM_Sequence_Detector_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="VHDL_MOORE_FSM_Sequence_Detector_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="VHDL_MOORE_FSM_Sequence_Detector_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="VHDL_MOORE_FSM_Sequence_Detector_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="VHDL_MOORE_FSM_Sequence_Detector_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="VHDL_MOORE_FSM_Sequence_Detector_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="VHDL_MOORE_FSM_Sequence_Detector_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="VHDL_MOORE_FSM_Sequence_Detector_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="VHDL_MOORE_FSM_Sequence_Detector_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="VHDL_MOORE_FSM_Sequence_Detector_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="VHDL_MOORE_FSM_Sequence_Detector_usage.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="VHDL_MOORE_FSM_Sequence_Detector_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="VHDL_MOORE_FSM_Sequence_Detector_xst.xrpt"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tb_Q2_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tb_Q2_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="tb_Q2_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tb_Q2_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tb_Q3_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tb_Q3_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tb_VHDL_Mealy_FSM_Sequence_Detector_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tb_VHDL_Mealy_FSM_Sequence_Detector_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tb_VHDL_Moore_FSM_Sequence_Detector_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tb_VHDL_Moore_FSM_Sequence_Detector_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1647540461" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1647540461">
      <status xil_pn:value="SuccessfullyRun"/>
    </transform>
    <transform xil_pn:end_ts="1647557399" xil_pn:in_ck="-6748893947414235742" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1647557399">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Q2_mooreSequenceDetector.vhd"/>
      <outfile xil_pn:name="Q3_mealyMachine.vhd"/>
      <outfile xil_pn:name="VHDL_MEALY_FSM_Sequence_Detector.vhd"/>
      <outfile xil_pn:name="VHDL_MOORE_FSM_Sequence_Detector.vhd"/>
      <outfile xil_pn:name="tb_Q2.vhd"/>
      <outfile xil_pn:name="tb_Q3.vhd"/>
      <outfile xil_pn:name="tb_VHDL_Mealy_FSM_Sequence_Detector.vhd"/>
      <outfile xil_pn:name="tb_VHDL_Moore_FSM_Sequence_Detector.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1647556684" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="4939223425632298446" xil_pn:start_ts="1647556684">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1647556684" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="8561388842343215238" xil_pn:start_ts="1647556684">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1647540461" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-6116339110810560624" xil_pn:start_ts="1647540461">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1647557399" xil_pn:in_ck="-6748893947414235742" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1647557399">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Q2_mooreSequenceDetector.vhd"/>
      <outfile xil_pn:name="Q3_mealyMachine.vhd"/>
      <outfile xil_pn:name="VHDL_MEALY_FSM_Sequence_Detector.vhd"/>
      <outfile xil_pn:name="VHDL_MOORE_FSM_Sequence_Detector.vhd"/>
      <outfile xil_pn:name="tb_Q2.vhd"/>
      <outfile xil_pn:name="tb_Q3.vhd"/>
      <outfile xil_pn:name="tb_VHDL_Mealy_FSM_Sequence_Detector.vhd"/>
      <outfile xil_pn:name="tb_VHDL_Moore_FSM_Sequence_Detector.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1647557402" xil_pn:in_ck="-6748893947414235742" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-3092248208809800167" xil_pn:start_ts="1647557399">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="tb_Q2_beh.prj"/>
      <outfile xil_pn:name="tb_Q2_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1647557402" xil_pn:in_ck="-8593707760282397065" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="2553162869949426150" xil_pn:start_ts="1647557402">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="tb_Q2_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1647538412" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1647538412">
      <status xil_pn:value="SuccessfullyRun"/>
    </transform>
    <transform xil_pn:end_ts="1647538412" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="446386867226122816" xil_pn:start_ts="1647538412">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1647538412" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-6116339110810560624" xil_pn:start_ts="1647538412">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1647538412" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1647538412">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1647538412" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="1885698496882519432" xil_pn:start_ts="1647538412">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1647538412" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="4779560239316253549" xil_pn:start_ts="1647538412">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1647538412" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="6736336726779623514" xil_pn:start_ts="1647538412">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1647555376" xil_pn:in_ck="-5536307000677181433" xil_pn:name="TRANEXT_xstsynthesize_spartan3" xil_pn:prop_ck="-3750501658864746770" xil_pn:start_ts="1647555367">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="VHDL_MOORE_FSM_Sequence_Detector.lso"/>
      <outfile xil_pn:name="VHDL_MOORE_FSM_Sequence_Detector.ngc"/>
      <outfile xil_pn:name="VHDL_MOORE_FSM_Sequence_Detector.ngr"/>
      <outfile xil_pn:name="VHDL_MOORE_FSM_Sequence_Detector.prj"/>
      <outfile xil_pn:name="VHDL_MOORE_FSM_Sequence_Detector.stx"/>
      <outfile xil_pn:name="VHDL_MOORE_FSM_Sequence_Detector.syr"/>
      <outfile xil_pn:name="VHDL_MOORE_FSM_Sequence_Detector.xst"/>
      <outfile xil_pn:name="VHDL_MOORE_FSM_Sequence_Detector_vhdl.prj"/>
      <outfile xil_pn:name="VHDL_MOORE_FSM_Sequence_Detector_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1647538417" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="2556152917146285245" xil_pn:start_ts="1647538417">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1647555383" xil_pn:in_ck="2376073107758186059" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="725320956806878904" xil_pn:start_ts="1647555376">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="VHDL_MOORE_FSM_Sequence_Detector.bld"/>
      <outfile xil_pn:name="VHDL_MOORE_FSM_Sequence_Detector.ngd"/>
      <outfile xil_pn:name="VHDL_MOORE_FSM_Sequence_Detector_ngdbuild.xrpt"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1647555386" xil_pn:in_ck="2376073107758186060" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="-7868858794111860816" xil_pn:start_ts="1647555383">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="VHDL_MOORE_FSM_Sequence_Detector.pcf"/>
      <outfile xil_pn:name="VHDL_MOORE_FSM_Sequence_Detector_map.map"/>
      <outfile xil_pn:name="VHDL_MOORE_FSM_Sequence_Detector_map.mrp"/>
      <outfile xil_pn:name="VHDL_MOORE_FSM_Sequence_Detector_map.ncd"/>
      <outfile xil_pn:name="VHDL_MOORE_FSM_Sequence_Detector_map.ngm"/>
      <outfile xil_pn:name="VHDL_MOORE_FSM_Sequence_Detector_map.xrpt"/>
      <outfile xil_pn:name="VHDL_MOORE_FSM_Sequence_Detector_summary.xml"/>
      <outfile xil_pn:name="VHDL_MOORE_FSM_Sequence_Detector_usage.xml"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1647555394" xil_pn:in_ck="2605048280006792037" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="3266239339701135281" xil_pn:start_ts="1647555386">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="VHDL_MOORE_FSM_Sequence_Detector.ncd"/>
      <outfile xil_pn:name="VHDL_MOORE_FSM_Sequence_Detector.pad"/>
      <outfile xil_pn:name="VHDL_MOORE_FSM_Sequence_Detector.par"/>
      <outfile xil_pn:name="VHDL_MOORE_FSM_Sequence_Detector.ptwx"/>
      <outfile xil_pn:name="VHDL_MOORE_FSM_Sequence_Detector.unroutes"/>
      <outfile xil_pn:name="VHDL_MOORE_FSM_Sequence_Detector.xpi"/>
      <outfile xil_pn:name="VHDL_MOORE_FSM_Sequence_Detector_pad.csv"/>
      <outfile xil_pn:name="VHDL_MOORE_FSM_Sequence_Detector_pad.txt"/>
      <outfile xil_pn:name="VHDL_MOORE_FSM_Sequence_Detector_par.xrpt"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1647555394" xil_pn:in_ck="2376073107758185928" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416187" xil_pn:start_ts="1647555392">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="VHDL_MOORE_FSM_Sequence_Detector.twr"/>
      <outfile xil_pn:name="VHDL_MOORE_FSM_Sequence_Detector.twx"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
    </transform>
  </transforms>

</generated_project>
