

================================================================
== Vivado HLS Report for 'data_mover'
================================================================
* Date:           Fri Dec 29 07:54:37 2023

* Version:        2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)
* Project:        DMATDCZynq
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z030fbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   8.00|      7.00|        1.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+------+-----+------+---------+
    |   Latency  |  Interval  | Pipeline|
    | min |  max | min |  max |   Type  |
    +-----+------+-----+------+---------+
    |    2|  4110|    2|  4110|   none  |
    +-----+------+-----+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+------+------+----------+-----------+-----------+------+----------+
        |               |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+------+------+----------+-----------+-----------+------+----------+
        |- memcpy.a.V.  |  4097|  4097|         3|          1|          1|  4096|    yes   |
        +---------------+------+------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 17
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / (!run_read)
	3  / (run_read)
2 --> 
	17  / true
3 --> 
	4  / (!brmerge) | (!bufstatus_load_phi & tmp & tmp_5)
	14  / (bufstatus_load_phi & brmerge) | (!tmp & brmerge) | (!tmp_5 & brmerge)
4 --> 
	5  / true
5 --> 
	8  / (exitcond3)
	6  / (!exitcond3)
6 --> 
	7  / true
7 --> 
	5  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	14  / (!brmerge1)
	13  / (brmerge1)
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 

* FSM state operations: 

 <State 1> : 5.69ns
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %a_V), !map !60"
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64* %stream0_V_V), !map !66"
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %buffer_status), !map !70"
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %buffer_ack), !map !74"
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([2 x i64]* %buffer_seq), !map !80"
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([2 x i32]* %bufsize), !map !86"
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %debug_buffer_status), !map !90"
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %debug_bufsel_0), !map !94"
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %debug_buf0_p), !map !98"
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %debug_inbuffer_pointer), !map !102"
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64* %debug_dst_var_V), !map !106"
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1 %run), !map !110"
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %fifo_resetn), !map !114"
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %DDROFFSET_V), !map !118"
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([4 x i64]* %stat_counter), !map !122"
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %interrupt_r), !map !128"
ST_1 : Operation 34 [1/1] (1.00ns)   --->   "%DDROFFSET_V_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %DDROFFSET_V)"   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 35 [1/1] (1.00ns)   --->   "%run_read = call i1 @_ssdm_op_Read.s_axilite.i1(i1 %run)"   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 36 [1/1] (1.00ns)   --->   "%buffer_ack_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %buffer_ack)"   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%stat_counter_addr = getelementptr [4 x i64]* %stat_counter, i64 0, i64 0"
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([11 x i8]* @data_mover_str) nounwind"
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %fifo_resetn, [8 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [DmaTDC.cpp:37]
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %interrupt_r, [8 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [DmaTDC.cpp:37]
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecMemCore([4 x i64]* %stat_counter, [1 x i8]* @p_str11, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str11, i32 -1, [1 x i8]* @p_str11, [1 x i8]* @p_str11, [1 x i8]* @p_str11, [1 x i8]* @p_str11, [1 x i8]* @p_str11)"
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface([4 x i64]* %stat_counter, [10 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [5 x i8]* @p_str4, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind"
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %DDROFFSET_V, [10 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [5 x i8]* @p_str4, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [DmaTDC.cpp:37]
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1 %run, [10 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [5 x i8]* @p_str4, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [DmaTDC.cpp:37]
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %debug_dst_var_V, [8 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [DmaTDC.cpp:37]
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %debug_inbuffer_pointer, [8 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [DmaTDC.cpp:37]
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %debug_buf0_p, [8 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [DmaTDC.cpp:37]
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %debug_bufsel_0, [8 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [DmaTDC.cpp:37]
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %debug_buffer_status, [8 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [DmaTDC.cpp:37]
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%empty_7 = call i32 (...)* @_ssdm_op_SpecMemCore([2 x i32]* %bufsize, [1 x i8]* @p_str10, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str10, i32 -1, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10)"
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface([2 x i32]* %bufsize, [10 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [5 x i8]* @p_str4, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind"
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%empty_8 = call i32 (...)* @_ssdm_op_SpecMemCore([2 x i64]* %buffer_seq, [1 x i8]* @p_str9, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str9, i32 -1, [1 x i8]* @p_str9, [1 x i8]* @p_str9, [1 x i8]* @p_str9, [1 x i8]* @p_str9, [1 x i8]* @p_str9)"
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface([2 x i64]* %buffer_seq, [10 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [5 x i8]* @p_str4, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind"
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %buffer_ack, [10 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [5 x i8]* @p_str4, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [DmaTDC.cpp:37]
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %buffer_status, [10 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [5 x i8]* @p_str4, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [DmaTDC.cpp:37]
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %stream0_V_V, [5 x i8]* @p_str5, i32 1, i32 1, [5 x i8]* @p_str6, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [DmaTDC.cpp:37]
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %a_V, [6 x i8]* @p_str7, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 32, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [DmaTDC.cpp:37]
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str8, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [DmaTDC.cpp:37]
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%bufstatus_0_load = load i1* @bufstatus_0, align 1" [DmaTDC.cpp:65]
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%bufstatus_1_load = load i1* @bufstatus_1, align 1" [DmaTDC.cpp:65]
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%inbuffer_pointer_loa = load i32* @inbuffer_pointer, align 4" [DmaTDC.cpp:71]
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%out_counter_load = load i64* @out_counter, align 8" [DmaTDC.cpp:85]
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%lost_counter_load = load i64* @lost_counter, align 8" [DmaTDC.cpp:98]
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%buftimeout_load = load i32* @buftimeout, align 4" [DmaTDC.cpp:166]
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "br i1 %run_read, label %0, label %3" [DmaTDC.cpp:60]
ST_1 : Operation 66 [1/1] (1.30ns)   --->   "store i1 false, i1* @bufsel, align 1" [DmaTDC.cpp:187]
ST_1 : Operation 67 [1/1] (1.30ns)   --->   "store i32 0, i32* @obuffer_ack, align 4" [DmaTDC.cpp:190]
ST_1 : Operation 68 [1/1] (1.30ns)   --->   "store i64 0, i64* @bsc, align 8" [DmaTDC.cpp:192]
ST_1 : Operation 69 [1/1] (1.30ns)   --->   "store i64 0, i64* @out_counter, align 8" [DmaTDC.cpp:194]
ST_1 : Operation 70 [1/1] (1.30ns)   --->   "store i64 0, i64* @lost_counter, align 8" [DmaTDC.cpp:195]
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%buffer_seq_addr = getelementptr [2 x i64]* %buffer_seq, i64 0, i64 0" [DmaTDC.cpp:198]
ST_1 : Operation 72 [1/1] (1.75ns)   --->   "store i64 0, i64* %buffer_seq_addr, align 8" [DmaTDC.cpp:198]   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4> <RAM>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%bufsize_addr = getelementptr [2 x i32]* %bufsize, i64 0, i64 0" [DmaTDC.cpp:199]
ST_1 : Operation 74 [1/1] (1.75ns)   --->   "store i32 0, i32* %bufsize_addr, align 4" [DmaTDC.cpp:199]   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4> <RAM>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%bufsel_load = load i1* @bufsel, align 1"
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%tmp_3 = zext i1 %bufsel_load to i64" [DmaTDC.cpp:65]
ST_1 : Operation 77 [1/1] (1.15ns)   --->   "%bufstatus_load_phi = select i1 %bufsel_load, i1 %bufstatus_1_load, i1 %bufstatus_0_load" [DmaTDC.cpp:65]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.15> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%swap_timeout_load = load i1* @swap_timeout, align 1" [DmaTDC.cpp:102]
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%buf_p_load = load i32* @buf_p, align 4" [DmaTDC.cpp:105]
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "br i1 %bufstatus_load_phi, label %.critedge, label %1" [DmaTDC.cpp:65]
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%tmp = call i1 @_ssdm_op_NbReadReq.axis.i64P(i64* %stream0_V_V, i32 1)" [DmaTDC.cpp:68]   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 82 [1/1] (1.30ns)   --->   "br i1 %tmp, label %2, label %.critedge93" [DmaTDC.cpp:68]
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%tmp_V = call i64 @_ssdm_op_Read.axis.volatile.i64P(i64* %stream0_V_V)" [DmaTDC.cpp:70]   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 84 [1/1] (2.24ns)   --->   "%tmp_7 = add nsw i32 1, %inbuffer_pointer_loa" [DmaTDC.cpp:71]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.24> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%tmp_8 = sext i32 %inbuffer_pointer_loa to i64" [DmaTDC.cpp:71]
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%tmp_13 = trunc i64 %tmp_V to i32" [DmaTDC.cpp:71]
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%inbuffer_V_addr = getelementptr [4096 x i32]* @inbuffer_V, i64 0, i64 %tmp_8" [DmaTDC.cpp:71]
ST_1 : Operation 88 [1/1] (2.77ns)   --->   "store i32 %tmp_13, i32* %inbuffer_V_addr, align 4" [DmaTDC.cpp:71]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 89 [1/1] (2.24ns)   --->   "%tmp_9 = add nsw i32 2, %inbuffer_pointer_loa" [DmaTDC.cpp:72]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.24> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%tmp_s = sext i32 %tmp_7 to i64" [DmaTDC.cpp:72]
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%p_Result_1 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %tmp_V, i32 32, i32 63)" [DmaTDC.cpp:72]
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%inbuffer_V_addr_1 = getelementptr [4096 x i32]* @inbuffer_V, i64 0, i64 %tmp_s" [DmaTDC.cpp:72]
ST_1 : Operation 93 [1/1] (2.77ns)   --->   "store i32 %p_Result_1, i32* %inbuffer_V_addr_1, align 4" [DmaTDC.cpp:72]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_ovld.i32P(i32* %debug_inbuffer_pointer, i32 %tmp_9)" [DmaTDC.cpp:77]
ST_1 : Operation 95 [1/1] (2.14ns)   --->   "%tmp_5 = icmp eq i32 %tmp_9, 4096" [DmaTDC.cpp:80]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 96 [1/1] (2.91ns)   --->   "%tmp_6 = add i64 1, %out_counter_load" [DmaTDC.cpp:85]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.24> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 97 [1/1] (1.30ns)   --->   "store i64 %tmp_6, i64* @out_counter, align 8" [DmaTDC.cpp:85]
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_ovld.i64P(i64* %debug_dst_var_V, i64 %tmp_V)" [DmaTDC.cpp:89]
ST_1 : Operation 99 [1/1] (1.30ns)   --->   "br i1 %tmp_5, label %._crit_edge101, label %.critedge93" [DmaTDC.cpp:102]
ST_1 : Operation 100 [1/1] (2.91ns)   --->   "%tmp_4 = add i64 %lost_counter_load, 1" [DmaTDC.cpp:98]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.24> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 101 [1/1] (1.30ns)   --->   "store i64 %tmp_4, i64* @lost_counter, align 8" [DmaTDC.cpp:98]
ST_1 : Operation 102 [1/1] (1.30ns)   --->   "br label %.critedge93"

 <State 2> : 1.75ns
ST_2 : Operation 103 [1/1] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.i32P(i32* %buffer_status, i32 0)" [DmaTDC.cpp:191]   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%buffer_seq_addr_1 = getelementptr [2 x i64]* %buffer_seq, i64 0, i64 1" [DmaTDC.cpp:198]
ST_2 : Operation 105 [1/1] (1.75ns)   --->   "store i64 0, i64* %buffer_seq_addr_1, align 8" [DmaTDC.cpp:198]   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4> <RAM>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "%bufsize_addr_1 = getelementptr [2 x i32]* %bufsize, i64 0, i64 1" [DmaTDC.cpp:199]
ST_2 : Operation 107 [1/1] (1.75ns)   --->   "store i32 0, i32* %bufsize_addr_1, align 4" [DmaTDC.cpp:199]   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4> <RAM>
ST_2 : Operation 108 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_ovld.i1P(i1* %interrupt_r, i1 false)" [DmaTDC.cpp:203]
ST_2 : Operation 109 [1/1] (1.30ns)   --->   "br label %mergeST39"

 <State 3> : 4.43ns
ST_3 : Operation 110 [1/1] (0.00ns)   --->   "%inbuffer_pointer_fla = phi i1 [ false, %.critedge ], [ true, %2 ], [ false, %1 ]"
ST_3 : Operation 111 [1/1] (0.00ns)   --->   "%inbuffer_pointer_loc = phi i32 [ %inbuffer_pointer_loa, %.critedge ], [ %tmp_9, %2 ], [ %inbuffer_pointer_loa, %1 ]" [DmaTDC.cpp:71]
ST_3 : Operation 112 [1/1] (0.00ns)   --->   "%out_counter_loc = phi i64 [ %out_counter_load, %.critedge ], [ %tmp_6, %2 ], [ %out_counter_load, %1 ]" [DmaTDC.cpp:85]
ST_3 : Operation 113 [1/1] (0.00ns)   --->   "%lost_counter_loc = phi i64 [ %tmp_4, %.critedge ], [ %lost_counter_load, %2 ], [ %lost_counter_load, %1 ]" [DmaTDC.cpp:98]
ST_3 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node brmerge)   --->   "%swap_timeout_load_no = xor i1 %swap_timeout_load, true" [DmaTDC.cpp:102]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 115 [1/1] (0.57ns) (out node of the LUT)   --->   "%brmerge = or i1 %bufstatus_load_phi, %swap_timeout_load_no" [DmaTDC.cpp:102]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 116 [1/1] (1.39ns)   --->   "br i1 %brmerge, label %.critedge93._crit_edge103, label %._crit_edge101" [DmaTDC.cpp:102]
ST_3 : Operation 117 [1/1] (0.00ns)   --->   "%tmp_1 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %DDROFFSET_V_read, i32 2, i32 31)" [DmaTDC.cpp:105]
ST_3 : Operation 118 [1/1] (0.00ns)   --->   "%op2_cast = zext i30 %tmp_1 to i31" [DmaTDC.cpp:105]
ST_3 : Operation 119 [1/1] (0.00ns)   --->   "%tmp_2_cast = sext i32 %buf_p_load to i33" [DmaTDC.cpp:105]
ST_3 : Operation 120 [1/1] (0.00ns)   --->   "%tmp_2 = call i23 @_ssdm_op_BitConcatenate.i23.i1.i22(i1 %bufsel_load, i22 0)" [DmaTDC.cpp:105]
ST_3 : Operation 121 [1/1] (0.00ns)   --->   "%tmp_11_cast = zext i23 %tmp_2 to i31" [DmaTDC.cpp:105]
ST_3 : Operation 122 [1/1] (2.18ns)   --->   "%tmp3 = add i31 %tmp_11_cast, %op2_cast" [DmaTDC.cpp:105]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.24> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 123 [1/1] (0.00ns)   --->   "%tmp3_cast = zext i31 %tmp3 to i33" [DmaTDC.cpp:105]
ST_3 : Operation 124 [1/1] (2.24ns)   --->   "%p_sum1 = add i33 %tmp3_cast, %tmp_2_cast" [DmaTDC.cpp:105]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.24> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 125 [1/1] (0.00ns)   --->   "%p_sum1_cast = sext i33 %p_sum1 to i64" [DmaTDC.cpp:105]
ST_3 : Operation 126 [1/1] (0.00ns)   --->   "%a_V_addr = getelementptr i32* %a_V, i64 %p_sum1_cast" [DmaTDC.cpp:105]

 <State 4> : 7.00ns
ST_4 : Operation 127 [1/1] (0.00ns)   --->   "%inbuffer_pointer_loc_1 = phi i32 [ %inbuffer_pointer_loc, %.critedge93 ], [ 4096, %2 ]" [DmaTDC.cpp:71]
ST_4 : Operation 128 [1/1] (0.00ns)   --->   "%out_counter_loc_1 = phi i64 [ %out_counter_loc, %.critedge93 ], [ %tmp_6, %2 ]" [DmaTDC.cpp:85]
ST_4 : Operation 129 [1/1] (0.00ns)   --->   "%lost_counter_loc_1 = phi i64 [ %lost_counter_loc, %.critedge93 ], [ %lost_counter_load, %2 ]" [DmaTDC.cpp:98]
ST_4 : Operation 130 [1/1] (7.00ns)   --->   "%a_V_addr_wr_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %a_V_addr, i32 4096)" [DmaTDC.cpp:105]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 131 [1/1] (1.30ns)   --->   "br label %burst.wr.header"

 <State 5> : 2.77ns
ST_5 : Operation 132 [1/1] (0.00ns)   --->   "%indvar = phi i13 [ 0, %._crit_edge101 ], [ %indvar_next, %burst.wr.body ]"
ST_5 : Operation 133 [1/1] (1.68ns)   --->   "%exitcond3 = icmp eq i13 %indvar, -4096"   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 134 [1/1] (1.71ns)   --->   "%indvar_next = add i13 %indvar, 1"   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.24> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 135 [1/1] (0.00ns)   --->   "br i1 %exitcond3, label %memcpy.tail, label %burst.wr.body"
ST_5 : Operation 136 [1/1] (0.00ns)   --->   "%tmp_12 = zext i13 %indvar to i64" [DmaTDC.cpp:105]
ST_5 : Operation 137 [1/1] (0.00ns)   --->   "%inbuffer_V_addr_2 = getelementptr [4096 x i32]* @inbuffer_V, i64 0, i64 %tmp_12" [DmaTDC.cpp:105]
ST_5 : Operation 138 [2/2] (2.77ns)   --->   "%inbuffer_V_load = load i32* %inbuffer_V_addr_2, align 4" [DmaTDC.cpp:105]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

 <State 6> : 2.77ns
ST_6 : Operation 139 [1/2] (2.77ns)   --->   "%inbuffer_V_load = load i32* %inbuffer_V_addr_2, align 4" [DmaTDC.cpp:105]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

 <State 7> : 7.00ns
ST_7 : Operation 140 [1/1] (0.00ns)   --->   "%empty_9 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4096, i64 4096, i64 4096)"
ST_7 : Operation 141 [1/1] (0.00ns)   --->   "%burstwrite_rbegin = call i32 (...)* @_ssdm_op_SpecRegionBegin([18 x i8]* @burstwrite_OC_region)"
ST_7 : Operation 142 [1/1] (0.00ns)   --->   "%empty_10 = call i32 (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str21)"
ST_7 : Operation 143 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @memcpy_OC_a_OC_V_OC_s)"
ST_7 : Operation 144 [1/1] (7.00ns)   --->   "call void @_ssdm_op_Write.m_axi.i32P(i32* %a_V_addr, i32 %inbuffer_V_load, i4 -1)" [DmaTDC.cpp:105]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 145 [1/1] (0.00ns)   --->   "%burstwrite_rend = call i32 (...)* @_ssdm_op_SpecRegionEnd([18 x i8]* @burstwrite_OC_region, i32 %burstwrite_rbegin)"
ST_7 : Operation 146 [1/1] (0.00ns)   --->   "br label %burst.wr.header"

 <State 8> : 7.00ns
ST_8 : Operation 147 [5/5] (7.00ns)   --->   "%a_V_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %a_V_addr)" [DmaTDC.cpp:105]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 9> : 7.00ns
ST_9 : Operation 148 [4/5] (7.00ns)   --->   "%a_V_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %a_V_addr)" [DmaTDC.cpp:105]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 10> : 7.00ns
ST_10 : Operation 149 [3/5] (7.00ns)   --->   "%a_V_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %a_V_addr)" [DmaTDC.cpp:105]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 11> : 7.00ns
ST_11 : Operation 150 [2/5] (7.00ns)   --->   "%a_V_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %a_V_addr)" [DmaTDC.cpp:105]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 12> : 7.00ns
ST_12 : Operation 151 [1/5] (7.00ns)   --->   "%a_V_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %a_V_addr)" [DmaTDC.cpp:105]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 152 [1/1] (2.24ns)   --->   "%tmp_10 = add nsw i32 %buf_p_load, %inbuffer_pointer_loc_1" [DmaTDC.cpp:113]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.24> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 153 [1/1] (2.14ns)   --->   "%tmp_11 = icmp eq i32 %tmp_10, 4194304" [DmaTDC.cpp:117]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 154 [1/1] (0.57ns)   --->   "%brmerge1 = or i1 %swap_timeout_load, %tmp_11" [DmaTDC.cpp:117]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 155 [1/1] (1.39ns)   --->   "br i1 %brmerge1, label %._crit_edge105, label %.critedge93._crit_edge103" [DmaTDC.cpp:117]
ST_12 : Operation 156 [1/1] (0.57ns)   --->   "%not_bufsel_load_t = xor i1 %bufsel_load, true" [DmaTDC.cpp:119]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 157 [1/1] (0.57ns)   --->   "%bufstatus_0_load_s = or i1 %bufstatus_0_load, %not_bufsel_load_t" [DmaTDC.cpp:119]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 158 [1/1] (0.57ns)   --->   "%p_bufstatus_1_load = or i1 %bufstatus_1_load, %bufsel_load" [DmaTDC.cpp:119]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 159 [1/1] (0.00ns)   --->   "%bufsize_addr_2 = getelementptr [2 x i32]* %bufsize, i64 0, i64 %tmp_3" [DmaTDC.cpp:120]
ST_12 : Operation 160 [1/1] (1.75ns)   --->   "store i32 %tmp_10, i32* %bufsize_addr_2, align 4" [DmaTDC.cpp:120]   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4> <RAM>
ST_12 : Operation 161 [1/1] (1.30ns)   --->   "store i1 %not_bufsel_load_t, i1* @bufsel, align 1" [DmaTDC.cpp:127]
ST_12 : Operation 162 [1/1] (0.00ns)   --->   "%bsc_load = load i64* @bsc, align 8" [DmaTDC.cpp:129]
ST_12 : Operation 163 [1/1] (2.91ns)   --->   "%tmp_14 = add i64 %bsc_load, 1" [DmaTDC.cpp:129]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.24> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 164 [1/1] (1.30ns)   --->   "store i64 %tmp_14, i64* @bsc, align 8" [DmaTDC.cpp:129]
ST_12 : Operation 165 [1/1] (0.00ns)   --->   "br i1 %bufsel_load, label %branch4, label %branch5" [DmaTDC.cpp:130]
ST_12 : Operation 166 [1/1] (0.00ns)   --->   "store i64 %tmp_14, i64* @bsq_1, align 8" [DmaTDC.cpp:130]
ST_12 : Operation 167 [1/1] (0.00ns)   --->   "br label %._crit_edge10829" [DmaTDC.cpp:130]
ST_12 : Operation 168 [1/1] (0.00ns)   --->   "store i64 %tmp_14, i64* @bsq_0, align 8" [DmaTDC.cpp:130]
ST_12 : Operation 169 [1/1] (0.00ns)   --->   "br label %._crit_edge10829" [DmaTDC.cpp:130]

 <State 13> : 1.75ns
ST_13 : Operation 170 [1/1] (0.00ns)   --->   "%bsq_0_load = load i64* @bsq_0, align 16" [DmaTDC.cpp:133]
ST_13 : Operation 171 [1/1] (0.00ns)   --->   "%buffer_seq_addr_2 = getelementptr [2 x i64]* %buffer_seq, i64 0, i64 0" [DmaTDC.cpp:133]
ST_13 : Operation 172 [1/1] (1.75ns)   --->   "store i64 %bsq_0_load, i64* %buffer_seq_addr_2, align 8" [DmaTDC.cpp:133]   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4> <RAM>

 <State 14> : 2.40ns
ST_14 : Operation 173 [1/1] (0.00ns)   --->   "%bsq_1_load = load i64* @bsq_1, align 8" [DmaTDC.cpp:133]
ST_14 : Operation 174 [1/1] (0.00ns)   --->   "%buffer_seq_addr_3 = getelementptr [2 x i64]* %buffer_seq, i64 0, i64 1" [DmaTDC.cpp:133]
ST_14 : Operation 175 [1/1] (1.75ns)   --->   "store i64 %bsq_1_load, i64* %buffer_seq_addr_3, align 8" [DmaTDC.cpp:133]   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4> <RAM>
ST_14 : Operation 176 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_ovld.i1P(i1* %interrupt_r, i1 true)" [DmaTDC.cpp:136]
ST_14 : Operation 177 [1/1] (1.39ns)   --->   "br label %.critedge93._crit_edge103" [DmaTDC.cpp:137]
ST_14 : Operation 178 [1/1] (0.00ns)   --->   "%bufstatus_0_flag_1 = phi i1 [ false, %.critedge93 ], [ %not_bufsel_load_t, %._crit_edge10829 ], [ false, %memcpy.tail ]" [DmaTDC.cpp:119]
ST_14 : Operation 179 [1/1] (0.00ns)   --->   "%bufstatus_0_loc_1 = phi i1 [ %bufstatus_0_load, %.critedge93 ], [ %bufstatus_0_load_s, %._crit_edge10829 ], [ %bufstatus_0_load, %memcpy.tail ]" [DmaTDC.cpp:65]
ST_14 : Operation 180 [1/1] (0.00ns)   --->   "%bufstatus_1_flag_1 = phi i1 [ false, %.critedge93 ], [ %bufsel_load, %._crit_edge10829 ], [ false, %memcpy.tail ]"
ST_14 : Operation 181 [1/1] (0.00ns)   --->   "%bufstatus_1_loc_1 = phi i1 [ %bufstatus_1_load, %.critedge93 ], [ %p_bufstatus_1_load, %._crit_edge10829 ], [ %bufstatus_1_load, %memcpy.tail ]" [DmaTDC.cpp:65]
ST_14 : Operation 182 [1/1] (0.00ns)   --->   "%inbuffer_pointer_fla_1 = phi i1 [ %inbuffer_pointer_fla, %.critedge93 ], [ true, %._crit_edge10829 ], [ true, %memcpy.tail ]"
ST_14 : Operation 183 [1/1] (0.00ns)   --->   "%inbuffer_pointer_new_1 = phi i32 [ %inbuffer_pointer_loc, %.critedge93 ], [ 0, %._crit_edge10829 ], [ 0, %memcpy.tail ]" [DmaTDC.cpp:71]
ST_14 : Operation 184 [1/1] (0.00ns)   --->   "%out_counter_loc_2 = phi i64 [ %out_counter_loc, %.critedge93 ], [ %out_counter_loc_1, %._crit_edge10829 ], [ %out_counter_loc_1, %memcpy.tail ]" [DmaTDC.cpp:85]
ST_14 : Operation 185 [1/1] (0.00ns)   --->   "%lost_counter_loc_2 = phi i64 [ %lost_counter_loc, %.critedge93 ], [ %lost_counter_loc_1, %._crit_edge10829 ], [ %lost_counter_loc_1, %memcpy.tail ]" [DmaTDC.cpp:98]
ST_14 : Operation 186 [1/1] (0.00ns)   --->   "%swap_timeout_flag = phi i1 [ false, %.critedge93 ], [ true, %._crit_edge10829 ], [ false, %memcpy.tail ]"
ST_14 : Operation 187 [1/1] (0.00ns)   --->   "%buf_p_flag = phi i1 [ false, %.critedge93 ], [ true, %._crit_edge10829 ], [ true, %memcpy.tail ]"
ST_14 : Operation 188 [1/1] (0.00ns)   --->   "%buf_p_loc = phi i32 [ %buf_p_load, %.critedge93 ], [ 0, %._crit_edge10829 ], [ %tmp_10, %memcpy.tail ]" [DmaTDC.cpp:105]
ST_14 : Operation 189 [1/1] (0.00ns)   --->   "%buftimeout_loc = phi i32 [ %buftimeout_load, %.critedge93 ], [ 0, %._crit_edge10829 ], [ %buftimeout_load, %memcpy.tail ]" [DmaTDC.cpp:166]
ST_14 : Operation 190 [1/1] (0.00ns)   --->   "%bufsel_load_3 = phi i1 [ %bufsel_load, %.critedge93 ], [ %not_bufsel_load_t, %._crit_edge10829 ], [ %bufsel_load, %memcpy.tail ]" [DmaTDC.cpp:119]
ST_14 : Operation 191 [1/1] (0.00ns)   --->   "%bufsel_load_3_cast = zext i1 %bufsel_load_3 to i32" [DmaTDC.cpp:141]
ST_14 : Operation 192 [1/1] (0.00ns)   --->   "%tmp_15 = zext i1 %bufstatus_0_loc_1 to i32" [DmaTDC.cpp:141]
ST_14 : Operation 193 [1/1] (0.00ns)   --->   "%tmp_16 = call i32 @_ssdm_op_BitSet.i32.i32.i32.i1(i32 %tmp_15, i32 1, i1 %bufstatus_1_loc_1)" [DmaTDC.cpp:141]
ST_14 : Operation 194 [1/1] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.i32P(i32* %buffer_status, i32 %tmp_16)" [DmaTDC.cpp:141]   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_14 : Operation 195 [1/1] (0.00ns)   --->   "%obuffer_ack_load = load i32* @obuffer_ack, align 4" [DmaTDC.cpp:147]
ST_14 : Operation 196 [1/1] (0.00ns)   --->   "%tmp_17 = trunc i32 %obuffer_ack_load to i1" [DmaTDC.cpp:147]
ST_14 : Operation 197 [1/1] (0.57ns)   --->   "%tmp_18 = xor i1 %tmp_17, true" [DmaTDC.cpp:147]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 198 [1/1] (0.00ns)   --->   "br i1 %buf_p_flag, label %mergeST38, label %.critedge93._crit_edge103.new_ifconv"
ST_14 : Operation 199 [1/1] (0.00ns)   --->   "store i32 %buf_p_loc, i32* @buf_p, align 4" [DmaTDC.cpp:113]
ST_14 : Operation 200 [1/1] (0.00ns)   --->   "br label %.critedge93._crit_edge103.new_ifconv"
ST_14 : Operation 201 [1/1] (0.00ns)   --->   "%tmp_25 = trunc i32 %buffer_ack_read to i1" [DmaTDC.cpp:147]
ST_14 : Operation 202 [1/1] (0.00ns) (grouped into LUT with out node bufstatus_0_new_2)   --->   "%tmp_19 = xor i1 %tmp_25, true" [DmaTDC.cpp:147]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 203 [1/1] (0.00ns) (grouped into LUT with out node bufstatus_0_flag_2)   --->   "%bufstatus_0_flag_1_s = and i1 %tmp_25, %tmp_18" [DmaTDC.cpp:147]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 204 [1/1] (0.57ns) (out node of the LUT)   --->   "%bufstatus_0_flag_2 = or i1 %bufstatus_0_flag_1, %bufstatus_0_flag_1_s" [DmaTDC.cpp:119]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 205 [1/1] (0.57ns) (out node of the LUT)   --->   "%bufstatus_0_new_2 = or i1 %tmp_17, %tmp_19" [DmaTDC.cpp:147]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 206 [1/1] (0.57ns)   --->   "%bufstatus_load_4 = and i1 %bufstatus_0_loc_1, %bufstatus_0_new_2" [DmaTDC.cpp:65]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 207 [1/1] (0.00ns)   --->   "%tmp_26 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %obuffer_ack_load, i32 1)" [DmaTDC.cpp:147]
ST_14 : Operation 208 [1/1] (0.00ns) (grouped into LUT with out node bufstatus_1_flag_2)   --->   "%rev = xor i1 %tmp_26, true" [DmaTDC.cpp:147]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 209 [1/1] (0.00ns)   --->   "%tmp_27 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %buffer_ack_read, i32 1)" [DmaTDC.cpp:147]
ST_14 : Operation 210 [1/1] (0.00ns) (grouped into LUT with out node bufstatus_1_new_2)   --->   "%rev8 = xor i1 %tmp_27, true" [DmaTDC.cpp:147]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 211 [1/1] (0.00ns) (grouped into LUT with out node bufstatus_1_flag_2)   --->   "%bufstatus_1_flag_1_s = and i1 %tmp_27, %rev" [DmaTDC.cpp:147]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 212 [1/1] (0.57ns) (out node of the LUT)   --->   "%bufstatus_1_flag_2 = or i1 %bufstatus_1_flag_1, %bufstatus_1_flag_1_s" [DmaTDC.cpp:147]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 213 [1/1] (0.57ns) (out node of the LUT)   --->   "%bufstatus_1_new_2 = or i1 %tmp_26, %rev8" [DmaTDC.cpp:147]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 214 [1/1] (0.57ns)   --->   "%bufstatus_load_5 = and i1 %bufstatus_1_loc_1, %bufstatus_1_new_2" [DmaTDC.cpp:65]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 215 [1/1] (1.30ns)   --->   "store i32 %buffer_ack_read, i32* @obuffer_ack, align 4" [DmaTDC.cpp:153]
ST_14 : Operation 216 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_ovld.i32P(i32* %debug_bufsel_0, i32 %bufsel_load_3_cast)" [DmaTDC.cpp:155]
ST_14 : Operation 217 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_ovld.i32P(i32* %debug_buf0_p, i32 %buf_p_loc)" [DmaTDC.cpp:156]
ST_14 : Operation 218 [1/1] (0.00ns)   --->   "%tmp_20 = zext i1 %bufstatus_load_4 to i32" [DmaTDC.cpp:158]
ST_14 : Operation 219 [1/1] (0.00ns)   --->   "%tmp_21 = call i32 @_ssdm_op_BitSet.i32.i32.i32.i1(i32 %tmp_20, i32 1, i1 %bufstatus_load_5)" [DmaTDC.cpp:158]
ST_14 : Operation 220 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_ovld.i32P(i32* %debug_buffer_status, i32 %tmp_21)" [DmaTDC.cpp:158]
ST_14 : Operation 221 [1/1] (1.75ns)   --->   "store i64 0, i64* %stat_counter_addr, align 8" [DmaTDC.cpp:163]   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4> <RAM>

 <State 15> : 1.75ns
ST_15 : Operation 222 [1/1] (0.00ns)   --->   "%stat_counter_addr_1 = getelementptr [4 x i64]* %stat_counter, i64 0, i64 1" [DmaTDC.cpp:164]
ST_15 : Operation 223 [1/1] (1.75ns)   --->   "store i64 %out_counter_loc_2, i64* %stat_counter_addr_1, align 8" [DmaTDC.cpp:164]   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4> <RAM>

 <State 16> : 1.75ns
ST_16 : Operation 224 [1/1] (0.00ns)   --->   "%stat_counter_addr_2 = getelementptr [4 x i64]* %stat_counter, i64 0, i64 2" [DmaTDC.cpp:165]
ST_16 : Operation 225 [1/1] (1.75ns)   --->   "store i64 %lost_counter_loc_2, i64* %stat_counter_addr_2, align 8" [DmaTDC.cpp:165]   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4> <RAM>

 <State 17> : 4.70ns
ST_17 : Operation 226 [1/1] (0.00ns)   --->   "%tmp_22 = zext i32 %buftimeout_loc to i64" [DmaTDC.cpp:166]
ST_17 : Operation 227 [1/1] (0.00ns)   --->   "%stat_counter_addr_3 = getelementptr [4 x i64]* %stat_counter, i64 0, i64 4" [DmaTDC.cpp:166]
ST_17 : Operation 228 [1/1] (1.75ns)   --->   "store i64 %tmp_22, i64* %stat_counter_addr_3, align 8" [DmaTDC.cpp:166]   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4> <RAM>
ST_17 : Operation 229 [1/1] (2.14ns)   --->   "%tmp_23 = icmp eq i32 %buftimeout_loc, 10000000" [DmaTDC.cpp:173]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 230 [1/1] (2.24ns)   --->   "%tmp_24 = add i32 1, %buftimeout_loc" [DmaTDC.cpp:179]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.24> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 231 [1/1] (0.57ns)   --->   "%swap_timeout_flag_1 = or i1 %tmp_23, %swap_timeout_flag" [DmaTDC.cpp:173]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 232 [1/1] (1.15ns)   --->   "%storemerge = select i1 %tmp_23, i32 0, i32 %tmp_24" [DmaTDC.cpp:173]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.15> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 233 [1/1] (0.00ns)   --->   "br i1 %swap_timeout_flag_1, label %mergeST36, label %.new37" [DmaTDC.cpp:173]
ST_17 : Operation 234 [1/1] (0.00ns)   --->   "store i1 %tmp_23, i1* @swap_timeout, align 1" [DmaTDC.cpp:122]
ST_17 : Operation 235 [1/1] (0.00ns)   --->   "br label %.new37"
ST_17 : Operation 236 [1/1] (1.30ns)   --->   "br label %mergeST39" [DmaTDC.cpp:184]
ST_17 : Operation 237 [1/1] (0.00ns)   --->   "%bufstatus_0_flag_3 = phi i1 [ %bufstatus_0_flag_2, %.new37 ], [ true, %3 ]" [DmaTDC.cpp:119]
ST_17 : Operation 238 [1/1] (0.00ns)   --->   "%bufstatus_0_new_3 = phi i1 [ %bufstatus_0_new_2, %.new37 ], [ false, %3 ]" [DmaTDC.cpp:147]
ST_17 : Operation 239 [1/1] (0.00ns)   --->   "%bufstatus_1_flag_3 = phi i1 [ %bufstatus_1_flag_2, %.new37 ], [ true, %3 ]" [DmaTDC.cpp:147]
ST_17 : Operation 240 [1/1] (0.00ns)   --->   "%bufstatus_1_new_3 = phi i1 [ %bufstatus_1_new_2, %.new37 ], [ false, %3 ]" [DmaTDC.cpp:147]
ST_17 : Operation 241 [1/1] (0.00ns)   --->   "%inbuffer_pointer_fla_2 = phi i1 [ %inbuffer_pointer_fla_1, %.new37 ], [ true, %3 ]"
ST_17 : Operation 242 [1/1] (0.00ns)   --->   "%inbuffer_pointer_new_2 = phi i32 [ %inbuffer_pointer_new_1, %.new37 ], [ 0, %3 ]" [DmaTDC.cpp:71]
ST_17 : Operation 243 [1/1] (0.00ns)   --->   "%buftimeout_new = phi i32 [ %storemerge, %.new37 ], [ 0, %3 ]" [DmaTDC.cpp:173]
ST_17 : Operation 244 [1/1] (0.00ns)   --->   "%clear_fifo_load = phi i1 [ true, %.new37 ], [ false, %3 ]" [DmaTDC.cpp:206]
ST_17 : Operation 245 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.i1P(i1* %fifo_resetn, i1 %clear_fifo_load)" [DmaTDC.cpp:206]
ST_17 : Operation 246 [1/1] (0.00ns)   --->   "store i32 %buftimeout_new, i32* @buftimeout, align 4" [DmaTDC.cpp:121]
ST_17 : Operation 247 [1/1] (0.00ns)   --->   "br i1 %inbuffer_pointer_fla_2, label %mergeST34, label %.new35"
ST_17 : Operation 248 [1/1] (0.00ns)   --->   "store i32 %inbuffer_pointer_new_2, i32* @inbuffer_pointer, align 4" [DmaTDC.cpp:72]
ST_17 : Operation 249 [1/1] (0.00ns)   --->   "br label %.new35"
ST_17 : Operation 250 [1/1] (0.00ns)   --->   "br i1 %bufstatus_1_flag_3, label %mergeST32, label %.new33" [DmaTDC.cpp:147]
ST_17 : Operation 251 [1/1] (0.00ns)   --->   "store i1 %bufstatus_1_new_3, i1* @bufstatus_1, align 1" [DmaTDC.cpp:149]
ST_17 : Operation 252 [1/1] (0.00ns)   --->   "br label %.new33"
ST_17 : Operation 253 [1/1] (0.00ns)   --->   "br i1 %bufstatus_0_flag_3, label %mergeST, label %.new" [DmaTDC.cpp:119]
ST_17 : Operation 254 [1/1] (0.00ns)   --->   "store i1 %bufstatus_0_new_3, i1* @bufstatus_0, align 1" [DmaTDC.cpp:149]
ST_17 : Operation 255 [1/1] (0.00ns)   --->   "br label %.new"
ST_17 : Operation 256 [1/1] (0.00ns)   --->   "ret void" [DmaTDC.cpp:207]


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 8ns, clock uncertainty: 1ns.

 <State 1>: 5.69ns
The critical path consists of the following:
	'load' operation ('inbuffer_pointer_loa', DmaTDC.cpp:71) on static variable 'inbuffer_pointer' [74]  (0 ns)
	'add' operation ('tmp_9', DmaTDC.cpp:72) [113]  (2.25 ns)
	'icmp' operation ('tmp_5', DmaTDC.cpp:80) [119]  (2.14 ns)
	multiplexor before 'phi' operation ('inbuffer_pointer_loc_1', DmaTDC.cpp:71) with incoming values : ('inbuffer_pointer_loa', DmaTDC.cpp:71) ('tmp_9', DmaTDC.cpp:72) [137]  (1.3 ns)

 <State 2>: 1.75ns
The critical path consists of the following:
	'getelementptr' operation ('buffer_seq_addr_1', DmaTDC.cpp:198) [90]  (0 ns)
	'store' operation (DmaTDC.cpp:198) of constant 0 on array 'buffer_seq' [91]  (1.75 ns)

 <State 3>: 4.43ns
The critical path consists of the following:
	'add' operation ('tmp3', DmaTDC.cpp:105) [145]  (2.18 ns)
	'add' operation ('p_sum1', DmaTDC.cpp:105) [147]  (2.25 ns)
	'getelementptr' operation ('a_V_addr', DmaTDC.cpp:105) [149]  (0 ns)

 <State 4>: 7ns
The critical path consists of the following:
	bus request on port 'a_V' (DmaTDC.cpp:105) [150]  (7 ns)

 <State 5>: 2.77ns
The critical path consists of the following:
	'phi' operation ('indvar') with incoming values : ('indvar_next') [153]  (0 ns)
	'getelementptr' operation ('inbuffer_V_addr_2', DmaTDC.cpp:105) [163]  (0 ns)
	'load' operation ('inbuffer_V_load', DmaTDC.cpp:105) on array 'inbuffer_V' [164]  (2.77 ns)

 <State 6>: 2.77ns
The critical path consists of the following:
	'load' operation ('inbuffer_V_load', DmaTDC.cpp:105) on array 'inbuffer_V' [164]  (2.77 ns)

 <State 7>: 7ns
The critical path consists of the following:
	bus write on port 'a_V' (DmaTDC.cpp:105) [165]  (7 ns)

 <State 8>: 7ns
The critical path consists of the following:
	bus access on port 'a_V' (DmaTDC.cpp:105) [169]  (7 ns)

 <State 9>: 7ns
The critical path consists of the following:
	bus access on port 'a_V' (DmaTDC.cpp:105) [169]  (7 ns)

 <State 10>: 7ns
The critical path consists of the following:
	bus access on port 'a_V' (DmaTDC.cpp:105) [169]  (7 ns)

 <State 11>: 7ns
The critical path consists of the following:
	bus access on port 'a_V' (DmaTDC.cpp:105) [169]  (7 ns)

 <State 12>: 7ns
The critical path consists of the following:
	bus access on port 'a_V' (DmaTDC.cpp:105) [169]  (7 ns)

 <State 13>: 1.75ns
The critical path consists of the following:
	'load' operation ('bsq_0_load', DmaTDC.cpp:133) on static variable 'bsq_0' [192]  (0 ns)
	'store' operation (DmaTDC.cpp:133) of variable 'bsq_0_load', DmaTDC.cpp:133 on array 'buffer_seq' [194]  (1.75 ns)

 <State 14>: 2.4ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('bufstatus_1_loc_1', DmaTDC.cpp:65) with incoming values : ('bufstatus_1_load', DmaTDC.cpp:65) ('p_bufstatus_1_load', DmaTDC.cpp:119) [204]  (1.4 ns)
	'phi' operation ('bufstatus_1_loc_1', DmaTDC.cpp:65) with incoming values : ('bufstatus_1_load', DmaTDC.cpp:65) ('p_bufstatus_1_load', DmaTDC.cpp:119) [204]  (0 ns)
	s_axi write on port 'buffer_status' (DmaTDC.cpp:141) [217]  (1 ns)

 <State 15>: 1.75ns
The critical path consists of the following:
	'getelementptr' operation ('stat_counter_addr_1', DmaTDC.cpp:164) [247]  (0 ns)
	'store' operation (DmaTDC.cpp:164) of variable 'out_counter_loc_2', DmaTDC.cpp:85 on array 'stat_counter' [248]  (1.75 ns)

 <State 16>: 1.75ns
The critical path consists of the following:
	'getelementptr' operation ('stat_counter_addr_2', DmaTDC.cpp:165) [249]  (0 ns)
	'store' operation (DmaTDC.cpp:165) of variable 'lost_counter_loc_2', DmaTDC.cpp:98 on array 'stat_counter' [250]  (1.75 ns)

 <State 17>: 4.7ns
The critical path consists of the following:
	'add' operation ('tmp_24', DmaTDC.cpp:179) [255]  (2.25 ns)
	'select' operation ('storemerge', DmaTDC.cpp:173) [257]  (1.15 ns)
	multiplexor before 'phi' operation ('bufstatus_0_flag_3', DmaTDC.cpp:119) with incoming values : ('bufstatus_0_flag_2', DmaTDC.cpp:119) [265]  (1.3 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
