Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed May  1 13:15:46 2019
| Host         : MINGJIE running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file display_top_timing_summary_routed.rpt -pb display_top_timing_summary_routed.pb -rpx display_top_timing_summary_routed.rpx -warn_on_violation
| Design       : display_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 32 register/latch pins with no clock driven by root clock pin: key_detecter/CLK50MHZ_reg/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: key_detecter/uut/db_clk/O_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 91 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.175        0.000                      0                  303        0.178        0.000                      0                  303        4.500        0.000                       0                   159  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.175        0.000                      0                  303        0.178        0.000                      0                  303        4.500        0.000                       0                   159  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.175ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.178ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.175ns  (required time - arrival time)
  Source:                 bird_unit/extra_up_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bird_unit/jump_t_reg_reg[17]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.626ns  (logic 1.616ns (24.388%)  route 5.010ns (75.612%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.552     5.073    bird_unit/clk
    SLICE_X8Y27          FDCE                                         r  bird_unit/extra_up_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y27          FDCE (Prop_fdce_C_Q)         0.518     5.591 f  bird_unit/extra_up_reg_reg[0]/Q
                         net (fo=5, routed)           0.998     6.589    bird_unit/extra_up_reg[0]
    SLICE_X11Y27         LUT4 (Prop_lut4_I1_O)        0.124     6.713 f  bird_unit/jump_t_reg[19]_i_19/O
                         net (fo=2, routed)           1.223     7.936    bird_unit/jump_t_reg[19]_i_19_n_0
    SLICE_X12Y30         LUT5 (Prop_lut5_I4_O)        0.152     8.088 f  bird_unit/jump_t_reg[19]_i_11/O
                         net (fo=1, routed)           0.286     8.374    bird_unit/jump_t_reg[19]_i_11_n_0
    SLICE_X12Y30         LUT6 (Prop_lut6_I0_O)        0.348     8.722 r  bird_unit/jump_t_reg[19]_i_7/O
                         net (fo=2, routed)           1.097     9.819    bird_unit/jump_t_reg[19]_i_7_n_0
    SLICE_X6Y30          LUT4 (Prop_lut4_I0_O)        0.146     9.965 r  bird_unit/jump_t_reg[19]_i_3/O
                         net (fo=1, routed)           0.419    10.384    bird_unit/jump_t_reg[19]_i_3_n_0
    SLICE_X3Y30          LUT6 (Prop_lut6_I1_O)        0.328    10.712 r  bird_unit/jump_t_reg[19]_i_1/O
                         net (fo=20, routed)          0.988    11.699    bird_unit/jump_t_reg[19]_i_1_n_0
    SLICE_X1Y35          FDCE                                         r  bird_unit/jump_t_reg_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.514    14.855    bird_unit/clk
    SLICE_X1Y35          FDCE                                         r  bird_unit/jump_t_reg_reg[17]/C
                         clock pessimism              0.260    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X1Y35          FDCE (Setup_fdce_C_CE)      -0.205    14.875    bird_unit/jump_t_reg_reg[17]
  -------------------------------------------------------------------
                         required time                         14.875    
                         arrival time                         -11.699    
  -------------------------------------------------------------------
                         slack                                  3.175    

Slack (MET) :             3.269ns  (required time - arrival time)
  Source:                 bird_unit/y_start_reg_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bird_unit/y_state_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.838ns  (logic 1.630ns (23.838%)  route 5.208ns (76.162%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.562     5.083    bird_unit/clk
    SLICE_X8Y34          FDCE                                         r  bird_unit/y_start_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y34          FDCE (Prop_fdce_C_Q)         0.518     5.601 r  bird_unit/y_start_reg_reg[15]/Q
                         net (fo=13, routed)          1.247     6.848    bird_unit/y_start_reg[15]
    SLICE_X6Y35          LUT4 (Prop_lut4_I0_O)        0.150     6.998 r  bird_unit/extra_up_reg[25]_i_19/O
                         net (fo=2, routed)           0.866     7.864    bird_unit/extra_up_reg[25]_i_19_n_0
    SLICE_X6Y37          LUT6 (Prop_lut6_I1_O)        0.328     8.192 r  bird_unit/extra_up_reg[25]_i_8/O
                         net (fo=59, routed)          1.560     9.752    bird_unit/extra_up_reg[25]_i_8_n_0
    SLICE_X6Y30          LUT5 (Prop_lut5_I2_O)        0.153     9.905 f  bird_unit/y_state_reg[2]_i_4/O
                         net (fo=1, routed)           0.692    10.597    bird_unit/y_state_reg[2]_i_4_n_0
    SLICE_X6Y30          LUT6 (Prop_lut6_I0_O)        0.331    10.928 r  bird_unit/y_state_reg[2]_i_3/O
                         net (fo=3, routed)           0.843    11.771    bird_unit/y_state_reg[2]_i_3_n_0
    SLICE_X6Y29          LUT4 (Prop_lut4_I2_O)        0.150    11.921 r  bird_unit/y_state_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    11.921    bird_unit/y_state_reg[1]_i_1_n_0
    SLICE_X6Y29          FDCE                                         r  bird_unit/y_state_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.506    14.847    bird_unit/clk
    SLICE_X6Y29          FDCE                                         r  bird_unit/y_state_reg_reg[1]/C
                         clock pessimism              0.260    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X6Y29          FDCE (Setup_fdce_C_D)        0.118    15.190    bird_unit/y_state_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         15.190    
                         arrival time                         -11.921    
  -------------------------------------------------------------------
                         slack                                  3.269    

Slack (MET) :             3.319ns  (required time - arrival time)
  Source:                 bird_unit/extra_up_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bird_unit/jump_t_reg_reg[19]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.518ns  (logic 1.616ns (24.791%)  route 4.902ns (75.209%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.552     5.073    bird_unit/clk
    SLICE_X8Y27          FDCE                                         r  bird_unit/extra_up_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y27          FDCE (Prop_fdce_C_Q)         0.518     5.591 f  bird_unit/extra_up_reg_reg[0]/Q
                         net (fo=5, routed)           0.998     6.589    bird_unit/extra_up_reg[0]
    SLICE_X11Y27         LUT4 (Prop_lut4_I1_O)        0.124     6.713 f  bird_unit/jump_t_reg[19]_i_19/O
                         net (fo=2, routed)           1.223     7.936    bird_unit/jump_t_reg[19]_i_19_n_0
    SLICE_X12Y30         LUT5 (Prop_lut5_I4_O)        0.152     8.088 f  bird_unit/jump_t_reg[19]_i_11/O
                         net (fo=1, routed)           0.286     8.374    bird_unit/jump_t_reg[19]_i_11_n_0
    SLICE_X12Y30         LUT6 (Prop_lut6_I0_O)        0.348     8.722 r  bird_unit/jump_t_reg[19]_i_7/O
                         net (fo=2, routed)           1.097     9.819    bird_unit/jump_t_reg[19]_i_7_n_0
    SLICE_X6Y30          LUT4 (Prop_lut4_I0_O)        0.146     9.965 r  bird_unit/jump_t_reg[19]_i_3/O
                         net (fo=1, routed)           0.419    10.384    bird_unit/jump_t_reg[19]_i_3_n_0
    SLICE_X3Y30          LUT6 (Prop_lut6_I1_O)        0.328    10.712 r  bird_unit/jump_t_reg[19]_i_1/O
                         net (fo=20, routed)          0.880    11.592    bird_unit/jump_t_reg[19]_i_1_n_0
    SLICE_X2Y35          FDCE                                         r  bird_unit/jump_t_reg_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.514    14.855    bird_unit/clk
    SLICE_X2Y35          FDCE                                         r  bird_unit/jump_t_reg_reg[19]/C
                         clock pessimism              0.260    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X2Y35          FDCE (Setup_fdce_C_CE)      -0.169    14.911    bird_unit/jump_t_reg_reg[19]
  -------------------------------------------------------------------
                         required time                         14.911    
                         arrival time                         -11.592    
  -------------------------------------------------------------------
                         slack                                  3.319    

Slack (MET) :             3.359ns  (required time - arrival time)
  Source:                 bird_unit/extra_up_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bird_unit/jump_t_reg_reg[18]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.477ns  (logic 1.616ns (24.949%)  route 4.861ns (75.051%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.552     5.073    bird_unit/clk
    SLICE_X8Y27          FDCE                                         r  bird_unit/extra_up_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y27          FDCE (Prop_fdce_C_Q)         0.518     5.591 f  bird_unit/extra_up_reg_reg[0]/Q
                         net (fo=5, routed)           0.998     6.589    bird_unit/extra_up_reg[0]
    SLICE_X11Y27         LUT4 (Prop_lut4_I1_O)        0.124     6.713 f  bird_unit/jump_t_reg[19]_i_19/O
                         net (fo=2, routed)           1.223     7.936    bird_unit/jump_t_reg[19]_i_19_n_0
    SLICE_X12Y30         LUT5 (Prop_lut5_I4_O)        0.152     8.088 f  bird_unit/jump_t_reg[19]_i_11/O
                         net (fo=1, routed)           0.286     8.374    bird_unit/jump_t_reg[19]_i_11_n_0
    SLICE_X12Y30         LUT6 (Prop_lut6_I0_O)        0.348     8.722 r  bird_unit/jump_t_reg[19]_i_7/O
                         net (fo=2, routed)           1.097     9.819    bird_unit/jump_t_reg[19]_i_7_n_0
    SLICE_X6Y30          LUT4 (Prop_lut4_I0_O)        0.146     9.965 r  bird_unit/jump_t_reg[19]_i_3/O
                         net (fo=1, routed)           0.419    10.384    bird_unit/jump_t_reg[19]_i_3_n_0
    SLICE_X3Y30          LUT6 (Prop_lut6_I1_O)        0.328    10.712 r  bird_unit/jump_t_reg[19]_i_1/O
                         net (fo=20, routed)          0.839    11.550    bird_unit/jump_t_reg[19]_i_1_n_0
    SLICE_X2Y34          FDCE                                         r  bird_unit/jump_t_reg_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.513    14.854    bird_unit/clk
    SLICE_X2Y34          FDCE                                         r  bird_unit/jump_t_reg_reg[18]/C
                         clock pessimism              0.260    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X2Y34          FDCE (Setup_fdce_C_CE)      -0.169    14.910    bird_unit/jump_t_reg_reg[18]
  -------------------------------------------------------------------
                         required time                         14.910    
                         arrival time                         -11.550    
  -------------------------------------------------------------------
                         slack                                  3.359    

Slack (MET) :             3.472ns  (required time - arrival time)
  Source:                 bird_unit/extra_up_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bird_unit/jump_t_reg_reg[16]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.329ns  (logic 1.616ns (25.533%)  route 4.713ns (74.468%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.552     5.073    bird_unit/clk
    SLICE_X8Y27          FDCE                                         r  bird_unit/extra_up_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y27          FDCE (Prop_fdce_C_Q)         0.518     5.591 f  bird_unit/extra_up_reg_reg[0]/Q
                         net (fo=5, routed)           0.998     6.589    bird_unit/extra_up_reg[0]
    SLICE_X11Y27         LUT4 (Prop_lut4_I1_O)        0.124     6.713 f  bird_unit/jump_t_reg[19]_i_19/O
                         net (fo=2, routed)           1.223     7.936    bird_unit/jump_t_reg[19]_i_19_n_0
    SLICE_X12Y30         LUT5 (Prop_lut5_I4_O)        0.152     8.088 f  bird_unit/jump_t_reg[19]_i_11/O
                         net (fo=1, routed)           0.286     8.374    bird_unit/jump_t_reg[19]_i_11_n_0
    SLICE_X12Y30         LUT6 (Prop_lut6_I0_O)        0.348     8.722 r  bird_unit/jump_t_reg[19]_i_7/O
                         net (fo=2, routed)           1.097     9.819    bird_unit/jump_t_reg[19]_i_7_n_0
    SLICE_X6Y30          LUT4 (Prop_lut4_I0_O)        0.146     9.965 r  bird_unit/jump_t_reg[19]_i_3/O
                         net (fo=1, routed)           0.419    10.384    bird_unit/jump_t_reg[19]_i_3_n_0
    SLICE_X3Y30          LUT6 (Prop_lut6_I1_O)        0.328    10.712 r  bird_unit/jump_t_reg[19]_i_1/O
                         net (fo=20, routed)          0.691    11.402    bird_unit/jump_t_reg[19]_i_1_n_0
    SLICE_X3Y35          FDCE                                         r  bird_unit/jump_t_reg_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.514    14.855    bird_unit/clk
    SLICE_X3Y35          FDCE                                         r  bird_unit/jump_t_reg_reg[16]/C
                         clock pessimism              0.260    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X3Y35          FDCE (Setup_fdce_C_CE)      -0.205    14.875    bird_unit/jump_t_reg_reg[16]
  -------------------------------------------------------------------
                         required time                         14.875    
                         arrival time                         -11.402    
  -------------------------------------------------------------------
                         slack                                  3.472    

Slack (MET) :             3.508ns  (required time - arrival time)
  Source:                 bird_unit/extra_up_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bird_unit/jump_t_reg_reg[15]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.327ns  (logic 1.616ns (25.540%)  route 4.711ns (74.460%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.552     5.073    bird_unit/clk
    SLICE_X8Y27          FDCE                                         r  bird_unit/extra_up_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y27          FDCE (Prop_fdce_C_Q)         0.518     5.591 f  bird_unit/extra_up_reg_reg[0]/Q
                         net (fo=5, routed)           0.998     6.589    bird_unit/extra_up_reg[0]
    SLICE_X11Y27         LUT4 (Prop_lut4_I1_O)        0.124     6.713 f  bird_unit/jump_t_reg[19]_i_19/O
                         net (fo=2, routed)           1.223     7.936    bird_unit/jump_t_reg[19]_i_19_n_0
    SLICE_X12Y30         LUT5 (Prop_lut5_I4_O)        0.152     8.088 f  bird_unit/jump_t_reg[19]_i_11/O
                         net (fo=1, routed)           0.286     8.374    bird_unit/jump_t_reg[19]_i_11_n_0
    SLICE_X12Y30         LUT6 (Prop_lut6_I0_O)        0.348     8.722 r  bird_unit/jump_t_reg[19]_i_7/O
                         net (fo=2, routed)           1.097     9.819    bird_unit/jump_t_reg[19]_i_7_n_0
    SLICE_X6Y30          LUT4 (Prop_lut4_I0_O)        0.146     9.965 r  bird_unit/jump_t_reg[19]_i_3/O
                         net (fo=1, routed)           0.419    10.384    bird_unit/jump_t_reg[19]_i_3_n_0
    SLICE_X3Y30          LUT6 (Prop_lut6_I1_O)        0.328    10.712 r  bird_unit/jump_t_reg[19]_i_1/O
                         net (fo=20, routed)          0.689    11.401    bird_unit/jump_t_reg[19]_i_1_n_0
    SLICE_X2Y33          FDCE                                         r  bird_unit/jump_t_reg_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.512    14.853    bird_unit/clk
    SLICE_X2Y33          FDCE                                         r  bird_unit/jump_t_reg_reg[15]/C
                         clock pessimism              0.260    15.113    
                         clock uncertainty           -0.035    15.078    
    SLICE_X2Y33          FDCE (Setup_fdce_C_CE)      -0.169    14.909    bird_unit/jump_t_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         14.909    
                         arrival time                         -11.401    
  -------------------------------------------------------------------
                         slack                                  3.508    

Slack (MET) :             3.528ns  (required time - arrival time)
  Source:                 bird_unit/y_start_reg_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bird_unit/y_state_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.492ns  (logic 1.604ns (24.708%)  route 4.888ns (75.292%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.562     5.083    bird_unit/clk
    SLICE_X8Y34          FDCE                                         r  bird_unit/y_start_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y34          FDCE (Prop_fdce_C_Q)         0.518     5.601 r  bird_unit/y_start_reg_reg[15]/Q
                         net (fo=13, routed)          1.247     6.848    bird_unit/y_start_reg[15]
    SLICE_X6Y35          LUT4 (Prop_lut4_I0_O)        0.150     6.998 r  bird_unit/extra_up_reg[25]_i_19/O
                         net (fo=2, routed)           0.866     7.864    bird_unit/extra_up_reg[25]_i_19_n_0
    SLICE_X6Y37          LUT6 (Prop_lut6_I1_O)        0.328     8.192 r  bird_unit/extra_up_reg[25]_i_8/O
                         net (fo=59, routed)          1.560     9.752    bird_unit/extra_up_reg[25]_i_8_n_0
    SLICE_X6Y30          LUT5 (Prop_lut5_I2_O)        0.153     9.905 f  bird_unit/y_state_reg[2]_i_4/O
                         net (fo=1, routed)           0.692    10.597    bird_unit/y_state_reg[2]_i_4_n_0
    SLICE_X6Y30          LUT6 (Prop_lut6_I0_O)        0.331    10.928 r  bird_unit/y_state_reg[2]_i_3/O
                         net (fo=3, routed)           0.523    11.451    bird_unit/y_state_reg[2]_i_3_n_0
    SLICE_X7Y30          LUT6 (Prop_lut6_I4_O)        0.124    11.575 r  bird_unit/y_state_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    11.575    bird_unit/y_state_reg[0]_i_1_n_0
    SLICE_X7Y30          FDCE                                         r  bird_unit/y_state_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.506    14.847    bird_unit/clk
    SLICE_X7Y30          FDCE                                         r  bird_unit/y_state_reg_reg[0]/C
                         clock pessimism              0.260    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X7Y30          FDCE (Setup_fdce_C_D)        0.031    15.103    bird_unit/y_state_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         15.103    
                         arrival time                         -11.575    
  -------------------------------------------------------------------
                         slack                                  3.528    

Slack (MET) :             3.539ns  (required time - arrival time)
  Source:                 bird_unit/extra_up_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bird_unit/jump_t_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.257ns  (logic 1.616ns (25.828%)  route 4.641ns (74.172%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.552     5.073    bird_unit/clk
    SLICE_X8Y27          FDCE                                         r  bird_unit/extra_up_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y27          FDCE (Prop_fdce_C_Q)         0.518     5.591 f  bird_unit/extra_up_reg_reg[0]/Q
                         net (fo=5, routed)           0.998     6.589    bird_unit/extra_up_reg[0]
    SLICE_X11Y27         LUT4 (Prop_lut4_I1_O)        0.124     6.713 f  bird_unit/jump_t_reg[19]_i_19/O
                         net (fo=2, routed)           1.223     7.936    bird_unit/jump_t_reg[19]_i_19_n_0
    SLICE_X12Y30         LUT5 (Prop_lut5_I4_O)        0.152     8.088 f  bird_unit/jump_t_reg[19]_i_11/O
                         net (fo=1, routed)           0.286     8.374    bird_unit/jump_t_reg[19]_i_11_n_0
    SLICE_X12Y30         LUT6 (Prop_lut6_I0_O)        0.348     8.722 r  bird_unit/jump_t_reg[19]_i_7/O
                         net (fo=2, routed)           1.097     9.819    bird_unit/jump_t_reg[19]_i_7_n_0
    SLICE_X6Y30          LUT4 (Prop_lut4_I0_O)        0.146     9.965 r  bird_unit/jump_t_reg[19]_i_3/O
                         net (fo=1, routed)           0.419    10.384    bird_unit/jump_t_reg[19]_i_3_n_0
    SLICE_X3Y30          LUT6 (Prop_lut6_I1_O)        0.328    10.712 r  bird_unit/jump_t_reg[19]_i_1/O
                         net (fo=20, routed)          0.618    11.330    bird_unit/jump_t_reg[19]_i_1_n_0
    SLICE_X3Y30          FDCE                                         r  bird_unit/jump_t_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.508    14.849    bird_unit/clk
    SLICE_X3Y30          FDCE                                         r  bird_unit/jump_t_reg_reg[0]/C
                         clock pessimism              0.260    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X3Y30          FDCE (Setup_fdce_C_CE)      -0.205    14.869    bird_unit/jump_t_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         14.869    
                         arrival time                         -11.330    
  -------------------------------------------------------------------
                         slack                                  3.539    

Slack (MET) :             3.562ns  (required time - arrival time)
  Source:                 object_rom_unit1/color_data[0]_INST_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.421ns  (logic 2.950ns (45.946%)  route 3.471ns (54.054%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.115ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.594     5.115    object_rom_unit1/clk
    RAMB36_X0Y4          RAMB36E1                                     r  object_rom_unit1/color_data[0]_INST_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y4          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.454     7.569 f  object_rom_unit1/color_data[0]_INST_0/DOADO[2]
                         net (fo=2, routed)           1.436     9.005    bird_unit/color_data[2]
    SLICE_X9Y24          LUT4 (Prop_lut4_I3_O)        0.124     9.129 r  bird_unit/object_out_on_INST_0_i_3/O
                         net (fo=1, routed)           0.360     9.488    bird_unit/object_out_on_INST_0_i_3_n_0
    SLICE_X8Y24          LUT5 (Prop_lut5_I4_O)        0.124     9.612 r  bird_unit/object_out_on_INST_0_i_2/O
                         net (fo=1, routed)           0.794    10.406    bird_unit/object_out_on_INST_0_i_2_n_0
    SLICE_X7Y24          LUT6 (Prop_lut6_I1_O)        0.124    10.530 r  bird_unit/object_out_on_INST_0/O
                         net (fo=12, routed)          0.881    11.411    object_on
    SLICE_X7Y26          LUT2 (Prop_lut2_I0_O)        0.124    11.535 r  rgb_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    11.535    rgb_reg[2]_i_1_n_0
    SLICE_X7Y26          FDRE                                         r  rgb_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.502    14.843    clk_IBUF_BUFG
    SLICE_X7Y26          FDRE                                         r  rgb_reg_reg[2]/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X7Y26          FDRE (Setup_fdre_C_D)        0.029    15.097    rgb_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         15.097    
                         arrival time                         -11.535    
  -------------------------------------------------------------------
                         slack                                  3.562    

Slack (MET) :             3.580ns  (required time - arrival time)
  Source:                 bird_unit/extra_up_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bird_unit/jump_t_reg_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.217ns  (logic 1.616ns (25.993%)  route 4.601ns (74.007%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.552     5.073    bird_unit/clk
    SLICE_X8Y27          FDCE                                         r  bird_unit/extra_up_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y27          FDCE (Prop_fdce_C_Q)         0.518     5.591 f  bird_unit/extra_up_reg_reg[0]/Q
                         net (fo=5, routed)           0.998     6.589    bird_unit/extra_up_reg[0]
    SLICE_X11Y27         LUT4 (Prop_lut4_I1_O)        0.124     6.713 f  bird_unit/jump_t_reg[19]_i_19/O
                         net (fo=2, routed)           1.223     7.936    bird_unit/jump_t_reg[19]_i_19_n_0
    SLICE_X12Y30         LUT5 (Prop_lut5_I4_O)        0.152     8.088 f  bird_unit/jump_t_reg[19]_i_11/O
                         net (fo=1, routed)           0.286     8.374    bird_unit/jump_t_reg[19]_i_11_n_0
    SLICE_X12Y30         LUT6 (Prop_lut6_I0_O)        0.348     8.722 r  bird_unit/jump_t_reg[19]_i_7/O
                         net (fo=2, routed)           1.097     9.819    bird_unit/jump_t_reg[19]_i_7_n_0
    SLICE_X6Y30          LUT4 (Prop_lut4_I0_O)        0.146     9.965 r  bird_unit/jump_t_reg[19]_i_3/O
                         net (fo=1, routed)           0.419    10.384    bird_unit/jump_t_reg[19]_i_3_n_0
    SLICE_X3Y30          LUT6 (Prop_lut6_I1_O)        0.328    10.712 r  bird_unit/jump_t_reg[19]_i_1/O
                         net (fo=20, routed)          0.579    11.290    bird_unit/jump_t_reg[19]_i_1_n_0
    SLICE_X3Y31          FDCE                                         r  bird_unit/jump_t_reg_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.509    14.850    bird_unit/clk
    SLICE_X3Y31          FDCE                                         r  bird_unit/jump_t_reg_reg[6]/C
                         clock pessimism              0.260    15.110    
                         clock uncertainty           -0.035    15.075    
    SLICE_X3Y31          FDCE (Setup_fdce_C_CE)      -0.205    14.870    bird_unit/jump_t_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         14.870    
                         arrival time                         -11.290    
  -------------------------------------------------------------------
                         slack                                  3.580    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 vsync_unit/h_count_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vsync_unit/hsync_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.186ns (59.887%)  route 0.125ns (40.113%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.583     1.466    vsync_unit/clk
    SLICE_X3Y23          FDCE                                         r  vsync_unit/h_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDCE (Prop_fdce_C_Q)         0.141     1.607 f  vsync_unit/h_count_reg_reg[8]/Q
                         net (fo=9, routed)           0.125     1.732    vsync_unit/x[8]
    SLICE_X2Y23          LUT6 (Prop_lut6_I2_O)        0.045     1.777 r  vsync_unit/hsync_reg_i_1/O
                         net (fo=1, routed)           0.000     1.777    vsync_unit/hsync_next
    SLICE_X2Y23          FDCE                                         r  vsync_unit/hsync_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.851     1.978    vsync_unit/clk
    SLICE_X2Y23          FDCE                                         r  vsync_unit/hsync_reg_reg/C
                         clock pessimism             -0.499     1.479    
    SLICE_X2Y23          FDCE (Hold_fdce_C_D)         0.120     1.599    vsync_unit/hsync_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.777    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 bird_unit/btnU_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bird_unit/btnU_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.222%)  route 0.119ns (45.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.592     1.475    bird_unit/clk
    SLICE_X3Y37          FDCE                                         r  bird_unit/btnU_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y37          FDCE (Prop_fdce_C_Q)         0.141     1.616 r  bird_unit/btnU_reg_reg[0]/Q
                         net (fo=2, routed)           0.119     1.735    bird_unit/btnU_reg[0]
    SLICE_X2Y36          FDCE                                         r  bird_unit/btnU_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.861     1.988    bird_unit/clk
    SLICE_X2Y36          FDCE                                         r  bird_unit/btnU_reg_reg[1]/C
                         clock pessimism             -0.499     1.489    
    SLICE_X2Y36          FDCE (Hold_fdce_C_D)         0.059     1.548    bird_unit/btnU_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.735    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 bird_unit/btnU_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bird_unit/btnU_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.164ns (56.923%)  route 0.124ns (43.077%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.591     1.474    bird_unit/clk
    SLICE_X2Y36          FDCE                                         r  bird_unit/btnU_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y36          FDCE (Prop_fdce_C_Q)         0.164     1.638 r  bird_unit/btnU_reg_reg[3]/Q
                         net (fo=2, routed)           0.124     1.762    bird_unit/btnU_reg[3]
    SLICE_X3Y36          FDCE                                         r  bird_unit/btnU_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.861     1.988    bird_unit/clk
    SLICE_X3Y36          FDCE                                         r  bird_unit/btnU_reg_reg[4]/C
                         clock pessimism             -0.501     1.487    
    SLICE_X3Y36          FDCE (Hold_fdce_C_D)         0.070     1.557    bird_unit/btnU_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.762    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 vsync_unit/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vsync_unit/h_count_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.212ns (60.270%)  route 0.140ns (39.730%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.586     1.469    vsync_unit/clk
    SLICE_X2Y20          FDCE                                         r  vsync_unit/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y20          FDCE (Prop_fdce_C_Q)         0.164     1.633 r  vsync_unit/h_count_reg_reg[0]/Q
                         net (fo=12, routed)          0.140     1.773    vsync_unit/x[0]
    SLICE_X3Y20          LUT5 (Prop_lut5_I3_O)        0.048     1.821 r  vsync_unit/h_count_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     1.821    vsync_unit/h_count_reg[3]_i_1_n_0
    SLICE_X3Y20          FDCE                                         r  vsync_unit/h_count_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.855     1.982    vsync_unit/clk
    SLICE_X3Y20          FDCE                                         r  vsync_unit/h_count_reg_reg[3]/C
                         clock pessimism             -0.500     1.482    
    SLICE_X3Y20          FDCE (Hold_fdce_C_D)         0.107     1.589    vsync_unit/h_count_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 vsync_unit/v_count_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vsync_unit/v_count_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.186ns (56.122%)  route 0.145ns (43.878%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.583     1.466    vsync_unit/clk
    SLICE_X4Y28          FDCE                                         r  vsync_unit/v_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y28          FDCE (Prop_fdce_C_Q)         0.141     1.607 f  vsync_unit/v_count_reg_reg[2]/Q
                         net (fo=15, routed)          0.145     1.753    vsync_unit/y[2]
    SLICE_X4Y28          LUT5 (Prop_lut5_I0_O)        0.045     1.798 r  vsync_unit/v_count_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.798    vsync_unit/v_count_reg[0]_i_1_n_0
    SLICE_X4Y28          FDCE                                         r  vsync_unit/v_count_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.852     1.979    vsync_unit/clk
    SLICE_X4Y28          FDCE                                         r  vsync_unit/v_count_reg_reg[0]/C
                         clock pessimism             -0.513     1.466    
    SLICE_X4Y28          FDCE (Hold_fdce_C_D)         0.092     1.558    vsync_unit/v_count_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 vsync_unit/h_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vsync_unit/h_count_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.186ns (53.785%)  route 0.160ns (46.215%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.583     1.466    vsync_unit/clk
    SLICE_X3Y23          FDCE                                         r  vsync_unit/h_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDCE (Prop_fdce_C_Q)         0.141     1.607 r  vsync_unit/h_count_reg_reg[5]/Q
                         net (fo=11, routed)          0.160     1.767    vsync_unit/x[5]
    SLICE_X1Y22          LUT4 (Prop_lut4_I2_O)        0.045     1.812 r  vsync_unit/h_count_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     1.812    vsync_unit/h_count_reg[7]_i_1_n_0
    SLICE_X1Y22          FDCE                                         r  vsync_unit/h_count_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.853     1.980    vsync_unit/clk
    SLICE_X1Y22          FDCE                                         r  vsync_unit/h_count_reg_reg[7]/C
                         clock pessimism             -0.499     1.481    
    SLICE_X1Y22          FDCE (Hold_fdce_C_D)         0.091     1.572    vsync_unit/h_count_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 vsync_unit/v_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vsync_unit/v_count_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.227ns (68.027%)  route 0.107ns (31.973%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.581     1.464    vsync_unit/clk
    SLICE_X4Y26          FDCE                                         r  vsync_unit/v_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y26          FDCE (Prop_fdce_C_Q)         0.128     1.592 r  vsync_unit/v_count_reg_reg[7]/Q
                         net (fo=8, routed)           0.107     1.699    vsync_unit/y[7]
    SLICE_X4Y26          LUT6 (Prop_lut6_I3_O)        0.099     1.798 r  vsync_unit/v_count_reg[8]_i_1/O
                         net (fo=1, routed)           0.000     1.798    vsync_unit/v_count_reg[8]_i_1_n_0
    SLICE_X4Y26          FDCE                                         r  vsync_unit/v_count_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.849     1.976    vsync_unit/clk
    SLICE_X4Y26          FDCE                                         r  vsync_unit/v_count_reg_reg[8]/C
                         clock pessimism             -0.512     1.464    
    SLICE_X4Y26          FDCE (Hold_fdce_C_D)         0.092     1.556    vsync_unit/v_count_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 vsync_unit/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vsync_unit/h_count_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.209ns (59.929%)  route 0.140ns (40.071%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.586     1.469    vsync_unit/clk
    SLICE_X2Y20          FDCE                                         r  vsync_unit/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y20          FDCE (Prop_fdce_C_Q)         0.164     1.633 r  vsync_unit/h_count_reg_reg[0]/Q
                         net (fo=12, routed)          0.140     1.773    vsync_unit/x[0]
    SLICE_X3Y20          LUT4 (Prop_lut4_I2_O)        0.045     1.818 r  vsync_unit/h_count_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.818    vsync_unit/h_count_reg[2]_i_1_n_0
    SLICE_X3Y20          FDCE                                         r  vsync_unit/h_count_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.855     1.982    vsync_unit/clk
    SLICE_X3Y20          FDCE                                         r  vsync_unit/h_count_reg_reg[2]/C
                         clock pessimism             -0.500     1.482    
    SLICE_X3Y20          FDCE (Hold_fdce_C_D)         0.091     1.573    vsync_unit/h_count_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 bird_unit/extra_up_reg_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bird_unit/extra_up_reg_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.209ns (54.191%)  route 0.177ns (45.809%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.558     1.441    bird_unit/clk
    SLICE_X12Y30         FDCE                                         r  bird_unit/extra_up_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y30         FDCE (Prop_fdce_C_Q)         0.164     1.605 r  bird_unit/extra_up_reg_reg[11]/Q
                         net (fo=6, routed)           0.177     1.782    bird_unit/extra_up_reg[11]
    SLICE_X12Y29         LUT6 (Prop_lut6_I2_O)        0.045     1.827 r  bird_unit/extra_up_reg[12]_i_1/O
                         net (fo=1, routed)           0.000     1.827    bird_unit/extra_up_reg[12]_i_1_n_0
    SLICE_X12Y29         FDCE                                         r  bird_unit/extra_up_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.825     1.952    bird_unit/clk
    SLICE_X12Y29         FDCE                                         r  bird_unit/extra_up_reg_reg[12]/C
                         clock pessimism             -0.498     1.454    
    SLICE_X12Y29         FDCE (Hold_fdce_C_D)         0.120     1.574    bird_unit/extra_up_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 bird_unit/extra_up_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bird_unit/extra_up_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.209ns (55.925%)  route 0.165ns (44.075%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.557     1.440    bird_unit/clk
    SLICE_X12Y29         FDCE                                         r  bird_unit/extra_up_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y29         FDCE (Prop_fdce_C_Q)         0.164     1.604 r  bird_unit/extra_up_reg_reg[8]/Q
                         net (fo=6, routed)           0.165     1.769    bird_unit/extra_up_reg[8]
    SLICE_X12Y29         LUT6 (Prop_lut6_I2_O)        0.045     1.814 r  bird_unit/extra_up_reg[9]_i_1/O
                         net (fo=1, routed)           0.000     1.814    bird_unit/extra_up_reg[9]_i_1_n_0
    SLICE_X12Y29         FDCE                                         r  bird_unit/extra_up_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.825     1.952    bird_unit/clk
    SLICE_X12Y29         FDCE                                         r  bird_unit/extra_up_reg_reg[9]/C
                         clock pessimism             -0.512     1.440    
    SLICE_X12Y29         FDCE (Hold_fdce_C_D)         0.121     1.561    bird_unit/extra_up_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.253    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y4    object_rom_unit1/color_data[0]_INST_0/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X3Y37    bird_unit/btnU_reg_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X2Y36    bird_unit/btnU_reg_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X2Y36    bird_unit/btnU_reg_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X2Y36    bird_unit/btnU_reg_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X3Y36    bird_unit/btnU_reg_reg[4]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X3Y36    bird_unit/btnU_reg_reg[5]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X3Y36    bird_unit/btnU_reg_reg[6]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X3Y36    bird_unit/btnU_reg_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y38    key_detecter/CLK50MHZ_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X3Y37    bird_unit/btnU_reg_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X2Y36    bird_unit/btnU_reg_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X2Y36    bird_unit/btnU_reg_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X2Y36    bird_unit/btnU_reg_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X3Y36    bird_unit/btnU_reg_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X3Y36    bird_unit/btnU_reg_reg[5]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X3Y36    bird_unit/btnU_reg_reg[6]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X3Y36    bird_unit/btnU_reg_reg[7]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X12Y28   bird_unit/extra_up_reg_reg[6]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X9Y31    bird_unit/extra_up_reg_reg[13]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X9Y31    bird_unit/extra_up_reg_reg[14]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X12Y31   bird_unit/extra_up_reg_reg[15]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X9Y31    bird_unit/extra_up_reg_reg[16]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X12Y29   bird_unit/extra_up_reg_reg[5]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X12Y29   bird_unit/extra_up_reg_reg[8]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X12Y29   bird_unit/extra_up_reg_reg[9]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X3Y32    bird_unit/jump_t_reg_reg[13]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X2Y32    bird_unit/jump_t_reg_reg[14]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X2Y33    bird_unit/jump_t_reg_reg[15]/C



