
---------- Begin Simulation Statistics ----------
sim_seconds                                  7.165888                       # Number of seconds simulated
sim_ticks                                7165887680500                       # Number of ticks simulated
final_tick                               7165887680500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 929209                       # Simulator instruction rate (inst/s)
host_op_rate                                  1488697                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             7144909378                       # Simulator tick rate (ticks/s)
host_mem_usage                                 671848                       # Number of bytes of host memory used
host_seconds                                  1002.94                       # Real time elapsed on the host
sim_insts                                   931937385                       # Number of instructions simulated
sim_ops                                    1493068016                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 7165887680500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           47232                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data         1182272                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1229504                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        47232                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         47232                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks   1803175168                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total      1803175168                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst              738                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data            18473                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               19211                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks      28174612                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total           28174612                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst               6591                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data             164986                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total                171577                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst          6591                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total             6591                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       251633189                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            251633189                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       251633189                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst              6591                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data            164986                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            251804766                       # Total bandwidth to/from this memory (bytes/s)
system.pwrStateResidencyTicks::UNDEFINED 7165887680500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 7165887680500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                   382884715                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    56350721                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                       7936671                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           277                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 7165887680500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 7165887680500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                  1341649305                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                            78                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    25                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    7165887680500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                      14331775361                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                   931937385                       # Number of instructions committed
system.cpu.committedOps                    1493068016                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses            1492559245                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                   4324                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                     1081144                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts     29585010                       # number of instructions that are conditional controls
system.cpu.num_int_insts                   1492559245                       # number of integer instructions
system.cpu.num_fp_insts                          4324                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads          2936286214                       # number of times the integer registers were read
system.cpu.num_int_register_writes         1546169994                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                 6422                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                3209                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_cc_register_reads            159291402                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           523370691                       # number of times the CC registers were written
system.cpu.num_mem_refs                     439235429                       # number of memory refs
system.cpu.num_load_insts                   382884708                       # Number of load instructions
system.cpu.num_store_insts                   56350721                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                14331775361                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                          30937525                       # Number of branches fetched
system.cpu.op_class::No_OpClass                506517      0.03%      0.03% # Class of executed instruction
system.cpu.op_class::IntAlu                 915491471     61.32%     61.35% # Class of executed instruction
system.cpu.op_class::IntMult                135270015      9.06%     70.41% # Class of executed instruction
system.cpu.op_class::IntDiv                   2561987      0.17%     70.58% # Class of executed instruction
system.cpu.op_class::FloatAdd                     132      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdAdd                      348      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdAlu                      682      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdCvt                      776      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdMisc                     530      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdShift                    129      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::MemRead                382883730     25.64%     96.23% # Class of executed instruction
system.cpu.op_class::MemWrite                56350031      3.77%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                 978      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                690      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                 1493068016                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 7165887680500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1023.901551                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           439235436                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1746648                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            251.473357                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            765500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  1023.901551                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999904                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999904                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           48                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          301                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          643                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           20                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         880217520                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        880217520                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 7165887680500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data    381157188                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       381157188                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     28174428                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       28174428                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data     409331616                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        409331616                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    409331616                       # number of overall hits
system.cpu.dcache.overall_hits::total       409331616                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data      1727527                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       1727527                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data     28176293                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total     28176293                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data     29903820                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       29903820                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data     29903820                       # number of overall misses
system.cpu.dcache.overall_misses::total      29903820                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data 829629415500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 829629415500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data 4584907243500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 4584907243500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 5414536659000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 5414536659000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 5414536659000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 5414536659000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data    382884715                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    382884715                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     56350721                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     56350721                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    439235436                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    439235436                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    439235436                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    439235436                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.004512                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004512                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.500017                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.500017                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.068082                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.068082                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.068082                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.068082                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 480241.070328                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 480241.070328                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 162722.159494                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 162722.159494                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 181065.049850                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 181065.049850                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 181065.049850                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 181065.049850                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks         1923                       # number of writebacks
system.cpu.dcache.writebacks::total              1923                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data      1727527                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      1727527                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data     28176293                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total     28176293                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data     29903820                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     29903820                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data     29903820                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     29903820                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 827901888500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 827901888500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 4556730950500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 4556730950500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 5384632839000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 5384632839000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 5384632839000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 5384632839000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.004512                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004512                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.500017                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.500017                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.068082                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.068082                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.068082                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.068082                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 479241.070328                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 479241.070328                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 161722.159494                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 161722.159494                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 180065.049850                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 180065.049850                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 180065.049850                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 180065.049850                       # average overall mshr miss latency
system.cpu.dcache.replacements                1745624                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 7165887680500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 7165887680500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 7165887680500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           450.893415                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1341649305                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               759                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          1767653.893281                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            445500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   450.893415                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.880651                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.880651                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          465                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           21                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           40                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          404                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.908203                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        2683299369                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       2683299369                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 7165887680500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst   1341648546                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      1341648546                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst    1341648546                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       1341648546                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst   1341648546                       # number of overall hits
system.cpu.icache.overall_hits::total      1341648546                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          759                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           759                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          759                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            759                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          759                       # number of overall misses
system.cpu.icache.overall_misses::total           759                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    371248000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    371248000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    371248000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    371248000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    371248000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    371248000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst   1341649305                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   1341649305                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst   1341649305                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   1341649305                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst   1341649305                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   1341649305                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000001                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000001                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 489127.799736                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 489127.799736                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 489127.799736                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 489127.799736                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 489127.799736                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 489127.799736                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks          294                       # number of writebacks
system.cpu.icache.writebacks::total               294                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          759                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          759                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          759                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          759                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          759                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          759                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    370489000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    370489000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst    370489000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    370489000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst    370489000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    370489000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 488127.799736                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 488127.799736                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 488127.799736                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 488127.799736                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 488127.799736                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 488127.799736                       # average overall mshr miss latency
system.cpu.icache.replacements                    294                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 7165887680500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 7165887680500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 7165887680500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                   511.988544                       # Cycle average of tags in use
system.l2.tags.total_refs                    35559365                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1742862                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     20.402857                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                    435000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks        0.178909                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst          0.085832                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data        511.723803                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.000349                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.000168                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.999461                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999978                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           512                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           48                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           94                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          229                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          141                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 121392710                       # Number of tag accesses
system.l2.tags.data_accesses                121392710                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 7165887680500                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks         1923                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total             1923                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks          294                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              294                       # number of WritebackClean hits
system.l2.WriteClean_hits::writebacks        16908209                       # number of WriteClean hits
system.l2.WriteClean_hits::total             16908209                       # number of WriteClean hits
system.l2.UpgradeReq_hits::cpu.data          16890952                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total             16890952                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::cpu.data               1746                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1746                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst              14                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 14                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data           3313                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              3313                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                    14                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                  5059                       # number of demand (read+write) hits
system.l2.demand_hits::total                     5073                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                   14                       # number of overall hits
system.l2.overall_hits::cpu.data                 5059                       # number of overall hits
system.l2.overall_hits::total                    5073                       # number of overall hits
system.l2.UpgradeReq_misses::cpu.data        11266220                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total           11266220                       # number of UpgradeReq misses
system.l2.ReadExReq_misses::cpu.data            17375                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               17375                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst           745                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              745                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data      1724214                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1724214                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                 745                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data             1741589                       # number of demand (read+write) misses
system.l2.demand_misses::total                1742334                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                745                       # number of overall misses
system.l2.overall_misses::cpu.data            1741589                       # number of overall misses
system.l2.overall_misses::total               1742334                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data  31157296868                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   31157296868                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst    369165500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    369165500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data 824651436226                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 824651436226                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst     369165500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data  855808733094                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     856177898594                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst    369165500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data 855808733094                       # number of overall miss cycles
system.l2.overall_miss_latency::total    856177898594                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks         1923                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total         1923                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks          294                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          294                       # number of WritebackClean accesses(hits+misses)
system.l2.WriteClean_accesses::writebacks     16908209                       # number of WriteClean accesses(hits+misses)
system.l2.WriteClean_accesses::total         16908209                       # number of WriteClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu.data      28157172                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total         28157172                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data          19121                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             19121                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst          759                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            759                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data      1727527                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       1727527                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               759                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data           1746648                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1747407                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              759                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data          1746648                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1747407                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::cpu.data     0.400119                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.400119                       # miss rate for UpgradeReq accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.908687                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.908687                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.981555                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.981555                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.998082                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.998082                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.981555                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.997104                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.997097                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.981555                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.997104                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.997097                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 1793225.719022                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 1793225.719022                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 495524.161074                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 495524.161074                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 478276.731442                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 478276.731442                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 495524.161074                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 491395.348210                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 491397.113638                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 495524.161074                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 491395.348210                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 491397.113638                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks                  246                       # number of writebacks
system.l2.writebacks::total                       246                       # number of writebacks
system.l2.WriteClean_mshr_misses::writebacks     28174428                       # number of WriteClean MSHR misses
system.l2.WriteClean_mshr_misses::total      28174428                       # number of WriteClean MSHR misses
system.l2.CleanEvict_mshr_misses::writebacks      1733120                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total       1733120                       # number of CleanEvict MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu.data     11266220                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total      11266220                       # number of UpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data        17375                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          17375                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst          745                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          745                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data      1724214                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1724214                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            745                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data        1741589                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1742334                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           745                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data       1741589                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1742334                       # number of overall MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::cpu.data 3182842877120                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total 3182842877120                       # number of UpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data  30983546868                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  30983546868                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst    361715500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    361715500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data 807409296226                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 807409296226                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst    361715500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data 838392843094                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 838754558594                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst    361715500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data 838392843094                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 838754558594                       # number of overall MSHR miss cycles
system.l2.WriteClean_mshr_miss_rate::writebacks     1.666317                       # mshr miss rate for WriteClean accesses
system.l2.WriteClean_mshr_miss_rate::total     1.666317                       # mshr miss rate for WriteClean accesses
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu.data     0.400119                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.400119                       # mshr miss rate for UpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.908687                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.908687                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.981555                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.981555                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.998082                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.998082                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.981555                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.997104                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.997097                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.981555                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.997104                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.997097                       # mshr miss rate for overall accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu.data 282512.047263                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 282512.047263                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 1783225.719022                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 1783225.719022                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 485524.161074                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 485524.161074                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 468276.731442                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 468276.731442                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 485524.161074                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 481395.348210                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 481397.113638                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 485524.161074                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 481395.348210                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 481397.113638                       # average overall mshr miss latency
system.l2.replacements                        1742350                       # number of replacements
system.l3.tags.pwrStateResidencyTicks::UNDEFINED 7165887680500                       # Cumulative time (in ticks) in various power states
system.l3.tags.tagsinuse                 14915.240602                       # Cycle average of tags in use
system.l3.tags.total_refs                    29917008                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                     19211                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                   1557.285305                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                    419000                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::cpu.inst        357.732040                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu.data      14557.508562                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::cpu.inst         0.021834                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu.data         0.888520                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total            0.910354                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::1           83                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::3           10                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::4        16258                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                 119687243                       # Number of tag accesses
system.l3.tags.data_accesses                119687243                       # Number of data accesses
system.l3.pwrStateResidencyTicks::UNDEFINED 7165887680500                       # Cumulative time (in ticks) in various power states
system.l3.WritebackDirty_hits::writebacks          246                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total              246                       # number of WritebackDirty hits
system.l3.WriteClean_hits::writebacks        28174428                       # number of WriteClean hits
system.l3.WriteClean_hits::total             28174428                       # number of WriteClean hits
system.l3.ReadExReq_hits::cpu.data                 19                       # number of ReadExReq hits
system.l3.ReadExReq_hits::total                    19                       # number of ReadExReq hits
system.l3.ReadSharedReq_hits::cpu.inst              7                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::cpu.data        1723097                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::total           1723104                       # number of ReadSharedReq hits
system.l3.demand_hits::cpu.inst                     7                       # number of demand (read+write) hits
system.l3.demand_hits::cpu.data               1723116                       # number of demand (read+write) hits
system.l3.demand_hits::total                  1723123                       # number of demand (read+write) hits
system.l3.overall_hits::cpu.inst                    7                       # number of overall hits
system.l3.overall_hits::cpu.data              1723116                       # number of overall hits
system.l3.overall_hits::total                 1723123                       # number of overall hits
system.l3.ReadExReq_misses::cpu.data            17356                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total               17356                       # number of ReadExReq misses
system.l3.ReadSharedReq_misses::cpu.inst          738                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu.data         1117                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::total            1855                       # number of ReadSharedReq misses
system.l3.demand_misses::cpu.inst                 738                       # number of demand (read+write) misses
system.l3.demand_misses::cpu.data               18473                       # number of demand (read+write) misses
system.l3.demand_misses::total                  19211                       # number of demand (read+write) misses
system.l3.overall_misses::cpu.inst                738                       # number of overall misses
system.l3.overall_misses::cpu.data              18473                       # number of overall misses
system.l3.overall_misses::total                 19211                       # number of overall misses
system.l3.ReadExReq_miss_latency::cpu.data  25817422961                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total   25817422961                       # number of ReadExReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.inst    332746495                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.data    844067958                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::total   1176814453                       # number of ReadSharedReq miss cycles
system.l3.demand_miss_latency::cpu.inst     332746495                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu.data   26661490919                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total      26994237414                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::cpu.inst    332746495                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu.data  26661490919                       # number of overall miss cycles
system.l3.overall_miss_latency::total     26994237414                       # number of overall miss cycles
system.l3.WritebackDirty_accesses::writebacks          246                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total          246                       # number of WritebackDirty accesses(hits+misses)
system.l3.WriteClean_accesses::writebacks     28174428                       # number of WriteClean accesses(hits+misses)
system.l3.WriteClean_accesses::total         28174428                       # number of WriteClean accesses(hits+misses)
system.l3.ReadExReq_accesses::cpu.data          17375                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total             17375                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.inst          745                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.data      1724214                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::total       1724959                       # number of ReadSharedReq accesses(hits+misses)
system.l3.demand_accesses::cpu.inst               745                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu.data           1741589                       # number of demand (read+write) accesses
system.l3.demand_accesses::total              1742334                       # number of demand (read+write) accesses
system.l3.overall_accesses::cpu.inst              745                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu.data          1741589                       # number of overall (read+write) accesses
system.l3.overall_accesses::total             1742334                       # number of overall (read+write) accesses
system.l3.ReadExReq_miss_rate::cpu.data      0.998906                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total         0.998906                       # miss rate for ReadExReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.inst     0.990604                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.data     0.000648                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::total     0.001075                       # miss rate for ReadSharedReq accesses
system.l3.demand_miss_rate::cpu.inst         0.990604                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu.data         0.010607                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.011026                       # miss rate for demand accesses
system.l3.overall_miss_rate::cpu.inst        0.990604                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu.data        0.010607                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.011026                       # miss rate for overall accesses
system.l3.ReadExReq_avg_miss_latency::cpu.data 1487521.488880                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 1487521.488880                       # average ReadExReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.inst 450876.009485                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.data 755656.184423                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::total 634401.322372                       # average ReadSharedReq miss latency
system.l3.demand_avg_miss_latency::cpu.inst 450876.009485                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu.data 1443268.062524                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 1405144.834418                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.inst 450876.009485                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.data 1443268.062524                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 1405144.834418                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.writebacks::writebacks                  184                       # number of writebacks
system.l3.writebacks::total                       184                       # number of writebacks
system.l3.WriteClean_mshr_misses::writebacks     28174428                       # number of WriteClean MSHR misses
system.l3.WriteClean_mshr_misses::total      28174428                       # number of WriteClean MSHR misses
system.l3.ReadExReq_mshr_misses::cpu.data        17356                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total          17356                       # number of ReadExReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.inst          738                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.data         1117                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::total         1855                       # number of ReadSharedReq MSHR misses
system.l3.demand_mshr_misses::cpu.inst            738                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu.data          18473                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total             19211                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::cpu.inst           738                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu.data         18473                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total            19211                       # number of overall MSHR misses
system.l3.ReadExReq_mshr_miss_latency::cpu.data  25557082961                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total  25557082961                       # number of ReadExReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.inst    321676495                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.data    827312958                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::total   1148989453                       # number of ReadSharedReq MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.inst    321676495                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.data  26384395919                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total  26706072414                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.inst    321676495                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.data  26384395919                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total  26706072414                       # number of overall MSHR miss cycles
system.l3.WriteClean_mshr_miss_rate::writebacks            1                       # mshr miss rate for WriteClean accesses
system.l3.WriteClean_mshr_miss_rate::total            1                       # mshr miss rate for WriteClean accesses
system.l3.ReadExReq_mshr_miss_rate::cpu.data     0.998906                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total     0.998906                       # mshr miss rate for ReadExReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.inst     0.990604                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.data     0.000648                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::total     0.001075                       # mshr miss rate for ReadSharedReq accesses
system.l3.demand_mshr_miss_rate::cpu.inst     0.990604                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu.data     0.010607                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.011026                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::cpu.inst     0.990604                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu.data     0.010607                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.011026                       # mshr miss rate for overall accesses
system.l3.ReadExReq_avg_mshr_miss_latency::cpu.data 1472521.488880                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 1472521.488880                       # average ReadExReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.inst 435876.009485                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.data 740656.184423                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::total 619401.322372                       # average ReadSharedReq mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.inst 435876.009485                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.data 1428268.062524                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 1390144.834418                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.inst 435876.009485                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.data 1428268.062524                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 1390144.834418                       # average overall mshr miss latency
system.l3.replacements                           2827                       # number of replacements
system.membus.snoop_filter.tot_requests         21587                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests         2376                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 7165887680500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               1855                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          184                       # Transaction distribution
system.membus.trans_dist::WriteClean         28174428                       # Transaction distribution
system.membus.trans_dist::CleanEvict             2192                       # Transaction distribution
system.membus.trans_dist::ReadExReq             17356                       # Transaction distribution
system.membus.trans_dist::ReadExResp            17356                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1855                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port     28215226                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total     28215226                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               28215226                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port   1804404672                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total   1804404672                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1804404672                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             19211                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   19211    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               19211                       # Request fanout histogram
system.membus.reqLayer2.occupancy        172158752500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               2.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy           98865500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests     31767081                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests     30019472                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops        1735116                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops      1735115                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 7165887680500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           1728286                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty         2169                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          294                       # Transaction distribution
system.tol2bus.trans_dist::WriteClean        28174428                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         3486256                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq        28157172                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp       28157172                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            19121                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           19121                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           759                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      1727527                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1812                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     89727692                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              89729504                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        67392                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side   1915071936                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             1915139328                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         1742801                       # Total snoops (count)
system.tol2bus.snoopTraffic                     15744                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         31763964                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.054625                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.227248                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               30028847     94.54%     94.54% # Request fanout histogram
system.tol2bus.snoop_fanout::1                1735116      5.46%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           31763964                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        58322034712                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1138500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       16699024374                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.2                       # Layer utilization (%)
system.tol3bus.snoop_filter.tot_requests     14857902                       # Total number of requests made to the snoop filter.
system.tol3bus.snoop_filter.hit_single_requests     13007037                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.tot_snoops            451                       # Total number of snoops made to the snoop filter.
system.tol3bus.snoop_filter.hit_single_snoops          451                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.pwrStateResidencyTicks::UNDEFINED 7165887680500                       # Cumulative time (in ticks) in various power states
system.tol3bus.trans_dist::ReadResp           1724959                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty          430                       # Transaction distribution
system.tol3bus.trans_dist::WriteClean        28174428                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict         1743214                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeReq        11266220                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq            17375                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp           17375                       # Transaction distribution
system.tol3bus.trans_dist::ReadSharedReq      1724959                       # Transaction distribution
system.tol3bus.pkt_count_system.l2.mem_side::system.l3.cpu_side     44666133                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.l2.mem_side::system.l3.cpu_side   1914688512                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                            2827                       # Total snoops (count)
system.tol3bus.snoopTraffic                     11776                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples         13119912                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean            0.000034                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev           0.005863                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0               13119461    100.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::1                    451      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol3bus.snoop_fanout::total           13119912                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy        82118598837                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              1.1                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy        4356085585                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             0.1                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
