verilog xil_defaultlib --include "/home/data/tools/Xilinx24/Vivado/2024.2/data/xilinx_vip/include" --include "../../../../z19_MP_iDMA_cdc.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../z19_MP_iDMA_cdc.gen/sources_1/bd/design_1/ipshared/6f8f/hdl" --include "../../../../z19_MP_iDMA_cdc.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/ip_1/rtl/map" --include "../../../../z19_MP_iDMA_cdc.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/ip_top" --include "../../../../z19_MP_iDMA_cdc.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/cal" --include "../../../../z19_MP_iDMA_cdc.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" --include "../../../../z19_MP_iDMA_cdc.gen/sources_1/bd/design_1/ipshared/0127/hdl/verilog" --include "../../../../z19_MP_iDMA_cdc.gen/sources_1/bd/design_1/ipshared/76e2/src" --include "../../../../z19_MP_iDMA_cdc.gen/sources_1/bd/design_1/ipshared/814a/hdl/verilog" --include "../../../../z19_MP_iDMA_cdc.gen/sources_1/bd/design_1/ipshared/1017/hdl/verilog" --include "../../../../z19_MP_iDMA_cdc.gen/sources_1/bd/design_1/ipshared/52c0/hdl/verilog" --include "../../../../z19_MP_iDMA_cdc.gen/sources_1/bd/design_1/ipshared/2276/hdl/verilog" \
"../../../bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v" \
"../../../bd/design_1/ip/design_1_ddr4_0_0/bd_0/ip/ip_6/sim/bd_45eb_lmb_bram_I_0.v" \
"../../../bd/design_1/ip/design_1_ddr4_0_0/bd_0/ip/ip_9/sim/bd_45eb_second_lmb_bram_I_0.v" \
"../../../bd/design_1/ip/design_1_ddr4_0_0/bd_0/sim/bd_45eb.v" \
"../../../bd/design_1/ip/design_1_ddr4_0_0/ip_0/sim/design_1_ddr4_0_0_microblaze_mcs.v" \

sv xil_defaultlib --include "/home/data/tools/Xilinx24/Vivado/2024.2/data/xilinx_vip/include" --include "../../../../z19_MP_iDMA_cdc.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../z19_MP_iDMA_cdc.gen/sources_1/bd/design_1/ipshared/6f8f/hdl" --include "../../../../z19_MP_iDMA_cdc.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/ip_1/rtl/map" --include "../../../../z19_MP_iDMA_cdc.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/ip_top" --include "../../../../z19_MP_iDMA_cdc.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/cal" --include "../../../../z19_MP_iDMA_cdc.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" --include "../../../../z19_MP_iDMA_cdc.gen/sources_1/bd/design_1/ipshared/0127/hdl/verilog" --include "../../../../z19_MP_iDMA_cdc.gen/sources_1/bd/design_1/ipshared/76e2/src" --include "../../../../z19_MP_iDMA_cdc.gen/sources_1/bd/design_1/ipshared/814a/hdl/verilog" --include "../../../../z19_MP_iDMA_cdc.gen/sources_1/bd/design_1/ipshared/1017/hdl/verilog" --include "../../../../z19_MP_iDMA_cdc.gen/sources_1/bd/design_1/ipshared/52c0/hdl/verilog" --include "../../../../z19_MP_iDMA_cdc.gen/sources_1/bd/design_1/ipshared/2276/hdl/verilog" \
"../../../bd/design_1/ip/design_1_ddr4_0_0/ip_1/rtl/phy/design_1_ddr4_0_0_phy_ddr4.sv" \
"../../../bd/design_1/ip/design_1_ddr4_0_0/ip_1/rtl/phy/ddr4_phy_v2_2_xiphy_behav.sv" \
"../../../bd/design_1/ip/design_1_ddr4_0_0/ip_1/rtl/phy/ddr4_phy_v2_2_xiphy.sv" \
"../../../bd/design_1/ip/design_1_ddr4_0_0/ip_1/rtl/iob/ddr4_phy_v2_2_iob_byte.sv" \
"../../../bd/design_1/ip/design_1_ddr4_0_0/ip_1/rtl/iob/ddr4_phy_v2_2_iob.sv" \
"../../../bd/design_1/ip/design_1_ddr4_0_0/ip_1/rtl/clocking/ddr4_phy_v2_2_pll.sv" \
"../../../bd/design_1/ip/design_1_ddr4_0_0/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_tristate_wrapper.sv" \
"../../../bd/design_1/ip/design_1_ddr4_0_0/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_riuor_wrapper.sv" \
"../../../bd/design_1/ip/design_1_ddr4_0_0/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_control_wrapper.sv" \
"../../../bd/design_1/ip/design_1_ddr4_0_0/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_byte_wrapper.sv" \
"../../../bd/design_1/ip/design_1_ddr4_0_0/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_bitslice_wrapper.sv" \
"../../../bd/design_1/ip/design_1_ddr4_0_0/ip_1/rtl/ip_top/design_1_ddr4_0_0_phy.sv" \
"../../../bd/design_1/ip/design_1_ddr4_0_0/rtl/controller/ddr4_v2_2_mc_wtr.sv" \
"../../../bd/design_1/ip/design_1_ddr4_0_0/rtl/controller/ddr4_v2_2_mc_ref.sv" \
"../../../bd/design_1/ip/design_1_ddr4_0_0/rtl/controller/ddr4_v2_2_mc_rd_wr.sv" \
"../../../bd/design_1/ip/design_1_ddr4_0_0/rtl/controller/ddr4_v2_2_mc_periodic.sv" \
"../../../bd/design_1/ip/design_1_ddr4_0_0/rtl/controller/ddr4_v2_2_mc_group.sv" \
"../../../bd/design_1/ip/design_1_ddr4_0_0/rtl/controller/ddr4_v2_2_mc_ecc_merge_enc.sv" \
"../../../bd/design_1/ip/design_1_ddr4_0_0/rtl/controller/ddr4_v2_2_mc_ecc_gen.sv" \
"../../../bd/design_1/ip/design_1_ddr4_0_0/rtl/controller/ddr4_v2_2_mc_ecc_fi_xor.sv" \
"../../../bd/design_1/ip/design_1_ddr4_0_0/rtl/controller/ddr4_v2_2_mc_ecc_dec_fix.sv" \
"../../../bd/design_1/ip/design_1_ddr4_0_0/rtl/controller/ddr4_v2_2_mc_ecc_buf.sv" \
"../../../bd/design_1/ip/design_1_ddr4_0_0/rtl/controller/ddr4_v2_2_mc_ecc.sv" \
"../../../bd/design_1/ip/design_1_ddr4_0_0/rtl/controller/ddr4_v2_2_mc_ctl.sv" \
"../../../bd/design_1/ip/design_1_ddr4_0_0/rtl/controller/ddr4_v2_2_mc_cmd_mux_c.sv" \
"../../../bd/design_1/ip/design_1_ddr4_0_0/rtl/controller/ddr4_v2_2_mc_cmd_mux_ap.sv" \
"../../../bd/design_1/ip/design_1_ddr4_0_0/rtl/controller/ddr4_v2_2_mc_arb_p.sv" \
"../../../bd/design_1/ip/design_1_ddr4_0_0/rtl/controller/ddr4_v2_2_mc_arb_mux_p.sv" \
"../../../bd/design_1/ip/design_1_ddr4_0_0/rtl/controller/ddr4_v2_2_mc_arb_c.sv" \
"../../../bd/design_1/ip/design_1_ddr4_0_0/rtl/controller/ddr4_v2_2_mc_arb_a.sv" \
"../../../bd/design_1/ip/design_1_ddr4_0_0/rtl/controller/ddr4_v2_2_mc_act_timer.sv" \
"../../../bd/design_1/ip/design_1_ddr4_0_0/rtl/controller/ddr4_v2_2_mc_act_rank.sv" \
"../../../bd/design_1/ip/design_1_ddr4_0_0/rtl/controller/ddr4_v2_2_mc.sv" \
"../../../bd/design_1/ip/design_1_ddr4_0_0/rtl/ui/ddr4_v2_2_ui_wr_data.sv" \
"../../../bd/design_1/ip/design_1_ddr4_0_0/rtl/ui/ddr4_v2_2_ui_rd_data.sv" \
"../../../bd/design_1/ip/design_1_ddr4_0_0/rtl/ui/ddr4_v2_2_ui_cmd.sv" \
"../../../bd/design_1/ip/design_1_ddr4_0_0/rtl/ui/ddr4_v2_2_ui.sv" \
"../../../bd/design_1/ip/design_1_ddr4_0_0/rtl/axi/ddr4_v2_2_axi_ar_channel.sv" \
"../../../bd/design_1/ip/design_1_ddr4_0_0/rtl/axi/ddr4_v2_2_axi_aw_channel.sv" \
"../../../bd/design_1/ip/design_1_ddr4_0_0/rtl/axi/ddr4_v2_2_axi_b_channel.sv" \
"../../../bd/design_1/ip/design_1_ddr4_0_0/rtl/axi/ddr4_v2_2_axi_cmd_arbiter.sv" \
"../../../bd/design_1/ip/design_1_ddr4_0_0/rtl/axi/ddr4_v2_2_axi_cmd_fsm.sv" \
"../../../bd/design_1/ip/design_1_ddr4_0_0/rtl/axi/ddr4_v2_2_axi_cmd_translator.sv" \
"../../../bd/design_1/ip/design_1_ddr4_0_0/rtl/axi/ddr4_v2_2_axi_fifo.sv" \
"../../../bd/design_1/ip/design_1_ddr4_0_0/rtl/axi/ddr4_v2_2_axi_incr_cmd.sv" \
"../../../bd/design_1/ip/design_1_ddr4_0_0/rtl/axi/ddr4_v2_2_axi_r_channel.sv" \
"../../../bd/design_1/ip/design_1_ddr4_0_0/rtl/axi/ddr4_v2_2_axi_w_channel.sv" \
"../../../bd/design_1/ip/design_1_ddr4_0_0/rtl/axi/ddr4_v2_2_axi_wr_cmd_fsm.sv" \
"../../../bd/design_1/ip/design_1_ddr4_0_0/rtl/axi/ddr4_v2_2_axi_wrap_cmd.sv" \
"../../../bd/design_1/ip/design_1_ddr4_0_0/rtl/axi/ddr4_v2_2_a_upsizer.sv" \
"../../../bd/design_1/ip/design_1_ddr4_0_0/rtl/axi/ddr4_v2_2_axi.sv" \
"../../../bd/design_1/ip/design_1_ddr4_0_0/rtl/axi/ddr4_v2_2_axi_register_slice.sv" \
"../../../bd/design_1/ip/design_1_ddr4_0_0/rtl/axi/ddr4_v2_2_axi_upsizer.sv" \
"../../../bd/design_1/ip/design_1_ddr4_0_0/rtl/axi/ddr4_v2_2_axic_register_slice.sv" \
"../../../bd/design_1/ip/design_1_ddr4_0_0/rtl/axi/ddr4_v2_2_carry_and.sv" \
"../../../bd/design_1/ip/design_1_ddr4_0_0/rtl/axi/ddr4_v2_2_carry_latch_and.sv" \
"../../../bd/design_1/ip/design_1_ddr4_0_0/rtl/axi/ddr4_v2_2_carry_latch_or.sv" \
"../../../bd/design_1/ip/design_1_ddr4_0_0/rtl/axi/ddr4_v2_2_carry_or.sv" \
"../../../bd/design_1/ip/design_1_ddr4_0_0/rtl/axi/ddr4_v2_2_command_fifo.sv" \
"../../../bd/design_1/ip/design_1_ddr4_0_0/rtl/axi/ddr4_v2_2_comparator.sv" \
"../../../bd/design_1/ip/design_1_ddr4_0_0/rtl/axi/ddr4_v2_2_comparator_sel.sv" \
"../../../bd/design_1/ip/design_1_ddr4_0_0/rtl/axi/ddr4_v2_2_comparator_sel_static.sv" \
"../../../bd/design_1/ip/design_1_ddr4_0_0/rtl/axi/ddr4_v2_2_r_upsizer.sv" \
"../../../bd/design_1/ip/design_1_ddr4_0_0/rtl/axi/ddr4_v2_2_w_upsizer.sv" \
"../../../bd/design_1/ip/design_1_ddr4_0_0/rtl/axi_ctrl/ddr4_v2_2_axi_ctrl_addr_decode.sv" \
"../../../bd/design_1/ip/design_1_ddr4_0_0/rtl/axi_ctrl/ddr4_v2_2_axi_ctrl_read.sv" \
"../../../bd/design_1/ip/design_1_ddr4_0_0/rtl/axi_ctrl/ddr4_v2_2_axi_ctrl_reg_bank.sv" \
"../../../bd/design_1/ip/design_1_ddr4_0_0/rtl/axi_ctrl/ddr4_v2_2_axi_ctrl_reg.sv" \
"../../../bd/design_1/ip/design_1_ddr4_0_0/rtl/axi_ctrl/ddr4_v2_2_axi_ctrl_top.sv" \
"../../../bd/design_1/ip/design_1_ddr4_0_0/rtl/axi_ctrl/ddr4_v2_2_axi_ctrl_write.sv" \
"../../../bd/design_1/ip/design_1_ddr4_0_0/rtl/clocking/ddr4_v2_2_infrastructure.sv" \
"../../../bd/design_1/ip/design_1_ddr4_0_0/rtl/cal/ddr4_v2_2_cal_xsdb_bram.sv" \
"../../../bd/design_1/ip/design_1_ddr4_0_0/rtl/cal/ddr4_v2_2_cal_write.sv" \
"../../../bd/design_1/ip/design_1_ddr4_0_0/rtl/cal/ddr4_v2_2_cal_wr_byte.sv" \
"../../../bd/design_1/ip/design_1_ddr4_0_0/rtl/cal/ddr4_v2_2_cal_wr_bit.sv" \
"../../../bd/design_1/ip/design_1_ddr4_0_0/rtl/cal/ddr4_v2_2_cal_sync.sv" \
"../../../bd/design_1/ip/design_1_ddr4_0_0/rtl/cal/ddr4_v2_2_cal_read.sv" \
"../../../bd/design_1/ip/design_1_ddr4_0_0/rtl/cal/ddr4_v2_2_cal_rd_en.sv" \
"../../../bd/design_1/ip/design_1_ddr4_0_0/rtl/cal/ddr4_v2_2_cal_pi.sv" \
"../../../bd/design_1/ip/design_1_ddr4_0_0/rtl/cal/ddr4_v2_2_cal_mc_odt.sv" \
"../../../bd/design_1/ip/design_1_ddr4_0_0/rtl/cal/ddr4_v2_2_cal_debug_microblaze.sv" \
"../../../bd/design_1/ip/design_1_ddr4_0_0/rtl/cal/ddr4_v2_2_cal_cplx_data.sv" \
"../../../bd/design_1/ip/design_1_ddr4_0_0/rtl/cal/ddr4_v2_2_cal_cplx.sv" \
"../../../bd/design_1/ip/design_1_ddr4_0_0/rtl/cal/ddr4_v2_2_cal_config_rom.sv" \
"../../../bd/design_1/ip/design_1_ddr4_0_0/rtl/cal/ddr4_v2_2_cal_addr_decode.sv" \
"../../../bd/design_1/ip/design_1_ddr4_0_0/rtl/cal/ddr4_v2_2_cal_top.sv" \
"../../../bd/design_1/ip/design_1_ddr4_0_0/rtl/cal/ddr4_v2_2_cal_xsdb_arbiter.sv" \
"../../../bd/design_1/ip/design_1_ddr4_0_0/rtl/cal/ddr4_v2_2_cal.sv" \
"../../../bd/design_1/ip/design_1_ddr4_0_0/rtl/cal/ddr4_v2_2_chipscope_xsdb_slave.sv" \
"../../../bd/design_1/ip/design_1_ddr4_0_0/rtl/cal/ddr4_v2_2_dp_AB9.sv" \
"../../../bd/design_1/ip/design_1_ddr4_0_0/rtl/ip_top/design_1_ddr4_0_0_ddr4.sv" \
"../../../bd/design_1/ip/design_1_ddr4_0_0/rtl/ip_top/design_1_ddr4_0_0_ddr4_mem_intfc.sv" \
"../../../bd/design_1/ip/design_1_ddr4_0_0/rtl/cal/design_1_ddr4_0_0_ddr4_cal_riu.sv" \
"../../../bd/design_1/ip/design_1_ddr4_0_0/rtl/ip_top/design_1_ddr4_0_0.sv" \
"../../../bd/design_1/ip/design_1_ddr4_0_0/tb/design_1_ddr4_0_0_microblaze_mcs_0.sv" \

verilog xil_defaultlib --include "/home/data/tools/Xilinx24/Vivado/2024.2/data/xilinx_vip/include" --include "../../../../z19_MP_iDMA_cdc.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../z19_MP_iDMA_cdc.gen/sources_1/bd/design_1/ipshared/6f8f/hdl" --include "../../../../z19_MP_iDMA_cdc.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/ip_1/rtl/map" --include "../../../../z19_MP_iDMA_cdc.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/ip_top" --include "../../../../z19_MP_iDMA_cdc.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/cal" --include "../../../../z19_MP_iDMA_cdc.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" --include "../../../../z19_MP_iDMA_cdc.gen/sources_1/bd/design_1/ipshared/0127/hdl/verilog" --include "../../../../z19_MP_iDMA_cdc.gen/sources_1/bd/design_1/ipshared/76e2/src" --include "../../../../z19_MP_iDMA_cdc.gen/sources_1/bd/design_1/ipshared/814a/hdl/verilog" --include "../../../../z19_MP_iDMA_cdc.gen/sources_1/bd/design_1/ipshared/1017/hdl/verilog" --include "../../../../z19_MP_iDMA_cdc.gen/sources_1/bd/design_1/ipshared/52c0/hdl/verilog" --include "../../../../z19_MP_iDMA_cdc.gen/sources_1/bd/design_1/ipshared/2276/hdl/verilog" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/sim/bd_48ac.v" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_0/sim/bd_48ac_one_0.v" \

sv xil_defaultlib --include "/home/data/tools/Xilinx24/Vivado/2024.2/data/xilinx_vip/include" --include "../../../../z19_MP_iDMA_cdc.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../z19_MP_iDMA_cdc.gen/sources_1/bd/design_1/ipshared/6f8f/hdl" --include "../../../../z19_MP_iDMA_cdc.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/ip_1/rtl/map" --include "../../../../z19_MP_iDMA_cdc.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/ip_top" --include "../../../../z19_MP_iDMA_cdc.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/cal" --include "../../../../z19_MP_iDMA_cdc.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" --include "../../../../z19_MP_iDMA_cdc.gen/sources_1/bd/design_1/ipshared/0127/hdl/verilog" --include "../../../../z19_MP_iDMA_cdc.gen/sources_1/bd/design_1/ipshared/76e2/src" --include "../../../../z19_MP_iDMA_cdc.gen/sources_1/bd/design_1/ipshared/814a/hdl/verilog" --include "../../../../z19_MP_iDMA_cdc.gen/sources_1/bd/design_1/ipshared/1017/hdl/verilog" --include "../../../../z19_MP_iDMA_cdc.gen/sources_1/bd/design_1/ipshared/52c0/hdl/verilog" --include "../../../../z19_MP_iDMA_cdc.gen/sources_1/bd/design_1/ipshared/2276/hdl/verilog" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_2/sim/bd_48ac_arsw_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_3/sim/bd_48ac_rsw_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_4/sim/bd_48ac_awsw_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_5/sim/bd_48ac_wsw_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_6/sim/bd_48ac_bsw_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_7/sim/bd_48ac_s00mmu_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_8/sim/bd_48ac_s00tr_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_9/sim/bd_48ac_s00sic_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_10/sim/bd_48ac_s00a2s_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_11/sim/bd_48ac_sarn_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_12/sim/bd_48ac_srn_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_13/sim/bd_48ac_sawn_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_14/sim/bd_48ac_swn_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_15/sim/bd_48ac_sbn_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_16/sim/bd_48ac_s01mmu_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_17/sim/bd_48ac_s01tr_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_18/sim/bd_48ac_s01sic_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_19/sim/bd_48ac_s01a2s_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_20/sim/bd_48ac_sarn_1.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_21/sim/bd_48ac_srn_1.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_22/sim/bd_48ac_sawn_1.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_23/sim/bd_48ac_swn_1.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_24/sim/bd_48ac_sbn_1.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_25/sim/bd_48ac_m00s2a_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_26/sim/bd_48ac_m00arn_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_27/sim/bd_48ac_m00rn_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_28/sim/bd_48ac_m00awn_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_29/sim/bd_48ac_m00wn_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_30/sim/bd_48ac_m00bn_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_31/sim/bd_48ac_m00e_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_32/sim/bd_48ac_m01s2a_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_33/sim/bd_48ac_m01arn_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_34/sim/bd_48ac_m01rn_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_35/sim/bd_48ac_m01awn_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_36/sim/bd_48ac_m01wn_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_37/sim/bd_48ac_m01bn_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_38/sim/bd_48ac_m01e_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_39/sim/bd_48ac_m02s2a_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_40/sim/bd_48ac_m02arn_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_41/sim/bd_48ac_m02rn_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_42/sim/bd_48ac_m02awn_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_43/sim/bd_48ac_m02wn_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_44/sim/bd_48ac_m02bn_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_45/sim/bd_48ac_m02e_0.sv" \

verilog xil_defaultlib --include "/home/data/tools/Xilinx24/Vivado/2024.2/data/xilinx_vip/include" --include "../../../../z19_MP_iDMA_cdc.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../z19_MP_iDMA_cdc.gen/sources_1/bd/design_1/ipshared/6f8f/hdl" --include "../../../../z19_MP_iDMA_cdc.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/ip_1/rtl/map" --include "../../../../z19_MP_iDMA_cdc.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/ip_top" --include "../../../../z19_MP_iDMA_cdc.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/cal" --include "../../../../z19_MP_iDMA_cdc.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" --include "../../../../z19_MP_iDMA_cdc.gen/sources_1/bd/design_1/ipshared/0127/hdl/verilog" --include "../../../../z19_MP_iDMA_cdc.gen/sources_1/bd/design_1/ipshared/76e2/src" --include "../../../../z19_MP_iDMA_cdc.gen/sources_1/bd/design_1/ipshared/814a/hdl/verilog" --include "../../../../z19_MP_iDMA_cdc.gen/sources_1/bd/design_1/ipshared/1017/hdl/verilog" --include "../../../../z19_MP_iDMA_cdc.gen/sources_1/bd/design_1/ipshared/52c0/hdl/verilog" --include "../../../../z19_MP_iDMA_cdc.gen/sources_1/bd/design_1/ipshared/2276/hdl/verilog" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/sim/design_1_smartconnect_0_0.v" \
"../../../bd/design_1/ip/design_1_axi_bram_ctrl_0_bram_0/sim/design_1_axi_bram_ctrl_0_bram_0.v" \

sv xil_defaultlib --include "/home/data/tools/Xilinx24/Vivado/2024.2/data/xilinx_vip/include" --include "../../../../z19_MP_iDMA_cdc.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../z19_MP_iDMA_cdc.gen/sources_1/bd/design_1/ipshared/6f8f/hdl" --include "../../../../z19_MP_iDMA_cdc.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/ip_1/rtl/map" --include "../../../../z19_MP_iDMA_cdc.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/ip_top" --include "../../../../z19_MP_iDMA_cdc.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/cal" --include "../../../../z19_MP_iDMA_cdc.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" --include "../../../../z19_MP_iDMA_cdc.gen/sources_1/bd/design_1/ipshared/0127/hdl/verilog" --include "../../../../z19_MP_iDMA_cdc.gen/sources_1/bd/design_1/ipshared/76e2/src" --include "../../../../z19_MP_iDMA_cdc.gen/sources_1/bd/design_1/ipshared/814a/hdl/verilog" --include "../../../../z19_MP_iDMA_cdc.gen/sources_1/bd/design_1/ipshared/1017/hdl/verilog" --include "../../../../z19_MP_iDMA_cdc.gen/sources_1/bd/design_1/ipshared/52c0/hdl/verilog" --include "../../../../z19_MP_iDMA_cdc.gen/sources_1/bd/design_1/ipshared/2276/hdl/verilog" \
"../../../bd/design_1/ipshared/11fb/src/axi_typedef.svh" \
"../../../bd/design_1/ipshared/11fb/src/common_cells_registers.svh" \
"../../../bd/design_1/ipshared/11fb/src/axi_assign.svh" \
"../../../bd/design_1/ipshared/11fb/src/idma_guard.svh" \
"../../../bd/design_1/ipshared/11fb/src/common_cells_assertions.svh" \
"../../../bd/design_1/ipshared/11fb/src/register_interface_assign.svh" \
"../../../bd/design_1/ipshared/11fb/src/register_interface_typedef.svh" \
"../../../bd/design_1/ipshared/11fb/src/idma_typedef.svh" \
"../../../bd/design_1/ipshared/11fb/src/axi_pkg.sv" \
"../../../bd/design_1/ipshared/11fb/src/axi_atop_filter.sv" \
"../../../bd/design_1/ipshared/11fb/src/axi_burst_splitter.sv" \
"../../../bd/design_1/ipshared/11fb/src/cf_math_pkg.sv" \
"../../../bd/design_1/ipshared/11fb/src/axi_demux.sv" \
"../../../bd/design_1/ipshared/11fb/src/idma_pkg.sv" \
"../../../bd/design_1/ipshared/11fb/src/axi_err_slv.sv" \
"../../../bd/design_1/ipshared/11fb/src/axi_intf.sv" \
"../../../bd/design_1/ipshared/11fb/src/axi_lite_to_reg.sv" \
"../../../bd/design_1/ipshared/11fb/src/axi_to_axi_lite.sv" \
"../../../bd/design_1/ipshared/11fb/src/axi_to_reg.sv" \
"../../../bd/design_1/ipshared/11fb/src/counter.sv" \
"../../../bd/design_1/ipshared/11fb/src/delta_counter.sv" \
"../../../bd/design_1/ipshared/11fb/src/dma_core_wrap.sv" \
"../../../bd/design_1/ipshared/11fb/src/dma_core_wrap_sv.sv" \
"../../../bd/design_1/ipshared/11fb/src/fall_through_register.sv" \
"../../../bd/design_1/ipshared/11fb/src/fifo_v2.sv" \
"../../../bd/design_1/ipshared/11fb/src/fifo_v3.sv" \
"../../../bd/design_1/ipshared/11fb/src/id_queue.sv" \
"../../../bd/design_1/ipshared/11fb/src/idma_axi_lite_transport_layer.sv" \
"../../../bd/design_1/ipshared/11fb/src/idma_axi_transport_layer.sv" \
"../../../bd/design_1/ipshared/11fb/src/idma_backend.sv" \
"../../../bd/design_1/ipshared/11fb/src/idma_buffer.sv" \
"../../../bd/design_1/ipshared/11fb/src/idma_channel_coupler.sv" \
"../../../bd/design_1/ipshared/11fb/src/idma_error_handler.sv" \
"../../../bd/design_1/ipshared/11fb/src/idma_legalizer.sv" \
"../../../bd/design_1/ipshared/11fb/src/idma_nd_midend.sv" \
"../../../bd/design_1/ipshared/11fb/src/idma_obi_transport_layer.sv" \
"../../../bd/design_1/ipshared/11fb/src/idma_reg64_2d_frontend_reg_pkg.sv" \
"../../../bd/design_1/ipshared/11fb/src/idma_reg64_2d_frontend.sv" \
"../../../bd/design_1/ipshared/11fb/src/idma_reg64_2d_frontend_reg_top.sv" \
"../../../bd/design_1/ipshared/11fb/src/idma_reg64_frontend_reg_pkg.sv" \
"../../../bd/design_1/ipshared/11fb/src/idma_reg64_frontend.sv" \
"../../../bd/design_1/ipshared/11fb/src/idma_reg64_frontend_reg_top.sv" \
"../../../bd/design_1/ipshared/11fb/src/idma_stream_fifo.sv" \
"../../../bd/design_1/ipshared/11fb/src/idma_transfer_id_gen.sv" \
"../../../bd/design_1/ipshared/11fb/src/lzc.sv" \
"../../../bd/design_1/ipshared/11fb/src/onehot_to_bin.sv" \
"../../../bd/design_1/ipshared/11fb/src/popcount.sv" \
"../../../bd/design_1/ipshared/11fb/src/prim_subreg.sv" \
"../../../bd/design_1/ipshared/11fb/src/prim_subreg_arb.sv" \
"../../../bd/design_1/ipshared/11fb/src/prim_subreg_ext.sv" \
"../../../bd/design_1/ipshared/11fb/src/reg_intf.sv" \
"../../../bd/design_1/ipshared/11fb/src/rr_arb_tree.sv" \
"../../../bd/design_1/ipshared/11fb/src/spill_register.sv" \
"../../../bd/design_1/ipshared/11fb/src/spill_register_flushable.sv" \
"../../../bd/design_1/ipshared/11fb/src/stream_arbiter.sv" \
"../../../bd/design_1/ipshared/11fb/src/stream_arbiter_flushable.sv" \
"../../../bd/design_1/ipshared/11fb/src/stream_fifo.sv" \
"../../../bd/design_1/ipshared/11fb/src/stream_fork.sv" \
"../../../bd/design_1/ipshared/11fb/src/stream_register.sv" \

verilog xil_defaultlib --include "/home/data/tools/Xilinx24/Vivado/2024.2/data/xilinx_vip/include" --include "../../../../z19_MP_iDMA_cdc.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../z19_MP_iDMA_cdc.gen/sources_1/bd/design_1/ipshared/6f8f/hdl" --include "../../../../z19_MP_iDMA_cdc.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/ip_1/rtl/map" --include "../../../../z19_MP_iDMA_cdc.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/ip_top" --include "../../../../z19_MP_iDMA_cdc.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/cal" --include "../../../../z19_MP_iDMA_cdc.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" --include "../../../../z19_MP_iDMA_cdc.gen/sources_1/bd/design_1/ipshared/0127/hdl/verilog" --include "../../../../z19_MP_iDMA_cdc.gen/sources_1/bd/design_1/ipshared/76e2/src" --include "../../../../z19_MP_iDMA_cdc.gen/sources_1/bd/design_1/ipshared/814a/hdl/verilog" --include "../../../../z19_MP_iDMA_cdc.gen/sources_1/bd/design_1/ipshared/1017/hdl/verilog" --include "../../../../z19_MP_iDMA_cdc.gen/sources_1/bd/design_1/ipshared/52c0/hdl/verilog" --include "../../../../z19_MP_iDMA_cdc.gen/sources_1/bd/design_1/ipshared/2276/hdl/verilog" \
"../../../bd/design_1/ipshared/11fb/src/dma_core_wrap_v.v" \
"../../../bd/design_1/ip/design_1_dma_core_wrap_v_1_0/sim/design_1_dma_core_wrap_v_1_0.v" \

sv xil_defaultlib --include "/home/data/tools/Xilinx24/Vivado/2024.2/data/xilinx_vip/include" --include "../../../../z19_MP_iDMA_cdc.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../z19_MP_iDMA_cdc.gen/sources_1/bd/design_1/ipshared/6f8f/hdl" --include "../../../../z19_MP_iDMA_cdc.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/ip_1/rtl/map" --include "../../../../z19_MP_iDMA_cdc.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/ip_top" --include "../../../../z19_MP_iDMA_cdc.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/cal" --include "../../../../z19_MP_iDMA_cdc.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" --include "../../../../z19_MP_iDMA_cdc.gen/sources_1/bd/design_1/ipshared/0127/hdl/verilog" --include "../../../../z19_MP_iDMA_cdc.gen/sources_1/bd/design_1/ipshared/76e2/src" --include "../../../../z19_MP_iDMA_cdc.gen/sources_1/bd/design_1/ipshared/814a/hdl/verilog" --include "../../../../z19_MP_iDMA_cdc.gen/sources_1/bd/design_1/ipshared/1017/hdl/verilog" --include "../../../../z19_MP_iDMA_cdc.gen/sources_1/bd/design_1/ipshared/52c0/hdl/verilog" --include "../../../../z19_MP_iDMA_cdc.gen/sources_1/bd/design_1/ipshared/2276/hdl/verilog" \
"../../../bd/design_1/ipshared/76e2/src/axi_cdc.sv" \
"../../../bd/design_1/ipshared/76e2/src/axi_cdc_dst.sv" \
"../../../bd/design_1/ipshared/76e2/src/axi_cdc_src.sv" \
"../../../bd/design_1/ipshared/76e2/src/axi_cdc_sv.sv" \
"../../../bd/design_1/ipshared/76e2/src/binary_to_gray.sv" \
"../../../bd/design_1/ipshared/76e2/src/cdc_fifo_gray.sv" \
"../../../bd/design_1/ipshared/76e2/src/gray_to_binary.sv" \
"../../../bd/design_1/ipshared/76e2/src/sync.sv" \

verilog xil_defaultlib --include "/home/data/tools/Xilinx24/Vivado/2024.2/data/xilinx_vip/include" --include "../../../../z19_MP_iDMA_cdc.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../z19_MP_iDMA_cdc.gen/sources_1/bd/design_1/ipshared/6f8f/hdl" --include "../../../../z19_MP_iDMA_cdc.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/ip_1/rtl/map" --include "../../../../z19_MP_iDMA_cdc.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/ip_top" --include "../../../../z19_MP_iDMA_cdc.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/cal" --include "../../../../z19_MP_iDMA_cdc.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" --include "../../../../z19_MP_iDMA_cdc.gen/sources_1/bd/design_1/ipshared/0127/hdl/verilog" --include "../../../../z19_MP_iDMA_cdc.gen/sources_1/bd/design_1/ipshared/76e2/src" --include "../../../../z19_MP_iDMA_cdc.gen/sources_1/bd/design_1/ipshared/814a/hdl/verilog" --include "../../../../z19_MP_iDMA_cdc.gen/sources_1/bd/design_1/ipshared/1017/hdl/verilog" --include "../../../../z19_MP_iDMA_cdc.gen/sources_1/bd/design_1/ipshared/52c0/hdl/verilog" --include "../../../../z19_MP_iDMA_cdc.gen/sources_1/bd/design_1/ipshared/2276/hdl/verilog" \
"../../../bd/design_1/ipshared/76e2/src/axi_cdc_v.v" \
"../../../bd/design_1/ip/design_1_axi_cdc_v_0_1/sim/design_1_axi_cdc_v_0_1.v" \
"../../../bd/design_1/ip/design_1_system_ila_0_1/bd_0/sim/bd_36cd.v" \
"../../../bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_0/sim/bd_36cd_ila_lib_0.v" \
"../../../bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/bd_36cd_g_inst_0_gigantic_mux.v" \
"../../../bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_1/sim/bd_36cd_g_inst_0.v" \
"../../../bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_2/sim/bd_36cd_slot_0_aw_0.v" \
"../../../bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_3/sim/bd_36cd_slot_0_w_0.v" \
"../../../bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_4/sim/bd_36cd_slot_0_b_0.v" \
"../../../bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_5/sim/bd_36cd_slot_0_ar_0.v" \
"../../../bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_6/sim/bd_36cd_slot_0_r_0.v" \
"../../../bd/design_1/ip/design_1_system_ila_0_1/sim/design_1_system_ila_0_1.v" \
"../../../bd/design_1/ip/design_1_system_ila_1_1/bd_0/sim/bd_f69c.v" \
"../../../bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_0/sim/bd_f69c_ila_lib_0.v" \
"../../../bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/bd_f69c_g_inst_0_gigantic_mux.v" \
"../../../bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v" \
"../../../bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_2/sim/bd_f69c_slot_0_aw_0.v" \
"../../../bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_3/sim/bd_f69c_slot_0_w_0.v" \
"../../../bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_4/sim/bd_f69c_slot_0_b_0.v" \
"../../../bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_5/sim/bd_f69c_slot_0_ar_0.v" \
"../../../bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_6/sim/bd_f69c_slot_0_r_0.v" \
"../../../bd/design_1/ip/design_1_system_ila_1_1/sim/design_1_system_ila_1_1.v" \
"../../../bd/design_1/sim/design_1.v" \

verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
