BRAM_8X1024.v,verilog,xil_defaultlib,../../../../project_1.srcs/sources_1/ip/BRAM_8X1024/sim/BRAM_8X1024.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
