git clone --depth 1 --no-tags https://github.com/JiaqingZuo/Note.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/550590995
git clone --depth 1 --no-tags https://github.com/osafune/cerasite_udp2neopixel.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/550350252
git clone --depth 1 --no-tags https://github.com/jhKim32/FPGA_BCD_TO_FND.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/547002153
git clone --depth 1 --no-tags https://github.com/karthik-chittoor/3x2-multiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/547722932
git clone --depth 1 --no-tags https://github.com/harish36000/y86-64-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/549687237
git clone --depth 1 --no-tags https://github.com/Chigook/Upcounter-0-9999-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/549474042
git clone --depth 1 --no-tags https://github.com/Chigook/FSM_FAN.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/551383870
git clone --depth 1 --no-tags https://github.com/MMeiiii/CCU_Digital_Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/551330207
git clone --depth 1 --no-tags https://github.com/XZH28/temp.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/555058546
git clone --depth 1 --no-tags https://github.com/OnurCelebiii/FIR_Filter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/552708308
git clone --depth 1 --no-tags https://github.com/sushmakakarla98/-7-Segment-Display-of-Hexadecimal-Numbers.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/552766142
git clone --depth 1 --no-tags https://github.com/NikitaKalashnikovIT/FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/553473633
git clone --depth 1 --no-tags https://github.com/iaTsomaia/memory_project_4152.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/555396775
git clone --depth 1 --no-tags https://github.com/Freesia810/Verilog-Module.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/555881335
git clone --depth 1 --no-tags https://github.com/saramostafa2001/Up_Down_Counter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/548043575
git clone --depth 1 --no-tags https://github.com/316415/BCDtoFND.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/546453383
git clone --depth 1 --no-tags https://github.com/MMN0208/Logic_Design_Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/549061086
git clone --depth 1 --no-tags https://github.com/AmrMaged-H/DES-System.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/549198742
git clone --depth 1 --no-tags https://github.com/kadirkoylu/hello_world.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/549205477
git clone --depth 1 --no-tags https://github.com/Tim-Lu-cuhksz/mips-assembler.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/554038210
git clone --depth 1 --no-tags https://github.com/gsmecher/minimax.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/558107635
git clone --depth 1 --no-tags https://github.com/WilsonChen003/HDLGen.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/559558993
git clone --depth 1 --no-tags https://github.com/Forty-Bot/ethernet.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/562211171
git clone --depth 1 --no-tags https://github.com/BrunoLevy/TordBoyau.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/556188165
git clone --depth 1 --no-tags https://github.com/UT-LCA/ML4Accel-Dataset.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/563042873
git clone --depth 1 --no-tags https://github.com/LCAI-TIHU/HW.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/562685580
git clone --depth 1 --no-tags https://github.com/Xilinx/xup_fpga_vivado_flow.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/560627283
git clone --depth 1 --no-tags https://github.com/suisuisi/AXI4-Stream-FIR-filter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/561844230
git clone --depth 1 --no-tags https://github.com/polarispw/22-fall-CPUSample.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/558322437
git clone --depth 1 --no-tags https://github.com/emrealci/FPGA-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/557560337
git clone --depth 1 --no-tags https://github.com/starbovo/Digital-System-Design2022.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/561682800
git clone --depth 1 --no-tags https://github.com/ElectronAsh/ISA_Sound_Card_QMtech.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/559359243
git clone --depth 1 --no-tags https://github.com/Siddhi-95/SytemVerilog_Constraints.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/558698781
git clone --depth 1 --no-tags https://github.com/ZeyadTarekk/RISC-Pipelined-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/563493227
git clone --depth 1 --no-tags https://github.com/pavan-kalyan-durga/verilog_codes.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/563536637
git clone --depth 1 --no-tags https://github.com/vinayakkp2000/APB_I2C-bridge.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/562391527
git clone --depth 1 --no-tags https://github.com/fangyzh26/uart.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/561673013
git clone --depth 1 --no-tags https://github.com/chethan2807/puf_rng_64_bit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/556701795
git clone --depth 1 --no-tags https://github.com/open-fpga/core-example-kbmouse-targetdata.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/561732117
git clone --depth 1 --no-tags https://github.com/moyesw/TT02-M0.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/562306635
git clone --depth 1 --no-tags https://github.com/Barak-Katzir/AI-Convolutional_Layer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/560855148
git clone --depth 1 --no-tags https://github.com/Kamu1403/Dynamic-pipelined-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/559858147
git clone --depth 1 --no-tags https://github.com/trabucayre/GateMate_demos.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/561011196
git clone --depth 1 --no-tags https://github.com/AtaraxiaZ/MP-DPD.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/559515473
git clone --depth 1 --no-tags https://github.com/rewired-gh/verilog-project-template.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/556108836
git clone --depth 1 --no-tags https://github.com/Yashraj-10/KGPminiRISC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/558501430
git clone --depth 1 --no-tags https://github.com/rdolbeau/VintageBusFPGA_Common.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/559997034
git clone --depth 1 --no-tags https://github.com/sicajc/VLSI_CAD_Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/561620500
git clone --depth 1 --no-tags https://github.com/Yunzez/6463-RV32I_Processor_Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/559313993
git clone --depth 1 --no-tags https://github.com/bitluni/HDMI720p.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/559315469
git clone --depth 1 --no-tags https://github.com/wzh933/Hardware-Design-1-Multi-Cycle-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/558808536
git clone --depth 1 --no-tags https://github.com/HexSDR/uart2bus.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/556442174
git clone --depth 1 --no-tags https://github.com/TWM00/2022_FPGA_-Innovation_Competition.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/563406614
git clone --depth 1 --no-tags https://github.com/Darmin5/ComputerSystem_CPUdesign.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/559528259
git clone --depth 1 --no-tags https://github.com/Lynneu/MIPS-CPU-Course-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/560451770
git clone --depth 1 --no-tags https://github.com/bing2309708871/RISC-V.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/560867761
git clone --depth 1 --no-tags https://github.com/GaryChen886/IC-contest-undergrad.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/558832972
git clone --depth 1 --no-tags https://github.com/AhmedAlaa2024/Five-stages-Pipeline-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/558532550
git clone --depth 1 --no-tags https://github.com/clairexen/SAG4Fun.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/559279214
git clone --depth 1 --no-tags https://github.com/Rutheniumlmw/HUST-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/562478488
git clone --depth 1 --no-tags https://github.com/ucas-nscscc/cdp_ede_local.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/559543225
git clone --depth 1 --no-tags https://github.com/Mohabz-911/RISC-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/562613427
git clone --depth 1 --no-tags https://github.com/seanpm2001/Learn-Verilog-AMS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/562641059
git clone --depth 1 --no-tags https://github.com/microdynamics-cpu/tree-core-asic.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/557877770
git clone --depth 1 --no-tags https://github.com/ChandanS15/AHB-APB.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/558367212
git clone --depth 1 --no-tags https://github.com/syfinnju/HDLbits-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/558763218
git clone --depth 1 --no-tags https://github.com/patel-soham/fifo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/560684910
git clone --depth 1 --no-tags https://github.com/stsrc/deca-usb2-ethernet.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/562854779
git clone --depth 1 --no-tags https://github.com/mohadeseh-ghafoori/FPGA-Lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/560356995
git clone --depth 1 --no-tags https://github.com/lebrancconvas/Verilog-Playground.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/557789334
git clone --depth 1 --no-tags https://github.com/siddharth062022/ENCODER.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/557090983
git clone --depth 1 --no-tags https://github.com/nayanesh-reddy/ASIC-design-flow.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/559292512
git clone --depth 1 --no-tags https://github.com/bytechar/RISCV-32.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/563037623
git clone --depth 1 --no-tags https://github.com/seanpm2001/Learn-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/562312502
git clone --depth 1 --no-tags https://github.com/AhmedOsama2000/RISC-V.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/560128163
git clone --depth 1 --no-tags https://github.com/MohamedKamalOthman/vlsi-projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/559179433
git clone --depth 1 --no-tags https://github.com/whypepper/Computer-system-experiment.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/559123432
git clone --depth 1 --no-tags https://github.com/siddharth062022/PRIORITY-ENCODER.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/557091621
git clone --depth 1 --no-tags https://github.com/GreaterChen/BJUT-MultiCycleCPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/557282907
git clone --depth 1 --no-tags https://github.com/redchenjs/h266enc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/560242262
git clone --depth 1 --no-tags https://github.com/w3arycod3r/de10-lite-comp-riscv.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/557554881
git clone --depth 1 --no-tags https://github.com/nikEE2021/EC551_Final_Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/561955806
git clone --depth 1 --no-tags https://github.com/PengPatrick/Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/559327043
git clone --depth 1 --no-tags https://github.com/Kamu1403/Static-pipelined-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/559849135
git clone --depth 1 --no-tags https://github.com/WaitingQin/BuildCPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/558921220
git clone --depth 1 --no-tags https://github.com/xytyz/AES_16bit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/560494422
git clone --depth 1 --no-tags https://github.com/YEWPO/HDLBits-exercises.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/562059187
git clone --depth 1 --no-tags https://github.com/Darshil-2002/N-bit-ALU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/557900554
git clone --depth 1 --no-tags https://github.com/spacebiz24/Verilog-Basics.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/558952855
git clone --depth 1 --no-tags https://github.com/linmh0130/cordic_dds.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/560739258
git clone --depth 1 --no-tags https://github.com/alexmangushev/OV7670_FPGA_Ethernet.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/563592772
git clone --depth 1 --no-tags https://github.com/Yang-Chincheng/projectAris.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/556291672
