afifo_16i_16o_256.v,verilog,xil_defaultlib,../../../../hpcs_fpga_dev.srcs/sources_1/ip/afifo_16i_16o_256/sim/afifo_16i_16o_256.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
