
==========================================================================
detailed place report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
detailed place report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
detailed place report_worst_slack
--------------------------------------------------------------------------
worst slack 4.05

==========================================================================
detailed place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: rd_data_regs[0][25]$_DFFE_PN0P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.07    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__buf_20)
    79    1.35    0.52    0.36    0.56 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_20)
                                         net1 (net)
                  0.52    0.00    0.56 ^ rd_data_regs[0][25]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  0.56   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ rd_data_regs[0][25]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.29    0.29   library removal time
                                  0.29   data required time
-----------------------------------------------------------------------------
                                  0.29   data required time
                                 -0.56   data arrival time
-----------------------------------------------------------------------------
                                  0.27   slack (MET)


Startpoint: rd_data_regs[0][14]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: rd_data_regs[0][14]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ rd_data_regs[0][14]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     2    0.01    0.06    0.36    0.36 v rd_data_regs[0][14]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         net84 (net)
                  0.06    0.00    0.36 v _4571_/I0 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.01    0.07    0.20    0.56 v _4571_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _0524_ (net)
                  0.07    0.00    0.56 v rd_data_regs[0][14]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  0.56   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ rd_data_regs[0][14]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.04    0.04   library hold time
                                  0.04   data required time
-----------------------------------------------------------------------------
                                  0.04   data required time
                                 -0.56   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)



==========================================================================
detailed place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: fifo_count[1]$_DFF_PN0_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.07    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__buf_20)
    79    1.35    0.52    0.36    0.56 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_20)
                                         net1 (net)
                  0.52    0.00    0.56 ^ fifo_count[1]$_DFF_PN0_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                                  0.56   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ fifo_count[1]$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                         -0.03    9.97   library recovery time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -0.56   data arrival time
-----------------------------------------------------------------------------
                                  9.40   slack (MET)


Startpoint: fifo_count[4]$_DFF_PN0_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: fifo_count[4]$_DFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ fifo_count[4]$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     5    0.06    0.16    0.44    0.44 v fifo_count[4]$_DFF_PN0_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         net76 (net)
                  0.16    0.00    0.44 v _3188_/I (gf180mcu_fd_sc_mcu9t5v0__inv_3)
     8    0.11    0.29    0.21    0.65 ^ _3188_/ZN (gf180mcu_fd_sc_mcu9t5v0__inv_3)
                                         _2704_ (net)
                  0.29    0.00    0.65 ^ _5498_/B (gf180mcu_fd_sc_mcu9t5v0__addh_4)
     7    0.15    0.30    0.34    1.00 ^ _5498_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_4)
                                         _2751_ (net)
                  0.30    0.00    1.00 ^ _3190_/I (gf180mcu_fd_sc_mcu9t5v0__inv_3)
     4    0.10    0.20    0.15    1.14 v _3190_/ZN (gf180mcu_fd_sc_mcu9t5v0__inv_3)
                                         _0600_ (net)
                  0.20    0.00    1.14 v _3191_/A1 (gf180mcu_fd_sc_mcu9t5v0__oai21_4)
     9    0.25    0.87    0.54    1.69 ^ _3191_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_4)
                                         _0601_ (net)
                  0.87    0.00    1.69 ^ _3192_/I (gf180mcu_fd_sc_mcu9t5v0__inv_8)
    10    0.26    0.33    0.17    1.86 v _3192_/ZN (gf180mcu_fd_sc_mcu9t5v0__inv_8)
                                         _0602_ (net)
                  0.33    0.00    1.86 v _3193_/I (gf180mcu_fd_sc_mcu9t5v0__buf_8)
    10    0.25    0.16    0.28    2.13 v _3193_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_8)
                                         _0603_ (net)
                  0.16    0.00    2.13 v _3194_/I (gf180mcu_fd_sc_mcu9t5v0__buf_8)
    10    0.24    0.15    0.22    2.36 v _3194_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_8)
                                         _0604_ (net)
                  0.15    0.00    2.36 v _3195_/I (gf180mcu_fd_sc_mcu9t5v0__buf_8)
    12    0.26    0.16    0.23    2.58 v _3195_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_8)
                                         _0001_ (net)
                  0.16    0.00    2.58 v _5480_/B (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     1    0.01    0.09    0.34    2.92 ^ _5480_/S (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _2710_ (net)
                  0.09    0.00    2.92 ^ _3199_/A3 (gf180mcu_fd_sc_mcu9t5v0__and4_2)
     1    0.03    0.14    0.27    3.19 ^ _3199_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_2)
                                         _0608_ (net)
                  0.14    0.00    3.19 ^ _3201_/B (gf180mcu_fd_sc_mcu9t5v0__aoi211_4)
     2    0.07    0.24    0.17    3.35 v _3201_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi211_4)
                                         _0610_ (net)
                  0.24    0.00    3.35 v _3202_/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
    10    0.18    0.18    0.24    3.60 v _3202_/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         _0611_ (net)
                  0.18    0.00    3.60 v _3203_/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
    11    0.20    0.19    0.24    3.83 v _3203_/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         _2731_ (net)
                  0.19    0.00    3.83 v _3210_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     1    0.01    0.10    0.09    3.92 ^ _3210_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _2728_ (net)
                  0.10    0.00    3.92 ^ _5488_/A (gf180mcu_fd_sc_mcu9t5v0__addh_2)
     2    0.02    0.10    0.31    4.22 v _5488_/S (gf180mcu_fd_sc_mcu9t5v0__addh_2)
                                         _2730_ (net)
                  0.10    0.00    4.22 v _5493_/B (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     1    0.01    0.13    0.34    4.57 ^ _5493_/S (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _2739_ (net)
                  0.13    0.00    4.57 ^ _3215_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     1    0.01    0.07    0.06    4.63 v _3215_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _2761_ (net)
                  0.07    0.00    4.63 v _5503_/A (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     2    0.03    0.18    0.27    4.90 v _5503_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _2690_ (net)
                  0.18    0.00    4.90 v _5474_/A (gf180mcu_fd_sc_mcu9t5v0__addf_2)
     2    0.03    0.15    0.35    5.25 v _5474_/CO (gf180mcu_fd_sc_mcu9t5v0__addf_2)
                                         _2693_ (net)
                  0.15    0.00    5.25 v _3167_/A2 (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
     1    0.02    0.21    0.16    5.41 ^ _3167_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
                                         _2682_ (net)
                  0.21    0.00    5.41 ^ _3169_/A2 (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
     1    0.01    0.12    0.09    5.50 v _3169_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
                                         _2684_ (net)
                  0.12    0.00    5.50 v _3170_/A2 (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
     1    0.01    0.05    0.32    5.82 ^ _3170_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
                                         next_count[4] (net)
                  0.05    0.00    5.82 ^ fifo_count[4]$_DFF_PN0_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  5.82   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ fifo_count[4]$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                         -0.13    9.87   library setup time
                                  9.87   data required time
-----------------------------------------------------------------------------
                                  9.87   data required time
                                 -5.82   data arrival time
-----------------------------------------------------------------------------
                                  4.05   slack (MET)



==========================================================================
detailed place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: fifo_count[1]$_DFF_PN0_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.07    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__buf_20)
    79    1.35    0.52    0.36    0.56 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_20)
                                         net1 (net)
                  0.52    0.00    0.56 ^ fifo_count[1]$_DFF_PN0_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                                  0.56   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ fifo_count[1]$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                         -0.03    9.97   library recovery time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -0.56   data arrival time
-----------------------------------------------------------------------------
                                  9.40   slack (MET)


Startpoint: fifo_count[4]$_DFF_PN0_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: fifo_count[4]$_DFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ fifo_count[4]$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     5    0.06    0.16    0.44    0.44 v fifo_count[4]$_DFF_PN0_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         net76 (net)
                  0.16    0.00    0.44 v _3188_/I (gf180mcu_fd_sc_mcu9t5v0__inv_3)
     8    0.11    0.29    0.21    0.65 ^ _3188_/ZN (gf180mcu_fd_sc_mcu9t5v0__inv_3)
                                         _2704_ (net)
                  0.29    0.00    0.65 ^ _5498_/B (gf180mcu_fd_sc_mcu9t5v0__addh_4)
     7    0.15    0.30    0.34    1.00 ^ _5498_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_4)
                                         _2751_ (net)
                  0.30    0.00    1.00 ^ _3190_/I (gf180mcu_fd_sc_mcu9t5v0__inv_3)
     4    0.10    0.20    0.15    1.14 v _3190_/ZN (gf180mcu_fd_sc_mcu9t5v0__inv_3)
                                         _0600_ (net)
                  0.20    0.00    1.14 v _3191_/A1 (gf180mcu_fd_sc_mcu9t5v0__oai21_4)
     9    0.25    0.87    0.54    1.69 ^ _3191_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_4)
                                         _0601_ (net)
                  0.87    0.00    1.69 ^ _3192_/I (gf180mcu_fd_sc_mcu9t5v0__inv_8)
    10    0.26    0.33    0.17    1.86 v _3192_/ZN (gf180mcu_fd_sc_mcu9t5v0__inv_8)
                                         _0602_ (net)
                  0.33    0.00    1.86 v _3193_/I (gf180mcu_fd_sc_mcu9t5v0__buf_8)
    10    0.25    0.16    0.28    2.13 v _3193_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_8)
                                         _0603_ (net)
                  0.16    0.00    2.13 v _3194_/I (gf180mcu_fd_sc_mcu9t5v0__buf_8)
    10    0.24    0.15    0.22    2.36 v _3194_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_8)
                                         _0604_ (net)
                  0.15    0.00    2.36 v _3195_/I (gf180mcu_fd_sc_mcu9t5v0__buf_8)
    12    0.26    0.16    0.23    2.58 v _3195_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_8)
                                         _0001_ (net)
                  0.16    0.00    2.58 v _5480_/B (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     1    0.01    0.09    0.34    2.92 ^ _5480_/S (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _2710_ (net)
                  0.09    0.00    2.92 ^ _3199_/A3 (gf180mcu_fd_sc_mcu9t5v0__and4_2)
     1    0.03    0.14    0.27    3.19 ^ _3199_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_2)
                                         _0608_ (net)
                  0.14    0.00    3.19 ^ _3201_/B (gf180mcu_fd_sc_mcu9t5v0__aoi211_4)
     2    0.07    0.24    0.17    3.35 v _3201_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi211_4)
                                         _0610_ (net)
                  0.24    0.00    3.35 v _3202_/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
    10    0.18    0.18    0.24    3.60 v _3202_/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         _0611_ (net)
                  0.18    0.00    3.60 v _3203_/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
    11    0.20    0.19    0.24    3.83 v _3203_/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         _2731_ (net)
                  0.19    0.00    3.83 v _3210_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     1    0.01    0.10    0.09    3.92 ^ _3210_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _2728_ (net)
                  0.10    0.00    3.92 ^ _5488_/A (gf180mcu_fd_sc_mcu9t5v0__addh_2)
     2    0.02    0.10    0.31    4.22 v _5488_/S (gf180mcu_fd_sc_mcu9t5v0__addh_2)
                                         _2730_ (net)
                  0.10    0.00    4.22 v _5493_/B (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     1    0.01    0.13    0.34    4.57 ^ _5493_/S (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _2739_ (net)
                  0.13    0.00    4.57 ^ _3215_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     1    0.01    0.07    0.06    4.63 v _3215_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _2761_ (net)
                  0.07    0.00    4.63 v _5503_/A (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     2    0.03    0.18    0.27    4.90 v _5503_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _2690_ (net)
                  0.18    0.00    4.90 v _5474_/A (gf180mcu_fd_sc_mcu9t5v0__addf_2)
     2    0.03    0.15    0.35    5.25 v _5474_/CO (gf180mcu_fd_sc_mcu9t5v0__addf_2)
                                         _2693_ (net)
                  0.15    0.00    5.25 v _3167_/A2 (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
     1    0.02    0.21    0.16    5.41 ^ _3167_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
                                         _2682_ (net)
                  0.21    0.00    5.41 ^ _3169_/A2 (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
     1    0.01    0.12    0.09    5.50 v _3169_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
                                         _2684_ (net)
                  0.12    0.00    5.50 v _3170_/A2 (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
     1    0.01    0.05    0.32    5.82 ^ _3170_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
                                         next_count[4] (net)
                  0.05    0.00    5.82 ^ fifo_count[4]$_DFF_PN0_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  5.82   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ fifo_count[4]$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                         -0.13    9.87   library setup time
                                  9.87   data required time
-----------------------------------------------------------------------------
                                  9.87   data required time
                                 -5.82   data arrival time
-----------------------------------------------------------------------------
                                  4.05   slack (MET)



==========================================================================
detailed place report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
detailed place max_slew_check_slack
--------------------------------------------------------------------------
1.926332950592041

==========================================================================
detailed place max_slew_check_limit
--------------------------------------------------------------------------
2.799999952316284

==========================================================================
detailed place max_slew_check_slack_limit
--------------------------------------------------------------------------
0.6880

==========================================================================
detailed place max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_capacitance_check_slack
--------------------------------------------------------------------------
0.24537701904773712

==========================================================================
detailed place max_capacitance_check_limit
--------------------------------------------------------------------------
0.2919999957084656

==========================================================================
detailed place max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.8403

==========================================================================
detailed place max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
detailed place max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
detailed place max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
detailed place setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
detailed place hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
detailed place report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: fifo_count[4]$_DFF_PN0_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: fifo_count[4]$_DFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ fifo_count[4]$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.44    0.44 v fifo_count[4]$_DFF_PN0_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.21    0.65 ^ _3188_/ZN (gf180mcu_fd_sc_mcu9t5v0__inv_3)
   0.34    1.00 ^ _5498_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_4)
   0.15    1.14 v _3190_/ZN (gf180mcu_fd_sc_mcu9t5v0__inv_3)
   0.54    1.69 ^ _3191_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_4)
   0.17    1.86 v _3192_/ZN (gf180mcu_fd_sc_mcu9t5v0__inv_8)
   0.28    2.13 v _3193_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_8)
   0.22    2.36 v _3194_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_8)
   0.23    2.58 v _3195_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_8)
   0.34    2.92 ^ _5480_/S (gf180mcu_fd_sc_mcu9t5v0__addh_1)
   0.27    3.19 ^ _3199_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_2)
   0.17    3.35 v _3201_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi211_4)
   0.24    3.60 v _3202_/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
   0.24    3.83 v _3203_/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
   0.09    3.92 ^ _3210_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
   0.31    4.22 v _5488_/S (gf180mcu_fd_sc_mcu9t5v0__addh_2)
   0.34    4.57 ^ _5493_/S (gf180mcu_fd_sc_mcu9t5v0__addh_1)
   0.06    4.63 v _3215_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
   0.27    4.90 v _5503_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_1)
   0.35    5.25 v _5474_/CO (gf180mcu_fd_sc_mcu9t5v0__addf_2)
   0.16    5.41 ^ _3167_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
   0.09    5.50 v _3169_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
   0.32    5.82 ^ _3170_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
   0.00    5.82 ^ fifo_count[4]$_DFF_PN0_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
           5.82   data arrival time

  10.00   10.00   clock core_clock (rise edge)
   0.00   10.00   clock network delay (ideal)
   0.00   10.00   clock reconvergence pessimism
          10.00 ^ fifo_count[4]$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
  -0.13    9.87   library setup time
           9.87   data required time
---------------------------------------------------------
           9.87   data required time
          -5.82   data arrival time
---------------------------------------------------------
           4.05   slack (MET)



==========================================================================
detailed place report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: rd_data_regs[0][14]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: rd_data_regs[0][14]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ rd_data_regs[0][14]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.36    0.36 v rd_data_regs[0][14]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.20    0.56 v _4571_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
   0.00    0.56 v rd_data_regs[0][14]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
           0.56   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ rd_data_regs[0][14]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.04    0.04   library hold time
           0.04   data required time
---------------------------------------------------------
           0.04   data required time
          -0.56   data arrival time
---------------------------------------------------------
           0.53   slack (MET)



==========================================================================
detailed place critical path target clock latency max path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path target clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path delay
--------------------------------------------------------------------------
5.8201

==========================================================================
detailed place critical path slack
--------------------------------------------------------------------------
4.0486

==========================================================================
detailed place slack div critical path delay
--------------------------------------------------------------------------
69.562379

==========================================================================
detailed place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.05e-01   2.55e-02   3.49e-07   1.30e-01  24.8%
Combinational          2.75e-01   1.20e-01   8.18e-07   3.95e-01  75.2%
Clock                  0.00e+00   0.00e+00   3.88e-08   3.88e-08   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  3.80e-01   1.45e-01   1.21e-06   5.25e-01 100.0%
                          72.3%      27.7%       0.0%
