Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Sun Apr 25 15:41:41 2021
| Host         : pepitoigrillo-Z370-HD3 running 64-bit Ubuntu 20.04.2 LTS
| Command      : report_timing_summary -max_paths 10 -file rvfpga_timing_summary_routed.rpt -pb rvfpga_timing_summary_routed.pb -rpx rvfpga_timing_summary_routed.rpx -warn_on_violation
| Design       : rvfpga
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 36 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 96 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 9 combinational latch loops in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -6.684   -29857.697                  12571               101709        0.050        0.000                      0               101709        0.264        0.000                       0                 31574  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
sys_clk_pin           {0.000 5.000}        10.000          100.000         
  soc_s7pll0_clkout0  {0.000 5.000}        10.000          100.000         
    clk_core          {0.000 10.000}       20.000          50.000          
    clkfb             {0.000 5.000}        10.000          100.000         
  soc_s7pll0_clkout1  {0.000 2.500}        5.000           200.000         
  soc_s7pll0_clkout2  {1.250 3.750}        5.000           200.000         
  soc_s7pll1_clkout   {0.000 2.500}        5.000           200.000         
  vns_pll_fb0         {0.000 5.000}        10.000          100.000         
  vns_pll_fb1         {0.000 5.000}        10.000          100.000         
tck_dmi               {0.000 50.000}       100.000         10.000          
tck_dtmcs             {0.000 50.000}       100.000         10.000          
tck_idcode            {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                             3.000        0.000                       0                     2  
  soc_s7pll0_clkout0       -0.267       -0.495                      2                 7901        0.058        0.000                      0                 7901        3.000        0.000                       0                  2920  
    clk_core               -6.684   -29857.203                  12569                69135        0.050        0.000                      0                69135        8.750        0.000                       0                 28442  
    clkfb                                                                                                                                                               8.751        0.000                       0                     2  
  soc_s7pll0_clkout1                                                                                                                                                    2.845        0.000                       0                    75  
  soc_s7pll0_clkout2                                                                                                                                                    2.845        0.000                       0                     4  
  soc_s7pll1_clkout         2.093        0.000                      0                   14        0.160        0.000                      0                   14        0.264        0.000                       0                    10  
  vns_pll_fb0                                                                                                                                                           8.751        0.000                       0                     2  
  vns_pll_fb1                                                                                                                                                           8.751        0.000                       0                     2  
tck_dmi                    97.193        0.000                      0                   31        0.455        0.000                      0                   31       49.500        0.000                       0                    32  
tck_dtmcs                  95.601        0.000                      0                   81        0.202        0.000                      0                   81       49.500        0.000                       0                    82  
tck_idcode                 98.904        0.000                      0                    1        0.269        0.000                      0                    1       49.500        0.000                       0                     1  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_core            soc_s7pll0_clkout0        2.533        0.000                      0                  157        0.823        0.000                      0                  157  
soc_s7pll0_clkout0  clk_core                  3.859        0.000                      0                   91        0.053        0.000                      0                   91  
tck_dtmcs           clk_core                 13.867        0.000                      0                    2        2.242        0.000                      0                    2  
clk_core            tck_dtmcs                11.895        0.000                      0                   32        0.966        0.000                      0                   32  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          ----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**   clk_core            clk_core                  2.469        0.000                      0                24194        0.377        0.000                      0                24194  
**async_default**   soc_s7pll0_clkout0  soc_s7pll0_clkout0        2.673        0.000                      0                  330        1.045        0.000                      0                  330  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  ddr2/ldc/PLLE2_ADV/CLKIN1
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  ddr2/ldc/PLLE2_ADV_1/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y1  ddr2/ldc/PLLE2_ADV/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  ddr2/ldc/PLLE2_ADV_1/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  ddr2/ldc/PLLE2_ADV_1/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  ddr2/ldc/PLLE2_ADV/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  ddr2/ldc/PLLE2_ADV_1/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  ddr2/ldc/PLLE2_ADV/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  ddr2/ldc/PLLE2_ADV/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  ddr2/ldc/PLLE2_ADV/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  ddr2/ldc/PLLE2_ADV_1/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  ddr2/ldc/PLLE2_ADV_1/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  soc_s7pll0_clkout0
  To Clock:  soc_s7pll0_clkout0

Setup :            2  Failing Endpoints,  Worst Slack       -0.267ns,  Total Violation       -0.495ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.058ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.267ns  (required time - arrival time)
  Source:                 ddr2/ldc/soc_sdram_bankmachine7_cmd_buffer_source_payload_addr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/vns_new_master_rdata_valid6_reg_srl7___ddr2_ldc_vns_new_master_rdata_valid6_reg_r/D
                            (rising edge-triggered cell SRL16E clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_s7pll0_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_s7pll0_clkout0 rise@10.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        9.834ns  (logic 2.596ns (26.399%)  route 7.238ns (73.600%))
  Logic Levels:           10  (CARRY4=2 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.959ns = ( 15.959 - 10.000 ) 
    Source Clock Delay      (SCD):    6.548ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.316     2.798    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2918, routed)        1.852     6.548    ddr2/ldc/PLLE2_ADV_0
    SLICE_X81Y153        FDRE                                         r  ddr2/ldc/soc_sdram_bankmachine7_cmd_buffer_source_payload_addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y153        FDRE (Prop_fdre_C_Q)         0.419     6.967 r  ddr2/ldc/soc_sdram_bankmachine7_cmd_buffer_source_payload_addr_reg[8]/Q
                         net (fo=5, routed)           1.059     8.025    ddr2/ldc/soc_sdram_bankmachine7_cmd_buffer_source_payload_addr[8]
    SLICE_X80Y153        LUT6 (Prop_lut6_I3_O)        0.299     8.324 r  ddr2/ldc/vns_bankmachine7_state[2]_i_17/O
                         net (fo=1, routed)           0.000     8.324    ddr2/ldc/vns_bankmachine7_state[2]_i_17_n_0
    SLICE_X80Y153        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.837 r  ddr2/ldc/vns_bankmachine7_state_reg[2]_i_10/CO[3]
                         net (fo=1, routed)           0.000     8.837    ddr2/ldc/vns_bankmachine7_state_reg[2]_i_10_n_0
    SLICE_X80Y154        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     9.091 r  ddr2/ldc/vns_bankmachine7_state_reg[2]_i_6/CO[0]
                         net (fo=7, routed)           0.735     9.826    ddr2/ldc/soc_sdram_bankmachine7_row_hit
    SLICE_X77Y158        LUT6 (Prop_lut6_I4_O)        0.367    10.193 f  ddr2/ldc/soc_sdram_choose_req_grant[1]_i_15/O
                         net (fo=1, routed)           0.724    10.917    ddr2/ldc/soc_sdram_choose_req_grant[1]_i_15_n_0
    SLICE_X74Y160        LUT5 (Prop_lut5_I1_O)        0.124    11.041 f  ddr2/ldc/soc_sdram_choose_req_grant[1]_i_11/O
                         net (fo=11, routed)          0.974    12.015    ddr2/ldc/soc_sdram_choose_req_grant[1]_i_11_n_0
    SLICE_X61Y162        LUT6 (Prop_lut6_I0_O)        0.124    12.139 f  ddr2/ldc/soc_sdram_bankmachine4_cmd_buffer_source_payload_we_i_4/O
                         net (fo=2, routed)           0.471    12.610    ddr2/ldc/soc_sdram_bankmachine4_cmd_buffer_source_payload_we_i_4_n_0
    SLICE_X60Y161        LUT5 (Prop_lut5_I2_O)        0.124    12.734 f  ddr2/ldc/soc_sdram_bankmachine4_cmd_buffer_source_payload_we_i_2/O
                         net (fo=46, routed)          0.680    13.414    ddr2/ldc/soc_sdram_bankmachine4_cmd_buffer_source_payload_we_i_2_n_0
    SLICE_X61Y159        LUT5 (Prop_lut5_I0_O)        0.124    13.538 r  ddr2/ldc/soc_sdram_bankmachine5_twtpcon_count[1]_i_3/O
                         net (fo=8, routed)           1.191    14.729    ddr2/ldc/soc_sdram_bankmachine5_twtpcon_count[1]_i_3_n_0
    SLICE_X65Y150        LUT6 (Prop_lut6_I4_O)        0.124    14.853 r  ddr2/ldc/vns_new_master_rdata_valid6_reg_srl7___ddr2_ldc_vns_new_master_rdata_valid6_reg_r_i_2/O
                         net (fo=1, routed)           0.600    15.453    ddr2/ldc/vns_new_master_rdata_valid6_reg_srl7___ddr2_ldc_vns_new_master_rdata_valid6_reg_r_i_2_n_0
    SLICE_X67Y149        LUT6 (Prop_lut6_I0_O)        0.124    15.577 r  ddr2/ldc/vns_new_master_rdata_valid6_reg_srl7___ddr2_ldc_vns_new_master_rdata_valid6_reg_r_i_1/O
                         net (fo=1, routed)           0.804    16.381    ddr2/ldc/vns_new_master_rdata_valid00
    SLICE_X70Y145        SRL16E                                       r  ddr2/ldc/vns_new_master_rdata_valid6_reg_srl7___ddr2_ldc_vns_new_master_rdata_valid6_reg_r/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.241    12.652    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    14.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.460 r  ddr2/ldc/BUFG/O
                         net (fo=2918, routed)        1.499    15.959    ddr2/ldc/PLLE2_ADV_0
    SLICE_X70Y145        SRL16E                                       r  ddr2/ldc/vns_new_master_rdata_valid6_reg_srl7___ddr2_ldc_vns_new_master_rdata_valid6_reg_r/CLK
                         clock pessimism              0.242    16.201    
                         clock uncertainty           -0.057    16.144    
    SLICE_X70Y145        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.030    16.114    ddr2/ldc/vns_new_master_rdata_valid6_reg_srl7___ddr2_ldc_vns_new_master_rdata_valid6_reg_r
  -------------------------------------------------------------------
                         required time                         16.114    
                         arrival time                         -16.381    
  -------------------------------------------------------------------
                         slack                                 -0.267    

Slack (VIOLATED) :        -0.228ns  (required time - arrival time)
  Source:                 ddr2/ldc/soc_sdram_bankmachine7_cmd_buffer_source_payload_addr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/vns_new_master_rdata_valid15_reg_srl7___ddr2_ldc_vns_new_master_rdata_valid6_reg_r/D
                            (rising edge-triggered cell SRL16E clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_s7pll0_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_s7pll0_clkout0 rise@10.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        9.780ns  (logic 2.596ns (26.543%)  route 7.184ns (73.457%))
  Logic Levels:           10  (CARRY4=2 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.959ns = ( 15.959 - 10.000 ) 
    Source Clock Delay      (SCD):    6.548ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.316     2.798    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2918, routed)        1.852     6.548    ddr2/ldc/PLLE2_ADV_0
    SLICE_X81Y153        FDRE                                         r  ddr2/ldc/soc_sdram_bankmachine7_cmd_buffer_source_payload_addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y153        FDRE (Prop_fdre_C_Q)         0.419     6.967 r  ddr2/ldc/soc_sdram_bankmachine7_cmd_buffer_source_payload_addr_reg[8]/Q
                         net (fo=5, routed)           1.059     8.025    ddr2/ldc/soc_sdram_bankmachine7_cmd_buffer_source_payload_addr[8]
    SLICE_X80Y153        LUT6 (Prop_lut6_I3_O)        0.299     8.324 r  ddr2/ldc/vns_bankmachine7_state[2]_i_17/O
                         net (fo=1, routed)           0.000     8.324    ddr2/ldc/vns_bankmachine7_state[2]_i_17_n_0
    SLICE_X80Y153        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.837 r  ddr2/ldc/vns_bankmachine7_state_reg[2]_i_10/CO[3]
                         net (fo=1, routed)           0.000     8.837    ddr2/ldc/vns_bankmachine7_state_reg[2]_i_10_n_0
    SLICE_X80Y154        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     9.091 r  ddr2/ldc/vns_bankmachine7_state_reg[2]_i_6/CO[0]
                         net (fo=7, routed)           0.735     9.826    ddr2/ldc/soc_sdram_bankmachine7_row_hit
    SLICE_X77Y158        LUT6 (Prop_lut6_I4_O)        0.367    10.193 f  ddr2/ldc/soc_sdram_choose_req_grant[1]_i_15/O
                         net (fo=1, routed)           0.724    10.917    ddr2/ldc/soc_sdram_choose_req_grant[1]_i_15_n_0
    SLICE_X74Y160        LUT5 (Prop_lut5_I1_O)        0.124    11.041 f  ddr2/ldc/soc_sdram_choose_req_grant[1]_i_11/O
                         net (fo=11, routed)          0.974    12.015    ddr2/ldc/soc_sdram_choose_req_grant[1]_i_11_n_0
    SLICE_X61Y162        LUT6 (Prop_lut6_I0_O)        0.124    12.139 f  ddr2/ldc/soc_sdram_bankmachine4_cmd_buffer_source_payload_we_i_4/O
                         net (fo=2, routed)           0.471    12.610    ddr2/ldc/soc_sdram_bankmachine4_cmd_buffer_source_payload_we_i_4_n_0
    SLICE_X60Y161        LUT5 (Prop_lut5_I2_O)        0.124    12.734 f  ddr2/ldc/soc_sdram_bankmachine4_cmd_buffer_source_payload_we_i_2/O
                         net (fo=46, routed)          0.716    13.450    ddr2/ldc/soc_sdram_bankmachine4_cmd_buffer_source_payload_we_i_2_n_0
    SLICE_X62Y160        LUT6 (Prop_lut6_I0_O)        0.124    13.574 f  ddr2/ldc/vns_bankmachine2_state[2]_i_5/O
                         net (fo=5, routed)           0.592    14.165    ddr2/ldc/vns_bankmachine2_state[2]_i_5_n_0
    SLICE_X65Y159        LUT6 (Prop_lut6_I0_O)        0.124    14.289 f  ddr2/ldc/vns_new_master_rdata_valid6_reg_srl7___ddr2_ldc_vns_new_master_rdata_valid6_reg_r_i_3/O
                         net (fo=2, routed)           1.225    15.515    ddr2/ldc/vns_new_master_rdata_valid6_reg_srl7___ddr2_ldc_vns_new_master_rdata_valid6_reg_r_i_3_n_0
    SLICE_X70Y149        LUT6 (Prop_lut6_I2_O)        0.124    15.639 r  ddr2/ldc/vns_new_master_rdata_valid15_reg_srl7___ddr2_ldc_vns_new_master_rdata_valid6_reg_r_i_1/O
                         net (fo=1, routed)           0.689    16.328    ddr2/ldc/vns_new_master_rdata_valid90
    SLICE_X70Y145        SRL16E                                       r  ddr2/ldc/vns_new_master_rdata_valid15_reg_srl7___ddr2_ldc_vns_new_master_rdata_valid6_reg_r/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.241    12.652    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    14.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.460 r  ddr2/ldc/BUFG/O
                         net (fo=2918, routed)        1.499    15.959    ddr2/ldc/PLLE2_ADV_0
    SLICE_X70Y145        SRL16E                                       r  ddr2/ldc/vns_new_master_rdata_valid15_reg_srl7___ddr2_ldc_vns_new_master_rdata_valid6_reg_r/CLK
                         clock pessimism              0.242    16.201    
                         clock uncertainty           -0.057    16.144    
    SLICE_X70Y145        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.044    16.100    ddr2/ldc/vns_new_master_rdata_valid15_reg_srl7___ddr2_ldc_vns_new_master_rdata_valid6_reg_r
  -------------------------------------------------------------------
                         required time                         16.100    
                         arrival time                         -16.328    
  -------------------------------------------------------------------
                         slack                                 -0.228    

Slack (MET) :             0.224ns  (required time - arrival time)
  Source:                 ddr2/ldc/serv_rf_top/cpu/ctrl/o_ibus_adr_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/OSERDESE2_17/D1
                            (rising edge-triggered cell OSERDESE2 clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_s7pll0_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_s7pll0_clkout0 rise@10.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        8.881ns  (logic 1.634ns (18.400%)  route 7.247ns (81.600%))
  Logic Levels:           9  (LUT3=1 LUT4=1 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.041ns = ( 16.041 - 10.000 ) 
    Source Clock Delay      (SCD):    6.490ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.316     2.798    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2918, routed)        1.794     6.490    ddr2/ldc/serv_rf_top/cpu/ctrl/o_ibus_adr_reg[31]_0
    SLICE_X62Y165        FDRE                                         r  ddr2/ldc/serv_rf_top/cpu/ctrl/o_ibus_adr_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y165        FDRE (Prop_fdre_C_Q)         0.518     7.008 r  ddr2/ldc/serv_rf_top/cpu/ctrl/o_ibus_adr_reg[26]/Q
                         net (fo=3, routed)           0.830     7.838    ddr2/ldc/serv_rf_top/cpu/ctrl/Q[25]
    SLICE_X64Y165        LUT5 (Prop_lut5_I0_O)        0.124     7.962 r  ddr2/ldc/serv_rf_top/cpu/ctrl/vns_slave_sel_r[3]_i_4/O
                         net (fo=3, routed)           0.325     8.286    ddr2/ldc/serv_rf_top/cpu/ctrl/o_ibus_adr_reg[26]_0
    SLICE_X64Y166        LUT6 (Prop_lut6_I0_O)        0.124     8.410 r  ddr2/ldc/serv_rf_top/cpu/ctrl/vns_slave_sel_r[2]_i_5/O
                         net (fo=3, routed)           0.688     9.098    ddr2/ldc/serv_rf_top/cpu/ctrl/data_reg[18]
    SLICE_X73Y166        LUT5 (Prop_lut5_I0_O)        0.124     9.222 f  ddr2/ldc/serv_rf_top/cpu/ctrl/vns_slave_sel_r[2]_i_2/O
                         net (fo=2, routed)           0.164     9.386    ddr2/ldc/serv_rf_top/cpu/bufreg/vns_slave_sel_r_reg[2]_1
    SLICE_X73Y166        LUT5 (Prop_lut5_I0_O)        0.124     9.510 f  ddr2/ldc/serv_rf_top/cpu/bufreg/vns_slave_sel_r[2]_i_1/O
                         net (fo=2, routed)           0.166     9.676    ddr2/ldc/serv_rf_top/cpu/state/vns_wb2csr_state_reg_2[0]
    SLICE_X73Y166        LUT3 (Prop_lut3_I2_O)        0.124     9.800 f  ddr2/ldc/serv_rf_top/cpu/state/vns_interface2_bank_bus_dat_r[4]_i_3/O
                         net (fo=29, routed)          0.648    10.447    ddr2/ldc/serv_rf_top/cpu/ctrl/vns_interface3_bank_bus_dat_r_reg[0]
    SLICE_X78Y166        LUT4 (Prop_lut4_I3_O)        0.124    10.571 f  ddr2/ldc/serv_rf_top/cpu/ctrl/vns_interface3_bank_bus_dat_r[7]_i_8/O
                         net (fo=1, routed)           0.436    11.007    ddr2/ldc/serv_rf_top/cpu/ctrl/vns_interface3_bank_bus_dat_r[7]_i_8_n_0
    SLICE_X78Y165        LUT6 (Prop_lut6_I5_O)        0.124    11.131 r  ddr2/ldc/serv_rf_top/cpu/ctrl/vns_interface3_bank_bus_dat_r[7]_i_3/O
                         net (fo=8, routed)           0.337    11.469    ddr2/ldc/serv_rf_top/cpu/bufreg/soc_sdram_phaseinjector0_wrdata_storage_reg[24]_0
    SLICE_X81Y165        LUT6 (Prop_lut6_I5_O)        0.124    11.593 f  ddr2/ldc/serv_rf_top/cpu/bufreg/OSERDESE2_17_i_3/O
                         net (fo=30, routed)          0.546    12.139    ddr2/ldc/serv_rf_top/cpu/bufreg/vns_grant_reg_rep_0
    SLICE_X81Y162        LUT6 (Prop_lut6_I3_O)        0.124    12.263 r  ddr2/ldc/serv_rf_top/cpu/bufreg/OSERDESE2_17_i_1/O
                         net (fo=2, routed)           3.107    15.370    ddr2/ldc/soc_a7ddrphy_dfi_p0_ras_n
    OLOGIC_X1Y67         OSERDESE2                                    r  ddr2/ldc/OSERDESE2_17/D1
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.241    12.652    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    14.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.460 r  ddr2/ldc/BUFG/O
                         net (fo=2918, routed)        1.581    16.041    ddr2/ldc/PLLE2_ADV_0
    OLOGIC_X1Y67         OSERDESE2                                    r  ddr2/ldc/OSERDESE2_17/CLKDIV
                         clock pessimism              0.235    16.276    
                         clock uncertainty           -0.057    16.219    
    OLOGIC_X1Y67         OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.625    15.594    ddr2/ldc/OSERDESE2_17
  -------------------------------------------------------------------
                         required time                         15.594    
                         arrival time                         -15.370    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.335ns  (required time - arrival time)
  Source:                 ddr2/ldc/soc_sdram_bankmachine7_cmd_buffer_source_payload_addr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/soc_sdram_bankmachine6_cmd_buffer_lookahead_level_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_s7pll0_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_s7pll0_clkout0 rise@10.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        9.347ns  (logic 2.596ns (27.774%)  route 6.751ns (72.226%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.133ns = ( 16.133 - 10.000 ) 
    Source Clock Delay      (SCD):    6.548ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.316     2.798    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2918, routed)        1.852     6.548    ddr2/ldc/PLLE2_ADV_0
    SLICE_X81Y153        FDRE                                         r  ddr2/ldc/soc_sdram_bankmachine7_cmd_buffer_source_payload_addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y153        FDRE (Prop_fdre_C_Q)         0.419     6.967 r  ddr2/ldc/soc_sdram_bankmachine7_cmd_buffer_source_payload_addr_reg[8]/Q
                         net (fo=5, routed)           1.059     8.025    ddr2/ldc/soc_sdram_bankmachine7_cmd_buffer_source_payload_addr[8]
    SLICE_X80Y153        LUT6 (Prop_lut6_I3_O)        0.299     8.324 r  ddr2/ldc/vns_bankmachine7_state[2]_i_17/O
                         net (fo=1, routed)           0.000     8.324    ddr2/ldc/vns_bankmachine7_state[2]_i_17_n_0
    SLICE_X80Y153        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.837 r  ddr2/ldc/vns_bankmachine7_state_reg[2]_i_10/CO[3]
                         net (fo=1, routed)           0.000     8.837    ddr2/ldc/vns_bankmachine7_state_reg[2]_i_10_n_0
    SLICE_X80Y154        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     9.091 r  ddr2/ldc/vns_bankmachine7_state_reg[2]_i_6/CO[0]
                         net (fo=7, routed)           0.735     9.826    ddr2/ldc/soc_sdram_bankmachine7_row_hit
    SLICE_X77Y158        LUT6 (Prop_lut6_I4_O)        0.367    10.193 f  ddr2/ldc/soc_sdram_choose_req_grant[1]_i_15/O
                         net (fo=1, routed)           0.724    10.917    ddr2/ldc/soc_sdram_choose_req_grant[1]_i_15_n_0
    SLICE_X74Y160        LUT5 (Prop_lut5_I1_O)        0.124    11.041 f  ddr2/ldc/soc_sdram_choose_req_grant[1]_i_11/O
                         net (fo=11, routed)          0.974    12.015    ddr2/ldc/soc_sdram_choose_req_grant[1]_i_11_n_0
    SLICE_X61Y162        LUT6 (Prop_lut6_I0_O)        0.124    12.139 f  ddr2/ldc/soc_sdram_bankmachine4_cmd_buffer_source_payload_we_i_4/O
                         net (fo=2, routed)           0.471    12.610    ddr2/ldc/soc_sdram_bankmachine4_cmd_buffer_source_payload_we_i_4_n_0
    SLICE_X60Y161        LUT5 (Prop_lut5_I2_O)        0.124    12.734 f  ddr2/ldc/soc_sdram_bankmachine4_cmd_buffer_source_payload_we_i_2/O
                         net (fo=46, routed)          0.916    13.649    ddr2/ldc/soc_sdram_bankmachine4_cmd_buffer_source_payload_we_i_2_n_0
    SLICE_X60Y157        LUT5 (Prop_lut5_I1_O)        0.124    13.773 f  ddr2/ldc/soc_sdram_bankmachine6_cmd_buffer_lookahead_consume[2]_i_3/O
                         net (fo=1, routed)           0.733    14.506    ddr2/ldc/soc_sdram_bankmachine6_cmd_buffer_lookahead_consume[2]_i_3_n_0
    SLICE_X60Y151        LUT6 (Prop_lut6_I5_O)        0.124    14.630 r  ddr2/ldc/soc_sdram_bankmachine6_cmd_buffer_lookahead_consume[2]_i_1/O
                         net (fo=5, routed)           0.587    15.217    ddr2/ldc/soc_sdram_bankmachine6_cmd_buffer_lookahead_do_read
    SLICE_X61Y150        LUT2 (Prop_lut2_I1_O)        0.124    15.341 r  ddr2/ldc/soc_sdram_bankmachine6_cmd_buffer_lookahead_level[4]_i_1/O
                         net (fo=5, routed)           0.553    15.895    ddr2/ldc/soc_sdram_bankmachine6_cmd_buffer_lookahead_level[4]_i_1_n_0
    SLICE_X62Y151        FDRE                                         r  ddr2/ldc/soc_sdram_bankmachine6_cmd_buffer_lookahead_level_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.241    12.652    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    14.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.460 r  ddr2/ldc/BUFG/O
                         net (fo=2918, routed)        1.673    16.133    ddr2/ldc/PLLE2_ADV_0
    SLICE_X62Y151        FDRE                                         r  ddr2/ldc/soc_sdram_bankmachine6_cmd_buffer_lookahead_level_reg[0]/C
                         clock pessimism              0.322    16.456    
                         clock uncertainty           -0.057    16.399    
    SLICE_X62Y151        FDRE (Setup_fdre_C_CE)      -0.169    16.230    ddr2/ldc/soc_sdram_bankmachine6_cmd_buffer_lookahead_level_reg[0]
  -------------------------------------------------------------------
                         required time                         16.230    
                         arrival time                         -15.895    
  -------------------------------------------------------------------
                         slack                                  0.335    

Slack (MET) :             0.335ns  (required time - arrival time)
  Source:                 ddr2/ldc/soc_sdram_bankmachine7_cmd_buffer_source_payload_addr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/soc_sdram_bankmachine6_cmd_buffer_lookahead_level_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_s7pll0_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_s7pll0_clkout0 rise@10.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        9.347ns  (logic 2.596ns (27.774%)  route 6.751ns (72.226%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.133ns = ( 16.133 - 10.000 ) 
    Source Clock Delay      (SCD):    6.548ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.316     2.798    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2918, routed)        1.852     6.548    ddr2/ldc/PLLE2_ADV_0
    SLICE_X81Y153        FDRE                                         r  ddr2/ldc/soc_sdram_bankmachine7_cmd_buffer_source_payload_addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y153        FDRE (Prop_fdre_C_Q)         0.419     6.967 r  ddr2/ldc/soc_sdram_bankmachine7_cmd_buffer_source_payload_addr_reg[8]/Q
                         net (fo=5, routed)           1.059     8.025    ddr2/ldc/soc_sdram_bankmachine7_cmd_buffer_source_payload_addr[8]
    SLICE_X80Y153        LUT6 (Prop_lut6_I3_O)        0.299     8.324 r  ddr2/ldc/vns_bankmachine7_state[2]_i_17/O
                         net (fo=1, routed)           0.000     8.324    ddr2/ldc/vns_bankmachine7_state[2]_i_17_n_0
    SLICE_X80Y153        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.837 r  ddr2/ldc/vns_bankmachine7_state_reg[2]_i_10/CO[3]
                         net (fo=1, routed)           0.000     8.837    ddr2/ldc/vns_bankmachine7_state_reg[2]_i_10_n_0
    SLICE_X80Y154        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     9.091 r  ddr2/ldc/vns_bankmachine7_state_reg[2]_i_6/CO[0]
                         net (fo=7, routed)           0.735     9.826    ddr2/ldc/soc_sdram_bankmachine7_row_hit
    SLICE_X77Y158        LUT6 (Prop_lut6_I4_O)        0.367    10.193 f  ddr2/ldc/soc_sdram_choose_req_grant[1]_i_15/O
                         net (fo=1, routed)           0.724    10.917    ddr2/ldc/soc_sdram_choose_req_grant[1]_i_15_n_0
    SLICE_X74Y160        LUT5 (Prop_lut5_I1_O)        0.124    11.041 f  ddr2/ldc/soc_sdram_choose_req_grant[1]_i_11/O
                         net (fo=11, routed)          0.974    12.015    ddr2/ldc/soc_sdram_choose_req_grant[1]_i_11_n_0
    SLICE_X61Y162        LUT6 (Prop_lut6_I0_O)        0.124    12.139 f  ddr2/ldc/soc_sdram_bankmachine4_cmd_buffer_source_payload_we_i_4/O
                         net (fo=2, routed)           0.471    12.610    ddr2/ldc/soc_sdram_bankmachine4_cmd_buffer_source_payload_we_i_4_n_0
    SLICE_X60Y161        LUT5 (Prop_lut5_I2_O)        0.124    12.734 f  ddr2/ldc/soc_sdram_bankmachine4_cmd_buffer_source_payload_we_i_2/O
                         net (fo=46, routed)          0.916    13.649    ddr2/ldc/soc_sdram_bankmachine4_cmd_buffer_source_payload_we_i_2_n_0
    SLICE_X60Y157        LUT5 (Prop_lut5_I1_O)        0.124    13.773 f  ddr2/ldc/soc_sdram_bankmachine6_cmd_buffer_lookahead_consume[2]_i_3/O
                         net (fo=1, routed)           0.733    14.506    ddr2/ldc/soc_sdram_bankmachine6_cmd_buffer_lookahead_consume[2]_i_3_n_0
    SLICE_X60Y151        LUT6 (Prop_lut6_I5_O)        0.124    14.630 r  ddr2/ldc/soc_sdram_bankmachine6_cmd_buffer_lookahead_consume[2]_i_1/O
                         net (fo=5, routed)           0.587    15.217    ddr2/ldc/soc_sdram_bankmachine6_cmd_buffer_lookahead_do_read
    SLICE_X61Y150        LUT2 (Prop_lut2_I1_O)        0.124    15.341 r  ddr2/ldc/soc_sdram_bankmachine6_cmd_buffer_lookahead_level[4]_i_1/O
                         net (fo=5, routed)           0.553    15.895    ddr2/ldc/soc_sdram_bankmachine6_cmd_buffer_lookahead_level[4]_i_1_n_0
    SLICE_X62Y151        FDRE                                         r  ddr2/ldc/soc_sdram_bankmachine6_cmd_buffer_lookahead_level_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.241    12.652    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    14.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.460 r  ddr2/ldc/BUFG/O
                         net (fo=2918, routed)        1.673    16.133    ddr2/ldc/PLLE2_ADV_0
    SLICE_X62Y151        FDRE                                         r  ddr2/ldc/soc_sdram_bankmachine6_cmd_buffer_lookahead_level_reg[1]/C
                         clock pessimism              0.322    16.456    
                         clock uncertainty           -0.057    16.399    
    SLICE_X62Y151        FDRE (Setup_fdre_C_CE)      -0.169    16.230    ddr2/ldc/soc_sdram_bankmachine6_cmd_buffer_lookahead_level_reg[1]
  -------------------------------------------------------------------
                         required time                         16.230    
                         arrival time                         -15.895    
  -------------------------------------------------------------------
                         slack                                  0.335    

Slack (MET) :             0.335ns  (required time - arrival time)
  Source:                 ddr2/ldc/soc_sdram_bankmachine7_cmd_buffer_source_payload_addr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/soc_sdram_bankmachine6_cmd_buffer_lookahead_level_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_s7pll0_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_s7pll0_clkout0 rise@10.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        9.347ns  (logic 2.596ns (27.774%)  route 6.751ns (72.226%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.133ns = ( 16.133 - 10.000 ) 
    Source Clock Delay      (SCD):    6.548ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.316     2.798    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2918, routed)        1.852     6.548    ddr2/ldc/PLLE2_ADV_0
    SLICE_X81Y153        FDRE                                         r  ddr2/ldc/soc_sdram_bankmachine7_cmd_buffer_source_payload_addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y153        FDRE (Prop_fdre_C_Q)         0.419     6.967 r  ddr2/ldc/soc_sdram_bankmachine7_cmd_buffer_source_payload_addr_reg[8]/Q
                         net (fo=5, routed)           1.059     8.025    ddr2/ldc/soc_sdram_bankmachine7_cmd_buffer_source_payload_addr[8]
    SLICE_X80Y153        LUT6 (Prop_lut6_I3_O)        0.299     8.324 r  ddr2/ldc/vns_bankmachine7_state[2]_i_17/O
                         net (fo=1, routed)           0.000     8.324    ddr2/ldc/vns_bankmachine7_state[2]_i_17_n_0
    SLICE_X80Y153        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.837 r  ddr2/ldc/vns_bankmachine7_state_reg[2]_i_10/CO[3]
                         net (fo=1, routed)           0.000     8.837    ddr2/ldc/vns_bankmachine7_state_reg[2]_i_10_n_0
    SLICE_X80Y154        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     9.091 r  ddr2/ldc/vns_bankmachine7_state_reg[2]_i_6/CO[0]
                         net (fo=7, routed)           0.735     9.826    ddr2/ldc/soc_sdram_bankmachine7_row_hit
    SLICE_X77Y158        LUT6 (Prop_lut6_I4_O)        0.367    10.193 f  ddr2/ldc/soc_sdram_choose_req_grant[1]_i_15/O
                         net (fo=1, routed)           0.724    10.917    ddr2/ldc/soc_sdram_choose_req_grant[1]_i_15_n_0
    SLICE_X74Y160        LUT5 (Prop_lut5_I1_O)        0.124    11.041 f  ddr2/ldc/soc_sdram_choose_req_grant[1]_i_11/O
                         net (fo=11, routed)          0.974    12.015    ddr2/ldc/soc_sdram_choose_req_grant[1]_i_11_n_0
    SLICE_X61Y162        LUT6 (Prop_lut6_I0_O)        0.124    12.139 f  ddr2/ldc/soc_sdram_bankmachine4_cmd_buffer_source_payload_we_i_4/O
                         net (fo=2, routed)           0.471    12.610    ddr2/ldc/soc_sdram_bankmachine4_cmd_buffer_source_payload_we_i_4_n_0
    SLICE_X60Y161        LUT5 (Prop_lut5_I2_O)        0.124    12.734 f  ddr2/ldc/soc_sdram_bankmachine4_cmd_buffer_source_payload_we_i_2/O
                         net (fo=46, routed)          0.916    13.649    ddr2/ldc/soc_sdram_bankmachine4_cmd_buffer_source_payload_we_i_2_n_0
    SLICE_X60Y157        LUT5 (Prop_lut5_I1_O)        0.124    13.773 f  ddr2/ldc/soc_sdram_bankmachine6_cmd_buffer_lookahead_consume[2]_i_3/O
                         net (fo=1, routed)           0.733    14.506    ddr2/ldc/soc_sdram_bankmachine6_cmd_buffer_lookahead_consume[2]_i_3_n_0
    SLICE_X60Y151        LUT6 (Prop_lut6_I5_O)        0.124    14.630 r  ddr2/ldc/soc_sdram_bankmachine6_cmd_buffer_lookahead_consume[2]_i_1/O
                         net (fo=5, routed)           0.587    15.217    ddr2/ldc/soc_sdram_bankmachine6_cmd_buffer_lookahead_do_read
    SLICE_X61Y150        LUT2 (Prop_lut2_I1_O)        0.124    15.341 r  ddr2/ldc/soc_sdram_bankmachine6_cmd_buffer_lookahead_level[4]_i_1/O
                         net (fo=5, routed)           0.553    15.895    ddr2/ldc/soc_sdram_bankmachine6_cmd_buffer_lookahead_level[4]_i_1_n_0
    SLICE_X62Y151        FDRE                                         r  ddr2/ldc/soc_sdram_bankmachine6_cmd_buffer_lookahead_level_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.241    12.652    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    14.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.460 r  ddr2/ldc/BUFG/O
                         net (fo=2918, routed)        1.673    16.133    ddr2/ldc/PLLE2_ADV_0
    SLICE_X62Y151        FDRE                                         r  ddr2/ldc/soc_sdram_bankmachine6_cmd_buffer_lookahead_level_reg[2]/C
                         clock pessimism              0.322    16.456    
                         clock uncertainty           -0.057    16.399    
    SLICE_X62Y151        FDRE (Setup_fdre_C_CE)      -0.169    16.230    ddr2/ldc/soc_sdram_bankmachine6_cmd_buffer_lookahead_level_reg[2]
  -------------------------------------------------------------------
                         required time                         16.230    
                         arrival time                         -15.895    
  -------------------------------------------------------------------
                         slack                                  0.335    

Slack (MET) :             0.335ns  (required time - arrival time)
  Source:                 ddr2/ldc/soc_sdram_bankmachine7_cmd_buffer_source_payload_addr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/soc_sdram_bankmachine6_cmd_buffer_lookahead_level_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_s7pll0_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_s7pll0_clkout0 rise@10.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        9.347ns  (logic 2.596ns (27.774%)  route 6.751ns (72.226%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.133ns = ( 16.133 - 10.000 ) 
    Source Clock Delay      (SCD):    6.548ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.316     2.798    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2918, routed)        1.852     6.548    ddr2/ldc/PLLE2_ADV_0
    SLICE_X81Y153        FDRE                                         r  ddr2/ldc/soc_sdram_bankmachine7_cmd_buffer_source_payload_addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y153        FDRE (Prop_fdre_C_Q)         0.419     6.967 r  ddr2/ldc/soc_sdram_bankmachine7_cmd_buffer_source_payload_addr_reg[8]/Q
                         net (fo=5, routed)           1.059     8.025    ddr2/ldc/soc_sdram_bankmachine7_cmd_buffer_source_payload_addr[8]
    SLICE_X80Y153        LUT6 (Prop_lut6_I3_O)        0.299     8.324 r  ddr2/ldc/vns_bankmachine7_state[2]_i_17/O
                         net (fo=1, routed)           0.000     8.324    ddr2/ldc/vns_bankmachine7_state[2]_i_17_n_0
    SLICE_X80Y153        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.837 r  ddr2/ldc/vns_bankmachine7_state_reg[2]_i_10/CO[3]
                         net (fo=1, routed)           0.000     8.837    ddr2/ldc/vns_bankmachine7_state_reg[2]_i_10_n_0
    SLICE_X80Y154        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     9.091 r  ddr2/ldc/vns_bankmachine7_state_reg[2]_i_6/CO[0]
                         net (fo=7, routed)           0.735     9.826    ddr2/ldc/soc_sdram_bankmachine7_row_hit
    SLICE_X77Y158        LUT6 (Prop_lut6_I4_O)        0.367    10.193 f  ddr2/ldc/soc_sdram_choose_req_grant[1]_i_15/O
                         net (fo=1, routed)           0.724    10.917    ddr2/ldc/soc_sdram_choose_req_grant[1]_i_15_n_0
    SLICE_X74Y160        LUT5 (Prop_lut5_I1_O)        0.124    11.041 f  ddr2/ldc/soc_sdram_choose_req_grant[1]_i_11/O
                         net (fo=11, routed)          0.974    12.015    ddr2/ldc/soc_sdram_choose_req_grant[1]_i_11_n_0
    SLICE_X61Y162        LUT6 (Prop_lut6_I0_O)        0.124    12.139 f  ddr2/ldc/soc_sdram_bankmachine4_cmd_buffer_source_payload_we_i_4/O
                         net (fo=2, routed)           0.471    12.610    ddr2/ldc/soc_sdram_bankmachine4_cmd_buffer_source_payload_we_i_4_n_0
    SLICE_X60Y161        LUT5 (Prop_lut5_I2_O)        0.124    12.734 f  ddr2/ldc/soc_sdram_bankmachine4_cmd_buffer_source_payload_we_i_2/O
                         net (fo=46, routed)          0.916    13.649    ddr2/ldc/soc_sdram_bankmachine4_cmd_buffer_source_payload_we_i_2_n_0
    SLICE_X60Y157        LUT5 (Prop_lut5_I1_O)        0.124    13.773 f  ddr2/ldc/soc_sdram_bankmachine6_cmd_buffer_lookahead_consume[2]_i_3/O
                         net (fo=1, routed)           0.733    14.506    ddr2/ldc/soc_sdram_bankmachine6_cmd_buffer_lookahead_consume[2]_i_3_n_0
    SLICE_X60Y151        LUT6 (Prop_lut6_I5_O)        0.124    14.630 r  ddr2/ldc/soc_sdram_bankmachine6_cmd_buffer_lookahead_consume[2]_i_1/O
                         net (fo=5, routed)           0.587    15.217    ddr2/ldc/soc_sdram_bankmachine6_cmd_buffer_lookahead_do_read
    SLICE_X61Y150        LUT2 (Prop_lut2_I1_O)        0.124    15.341 r  ddr2/ldc/soc_sdram_bankmachine6_cmd_buffer_lookahead_level[4]_i_1/O
                         net (fo=5, routed)           0.553    15.895    ddr2/ldc/soc_sdram_bankmachine6_cmd_buffer_lookahead_level[4]_i_1_n_0
    SLICE_X62Y151        FDRE                                         r  ddr2/ldc/soc_sdram_bankmachine6_cmd_buffer_lookahead_level_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.241    12.652    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    14.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.460 r  ddr2/ldc/BUFG/O
                         net (fo=2918, routed)        1.673    16.133    ddr2/ldc/PLLE2_ADV_0
    SLICE_X62Y151        FDRE                                         r  ddr2/ldc/soc_sdram_bankmachine6_cmd_buffer_lookahead_level_reg[3]/C
                         clock pessimism              0.322    16.456    
                         clock uncertainty           -0.057    16.399    
    SLICE_X62Y151        FDRE (Setup_fdre_C_CE)      -0.169    16.230    ddr2/ldc/soc_sdram_bankmachine6_cmd_buffer_lookahead_level_reg[3]
  -------------------------------------------------------------------
                         required time                         16.230    
                         arrival time                         -15.895    
  -------------------------------------------------------------------
                         slack                                  0.335    

Slack (MET) :             0.335ns  (required time - arrival time)
  Source:                 ddr2/ldc/soc_sdram_bankmachine7_cmd_buffer_source_payload_addr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/soc_sdram_bankmachine6_cmd_buffer_lookahead_level_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_s7pll0_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_s7pll0_clkout0 rise@10.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        9.347ns  (logic 2.596ns (27.774%)  route 6.751ns (72.226%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.133ns = ( 16.133 - 10.000 ) 
    Source Clock Delay      (SCD):    6.548ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.316     2.798    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2918, routed)        1.852     6.548    ddr2/ldc/PLLE2_ADV_0
    SLICE_X81Y153        FDRE                                         r  ddr2/ldc/soc_sdram_bankmachine7_cmd_buffer_source_payload_addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y153        FDRE (Prop_fdre_C_Q)         0.419     6.967 r  ddr2/ldc/soc_sdram_bankmachine7_cmd_buffer_source_payload_addr_reg[8]/Q
                         net (fo=5, routed)           1.059     8.025    ddr2/ldc/soc_sdram_bankmachine7_cmd_buffer_source_payload_addr[8]
    SLICE_X80Y153        LUT6 (Prop_lut6_I3_O)        0.299     8.324 r  ddr2/ldc/vns_bankmachine7_state[2]_i_17/O
                         net (fo=1, routed)           0.000     8.324    ddr2/ldc/vns_bankmachine7_state[2]_i_17_n_0
    SLICE_X80Y153        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.837 r  ddr2/ldc/vns_bankmachine7_state_reg[2]_i_10/CO[3]
                         net (fo=1, routed)           0.000     8.837    ddr2/ldc/vns_bankmachine7_state_reg[2]_i_10_n_0
    SLICE_X80Y154        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     9.091 r  ddr2/ldc/vns_bankmachine7_state_reg[2]_i_6/CO[0]
                         net (fo=7, routed)           0.735     9.826    ddr2/ldc/soc_sdram_bankmachine7_row_hit
    SLICE_X77Y158        LUT6 (Prop_lut6_I4_O)        0.367    10.193 f  ddr2/ldc/soc_sdram_choose_req_grant[1]_i_15/O
                         net (fo=1, routed)           0.724    10.917    ddr2/ldc/soc_sdram_choose_req_grant[1]_i_15_n_0
    SLICE_X74Y160        LUT5 (Prop_lut5_I1_O)        0.124    11.041 f  ddr2/ldc/soc_sdram_choose_req_grant[1]_i_11/O
                         net (fo=11, routed)          0.974    12.015    ddr2/ldc/soc_sdram_choose_req_grant[1]_i_11_n_0
    SLICE_X61Y162        LUT6 (Prop_lut6_I0_O)        0.124    12.139 f  ddr2/ldc/soc_sdram_bankmachine4_cmd_buffer_source_payload_we_i_4/O
                         net (fo=2, routed)           0.471    12.610    ddr2/ldc/soc_sdram_bankmachine4_cmd_buffer_source_payload_we_i_4_n_0
    SLICE_X60Y161        LUT5 (Prop_lut5_I2_O)        0.124    12.734 f  ddr2/ldc/soc_sdram_bankmachine4_cmd_buffer_source_payload_we_i_2/O
                         net (fo=46, routed)          0.916    13.649    ddr2/ldc/soc_sdram_bankmachine4_cmd_buffer_source_payload_we_i_2_n_0
    SLICE_X60Y157        LUT5 (Prop_lut5_I1_O)        0.124    13.773 f  ddr2/ldc/soc_sdram_bankmachine6_cmd_buffer_lookahead_consume[2]_i_3/O
                         net (fo=1, routed)           0.733    14.506    ddr2/ldc/soc_sdram_bankmachine6_cmd_buffer_lookahead_consume[2]_i_3_n_0
    SLICE_X60Y151        LUT6 (Prop_lut6_I5_O)        0.124    14.630 r  ddr2/ldc/soc_sdram_bankmachine6_cmd_buffer_lookahead_consume[2]_i_1/O
                         net (fo=5, routed)           0.587    15.217    ddr2/ldc/soc_sdram_bankmachine6_cmd_buffer_lookahead_do_read
    SLICE_X61Y150        LUT2 (Prop_lut2_I1_O)        0.124    15.341 r  ddr2/ldc/soc_sdram_bankmachine6_cmd_buffer_lookahead_level[4]_i_1/O
                         net (fo=5, routed)           0.553    15.895    ddr2/ldc/soc_sdram_bankmachine6_cmd_buffer_lookahead_level[4]_i_1_n_0
    SLICE_X62Y151        FDRE                                         r  ddr2/ldc/soc_sdram_bankmachine6_cmd_buffer_lookahead_level_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.241    12.652    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    14.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.460 r  ddr2/ldc/BUFG/O
                         net (fo=2918, routed)        1.673    16.133    ddr2/ldc/PLLE2_ADV_0
    SLICE_X62Y151        FDRE                                         r  ddr2/ldc/soc_sdram_bankmachine6_cmd_buffer_lookahead_level_reg[4]/C
                         clock pessimism              0.322    16.456    
                         clock uncertainty           -0.057    16.399    
    SLICE_X62Y151        FDRE (Setup_fdre_C_CE)      -0.169    16.230    ddr2/ldc/soc_sdram_bankmachine6_cmd_buffer_lookahead_level_reg[4]
  -------------------------------------------------------------------
                         required time                         16.230    
                         arrival time                         -15.895    
  -------------------------------------------------------------------
                         slack                                  0.335    

Slack (MET) :             0.388ns  (required time - arrival time)
  Source:                 ddr2/ldc/serv_rf_top/cpu/ctrl/o_ibus_adr_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/OSERDESE2_17/D3
                            (rising edge-triggered cell OSERDESE2 clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_s7pll0_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_s7pll0_clkout0 rise@10.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        8.717ns  (logic 1.510ns (17.322%)  route 7.207ns (82.678%))
  Logic Levels:           8  (LUT3=1 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.041ns = ( 16.041 - 10.000 ) 
    Source Clock Delay      (SCD):    6.490ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.316     2.798    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2918, routed)        1.794     6.490    ddr2/ldc/serv_rf_top/cpu/ctrl/o_ibus_adr_reg[31]_0
    SLICE_X62Y165        FDRE                                         r  ddr2/ldc/serv_rf_top/cpu/ctrl/o_ibus_adr_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y165        FDRE (Prop_fdre_C_Q)         0.518     7.008 r  ddr2/ldc/serv_rf_top/cpu/ctrl/o_ibus_adr_reg[26]/Q
                         net (fo=3, routed)           0.830     7.838    ddr2/ldc/serv_rf_top/cpu/ctrl/Q[25]
    SLICE_X64Y165        LUT5 (Prop_lut5_I0_O)        0.124     7.962 r  ddr2/ldc/serv_rf_top/cpu/ctrl/vns_slave_sel_r[3]_i_4/O
                         net (fo=3, routed)           0.325     8.286    ddr2/ldc/serv_rf_top/cpu/ctrl/o_ibus_adr_reg[26]_0
    SLICE_X64Y166        LUT6 (Prop_lut6_I0_O)        0.124     8.410 r  ddr2/ldc/serv_rf_top/cpu/ctrl/vns_slave_sel_r[2]_i_5/O
                         net (fo=3, routed)           0.688     9.098    ddr2/ldc/serv_rf_top/cpu/ctrl/data_reg[18]
    SLICE_X73Y166        LUT5 (Prop_lut5_I0_O)        0.124     9.222 f  ddr2/ldc/serv_rf_top/cpu/ctrl/vns_slave_sel_r[2]_i_2/O
                         net (fo=2, routed)           0.164     9.386    ddr2/ldc/serv_rf_top/cpu/bufreg/vns_slave_sel_r_reg[2]_1
    SLICE_X73Y166        LUT5 (Prop_lut5_I0_O)        0.124     9.510 f  ddr2/ldc/serv_rf_top/cpu/bufreg/vns_slave_sel_r[2]_i_1/O
                         net (fo=2, routed)           0.166     9.676    ddr2/ldc/serv_rf_top/cpu/state/vns_wb2csr_state_reg_2[0]
    SLICE_X73Y166        LUT3 (Prop_lut3_I2_O)        0.124     9.800 f  ddr2/ldc/serv_rf_top/cpu/state/vns_interface2_bank_bus_dat_r[4]_i_3/O
                         net (fo=29, routed)          0.734    10.534    ddr2/ldc/serv_rf_top/cpu/bufreg/vns_interface0_bank_bus_dat_r_reg[0]
    SLICE_X78Y164        LUT6 (Prop_lut6_I5_O)        0.124    10.658 r  ddr2/ldc/serv_rf_top/cpu/bufreg/OSERDESE2_17_i_3_comp/O
                         net (fo=1, routed)           0.403    11.061    ddr2/ldc/serv_rf_top/cpu/state/vns_grant_reg_rep_0_repN_alias
    SLICE_X79Y163        LUT4 (Prop_lut4_I3_O)        0.124    11.185 r  ddr2/ldc/serv_rf_top/cpu/state/OSERDESE2_17_i_6_comp/O
                         net (fo=1, routed)           1.430    12.615    ddr2/ldc/serv_rf_top/cpu/bufreg/o_ibus_adr_reg[6]_1_repN_alias
    SLICE_X87Y144        LUT6 (Prop_lut6_I5_O)        0.124    12.739 r  ddr2/ldc/serv_rf_top/cpu/bufreg/OSERDESE2_17_i_2_comp_1/O
                         net (fo=2, routed)           2.468    15.207    ddr2/ldc/soc_a7ddrphy_dfi_p1_ras_n
    OLOGIC_X1Y67         OSERDESE2                                    r  ddr2/ldc/OSERDESE2_17/D3
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.241    12.652    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    14.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.460 r  ddr2/ldc/BUFG/O
                         net (fo=2918, routed)        1.581    16.041    ddr2/ldc/PLLE2_ADV_0
    OLOGIC_X1Y67         OSERDESE2                                    r  ddr2/ldc/OSERDESE2_17/CLKDIV
                         clock pessimism              0.235    16.276    
                         clock uncertainty           -0.057    16.219    
    OLOGIC_X1Y67         OSERDESE2 (Setup_oserdese2_CLKDIV_D3)
                                                     -0.625    15.594    ddr2/ldc/OSERDESE2_17
  -------------------------------------------------------------------
                         required time                         15.594    
                         arrival time                         -15.207    
  -------------------------------------------------------------------
                         slack                                  0.388    

Slack (MET) :             0.397ns  (required time - arrival time)
  Source:                 ddr2/ldc/soc_sdram_bankmachine7_cmd_buffer_source_payload_addr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/soc_sdram_bankmachine3_cmd_buffer_lookahead_consume_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_s7pll0_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_s7pll0_clkout0 rise@10.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        9.079ns  (logic 2.472ns (27.228%)  route 6.607ns (72.772%))
  Logic Levels:           9  (CARRY4=2 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.263ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.043ns = ( 16.043 - 10.000 ) 
    Source Clock Delay      (SCD):    6.548ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.316     2.798    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2918, routed)        1.852     6.548    ddr2/ldc/PLLE2_ADV_0
    SLICE_X81Y153        FDRE                                         r  ddr2/ldc/soc_sdram_bankmachine7_cmd_buffer_source_payload_addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y153        FDRE (Prop_fdre_C_Q)         0.419     6.967 r  ddr2/ldc/soc_sdram_bankmachine7_cmd_buffer_source_payload_addr_reg[8]/Q
                         net (fo=5, routed)           1.059     8.025    ddr2/ldc/soc_sdram_bankmachine7_cmd_buffer_source_payload_addr[8]
    SLICE_X80Y153        LUT6 (Prop_lut6_I3_O)        0.299     8.324 r  ddr2/ldc/vns_bankmachine7_state[2]_i_17/O
                         net (fo=1, routed)           0.000     8.324    ddr2/ldc/vns_bankmachine7_state[2]_i_17_n_0
    SLICE_X80Y153        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.837 r  ddr2/ldc/vns_bankmachine7_state_reg[2]_i_10/CO[3]
                         net (fo=1, routed)           0.000     8.837    ddr2/ldc/vns_bankmachine7_state_reg[2]_i_10_n_0
    SLICE_X80Y154        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     9.091 r  ddr2/ldc/vns_bankmachine7_state_reg[2]_i_6/CO[0]
                         net (fo=7, routed)           0.735     9.826    ddr2/ldc/soc_sdram_bankmachine7_row_hit
    SLICE_X77Y158        LUT6 (Prop_lut6_I4_O)        0.367    10.193 f  ddr2/ldc/soc_sdram_choose_req_grant[1]_i_15/O
                         net (fo=1, routed)           0.724    10.917    ddr2/ldc/soc_sdram_choose_req_grant[1]_i_15_n_0
    SLICE_X74Y160        LUT5 (Prop_lut5_I1_O)        0.124    11.041 f  ddr2/ldc/soc_sdram_choose_req_grant[1]_i_11/O
                         net (fo=11, routed)          0.974    12.015    ddr2/ldc/soc_sdram_choose_req_grant[1]_i_11_n_0
    SLICE_X61Y162        LUT6 (Prop_lut6_I0_O)        0.124    12.139 f  ddr2/ldc/soc_sdram_bankmachine4_cmd_buffer_source_payload_we_i_4/O
                         net (fo=2, routed)           0.471    12.610    ddr2/ldc/soc_sdram_bankmachine4_cmd_buffer_source_payload_we_i_4_n_0
    SLICE_X60Y161        LUT5 (Prop_lut5_I2_O)        0.124    12.734 f  ddr2/ldc/soc_sdram_bankmachine4_cmd_buffer_source_payload_we_i_2/O
                         net (fo=46, routed)          0.762    13.495    ddr2/ldc/soc_sdram_bankmachine4_cmd_buffer_source_payload_we_i_2_n_0
    SLICE_X56Y160        LUT5 (Prop_lut5_I4_O)        0.124    13.619 f  ddr2/ldc/soc_sdram_bankmachine3_cmd_buffer_lookahead_consume[2]_i_3/O
                         net (fo=1, routed)           0.447    14.067    ddr2/ldc/soc_sdram_bankmachine3_cmd_buffer_lookahead_consume[2]_i_3_n_0
    SLICE_X53Y158        LUT6 (Prop_lut6_I5_O)        0.124    14.191 r  ddr2/ldc/soc_sdram_bankmachine3_cmd_buffer_lookahead_consume[2]_i_1/O
                         net (fo=5, routed)           1.436    15.627    ddr2/ldc/soc_sdram_bankmachine3_cmd_buffer_lookahead_do_read
    SLICE_X72Y147        FDRE                                         r  ddr2/ldc/soc_sdram_bankmachine3_cmd_buffer_lookahead_consume_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.241    12.652    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    14.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.460 r  ddr2/ldc/BUFG/O
                         net (fo=2918, routed)        1.583    16.043    ddr2/ldc/PLLE2_ADV_0
    SLICE_X72Y147        FDRE                                         r  ddr2/ldc/soc_sdram_bankmachine3_cmd_buffer_lookahead_consume_reg[0]/C
                         clock pessimism              0.242    16.285    
                         clock uncertainty           -0.057    16.228    
    SLICE_X72Y147        FDRE (Setup_fdre_C_CE)      -0.205    16.023    ddr2/ldc/soc_sdram_bankmachine3_cmd_buffer_lookahead_consume_reg[0]
  -------------------------------------------------------------------
                         required time                         16.023    
                         arrival time                         -15.627    
  -------------------------------------------------------------------
                         slack                                  0.397    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[51]/C
                            (rising edge-triggered cell FDCE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[51]/D
                            (rising edge-triggered cell FDCE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_s7pll0_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_s7pll0_clkout0 rise@0.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.141ns (34.152%)  route 0.272ns (65.848%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.503ns
    Source Clock Delay      (SCD):    1.946ns
    Clock Pessimism Removal (CPR):    0.293ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.463     0.713    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2918, routed)        0.643     1.946    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/user_clk
    SLICE_X52Y152        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[51]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y152        FDCE (Prop_fdce_C_Q)         0.141     2.087 r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[51]/Q
                         net (fo=2, routed)           0.272     2.359    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg_n_0_[51]
    SLICE_X50Y153        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.507     0.945    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2918, routed)        0.917     2.503    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/user_clk
    SLICE_X50Y153        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[51]/C
                         clock pessimism             -0.293     2.211    
    SLICE_X50Y153        FDCE (Hold_fdce_C_D)         0.090     2.301    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[51]
  -------------------------------------------------------------------
                         required time                         -2.301    
                         arrival time                           2.359    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 ddr2/ldc/soc_write_aw_buffer_source_payload_id_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/storage_11_reg_0_15_0_5/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_s7pll0_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_s7pll0_clkout0 rise@0.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.128ns (31.063%)  route 0.284ns (68.937%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.501ns
    Source Clock Delay      (SCD):    1.946ns
    Clock Pessimism Removal (CPR):    0.293ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.463     0.713    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2918, routed)        0.643     1.946    ddr2/ldc/PLLE2_ADV_0
    SLICE_X49Y157        FDRE                                         r  ddr2/ldc/soc_write_aw_buffer_source_payload_id_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y157        FDRE (Prop_fdre_C_Q)         0.128     2.074 r  ddr2/ldc/soc_write_aw_buffer_source_payload_id_reg[4]/Q
                         net (fo=1, routed)           0.284     2.358    ddr2/ldc/storage_11_reg_0_15_0_5/DIC0
    SLICE_X54Y159        RAMD32                                       r  ddr2/ldc/storage_11_reg_0_15_0_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.507     0.945    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2918, routed)        0.915     2.501    ddr2/ldc/storage_11_reg_0_15_0_5/WCLK
    SLICE_X54Y159        RAMD32                                       r  ddr2/ldc/storage_11_reg_0_15_0_5/RAMC/CLK
                         clock pessimism             -0.293     2.209    
    SLICE_X54Y159        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.091     2.300    ddr2/ldc/storage_11_reg_0_15_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -2.300    
                         arrival time                           2.358    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[41]/C
                            (rising edge-triggered cell FDCE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/soc_write_aw_buffer_source_payload_addr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_s7pll0_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_s7pll0_clkout0 rise@0.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        0.518ns  (logic 0.207ns (39.979%)  route 0.311ns (60.021%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.506ns
    Source Clock Delay      (SCD):    1.865ns
    Clock Pessimism Removal (CPR):    0.288ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.463     0.713    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2918, routed)        0.563     1.865    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/user_clk
    SLICE_X46Y149        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y149        FDCE (Prop_fdce_C_Q)         0.164     2.029 r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[41]/Q
                         net (fo=1, routed)           0.311     2.340    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.b_data_q[41]
    SLICE_X47Y151        LUT3 (Prop_lut3_I0_O)        0.043     2.383 r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/soc_write_aw_buffer_source_payload_addr[5]_i_1/O
                         net (fo=1, routed)           0.000     2.383    ddr2/ldc/soc_write_aw_buffer_source_payload_addr_reg[26]_0[5]
    SLICE_X47Y151        FDRE                                         r  ddr2/ldc/soc_write_aw_buffer_source_payload_addr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.507     0.945    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2918, routed)        0.920     2.506    ddr2/ldc/PLLE2_ADV_0
    SLICE_X47Y151        FDRE                                         r  ddr2/ldc/soc_write_aw_buffer_source_payload_addr_reg[5]/C
                         clock pessimism             -0.288     2.218    
    SLICE_X47Y151        FDRE (Hold_fdre_C_D)         0.107     2.325    ddr2/ldc/soc_write_aw_buffer_source_payload_addr_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.325    
                         arrival time                           2.383    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 ddr2/ldc/soc_sdram_bankmachine6_cmd_buffer_lookahead_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/storage_8_reg_0_15_18_21/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_s7pll0_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_s7pll0_clkout0 rise@0.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.939%)  route 0.241ns (63.061%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.528ns
    Source Clock Delay      (SCD):    1.970ns
    Clock Pessimism Removal (CPR):    0.545ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.463     0.713    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2918, routed)        0.667     1.970    ddr2/ldc/PLLE2_ADV_0
    SLICE_X75Y156        FDRE                                         r  ddr2/ldc/soc_sdram_bankmachine6_cmd_buffer_lookahead_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y156        FDRE (Prop_fdre_C_Q)         0.141     2.111 r  ddr2/ldc/soc_sdram_bankmachine6_cmd_buffer_lookahead_produce_reg[0]/Q
                         net (fo=36, routed)          0.241     2.352    ddr2/ldc/storage_8_reg_0_15_18_21/ADDRD0
    SLICE_X74Y156        RAMD32                                       r  ddr2/ldc/storage_8_reg_0_15_18_21/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.507     0.945    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2918, routed)        0.942     2.528    ddr2/ldc/storage_8_reg_0_15_18_21/WCLK
    SLICE_X74Y156        RAMD32                                       r  ddr2/ldc/storage_8_reg_0_15_18_21/RAMA/CLK
                         clock pessimism             -0.545     1.983    
    SLICE_X74Y156        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.293    ddr2/ldc/storage_8_reg_0_15_18_21/RAMA
  -------------------------------------------------------------------
                         required time                         -2.293    
                         arrival time                           2.352    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 ddr2/ldc/soc_sdram_bankmachine6_cmd_buffer_lookahead_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/storage_8_reg_0_15_18_21/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_s7pll0_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_s7pll0_clkout0 rise@0.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.939%)  route 0.241ns (63.061%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.528ns
    Source Clock Delay      (SCD):    1.970ns
    Clock Pessimism Removal (CPR):    0.545ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.463     0.713    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2918, routed)        0.667     1.970    ddr2/ldc/PLLE2_ADV_0
    SLICE_X75Y156        FDRE                                         r  ddr2/ldc/soc_sdram_bankmachine6_cmd_buffer_lookahead_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y156        FDRE (Prop_fdre_C_Q)         0.141     2.111 r  ddr2/ldc/soc_sdram_bankmachine6_cmd_buffer_lookahead_produce_reg[0]/Q
                         net (fo=36, routed)          0.241     2.352    ddr2/ldc/storage_8_reg_0_15_18_21/ADDRD0
    SLICE_X74Y156        RAMD32                                       r  ddr2/ldc/storage_8_reg_0_15_18_21/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.507     0.945    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2918, routed)        0.942     2.528    ddr2/ldc/storage_8_reg_0_15_18_21/WCLK
    SLICE_X74Y156        RAMD32                                       r  ddr2/ldc/storage_8_reg_0_15_18_21/RAMA_D1/CLK
                         clock pessimism             -0.545     1.983    
    SLICE_X74Y156        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.293    ddr2/ldc/storage_8_reg_0_15_18_21/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.293    
                         arrival time                           2.352    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 ddr2/ldc/soc_sdram_bankmachine6_cmd_buffer_lookahead_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/storage_8_reg_0_15_18_21/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_s7pll0_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_s7pll0_clkout0 rise@0.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.939%)  route 0.241ns (63.061%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.528ns
    Source Clock Delay      (SCD):    1.970ns
    Clock Pessimism Removal (CPR):    0.545ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.463     0.713    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2918, routed)        0.667     1.970    ddr2/ldc/PLLE2_ADV_0
    SLICE_X75Y156        FDRE                                         r  ddr2/ldc/soc_sdram_bankmachine6_cmd_buffer_lookahead_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y156        FDRE (Prop_fdre_C_Q)         0.141     2.111 r  ddr2/ldc/soc_sdram_bankmachine6_cmd_buffer_lookahead_produce_reg[0]/Q
                         net (fo=36, routed)          0.241     2.352    ddr2/ldc/storage_8_reg_0_15_18_21/ADDRD0
    SLICE_X74Y156        RAMD32                                       r  ddr2/ldc/storage_8_reg_0_15_18_21/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.507     0.945    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2918, routed)        0.942     2.528    ddr2/ldc/storage_8_reg_0_15_18_21/WCLK
    SLICE_X74Y156        RAMD32                                       r  ddr2/ldc/storage_8_reg_0_15_18_21/RAMB/CLK
                         clock pessimism             -0.545     1.983    
    SLICE_X74Y156        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.293    ddr2/ldc/storage_8_reg_0_15_18_21/RAMB
  -------------------------------------------------------------------
                         required time                         -2.293    
                         arrival time                           2.352    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 ddr2/ldc/soc_sdram_bankmachine6_cmd_buffer_lookahead_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/storage_8_reg_0_15_18_21/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_s7pll0_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_s7pll0_clkout0 rise@0.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.939%)  route 0.241ns (63.061%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.528ns
    Source Clock Delay      (SCD):    1.970ns
    Clock Pessimism Removal (CPR):    0.545ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.463     0.713    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2918, routed)        0.667     1.970    ddr2/ldc/PLLE2_ADV_0
    SLICE_X75Y156        FDRE                                         r  ddr2/ldc/soc_sdram_bankmachine6_cmd_buffer_lookahead_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y156        FDRE (Prop_fdre_C_Q)         0.141     2.111 r  ddr2/ldc/soc_sdram_bankmachine6_cmd_buffer_lookahead_produce_reg[0]/Q
                         net (fo=36, routed)          0.241     2.352    ddr2/ldc/storage_8_reg_0_15_18_21/ADDRD0
    SLICE_X74Y156        RAMD32                                       r  ddr2/ldc/storage_8_reg_0_15_18_21/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.507     0.945    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2918, routed)        0.942     2.528    ddr2/ldc/storage_8_reg_0_15_18_21/WCLK
    SLICE_X74Y156        RAMD32                                       r  ddr2/ldc/storage_8_reg_0_15_18_21/RAMB_D1/CLK
                         clock pessimism             -0.545     1.983    
    SLICE_X74Y156        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.293    ddr2/ldc/storage_8_reg_0_15_18_21/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -2.293    
                         arrival time                           2.352    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 ddr2/ldc/soc_sdram_bankmachine6_cmd_buffer_lookahead_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/storage_8_reg_0_15_18_21/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_s7pll0_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_s7pll0_clkout0 rise@0.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.939%)  route 0.241ns (63.061%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.528ns
    Source Clock Delay      (SCD):    1.970ns
    Clock Pessimism Removal (CPR):    0.545ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.463     0.713    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2918, routed)        0.667     1.970    ddr2/ldc/PLLE2_ADV_0
    SLICE_X75Y156        FDRE                                         r  ddr2/ldc/soc_sdram_bankmachine6_cmd_buffer_lookahead_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y156        FDRE (Prop_fdre_C_Q)         0.141     2.111 r  ddr2/ldc/soc_sdram_bankmachine6_cmd_buffer_lookahead_produce_reg[0]/Q
                         net (fo=36, routed)          0.241     2.352    ddr2/ldc/storage_8_reg_0_15_18_21/ADDRD0
    SLICE_X74Y156        RAMD32                                       r  ddr2/ldc/storage_8_reg_0_15_18_21/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.507     0.945    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2918, routed)        0.942     2.528    ddr2/ldc/storage_8_reg_0_15_18_21/WCLK
    SLICE_X74Y156        RAMD32                                       r  ddr2/ldc/storage_8_reg_0_15_18_21/RAMC/CLK
                         clock pessimism             -0.545     1.983    
    SLICE_X74Y156        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.293    ddr2/ldc/storage_8_reg_0_15_18_21/RAMC
  -------------------------------------------------------------------
                         required time                         -2.293    
                         arrival time                           2.352    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 ddr2/ldc/soc_sdram_bankmachine6_cmd_buffer_lookahead_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/storage_8_reg_0_15_18_21/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_s7pll0_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_s7pll0_clkout0 rise@0.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.939%)  route 0.241ns (63.061%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.528ns
    Source Clock Delay      (SCD):    1.970ns
    Clock Pessimism Removal (CPR):    0.545ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.463     0.713    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2918, routed)        0.667     1.970    ddr2/ldc/PLLE2_ADV_0
    SLICE_X75Y156        FDRE                                         r  ddr2/ldc/soc_sdram_bankmachine6_cmd_buffer_lookahead_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y156        FDRE (Prop_fdre_C_Q)         0.141     2.111 r  ddr2/ldc/soc_sdram_bankmachine6_cmd_buffer_lookahead_produce_reg[0]/Q
                         net (fo=36, routed)          0.241     2.352    ddr2/ldc/storage_8_reg_0_15_18_21/ADDRD0
    SLICE_X74Y156        RAMD32                                       r  ddr2/ldc/storage_8_reg_0_15_18_21/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.507     0.945    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2918, routed)        0.942     2.528    ddr2/ldc/storage_8_reg_0_15_18_21/WCLK
    SLICE_X74Y156        RAMD32                                       r  ddr2/ldc/storage_8_reg_0_15_18_21/RAMC_D1/CLK
                         clock pessimism             -0.545     1.983    
    SLICE_X74Y156        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.293    ddr2/ldc/storage_8_reg_0_15_18_21/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -2.293    
                         arrival time                           2.352    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 ddr2/ldc/soc_sdram_bankmachine6_cmd_buffer_lookahead_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/storage_8_reg_0_15_18_21/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_s7pll0_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_s7pll0_clkout0 rise@0.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.939%)  route 0.241ns (63.061%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.528ns
    Source Clock Delay      (SCD):    1.970ns
    Clock Pessimism Removal (CPR):    0.545ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.463     0.713    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2918, routed)        0.667     1.970    ddr2/ldc/PLLE2_ADV_0
    SLICE_X75Y156        FDRE                                         r  ddr2/ldc/soc_sdram_bankmachine6_cmd_buffer_lookahead_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y156        FDRE (Prop_fdre_C_Q)         0.141     2.111 r  ddr2/ldc/soc_sdram_bankmachine6_cmd_buffer_lookahead_produce_reg[0]/Q
                         net (fo=36, routed)          0.241     2.352    ddr2/ldc/storage_8_reg_0_15_18_21/ADDRD0
    SLICE_X74Y156        RAMS32                                       r  ddr2/ldc/storage_8_reg_0_15_18_21/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.507     0.945    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2918, routed)        0.942     2.528    ddr2/ldc/storage_8_reg_0_15_18_21/WCLK
    SLICE_X74Y156        RAMS32                                       r  ddr2/ldc/storage_8_reg_0_15_18_21/RAMD/CLK
                         clock pessimism             -0.545     1.983    
    SLICE_X74Y156        RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     2.293    ddr2/ldc/storage_8_reg_0_15_18_21/RAMD
  -------------------------------------------------------------------
                         required time                         -2.293    
                         arrival time                           2.352    
  -------------------------------------------------------------------
                         slack                                  0.059    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_s7pll0_clkout0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ddr2/ldc/PLLE2_ADV/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y62    ddr2/ldc/storage_10_reg_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y62    ddr2/ldc/storage_10_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X3Y19    ddr2/ldc/storage_13_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X3Y19    ddr2/ldc/storage_13_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y68    ddr2/ldc/serv_rf_top/rf_ram/memory_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y28    ddr2/ldc/storage_10_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y28    ddr2/ldc/storage_10_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y28    ddr2/ldc/mem_1_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y29    ddr2/ldc/memdat_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y32    ddr2/ldc/memdat_reg_1/CLKARDCLK
Max Period        n/a     PLLE2_ADV/CLKIN1    n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y1  clk_gen/PLLE2_BASE_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y1  ddr2/ldc/PLLE2_ADV/CLKOUT0
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1    n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  clk_gen/PLLE2_BASE_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1    n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  clk_gen/PLLE2_BASE_inst/CLKIN1
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X54Y159   ddr2/ldc/storage_11_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X54Y159   ddr2/ldc/storage_11_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X54Y159   ddr2/ldc/storage_11_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X54Y159   ddr2/ldc/storage_11_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X54Y159   ddr2/ldc/storage_11_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X54Y159   ddr2/ldc/storage_11_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X54Y159   ddr2/ldc/storage_11_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X54Y159   ddr2/ldc/storage_11_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Fast    PLLE2_ADV/CLKIN1    n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  clk_gen/PLLE2_BASE_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1    n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  clk_gen/PLLE2_BASE_inst/CLKIN1
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X54Y159   ddr2/ldc/storage_11_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X54Y159   ddr2/ldc/storage_11_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X54Y159   ddr2/ldc/storage_11_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X54Y159   ddr2/ldc/storage_11_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X54Y159   ddr2/ldc/storage_11_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X54Y159   ddr2/ldc/storage_11_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X54Y159   ddr2/ldc/storage_11_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X54Y159   ddr2/ldc/storage_11_reg_0_15_0_5/RAMD_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_core
  To Clock:  clk_core

Setup :        12569  Failing Endpoints,  Worst Slack       -6.684ns,  Total Violation   -29857.203ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.050ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -6.684ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/lsu/dc_ctl/dc_way2_tagvalid_dup/dffsc/dout_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/dec/arf/gpr_banks[0].gpr[24].gprff/genblock.dff/dffs/dout_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        24.328ns  (logic 6.351ns (26.106%)  route 17.977ns (73.894%))
  Logic Levels:           34  (CARRY4=7 LUT2=1 LUT3=4 LUT4=3 LUT5=4 LUT6=15)
  Clock Path Skew:        -2.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.294ns = ( 29.294 - 20.000 ) 
    Source Clock Delay      (SCD):    11.745ns
    Clock Pessimism Removal (CPR):    0.362ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.316     2.798    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2918, routed)        1.657     6.353    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.441 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=113, routed)         2.909     9.350    clk_gen/clk_core
    SLICE_X51Y96         LUT2 (Prop_lut2_I0_O)        0.124     9.474 r  clk_gen/dout[0]_i_2__583/O
                         net (fo=98, routed)          2.271    11.745    swervolf/swerv_eh1/swerv/lsu/dc_ctl/dc_way2_tagvalid_dup/dffsc/lsu_free_c2_clk
    SLICE_X9Y73          FDCE                                         r  swervolf/swerv_eh1/swerv/lsu/dc_ctl/dc_way2_tagvalid_dup/dffsc/dout_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y73          FDCE (Prop_fdce_C_Q)         0.456    12.201 r  swervolf/swerv_eh1/swerv/lsu/dc_ctl/dc_way2_tagvalid_dup/dffsc/dout_reg[3]/Q
                         net (fo=2, routed)           0.310    12.511    swervolf/swerv_eh1/swerv/lsu/dc_ctl/rdc_wayff/Q[3]
    SLICE_X11Y73         LUT3 (Prop_lut3_I2_O)        0.124    12.635 r  swervolf/swerv_eh1/swerv/lsu/dc_ctl/rdc_wayff/dout[63]_i_13/O
                         net (fo=256, routed)         1.490    14.126    swervolf/swerv_eh1/swerv/lsu/dc_ctl/rdc_wayff/dc_rd_hit_ff[3]
    SLICE_X11Y69         LUT6 (Prop_lut6_I3_O)        0.124    14.250 r  swervolf/swerv_eh1/swerv/lsu/dc_ctl/rdc_wayff/dout[24]_i_5__25/O
                         net (fo=1, routed)           0.854    15.104    swervolf/swerv_eh1/mem/dc_mem/dc_data_inst/DC_WAYS[1].DC_DEPTH_MUL[1].DC_SUBBANKS[2].dc_bank_sb_way_data/dout_reg[24]
    SLICE_X15Y78         LUT6 (Prop_lut6_I3_O)        0.124    15.228 r  swervolf/swerv_eh1/mem/dc_mem/dc_data_inst/DC_WAYS[1].DC_DEPTH_MUL[1].DC_SUBBANKS[2].dc_bank_sb_way_data/dout[24]_i_3__41/O
                         net (fo=3, routed)           0.923    16.151    swervolf/swerv_eh1/mem/dc_mem/dc_data_inst/DC_WAYS[1].DC_DEPTH_MUL[1].DC_SUBBANKS[3].dc_bank_sb_way_data/dout[15]_i_6__21[87]
    SLICE_X28Y79         LUT6 (Prop_lut6_I3_O)        0.124    16.275 r  swervolf/swerv_eh1/mem/dc_mem/dc_data_inst/DC_WAYS[1].DC_DEPTH_MUL[1].DC_SUBBANKS[3].dc_bank_sb_way_data/dout[24]_i_12__8/O
                         net (fo=3, routed)           0.593    16.868    swervolf/swerv_eh1/mem/dc_mem/dc_data_inst/DC_WAYS[1].DC_DEPTH_MUL[1].DC_SUBBANKS[3].dc_bank_sb_way_data/dout_reg[2]_8
    SLICE_X29Y77         LUT3 (Prop_lut3_I0_O)        0.124    16.992 r  swervolf/swerv_eh1/mem/dc_mem/dc_data_inst/DC_WAYS[1].DC_DEPTH_MUL[1].DC_SUBBANKS[3].dc_bank_sb_way_data/dout[8]_i_4__33/O
                         net (fo=2, routed)           0.413    17.405    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sadc3ff/genblock.dff/dffs/dout_reg[8]_2
    SLICE_X29Y78         LUT6 (Prop_lut6_I5_O)        0.124    17.529 f  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sadc3ff/genblock.dff/dffs/dout[0]_i_4__198/O
                         net (fo=1, routed)           0.296    17.825    swervolf/swerv_eh1/swerv/lsu/bus_intf/lsu_full_hit_dc3ff/dout_reg[0]_25
    SLICE_X31Y78         LUT6 (Prop_lut6_I0_O)        0.124    17.949 f  swervolf/swerv_eh1/swerv/lsu/bus_intf/lsu_full_hit_dc3ff/dout[0]_i_3__647/O
                         net (fo=2, routed)           0.324    18.273    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc3ff/genblock.dff/dffs/dout_reg[0]_8
    SLICE_X29Y79         LUT6 (Prop_lut6_I5_O)        0.124    18.397 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc3ff/genblock.dff/dffs/dout[0]_i_2__903/O
                         net (fo=11, routed)          0.604    19.001    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsadder/dout_reg[3]_0
    SLICE_X29Y83         LUT4 (Prop_lut4_I2_O)        0.124    19.125 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsadder/dout[3]_i_5/O
                         net (fo=1, routed)           0.000    19.125    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/offsetff/genblock.dff/dffs/dout_reg[3]_2[0]
    SLICE_X29Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    19.657 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/offsetff/genblock.dff/dffs/dout_reg[3]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    19.657    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/offsetff/genblock.dff/dffs/dout_reg[3]_i_1__1_n_0
    SLICE_X29Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.771 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/offsetff/genblock.dff/dffs/dout_reg[7]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    19.771    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/offsetff/genblock.dff/dffs/dout_reg[7]_i_1__0_n_0
    SLICE_X29Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.885 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/offsetff/genblock.dff/dffs/dout_reg[11]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    19.885    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/offsetff/genblock.dff/dffs/dout_reg[11]_i_1__0_n_0
    SLICE_X29Y86         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    20.156 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/offsetff/genblock.dff/dffs/dout_reg[31]_i_3__0/CO[0]
                         net (fo=33, routed)          0.686    20.842    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/dout_reg[25]_1[0]
    SLICE_X28Y88         LUT6 (Prop_lut6_I3_O)        0.373    21.215 f  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/dout[16]_i_2__47/O
                         net (fo=2, routed)           0.612    21.826    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/dout[16]_i_2__47_n_0
    SLICE_X31Y91         LUT5 (Prop_lut5_I4_O)        0.124    21.950 f  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/dout[16]_i_1__113/O
                         net (fo=5, routed)           0.364    22.315    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sadc2ff/genblock.dff/dffs/lsu_addr_dc1__0[0]
    SLICE_X31Y92         LUT5 (Prop_lut5_I1_O)        0.124    22.439 f  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sadc2ff/genblock.dff/dffs/dout[0]_i_52__5/O
                         net (fo=15, routed)          0.738    23.177    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sadc2ff/genblock.dff/dffs/dout_reg[29]_0[10]
    SLICE_X32Y94         LUT3 (Prop_lut3_I1_O)        0.124    23.301 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sadc2ff/genblock.dff/dffs/dout[0]_i_38__13/O
                         net (fo=1, routed)           0.000    23.301    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sadc2ff/genblock.dff/dffs/dout[0]_i_38__13_n_0
    SLICE_X32Y94         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    23.702 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sadc2ff/genblock.dff/dffs/dout_reg[0]_i_27__0/CO[3]
                         net (fo=1, routed)           0.000    23.702    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/dout_reg[0]_i_8__6_0[0]
    SLICE_X32Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.816 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/dout_reg[0]_i_18__1/CO[3]
                         net (fo=1, routed)           0.000    23.816    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/dout_reg[0]_i_18__1_n_0
    SLICE_X32Y96         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    24.087 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/dout_reg[0]_i_8__6/CO[0]
                         net (fo=1, routed)           0.296    24.383    swervolf/swerv_eh1/swerv/lsu/dc_ctl/rdc_rd_ptrff/dffsc/dout_reg[0]_538[0]
    SLICE_X33Y94         LUT6 (Prop_lut6_I4_O)        0.373    24.756 f  swervolf/swerv_eh1/swerv/lsu/dc_ctl/rdc_rd_ptrff/dffsc/dout[0]_i_3__660/O
                         net (fo=9, routed)           0.177    24.933    swervolf/swerv_eh1/swerv/lsu/dc_ctl/rdc_rd_ptrff/dffsc/dout_reg[0]_4
    SLICE_X33Y94         LUT4 (Prop_lut4_I1_O)        0.124    25.057 f  swervolf/swerv_eh1/swerv/lsu/dc_ctl/rdc_rd_ptrff/dffsc/dout[0]_i_1__4974/O
                         net (fo=47, routed)          0.633    25.690    swervolf/swerv_eh1/swerv/lsu/dc_ctl/rdc_rd_ptrff/dffsc/gen_spill_reg.a_full_q_reg
    SLICE_X33Y95         LUT5 (Prop_lut5_I1_O)        0.124    25.814 r  swervolf/swerv_eh1/swerv/lsu/dc_ctl/rdc_rd_ptrff/dffsc/dout[31]_i_1__128/O
                         net (fo=1144, routed)        1.021    26.835    swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[7].buf_nbff/dffs/lsu_dc_nonblock_load_data_valid
    SLICE_X49Y97         LUT6 (Prop_lut6_I5_O)        0.124    26.959 r  swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[7].buf_nbff/dffs/dout[31]_i_12__13/O
                         net (fo=46, routed)          0.693    27.652    swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[1].buf_dualtagff/dffs/lsu_nonblock_load_data_tag[1]
    SLICE_X51Y96         LUT6 (Prop_lut6_I2_O)        0.124    27.776 r  swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[1].buf_dualtagff/dffs/dout[31]_i_51__4/O
                         net (fo=1, routed)           0.640    28.416    swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[1].buf_dualtagff/dffs/dout[31]_i_51__4_n_0
    SLICE_X51Y96         LUT2 (Prop_lut2_I0_O)        0.153    28.569 r  swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[1].buf_dualtagff/dffs/dout[31]_i_26__7/O
                         net (fo=7, routed)           0.767    29.336    swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[1].buf_dualtagff/dffs/dout_reg[9]
    SLICE_X52Y98         LUT4 (Prop_lut4_I0_O)        0.327    29.663 f  swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[1].buf_dualtagff/dffs/dout[31]_i_53__3/O
                         net (fo=1, routed)           0.579    30.242    swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[1].buf_dualtagff/dffs/dout[31]_i_53__3_n_0
    SLICE_X50Y100        LUT6 (Prop_lut6_I5_O)        0.124    30.366 f  swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[1].buf_dualtagff/dffs/dout[31]_i_29__6/O
                         net (fo=1, routed)           0.562    30.929    swervolf/swerv_eh1/swerv/dec/decode/cam_array[5].cam_ff/dout[31]_i_57__3_0
    SLICE_X47Y100        LUT6 (Prop_lut6_I5_O)        0.124    31.053 r  swervolf/swerv_eh1/swerv/dec/decode/cam_array[5].cam_ff/dout[31]_i_13__7/O
                         net (fo=33, routed)          0.734    31.787    swervolf/swerv_eh1/swerv/dec/decode/wbff/genblock.dff/dffs/dout[31]_i_35__5_1
    SLICE_X47Y98         LUT6 (Prop_lut6_I5_O)        0.124    31.911 r  swervolf/swerv_eh1/swerv/dec/decode/wbff/genblock.dff/dffs/dout[31]_i_57__3/O
                         net (fo=1, routed)           0.502    32.413    swervolf/swerv_eh1/swerv/dec/decode/wbff/genblock.dff/dffs/dout[31]_i_57__3_n_0
    SLICE_X46Y99         LUT5 (Prop_lut5_I4_O)        0.124    32.537 f  swervolf/swerv_eh1/swerv/dec/decode/wbff/genblock.dff/dffs/dout[31]_i_35__5/O
                         net (fo=1, routed)           0.573    33.109    swervolf/swerv_eh1/swerv/dec/decode/wbff/genblock.dff/dffs/dout[31]_i_35__5_n_0
    SLICE_X45Y102        LUT6 (Prop_lut6_I4_O)        0.124    33.233 r  swervolf/swerv_eh1/swerv/dec/decode/wbff/genblock.dff/dffs/dout[31]_i_16__7/O
                         net (fo=31, routed)          1.101    34.334    swervolf/swerv_eh1/swerv/dec/decode/cam_array[5].cam_ff/dec_nonblock_load_wen
    SLICE_X48Y108        LUT6 (Prop_lut6_I5_O)        0.124    34.458 r  swervolf/swerv_eh1/swerv/dec/decode/cam_array[5].cam_ff/dout[31]_i_5__89/O
                         net (fo=33, routed)          0.668    35.126    swervolf/swerv_eh1/swerv/dec/decode/wbff/genblock.dff/dffs/gpr_wr_en1164_out
    SLICE_X46Y110        LUT3 (Prop_lut3_I2_O)        0.124    35.250 r  swervolf/swerv_eh1/swerv/dec/decode/wbff/genblock.dff/dffs/dout[31]_i_1__22/O
                         net (fo=32, routed)          0.823    36.073    swervolf/swerv_eh1/swerv/dec/arf/gpr_banks[0].gpr[24].gprff/genblock.dff/dffs/gpr_bank_wr_en[0]_645[0]
    SLICE_X41Y113        FDCE                                         r  swervolf/swerv_eh1/swerv/dec/arf/gpr_banks[0].gpr[24].gprff/genblock.dff/dffs/dout_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.241    22.652    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    24.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.460 r  ddr2/ldc/BUFG/O
                         net (fo=2918, routed)        1.535    25.996    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.079 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=113, routed)         1.625    27.704    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    27.795 r  clk_core_BUFG_inst/O
                         net (fo=21961, routed)       1.500    29.294    swervolf/swerv_eh1/swerv/dec/arf/gpr_banks[0].gpr[24].gprff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X41Y113        FDCE                                         r  swervolf/swerv_eh1/swerv/dec/arf/gpr_banks[0].gpr[24].gprff/genblock.dff/dffs/dout_reg[11]/C
                         clock pessimism              0.362    29.657    
                         clock uncertainty           -0.062    29.594    
    SLICE_X41Y113        FDCE (Setup_fdce_C_CE)      -0.205    29.389    swervolf/swerv_eh1/swerv/dec/arf/gpr_banks[0].gpr[24].gprff/genblock.dff/dffs/dout_reg[11]
  -------------------------------------------------------------------
                         required time                         29.389    
                         arrival time                         -36.073    
  -------------------------------------------------------------------
                         slack                                 -6.684    

Slack (VIOLATED) :        -6.684ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/lsu/dc_ctl/dc_way2_tagvalid_dup/dffsc/dout_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/dec/arf/gpr_banks[0].gpr[24].gprff/genblock.dff/dffs/dout_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        24.328ns  (logic 6.351ns (26.106%)  route 17.977ns (73.894%))
  Logic Levels:           34  (CARRY4=7 LUT2=1 LUT3=4 LUT4=3 LUT5=4 LUT6=15)
  Clock Path Skew:        -2.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.294ns = ( 29.294 - 20.000 ) 
    Source Clock Delay      (SCD):    11.745ns
    Clock Pessimism Removal (CPR):    0.362ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.316     2.798    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2918, routed)        1.657     6.353    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.441 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=113, routed)         2.909     9.350    clk_gen/clk_core
    SLICE_X51Y96         LUT2 (Prop_lut2_I0_O)        0.124     9.474 r  clk_gen/dout[0]_i_2__583/O
                         net (fo=98, routed)          2.271    11.745    swervolf/swerv_eh1/swerv/lsu/dc_ctl/dc_way2_tagvalid_dup/dffsc/lsu_free_c2_clk
    SLICE_X9Y73          FDCE                                         r  swervolf/swerv_eh1/swerv/lsu/dc_ctl/dc_way2_tagvalid_dup/dffsc/dout_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y73          FDCE (Prop_fdce_C_Q)         0.456    12.201 r  swervolf/swerv_eh1/swerv/lsu/dc_ctl/dc_way2_tagvalid_dup/dffsc/dout_reg[3]/Q
                         net (fo=2, routed)           0.310    12.511    swervolf/swerv_eh1/swerv/lsu/dc_ctl/rdc_wayff/Q[3]
    SLICE_X11Y73         LUT3 (Prop_lut3_I2_O)        0.124    12.635 r  swervolf/swerv_eh1/swerv/lsu/dc_ctl/rdc_wayff/dout[63]_i_13/O
                         net (fo=256, routed)         1.490    14.126    swervolf/swerv_eh1/swerv/lsu/dc_ctl/rdc_wayff/dc_rd_hit_ff[3]
    SLICE_X11Y69         LUT6 (Prop_lut6_I3_O)        0.124    14.250 r  swervolf/swerv_eh1/swerv/lsu/dc_ctl/rdc_wayff/dout[24]_i_5__25/O
                         net (fo=1, routed)           0.854    15.104    swervolf/swerv_eh1/mem/dc_mem/dc_data_inst/DC_WAYS[1].DC_DEPTH_MUL[1].DC_SUBBANKS[2].dc_bank_sb_way_data/dout_reg[24]
    SLICE_X15Y78         LUT6 (Prop_lut6_I3_O)        0.124    15.228 r  swervolf/swerv_eh1/mem/dc_mem/dc_data_inst/DC_WAYS[1].DC_DEPTH_MUL[1].DC_SUBBANKS[2].dc_bank_sb_way_data/dout[24]_i_3__41/O
                         net (fo=3, routed)           0.923    16.151    swervolf/swerv_eh1/mem/dc_mem/dc_data_inst/DC_WAYS[1].DC_DEPTH_MUL[1].DC_SUBBANKS[3].dc_bank_sb_way_data/dout[15]_i_6__21[87]
    SLICE_X28Y79         LUT6 (Prop_lut6_I3_O)        0.124    16.275 r  swervolf/swerv_eh1/mem/dc_mem/dc_data_inst/DC_WAYS[1].DC_DEPTH_MUL[1].DC_SUBBANKS[3].dc_bank_sb_way_data/dout[24]_i_12__8/O
                         net (fo=3, routed)           0.593    16.868    swervolf/swerv_eh1/mem/dc_mem/dc_data_inst/DC_WAYS[1].DC_DEPTH_MUL[1].DC_SUBBANKS[3].dc_bank_sb_way_data/dout_reg[2]_8
    SLICE_X29Y77         LUT3 (Prop_lut3_I0_O)        0.124    16.992 r  swervolf/swerv_eh1/mem/dc_mem/dc_data_inst/DC_WAYS[1].DC_DEPTH_MUL[1].DC_SUBBANKS[3].dc_bank_sb_way_data/dout[8]_i_4__33/O
                         net (fo=2, routed)           0.413    17.405    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sadc3ff/genblock.dff/dffs/dout_reg[8]_2
    SLICE_X29Y78         LUT6 (Prop_lut6_I5_O)        0.124    17.529 f  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sadc3ff/genblock.dff/dffs/dout[0]_i_4__198/O
                         net (fo=1, routed)           0.296    17.825    swervolf/swerv_eh1/swerv/lsu/bus_intf/lsu_full_hit_dc3ff/dout_reg[0]_25
    SLICE_X31Y78         LUT6 (Prop_lut6_I0_O)        0.124    17.949 f  swervolf/swerv_eh1/swerv/lsu/bus_intf/lsu_full_hit_dc3ff/dout[0]_i_3__647/O
                         net (fo=2, routed)           0.324    18.273    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc3ff/genblock.dff/dffs/dout_reg[0]_8
    SLICE_X29Y79         LUT6 (Prop_lut6_I5_O)        0.124    18.397 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc3ff/genblock.dff/dffs/dout[0]_i_2__903/O
                         net (fo=11, routed)          0.604    19.001    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsadder/dout_reg[3]_0
    SLICE_X29Y83         LUT4 (Prop_lut4_I2_O)        0.124    19.125 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsadder/dout[3]_i_5/O
                         net (fo=1, routed)           0.000    19.125    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/offsetff/genblock.dff/dffs/dout_reg[3]_2[0]
    SLICE_X29Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    19.657 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/offsetff/genblock.dff/dffs/dout_reg[3]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    19.657    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/offsetff/genblock.dff/dffs/dout_reg[3]_i_1__1_n_0
    SLICE_X29Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.771 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/offsetff/genblock.dff/dffs/dout_reg[7]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    19.771    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/offsetff/genblock.dff/dffs/dout_reg[7]_i_1__0_n_0
    SLICE_X29Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.885 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/offsetff/genblock.dff/dffs/dout_reg[11]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    19.885    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/offsetff/genblock.dff/dffs/dout_reg[11]_i_1__0_n_0
    SLICE_X29Y86         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    20.156 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/offsetff/genblock.dff/dffs/dout_reg[31]_i_3__0/CO[0]
                         net (fo=33, routed)          0.686    20.842    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/dout_reg[25]_1[0]
    SLICE_X28Y88         LUT6 (Prop_lut6_I3_O)        0.373    21.215 f  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/dout[16]_i_2__47/O
                         net (fo=2, routed)           0.612    21.826    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/dout[16]_i_2__47_n_0
    SLICE_X31Y91         LUT5 (Prop_lut5_I4_O)        0.124    21.950 f  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/dout[16]_i_1__113/O
                         net (fo=5, routed)           0.364    22.315    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sadc2ff/genblock.dff/dffs/lsu_addr_dc1__0[0]
    SLICE_X31Y92         LUT5 (Prop_lut5_I1_O)        0.124    22.439 f  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sadc2ff/genblock.dff/dffs/dout[0]_i_52__5/O
                         net (fo=15, routed)          0.738    23.177    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sadc2ff/genblock.dff/dffs/dout_reg[29]_0[10]
    SLICE_X32Y94         LUT3 (Prop_lut3_I1_O)        0.124    23.301 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sadc2ff/genblock.dff/dffs/dout[0]_i_38__13/O
                         net (fo=1, routed)           0.000    23.301    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sadc2ff/genblock.dff/dffs/dout[0]_i_38__13_n_0
    SLICE_X32Y94         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    23.702 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sadc2ff/genblock.dff/dffs/dout_reg[0]_i_27__0/CO[3]
                         net (fo=1, routed)           0.000    23.702    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/dout_reg[0]_i_8__6_0[0]
    SLICE_X32Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.816 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/dout_reg[0]_i_18__1/CO[3]
                         net (fo=1, routed)           0.000    23.816    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/dout_reg[0]_i_18__1_n_0
    SLICE_X32Y96         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    24.087 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/dout_reg[0]_i_8__6/CO[0]
                         net (fo=1, routed)           0.296    24.383    swervolf/swerv_eh1/swerv/lsu/dc_ctl/rdc_rd_ptrff/dffsc/dout_reg[0]_538[0]
    SLICE_X33Y94         LUT6 (Prop_lut6_I4_O)        0.373    24.756 f  swervolf/swerv_eh1/swerv/lsu/dc_ctl/rdc_rd_ptrff/dffsc/dout[0]_i_3__660/O
                         net (fo=9, routed)           0.177    24.933    swervolf/swerv_eh1/swerv/lsu/dc_ctl/rdc_rd_ptrff/dffsc/dout_reg[0]_4
    SLICE_X33Y94         LUT4 (Prop_lut4_I1_O)        0.124    25.057 f  swervolf/swerv_eh1/swerv/lsu/dc_ctl/rdc_rd_ptrff/dffsc/dout[0]_i_1__4974/O
                         net (fo=47, routed)          0.633    25.690    swervolf/swerv_eh1/swerv/lsu/dc_ctl/rdc_rd_ptrff/dffsc/gen_spill_reg.a_full_q_reg
    SLICE_X33Y95         LUT5 (Prop_lut5_I1_O)        0.124    25.814 r  swervolf/swerv_eh1/swerv/lsu/dc_ctl/rdc_rd_ptrff/dffsc/dout[31]_i_1__128/O
                         net (fo=1144, routed)        1.021    26.835    swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[7].buf_nbff/dffs/lsu_dc_nonblock_load_data_valid
    SLICE_X49Y97         LUT6 (Prop_lut6_I5_O)        0.124    26.959 r  swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[7].buf_nbff/dffs/dout[31]_i_12__13/O
                         net (fo=46, routed)          0.693    27.652    swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[1].buf_dualtagff/dffs/lsu_nonblock_load_data_tag[1]
    SLICE_X51Y96         LUT6 (Prop_lut6_I2_O)        0.124    27.776 r  swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[1].buf_dualtagff/dffs/dout[31]_i_51__4/O
                         net (fo=1, routed)           0.640    28.416    swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[1].buf_dualtagff/dffs/dout[31]_i_51__4_n_0
    SLICE_X51Y96         LUT2 (Prop_lut2_I0_O)        0.153    28.569 r  swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[1].buf_dualtagff/dffs/dout[31]_i_26__7/O
                         net (fo=7, routed)           0.767    29.336    swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[1].buf_dualtagff/dffs/dout_reg[9]
    SLICE_X52Y98         LUT4 (Prop_lut4_I0_O)        0.327    29.663 f  swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[1].buf_dualtagff/dffs/dout[31]_i_53__3/O
                         net (fo=1, routed)           0.579    30.242    swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[1].buf_dualtagff/dffs/dout[31]_i_53__3_n_0
    SLICE_X50Y100        LUT6 (Prop_lut6_I5_O)        0.124    30.366 f  swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[1].buf_dualtagff/dffs/dout[31]_i_29__6/O
                         net (fo=1, routed)           0.562    30.929    swervolf/swerv_eh1/swerv/dec/decode/cam_array[5].cam_ff/dout[31]_i_57__3_0
    SLICE_X47Y100        LUT6 (Prop_lut6_I5_O)        0.124    31.053 r  swervolf/swerv_eh1/swerv/dec/decode/cam_array[5].cam_ff/dout[31]_i_13__7/O
                         net (fo=33, routed)          0.734    31.787    swervolf/swerv_eh1/swerv/dec/decode/wbff/genblock.dff/dffs/dout[31]_i_35__5_1
    SLICE_X47Y98         LUT6 (Prop_lut6_I5_O)        0.124    31.911 r  swervolf/swerv_eh1/swerv/dec/decode/wbff/genblock.dff/dffs/dout[31]_i_57__3/O
                         net (fo=1, routed)           0.502    32.413    swervolf/swerv_eh1/swerv/dec/decode/wbff/genblock.dff/dffs/dout[31]_i_57__3_n_0
    SLICE_X46Y99         LUT5 (Prop_lut5_I4_O)        0.124    32.537 f  swervolf/swerv_eh1/swerv/dec/decode/wbff/genblock.dff/dffs/dout[31]_i_35__5/O
                         net (fo=1, routed)           0.573    33.109    swervolf/swerv_eh1/swerv/dec/decode/wbff/genblock.dff/dffs/dout[31]_i_35__5_n_0
    SLICE_X45Y102        LUT6 (Prop_lut6_I4_O)        0.124    33.233 r  swervolf/swerv_eh1/swerv/dec/decode/wbff/genblock.dff/dffs/dout[31]_i_16__7/O
                         net (fo=31, routed)          1.101    34.334    swervolf/swerv_eh1/swerv/dec/decode/cam_array[5].cam_ff/dec_nonblock_load_wen
    SLICE_X48Y108        LUT6 (Prop_lut6_I5_O)        0.124    34.458 r  swervolf/swerv_eh1/swerv/dec/decode/cam_array[5].cam_ff/dout[31]_i_5__89/O
                         net (fo=33, routed)          0.668    35.126    swervolf/swerv_eh1/swerv/dec/decode/wbff/genblock.dff/dffs/gpr_wr_en1164_out
    SLICE_X46Y110        LUT3 (Prop_lut3_I2_O)        0.124    35.250 r  swervolf/swerv_eh1/swerv/dec/decode/wbff/genblock.dff/dffs/dout[31]_i_1__22/O
                         net (fo=32, routed)          0.823    36.073    swervolf/swerv_eh1/swerv/dec/arf/gpr_banks[0].gpr[24].gprff/genblock.dff/dffs/gpr_bank_wr_en[0]_645[0]
    SLICE_X41Y113        FDCE                                         r  swervolf/swerv_eh1/swerv/dec/arf/gpr_banks[0].gpr[24].gprff/genblock.dff/dffs/dout_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.241    22.652    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    24.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.460 r  ddr2/ldc/BUFG/O
                         net (fo=2918, routed)        1.535    25.996    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.079 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=113, routed)         1.625    27.704    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    27.795 r  clk_core_BUFG_inst/O
                         net (fo=21961, routed)       1.500    29.294    swervolf/swerv_eh1/swerv/dec/arf/gpr_banks[0].gpr[24].gprff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X41Y113        FDCE                                         r  swervolf/swerv_eh1/swerv/dec/arf/gpr_banks[0].gpr[24].gprff/genblock.dff/dffs/dout_reg[1]/C
                         clock pessimism              0.362    29.657    
                         clock uncertainty           -0.062    29.594    
    SLICE_X41Y113        FDCE (Setup_fdce_C_CE)      -0.205    29.389    swervolf/swerv_eh1/swerv/dec/arf/gpr_banks[0].gpr[24].gprff/genblock.dff/dffs/dout_reg[1]
  -------------------------------------------------------------------
                         required time                         29.389    
                         arrival time                         -36.073    
  -------------------------------------------------------------------
                         slack                                 -6.684    

Slack (VIOLATED) :        -6.684ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/lsu/dc_ctl/dc_way2_tagvalid_dup/dffsc/dout_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/dec/arf/gpr_banks[0].gpr[24].gprff/genblock.dff/dffs/dout_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        24.328ns  (logic 6.351ns (26.106%)  route 17.977ns (73.894%))
  Logic Levels:           34  (CARRY4=7 LUT2=1 LUT3=4 LUT4=3 LUT5=4 LUT6=15)
  Clock Path Skew:        -2.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.294ns = ( 29.294 - 20.000 ) 
    Source Clock Delay      (SCD):    11.745ns
    Clock Pessimism Removal (CPR):    0.362ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.316     2.798    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2918, routed)        1.657     6.353    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.441 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=113, routed)         2.909     9.350    clk_gen/clk_core
    SLICE_X51Y96         LUT2 (Prop_lut2_I0_O)        0.124     9.474 r  clk_gen/dout[0]_i_2__583/O
                         net (fo=98, routed)          2.271    11.745    swervolf/swerv_eh1/swerv/lsu/dc_ctl/dc_way2_tagvalid_dup/dffsc/lsu_free_c2_clk
    SLICE_X9Y73          FDCE                                         r  swervolf/swerv_eh1/swerv/lsu/dc_ctl/dc_way2_tagvalid_dup/dffsc/dout_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y73          FDCE (Prop_fdce_C_Q)         0.456    12.201 r  swervolf/swerv_eh1/swerv/lsu/dc_ctl/dc_way2_tagvalid_dup/dffsc/dout_reg[3]/Q
                         net (fo=2, routed)           0.310    12.511    swervolf/swerv_eh1/swerv/lsu/dc_ctl/rdc_wayff/Q[3]
    SLICE_X11Y73         LUT3 (Prop_lut3_I2_O)        0.124    12.635 r  swervolf/swerv_eh1/swerv/lsu/dc_ctl/rdc_wayff/dout[63]_i_13/O
                         net (fo=256, routed)         1.490    14.126    swervolf/swerv_eh1/swerv/lsu/dc_ctl/rdc_wayff/dc_rd_hit_ff[3]
    SLICE_X11Y69         LUT6 (Prop_lut6_I3_O)        0.124    14.250 r  swervolf/swerv_eh1/swerv/lsu/dc_ctl/rdc_wayff/dout[24]_i_5__25/O
                         net (fo=1, routed)           0.854    15.104    swervolf/swerv_eh1/mem/dc_mem/dc_data_inst/DC_WAYS[1].DC_DEPTH_MUL[1].DC_SUBBANKS[2].dc_bank_sb_way_data/dout_reg[24]
    SLICE_X15Y78         LUT6 (Prop_lut6_I3_O)        0.124    15.228 r  swervolf/swerv_eh1/mem/dc_mem/dc_data_inst/DC_WAYS[1].DC_DEPTH_MUL[1].DC_SUBBANKS[2].dc_bank_sb_way_data/dout[24]_i_3__41/O
                         net (fo=3, routed)           0.923    16.151    swervolf/swerv_eh1/mem/dc_mem/dc_data_inst/DC_WAYS[1].DC_DEPTH_MUL[1].DC_SUBBANKS[3].dc_bank_sb_way_data/dout[15]_i_6__21[87]
    SLICE_X28Y79         LUT6 (Prop_lut6_I3_O)        0.124    16.275 r  swervolf/swerv_eh1/mem/dc_mem/dc_data_inst/DC_WAYS[1].DC_DEPTH_MUL[1].DC_SUBBANKS[3].dc_bank_sb_way_data/dout[24]_i_12__8/O
                         net (fo=3, routed)           0.593    16.868    swervolf/swerv_eh1/mem/dc_mem/dc_data_inst/DC_WAYS[1].DC_DEPTH_MUL[1].DC_SUBBANKS[3].dc_bank_sb_way_data/dout_reg[2]_8
    SLICE_X29Y77         LUT3 (Prop_lut3_I0_O)        0.124    16.992 r  swervolf/swerv_eh1/mem/dc_mem/dc_data_inst/DC_WAYS[1].DC_DEPTH_MUL[1].DC_SUBBANKS[3].dc_bank_sb_way_data/dout[8]_i_4__33/O
                         net (fo=2, routed)           0.413    17.405    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sadc3ff/genblock.dff/dffs/dout_reg[8]_2
    SLICE_X29Y78         LUT6 (Prop_lut6_I5_O)        0.124    17.529 f  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sadc3ff/genblock.dff/dffs/dout[0]_i_4__198/O
                         net (fo=1, routed)           0.296    17.825    swervolf/swerv_eh1/swerv/lsu/bus_intf/lsu_full_hit_dc3ff/dout_reg[0]_25
    SLICE_X31Y78         LUT6 (Prop_lut6_I0_O)        0.124    17.949 f  swervolf/swerv_eh1/swerv/lsu/bus_intf/lsu_full_hit_dc3ff/dout[0]_i_3__647/O
                         net (fo=2, routed)           0.324    18.273    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc3ff/genblock.dff/dffs/dout_reg[0]_8
    SLICE_X29Y79         LUT6 (Prop_lut6_I5_O)        0.124    18.397 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc3ff/genblock.dff/dffs/dout[0]_i_2__903/O
                         net (fo=11, routed)          0.604    19.001    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsadder/dout_reg[3]_0
    SLICE_X29Y83         LUT4 (Prop_lut4_I2_O)        0.124    19.125 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsadder/dout[3]_i_5/O
                         net (fo=1, routed)           0.000    19.125    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/offsetff/genblock.dff/dffs/dout_reg[3]_2[0]
    SLICE_X29Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    19.657 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/offsetff/genblock.dff/dffs/dout_reg[3]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    19.657    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/offsetff/genblock.dff/dffs/dout_reg[3]_i_1__1_n_0
    SLICE_X29Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.771 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/offsetff/genblock.dff/dffs/dout_reg[7]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    19.771    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/offsetff/genblock.dff/dffs/dout_reg[7]_i_1__0_n_0
    SLICE_X29Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.885 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/offsetff/genblock.dff/dffs/dout_reg[11]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    19.885    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/offsetff/genblock.dff/dffs/dout_reg[11]_i_1__0_n_0
    SLICE_X29Y86         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    20.156 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/offsetff/genblock.dff/dffs/dout_reg[31]_i_3__0/CO[0]
                         net (fo=33, routed)          0.686    20.842    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/dout_reg[25]_1[0]
    SLICE_X28Y88         LUT6 (Prop_lut6_I3_O)        0.373    21.215 f  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/dout[16]_i_2__47/O
                         net (fo=2, routed)           0.612    21.826    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/dout[16]_i_2__47_n_0
    SLICE_X31Y91         LUT5 (Prop_lut5_I4_O)        0.124    21.950 f  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/dout[16]_i_1__113/O
                         net (fo=5, routed)           0.364    22.315    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sadc2ff/genblock.dff/dffs/lsu_addr_dc1__0[0]
    SLICE_X31Y92         LUT5 (Prop_lut5_I1_O)        0.124    22.439 f  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sadc2ff/genblock.dff/dffs/dout[0]_i_52__5/O
                         net (fo=15, routed)          0.738    23.177    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sadc2ff/genblock.dff/dffs/dout_reg[29]_0[10]
    SLICE_X32Y94         LUT3 (Prop_lut3_I1_O)        0.124    23.301 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sadc2ff/genblock.dff/dffs/dout[0]_i_38__13/O
                         net (fo=1, routed)           0.000    23.301    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sadc2ff/genblock.dff/dffs/dout[0]_i_38__13_n_0
    SLICE_X32Y94         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    23.702 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sadc2ff/genblock.dff/dffs/dout_reg[0]_i_27__0/CO[3]
                         net (fo=1, routed)           0.000    23.702    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/dout_reg[0]_i_8__6_0[0]
    SLICE_X32Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.816 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/dout_reg[0]_i_18__1/CO[3]
                         net (fo=1, routed)           0.000    23.816    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/dout_reg[0]_i_18__1_n_0
    SLICE_X32Y96         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    24.087 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/dout_reg[0]_i_8__6/CO[0]
                         net (fo=1, routed)           0.296    24.383    swervolf/swerv_eh1/swerv/lsu/dc_ctl/rdc_rd_ptrff/dffsc/dout_reg[0]_538[0]
    SLICE_X33Y94         LUT6 (Prop_lut6_I4_O)        0.373    24.756 f  swervolf/swerv_eh1/swerv/lsu/dc_ctl/rdc_rd_ptrff/dffsc/dout[0]_i_3__660/O
                         net (fo=9, routed)           0.177    24.933    swervolf/swerv_eh1/swerv/lsu/dc_ctl/rdc_rd_ptrff/dffsc/dout_reg[0]_4
    SLICE_X33Y94         LUT4 (Prop_lut4_I1_O)        0.124    25.057 f  swervolf/swerv_eh1/swerv/lsu/dc_ctl/rdc_rd_ptrff/dffsc/dout[0]_i_1__4974/O
                         net (fo=47, routed)          0.633    25.690    swervolf/swerv_eh1/swerv/lsu/dc_ctl/rdc_rd_ptrff/dffsc/gen_spill_reg.a_full_q_reg
    SLICE_X33Y95         LUT5 (Prop_lut5_I1_O)        0.124    25.814 r  swervolf/swerv_eh1/swerv/lsu/dc_ctl/rdc_rd_ptrff/dffsc/dout[31]_i_1__128/O
                         net (fo=1144, routed)        1.021    26.835    swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[7].buf_nbff/dffs/lsu_dc_nonblock_load_data_valid
    SLICE_X49Y97         LUT6 (Prop_lut6_I5_O)        0.124    26.959 r  swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[7].buf_nbff/dffs/dout[31]_i_12__13/O
                         net (fo=46, routed)          0.693    27.652    swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[1].buf_dualtagff/dffs/lsu_nonblock_load_data_tag[1]
    SLICE_X51Y96         LUT6 (Prop_lut6_I2_O)        0.124    27.776 r  swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[1].buf_dualtagff/dffs/dout[31]_i_51__4/O
                         net (fo=1, routed)           0.640    28.416    swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[1].buf_dualtagff/dffs/dout[31]_i_51__4_n_0
    SLICE_X51Y96         LUT2 (Prop_lut2_I0_O)        0.153    28.569 r  swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[1].buf_dualtagff/dffs/dout[31]_i_26__7/O
                         net (fo=7, routed)           0.767    29.336    swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[1].buf_dualtagff/dffs/dout_reg[9]
    SLICE_X52Y98         LUT4 (Prop_lut4_I0_O)        0.327    29.663 f  swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[1].buf_dualtagff/dffs/dout[31]_i_53__3/O
                         net (fo=1, routed)           0.579    30.242    swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[1].buf_dualtagff/dffs/dout[31]_i_53__3_n_0
    SLICE_X50Y100        LUT6 (Prop_lut6_I5_O)        0.124    30.366 f  swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[1].buf_dualtagff/dffs/dout[31]_i_29__6/O
                         net (fo=1, routed)           0.562    30.929    swervolf/swerv_eh1/swerv/dec/decode/cam_array[5].cam_ff/dout[31]_i_57__3_0
    SLICE_X47Y100        LUT6 (Prop_lut6_I5_O)        0.124    31.053 r  swervolf/swerv_eh1/swerv/dec/decode/cam_array[5].cam_ff/dout[31]_i_13__7/O
                         net (fo=33, routed)          0.734    31.787    swervolf/swerv_eh1/swerv/dec/decode/wbff/genblock.dff/dffs/dout[31]_i_35__5_1
    SLICE_X47Y98         LUT6 (Prop_lut6_I5_O)        0.124    31.911 r  swervolf/swerv_eh1/swerv/dec/decode/wbff/genblock.dff/dffs/dout[31]_i_57__3/O
                         net (fo=1, routed)           0.502    32.413    swervolf/swerv_eh1/swerv/dec/decode/wbff/genblock.dff/dffs/dout[31]_i_57__3_n_0
    SLICE_X46Y99         LUT5 (Prop_lut5_I4_O)        0.124    32.537 f  swervolf/swerv_eh1/swerv/dec/decode/wbff/genblock.dff/dffs/dout[31]_i_35__5/O
                         net (fo=1, routed)           0.573    33.109    swervolf/swerv_eh1/swerv/dec/decode/wbff/genblock.dff/dffs/dout[31]_i_35__5_n_0
    SLICE_X45Y102        LUT6 (Prop_lut6_I4_O)        0.124    33.233 r  swervolf/swerv_eh1/swerv/dec/decode/wbff/genblock.dff/dffs/dout[31]_i_16__7/O
                         net (fo=31, routed)          1.101    34.334    swervolf/swerv_eh1/swerv/dec/decode/cam_array[5].cam_ff/dec_nonblock_load_wen
    SLICE_X48Y108        LUT6 (Prop_lut6_I5_O)        0.124    34.458 r  swervolf/swerv_eh1/swerv/dec/decode/cam_array[5].cam_ff/dout[31]_i_5__89/O
                         net (fo=33, routed)          0.668    35.126    swervolf/swerv_eh1/swerv/dec/decode/wbff/genblock.dff/dffs/gpr_wr_en1164_out
    SLICE_X46Y110        LUT3 (Prop_lut3_I2_O)        0.124    35.250 r  swervolf/swerv_eh1/swerv/dec/decode/wbff/genblock.dff/dffs/dout[31]_i_1__22/O
                         net (fo=32, routed)          0.823    36.073    swervolf/swerv_eh1/swerv/dec/arf/gpr_banks[0].gpr[24].gprff/genblock.dff/dffs/gpr_bank_wr_en[0]_645[0]
    SLICE_X41Y113        FDCE                                         r  swervolf/swerv_eh1/swerv/dec/arf/gpr_banks[0].gpr[24].gprff/genblock.dff/dffs/dout_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.241    22.652    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    24.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.460 r  ddr2/ldc/BUFG/O
                         net (fo=2918, routed)        1.535    25.996    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.079 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=113, routed)         1.625    27.704    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    27.795 r  clk_core_BUFG_inst/O
                         net (fo=21961, routed)       1.500    29.294    swervolf/swerv_eh1/swerv/dec/arf/gpr_banks[0].gpr[24].gprff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X41Y113        FDCE                                         r  swervolf/swerv_eh1/swerv/dec/arf/gpr_banks[0].gpr[24].gprff/genblock.dff/dffs/dout_reg[3]/C
                         clock pessimism              0.362    29.657    
                         clock uncertainty           -0.062    29.594    
    SLICE_X41Y113        FDCE (Setup_fdce_C_CE)      -0.205    29.389    swervolf/swerv_eh1/swerv/dec/arf/gpr_banks[0].gpr[24].gprff/genblock.dff/dffs/dout_reg[3]
  -------------------------------------------------------------------
                         required time                         29.389    
                         arrival time                         -36.073    
  -------------------------------------------------------------------
                         slack                                 -6.684    

Slack (VIOLATED) :        -6.660ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/lsu/dc_ctl/dc_way2_tagvalid_dup/dffsc/dout_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/dec/arf/gpr_banks[0].gpr[24].gprff/genblock.dff/dffs/dout_reg[27]/CE
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        24.333ns  (logic 6.351ns (26.100%)  route 17.982ns (73.900%))
  Logic Levels:           34  (CARRY4=7 LUT2=1 LUT3=4 LUT4=3 LUT5=4 LUT6=15)
  Clock Path Skew:        -2.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.287ns = ( 29.287 - 20.000 ) 
    Source Clock Delay      (SCD):    11.745ns
    Clock Pessimism Removal (CPR):    0.362ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.316     2.798    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2918, routed)        1.657     6.353    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.441 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=113, routed)         2.909     9.350    clk_gen/clk_core
    SLICE_X51Y96         LUT2 (Prop_lut2_I0_O)        0.124     9.474 r  clk_gen/dout[0]_i_2__583/O
                         net (fo=98, routed)          2.271    11.745    swervolf/swerv_eh1/swerv/lsu/dc_ctl/dc_way2_tagvalid_dup/dffsc/lsu_free_c2_clk
    SLICE_X9Y73          FDCE                                         r  swervolf/swerv_eh1/swerv/lsu/dc_ctl/dc_way2_tagvalid_dup/dffsc/dout_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y73          FDCE (Prop_fdce_C_Q)         0.456    12.201 r  swervolf/swerv_eh1/swerv/lsu/dc_ctl/dc_way2_tagvalid_dup/dffsc/dout_reg[3]/Q
                         net (fo=2, routed)           0.310    12.511    swervolf/swerv_eh1/swerv/lsu/dc_ctl/rdc_wayff/Q[3]
    SLICE_X11Y73         LUT3 (Prop_lut3_I2_O)        0.124    12.635 r  swervolf/swerv_eh1/swerv/lsu/dc_ctl/rdc_wayff/dout[63]_i_13/O
                         net (fo=256, routed)         1.490    14.126    swervolf/swerv_eh1/swerv/lsu/dc_ctl/rdc_wayff/dc_rd_hit_ff[3]
    SLICE_X11Y69         LUT6 (Prop_lut6_I3_O)        0.124    14.250 r  swervolf/swerv_eh1/swerv/lsu/dc_ctl/rdc_wayff/dout[24]_i_5__25/O
                         net (fo=1, routed)           0.854    15.104    swervolf/swerv_eh1/mem/dc_mem/dc_data_inst/DC_WAYS[1].DC_DEPTH_MUL[1].DC_SUBBANKS[2].dc_bank_sb_way_data/dout_reg[24]
    SLICE_X15Y78         LUT6 (Prop_lut6_I3_O)        0.124    15.228 r  swervolf/swerv_eh1/mem/dc_mem/dc_data_inst/DC_WAYS[1].DC_DEPTH_MUL[1].DC_SUBBANKS[2].dc_bank_sb_way_data/dout[24]_i_3__41/O
                         net (fo=3, routed)           0.923    16.151    swervolf/swerv_eh1/mem/dc_mem/dc_data_inst/DC_WAYS[1].DC_DEPTH_MUL[1].DC_SUBBANKS[3].dc_bank_sb_way_data/dout[15]_i_6__21[87]
    SLICE_X28Y79         LUT6 (Prop_lut6_I3_O)        0.124    16.275 r  swervolf/swerv_eh1/mem/dc_mem/dc_data_inst/DC_WAYS[1].DC_DEPTH_MUL[1].DC_SUBBANKS[3].dc_bank_sb_way_data/dout[24]_i_12__8/O
                         net (fo=3, routed)           0.593    16.868    swervolf/swerv_eh1/mem/dc_mem/dc_data_inst/DC_WAYS[1].DC_DEPTH_MUL[1].DC_SUBBANKS[3].dc_bank_sb_way_data/dout_reg[2]_8
    SLICE_X29Y77         LUT3 (Prop_lut3_I0_O)        0.124    16.992 r  swervolf/swerv_eh1/mem/dc_mem/dc_data_inst/DC_WAYS[1].DC_DEPTH_MUL[1].DC_SUBBANKS[3].dc_bank_sb_way_data/dout[8]_i_4__33/O
                         net (fo=2, routed)           0.413    17.405    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sadc3ff/genblock.dff/dffs/dout_reg[8]_2
    SLICE_X29Y78         LUT6 (Prop_lut6_I5_O)        0.124    17.529 f  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sadc3ff/genblock.dff/dffs/dout[0]_i_4__198/O
                         net (fo=1, routed)           0.296    17.825    swervolf/swerv_eh1/swerv/lsu/bus_intf/lsu_full_hit_dc3ff/dout_reg[0]_25
    SLICE_X31Y78         LUT6 (Prop_lut6_I0_O)        0.124    17.949 f  swervolf/swerv_eh1/swerv/lsu/bus_intf/lsu_full_hit_dc3ff/dout[0]_i_3__647/O
                         net (fo=2, routed)           0.324    18.273    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc3ff/genblock.dff/dffs/dout_reg[0]_8
    SLICE_X29Y79         LUT6 (Prop_lut6_I5_O)        0.124    18.397 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc3ff/genblock.dff/dffs/dout[0]_i_2__903/O
                         net (fo=11, routed)          0.604    19.001    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsadder/dout_reg[3]_0
    SLICE_X29Y83         LUT4 (Prop_lut4_I2_O)        0.124    19.125 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsadder/dout[3]_i_5/O
                         net (fo=1, routed)           0.000    19.125    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/offsetff/genblock.dff/dffs/dout_reg[3]_2[0]
    SLICE_X29Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    19.657 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/offsetff/genblock.dff/dffs/dout_reg[3]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    19.657    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/offsetff/genblock.dff/dffs/dout_reg[3]_i_1__1_n_0
    SLICE_X29Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.771 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/offsetff/genblock.dff/dffs/dout_reg[7]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    19.771    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/offsetff/genblock.dff/dffs/dout_reg[7]_i_1__0_n_0
    SLICE_X29Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.885 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/offsetff/genblock.dff/dffs/dout_reg[11]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    19.885    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/offsetff/genblock.dff/dffs/dout_reg[11]_i_1__0_n_0
    SLICE_X29Y86         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    20.156 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/offsetff/genblock.dff/dffs/dout_reg[31]_i_3__0/CO[0]
                         net (fo=33, routed)          0.686    20.842    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/dout_reg[25]_1[0]
    SLICE_X28Y88         LUT6 (Prop_lut6_I3_O)        0.373    21.215 f  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/dout[16]_i_2__47/O
                         net (fo=2, routed)           0.612    21.826    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/dout[16]_i_2__47_n_0
    SLICE_X31Y91         LUT5 (Prop_lut5_I4_O)        0.124    21.950 f  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/dout[16]_i_1__113/O
                         net (fo=5, routed)           0.364    22.315    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sadc2ff/genblock.dff/dffs/lsu_addr_dc1__0[0]
    SLICE_X31Y92         LUT5 (Prop_lut5_I1_O)        0.124    22.439 f  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sadc2ff/genblock.dff/dffs/dout[0]_i_52__5/O
                         net (fo=15, routed)          0.738    23.177    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sadc2ff/genblock.dff/dffs/dout_reg[29]_0[10]
    SLICE_X32Y94         LUT3 (Prop_lut3_I1_O)        0.124    23.301 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sadc2ff/genblock.dff/dffs/dout[0]_i_38__13/O
                         net (fo=1, routed)           0.000    23.301    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sadc2ff/genblock.dff/dffs/dout[0]_i_38__13_n_0
    SLICE_X32Y94         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    23.702 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sadc2ff/genblock.dff/dffs/dout_reg[0]_i_27__0/CO[3]
                         net (fo=1, routed)           0.000    23.702    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/dout_reg[0]_i_8__6_0[0]
    SLICE_X32Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.816 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/dout_reg[0]_i_18__1/CO[3]
                         net (fo=1, routed)           0.000    23.816    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/dout_reg[0]_i_18__1_n_0
    SLICE_X32Y96         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    24.087 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/dout_reg[0]_i_8__6/CO[0]
                         net (fo=1, routed)           0.296    24.383    swervolf/swerv_eh1/swerv/lsu/dc_ctl/rdc_rd_ptrff/dffsc/dout_reg[0]_538[0]
    SLICE_X33Y94         LUT6 (Prop_lut6_I4_O)        0.373    24.756 f  swervolf/swerv_eh1/swerv/lsu/dc_ctl/rdc_rd_ptrff/dffsc/dout[0]_i_3__660/O
                         net (fo=9, routed)           0.177    24.933    swervolf/swerv_eh1/swerv/lsu/dc_ctl/rdc_rd_ptrff/dffsc/dout_reg[0]_4
    SLICE_X33Y94         LUT4 (Prop_lut4_I1_O)        0.124    25.057 f  swervolf/swerv_eh1/swerv/lsu/dc_ctl/rdc_rd_ptrff/dffsc/dout[0]_i_1__4974/O
                         net (fo=47, routed)          0.633    25.690    swervolf/swerv_eh1/swerv/lsu/dc_ctl/rdc_rd_ptrff/dffsc/gen_spill_reg.a_full_q_reg
    SLICE_X33Y95         LUT5 (Prop_lut5_I1_O)        0.124    25.814 r  swervolf/swerv_eh1/swerv/lsu/dc_ctl/rdc_rd_ptrff/dffsc/dout[31]_i_1__128/O
                         net (fo=1144, routed)        1.021    26.835    swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[7].buf_nbff/dffs/lsu_dc_nonblock_load_data_valid
    SLICE_X49Y97         LUT6 (Prop_lut6_I5_O)        0.124    26.959 r  swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[7].buf_nbff/dffs/dout[31]_i_12__13/O
                         net (fo=46, routed)          0.693    27.652    swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[1].buf_dualtagff/dffs/lsu_nonblock_load_data_tag[1]
    SLICE_X51Y96         LUT6 (Prop_lut6_I2_O)        0.124    27.776 r  swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[1].buf_dualtagff/dffs/dout[31]_i_51__4/O
                         net (fo=1, routed)           0.640    28.416    swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[1].buf_dualtagff/dffs/dout[31]_i_51__4_n_0
    SLICE_X51Y96         LUT2 (Prop_lut2_I0_O)        0.153    28.569 r  swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[1].buf_dualtagff/dffs/dout[31]_i_26__7/O
                         net (fo=7, routed)           0.767    29.336    swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[1].buf_dualtagff/dffs/dout_reg[9]
    SLICE_X52Y98         LUT4 (Prop_lut4_I0_O)        0.327    29.663 f  swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[1].buf_dualtagff/dffs/dout[31]_i_53__3/O
                         net (fo=1, routed)           0.579    30.242    swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[1].buf_dualtagff/dffs/dout[31]_i_53__3_n_0
    SLICE_X50Y100        LUT6 (Prop_lut6_I5_O)        0.124    30.366 f  swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[1].buf_dualtagff/dffs/dout[31]_i_29__6/O
                         net (fo=1, routed)           0.562    30.929    swervolf/swerv_eh1/swerv/dec/decode/cam_array[5].cam_ff/dout[31]_i_57__3_0
    SLICE_X47Y100        LUT6 (Prop_lut6_I5_O)        0.124    31.053 r  swervolf/swerv_eh1/swerv/dec/decode/cam_array[5].cam_ff/dout[31]_i_13__7/O
                         net (fo=33, routed)          0.734    31.787    swervolf/swerv_eh1/swerv/dec/decode/wbff/genblock.dff/dffs/dout[31]_i_35__5_1
    SLICE_X47Y98         LUT6 (Prop_lut6_I5_O)        0.124    31.911 r  swervolf/swerv_eh1/swerv/dec/decode/wbff/genblock.dff/dffs/dout[31]_i_57__3/O
                         net (fo=1, routed)           0.502    32.413    swervolf/swerv_eh1/swerv/dec/decode/wbff/genblock.dff/dffs/dout[31]_i_57__3_n_0
    SLICE_X46Y99         LUT5 (Prop_lut5_I4_O)        0.124    32.537 f  swervolf/swerv_eh1/swerv/dec/decode/wbff/genblock.dff/dffs/dout[31]_i_35__5/O
                         net (fo=1, routed)           0.573    33.109    swervolf/swerv_eh1/swerv/dec/decode/wbff/genblock.dff/dffs/dout[31]_i_35__5_n_0
    SLICE_X45Y102        LUT6 (Prop_lut6_I4_O)        0.124    33.233 r  swervolf/swerv_eh1/swerv/dec/decode/wbff/genblock.dff/dffs/dout[31]_i_16__7/O
                         net (fo=31, routed)          1.101    34.334    swervolf/swerv_eh1/swerv/dec/decode/cam_array[5].cam_ff/dec_nonblock_load_wen
    SLICE_X48Y108        LUT6 (Prop_lut6_I5_O)        0.124    34.458 r  swervolf/swerv_eh1/swerv/dec/decode/cam_array[5].cam_ff/dout[31]_i_5__89/O
                         net (fo=33, routed)          0.668    35.126    swervolf/swerv_eh1/swerv/dec/decode/wbff/genblock.dff/dffs/gpr_wr_en1164_out
    SLICE_X46Y110        LUT3 (Prop_lut3_I2_O)        0.124    35.250 r  swervolf/swerv_eh1/swerv/dec/decode/wbff/genblock.dff/dffs/dout[31]_i_1__22/O
                         net (fo=32, routed)          0.828    36.079    swervolf/swerv_eh1/swerv/dec/arf/gpr_banks[0].gpr[24].gprff/genblock.dff/dffs/gpr_bank_wr_en[0]_645[0]
    SLICE_X50Y114        FDCE                                         r  swervolf/swerv_eh1/swerv/dec/arf/gpr_banks[0].gpr[24].gprff/genblock.dff/dffs/dout_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.241    22.652    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    24.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.460 r  ddr2/ldc/BUFG/O
                         net (fo=2918, routed)        1.535    25.996    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.079 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=113, routed)         1.625    27.704    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    27.795 r  clk_core_BUFG_inst/O
                         net (fo=21961, routed)       1.493    29.287    swervolf/swerv_eh1/swerv/dec/arf/gpr_banks[0].gpr[24].gprff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X50Y114        FDCE                                         r  swervolf/swerv_eh1/swerv/dec/arf/gpr_banks[0].gpr[24].gprff/genblock.dff/dffs/dout_reg[27]/C
                         clock pessimism              0.362    29.650    
                         clock uncertainty           -0.062    29.587    
    SLICE_X50Y114        FDCE (Setup_fdce_C_CE)      -0.169    29.418    swervolf/swerv_eh1/swerv/dec/arf/gpr_banks[0].gpr[24].gprff/genblock.dff/dffs/dout_reg[27]
  -------------------------------------------------------------------
                         required time                         29.418    
                         arrival time                         -36.079    
  -------------------------------------------------------------------
                         slack                                 -6.660    

Slack (VIOLATED) :        -6.565ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/lsu/dc_ctl/dc_way2_tagvalid_dup/dffsc/dout_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/dec/arf/gpr_banks[0].gpr[24].gprff/genblock.dff/dffs/dout_reg[22]/CE
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        24.204ns  (logic 6.351ns (26.239%)  route 17.853ns (73.761%))
  Logic Levels:           34  (CARRY4=7 LUT2=1 LUT3=4 LUT4=3 LUT5=4 LUT6=15)
  Clock Path Skew:        -2.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.289ns = ( 29.289 - 20.000 ) 
    Source Clock Delay      (SCD):    11.745ns
    Clock Pessimism Removal (CPR):    0.362ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.316     2.798    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2918, routed)        1.657     6.353    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.441 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=113, routed)         2.909     9.350    clk_gen/clk_core
    SLICE_X51Y96         LUT2 (Prop_lut2_I0_O)        0.124     9.474 r  clk_gen/dout[0]_i_2__583/O
                         net (fo=98, routed)          2.271    11.745    swervolf/swerv_eh1/swerv/lsu/dc_ctl/dc_way2_tagvalid_dup/dffsc/lsu_free_c2_clk
    SLICE_X9Y73          FDCE                                         r  swervolf/swerv_eh1/swerv/lsu/dc_ctl/dc_way2_tagvalid_dup/dffsc/dout_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y73          FDCE (Prop_fdce_C_Q)         0.456    12.201 r  swervolf/swerv_eh1/swerv/lsu/dc_ctl/dc_way2_tagvalid_dup/dffsc/dout_reg[3]/Q
                         net (fo=2, routed)           0.310    12.511    swervolf/swerv_eh1/swerv/lsu/dc_ctl/rdc_wayff/Q[3]
    SLICE_X11Y73         LUT3 (Prop_lut3_I2_O)        0.124    12.635 r  swervolf/swerv_eh1/swerv/lsu/dc_ctl/rdc_wayff/dout[63]_i_13/O
                         net (fo=256, routed)         1.490    14.126    swervolf/swerv_eh1/swerv/lsu/dc_ctl/rdc_wayff/dc_rd_hit_ff[3]
    SLICE_X11Y69         LUT6 (Prop_lut6_I3_O)        0.124    14.250 r  swervolf/swerv_eh1/swerv/lsu/dc_ctl/rdc_wayff/dout[24]_i_5__25/O
                         net (fo=1, routed)           0.854    15.104    swervolf/swerv_eh1/mem/dc_mem/dc_data_inst/DC_WAYS[1].DC_DEPTH_MUL[1].DC_SUBBANKS[2].dc_bank_sb_way_data/dout_reg[24]
    SLICE_X15Y78         LUT6 (Prop_lut6_I3_O)        0.124    15.228 r  swervolf/swerv_eh1/mem/dc_mem/dc_data_inst/DC_WAYS[1].DC_DEPTH_MUL[1].DC_SUBBANKS[2].dc_bank_sb_way_data/dout[24]_i_3__41/O
                         net (fo=3, routed)           0.923    16.151    swervolf/swerv_eh1/mem/dc_mem/dc_data_inst/DC_WAYS[1].DC_DEPTH_MUL[1].DC_SUBBANKS[3].dc_bank_sb_way_data/dout[15]_i_6__21[87]
    SLICE_X28Y79         LUT6 (Prop_lut6_I3_O)        0.124    16.275 r  swervolf/swerv_eh1/mem/dc_mem/dc_data_inst/DC_WAYS[1].DC_DEPTH_MUL[1].DC_SUBBANKS[3].dc_bank_sb_way_data/dout[24]_i_12__8/O
                         net (fo=3, routed)           0.593    16.868    swervolf/swerv_eh1/mem/dc_mem/dc_data_inst/DC_WAYS[1].DC_DEPTH_MUL[1].DC_SUBBANKS[3].dc_bank_sb_way_data/dout_reg[2]_8
    SLICE_X29Y77         LUT3 (Prop_lut3_I0_O)        0.124    16.992 r  swervolf/swerv_eh1/mem/dc_mem/dc_data_inst/DC_WAYS[1].DC_DEPTH_MUL[1].DC_SUBBANKS[3].dc_bank_sb_way_data/dout[8]_i_4__33/O
                         net (fo=2, routed)           0.413    17.405    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sadc3ff/genblock.dff/dffs/dout_reg[8]_2
    SLICE_X29Y78         LUT6 (Prop_lut6_I5_O)        0.124    17.529 f  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sadc3ff/genblock.dff/dffs/dout[0]_i_4__198/O
                         net (fo=1, routed)           0.296    17.825    swervolf/swerv_eh1/swerv/lsu/bus_intf/lsu_full_hit_dc3ff/dout_reg[0]_25
    SLICE_X31Y78         LUT6 (Prop_lut6_I0_O)        0.124    17.949 f  swervolf/swerv_eh1/swerv/lsu/bus_intf/lsu_full_hit_dc3ff/dout[0]_i_3__647/O
                         net (fo=2, routed)           0.324    18.273    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc3ff/genblock.dff/dffs/dout_reg[0]_8
    SLICE_X29Y79         LUT6 (Prop_lut6_I5_O)        0.124    18.397 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc3ff/genblock.dff/dffs/dout[0]_i_2__903/O
                         net (fo=11, routed)          0.604    19.001    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsadder/dout_reg[3]_0
    SLICE_X29Y83         LUT4 (Prop_lut4_I2_O)        0.124    19.125 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsadder/dout[3]_i_5/O
                         net (fo=1, routed)           0.000    19.125    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/offsetff/genblock.dff/dffs/dout_reg[3]_2[0]
    SLICE_X29Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    19.657 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/offsetff/genblock.dff/dffs/dout_reg[3]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    19.657    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/offsetff/genblock.dff/dffs/dout_reg[3]_i_1__1_n_0
    SLICE_X29Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.771 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/offsetff/genblock.dff/dffs/dout_reg[7]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    19.771    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/offsetff/genblock.dff/dffs/dout_reg[7]_i_1__0_n_0
    SLICE_X29Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.885 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/offsetff/genblock.dff/dffs/dout_reg[11]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    19.885    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/offsetff/genblock.dff/dffs/dout_reg[11]_i_1__0_n_0
    SLICE_X29Y86         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    20.156 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/offsetff/genblock.dff/dffs/dout_reg[31]_i_3__0/CO[0]
                         net (fo=33, routed)          0.686    20.842    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/dout_reg[25]_1[0]
    SLICE_X28Y88         LUT6 (Prop_lut6_I3_O)        0.373    21.215 f  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/dout[16]_i_2__47/O
                         net (fo=2, routed)           0.612    21.826    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/dout[16]_i_2__47_n_0
    SLICE_X31Y91         LUT5 (Prop_lut5_I4_O)        0.124    21.950 f  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/dout[16]_i_1__113/O
                         net (fo=5, routed)           0.364    22.315    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sadc2ff/genblock.dff/dffs/lsu_addr_dc1__0[0]
    SLICE_X31Y92         LUT5 (Prop_lut5_I1_O)        0.124    22.439 f  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sadc2ff/genblock.dff/dffs/dout[0]_i_52__5/O
                         net (fo=15, routed)          0.738    23.177    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sadc2ff/genblock.dff/dffs/dout_reg[29]_0[10]
    SLICE_X32Y94         LUT3 (Prop_lut3_I1_O)        0.124    23.301 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sadc2ff/genblock.dff/dffs/dout[0]_i_38__13/O
                         net (fo=1, routed)           0.000    23.301    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sadc2ff/genblock.dff/dffs/dout[0]_i_38__13_n_0
    SLICE_X32Y94         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    23.702 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sadc2ff/genblock.dff/dffs/dout_reg[0]_i_27__0/CO[3]
                         net (fo=1, routed)           0.000    23.702    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/dout_reg[0]_i_8__6_0[0]
    SLICE_X32Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.816 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/dout_reg[0]_i_18__1/CO[3]
                         net (fo=1, routed)           0.000    23.816    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/dout_reg[0]_i_18__1_n_0
    SLICE_X32Y96         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    24.087 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/dout_reg[0]_i_8__6/CO[0]
                         net (fo=1, routed)           0.296    24.383    swervolf/swerv_eh1/swerv/lsu/dc_ctl/rdc_rd_ptrff/dffsc/dout_reg[0]_538[0]
    SLICE_X33Y94         LUT6 (Prop_lut6_I4_O)        0.373    24.756 f  swervolf/swerv_eh1/swerv/lsu/dc_ctl/rdc_rd_ptrff/dffsc/dout[0]_i_3__660/O
                         net (fo=9, routed)           0.177    24.933    swervolf/swerv_eh1/swerv/lsu/dc_ctl/rdc_rd_ptrff/dffsc/dout_reg[0]_4
    SLICE_X33Y94         LUT4 (Prop_lut4_I1_O)        0.124    25.057 f  swervolf/swerv_eh1/swerv/lsu/dc_ctl/rdc_rd_ptrff/dffsc/dout[0]_i_1__4974/O
                         net (fo=47, routed)          0.633    25.690    swervolf/swerv_eh1/swerv/lsu/dc_ctl/rdc_rd_ptrff/dffsc/gen_spill_reg.a_full_q_reg
    SLICE_X33Y95         LUT5 (Prop_lut5_I1_O)        0.124    25.814 r  swervolf/swerv_eh1/swerv/lsu/dc_ctl/rdc_rd_ptrff/dffsc/dout[31]_i_1__128/O
                         net (fo=1144, routed)        1.021    26.835    swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[7].buf_nbff/dffs/lsu_dc_nonblock_load_data_valid
    SLICE_X49Y97         LUT6 (Prop_lut6_I5_O)        0.124    26.959 r  swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[7].buf_nbff/dffs/dout[31]_i_12__13/O
                         net (fo=46, routed)          0.693    27.652    swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[1].buf_dualtagff/dffs/lsu_nonblock_load_data_tag[1]
    SLICE_X51Y96         LUT6 (Prop_lut6_I2_O)        0.124    27.776 r  swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[1].buf_dualtagff/dffs/dout[31]_i_51__4/O
                         net (fo=1, routed)           0.640    28.416    swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[1].buf_dualtagff/dffs/dout[31]_i_51__4_n_0
    SLICE_X51Y96         LUT2 (Prop_lut2_I0_O)        0.153    28.569 r  swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[1].buf_dualtagff/dffs/dout[31]_i_26__7/O
                         net (fo=7, routed)           0.767    29.336    swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[1].buf_dualtagff/dffs/dout_reg[9]
    SLICE_X52Y98         LUT4 (Prop_lut4_I0_O)        0.327    29.663 f  swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[1].buf_dualtagff/dffs/dout[31]_i_53__3/O
                         net (fo=1, routed)           0.579    30.242    swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[1].buf_dualtagff/dffs/dout[31]_i_53__3_n_0
    SLICE_X50Y100        LUT6 (Prop_lut6_I5_O)        0.124    30.366 f  swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[1].buf_dualtagff/dffs/dout[31]_i_29__6/O
                         net (fo=1, routed)           0.562    30.929    swervolf/swerv_eh1/swerv/dec/decode/cam_array[5].cam_ff/dout[31]_i_57__3_0
    SLICE_X47Y100        LUT6 (Prop_lut6_I5_O)        0.124    31.053 r  swervolf/swerv_eh1/swerv/dec/decode/cam_array[5].cam_ff/dout[31]_i_13__7/O
                         net (fo=33, routed)          0.734    31.787    swervolf/swerv_eh1/swerv/dec/decode/wbff/genblock.dff/dffs/dout[31]_i_35__5_1
    SLICE_X47Y98         LUT6 (Prop_lut6_I5_O)        0.124    31.911 r  swervolf/swerv_eh1/swerv/dec/decode/wbff/genblock.dff/dffs/dout[31]_i_57__3/O
                         net (fo=1, routed)           0.502    32.413    swervolf/swerv_eh1/swerv/dec/decode/wbff/genblock.dff/dffs/dout[31]_i_57__3_n_0
    SLICE_X46Y99         LUT5 (Prop_lut5_I4_O)        0.124    32.537 f  swervolf/swerv_eh1/swerv/dec/decode/wbff/genblock.dff/dffs/dout[31]_i_35__5/O
                         net (fo=1, routed)           0.573    33.109    swervolf/swerv_eh1/swerv/dec/decode/wbff/genblock.dff/dffs/dout[31]_i_35__5_n_0
    SLICE_X45Y102        LUT6 (Prop_lut6_I4_O)        0.124    33.233 r  swervolf/swerv_eh1/swerv/dec/decode/wbff/genblock.dff/dffs/dout[31]_i_16__7/O
                         net (fo=31, routed)          1.101    34.334    swervolf/swerv_eh1/swerv/dec/decode/cam_array[5].cam_ff/dec_nonblock_load_wen
    SLICE_X48Y108        LUT6 (Prop_lut6_I5_O)        0.124    34.458 r  swervolf/swerv_eh1/swerv/dec/decode/cam_array[5].cam_ff/dout[31]_i_5__89/O
                         net (fo=33, routed)          0.668    35.126    swervolf/swerv_eh1/swerv/dec/decode/wbff/genblock.dff/dffs/gpr_wr_en1164_out
    SLICE_X46Y110        LUT3 (Prop_lut3_I2_O)        0.124    35.250 r  swervolf/swerv_eh1/swerv/dec/decode/wbff/genblock.dff/dffs/dout[31]_i_1__22/O
                         net (fo=32, routed)          0.699    35.949    swervolf/swerv_eh1/swerv/dec/arf/gpr_banks[0].gpr[24].gprff/genblock.dff/dffs/gpr_bank_wr_en[0]_645[0]
    SLICE_X48Y114        FDCE                                         r  swervolf/swerv_eh1/swerv/dec/arf/gpr_banks[0].gpr[24].gprff/genblock.dff/dffs/dout_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.241    22.652    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    24.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.460 r  ddr2/ldc/BUFG/O
                         net (fo=2918, routed)        1.535    25.996    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.079 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=113, routed)         1.625    27.704    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    27.795 r  clk_core_BUFG_inst/O
                         net (fo=21961, routed)       1.495    29.289    swervolf/swerv_eh1/swerv/dec/arf/gpr_banks[0].gpr[24].gprff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X48Y114        FDCE                                         r  swervolf/swerv_eh1/swerv/dec/arf/gpr_banks[0].gpr[24].gprff/genblock.dff/dffs/dout_reg[22]/C
                         clock pessimism              0.362    29.652    
                         clock uncertainty           -0.062    29.589    
    SLICE_X48Y114        FDCE (Setup_fdce_C_CE)      -0.205    29.384    swervolf/swerv_eh1/swerv/dec/arf/gpr_banks[0].gpr[24].gprff/genblock.dff/dffs/dout_reg[22]
  -------------------------------------------------------------------
                         required time                         29.384    
                         arrival time                         -35.949    
  -------------------------------------------------------------------
                         slack                                 -6.565    

Slack (VIOLATED) :        -6.565ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/lsu/dc_ctl/dc_way2_tagvalid_dup/dffsc/dout_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/dec/arf/gpr_banks[0].gpr[24].gprff/genblock.dff/dffs/dout_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        24.204ns  (logic 6.351ns (26.239%)  route 17.853ns (73.761%))
  Logic Levels:           34  (CARRY4=7 LUT2=1 LUT3=4 LUT4=3 LUT5=4 LUT6=15)
  Clock Path Skew:        -2.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.289ns = ( 29.289 - 20.000 ) 
    Source Clock Delay      (SCD):    11.745ns
    Clock Pessimism Removal (CPR):    0.362ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.316     2.798    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2918, routed)        1.657     6.353    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.441 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=113, routed)         2.909     9.350    clk_gen/clk_core
    SLICE_X51Y96         LUT2 (Prop_lut2_I0_O)        0.124     9.474 r  clk_gen/dout[0]_i_2__583/O
                         net (fo=98, routed)          2.271    11.745    swervolf/swerv_eh1/swerv/lsu/dc_ctl/dc_way2_tagvalid_dup/dffsc/lsu_free_c2_clk
    SLICE_X9Y73          FDCE                                         r  swervolf/swerv_eh1/swerv/lsu/dc_ctl/dc_way2_tagvalid_dup/dffsc/dout_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y73          FDCE (Prop_fdce_C_Q)         0.456    12.201 r  swervolf/swerv_eh1/swerv/lsu/dc_ctl/dc_way2_tagvalid_dup/dffsc/dout_reg[3]/Q
                         net (fo=2, routed)           0.310    12.511    swervolf/swerv_eh1/swerv/lsu/dc_ctl/rdc_wayff/Q[3]
    SLICE_X11Y73         LUT3 (Prop_lut3_I2_O)        0.124    12.635 r  swervolf/swerv_eh1/swerv/lsu/dc_ctl/rdc_wayff/dout[63]_i_13/O
                         net (fo=256, routed)         1.490    14.126    swervolf/swerv_eh1/swerv/lsu/dc_ctl/rdc_wayff/dc_rd_hit_ff[3]
    SLICE_X11Y69         LUT6 (Prop_lut6_I3_O)        0.124    14.250 r  swervolf/swerv_eh1/swerv/lsu/dc_ctl/rdc_wayff/dout[24]_i_5__25/O
                         net (fo=1, routed)           0.854    15.104    swervolf/swerv_eh1/mem/dc_mem/dc_data_inst/DC_WAYS[1].DC_DEPTH_MUL[1].DC_SUBBANKS[2].dc_bank_sb_way_data/dout_reg[24]
    SLICE_X15Y78         LUT6 (Prop_lut6_I3_O)        0.124    15.228 r  swervolf/swerv_eh1/mem/dc_mem/dc_data_inst/DC_WAYS[1].DC_DEPTH_MUL[1].DC_SUBBANKS[2].dc_bank_sb_way_data/dout[24]_i_3__41/O
                         net (fo=3, routed)           0.923    16.151    swervolf/swerv_eh1/mem/dc_mem/dc_data_inst/DC_WAYS[1].DC_DEPTH_MUL[1].DC_SUBBANKS[3].dc_bank_sb_way_data/dout[15]_i_6__21[87]
    SLICE_X28Y79         LUT6 (Prop_lut6_I3_O)        0.124    16.275 r  swervolf/swerv_eh1/mem/dc_mem/dc_data_inst/DC_WAYS[1].DC_DEPTH_MUL[1].DC_SUBBANKS[3].dc_bank_sb_way_data/dout[24]_i_12__8/O
                         net (fo=3, routed)           0.593    16.868    swervolf/swerv_eh1/mem/dc_mem/dc_data_inst/DC_WAYS[1].DC_DEPTH_MUL[1].DC_SUBBANKS[3].dc_bank_sb_way_data/dout_reg[2]_8
    SLICE_X29Y77         LUT3 (Prop_lut3_I0_O)        0.124    16.992 r  swervolf/swerv_eh1/mem/dc_mem/dc_data_inst/DC_WAYS[1].DC_DEPTH_MUL[1].DC_SUBBANKS[3].dc_bank_sb_way_data/dout[8]_i_4__33/O
                         net (fo=2, routed)           0.413    17.405    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sadc3ff/genblock.dff/dffs/dout_reg[8]_2
    SLICE_X29Y78         LUT6 (Prop_lut6_I5_O)        0.124    17.529 f  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sadc3ff/genblock.dff/dffs/dout[0]_i_4__198/O
                         net (fo=1, routed)           0.296    17.825    swervolf/swerv_eh1/swerv/lsu/bus_intf/lsu_full_hit_dc3ff/dout_reg[0]_25
    SLICE_X31Y78         LUT6 (Prop_lut6_I0_O)        0.124    17.949 f  swervolf/swerv_eh1/swerv/lsu/bus_intf/lsu_full_hit_dc3ff/dout[0]_i_3__647/O
                         net (fo=2, routed)           0.324    18.273    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc3ff/genblock.dff/dffs/dout_reg[0]_8
    SLICE_X29Y79         LUT6 (Prop_lut6_I5_O)        0.124    18.397 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc3ff/genblock.dff/dffs/dout[0]_i_2__903/O
                         net (fo=11, routed)          0.604    19.001    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsadder/dout_reg[3]_0
    SLICE_X29Y83         LUT4 (Prop_lut4_I2_O)        0.124    19.125 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsadder/dout[3]_i_5/O
                         net (fo=1, routed)           0.000    19.125    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/offsetff/genblock.dff/dffs/dout_reg[3]_2[0]
    SLICE_X29Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    19.657 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/offsetff/genblock.dff/dffs/dout_reg[3]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    19.657    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/offsetff/genblock.dff/dffs/dout_reg[3]_i_1__1_n_0
    SLICE_X29Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.771 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/offsetff/genblock.dff/dffs/dout_reg[7]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    19.771    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/offsetff/genblock.dff/dffs/dout_reg[7]_i_1__0_n_0
    SLICE_X29Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.885 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/offsetff/genblock.dff/dffs/dout_reg[11]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    19.885    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/offsetff/genblock.dff/dffs/dout_reg[11]_i_1__0_n_0
    SLICE_X29Y86         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    20.156 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/offsetff/genblock.dff/dffs/dout_reg[31]_i_3__0/CO[0]
                         net (fo=33, routed)          0.686    20.842    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/dout_reg[25]_1[0]
    SLICE_X28Y88         LUT6 (Prop_lut6_I3_O)        0.373    21.215 f  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/dout[16]_i_2__47/O
                         net (fo=2, routed)           0.612    21.826    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/dout[16]_i_2__47_n_0
    SLICE_X31Y91         LUT5 (Prop_lut5_I4_O)        0.124    21.950 f  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/dout[16]_i_1__113/O
                         net (fo=5, routed)           0.364    22.315    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sadc2ff/genblock.dff/dffs/lsu_addr_dc1__0[0]
    SLICE_X31Y92         LUT5 (Prop_lut5_I1_O)        0.124    22.439 f  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sadc2ff/genblock.dff/dffs/dout[0]_i_52__5/O
                         net (fo=15, routed)          0.738    23.177    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sadc2ff/genblock.dff/dffs/dout_reg[29]_0[10]
    SLICE_X32Y94         LUT3 (Prop_lut3_I1_O)        0.124    23.301 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sadc2ff/genblock.dff/dffs/dout[0]_i_38__13/O
                         net (fo=1, routed)           0.000    23.301    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sadc2ff/genblock.dff/dffs/dout[0]_i_38__13_n_0
    SLICE_X32Y94         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    23.702 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sadc2ff/genblock.dff/dffs/dout_reg[0]_i_27__0/CO[3]
                         net (fo=1, routed)           0.000    23.702    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/dout_reg[0]_i_8__6_0[0]
    SLICE_X32Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.816 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/dout_reg[0]_i_18__1/CO[3]
                         net (fo=1, routed)           0.000    23.816    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/dout_reg[0]_i_18__1_n_0
    SLICE_X32Y96         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    24.087 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/dout_reg[0]_i_8__6/CO[0]
                         net (fo=1, routed)           0.296    24.383    swervolf/swerv_eh1/swerv/lsu/dc_ctl/rdc_rd_ptrff/dffsc/dout_reg[0]_538[0]
    SLICE_X33Y94         LUT6 (Prop_lut6_I4_O)        0.373    24.756 f  swervolf/swerv_eh1/swerv/lsu/dc_ctl/rdc_rd_ptrff/dffsc/dout[0]_i_3__660/O
                         net (fo=9, routed)           0.177    24.933    swervolf/swerv_eh1/swerv/lsu/dc_ctl/rdc_rd_ptrff/dffsc/dout_reg[0]_4
    SLICE_X33Y94         LUT4 (Prop_lut4_I1_O)        0.124    25.057 f  swervolf/swerv_eh1/swerv/lsu/dc_ctl/rdc_rd_ptrff/dffsc/dout[0]_i_1__4974/O
                         net (fo=47, routed)          0.633    25.690    swervolf/swerv_eh1/swerv/lsu/dc_ctl/rdc_rd_ptrff/dffsc/gen_spill_reg.a_full_q_reg
    SLICE_X33Y95         LUT5 (Prop_lut5_I1_O)        0.124    25.814 r  swervolf/swerv_eh1/swerv/lsu/dc_ctl/rdc_rd_ptrff/dffsc/dout[31]_i_1__128/O
                         net (fo=1144, routed)        1.021    26.835    swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[7].buf_nbff/dffs/lsu_dc_nonblock_load_data_valid
    SLICE_X49Y97         LUT6 (Prop_lut6_I5_O)        0.124    26.959 r  swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[7].buf_nbff/dffs/dout[31]_i_12__13/O
                         net (fo=46, routed)          0.693    27.652    swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[1].buf_dualtagff/dffs/lsu_nonblock_load_data_tag[1]
    SLICE_X51Y96         LUT6 (Prop_lut6_I2_O)        0.124    27.776 r  swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[1].buf_dualtagff/dffs/dout[31]_i_51__4/O
                         net (fo=1, routed)           0.640    28.416    swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[1].buf_dualtagff/dffs/dout[31]_i_51__4_n_0
    SLICE_X51Y96         LUT2 (Prop_lut2_I0_O)        0.153    28.569 r  swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[1].buf_dualtagff/dffs/dout[31]_i_26__7/O
                         net (fo=7, routed)           0.767    29.336    swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[1].buf_dualtagff/dffs/dout_reg[9]
    SLICE_X52Y98         LUT4 (Prop_lut4_I0_O)        0.327    29.663 f  swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[1].buf_dualtagff/dffs/dout[31]_i_53__3/O
                         net (fo=1, routed)           0.579    30.242    swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[1].buf_dualtagff/dffs/dout[31]_i_53__3_n_0
    SLICE_X50Y100        LUT6 (Prop_lut6_I5_O)        0.124    30.366 f  swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[1].buf_dualtagff/dffs/dout[31]_i_29__6/O
                         net (fo=1, routed)           0.562    30.929    swervolf/swerv_eh1/swerv/dec/decode/cam_array[5].cam_ff/dout[31]_i_57__3_0
    SLICE_X47Y100        LUT6 (Prop_lut6_I5_O)        0.124    31.053 r  swervolf/swerv_eh1/swerv/dec/decode/cam_array[5].cam_ff/dout[31]_i_13__7/O
                         net (fo=33, routed)          0.734    31.787    swervolf/swerv_eh1/swerv/dec/decode/wbff/genblock.dff/dffs/dout[31]_i_35__5_1
    SLICE_X47Y98         LUT6 (Prop_lut6_I5_O)        0.124    31.911 r  swervolf/swerv_eh1/swerv/dec/decode/wbff/genblock.dff/dffs/dout[31]_i_57__3/O
                         net (fo=1, routed)           0.502    32.413    swervolf/swerv_eh1/swerv/dec/decode/wbff/genblock.dff/dffs/dout[31]_i_57__3_n_0
    SLICE_X46Y99         LUT5 (Prop_lut5_I4_O)        0.124    32.537 f  swervolf/swerv_eh1/swerv/dec/decode/wbff/genblock.dff/dffs/dout[31]_i_35__5/O
                         net (fo=1, routed)           0.573    33.109    swervolf/swerv_eh1/swerv/dec/decode/wbff/genblock.dff/dffs/dout[31]_i_35__5_n_0
    SLICE_X45Y102        LUT6 (Prop_lut6_I4_O)        0.124    33.233 r  swervolf/swerv_eh1/swerv/dec/decode/wbff/genblock.dff/dffs/dout[31]_i_16__7/O
                         net (fo=31, routed)          1.101    34.334    swervolf/swerv_eh1/swerv/dec/decode/cam_array[5].cam_ff/dec_nonblock_load_wen
    SLICE_X48Y108        LUT6 (Prop_lut6_I5_O)        0.124    34.458 r  swervolf/swerv_eh1/swerv/dec/decode/cam_array[5].cam_ff/dout[31]_i_5__89/O
                         net (fo=33, routed)          0.668    35.126    swervolf/swerv_eh1/swerv/dec/decode/wbff/genblock.dff/dffs/gpr_wr_en1164_out
    SLICE_X46Y110        LUT3 (Prop_lut3_I2_O)        0.124    35.250 r  swervolf/swerv_eh1/swerv/dec/decode/wbff/genblock.dff/dffs/dout[31]_i_1__22/O
                         net (fo=32, routed)          0.699    35.949    swervolf/swerv_eh1/swerv/dec/arf/gpr_banks[0].gpr[24].gprff/genblock.dff/dffs/gpr_bank_wr_en[0]_645[0]
    SLICE_X48Y114        FDCE                                         r  swervolf/swerv_eh1/swerv/dec/arf/gpr_banks[0].gpr[24].gprff/genblock.dff/dffs/dout_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.241    22.652    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    24.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.460 r  ddr2/ldc/BUFG/O
                         net (fo=2918, routed)        1.535    25.996    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.079 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=113, routed)         1.625    27.704    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    27.795 r  clk_core_BUFG_inst/O
                         net (fo=21961, routed)       1.495    29.289    swervolf/swerv_eh1/swerv/dec/arf/gpr_banks[0].gpr[24].gprff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X48Y114        FDCE                                         r  swervolf/swerv_eh1/swerv/dec/arf/gpr_banks[0].gpr[24].gprff/genblock.dff/dffs/dout_reg[4]/C
                         clock pessimism              0.362    29.652    
                         clock uncertainty           -0.062    29.589    
    SLICE_X48Y114        FDCE (Setup_fdce_C_CE)      -0.205    29.384    swervolf/swerv_eh1/swerv/dec/arf/gpr_banks[0].gpr[24].gprff/genblock.dff/dffs/dout_reg[4]
  -------------------------------------------------------------------
                         required time                         29.384    
                         arrival time                         -35.949    
  -------------------------------------------------------------------
                         slack                                 -6.565    

Slack (VIOLATED) :        -6.565ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/lsu/dc_ctl/dc_way2_tagvalid_dup/dffsc/dout_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/dec/arf/gpr_banks[0].gpr[24].gprff/genblock.dff/dffs/dout_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        24.204ns  (logic 6.351ns (26.239%)  route 17.853ns (73.761%))
  Logic Levels:           34  (CARRY4=7 LUT2=1 LUT3=4 LUT4=3 LUT5=4 LUT6=15)
  Clock Path Skew:        -2.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.289ns = ( 29.289 - 20.000 ) 
    Source Clock Delay      (SCD):    11.745ns
    Clock Pessimism Removal (CPR):    0.362ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.316     2.798    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2918, routed)        1.657     6.353    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.441 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=113, routed)         2.909     9.350    clk_gen/clk_core
    SLICE_X51Y96         LUT2 (Prop_lut2_I0_O)        0.124     9.474 r  clk_gen/dout[0]_i_2__583/O
                         net (fo=98, routed)          2.271    11.745    swervolf/swerv_eh1/swerv/lsu/dc_ctl/dc_way2_tagvalid_dup/dffsc/lsu_free_c2_clk
    SLICE_X9Y73          FDCE                                         r  swervolf/swerv_eh1/swerv/lsu/dc_ctl/dc_way2_tagvalid_dup/dffsc/dout_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y73          FDCE (Prop_fdce_C_Q)         0.456    12.201 r  swervolf/swerv_eh1/swerv/lsu/dc_ctl/dc_way2_tagvalid_dup/dffsc/dout_reg[3]/Q
                         net (fo=2, routed)           0.310    12.511    swervolf/swerv_eh1/swerv/lsu/dc_ctl/rdc_wayff/Q[3]
    SLICE_X11Y73         LUT3 (Prop_lut3_I2_O)        0.124    12.635 r  swervolf/swerv_eh1/swerv/lsu/dc_ctl/rdc_wayff/dout[63]_i_13/O
                         net (fo=256, routed)         1.490    14.126    swervolf/swerv_eh1/swerv/lsu/dc_ctl/rdc_wayff/dc_rd_hit_ff[3]
    SLICE_X11Y69         LUT6 (Prop_lut6_I3_O)        0.124    14.250 r  swervolf/swerv_eh1/swerv/lsu/dc_ctl/rdc_wayff/dout[24]_i_5__25/O
                         net (fo=1, routed)           0.854    15.104    swervolf/swerv_eh1/mem/dc_mem/dc_data_inst/DC_WAYS[1].DC_DEPTH_MUL[1].DC_SUBBANKS[2].dc_bank_sb_way_data/dout_reg[24]
    SLICE_X15Y78         LUT6 (Prop_lut6_I3_O)        0.124    15.228 r  swervolf/swerv_eh1/mem/dc_mem/dc_data_inst/DC_WAYS[1].DC_DEPTH_MUL[1].DC_SUBBANKS[2].dc_bank_sb_way_data/dout[24]_i_3__41/O
                         net (fo=3, routed)           0.923    16.151    swervolf/swerv_eh1/mem/dc_mem/dc_data_inst/DC_WAYS[1].DC_DEPTH_MUL[1].DC_SUBBANKS[3].dc_bank_sb_way_data/dout[15]_i_6__21[87]
    SLICE_X28Y79         LUT6 (Prop_lut6_I3_O)        0.124    16.275 r  swervolf/swerv_eh1/mem/dc_mem/dc_data_inst/DC_WAYS[1].DC_DEPTH_MUL[1].DC_SUBBANKS[3].dc_bank_sb_way_data/dout[24]_i_12__8/O
                         net (fo=3, routed)           0.593    16.868    swervolf/swerv_eh1/mem/dc_mem/dc_data_inst/DC_WAYS[1].DC_DEPTH_MUL[1].DC_SUBBANKS[3].dc_bank_sb_way_data/dout_reg[2]_8
    SLICE_X29Y77         LUT3 (Prop_lut3_I0_O)        0.124    16.992 r  swervolf/swerv_eh1/mem/dc_mem/dc_data_inst/DC_WAYS[1].DC_DEPTH_MUL[1].DC_SUBBANKS[3].dc_bank_sb_way_data/dout[8]_i_4__33/O
                         net (fo=2, routed)           0.413    17.405    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sadc3ff/genblock.dff/dffs/dout_reg[8]_2
    SLICE_X29Y78         LUT6 (Prop_lut6_I5_O)        0.124    17.529 f  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sadc3ff/genblock.dff/dffs/dout[0]_i_4__198/O
                         net (fo=1, routed)           0.296    17.825    swervolf/swerv_eh1/swerv/lsu/bus_intf/lsu_full_hit_dc3ff/dout_reg[0]_25
    SLICE_X31Y78         LUT6 (Prop_lut6_I0_O)        0.124    17.949 f  swervolf/swerv_eh1/swerv/lsu/bus_intf/lsu_full_hit_dc3ff/dout[0]_i_3__647/O
                         net (fo=2, routed)           0.324    18.273    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc3ff/genblock.dff/dffs/dout_reg[0]_8
    SLICE_X29Y79         LUT6 (Prop_lut6_I5_O)        0.124    18.397 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc3ff/genblock.dff/dffs/dout[0]_i_2__903/O
                         net (fo=11, routed)          0.604    19.001    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsadder/dout_reg[3]_0
    SLICE_X29Y83         LUT4 (Prop_lut4_I2_O)        0.124    19.125 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsadder/dout[3]_i_5/O
                         net (fo=1, routed)           0.000    19.125    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/offsetff/genblock.dff/dffs/dout_reg[3]_2[0]
    SLICE_X29Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    19.657 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/offsetff/genblock.dff/dffs/dout_reg[3]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    19.657    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/offsetff/genblock.dff/dffs/dout_reg[3]_i_1__1_n_0
    SLICE_X29Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.771 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/offsetff/genblock.dff/dffs/dout_reg[7]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    19.771    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/offsetff/genblock.dff/dffs/dout_reg[7]_i_1__0_n_0
    SLICE_X29Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.885 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/offsetff/genblock.dff/dffs/dout_reg[11]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    19.885    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/offsetff/genblock.dff/dffs/dout_reg[11]_i_1__0_n_0
    SLICE_X29Y86         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    20.156 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/offsetff/genblock.dff/dffs/dout_reg[31]_i_3__0/CO[0]
                         net (fo=33, routed)          0.686    20.842    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/dout_reg[25]_1[0]
    SLICE_X28Y88         LUT6 (Prop_lut6_I3_O)        0.373    21.215 f  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/dout[16]_i_2__47/O
                         net (fo=2, routed)           0.612    21.826    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/dout[16]_i_2__47_n_0
    SLICE_X31Y91         LUT5 (Prop_lut5_I4_O)        0.124    21.950 f  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/dout[16]_i_1__113/O
                         net (fo=5, routed)           0.364    22.315    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sadc2ff/genblock.dff/dffs/lsu_addr_dc1__0[0]
    SLICE_X31Y92         LUT5 (Prop_lut5_I1_O)        0.124    22.439 f  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sadc2ff/genblock.dff/dffs/dout[0]_i_52__5/O
                         net (fo=15, routed)          0.738    23.177    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sadc2ff/genblock.dff/dffs/dout_reg[29]_0[10]
    SLICE_X32Y94         LUT3 (Prop_lut3_I1_O)        0.124    23.301 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sadc2ff/genblock.dff/dffs/dout[0]_i_38__13/O
                         net (fo=1, routed)           0.000    23.301    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sadc2ff/genblock.dff/dffs/dout[0]_i_38__13_n_0
    SLICE_X32Y94         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    23.702 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sadc2ff/genblock.dff/dffs/dout_reg[0]_i_27__0/CO[3]
                         net (fo=1, routed)           0.000    23.702    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/dout_reg[0]_i_8__6_0[0]
    SLICE_X32Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.816 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/dout_reg[0]_i_18__1/CO[3]
                         net (fo=1, routed)           0.000    23.816    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/dout_reg[0]_i_18__1_n_0
    SLICE_X32Y96         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    24.087 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/dout_reg[0]_i_8__6/CO[0]
                         net (fo=1, routed)           0.296    24.383    swervolf/swerv_eh1/swerv/lsu/dc_ctl/rdc_rd_ptrff/dffsc/dout_reg[0]_538[0]
    SLICE_X33Y94         LUT6 (Prop_lut6_I4_O)        0.373    24.756 f  swervolf/swerv_eh1/swerv/lsu/dc_ctl/rdc_rd_ptrff/dffsc/dout[0]_i_3__660/O
                         net (fo=9, routed)           0.177    24.933    swervolf/swerv_eh1/swerv/lsu/dc_ctl/rdc_rd_ptrff/dffsc/dout_reg[0]_4
    SLICE_X33Y94         LUT4 (Prop_lut4_I1_O)        0.124    25.057 f  swervolf/swerv_eh1/swerv/lsu/dc_ctl/rdc_rd_ptrff/dffsc/dout[0]_i_1__4974/O
                         net (fo=47, routed)          0.633    25.690    swervolf/swerv_eh1/swerv/lsu/dc_ctl/rdc_rd_ptrff/dffsc/gen_spill_reg.a_full_q_reg
    SLICE_X33Y95         LUT5 (Prop_lut5_I1_O)        0.124    25.814 r  swervolf/swerv_eh1/swerv/lsu/dc_ctl/rdc_rd_ptrff/dffsc/dout[31]_i_1__128/O
                         net (fo=1144, routed)        1.021    26.835    swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[7].buf_nbff/dffs/lsu_dc_nonblock_load_data_valid
    SLICE_X49Y97         LUT6 (Prop_lut6_I5_O)        0.124    26.959 r  swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[7].buf_nbff/dffs/dout[31]_i_12__13/O
                         net (fo=46, routed)          0.693    27.652    swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[1].buf_dualtagff/dffs/lsu_nonblock_load_data_tag[1]
    SLICE_X51Y96         LUT6 (Prop_lut6_I2_O)        0.124    27.776 r  swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[1].buf_dualtagff/dffs/dout[31]_i_51__4/O
                         net (fo=1, routed)           0.640    28.416    swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[1].buf_dualtagff/dffs/dout[31]_i_51__4_n_0
    SLICE_X51Y96         LUT2 (Prop_lut2_I0_O)        0.153    28.569 r  swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[1].buf_dualtagff/dffs/dout[31]_i_26__7/O
                         net (fo=7, routed)           0.767    29.336    swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[1].buf_dualtagff/dffs/dout_reg[9]
    SLICE_X52Y98         LUT4 (Prop_lut4_I0_O)        0.327    29.663 f  swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[1].buf_dualtagff/dffs/dout[31]_i_53__3/O
                         net (fo=1, routed)           0.579    30.242    swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[1].buf_dualtagff/dffs/dout[31]_i_53__3_n_0
    SLICE_X50Y100        LUT6 (Prop_lut6_I5_O)        0.124    30.366 f  swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[1].buf_dualtagff/dffs/dout[31]_i_29__6/O
                         net (fo=1, routed)           0.562    30.929    swervolf/swerv_eh1/swerv/dec/decode/cam_array[5].cam_ff/dout[31]_i_57__3_0
    SLICE_X47Y100        LUT6 (Prop_lut6_I5_O)        0.124    31.053 r  swervolf/swerv_eh1/swerv/dec/decode/cam_array[5].cam_ff/dout[31]_i_13__7/O
                         net (fo=33, routed)          0.734    31.787    swervolf/swerv_eh1/swerv/dec/decode/wbff/genblock.dff/dffs/dout[31]_i_35__5_1
    SLICE_X47Y98         LUT6 (Prop_lut6_I5_O)        0.124    31.911 r  swervolf/swerv_eh1/swerv/dec/decode/wbff/genblock.dff/dffs/dout[31]_i_57__3/O
                         net (fo=1, routed)           0.502    32.413    swervolf/swerv_eh1/swerv/dec/decode/wbff/genblock.dff/dffs/dout[31]_i_57__3_n_0
    SLICE_X46Y99         LUT5 (Prop_lut5_I4_O)        0.124    32.537 f  swervolf/swerv_eh1/swerv/dec/decode/wbff/genblock.dff/dffs/dout[31]_i_35__5/O
                         net (fo=1, routed)           0.573    33.109    swervolf/swerv_eh1/swerv/dec/decode/wbff/genblock.dff/dffs/dout[31]_i_35__5_n_0
    SLICE_X45Y102        LUT6 (Prop_lut6_I4_O)        0.124    33.233 r  swervolf/swerv_eh1/swerv/dec/decode/wbff/genblock.dff/dffs/dout[31]_i_16__7/O
                         net (fo=31, routed)          1.101    34.334    swervolf/swerv_eh1/swerv/dec/decode/cam_array[5].cam_ff/dec_nonblock_load_wen
    SLICE_X48Y108        LUT6 (Prop_lut6_I5_O)        0.124    34.458 r  swervolf/swerv_eh1/swerv/dec/decode/cam_array[5].cam_ff/dout[31]_i_5__89/O
                         net (fo=33, routed)          0.668    35.126    swervolf/swerv_eh1/swerv/dec/decode/wbff/genblock.dff/dffs/gpr_wr_en1164_out
    SLICE_X46Y110        LUT3 (Prop_lut3_I2_O)        0.124    35.250 r  swervolf/swerv_eh1/swerv/dec/decode/wbff/genblock.dff/dffs/dout[31]_i_1__22/O
                         net (fo=32, routed)          0.699    35.949    swervolf/swerv_eh1/swerv/dec/arf/gpr_banks[0].gpr[24].gprff/genblock.dff/dffs/gpr_bank_wr_en[0]_645[0]
    SLICE_X48Y114        FDCE                                         r  swervolf/swerv_eh1/swerv/dec/arf/gpr_banks[0].gpr[24].gprff/genblock.dff/dffs/dout_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.241    22.652    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    24.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.460 r  ddr2/ldc/BUFG/O
                         net (fo=2918, routed)        1.535    25.996    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.079 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=113, routed)         1.625    27.704    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    27.795 r  clk_core_BUFG_inst/O
                         net (fo=21961, routed)       1.495    29.289    swervolf/swerv_eh1/swerv/dec/arf/gpr_banks[0].gpr[24].gprff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X48Y114        FDCE                                         r  swervolf/swerv_eh1/swerv/dec/arf/gpr_banks[0].gpr[24].gprff/genblock.dff/dffs/dout_reg[5]/C
                         clock pessimism              0.362    29.652    
                         clock uncertainty           -0.062    29.589    
    SLICE_X48Y114        FDCE (Setup_fdce_C_CE)      -0.205    29.384    swervolf/swerv_eh1/swerv/dec/arf/gpr_banks[0].gpr[24].gprff/genblock.dff/dffs/dout_reg[5]
  -------------------------------------------------------------------
                         required time                         29.384    
                         arrival time                         -35.949    
  -------------------------------------------------------------------
                         slack                                 -6.565    

Slack (VIOLATED) :        -6.553ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/lsu/dc_ctl/dc_way2_tagvalid_dup/dffsc/dout_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/dec/arf/gpr_banks[0].gpr[24].gprff/genblock.dff/dffs/dout_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        24.195ns  (logic 6.351ns (26.250%)  route 17.844ns (73.750%))
  Logic Levels:           34  (CARRY4=7 LUT2=1 LUT3=4 LUT4=3 LUT5=4 LUT6=15)
  Clock Path Skew:        -2.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.291ns = ( 29.291 - 20.000 ) 
    Source Clock Delay      (SCD):    11.745ns
    Clock Pessimism Removal (CPR):    0.362ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.316     2.798    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2918, routed)        1.657     6.353    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.441 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=113, routed)         2.909     9.350    clk_gen/clk_core
    SLICE_X51Y96         LUT2 (Prop_lut2_I0_O)        0.124     9.474 r  clk_gen/dout[0]_i_2__583/O
                         net (fo=98, routed)          2.271    11.745    swervolf/swerv_eh1/swerv/lsu/dc_ctl/dc_way2_tagvalid_dup/dffsc/lsu_free_c2_clk
    SLICE_X9Y73          FDCE                                         r  swervolf/swerv_eh1/swerv/lsu/dc_ctl/dc_way2_tagvalid_dup/dffsc/dout_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y73          FDCE (Prop_fdce_C_Q)         0.456    12.201 r  swervolf/swerv_eh1/swerv/lsu/dc_ctl/dc_way2_tagvalid_dup/dffsc/dout_reg[3]/Q
                         net (fo=2, routed)           0.310    12.511    swervolf/swerv_eh1/swerv/lsu/dc_ctl/rdc_wayff/Q[3]
    SLICE_X11Y73         LUT3 (Prop_lut3_I2_O)        0.124    12.635 r  swervolf/swerv_eh1/swerv/lsu/dc_ctl/rdc_wayff/dout[63]_i_13/O
                         net (fo=256, routed)         1.490    14.126    swervolf/swerv_eh1/swerv/lsu/dc_ctl/rdc_wayff/dc_rd_hit_ff[3]
    SLICE_X11Y69         LUT6 (Prop_lut6_I3_O)        0.124    14.250 r  swervolf/swerv_eh1/swerv/lsu/dc_ctl/rdc_wayff/dout[24]_i_5__25/O
                         net (fo=1, routed)           0.854    15.104    swervolf/swerv_eh1/mem/dc_mem/dc_data_inst/DC_WAYS[1].DC_DEPTH_MUL[1].DC_SUBBANKS[2].dc_bank_sb_way_data/dout_reg[24]
    SLICE_X15Y78         LUT6 (Prop_lut6_I3_O)        0.124    15.228 r  swervolf/swerv_eh1/mem/dc_mem/dc_data_inst/DC_WAYS[1].DC_DEPTH_MUL[1].DC_SUBBANKS[2].dc_bank_sb_way_data/dout[24]_i_3__41/O
                         net (fo=3, routed)           0.923    16.151    swervolf/swerv_eh1/mem/dc_mem/dc_data_inst/DC_WAYS[1].DC_DEPTH_MUL[1].DC_SUBBANKS[3].dc_bank_sb_way_data/dout[15]_i_6__21[87]
    SLICE_X28Y79         LUT6 (Prop_lut6_I3_O)        0.124    16.275 r  swervolf/swerv_eh1/mem/dc_mem/dc_data_inst/DC_WAYS[1].DC_DEPTH_MUL[1].DC_SUBBANKS[3].dc_bank_sb_way_data/dout[24]_i_12__8/O
                         net (fo=3, routed)           0.593    16.868    swervolf/swerv_eh1/mem/dc_mem/dc_data_inst/DC_WAYS[1].DC_DEPTH_MUL[1].DC_SUBBANKS[3].dc_bank_sb_way_data/dout_reg[2]_8
    SLICE_X29Y77         LUT3 (Prop_lut3_I0_O)        0.124    16.992 r  swervolf/swerv_eh1/mem/dc_mem/dc_data_inst/DC_WAYS[1].DC_DEPTH_MUL[1].DC_SUBBANKS[3].dc_bank_sb_way_data/dout[8]_i_4__33/O
                         net (fo=2, routed)           0.413    17.405    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sadc3ff/genblock.dff/dffs/dout_reg[8]_2
    SLICE_X29Y78         LUT6 (Prop_lut6_I5_O)        0.124    17.529 f  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sadc3ff/genblock.dff/dffs/dout[0]_i_4__198/O
                         net (fo=1, routed)           0.296    17.825    swervolf/swerv_eh1/swerv/lsu/bus_intf/lsu_full_hit_dc3ff/dout_reg[0]_25
    SLICE_X31Y78         LUT6 (Prop_lut6_I0_O)        0.124    17.949 f  swervolf/swerv_eh1/swerv/lsu/bus_intf/lsu_full_hit_dc3ff/dout[0]_i_3__647/O
                         net (fo=2, routed)           0.324    18.273    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc3ff/genblock.dff/dffs/dout_reg[0]_8
    SLICE_X29Y79         LUT6 (Prop_lut6_I5_O)        0.124    18.397 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc3ff/genblock.dff/dffs/dout[0]_i_2__903/O
                         net (fo=11, routed)          0.604    19.001    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsadder/dout_reg[3]_0
    SLICE_X29Y83         LUT4 (Prop_lut4_I2_O)        0.124    19.125 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsadder/dout[3]_i_5/O
                         net (fo=1, routed)           0.000    19.125    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/offsetff/genblock.dff/dffs/dout_reg[3]_2[0]
    SLICE_X29Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    19.657 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/offsetff/genblock.dff/dffs/dout_reg[3]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    19.657    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/offsetff/genblock.dff/dffs/dout_reg[3]_i_1__1_n_0
    SLICE_X29Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.771 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/offsetff/genblock.dff/dffs/dout_reg[7]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    19.771    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/offsetff/genblock.dff/dffs/dout_reg[7]_i_1__0_n_0
    SLICE_X29Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.885 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/offsetff/genblock.dff/dffs/dout_reg[11]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    19.885    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/offsetff/genblock.dff/dffs/dout_reg[11]_i_1__0_n_0
    SLICE_X29Y86         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    20.156 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/offsetff/genblock.dff/dffs/dout_reg[31]_i_3__0/CO[0]
                         net (fo=33, routed)          0.686    20.842    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/dout_reg[25]_1[0]
    SLICE_X28Y88         LUT6 (Prop_lut6_I3_O)        0.373    21.215 f  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/dout[16]_i_2__47/O
                         net (fo=2, routed)           0.612    21.826    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/dout[16]_i_2__47_n_0
    SLICE_X31Y91         LUT5 (Prop_lut5_I4_O)        0.124    21.950 f  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/dout[16]_i_1__113/O
                         net (fo=5, routed)           0.364    22.315    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sadc2ff/genblock.dff/dffs/lsu_addr_dc1__0[0]
    SLICE_X31Y92         LUT5 (Prop_lut5_I1_O)        0.124    22.439 f  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sadc2ff/genblock.dff/dffs/dout[0]_i_52__5/O
                         net (fo=15, routed)          0.738    23.177    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sadc2ff/genblock.dff/dffs/dout_reg[29]_0[10]
    SLICE_X32Y94         LUT3 (Prop_lut3_I1_O)        0.124    23.301 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sadc2ff/genblock.dff/dffs/dout[0]_i_38__13/O
                         net (fo=1, routed)           0.000    23.301    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sadc2ff/genblock.dff/dffs/dout[0]_i_38__13_n_0
    SLICE_X32Y94         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    23.702 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sadc2ff/genblock.dff/dffs/dout_reg[0]_i_27__0/CO[3]
                         net (fo=1, routed)           0.000    23.702    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/dout_reg[0]_i_8__6_0[0]
    SLICE_X32Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.816 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/dout_reg[0]_i_18__1/CO[3]
                         net (fo=1, routed)           0.000    23.816    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/dout_reg[0]_i_18__1_n_0
    SLICE_X32Y96         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    24.087 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/dout_reg[0]_i_8__6/CO[0]
                         net (fo=1, routed)           0.296    24.383    swervolf/swerv_eh1/swerv/lsu/dc_ctl/rdc_rd_ptrff/dffsc/dout_reg[0]_538[0]
    SLICE_X33Y94         LUT6 (Prop_lut6_I4_O)        0.373    24.756 f  swervolf/swerv_eh1/swerv/lsu/dc_ctl/rdc_rd_ptrff/dffsc/dout[0]_i_3__660/O
                         net (fo=9, routed)           0.177    24.933    swervolf/swerv_eh1/swerv/lsu/dc_ctl/rdc_rd_ptrff/dffsc/dout_reg[0]_4
    SLICE_X33Y94         LUT4 (Prop_lut4_I1_O)        0.124    25.057 f  swervolf/swerv_eh1/swerv/lsu/dc_ctl/rdc_rd_ptrff/dffsc/dout[0]_i_1__4974/O
                         net (fo=47, routed)          0.633    25.690    swervolf/swerv_eh1/swerv/lsu/dc_ctl/rdc_rd_ptrff/dffsc/gen_spill_reg.a_full_q_reg
    SLICE_X33Y95         LUT5 (Prop_lut5_I1_O)        0.124    25.814 r  swervolf/swerv_eh1/swerv/lsu/dc_ctl/rdc_rd_ptrff/dffsc/dout[31]_i_1__128/O
                         net (fo=1144, routed)        1.021    26.835    swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[7].buf_nbff/dffs/lsu_dc_nonblock_load_data_valid
    SLICE_X49Y97         LUT6 (Prop_lut6_I5_O)        0.124    26.959 r  swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[7].buf_nbff/dffs/dout[31]_i_12__13/O
                         net (fo=46, routed)          0.693    27.652    swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[1].buf_dualtagff/dffs/lsu_nonblock_load_data_tag[1]
    SLICE_X51Y96         LUT6 (Prop_lut6_I2_O)        0.124    27.776 r  swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[1].buf_dualtagff/dffs/dout[31]_i_51__4/O
                         net (fo=1, routed)           0.640    28.416    swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[1].buf_dualtagff/dffs/dout[31]_i_51__4_n_0
    SLICE_X51Y96         LUT2 (Prop_lut2_I0_O)        0.153    28.569 r  swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[1].buf_dualtagff/dffs/dout[31]_i_26__7/O
                         net (fo=7, routed)           0.767    29.336    swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[1].buf_dualtagff/dffs/dout_reg[9]
    SLICE_X52Y98         LUT4 (Prop_lut4_I0_O)        0.327    29.663 f  swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[1].buf_dualtagff/dffs/dout[31]_i_53__3/O
                         net (fo=1, routed)           0.579    30.242    swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[1].buf_dualtagff/dffs/dout[31]_i_53__3_n_0
    SLICE_X50Y100        LUT6 (Prop_lut6_I5_O)        0.124    30.366 f  swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[1].buf_dualtagff/dffs/dout[31]_i_29__6/O
                         net (fo=1, routed)           0.562    30.929    swervolf/swerv_eh1/swerv/dec/decode/cam_array[5].cam_ff/dout[31]_i_57__3_0
    SLICE_X47Y100        LUT6 (Prop_lut6_I5_O)        0.124    31.053 r  swervolf/swerv_eh1/swerv/dec/decode/cam_array[5].cam_ff/dout[31]_i_13__7/O
                         net (fo=33, routed)          0.734    31.787    swervolf/swerv_eh1/swerv/dec/decode/wbff/genblock.dff/dffs/dout[31]_i_35__5_1
    SLICE_X47Y98         LUT6 (Prop_lut6_I5_O)        0.124    31.911 r  swervolf/swerv_eh1/swerv/dec/decode/wbff/genblock.dff/dffs/dout[31]_i_57__3/O
                         net (fo=1, routed)           0.502    32.413    swervolf/swerv_eh1/swerv/dec/decode/wbff/genblock.dff/dffs/dout[31]_i_57__3_n_0
    SLICE_X46Y99         LUT5 (Prop_lut5_I4_O)        0.124    32.537 f  swervolf/swerv_eh1/swerv/dec/decode/wbff/genblock.dff/dffs/dout[31]_i_35__5/O
                         net (fo=1, routed)           0.573    33.109    swervolf/swerv_eh1/swerv/dec/decode/wbff/genblock.dff/dffs/dout[31]_i_35__5_n_0
    SLICE_X45Y102        LUT6 (Prop_lut6_I4_O)        0.124    33.233 r  swervolf/swerv_eh1/swerv/dec/decode/wbff/genblock.dff/dffs/dout[31]_i_16__7/O
                         net (fo=31, routed)          1.101    34.334    swervolf/swerv_eh1/swerv/dec/decode/cam_array[5].cam_ff/dec_nonblock_load_wen
    SLICE_X48Y108        LUT6 (Prop_lut6_I5_O)        0.124    34.458 r  swervolf/swerv_eh1/swerv/dec/decode/cam_array[5].cam_ff/dout[31]_i_5__89/O
                         net (fo=33, routed)          0.668    35.126    swervolf/swerv_eh1/swerv/dec/decode/wbff/genblock.dff/dffs/gpr_wr_en1164_out
    SLICE_X46Y110        LUT3 (Prop_lut3_I2_O)        0.124    35.250 r  swervolf/swerv_eh1/swerv/dec/decode/wbff/genblock.dff/dffs/dout[31]_i_1__22/O
                         net (fo=32, routed)          0.689    35.940    swervolf/swerv_eh1/swerv/dec/arf/gpr_banks[0].gpr[24].gprff/genblock.dff/dffs/gpr_bank_wr_en[0]_645[0]
    SLICE_X44Y113        FDCE                                         r  swervolf/swerv_eh1/swerv/dec/arf/gpr_banks[0].gpr[24].gprff/genblock.dff/dffs/dout_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.241    22.652    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    24.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.460 r  ddr2/ldc/BUFG/O
                         net (fo=2918, routed)        1.535    25.996    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.079 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=113, routed)         1.625    27.704    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    27.795 r  clk_core_BUFG_inst/O
                         net (fo=21961, routed)       1.497    29.291    swervolf/swerv_eh1/swerv/dec/arf/gpr_banks[0].gpr[24].gprff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X44Y113        FDCE                                         r  swervolf/swerv_eh1/swerv/dec/arf/gpr_banks[0].gpr[24].gprff/genblock.dff/dffs/dout_reg[10]/C
                         clock pessimism              0.362    29.654    
                         clock uncertainty           -0.062    29.591    
    SLICE_X44Y113        FDCE (Setup_fdce_C_CE)      -0.205    29.386    swervolf/swerv_eh1/swerv/dec/arf/gpr_banks[0].gpr[24].gprff/genblock.dff/dffs/dout_reg[10]
  -------------------------------------------------------------------
                         required time                         29.386    
                         arrival time                         -35.940    
  -------------------------------------------------------------------
                         slack                                 -6.553    

Slack (VIOLATED) :        -6.553ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/lsu/dc_ctl/dc_way2_tagvalid_dup/dffsc/dout_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/dec/arf/gpr_banks[0].gpr[24].gprff/genblock.dff/dffs/dout_reg[13]/CE
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        24.195ns  (logic 6.351ns (26.250%)  route 17.844ns (73.750%))
  Logic Levels:           34  (CARRY4=7 LUT2=1 LUT3=4 LUT4=3 LUT5=4 LUT6=15)
  Clock Path Skew:        -2.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.291ns = ( 29.291 - 20.000 ) 
    Source Clock Delay      (SCD):    11.745ns
    Clock Pessimism Removal (CPR):    0.362ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.316     2.798    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2918, routed)        1.657     6.353    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.441 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=113, routed)         2.909     9.350    clk_gen/clk_core
    SLICE_X51Y96         LUT2 (Prop_lut2_I0_O)        0.124     9.474 r  clk_gen/dout[0]_i_2__583/O
                         net (fo=98, routed)          2.271    11.745    swervolf/swerv_eh1/swerv/lsu/dc_ctl/dc_way2_tagvalid_dup/dffsc/lsu_free_c2_clk
    SLICE_X9Y73          FDCE                                         r  swervolf/swerv_eh1/swerv/lsu/dc_ctl/dc_way2_tagvalid_dup/dffsc/dout_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y73          FDCE (Prop_fdce_C_Q)         0.456    12.201 r  swervolf/swerv_eh1/swerv/lsu/dc_ctl/dc_way2_tagvalid_dup/dffsc/dout_reg[3]/Q
                         net (fo=2, routed)           0.310    12.511    swervolf/swerv_eh1/swerv/lsu/dc_ctl/rdc_wayff/Q[3]
    SLICE_X11Y73         LUT3 (Prop_lut3_I2_O)        0.124    12.635 r  swervolf/swerv_eh1/swerv/lsu/dc_ctl/rdc_wayff/dout[63]_i_13/O
                         net (fo=256, routed)         1.490    14.126    swervolf/swerv_eh1/swerv/lsu/dc_ctl/rdc_wayff/dc_rd_hit_ff[3]
    SLICE_X11Y69         LUT6 (Prop_lut6_I3_O)        0.124    14.250 r  swervolf/swerv_eh1/swerv/lsu/dc_ctl/rdc_wayff/dout[24]_i_5__25/O
                         net (fo=1, routed)           0.854    15.104    swervolf/swerv_eh1/mem/dc_mem/dc_data_inst/DC_WAYS[1].DC_DEPTH_MUL[1].DC_SUBBANKS[2].dc_bank_sb_way_data/dout_reg[24]
    SLICE_X15Y78         LUT6 (Prop_lut6_I3_O)        0.124    15.228 r  swervolf/swerv_eh1/mem/dc_mem/dc_data_inst/DC_WAYS[1].DC_DEPTH_MUL[1].DC_SUBBANKS[2].dc_bank_sb_way_data/dout[24]_i_3__41/O
                         net (fo=3, routed)           0.923    16.151    swervolf/swerv_eh1/mem/dc_mem/dc_data_inst/DC_WAYS[1].DC_DEPTH_MUL[1].DC_SUBBANKS[3].dc_bank_sb_way_data/dout[15]_i_6__21[87]
    SLICE_X28Y79         LUT6 (Prop_lut6_I3_O)        0.124    16.275 r  swervolf/swerv_eh1/mem/dc_mem/dc_data_inst/DC_WAYS[1].DC_DEPTH_MUL[1].DC_SUBBANKS[3].dc_bank_sb_way_data/dout[24]_i_12__8/O
                         net (fo=3, routed)           0.593    16.868    swervolf/swerv_eh1/mem/dc_mem/dc_data_inst/DC_WAYS[1].DC_DEPTH_MUL[1].DC_SUBBANKS[3].dc_bank_sb_way_data/dout_reg[2]_8
    SLICE_X29Y77         LUT3 (Prop_lut3_I0_O)        0.124    16.992 r  swervolf/swerv_eh1/mem/dc_mem/dc_data_inst/DC_WAYS[1].DC_DEPTH_MUL[1].DC_SUBBANKS[3].dc_bank_sb_way_data/dout[8]_i_4__33/O
                         net (fo=2, routed)           0.413    17.405    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sadc3ff/genblock.dff/dffs/dout_reg[8]_2
    SLICE_X29Y78         LUT6 (Prop_lut6_I5_O)        0.124    17.529 f  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sadc3ff/genblock.dff/dffs/dout[0]_i_4__198/O
                         net (fo=1, routed)           0.296    17.825    swervolf/swerv_eh1/swerv/lsu/bus_intf/lsu_full_hit_dc3ff/dout_reg[0]_25
    SLICE_X31Y78         LUT6 (Prop_lut6_I0_O)        0.124    17.949 f  swervolf/swerv_eh1/swerv/lsu/bus_intf/lsu_full_hit_dc3ff/dout[0]_i_3__647/O
                         net (fo=2, routed)           0.324    18.273    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc3ff/genblock.dff/dffs/dout_reg[0]_8
    SLICE_X29Y79         LUT6 (Prop_lut6_I5_O)        0.124    18.397 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc3ff/genblock.dff/dffs/dout[0]_i_2__903/O
                         net (fo=11, routed)          0.604    19.001    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsadder/dout_reg[3]_0
    SLICE_X29Y83         LUT4 (Prop_lut4_I2_O)        0.124    19.125 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsadder/dout[3]_i_5/O
                         net (fo=1, routed)           0.000    19.125    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/offsetff/genblock.dff/dffs/dout_reg[3]_2[0]
    SLICE_X29Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    19.657 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/offsetff/genblock.dff/dffs/dout_reg[3]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    19.657    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/offsetff/genblock.dff/dffs/dout_reg[3]_i_1__1_n_0
    SLICE_X29Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.771 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/offsetff/genblock.dff/dffs/dout_reg[7]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    19.771    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/offsetff/genblock.dff/dffs/dout_reg[7]_i_1__0_n_0
    SLICE_X29Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.885 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/offsetff/genblock.dff/dffs/dout_reg[11]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    19.885    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/offsetff/genblock.dff/dffs/dout_reg[11]_i_1__0_n_0
    SLICE_X29Y86         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    20.156 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/offsetff/genblock.dff/dffs/dout_reg[31]_i_3__0/CO[0]
                         net (fo=33, routed)          0.686    20.842    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/dout_reg[25]_1[0]
    SLICE_X28Y88         LUT6 (Prop_lut6_I3_O)        0.373    21.215 f  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/dout[16]_i_2__47/O
                         net (fo=2, routed)           0.612    21.826    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/dout[16]_i_2__47_n_0
    SLICE_X31Y91         LUT5 (Prop_lut5_I4_O)        0.124    21.950 f  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/dout[16]_i_1__113/O
                         net (fo=5, routed)           0.364    22.315    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sadc2ff/genblock.dff/dffs/lsu_addr_dc1__0[0]
    SLICE_X31Y92         LUT5 (Prop_lut5_I1_O)        0.124    22.439 f  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sadc2ff/genblock.dff/dffs/dout[0]_i_52__5/O
                         net (fo=15, routed)          0.738    23.177    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sadc2ff/genblock.dff/dffs/dout_reg[29]_0[10]
    SLICE_X32Y94         LUT3 (Prop_lut3_I1_O)        0.124    23.301 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sadc2ff/genblock.dff/dffs/dout[0]_i_38__13/O
                         net (fo=1, routed)           0.000    23.301    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sadc2ff/genblock.dff/dffs/dout[0]_i_38__13_n_0
    SLICE_X32Y94         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    23.702 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sadc2ff/genblock.dff/dffs/dout_reg[0]_i_27__0/CO[3]
                         net (fo=1, routed)           0.000    23.702    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/dout_reg[0]_i_8__6_0[0]
    SLICE_X32Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.816 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/dout_reg[0]_i_18__1/CO[3]
                         net (fo=1, routed)           0.000    23.816    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/dout_reg[0]_i_18__1_n_0
    SLICE_X32Y96         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    24.087 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/dout_reg[0]_i_8__6/CO[0]
                         net (fo=1, routed)           0.296    24.383    swervolf/swerv_eh1/swerv/lsu/dc_ctl/rdc_rd_ptrff/dffsc/dout_reg[0]_538[0]
    SLICE_X33Y94         LUT6 (Prop_lut6_I4_O)        0.373    24.756 f  swervolf/swerv_eh1/swerv/lsu/dc_ctl/rdc_rd_ptrff/dffsc/dout[0]_i_3__660/O
                         net (fo=9, routed)           0.177    24.933    swervolf/swerv_eh1/swerv/lsu/dc_ctl/rdc_rd_ptrff/dffsc/dout_reg[0]_4
    SLICE_X33Y94         LUT4 (Prop_lut4_I1_O)        0.124    25.057 f  swervolf/swerv_eh1/swerv/lsu/dc_ctl/rdc_rd_ptrff/dffsc/dout[0]_i_1__4974/O
                         net (fo=47, routed)          0.633    25.690    swervolf/swerv_eh1/swerv/lsu/dc_ctl/rdc_rd_ptrff/dffsc/gen_spill_reg.a_full_q_reg
    SLICE_X33Y95         LUT5 (Prop_lut5_I1_O)        0.124    25.814 r  swervolf/swerv_eh1/swerv/lsu/dc_ctl/rdc_rd_ptrff/dffsc/dout[31]_i_1__128/O
                         net (fo=1144, routed)        1.021    26.835    swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[7].buf_nbff/dffs/lsu_dc_nonblock_load_data_valid
    SLICE_X49Y97         LUT6 (Prop_lut6_I5_O)        0.124    26.959 r  swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[7].buf_nbff/dffs/dout[31]_i_12__13/O
                         net (fo=46, routed)          0.693    27.652    swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[1].buf_dualtagff/dffs/lsu_nonblock_load_data_tag[1]
    SLICE_X51Y96         LUT6 (Prop_lut6_I2_O)        0.124    27.776 r  swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[1].buf_dualtagff/dffs/dout[31]_i_51__4/O
                         net (fo=1, routed)           0.640    28.416    swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[1].buf_dualtagff/dffs/dout[31]_i_51__4_n_0
    SLICE_X51Y96         LUT2 (Prop_lut2_I0_O)        0.153    28.569 r  swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[1].buf_dualtagff/dffs/dout[31]_i_26__7/O
                         net (fo=7, routed)           0.767    29.336    swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[1].buf_dualtagff/dffs/dout_reg[9]
    SLICE_X52Y98         LUT4 (Prop_lut4_I0_O)        0.327    29.663 f  swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[1].buf_dualtagff/dffs/dout[31]_i_53__3/O
                         net (fo=1, routed)           0.579    30.242    swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[1].buf_dualtagff/dffs/dout[31]_i_53__3_n_0
    SLICE_X50Y100        LUT6 (Prop_lut6_I5_O)        0.124    30.366 f  swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[1].buf_dualtagff/dffs/dout[31]_i_29__6/O
                         net (fo=1, routed)           0.562    30.929    swervolf/swerv_eh1/swerv/dec/decode/cam_array[5].cam_ff/dout[31]_i_57__3_0
    SLICE_X47Y100        LUT6 (Prop_lut6_I5_O)        0.124    31.053 r  swervolf/swerv_eh1/swerv/dec/decode/cam_array[5].cam_ff/dout[31]_i_13__7/O
                         net (fo=33, routed)          0.734    31.787    swervolf/swerv_eh1/swerv/dec/decode/wbff/genblock.dff/dffs/dout[31]_i_35__5_1
    SLICE_X47Y98         LUT6 (Prop_lut6_I5_O)        0.124    31.911 r  swervolf/swerv_eh1/swerv/dec/decode/wbff/genblock.dff/dffs/dout[31]_i_57__3/O
                         net (fo=1, routed)           0.502    32.413    swervolf/swerv_eh1/swerv/dec/decode/wbff/genblock.dff/dffs/dout[31]_i_57__3_n_0
    SLICE_X46Y99         LUT5 (Prop_lut5_I4_O)        0.124    32.537 f  swervolf/swerv_eh1/swerv/dec/decode/wbff/genblock.dff/dffs/dout[31]_i_35__5/O
                         net (fo=1, routed)           0.573    33.109    swervolf/swerv_eh1/swerv/dec/decode/wbff/genblock.dff/dffs/dout[31]_i_35__5_n_0
    SLICE_X45Y102        LUT6 (Prop_lut6_I4_O)        0.124    33.233 r  swervolf/swerv_eh1/swerv/dec/decode/wbff/genblock.dff/dffs/dout[31]_i_16__7/O
                         net (fo=31, routed)          1.101    34.334    swervolf/swerv_eh1/swerv/dec/decode/cam_array[5].cam_ff/dec_nonblock_load_wen
    SLICE_X48Y108        LUT6 (Prop_lut6_I5_O)        0.124    34.458 r  swervolf/swerv_eh1/swerv/dec/decode/cam_array[5].cam_ff/dout[31]_i_5__89/O
                         net (fo=33, routed)          0.668    35.126    swervolf/swerv_eh1/swerv/dec/decode/wbff/genblock.dff/dffs/gpr_wr_en1164_out
    SLICE_X46Y110        LUT3 (Prop_lut3_I2_O)        0.124    35.250 r  swervolf/swerv_eh1/swerv/dec/decode/wbff/genblock.dff/dffs/dout[31]_i_1__22/O
                         net (fo=32, routed)          0.689    35.940    swervolf/swerv_eh1/swerv/dec/arf/gpr_banks[0].gpr[24].gprff/genblock.dff/dffs/gpr_bank_wr_en[0]_645[0]
    SLICE_X44Y113        FDCE                                         r  swervolf/swerv_eh1/swerv/dec/arf/gpr_banks[0].gpr[24].gprff/genblock.dff/dffs/dout_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.241    22.652    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    24.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.460 r  ddr2/ldc/BUFG/O
                         net (fo=2918, routed)        1.535    25.996    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.079 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=113, routed)         1.625    27.704    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    27.795 r  clk_core_BUFG_inst/O
                         net (fo=21961, routed)       1.497    29.291    swervolf/swerv_eh1/swerv/dec/arf/gpr_banks[0].gpr[24].gprff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X44Y113        FDCE                                         r  swervolf/swerv_eh1/swerv/dec/arf/gpr_banks[0].gpr[24].gprff/genblock.dff/dffs/dout_reg[13]/C
                         clock pessimism              0.362    29.654    
                         clock uncertainty           -0.062    29.591    
    SLICE_X44Y113        FDCE (Setup_fdce_C_CE)      -0.205    29.386    swervolf/swerv_eh1/swerv/dec/arf/gpr_banks[0].gpr[24].gprff/genblock.dff/dffs/dout_reg[13]
  -------------------------------------------------------------------
                         required time                         29.386    
                         arrival time                         -35.940    
  -------------------------------------------------------------------
                         slack                                 -6.553    

Slack (VIOLATED) :        -6.553ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/lsu/dc_ctl/dc_way2_tagvalid_dup/dffsc/dout_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/dec/arf/gpr_banks[0].gpr[24].gprff/genblock.dff/dffs/dout_reg[20]/CE
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        24.195ns  (logic 6.351ns (26.250%)  route 17.844ns (73.750%))
  Logic Levels:           34  (CARRY4=7 LUT2=1 LUT3=4 LUT4=3 LUT5=4 LUT6=15)
  Clock Path Skew:        -2.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.291ns = ( 29.291 - 20.000 ) 
    Source Clock Delay      (SCD):    11.745ns
    Clock Pessimism Removal (CPR):    0.362ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.316     2.798    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2918, routed)        1.657     6.353    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.441 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=113, routed)         2.909     9.350    clk_gen/clk_core
    SLICE_X51Y96         LUT2 (Prop_lut2_I0_O)        0.124     9.474 r  clk_gen/dout[0]_i_2__583/O
                         net (fo=98, routed)          2.271    11.745    swervolf/swerv_eh1/swerv/lsu/dc_ctl/dc_way2_tagvalid_dup/dffsc/lsu_free_c2_clk
    SLICE_X9Y73          FDCE                                         r  swervolf/swerv_eh1/swerv/lsu/dc_ctl/dc_way2_tagvalid_dup/dffsc/dout_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y73          FDCE (Prop_fdce_C_Q)         0.456    12.201 r  swervolf/swerv_eh1/swerv/lsu/dc_ctl/dc_way2_tagvalid_dup/dffsc/dout_reg[3]/Q
                         net (fo=2, routed)           0.310    12.511    swervolf/swerv_eh1/swerv/lsu/dc_ctl/rdc_wayff/Q[3]
    SLICE_X11Y73         LUT3 (Prop_lut3_I2_O)        0.124    12.635 r  swervolf/swerv_eh1/swerv/lsu/dc_ctl/rdc_wayff/dout[63]_i_13/O
                         net (fo=256, routed)         1.490    14.126    swervolf/swerv_eh1/swerv/lsu/dc_ctl/rdc_wayff/dc_rd_hit_ff[3]
    SLICE_X11Y69         LUT6 (Prop_lut6_I3_O)        0.124    14.250 r  swervolf/swerv_eh1/swerv/lsu/dc_ctl/rdc_wayff/dout[24]_i_5__25/O
                         net (fo=1, routed)           0.854    15.104    swervolf/swerv_eh1/mem/dc_mem/dc_data_inst/DC_WAYS[1].DC_DEPTH_MUL[1].DC_SUBBANKS[2].dc_bank_sb_way_data/dout_reg[24]
    SLICE_X15Y78         LUT6 (Prop_lut6_I3_O)        0.124    15.228 r  swervolf/swerv_eh1/mem/dc_mem/dc_data_inst/DC_WAYS[1].DC_DEPTH_MUL[1].DC_SUBBANKS[2].dc_bank_sb_way_data/dout[24]_i_3__41/O
                         net (fo=3, routed)           0.923    16.151    swervolf/swerv_eh1/mem/dc_mem/dc_data_inst/DC_WAYS[1].DC_DEPTH_MUL[1].DC_SUBBANKS[3].dc_bank_sb_way_data/dout[15]_i_6__21[87]
    SLICE_X28Y79         LUT6 (Prop_lut6_I3_O)        0.124    16.275 r  swervolf/swerv_eh1/mem/dc_mem/dc_data_inst/DC_WAYS[1].DC_DEPTH_MUL[1].DC_SUBBANKS[3].dc_bank_sb_way_data/dout[24]_i_12__8/O
                         net (fo=3, routed)           0.593    16.868    swervolf/swerv_eh1/mem/dc_mem/dc_data_inst/DC_WAYS[1].DC_DEPTH_MUL[1].DC_SUBBANKS[3].dc_bank_sb_way_data/dout_reg[2]_8
    SLICE_X29Y77         LUT3 (Prop_lut3_I0_O)        0.124    16.992 r  swervolf/swerv_eh1/mem/dc_mem/dc_data_inst/DC_WAYS[1].DC_DEPTH_MUL[1].DC_SUBBANKS[3].dc_bank_sb_way_data/dout[8]_i_4__33/O
                         net (fo=2, routed)           0.413    17.405    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sadc3ff/genblock.dff/dffs/dout_reg[8]_2
    SLICE_X29Y78         LUT6 (Prop_lut6_I5_O)        0.124    17.529 f  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sadc3ff/genblock.dff/dffs/dout[0]_i_4__198/O
                         net (fo=1, routed)           0.296    17.825    swervolf/swerv_eh1/swerv/lsu/bus_intf/lsu_full_hit_dc3ff/dout_reg[0]_25
    SLICE_X31Y78         LUT6 (Prop_lut6_I0_O)        0.124    17.949 f  swervolf/swerv_eh1/swerv/lsu/bus_intf/lsu_full_hit_dc3ff/dout[0]_i_3__647/O
                         net (fo=2, routed)           0.324    18.273    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc3ff/genblock.dff/dffs/dout_reg[0]_8
    SLICE_X29Y79         LUT6 (Prop_lut6_I5_O)        0.124    18.397 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc3ff/genblock.dff/dffs/dout[0]_i_2__903/O
                         net (fo=11, routed)          0.604    19.001    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsadder/dout_reg[3]_0
    SLICE_X29Y83         LUT4 (Prop_lut4_I2_O)        0.124    19.125 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsadder/dout[3]_i_5/O
                         net (fo=1, routed)           0.000    19.125    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/offsetff/genblock.dff/dffs/dout_reg[3]_2[0]
    SLICE_X29Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    19.657 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/offsetff/genblock.dff/dffs/dout_reg[3]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    19.657    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/offsetff/genblock.dff/dffs/dout_reg[3]_i_1__1_n_0
    SLICE_X29Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.771 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/offsetff/genblock.dff/dffs/dout_reg[7]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    19.771    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/offsetff/genblock.dff/dffs/dout_reg[7]_i_1__0_n_0
    SLICE_X29Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.885 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/offsetff/genblock.dff/dffs/dout_reg[11]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    19.885    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/offsetff/genblock.dff/dffs/dout_reg[11]_i_1__0_n_0
    SLICE_X29Y86         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    20.156 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/offsetff/genblock.dff/dffs/dout_reg[31]_i_3__0/CO[0]
                         net (fo=33, routed)          0.686    20.842    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/dout_reg[25]_1[0]
    SLICE_X28Y88         LUT6 (Prop_lut6_I3_O)        0.373    21.215 f  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/dout[16]_i_2__47/O
                         net (fo=2, routed)           0.612    21.826    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/dout[16]_i_2__47_n_0
    SLICE_X31Y91         LUT5 (Prop_lut5_I4_O)        0.124    21.950 f  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/dout[16]_i_1__113/O
                         net (fo=5, routed)           0.364    22.315    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sadc2ff/genblock.dff/dffs/lsu_addr_dc1__0[0]
    SLICE_X31Y92         LUT5 (Prop_lut5_I1_O)        0.124    22.439 f  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sadc2ff/genblock.dff/dffs/dout[0]_i_52__5/O
                         net (fo=15, routed)          0.738    23.177    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sadc2ff/genblock.dff/dffs/dout_reg[29]_0[10]
    SLICE_X32Y94         LUT3 (Prop_lut3_I1_O)        0.124    23.301 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sadc2ff/genblock.dff/dffs/dout[0]_i_38__13/O
                         net (fo=1, routed)           0.000    23.301    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sadc2ff/genblock.dff/dffs/dout[0]_i_38__13_n_0
    SLICE_X32Y94         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    23.702 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sadc2ff/genblock.dff/dffs/dout_reg[0]_i_27__0/CO[3]
                         net (fo=1, routed)           0.000    23.702    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/dout_reg[0]_i_8__6_0[0]
    SLICE_X32Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.816 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/dout_reg[0]_i_18__1/CO[3]
                         net (fo=1, routed)           0.000    23.816    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/dout_reg[0]_i_18__1_n_0
    SLICE_X32Y96         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    24.087 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/dout_reg[0]_i_8__6/CO[0]
                         net (fo=1, routed)           0.296    24.383    swervolf/swerv_eh1/swerv/lsu/dc_ctl/rdc_rd_ptrff/dffsc/dout_reg[0]_538[0]
    SLICE_X33Y94         LUT6 (Prop_lut6_I4_O)        0.373    24.756 f  swervolf/swerv_eh1/swerv/lsu/dc_ctl/rdc_rd_ptrff/dffsc/dout[0]_i_3__660/O
                         net (fo=9, routed)           0.177    24.933    swervolf/swerv_eh1/swerv/lsu/dc_ctl/rdc_rd_ptrff/dffsc/dout_reg[0]_4
    SLICE_X33Y94         LUT4 (Prop_lut4_I1_O)        0.124    25.057 f  swervolf/swerv_eh1/swerv/lsu/dc_ctl/rdc_rd_ptrff/dffsc/dout[0]_i_1__4974/O
                         net (fo=47, routed)          0.633    25.690    swervolf/swerv_eh1/swerv/lsu/dc_ctl/rdc_rd_ptrff/dffsc/gen_spill_reg.a_full_q_reg
    SLICE_X33Y95         LUT5 (Prop_lut5_I1_O)        0.124    25.814 r  swervolf/swerv_eh1/swerv/lsu/dc_ctl/rdc_rd_ptrff/dffsc/dout[31]_i_1__128/O
                         net (fo=1144, routed)        1.021    26.835    swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[7].buf_nbff/dffs/lsu_dc_nonblock_load_data_valid
    SLICE_X49Y97         LUT6 (Prop_lut6_I5_O)        0.124    26.959 r  swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[7].buf_nbff/dffs/dout[31]_i_12__13/O
                         net (fo=46, routed)          0.693    27.652    swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[1].buf_dualtagff/dffs/lsu_nonblock_load_data_tag[1]
    SLICE_X51Y96         LUT6 (Prop_lut6_I2_O)        0.124    27.776 r  swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[1].buf_dualtagff/dffs/dout[31]_i_51__4/O
                         net (fo=1, routed)           0.640    28.416    swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[1].buf_dualtagff/dffs/dout[31]_i_51__4_n_0
    SLICE_X51Y96         LUT2 (Prop_lut2_I0_O)        0.153    28.569 r  swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[1].buf_dualtagff/dffs/dout[31]_i_26__7/O
                         net (fo=7, routed)           0.767    29.336    swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[1].buf_dualtagff/dffs/dout_reg[9]
    SLICE_X52Y98         LUT4 (Prop_lut4_I0_O)        0.327    29.663 f  swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[1].buf_dualtagff/dffs/dout[31]_i_53__3/O
                         net (fo=1, routed)           0.579    30.242    swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[1].buf_dualtagff/dffs/dout[31]_i_53__3_n_0
    SLICE_X50Y100        LUT6 (Prop_lut6_I5_O)        0.124    30.366 f  swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[1].buf_dualtagff/dffs/dout[31]_i_29__6/O
                         net (fo=1, routed)           0.562    30.929    swervolf/swerv_eh1/swerv/dec/decode/cam_array[5].cam_ff/dout[31]_i_57__3_0
    SLICE_X47Y100        LUT6 (Prop_lut6_I5_O)        0.124    31.053 r  swervolf/swerv_eh1/swerv/dec/decode/cam_array[5].cam_ff/dout[31]_i_13__7/O
                         net (fo=33, routed)          0.734    31.787    swervolf/swerv_eh1/swerv/dec/decode/wbff/genblock.dff/dffs/dout[31]_i_35__5_1
    SLICE_X47Y98         LUT6 (Prop_lut6_I5_O)        0.124    31.911 r  swervolf/swerv_eh1/swerv/dec/decode/wbff/genblock.dff/dffs/dout[31]_i_57__3/O
                         net (fo=1, routed)           0.502    32.413    swervolf/swerv_eh1/swerv/dec/decode/wbff/genblock.dff/dffs/dout[31]_i_57__3_n_0
    SLICE_X46Y99         LUT5 (Prop_lut5_I4_O)        0.124    32.537 f  swervolf/swerv_eh1/swerv/dec/decode/wbff/genblock.dff/dffs/dout[31]_i_35__5/O
                         net (fo=1, routed)           0.573    33.109    swervolf/swerv_eh1/swerv/dec/decode/wbff/genblock.dff/dffs/dout[31]_i_35__5_n_0
    SLICE_X45Y102        LUT6 (Prop_lut6_I4_O)        0.124    33.233 r  swervolf/swerv_eh1/swerv/dec/decode/wbff/genblock.dff/dffs/dout[31]_i_16__7/O
                         net (fo=31, routed)          1.101    34.334    swervolf/swerv_eh1/swerv/dec/decode/cam_array[5].cam_ff/dec_nonblock_load_wen
    SLICE_X48Y108        LUT6 (Prop_lut6_I5_O)        0.124    34.458 r  swervolf/swerv_eh1/swerv/dec/decode/cam_array[5].cam_ff/dout[31]_i_5__89/O
                         net (fo=33, routed)          0.668    35.126    swervolf/swerv_eh1/swerv/dec/decode/wbff/genblock.dff/dffs/gpr_wr_en1164_out
    SLICE_X46Y110        LUT3 (Prop_lut3_I2_O)        0.124    35.250 r  swervolf/swerv_eh1/swerv/dec/decode/wbff/genblock.dff/dffs/dout[31]_i_1__22/O
                         net (fo=32, routed)          0.689    35.940    swervolf/swerv_eh1/swerv/dec/arf/gpr_banks[0].gpr[24].gprff/genblock.dff/dffs/gpr_bank_wr_en[0]_645[0]
    SLICE_X44Y113        FDCE                                         r  swervolf/swerv_eh1/swerv/dec/arf/gpr_banks[0].gpr[24].gprff/genblock.dff/dffs/dout_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.241    22.652    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    24.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.460 r  ddr2/ldc/BUFG/O
                         net (fo=2918, routed)        1.535    25.996    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.079 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=113, routed)         1.625    27.704    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    27.795 r  clk_core_BUFG_inst/O
                         net (fo=21961, routed)       1.497    29.291    swervolf/swerv_eh1/swerv/dec/arf/gpr_banks[0].gpr[24].gprff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X44Y113        FDCE                                         r  swervolf/swerv_eh1/swerv/dec/arf/gpr_banks[0].gpr[24].gprff/genblock.dff/dffs/dout_reg[20]/C
                         clock pessimism              0.362    29.654    
                         clock uncertainty           -0.062    29.591    
    SLICE_X44Y113        FDCE (Setup_fdce_C_CE)      -0.205    29.386    swervolf/swerv_eh1/swerv/dec/arf/gpr_banks[0].gpr[24].gprff/genblock.dff/dffs/dout_reg[20]
  -------------------------------------------------------------------
                         required time                         29.386    
                         arrival time                         -35.940    
  -------------------------------------------------------------------
                         slack                                 -6.553    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[0].stbuf_addrff/genblock.dff/dffs/dout_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[2].dccm_bank/ram_core_reg_1/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        1.607ns  (logic 0.356ns (22.146%)  route 1.251ns (77.854%))
  Logic Levels:           3  (LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        1.374ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.030ns
    Source Clock Delay      (SCD):    3.099ns
    Clock Pessimism Removal (CPR):    0.556ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.463     0.713    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2918, routed)        0.561     1.863    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.913 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=113, routed)         0.510     2.423    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.449 r  clk_core_BUFG_inst/O
                         net (fo=21961, routed)       0.650     3.099    swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[0].stbuf_addrff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X29Y154        FDCE                                         r  swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[0].stbuf_addrff/genblock.dff/dffs/dout_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y154        FDCE (Prop_fdce_C_Q)         0.141     3.240 r  swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[0].stbuf_addrff/genblock.dff/dffs/dout_reg[15]/Q
                         net (fo=3, routed)           0.231     3.471    swervolf/swerv_eh1/swerv/lsu/stbuf/RdPtrff/dffs/ram_core_reg_0_i_28_7[7]
    SLICE_X30Y154        LUT6 (Prop_lut6_I5_O)        0.045     3.516 r  swervolf/swerv_eh1/swerv/lsu/stbuf/RdPtrff/dffs/ram_core_reg_0_i_59/O
                         net (fo=1, routed)           0.000     3.516    swervolf/swerv_eh1/swerv/lsu/stbuf/RdPtrff/dffs/ram_core_reg_0_i_59_n_0
    SLICE_X30Y154        MUXF7 (Prop_muxf7_I0_O)      0.062     3.578 r  swervolf/swerv_eh1/swerv/lsu/stbuf/RdPtrff/dffs/ram_core_reg_0_i_28/O
                         net (fo=8, routed)           0.431     4.009    swervolf/swerv_eh1/swerv/lsu/stbuf/RdPtrff/dffs/dccm_wr_addr[15]
    SLICE_X28Y138        LUT5 (Prop_lut5_I0_O)        0.108     4.117 r  swervolf/swerv_eh1/swerv/lsu/stbuf/RdPtrff/dffs/ram_core_reg_0_i_2__4/O
                         net (fo=3, routed)           0.590     4.707    swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[2].dccm_bank/ram_core_reg_2_1[10]
    RAMB36_X0Y31         RAMB36E1                                     r  swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[2].dccm_bank/ram_core_reg_1/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.507     0.945    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2918, routed)        0.831     2.417    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.470 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=113, routed)         1.292     3.762    clk_gen/clk_core
    SLICE_X7Y99          LUT2 (Prop_lut2_I0_O)        0.056     3.818 r  clk_gen/ram_core_reg_0_i_1__1/O
                         net (fo=3, routed)           1.213     5.030    swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[2].dccm_bank/ram_core_reg_2_0
    RAMB36_X0Y31         RAMB36E1                                     r  swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[2].dccm_bank/ram_core_reg_1/CLKARDCLK
                         clock pessimism             -0.556     4.474    
    RAMB36_X0Y31         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                      0.183     4.657    swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[2].dccm_bank/ram_core_reg_1
  -------------------------------------------------------------------
                         required time                         -4.657    
                         arrival time                           4.707    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/dec/decode/e1ff/genblock.dff/dffs/dout_reg[51]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/dec/decode/e2ff/genblock.dff/dffs/dout_reg[51]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.141ns (36.225%)  route 0.248ns (63.775%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.889ns
    Source Clock Delay      (SCD):    3.011ns
    Clock Pessimism Removal (CPR):    0.610ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.463     0.713    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2918, routed)        0.561     1.863    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.913 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=113, routed)         0.510     2.423    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.449 r  clk_core_BUFG_inst/O
                         net (fo=21961, routed)       0.562     3.011    swervolf/swerv_eh1/swerv/dec/decode/e1ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X52Y56         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/decode/e1ff/genblock.dff/dffs/dout_reg[51]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y56         FDCE (Prop_fdce_C_Q)         0.141     3.152 r  swervolf/swerv_eh1/swerv/dec/decode/e1ff/genblock.dff/dffs/dout_reg[51]/Q
                         net (fo=1, routed)           0.248     3.400    swervolf/swerv_eh1/swerv/dec/decode/e2ff/genblock.dff/dffs/dout_reg[51]_34
    SLICE_X47Y56         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/decode/e2ff/genblock.dff/dffs/dout_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.507     0.945    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2918, routed)        0.831     2.417    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.470 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=113, routed)         0.556     3.025    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     3.054 r  clk_core_BUFG_inst/O
                         net (fo=21961, routed)       0.835     3.889    swervolf/swerv_eh1/swerv/dec/decode/e2ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X47Y56         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/decode/e2ff/genblock.dff/dffs/dout_reg[51]/C
                         clock pessimism             -0.610     3.279    
    SLICE_X47Y56         FDCE (Hold_fdce_C_D)         0.070     3.349    swervolf/swerv_eh1/swerv/dec/decode/e2ff/genblock.dff/dffs/dout_reg[51]
  -------------------------------------------------------------------
                         required time                         -3.349    
                         arrival time                           3.400    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/ifu/mem_ctl/status_data_ff/dout_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[1].WAY_STATUS[3].ic_way_status/dffs/dout_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        1.530ns  (logic 0.209ns (13.661%)  route 1.321ns (86.339%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.387ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.040ns
    Source Clock Delay      (SCD):    3.096ns
    Clock Pessimism Removal (CPR):    0.556ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.463     0.713    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2918, routed)        0.561     1.863    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.913 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=113, routed)         0.510     2.423    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.449 r  clk_core_BUFG_inst/O
                         net (fo=21961, routed)       0.647     3.096    swervolf/swerv_eh1/swerv/ifu/mem_ctl/status_data_ff/clk_core_BUFG
    SLICE_X76Y32         FDCE                                         r  swervolf/swerv_eh1/swerv/ifu/mem_ctl/status_data_ff/dout_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y32         FDCE (Prop_fdce_C_Q)         0.164     3.260 r  swervolf/swerv_eh1/swerv/ifu/mem_ctl/status_data_ff/dout_reg[1]/Q
                         net (fo=64, routed)          1.321     4.581    swervolf/swerv_eh1/swerv/ifu/mem_ctl/status_wr_addr_ff/Q[1]
    SLICE_X79Y23         LUT6 (Prop_lut6_I0_O)        0.045     4.626 r  swervolf/swerv_eh1/swerv/ifu/mem_ctl/status_wr_addr_ff/dout[1]_i_1__281/O
                         net (fo=1, routed)           0.000     4.626    swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[1].WAY_STATUS[3].ic_way_status/dffs/D[1]
    SLICE_X79Y23         FDCE                                         r  swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[1].WAY_STATUS[3].ic_way_status/dffs/dout_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.507     0.945    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2918, routed)        0.831     2.417    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.470 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=113, routed)         1.264     3.733    clk_gen/clk_core
    SLICE_X51Y51         LUT2 (Prop_lut2_I0_O)        0.056     3.789 r  clk_gen/dout[2]_i_2__37/O
                         net (fo=24, routed)          1.251     5.040    swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[1].WAY_STATUS[3].ic_way_status/dffs/dout_reg[0]_0
    SLICE_X79Y23         FDCE                                         r  swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[1].WAY_STATUS[3].ic_way_status/dffs/dout_reg[1]/C
                         clock pessimism             -0.556     4.484    
    SLICE_X79Y23         FDCE (Hold_fdce_C_D)         0.091     4.575    swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[1].WAY_STATUS[3].ic_way_status/dffs/dout_reg[1]
  -------------------------------------------------------------------
                         required time                         -4.575    
                         arrival time                           4.626    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[2].stbuf_dataff/genblock.dff/dffs/dout_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[2].dccm_bank/ram_core_reg_1/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        1.515ns  (logic 0.248ns (16.370%)  route 1.267ns (83.630%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        1.371ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.030ns
    Source Clock Delay      (SCD):    3.102ns
    Clock Pessimism Removal (CPR):    0.556ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.463     0.713    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2918, routed)        0.561     1.863    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.913 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=113, routed)         0.510     2.423    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.449 r  clk_core_BUFG_inst/O
                         net (fo=21961, routed)       0.653     3.102    swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[2].stbuf_dataff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X9Y155         FDCE                                         r  swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[2].stbuf_dataff/genblock.dff/dffs/dout_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y155         FDCE (Prop_fdce_C_Q)         0.141     3.243 r  swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[2].stbuf_dataff/genblock.dff/dffs/dout_reg[23]/Q
                         net (fo=5, routed)           0.620     3.863    swervolf/swerv_eh1/swerv/lsu/stbuf/RdPtrff/dffs/p_4_in40_in[7]
    SLICE_X9Y157         LUT6 (Prop_lut6_I1_O)        0.045     3.908 r  swervolf/swerv_eh1/swerv/lsu/stbuf/RdPtrff/dffs/ram_core_reg_1_i_41/O
                         net (fo=1, routed)           0.000     3.908    swervolf/swerv_eh1/swerv/lsu/stbuf/RdPtrff/dffs/ram_core_reg_1_i_41_n_0
    SLICE_X9Y157         MUXF7 (Prop_muxf7_I0_O)      0.062     3.970 r  swervolf/swerv_eh1/swerv/lsu/stbuf/RdPtrff/dffs/ram_core_reg_1_i_11/O
                         net (fo=12, routed)          0.647     4.617    swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[2].dccm_bank/ram_core_reg_2_2[23]
    RAMB36_X0Y31         RAMB36E1                                     r  swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[2].dccm_bank/ram_core_reg_1/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.507     0.945    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2918, routed)        0.831     2.417    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.470 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=113, routed)         1.292     3.762    clk_gen/clk_core
    SLICE_X7Y99          LUT2 (Prop_lut2_I0_O)        0.056     3.818 r  clk_gen/ram_core_reg_0_i_1__1/O
                         net (fo=3, routed)           1.213     5.030    swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[2].dccm_bank/ram_core_reg_2_0
    RAMB36_X0Y31         RAMB36E1                                     r  swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[2].dccm_bank/ram_core_reg_1/CLKARDCLK
                         clock pessimism             -0.556     4.474    
    RAMB36_X0Y31         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[5])
                                                      0.092     4.566    swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[2].dccm_bank/ram_core_reg_1
  -------------------------------------------------------------------
                         required time                         -4.566    
                         arrival time                           4.617    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 swervolf/uart16550_0/wb_interface/wb_dat_is_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/uart16550_0/regs/dl_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.164ns (42.398%)  route 0.223ns (57.602%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.966ns
    Source Clock Delay      (SCD):    3.087ns
    Clock Pessimism Removal (CPR):    0.614ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.463     0.713    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2918, routed)        0.561     1.863    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.913 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=113, routed)         0.510     2.423    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.449 r  clk_core_BUFG_inst/O
                         net (fo=21961, routed)       0.638     3.087    swervolf/uart16550_0/wb_interface/clk_core_BUFG
    SLICE_X54Y164        FDCE                                         r  swervolf/uart16550_0/wb_interface/wb_dat_is_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y164        FDCE (Prop_fdce_C_Q)         0.164     3.251 r  swervolf/uart16550_0/wb_interface/wb_dat_is_reg[7]/Q
                         net (fo=6, routed)           0.223     3.474    swervolf/uart16550_0/regs/scratch_reg[7]_0[7]
    SLICE_X51Y165        FDCE                                         r  swervolf/uart16550_0/regs/dl_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.507     0.945    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2918, routed)        0.831     2.417    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.470 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=113, routed)         0.556     3.025    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     3.054 r  clk_core_BUFG_inst/O
                         net (fo=21961, routed)       0.911     3.966    swervolf/uart16550_0/regs/clk_core_BUFG
    SLICE_X51Y165        FDCE                                         r  swervolf/uart16550_0/regs/dl_reg[15]/C
                         clock pessimism             -0.614     3.351    
    SLICE_X51Y165        FDCE (Hold_fdce_C_D)         0.071     3.422    swervolf/uart16550_0/regs/dl_reg[15]
  -------------------------------------------------------------------
                         required time                         -3.422    
                         arrival time                           3.474    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/exu/i1_src_e2_ff/genblock.dff/dffs/dout_reg[71]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/exu/i1_src_e3_ff/genblock.dff/dffs/dout_reg[71]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.226ns (65.844%)  route 0.117ns (34.156%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.895ns
    Source Clock Delay      (SCD):    3.086ns
    Clock Pessimism Removal (CPR):    0.610ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.463     0.713    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2918, routed)        0.561     1.863    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.913 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=113, routed)         0.510     2.423    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.449 r  clk_core_BUFG_inst/O
                         net (fo=21961, routed)       0.637     3.086    swervolf/swerv_eh1/swerv/exu/i1_src_e2_ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X33Y49         FDCE                                         r  swervolf/swerv_eh1/swerv/exu/i1_src_e2_ff/genblock.dff/dffs/dout_reg[71]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y49         FDCE (Prop_fdce_C_Q)         0.128     3.214 r  swervolf/swerv_eh1/swerv/exu/i1_src_e2_ff/genblock.dff/dffs/dout_reg[71]/Q
                         net (fo=1, routed)           0.117     3.332    swervolf/swerv_eh1/swerv/dec/decode/e2ff/genblock.dff/dffs/dout_reg[71]
    SLICE_X33Y50         LUT5 (Prop_lut5_I4_O)        0.098     3.430 r  swervolf/swerv_eh1/swerv/dec/decode/e2ff/genblock.dff/dffs/dout[71]_i_1__0/O
                         net (fo=1, routed)           0.000     3.430    swervolf/swerv_eh1/swerv/exu/i1_src_e3_ff/genblock.dff/dffs/dout_reg[71]_1
    SLICE_X33Y50         FDCE                                         r  swervolf/swerv_eh1/swerv/exu/i1_src_e3_ff/genblock.dff/dffs/dout_reg[71]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.507     0.945    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2918, routed)        0.831     2.417    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.470 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=113, routed)         0.556     3.025    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     3.054 r  clk_core_BUFG_inst/O
                         net (fo=21961, routed)       0.841     3.895    swervolf/swerv_eh1/swerv/exu/i1_src_e3_ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X33Y50         FDCE                                         r  swervolf/swerv_eh1/swerv/exu/i1_src_e3_ff/genblock.dff/dffs/dout_reg[71]/C
                         clock pessimism             -0.610     3.285    
    SLICE_X33Y50         FDCE (Hold_fdce_C_D)         0.092     3.377    swervolf/swerv_eh1/swerv/exu/i1_src_e3_ff/genblock.dff/dffs/dout_reg[71]
  -------------------------------------------------------------------
                         required time                         -3.377    
                         arrival time                           3.430    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/ifu/mem_ctl/status_wr_addr_ff/dout_reg[0]_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[1].WAY_STATUS[4].ic_way_status/dffs/dout_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        1.539ns  (logic 0.186ns (12.083%)  route 1.353ns (87.917%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.394ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.040ns
    Source Clock Delay      (SCD):    3.089ns
    Clock Pessimism Removal (CPR):    0.556ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.463     0.713    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2918, routed)        0.561     1.863    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.913 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=113, routed)         0.510     2.423    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.449 r  clk_core_BUFG_inst/O
                         net (fo=21961, routed)       0.640     3.089    swervolf/swerv_eh1/swerv/ifu/mem_ctl/status_wr_addr_ff/clk_core_BUFG
    SLICE_X77Y25         FDCE                                         r  swervolf/swerv_eh1/swerv/ifu/mem_ctl/status_wr_addr_ff/dout_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y25         FDCE (Prop_fdce_C_Q)         0.141     3.230 r  swervolf/swerv_eh1/swerv/ifu/mem_ctl/status_wr_addr_ff/dout_reg[0]_rep/Q
                         net (fo=64, routed)          1.353     4.584    swervolf/swerv_eh1/swerv/ifu/mem_ctl/status_wr_addr_ff/dout_reg[0]_rep_n_0
    SLICE_X79Y23         LUT6 (Prop_lut6_I2_O)        0.045     4.629 r  swervolf/swerv_eh1/swerv/ifu/mem_ctl/status_wr_addr_ff/dout[1]_i_1__289/O
                         net (fo=1, routed)           0.000     4.629    swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[1].WAY_STATUS[4].ic_way_status/dffs/D[1]
    SLICE_X79Y23         FDCE                                         r  swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[1].WAY_STATUS[4].ic_way_status/dffs/dout_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.507     0.945    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2918, routed)        0.831     2.417    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.470 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=113, routed)         1.264     3.733    clk_gen/clk_core
    SLICE_X51Y51         LUT2 (Prop_lut2_I0_O)        0.056     3.789 r  clk_gen/dout[2]_i_2__37/O
                         net (fo=24, routed)          1.251     5.040    swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[1].WAY_STATUS[4].ic_way_status/dffs/dout_reg[0]_0
    SLICE_X79Y23         FDCE                                         r  swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[1].WAY_STATUS[4].ic_way_status/dffs/dout_reg[1]/C
                         clock pessimism             -0.556     4.484    
    SLICE_X79Y23         FDCE (Hold_fdce_C_D)         0.092     4.576    swervolf/swerv_eh1/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[1].WAY_STATUS[4].ic_way_status/dffs/dout_reg[1]
  -------------------------------------------------------------------
                         required time                         -4.576    
                         arrival time                           4.629    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/exu/i0_pp_e2_ff/genblock.dff/dffs/dout_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/exu/i0_pp_e3_ff/genblock.dff/dffs/dout_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.164ns (42.617%)  route 0.221ns (57.383%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.946ns
    Source Clock Delay      (SCD):    3.072ns
    Clock Pessimism Removal (CPR):    0.614ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.463     0.713    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2918, routed)        0.561     1.863    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.913 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=113, routed)         0.510     2.423    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.449 r  clk_core_BUFG_inst/O
                         net (fo=21961, routed)       0.623     3.072    swervolf/swerv_eh1/swerv/exu/i0_pp_e2_ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X46Y31         FDCE                                         r  swervolf/swerv_eh1/swerv/exu/i0_pp_e2_ff/genblock.dff/dffs/dout_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y31         FDCE (Prop_fdce_C_Q)         0.164     3.236 r  swervolf/swerv_eh1/swerv/exu/i0_pp_e2_ff/genblock.dff/dffs/dout_reg[3]/Q
                         net (fo=1, routed)           0.221     3.457    swervolf/swerv_eh1/swerv/exu/i0_pp_e3_ff/genblock.dff/dffs/i0_pp_e2[fghr][2]
    SLICE_X52Y30         FDCE                                         r  swervolf/swerv_eh1/swerv/exu/i0_pp_e3_ff/genblock.dff/dffs/dout_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.507     0.945    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2918, routed)        0.831     2.417    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.470 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=113, routed)         0.556     3.025    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     3.054 r  clk_core_BUFG_inst/O
                         net (fo=21961, routed)       0.892     3.946    swervolf/swerv_eh1/swerv/exu/i0_pp_e3_ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X52Y30         FDCE                                         r  swervolf/swerv_eh1/swerv/exu/i0_pp_e3_ff/genblock.dff/dffs/dout_reg[3]/C
                         clock pessimism             -0.614     3.332    
    SLICE_X52Y30         FDCE (Hold_fdce_C_D)         0.070     3.402    swervolf/swerv_eh1/swerv/exu/i0_pp_e3_ff/genblock.dff/dffs/dout_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.402    
                         arrival time                           3.457    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/ifu/bp/BTB_FLOPS[3].btb_bank1_way0/genblock.dff/dffs/dout_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/ifu/bp/btb_bank1_way0_data_out/genblock.dff/dffs/dout_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.186ns (42.163%)  route 0.255ns (57.837%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.957ns
    Source Clock Delay      (SCD):    3.078ns
    Clock Pessimism Removal (CPR):    0.614ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.463     0.713    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2918, routed)        0.561     1.863    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.913 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=113, routed)         0.510     2.423    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.449 r  clk_core_BUFG_inst/O
                         net (fo=21961, routed)       0.629     3.078    swervolf/swerv_eh1/swerv/ifu/bp/BTB_FLOPS[3].btb_bank1_way0/genblock.dff/dffs/clk_core_BUFG
    SLICE_X51Y3          FDCE                                         r  swervolf/swerv_eh1/swerv/ifu/bp/BTB_FLOPS[3].btb_bank1_way0/genblock.dff/dffs/dout_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y3          FDCE (Prop_fdce_C_Q)         0.141     3.219 r  swervolf/swerv_eh1/swerv/ifu/bp/BTB_FLOPS[3].btb_bank1_way0/genblock.dff/dffs/dout_reg[9]/Q
                         net (fo=1, routed)           0.255     3.475    swervolf/swerv_eh1/swerv/ifu/bp/BTB_FLOPS[3].btb_bank1_way0/genblock.dff/dffs/dout_reg_n_0_[9]
    SLICE_X56Y3          LUT6 (Prop_lut6_I0_O)        0.045     3.520 r  swervolf/swerv_eh1/swerv/ifu/bp/BTB_FLOPS[3].btb_bank1_way0/genblock.dff/dffs/dout[9]_i_1__72/O
                         net (fo=1, routed)           0.000     3.520    swervolf/swerv_eh1/swerv/ifu/bp/btb_bank1_way0_data_out/genblock.dff/dffs/dout_reg[9]_0
    SLICE_X56Y3          FDCE                                         r  swervolf/swerv_eh1/swerv/ifu/bp/btb_bank1_way0_data_out/genblock.dff/dffs/dout_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.507     0.945    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2918, routed)        0.831     2.417    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.470 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=113, routed)         0.556     3.025    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     3.054 r  clk_core_BUFG_inst/O
                         net (fo=21961, routed)       0.903     3.957    swervolf/swerv_eh1/swerv/ifu/bp/btb_bank1_way0_data_out/genblock.dff/dffs/clk_core_BUFG
    SLICE_X56Y3          FDCE                                         r  swervolf/swerv_eh1/swerv/ifu/bp/btb_bank1_way0_data_out/genblock.dff/dffs/dout_reg[9]/C
                         clock pessimism             -0.614     3.343    
    SLICE_X56Y3          FDCE (Hold_fdce_C_D)         0.121     3.464    swervolf/swerv_eh1/swerv/ifu/bp/btb_bank1_way0_data_out/genblock.dff/dffs/dout_reg[9]
  -------------------------------------------------------------------
                         required time                         -3.464    
                         arrival time                           3.520    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 swervolf/timer_ptc/rptc_cntr_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/timer_ptc/rptc_hrc_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.792ns  (logic 0.186ns (23.492%)  route 0.606ns (76.508%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.538ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.836ns
    Source Clock Delay      (SCD):    3.741ns
    Clock Pessimism Removal (CPR):    0.556ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.463     0.713    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2918, routed)        0.561     1.863    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.913 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=113, routed)         0.907     2.820    swervolf/timer_ptc/clk_core
    SLICE_X51Y99         LUT3 (Prop_lut3_I2_O)        0.045     2.865 r  swervolf/timer_ptc/rptc_cntr[31]_i_3/O
                         net (fo=32, routed)          0.876     3.741    swervolf/timer_ptc/cntr_clk
    SLICE_X77Y133        FDCE                                         r  swervolf/timer_ptc/rptc_cntr_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y133        FDCE (Prop_fdce_C_Q)         0.141     3.882 r  swervolf/timer_ptc/rptc_cntr_reg[13]/Q
                         net (fo=6, routed)           0.606     4.488    swervolf/axi2wb/rptc_lrc_reg[31][13]
    SLICE_X74Y135        LUT3 (Prop_lut3_I0_O)        0.045     4.533 r  swervolf/axi2wb/rptc_hrc[13]_i_1/O
                         net (fo=1, routed)           0.000     4.533    swervolf/timer_ptc/D[13]
    SLICE_X74Y135        FDCE                                         r  swervolf/timer_ptc/rptc_hrc_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.507     0.945    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2918, routed)        0.831     2.417    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.470 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=113, routed)         1.250     3.720    clk_gen/clk_core
    SLICE_X49Y93         LUT2 (Prop_lut2_I0_O)        0.055     3.775 r  clk_gen/rptc_hrc[31]_i_3/O
                         net (fo=32, routed)          1.062     4.836    swervolf/timer_ptc/rptc_hrc_reg[0]_1
    SLICE_X74Y135        FDCE                                         r  swervolf/timer_ptc/rptc_hrc_reg[13]/C
                         clock pessimism             -0.556     4.280    
    SLICE_X74Y135        FDCE (Hold_fdce_C_D)         0.198     4.478    swervolf/timer_ptc/rptc_hrc_reg[13]
  -------------------------------------------------------------------
                         required time                         -4.478    
                         arrival time                           4.533    
  -------------------------------------------------------------------
                         slack                                  0.056    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_core
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_gen/PLLE2_BASE_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB18_X2Y8     swervolf/swerv_eh1/mem/icm/ic_data_inst/WAYS[1].SUBBANKS[0].ic_bank_sb_way_data/ram_core_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB18_X2Y8     swervolf/swerv_eh1/mem/icm/ic_data_inst/WAYS[1].SUBBANKS[0].ic_bank_sb_way_data/ram_core_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB18_X1Y5     swervolf/swerv_eh1/mem/icm/ic_data_inst/WAYS[1].SUBBANKS[1].ic_bank_sb_way_data/ram_core_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB18_X1Y5     swervolf/swerv_eh1/mem/icm/ic_data_inst/WAYS[1].SUBBANKS[1].ic_bank_sb_way_data/ram_core_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB18_X1Y9     swervolf/swerv_eh1/mem/icm/ic_data_inst/WAYS[1].SUBBANKS[2].ic_bank_sb_way_data/ram_core_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB18_X1Y9     swervolf/swerv_eh1/mem/icm/ic_data_inst/WAYS[1].SUBBANKS[2].ic_bank_sb_way_data/ram_core_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB18_X2Y4     swervolf/swerv_eh1/mem/icm/ic_data_inst/WAYS[1].SUBBANKS[3].ic_bank_sb_way_data/ram_core_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB18_X2Y4     swervolf/swerv_eh1/mem/icm/ic_data_inst/WAYS[1].SUBBANKS[3].ic_bank_sb_way_data/ram_core_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB18_X2Y7     swervolf/swerv_eh1/mem/icm/ic_data_inst/WAYS[2].SUBBANKS[0].ic_bank_sb_way_data/ram_core_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB18_X2Y7     swervolf/swerv_eh1/mem/icm/ic_data_inst/WAYS[2].SUBBANKS[0].ic_bank_sb_way_data/ram_core_reg/CLKBWRCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       20.000      140.000    PLLE2_ADV_X0Y1  clk_gen/PLLE2_BASE_inst/CLKOUT0
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X6Y50     swervolf/swerv_eh1/mem/dc_mem/dc_data_inst/DC_WAYS[0].DC_DEPTH_MUL[1].DC_SUBBANKS[2].dc_bank_sb_way_data/ram_core_reg_0_255_8_8/RAMS64E_C/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X6Y50     swervolf/swerv_eh1/mem/dc_mem/dc_data_inst/DC_WAYS[0].DC_DEPTH_MUL[1].DC_SUBBANKS[2].dc_bank_sb_way_data/ram_core_reg_0_255_8_8/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X6Y50     swervolf/swerv_eh1/mem/dc_mem/dc_data_inst/DC_WAYS[0].DC_DEPTH_MUL[1].DC_SUBBANKS[2].dc_bank_sb_way_data/ram_core_reg_0_255_8_8/RAMS64E_D/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X6Y50     swervolf/swerv_eh1/mem/dc_mem/dc_data_inst/DC_WAYS[0].DC_DEPTH_MUL[1].DC_SUBBANKS[2].dc_bank_sb_way_data/ram_core_reg_0_255_8_8/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X14Y53    swervolf/swerv_eh1/mem/dc_mem/dc_data_inst/DC_WAYS[0].DC_DEPTH_MUL[1].DC_SUBBANKS[2].dc_bank_sb_way_data/ram_core_reg_0_255_9_9/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X14Y53    swervolf/swerv_eh1/mem/dc_mem/dc_data_inst/DC_WAYS[0].DC_DEPTH_MUL[1].DC_SUBBANKS[2].dc_bank_sb_way_data/ram_core_reg_0_255_9_9/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X14Y53    swervolf/swerv_eh1/mem/dc_mem/dc_data_inst/DC_WAYS[0].DC_DEPTH_MUL[1].DC_SUBBANKS[2].dc_bank_sb_way_data/ram_core_reg_0_255_9_9/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X14Y53    swervolf/swerv_eh1/mem/dc_mem/dc_data_inst/DC_WAYS[0].DC_DEPTH_MUL[1].DC_SUBBANKS[2].dc_bank_sb_way_data/ram_core_reg_0_255_9_9/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X10Y97    swervolf/swerv_eh1/mem/dc_mem/dc_data_inst/DC_WAYS[0].DC_DEPTH_MUL[1].DC_SUBBANKS[3].dc_bank_sb_way_data/ram_core_reg_0_255_11_11/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X10Y97    swervolf/swerv_eh1/mem/dc_mem/dc_data_inst/DC_WAYS[0].DC_DEPTH_MUL[1].DC_SUBBANKS[3].dc_bank_sb_way_data/ram_core_reg_0_255_11_11/RAMS64E_B/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X6Y50     swervolf/swerv_eh1/mem/dc_mem/dc_data_inst/DC_WAYS[0].DC_DEPTH_MUL[1].DC_SUBBANKS[2].dc_bank_sb_way_data/ram_core_reg_0_255_8_8/RAMS64E_C/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X6Y50     swervolf/swerv_eh1/mem/dc_mem/dc_data_inst/DC_WAYS[0].DC_DEPTH_MUL[1].DC_SUBBANKS[2].dc_bank_sb_way_data/ram_core_reg_0_255_8_8/RAMS64E_D/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X14Y53    swervolf/swerv_eh1/mem/dc_mem/dc_data_inst/DC_WAYS[0].DC_DEPTH_MUL[1].DC_SUBBANKS[2].dc_bank_sb_way_data/ram_core_reg_0_255_9_9/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X14Y53    swervolf/swerv_eh1/mem/dc_mem/dc_data_inst/DC_WAYS[0].DC_DEPTH_MUL[1].DC_SUBBANKS[2].dc_bank_sb_way_data/ram_core_reg_0_255_9_9/RAMS64E_B/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X14Y53    swervolf/swerv_eh1/mem/dc_mem/dc_data_inst/DC_WAYS[0].DC_DEPTH_MUL[1].DC_SUBBANKS[2].dc_bank_sb_way_data/ram_core_reg_0_255_9_9/RAMS64E_C/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X14Y53    swervolf/swerv_eh1/mem/dc_mem/dc_data_inst/DC_WAYS[0].DC_DEPTH_MUL[1].DC_SUBBANKS[2].dc_bank_sb_way_data/ram_core_reg_0_255_9_9/RAMS64E_D/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X12Y99    swervolf/swerv_eh1/mem/dc_mem/dc_data_inst/DC_WAYS[0].DC_DEPTH_MUL[1].DC_SUBBANKS[3].dc_bank_sb_way_data/ram_core_reg_0_255_10_10/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X12Y99    swervolf/swerv_eh1/mem/dc_mem/dc_data_inst/DC_WAYS[0].DC_DEPTH_MUL[1].DC_SUBBANKS[3].dc_bank_sb_way_data/ram_core_reg_0_255_10_10/RAMS64E_B/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X12Y99    swervolf/swerv_eh1/mem/dc_mem/dc_data_inst/DC_WAYS[0].DC_DEPTH_MUL[1].DC_SUBBANKS[3].dc_bank_sb_way_data/ram_core_reg_0_255_10_10/RAMS64E_C/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X12Y99    swervolf/swerv_eh1/mem/dc_mem/dc_data_inst/DC_WAYS[0].DC_DEPTH_MUL[1].DC_SUBBANKS[3].dc_bank_sb_way_data/ram_core_reg_0_255_10_10/RAMS64E_D/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfb
  To Clock:  clkfb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfb
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_gen/PLLE2_BASE_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y1  clk_gen/PLLE2_BASE_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y1  clk_gen/PLLE2_BASE_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y1  clk_gen/PLLE2_BASE_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X0Y1  clk_gen/PLLE2_BASE_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  soc_s7pll0_clkout1
  To Clock:  soc_s7pll0_clkout1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_s7pll0_clkout1
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { ddr2/ldc/PLLE2_ADV/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         5.000       2.845      BUFGCTRL_X0Y1   ddr2/ldc/BUFG_1/I
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         5.000       3.333      ILOGIC_X1Y54    ddr2/ldc/ISERDESE2/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         5.000       3.333      ILOGIC_X1Y54    ddr2/ldc/ISERDESE2/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         5.000       3.333      ILOGIC_X1Y59    ddr2/ldc/ISERDESE2_1/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         5.000       3.333      ILOGIC_X1Y59    ddr2/ldc/ISERDESE2_1/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         5.000       3.333      ILOGIC_X1Y80    ddr2/ldc/ISERDESE2_10/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         5.000       3.333      ILOGIC_X1Y80    ddr2/ldc/ISERDESE2_10/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         5.000       3.333      ILOGIC_X1Y84    ddr2/ldc/ISERDESE2_11/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         5.000       3.333      ILOGIC_X1Y84    ddr2/ldc/ISERDESE2_11/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         5.000       3.333      ILOGIC_X1Y79    ddr2/ldc/ISERDESE2_12/CLK
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       5.000       155.000    PLLE2_ADV_X1Y1  ddr2/ldc/PLLE2_ADV/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  soc_s7pll0_clkout2
  To Clock:  soc_s7pll0_clkout2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_s7pll0_clkout2
Waveform(ns):       { 1.250 3.750 }
Period(ns):         5.000
Sources:            { ddr2/ldc/PLLE2_ADV/CLKOUT2 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         5.000       2.845      BUFGCTRL_X0Y2   ddr2/ldc/BUFG_2/I
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         5.000       3.333      OLOGIC_X1Y58    ddr2/ldc/OSERDESE2_26/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         5.000       3.333      OLOGIC_X1Y82    ddr2/ldc/OSERDESE2_27/CLK
Min Period  n/a     PLLE2_ADV/CLKOUT2  n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y1  ddr2/ldc/PLLE2_ADV/CLKOUT2
Max Period  n/a     PLLE2_ADV/CLKOUT2  n/a            160.000       5.000       155.000    PLLE2_ADV_X1Y1  ddr2/ldc/PLLE2_ADV/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  soc_s7pll1_clkout
  To Clock:  soc_s7pll1_clkout

Setup :            0  Failing Endpoints,  Worst Slack        2.093ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.160ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.093ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_7/C
                            (rising edge-triggered cell FDPE clocked by soc_s7pll1_clkout  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/soc_reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by soc_s7pll1_clkout  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_s7pll1_clkout
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_s7pll1_clkout rise@5.000ns - soc_s7pll1_clkout rise@0.000ns)
  Data Path Delay:        2.140ns  (logic 0.478ns (22.337%)  route 1.662ns (77.663%))
  Logic Levels:           0  
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.002ns = ( 11.002 - 5.000 ) 
    Source Clock Delay      (SCD):    6.348ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll1_clkout rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.735    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV_1/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/soc_s7pll1_clkout
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_3/O
                         net (fo=8, routed)           1.716     6.348    ddr2/ldc/iodelay_clk
    SLICE_X88Y104        FDPE                                         r  ddr2/ldc/FDPE_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y104        FDPE (Prop_fdpe_C_Q)         0.478     6.826 r  ddr2/ldc/FDPE_7/Q
                         net (fo=5, routed)           1.662     8.488    ddr2/ldc/iodelay_rst
    SLICE_X87Y80         FDSE                                         r  ddr2/ldc/soc_reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll1_clkout rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.592    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     7.675 r  ddr2/ldc/PLLE2_ADV_1/CLKOUT0
                         net (fo=1, routed)           1.634     9.309    ddr2/ldc/soc_s7pll1_clkout
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.400 r  ddr2/ldc/BUFG_3/O
                         net (fo=8, routed)           1.601    11.002    ddr2/ldc/iodelay_clk
    SLICE_X87Y80         FDSE                                         r  ddr2/ldc/soc_reset_counter_reg[0]/C
                         clock pessimism              0.232    11.234    
                         clock uncertainty           -0.053    11.181    
    SLICE_X87Y80         FDSE (Setup_fdse_C_S)       -0.600    10.581    ddr2/ldc/soc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         10.581    
                         arrival time                          -8.488    
  -------------------------------------------------------------------
                         slack                                  2.093    

Slack (MET) :             2.093ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_7/C
                            (rising edge-triggered cell FDPE clocked by soc_s7pll1_clkout  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/soc_reset_counter_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by soc_s7pll1_clkout  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_s7pll1_clkout
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_s7pll1_clkout rise@5.000ns - soc_s7pll1_clkout rise@0.000ns)
  Data Path Delay:        2.140ns  (logic 0.478ns (22.337%)  route 1.662ns (77.663%))
  Logic Levels:           0  
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.002ns = ( 11.002 - 5.000 ) 
    Source Clock Delay      (SCD):    6.348ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll1_clkout rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.735    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV_1/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/soc_s7pll1_clkout
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_3/O
                         net (fo=8, routed)           1.716     6.348    ddr2/ldc/iodelay_clk
    SLICE_X88Y104        FDPE                                         r  ddr2/ldc/FDPE_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y104        FDPE (Prop_fdpe_C_Q)         0.478     6.826 r  ddr2/ldc/FDPE_7/Q
                         net (fo=5, routed)           1.662     8.488    ddr2/ldc/iodelay_rst
    SLICE_X87Y80         FDSE                                         r  ddr2/ldc/soc_reset_counter_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll1_clkout rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.592    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     7.675 r  ddr2/ldc/PLLE2_ADV_1/CLKOUT0
                         net (fo=1, routed)           1.634     9.309    ddr2/ldc/soc_s7pll1_clkout
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.400 r  ddr2/ldc/BUFG_3/O
                         net (fo=8, routed)           1.601    11.002    ddr2/ldc/iodelay_clk
    SLICE_X87Y80         FDSE                                         r  ddr2/ldc/soc_reset_counter_reg[1]/C
                         clock pessimism              0.232    11.234    
                         clock uncertainty           -0.053    11.181    
    SLICE_X87Y80         FDSE (Setup_fdse_C_S)       -0.600    10.581    ddr2/ldc/soc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         10.581    
                         arrival time                          -8.488    
  -------------------------------------------------------------------
                         slack                                  2.093    

Slack (MET) :             2.093ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_7/C
                            (rising edge-triggered cell FDPE clocked by soc_s7pll1_clkout  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/soc_reset_counter_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by soc_s7pll1_clkout  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_s7pll1_clkout
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_s7pll1_clkout rise@5.000ns - soc_s7pll1_clkout rise@0.000ns)
  Data Path Delay:        2.140ns  (logic 0.478ns (22.337%)  route 1.662ns (77.663%))
  Logic Levels:           0  
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.002ns = ( 11.002 - 5.000 ) 
    Source Clock Delay      (SCD):    6.348ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll1_clkout rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.735    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV_1/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/soc_s7pll1_clkout
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_3/O
                         net (fo=8, routed)           1.716     6.348    ddr2/ldc/iodelay_clk
    SLICE_X88Y104        FDPE                                         r  ddr2/ldc/FDPE_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y104        FDPE (Prop_fdpe_C_Q)         0.478     6.826 r  ddr2/ldc/FDPE_7/Q
                         net (fo=5, routed)           1.662     8.488    ddr2/ldc/iodelay_rst
    SLICE_X87Y80         FDSE                                         r  ddr2/ldc/soc_reset_counter_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll1_clkout rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.592    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     7.675 r  ddr2/ldc/PLLE2_ADV_1/CLKOUT0
                         net (fo=1, routed)           1.634     9.309    ddr2/ldc/soc_s7pll1_clkout
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.400 r  ddr2/ldc/BUFG_3/O
                         net (fo=8, routed)           1.601    11.002    ddr2/ldc/iodelay_clk
    SLICE_X87Y80         FDSE                                         r  ddr2/ldc/soc_reset_counter_reg[2]/C
                         clock pessimism              0.232    11.234    
                         clock uncertainty           -0.053    11.181    
    SLICE_X87Y80         FDSE (Setup_fdse_C_S)       -0.600    10.581    ddr2/ldc/soc_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         10.581    
                         arrival time                          -8.488    
  -------------------------------------------------------------------
                         slack                                  2.093    

Slack (MET) :             2.093ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_7/C
                            (rising edge-triggered cell FDPE clocked by soc_s7pll1_clkout  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/soc_reset_counter_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by soc_s7pll1_clkout  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_s7pll1_clkout
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_s7pll1_clkout rise@5.000ns - soc_s7pll1_clkout rise@0.000ns)
  Data Path Delay:        2.140ns  (logic 0.478ns (22.337%)  route 1.662ns (77.663%))
  Logic Levels:           0  
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.002ns = ( 11.002 - 5.000 ) 
    Source Clock Delay      (SCD):    6.348ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll1_clkout rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.735    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV_1/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/soc_s7pll1_clkout
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_3/O
                         net (fo=8, routed)           1.716     6.348    ddr2/ldc/iodelay_clk
    SLICE_X88Y104        FDPE                                         r  ddr2/ldc/FDPE_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y104        FDPE (Prop_fdpe_C_Q)         0.478     6.826 r  ddr2/ldc/FDPE_7/Q
                         net (fo=5, routed)           1.662     8.488    ddr2/ldc/iodelay_rst
    SLICE_X87Y80         FDSE                                         r  ddr2/ldc/soc_reset_counter_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll1_clkout rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.592    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     7.675 r  ddr2/ldc/PLLE2_ADV_1/CLKOUT0
                         net (fo=1, routed)           1.634     9.309    ddr2/ldc/soc_s7pll1_clkout
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.400 r  ddr2/ldc/BUFG_3/O
                         net (fo=8, routed)           1.601    11.002    ddr2/ldc/iodelay_clk
    SLICE_X87Y80         FDSE                                         r  ddr2/ldc/soc_reset_counter_reg[3]/C
                         clock pessimism              0.232    11.234    
                         clock uncertainty           -0.053    11.181    
    SLICE_X87Y80         FDSE (Setup_fdse_C_S)       -0.600    10.581    ddr2/ldc/soc_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         10.581    
                         arrival time                          -8.488    
  -------------------------------------------------------------------
                         slack                                  2.093    

Slack (MET) :             2.465ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_7/C
                            (rising edge-triggered cell FDPE clocked by soc_s7pll1_clkout  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/soc_ic_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by soc_s7pll1_clkout  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_s7pll1_clkout
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_s7pll1_clkout rise@5.000ns - soc_s7pll1_clkout rise@0.000ns)
  Data Path Delay:        2.396ns  (logic 0.773ns (32.257%)  route 1.623ns (67.743%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.002ns = ( 11.002 - 5.000 ) 
    Source Clock Delay      (SCD):    6.348ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll1_clkout rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.735    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV_1/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/soc_s7pll1_clkout
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_3/O
                         net (fo=8, routed)           1.716     6.348    ddr2/ldc/iodelay_clk
    SLICE_X88Y104        FDPE                                         r  ddr2/ldc/FDPE_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y104        FDPE (Prop_fdpe_C_Q)         0.478     6.826 r  ddr2/ldc/FDPE_7/Q
                         net (fo=5, routed)           1.623     8.450    ddr2/ldc/iodelay_rst
    SLICE_X86Y80         LUT6 (Prop_lut6_I5_O)        0.295     8.745 r  ddr2/ldc/soc_ic_reset_i_1/O
                         net (fo=1, routed)           0.000     8.745    ddr2/ldc/soc_ic_reset_i_1_n_0
    SLICE_X86Y80         FDRE                                         r  ddr2/ldc/soc_ic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll1_clkout rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.592    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     7.675 r  ddr2/ldc/PLLE2_ADV_1/CLKOUT0
                         net (fo=1, routed)           1.634     9.309    ddr2/ldc/soc_s7pll1_clkout
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.400 r  ddr2/ldc/BUFG_3/O
                         net (fo=8, routed)           1.601    11.002    ddr2/ldc/iodelay_clk
    SLICE_X86Y80         FDRE                                         r  ddr2/ldc/soc_ic_reset_reg/C
                         clock pessimism              0.232    11.234    
                         clock uncertainty           -0.053    11.181    
    SLICE_X86Y80         FDRE (Setup_fdre_C_D)        0.029    11.210    ddr2/ldc/soc_ic_reset_reg
  -------------------------------------------------------------------
                         required time                         11.210    
                         arrival time                          -8.745    
  -------------------------------------------------------------------
                         slack                                  2.465    

Slack (MET) :             2.902ns  (required time - arrival time)
  Source:                 ddr2/ldc/soc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by soc_s7pll1_clkout  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/soc_reset_counter_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by soc_s7pll1_clkout  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_s7pll1_clkout
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_s7pll1_clkout rise@5.000ns - soc_s7pll1_clkout rise@0.000ns)
  Data Path Delay:        1.840ns  (logic 0.580ns (31.520%)  route 1.260ns (68.480%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.002ns = ( 11.002 - 5.000 ) 
    Source Clock Delay      (SCD):    6.353ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll1_clkout rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.735    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV_1/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/soc_s7pll1_clkout
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_3/O
                         net (fo=8, routed)           1.720     6.353    ddr2/ldc/iodelay_clk
    SLICE_X87Y80         FDSE                                         r  ddr2/ldc/soc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y80         FDSE (Prop_fdse_C_Q)         0.456     6.809 r  ddr2/ldc/soc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.881     7.690    ddr2/ldc/soc_reset_counter[0]
    SLICE_X87Y80         LUT4 (Prop_lut4_I1_O)        0.124     7.814 r  ddr2/ldc/soc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.379     8.193    ddr2/ldc/soc_reset_counter[3]_i_1_n_0
    SLICE_X87Y80         FDSE                                         r  ddr2/ldc/soc_reset_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll1_clkout rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.592    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     7.675 r  ddr2/ldc/PLLE2_ADV_1/CLKOUT0
                         net (fo=1, routed)           1.634     9.309    ddr2/ldc/soc_s7pll1_clkout
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.400 r  ddr2/ldc/BUFG_3/O
                         net (fo=8, routed)           1.601    11.002    ddr2/ldc/iodelay_clk
    SLICE_X87Y80         FDSE                                         r  ddr2/ldc/soc_reset_counter_reg[0]/C
                         clock pessimism              0.351    11.353    
                         clock uncertainty           -0.053    11.300    
    SLICE_X87Y80         FDSE (Setup_fdse_C_CE)      -0.205    11.095    ddr2/ldc/soc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         11.095    
                         arrival time                          -8.193    
  -------------------------------------------------------------------
                         slack                                  2.902    

Slack (MET) :             2.902ns  (required time - arrival time)
  Source:                 ddr2/ldc/soc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by soc_s7pll1_clkout  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/soc_reset_counter_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by soc_s7pll1_clkout  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_s7pll1_clkout
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_s7pll1_clkout rise@5.000ns - soc_s7pll1_clkout rise@0.000ns)
  Data Path Delay:        1.840ns  (logic 0.580ns (31.520%)  route 1.260ns (68.480%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.002ns = ( 11.002 - 5.000 ) 
    Source Clock Delay      (SCD):    6.353ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll1_clkout rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.735    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV_1/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/soc_s7pll1_clkout
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_3/O
                         net (fo=8, routed)           1.720     6.353    ddr2/ldc/iodelay_clk
    SLICE_X87Y80         FDSE                                         r  ddr2/ldc/soc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y80         FDSE (Prop_fdse_C_Q)         0.456     6.809 r  ddr2/ldc/soc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.881     7.690    ddr2/ldc/soc_reset_counter[0]
    SLICE_X87Y80         LUT4 (Prop_lut4_I1_O)        0.124     7.814 r  ddr2/ldc/soc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.379     8.193    ddr2/ldc/soc_reset_counter[3]_i_1_n_0
    SLICE_X87Y80         FDSE                                         r  ddr2/ldc/soc_reset_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll1_clkout rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.592    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     7.675 r  ddr2/ldc/PLLE2_ADV_1/CLKOUT0
                         net (fo=1, routed)           1.634     9.309    ddr2/ldc/soc_s7pll1_clkout
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.400 r  ddr2/ldc/BUFG_3/O
                         net (fo=8, routed)           1.601    11.002    ddr2/ldc/iodelay_clk
    SLICE_X87Y80         FDSE                                         r  ddr2/ldc/soc_reset_counter_reg[1]/C
                         clock pessimism              0.351    11.353    
                         clock uncertainty           -0.053    11.300    
    SLICE_X87Y80         FDSE (Setup_fdse_C_CE)      -0.205    11.095    ddr2/ldc/soc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         11.095    
                         arrival time                          -8.193    
  -------------------------------------------------------------------
                         slack                                  2.902    

Slack (MET) :             2.902ns  (required time - arrival time)
  Source:                 ddr2/ldc/soc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by soc_s7pll1_clkout  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/soc_reset_counter_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by soc_s7pll1_clkout  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_s7pll1_clkout
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_s7pll1_clkout rise@5.000ns - soc_s7pll1_clkout rise@0.000ns)
  Data Path Delay:        1.840ns  (logic 0.580ns (31.520%)  route 1.260ns (68.480%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.002ns = ( 11.002 - 5.000 ) 
    Source Clock Delay      (SCD):    6.353ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll1_clkout rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.735    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV_1/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/soc_s7pll1_clkout
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_3/O
                         net (fo=8, routed)           1.720     6.353    ddr2/ldc/iodelay_clk
    SLICE_X87Y80         FDSE                                         r  ddr2/ldc/soc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y80         FDSE (Prop_fdse_C_Q)         0.456     6.809 r  ddr2/ldc/soc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.881     7.690    ddr2/ldc/soc_reset_counter[0]
    SLICE_X87Y80         LUT4 (Prop_lut4_I1_O)        0.124     7.814 r  ddr2/ldc/soc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.379     8.193    ddr2/ldc/soc_reset_counter[3]_i_1_n_0
    SLICE_X87Y80         FDSE                                         r  ddr2/ldc/soc_reset_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll1_clkout rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.592    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     7.675 r  ddr2/ldc/PLLE2_ADV_1/CLKOUT0
                         net (fo=1, routed)           1.634     9.309    ddr2/ldc/soc_s7pll1_clkout
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.400 r  ddr2/ldc/BUFG_3/O
                         net (fo=8, routed)           1.601    11.002    ddr2/ldc/iodelay_clk
    SLICE_X87Y80         FDSE                                         r  ddr2/ldc/soc_reset_counter_reg[2]/C
                         clock pessimism              0.351    11.353    
                         clock uncertainty           -0.053    11.300    
    SLICE_X87Y80         FDSE (Setup_fdse_C_CE)      -0.205    11.095    ddr2/ldc/soc_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         11.095    
                         arrival time                          -8.193    
  -------------------------------------------------------------------
                         slack                                  2.902    

Slack (MET) :             2.902ns  (required time - arrival time)
  Source:                 ddr2/ldc/soc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by soc_s7pll1_clkout  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/soc_reset_counter_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by soc_s7pll1_clkout  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_s7pll1_clkout
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_s7pll1_clkout rise@5.000ns - soc_s7pll1_clkout rise@0.000ns)
  Data Path Delay:        1.840ns  (logic 0.580ns (31.520%)  route 1.260ns (68.480%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.002ns = ( 11.002 - 5.000 ) 
    Source Clock Delay      (SCD):    6.353ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll1_clkout rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.735    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV_1/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/soc_s7pll1_clkout
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_3/O
                         net (fo=8, routed)           1.720     6.353    ddr2/ldc/iodelay_clk
    SLICE_X87Y80         FDSE                                         r  ddr2/ldc/soc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y80         FDSE (Prop_fdse_C_Q)         0.456     6.809 r  ddr2/ldc/soc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.881     7.690    ddr2/ldc/soc_reset_counter[0]
    SLICE_X87Y80         LUT4 (Prop_lut4_I1_O)        0.124     7.814 r  ddr2/ldc/soc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.379     8.193    ddr2/ldc/soc_reset_counter[3]_i_1_n_0
    SLICE_X87Y80         FDSE                                         r  ddr2/ldc/soc_reset_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll1_clkout rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.592    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     7.675 r  ddr2/ldc/PLLE2_ADV_1/CLKOUT0
                         net (fo=1, routed)           1.634     9.309    ddr2/ldc/soc_s7pll1_clkout
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.400 r  ddr2/ldc/BUFG_3/O
                         net (fo=8, routed)           1.601    11.002    ddr2/ldc/iodelay_clk
    SLICE_X87Y80         FDSE                                         r  ddr2/ldc/soc_reset_counter_reg[3]/C
                         clock pessimism              0.351    11.353    
                         clock uncertainty           -0.053    11.300    
    SLICE_X87Y80         FDSE (Setup_fdse_C_CE)      -0.205    11.095    ddr2/ldc/soc_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         11.095    
                         arrival time                          -8.193    
  -------------------------------------------------------------------
                         slack                                  2.902    

Slack (MET) :             3.390ns  (required time - arrival time)
  Source:                 ddr2/ldc/soc_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by soc_s7pll1_clkout  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/soc_reset_counter_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by soc_s7pll1_clkout  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_s7pll1_clkout
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_s7pll1_clkout rise@5.000ns - soc_s7pll1_clkout rise@0.000ns)
  Data Path Delay:        1.632ns  (logic 0.746ns (45.711%)  route 0.886ns (54.289%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.002ns = ( 11.002 - 5.000 ) 
    Source Clock Delay      (SCD):    6.353ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll1_clkout rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.735    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV_1/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/soc_s7pll1_clkout
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_3/O
                         net (fo=8, routed)           1.720     6.353    ddr2/ldc/iodelay_clk
    SLICE_X87Y80         FDSE                                         r  ddr2/ldc/soc_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y80         FDSE (Prop_fdse_C_Q)         0.419     6.772 r  ddr2/ldc/soc_reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.886     7.658    ddr2/ldc/soc_reset_counter[1]
    SLICE_X87Y80         LUT2 (Prop_lut2_I1_O)        0.327     7.985 r  ddr2/ldc/soc_reset_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     7.985    ddr2/ldc/soc_reset_counter[1]_i_1_n_0
    SLICE_X87Y80         FDSE                                         r  ddr2/ldc/soc_reset_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll1_clkout rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.592    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     7.675 r  ddr2/ldc/PLLE2_ADV_1/CLKOUT0
                         net (fo=1, routed)           1.634     9.309    ddr2/ldc/soc_s7pll1_clkout
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.400 r  ddr2/ldc/BUFG_3/O
                         net (fo=8, routed)           1.601    11.002    ddr2/ldc/iodelay_clk
    SLICE_X87Y80         FDSE                                         r  ddr2/ldc/soc_reset_counter_reg[1]/C
                         clock pessimism              0.351    11.353    
                         clock uncertainty           -0.053    11.300    
    SLICE_X87Y80         FDSE (Setup_fdse_C_D)        0.075    11.375    ddr2/ldc/soc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         11.375    
                         arrival time                          -7.985    
  -------------------------------------------------------------------
                         slack                                  3.390    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 ddr2/ldc/FDPE_6/C
                            (rising edge-triggered cell FDPE clocked by soc_s7pll1_clkout  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/FDPE_7/D
                            (rising edge-triggered cell FDPE clocked by soc_s7pll1_clkout  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_s7pll1_clkout
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_s7pll1_clkout rise@0.000ns - soc_s7pll1_clkout rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.433ns
    Source Clock Delay      (SCD):    1.880ns
    Clock Pessimism Removal (CPR):    0.552ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll1_clkout rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.690    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV_1/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/soc_s7pll1_clkout
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_3/O
                         net (fo=8, routed)           0.601     1.880    ddr2/ldc/iodelay_clk
    SLICE_X88Y104        FDPE                                         r  ddr2/ldc/FDPE_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y104        FDPE (Prop_fdpe_C_Q)         0.164     2.044 r  ddr2/ldc/FDPE_6/Q
                         net (fo=1, routed)           0.056     2.100    ddr2/ldc/vns_xilinxasyncresetsynchronizerimpl3_rst_meta
    SLICE_X88Y104        FDPE                                         r  ddr2/ldc/FDPE_7/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll1_clkout rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.919    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV_1/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/soc_s7pll1_clkout
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_3/O
                         net (fo=8, routed)           0.872     2.433    ddr2/ldc/iodelay_clk
    SLICE_X88Y104        FDPE                                         r  ddr2/ldc/FDPE_7/C
                         clock pessimism             -0.552     1.880    
    SLICE_X88Y104        FDPE (Hold_fdpe_C_D)         0.060     1.940    ddr2/ldc/FDPE_7
  -------------------------------------------------------------------
                         required time                         -1.940    
                         arrival time                           2.100    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 ddr2/ldc/soc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by soc_s7pll1_clkout  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/soc_ic_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by soc_s7pll1_clkout  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_s7pll1_clkout
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_s7pll1_clkout rise@0.000ns - soc_s7pll1_clkout rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.186ns (61.010%)  route 0.119ns (38.990%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.429ns
    Source Clock Delay      (SCD):    1.878ns
    Clock Pessimism Removal (CPR):    0.537ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll1_clkout rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.690    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV_1/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/soc_s7pll1_clkout
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_3/O
                         net (fo=8, routed)           0.599     1.878    ddr2/ldc/iodelay_clk
    SLICE_X87Y80         FDSE                                         r  ddr2/ldc/soc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y80         FDSE (Prop_fdse_C_Q)         0.141     2.019 r  ddr2/ldc/soc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.119     2.138    ddr2/ldc/soc_reset_counter[0]
    SLICE_X86Y80         LUT6 (Prop_lut6_I1_O)        0.045     2.183 r  ddr2/ldc/soc_ic_reset_i_1/O
                         net (fo=1, routed)           0.000     2.183    ddr2/ldc/soc_ic_reset_i_1_n_0
    SLICE_X86Y80         FDRE                                         r  ddr2/ldc/soc_ic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll1_clkout rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.919    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV_1/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/soc_s7pll1_clkout
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_3/O
                         net (fo=8, routed)           0.869     2.429    ddr2/ldc/iodelay_clk
    SLICE_X86Y80         FDRE                                         r  ddr2/ldc/soc_ic_reset_reg/C
                         clock pessimism             -0.537     1.891    
    SLICE_X86Y80         FDRE (Hold_fdre_C_D)         0.091     1.982    ddr2/ldc/soc_ic_reset_reg
  -------------------------------------------------------------------
                         required time                         -1.982    
                         arrival time                           2.183    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 ddr2/ldc/soc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by soc_s7pll1_clkout  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/soc_reset_counter_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by soc_s7pll1_clkout  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_s7pll1_clkout
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_s7pll1_clkout rise@0.000ns - soc_s7pll1_clkout rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.184ns (50.535%)  route 0.180ns (49.465%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.429ns
    Source Clock Delay      (SCD):    1.878ns
    Clock Pessimism Removal (CPR):    0.550ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll1_clkout rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.690    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV_1/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/soc_s7pll1_clkout
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_3/O
                         net (fo=8, routed)           0.599     1.878    ddr2/ldc/iodelay_clk
    SLICE_X87Y80         FDSE                                         r  ddr2/ldc/soc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y80         FDSE (Prop_fdse_C_Q)         0.141     2.019 r  ddr2/ldc/soc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.180     2.199    ddr2/ldc/soc_reset_counter[0]
    SLICE_X87Y80         LUT4 (Prop_lut4_I1_O)        0.043     2.242 r  ddr2/ldc/soc_reset_counter[3]_i_2/O
                         net (fo=1, routed)           0.000     2.242    ddr2/ldc/soc_reset_counter[3]_i_2_n_0
    SLICE_X87Y80         FDSE                                         r  ddr2/ldc/soc_reset_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll1_clkout rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.919    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV_1/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/soc_s7pll1_clkout
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_3/O
                         net (fo=8, routed)           0.869     2.429    ddr2/ldc/iodelay_clk
    SLICE_X87Y80         FDSE                                         r  ddr2/ldc/soc_reset_counter_reg[3]/C
                         clock pessimism             -0.550     1.878    
    SLICE_X87Y80         FDSE (Hold_fdse_C_D)         0.107     1.985    ddr2/ldc/soc_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.985    
                         arrival time                           2.242    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 ddr2/ldc/soc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by soc_s7pll1_clkout  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/soc_reset_counter_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by soc_s7pll1_clkout  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_s7pll1_clkout
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_s7pll1_clkout rise@0.000ns - soc_s7pll1_clkout rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.805%)  route 0.180ns (49.195%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.429ns
    Source Clock Delay      (SCD):    1.878ns
    Clock Pessimism Removal (CPR):    0.550ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll1_clkout rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.690    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV_1/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/soc_s7pll1_clkout
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_3/O
                         net (fo=8, routed)           0.599     1.878    ddr2/ldc/iodelay_clk
    SLICE_X87Y80         FDSE                                         r  ddr2/ldc/soc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y80         FDSE (Prop_fdse_C_Q)         0.141     2.019 r  ddr2/ldc/soc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.180     2.199    ddr2/ldc/soc_reset_counter[0]
    SLICE_X87Y80         LUT3 (Prop_lut3_I1_O)        0.045     2.244 r  ddr2/ldc/soc_reset_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     2.244    ddr2/ldc/soc_reset_counter[2]_i_1_n_0
    SLICE_X87Y80         FDSE                                         r  ddr2/ldc/soc_reset_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll1_clkout rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.919    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV_1/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/soc_s7pll1_clkout
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_3/O
                         net (fo=8, routed)           0.869     2.429    ddr2/ldc/iodelay_clk
    SLICE_X87Y80         FDSE                                         r  ddr2/ldc/soc_reset_counter_reg[2]/C
                         clock pessimism             -0.550     1.878    
    SLICE_X87Y80         FDSE (Hold_fdse_C_D)         0.092     1.970    ddr2/ldc/soc_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.970    
                         arrival time                           2.244    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 ddr2/ldc/soc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by soc_s7pll1_clkout  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/soc_reset_counter_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by soc_s7pll1_clkout  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_s7pll1_clkout
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_s7pll1_clkout rise@0.000ns - soc_s7pll1_clkout rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.187ns (44.944%)  route 0.229ns (55.056%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.429ns
    Source Clock Delay      (SCD):    1.878ns
    Clock Pessimism Removal (CPR):    0.550ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll1_clkout rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.690    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV_1/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/soc_s7pll1_clkout
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_3/O
                         net (fo=8, routed)           0.599     1.878    ddr2/ldc/iodelay_clk
    SLICE_X87Y80         FDSE                                         r  ddr2/ldc/soc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y80         FDSE (Prop_fdse_C_Q)         0.141     2.019 r  ddr2/ldc/soc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.229     2.248    ddr2/ldc/soc_reset_counter[0]
    SLICE_X87Y80         LUT2 (Prop_lut2_I0_O)        0.046     2.294 r  ddr2/ldc/soc_reset_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     2.294    ddr2/ldc/soc_reset_counter[1]_i_1_n_0
    SLICE_X87Y80         FDSE                                         r  ddr2/ldc/soc_reset_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll1_clkout rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.919    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV_1/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/soc_s7pll1_clkout
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_3/O
                         net (fo=8, routed)           0.869     2.429    ddr2/ldc/iodelay_clk
    SLICE_X87Y80         FDSE                                         r  ddr2/ldc/soc_reset_counter_reg[1]/C
                         clock pessimism             -0.550     1.878    
    SLICE_X87Y80         FDSE (Hold_fdse_C_D)         0.107     1.985    ddr2/ldc/soc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.985    
                         arrival time                           2.294    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 ddr2/ldc/soc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by soc_s7pll1_clkout  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/soc_reset_counter_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by soc_s7pll1_clkout  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_s7pll1_clkout
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_s7pll1_clkout rise@0.000ns - soc_s7pll1_clkout rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.186ns (44.812%)  route 0.229ns (55.188%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.429ns
    Source Clock Delay      (SCD):    1.878ns
    Clock Pessimism Removal (CPR):    0.550ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll1_clkout rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.690    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV_1/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/soc_s7pll1_clkout
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_3/O
                         net (fo=8, routed)           0.599     1.878    ddr2/ldc/iodelay_clk
    SLICE_X87Y80         FDSE                                         r  ddr2/ldc/soc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y80         FDSE (Prop_fdse_C_Q)         0.141     2.019 f  ddr2/ldc/soc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.229     2.248    ddr2/ldc/soc_reset_counter[0]
    SLICE_X87Y80         LUT1 (Prop_lut1_I0_O)        0.045     2.293 r  ddr2/ldc/soc_reset_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     2.293    ddr2/ldc/soc_reset_counter0[0]
    SLICE_X87Y80         FDSE                                         r  ddr2/ldc/soc_reset_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll1_clkout rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.919    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV_1/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/soc_s7pll1_clkout
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_3/O
                         net (fo=8, routed)           0.869     2.429    ddr2/ldc/iodelay_clk
    SLICE_X87Y80         FDSE                                         r  ddr2/ldc/soc_reset_counter_reg[0]/C
                         clock pessimism             -0.550     1.878    
    SLICE_X87Y80         FDSE (Hold_fdse_C_D)         0.091     1.969    ddr2/ldc/soc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.969    
                         arrival time                           2.293    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.497ns  (arrival time - required time)
  Source:                 ddr2/ldc/soc_reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by soc_s7pll1_clkout  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/soc_reset_counter_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by soc_s7pll1_clkout  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_s7pll1_clkout
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_s7pll1_clkout rise@0.000ns - soc_s7pll1_clkout rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.226ns (49.348%)  route 0.232ns (50.652%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.429ns
    Source Clock Delay      (SCD):    1.878ns
    Clock Pessimism Removal (CPR):    0.550ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll1_clkout rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.690    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV_1/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/soc_s7pll1_clkout
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_3/O
                         net (fo=8, routed)           0.599     1.878    ddr2/ldc/iodelay_clk
    SLICE_X87Y80         FDSE                                         r  ddr2/ldc/soc_reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y80         FDSE (Prop_fdse_C_Q)         0.128     2.006 r  ddr2/ldc/soc_reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.116     2.122    ddr2/ldc/soc_reset_counter[3]
    SLICE_X87Y80         LUT4 (Prop_lut4_I3_O)        0.098     2.220 r  ddr2/ldc/soc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.116     2.336    ddr2/ldc/soc_reset_counter[3]_i_1_n_0
    SLICE_X87Y80         FDSE                                         r  ddr2/ldc/soc_reset_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll1_clkout rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.919    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV_1/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/soc_s7pll1_clkout
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_3/O
                         net (fo=8, routed)           0.869     2.429    ddr2/ldc/iodelay_clk
    SLICE_X87Y80         FDSE                                         r  ddr2/ldc/soc_reset_counter_reg[0]/C
                         clock pessimism             -0.550     1.878    
    SLICE_X87Y80         FDSE (Hold_fdse_C_CE)       -0.039     1.839    ddr2/ldc/soc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.839    
                         arrival time                           2.336    
  -------------------------------------------------------------------
                         slack                                  0.497    

Slack (MET) :             0.497ns  (arrival time - required time)
  Source:                 ddr2/ldc/soc_reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by soc_s7pll1_clkout  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/soc_reset_counter_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by soc_s7pll1_clkout  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_s7pll1_clkout
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_s7pll1_clkout rise@0.000ns - soc_s7pll1_clkout rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.226ns (49.348%)  route 0.232ns (50.652%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.429ns
    Source Clock Delay      (SCD):    1.878ns
    Clock Pessimism Removal (CPR):    0.550ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll1_clkout rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.690    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV_1/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/soc_s7pll1_clkout
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_3/O
                         net (fo=8, routed)           0.599     1.878    ddr2/ldc/iodelay_clk
    SLICE_X87Y80         FDSE                                         r  ddr2/ldc/soc_reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y80         FDSE (Prop_fdse_C_Q)         0.128     2.006 r  ddr2/ldc/soc_reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.116     2.122    ddr2/ldc/soc_reset_counter[3]
    SLICE_X87Y80         LUT4 (Prop_lut4_I3_O)        0.098     2.220 r  ddr2/ldc/soc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.116     2.336    ddr2/ldc/soc_reset_counter[3]_i_1_n_0
    SLICE_X87Y80         FDSE                                         r  ddr2/ldc/soc_reset_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll1_clkout rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.919    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV_1/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/soc_s7pll1_clkout
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_3/O
                         net (fo=8, routed)           0.869     2.429    ddr2/ldc/iodelay_clk
    SLICE_X87Y80         FDSE                                         r  ddr2/ldc/soc_reset_counter_reg[1]/C
                         clock pessimism             -0.550     1.878    
    SLICE_X87Y80         FDSE (Hold_fdse_C_CE)       -0.039     1.839    ddr2/ldc/soc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.839    
                         arrival time                           2.336    
  -------------------------------------------------------------------
                         slack                                  0.497    

Slack (MET) :             0.497ns  (arrival time - required time)
  Source:                 ddr2/ldc/soc_reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by soc_s7pll1_clkout  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/soc_reset_counter_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by soc_s7pll1_clkout  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_s7pll1_clkout
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_s7pll1_clkout rise@0.000ns - soc_s7pll1_clkout rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.226ns (49.348%)  route 0.232ns (50.652%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.429ns
    Source Clock Delay      (SCD):    1.878ns
    Clock Pessimism Removal (CPR):    0.550ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll1_clkout rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.690    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV_1/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/soc_s7pll1_clkout
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_3/O
                         net (fo=8, routed)           0.599     1.878    ddr2/ldc/iodelay_clk
    SLICE_X87Y80         FDSE                                         r  ddr2/ldc/soc_reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y80         FDSE (Prop_fdse_C_Q)         0.128     2.006 r  ddr2/ldc/soc_reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.116     2.122    ddr2/ldc/soc_reset_counter[3]
    SLICE_X87Y80         LUT4 (Prop_lut4_I3_O)        0.098     2.220 r  ddr2/ldc/soc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.116     2.336    ddr2/ldc/soc_reset_counter[3]_i_1_n_0
    SLICE_X87Y80         FDSE                                         r  ddr2/ldc/soc_reset_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll1_clkout rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.919    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV_1/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/soc_s7pll1_clkout
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_3/O
                         net (fo=8, routed)           0.869     2.429    ddr2/ldc/iodelay_clk
    SLICE_X87Y80         FDSE                                         r  ddr2/ldc/soc_reset_counter_reg[2]/C
                         clock pessimism             -0.550     1.878    
    SLICE_X87Y80         FDSE (Hold_fdse_C_CE)       -0.039     1.839    ddr2/ldc/soc_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.839    
                         arrival time                           2.336    
  -------------------------------------------------------------------
                         slack                                  0.497    

Slack (MET) :             0.497ns  (arrival time - required time)
  Source:                 ddr2/ldc/soc_reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by soc_s7pll1_clkout  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/soc_reset_counter_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by soc_s7pll1_clkout  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_s7pll1_clkout
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_s7pll1_clkout rise@0.000ns - soc_s7pll1_clkout rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.226ns (49.348%)  route 0.232ns (50.652%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.429ns
    Source Clock Delay      (SCD):    1.878ns
    Clock Pessimism Removal (CPR):    0.550ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll1_clkout rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.690    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV_1/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/soc_s7pll1_clkout
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_3/O
                         net (fo=8, routed)           0.599     1.878    ddr2/ldc/iodelay_clk
    SLICE_X87Y80         FDSE                                         r  ddr2/ldc/soc_reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y80         FDSE (Prop_fdse_C_Q)         0.128     2.006 r  ddr2/ldc/soc_reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.116     2.122    ddr2/ldc/soc_reset_counter[3]
    SLICE_X87Y80         LUT4 (Prop_lut4_I3_O)        0.098     2.220 r  ddr2/ldc/soc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.116     2.336    ddr2/ldc/soc_reset_counter[3]_i_1_n_0
    SLICE_X87Y80         FDSE                                         r  ddr2/ldc/soc_reset_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll1_clkout rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.919    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV_1/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/soc_s7pll1_clkout
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_3/O
                         net (fo=8, routed)           0.869     2.429    ddr2/ldc/iodelay_clk
    SLICE_X87Y80         FDSE                                         r  ddr2/ldc/soc_reset_counter_reg[3]/C
                         clock pessimism             -0.550     1.878    
    SLICE_X87Y80         FDSE (Hold_fdse_C_CE)       -0.039     1.839    ddr2/ldc/soc_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.839    
                         arrival time                           2.336    
  -------------------------------------------------------------------
                         slack                                  0.497    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_s7pll1_clkout
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { ddr2/ldc/PLLE2_ADV_1/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            3.225         5.000       1.775      IDELAYCTRL_X1Y1  ddr2/ldc/IDELAYCTRL/REFCLK
Min Period        n/a     BUFG/I             n/a            2.155         5.000       2.845      BUFGCTRL_X0Y16   ddr2/ldc/BUFG_3/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y2   ddr2/ldc/PLLE2_ADV_1/CLKOUT0
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X88Y104    ddr2/ldc/FDPE_6/C
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X88Y104    ddr2/ldc/FDPE_7/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X86Y80     ddr2/ldc/soc_ic_reset_reg/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X87Y80     ddr2/ldc/soc_reset_counter_reg[0]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X87Y80     ddr2/ldc/soc_reset_counter_reg[1]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X87Y80     ddr2/ldc/soc_reset_counter_reg[2]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X87Y80     ddr2/ldc/soc_reset_counter_reg[3]/C
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y1  ddr2/ldc/IDELAYCTRL/REFCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       5.000       155.000    PLLE2_ADV_X1Y2   ddr2/ldc/PLLE2_ADV_1/CLKOUT0
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X88Y104    ddr2/ldc/FDPE_6/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X88Y104    ddr2/ldc/FDPE_7/C
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X88Y104    ddr2/ldc/FDPE_6/C
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X88Y104    ddr2/ldc/FDPE_7/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X86Y80     ddr2/ldc/soc_ic_reset_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X86Y80     ddr2/ldc/soc_ic_reset_reg/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X87Y80     ddr2/ldc/soc_reset_counter_reg[0]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X87Y80     ddr2/ldc/soc_reset_counter_reg[0]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X87Y80     ddr2/ldc/soc_reset_counter_reg[1]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X87Y80     ddr2/ldc/soc_reset_counter_reg[1]/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X88Y104    ddr2/ldc/FDPE_6/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X88Y104    ddr2/ldc/FDPE_7/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X86Y80     ddr2/ldc/soc_ic_reset_reg/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X87Y80     ddr2/ldc/soc_reset_counter_reg[0]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X87Y80     ddr2/ldc/soc_reset_counter_reg[1]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X87Y80     ddr2/ldc/soc_reset_counter_reg[2]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X87Y80     ddr2/ldc/soc_reset_counter_reg[3]/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X88Y104    ddr2/ldc/FDPE_6/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X88Y104    ddr2/ldc/FDPE_7/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X86Y80     ddr2/ldc/soc_ic_reset_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  vns_pll_fb0
  To Clock:  vns_pll_fb0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         vns_pll_fb0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ddr2/ldc/PLLE2_ADV/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  ddr2/ldc/PLLE2_ADV/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  ddr2/ldc/PLLE2_ADV/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y1  ddr2/ldc/PLLE2_ADV/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y1  ddr2/ldc/PLLE2_ADV/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  vns_pll_fb1
  To Clock:  vns_pll_fb1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         vns_pll_fb1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ddr2/ldc/PLLE2_ADV_1/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  ddr2/ldc/PLLE2_ADV_1/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  ddr2/ldc/PLLE2_ADV_1/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  ddr2/ldc/PLLE2_ADV_1/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y2  ddr2/ldc/PLLE2_ADV_1/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  tck_dmi
  To Clock:  tck_dmi

Setup :            0  Failing Endpoints,  Worst Slack       97.193ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.455ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             97.193ns  (required time - arrival time)
  Source:                 tap/dmi_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dmi rise@100.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        1.911ns  (logic 0.456ns (23.868%)  route 1.455ns (76.132%))
  Logic Levels:           0  
  Clock Path Skew:        -0.814ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.836ns = ( 103.836 - 100.000 ) 
    Source Clock Delay      (SCD):    5.252ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=32, routed)          5.252     5.252    tap/dmi_tck
    SLICE_X7Y5           FDRE                                         r  tap/dmi_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y5           FDRE (Prop_fdre_C_Q)         0.456     5.708 r  tap/dmi_reg[8]/Q
                         net (fo=1, routed)           1.455     7.163    tap/dmi[8]
    SLICE_X11Y5          FDRE                                         r  tap/dmi_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)  100.000   100.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000   100.000 r  tap/tap_dmi/TCK
                         net (fo=32, routed)          3.836   103.836    tap/dmi_tck
    SLICE_X11Y5          FDRE                                         r  tap/dmi_reg[7]/C
                         clock pessimism              0.602   104.438    
                         clock uncertainty           -0.035   104.403    
    SLICE_X11Y5          FDRE (Setup_fdre_C_D)       -0.047   104.356    tap/dmi_reg[7]
  -------------------------------------------------------------------
                         required time                        104.356    
                         arrival time                          -7.163    
  -------------------------------------------------------------------
                         slack                                 97.193    

Slack (MET) :             97.195ns  (required time - arrival time)
  Source:                 tap/dmi_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dmi rise@100.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        2.130ns  (logic 0.419ns (19.672%)  route 1.711ns (80.328%))
  Logic Levels:           0  
  Clock Path Skew:        -0.400ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.988ns = ( 103.988 - 100.000 ) 
    Source Clock Delay      (SCD):    5.014ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=32, routed)          5.014     5.014    tap/dmi_tck
    SLICE_X4Y6           FDRE                                         r  tap/dmi_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y6           FDRE (Prop_fdre_C_Q)         0.419     5.433 r  tap/dmi_reg[23]/Q
                         net (fo=1, routed)           1.711     7.144    tap/dmi[23]
    SLICE_X8Y6           FDRE                                         r  tap/dmi_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)  100.000   100.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000   100.000 r  tap/tap_dmi/TCK
                         net (fo=32, routed)          3.988   103.988    tap/dmi_tck
    SLICE_X8Y6           FDRE                                         r  tap/dmi_reg[22]/C
                         clock pessimism              0.626   104.614    
                         clock uncertainty           -0.035   104.579    
    SLICE_X8Y6           FDRE (Setup_fdre_C_D)       -0.240   104.339    tap/dmi_reg[22]
  -------------------------------------------------------------------
                         required time                        104.339    
                         arrival time                          -7.144    
  -------------------------------------------------------------------
                         slack                                 97.195    

Slack (MET) :             97.484ns  (required time - arrival time)
  Source:                 tap/dmi_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dmi rise@100.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        1.780ns  (logic 0.419ns (23.542%)  route 1.361ns (76.458%))
  Logic Levels:           0  
  Clock Path Skew:        -0.468ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.500ns = ( 103.500 - 100.000 ) 
    Source Clock Delay      (SCD):    4.491ns
    Clock Pessimism Removal (CPR):    0.524ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=32, routed)          4.491     4.491    tap/dmi_tck
    SLICE_X11Y5          FDRE                                         r  tap/dmi_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y5          FDRE (Prop_fdre_C_Q)         0.419     4.910 r  tap/dmi_reg[7]/Q
                         net (fo=1, routed)           1.361     6.271    tap/dmi[7]
    SLICE_X11Y9          FDSE                                         r  tap/dmi_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)  100.000   100.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000   100.000 r  tap/tap_dmi/TCK
                         net (fo=32, routed)          3.500   103.500    tap/dmi_tck
    SLICE_X11Y9          FDSE                                         r  tap/dmi_reg[6]/C
                         clock pessimism              0.524   104.024    
                         clock uncertainty           -0.035   103.988    
    SLICE_X11Y9          FDSE (Setup_fdse_C_D)       -0.233   103.755    tap/dmi_reg[6]
  -------------------------------------------------------------------
                         required time                        103.755    
                         arrival time                          -6.271    
  -------------------------------------------------------------------
                         slack                                 97.484    

Slack (MET) :             97.506ns  (required time - arrival time)
  Source:                 tap/dmi_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dmi rise@100.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        3.114ns  (logic 0.456ns (14.642%)  route 2.658ns (85.358%))
  Logic Levels:           0  
  Clock Path Skew:        0.702ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.592ns = ( 104.592 - 100.000 ) 
    Source Clock Delay      (SCD):    4.491ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=32, routed)          4.491     4.491    tap/dmi_tck
    SLICE_X11Y5          FDRE                                         r  tap/dmi_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y5          FDRE (Prop_fdre_C_Q)         0.456     4.947 r  tap/dmi_reg[31]/Q
                         net (fo=1, routed)           2.658     7.606    tap/dmi[31]
    SLICE_X4Y5           FDRE                                         r  tap/dmi_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)  100.000   100.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000   100.000 r  tap/tap_dmi/TCK
                         net (fo=32, routed)          4.592   104.592    tap/dmi_tck
    SLICE_X4Y5           FDRE                                         r  tap/dmi_reg[30]/C
                         clock pessimism              0.602   105.194    
                         clock uncertainty           -0.035   105.158    
    SLICE_X4Y5           FDRE (Setup_fdre_C_D)       -0.047   105.111    tap/dmi_reg[30]
  -------------------------------------------------------------------
                         required time                        105.111    
                         arrival time                          -7.606    
  -------------------------------------------------------------------
                         slack                                 97.506    

Slack (MET) :             97.592ns  (required time - arrival time)
  Source:                 tap/dmi_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dmi rise@100.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        2.155ns  (logic 0.419ns (19.445%)  route 1.736ns (80.555%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.297ns = ( 104.297 - 100.000 ) 
    Source Clock Delay      (SCD):    5.014ns
    Clock Pessimism Removal (CPR):    0.717ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=32, routed)          5.014     5.014    tap/dmi_tck
    SLICE_X4Y6           FDRE                                         r  tap/dmi_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y6           FDRE (Prop_fdre_C_Q)         0.419     5.433 r  tap/dmi_reg[26]/Q
                         net (fo=1, routed)           1.736     7.169    tap/dmi[26]
    SLICE_X4Y6           FDRE                                         r  tap/dmi_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)  100.000   100.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000   100.000 r  tap/tap_dmi/TCK
                         net (fo=32, routed)          4.297   104.297    tap/dmi_tck
    SLICE_X4Y6           FDRE                                         r  tap/dmi_reg[25]/C
                         clock pessimism              0.717   105.014    
                         clock uncertainty           -0.035   104.979    
    SLICE_X4Y6           FDRE (Setup_fdre_C_D)       -0.218   104.761    tap/dmi_reg[25]
  -------------------------------------------------------------------
                         required time                        104.761    
                         arrival time                          -7.169    
  -------------------------------------------------------------------
                         slack                                 97.592    

Slack (MET) :             97.665ns  (required time - arrival time)
  Source:                 tap/dmi_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dmi rise@100.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        1.765ns  (logic 0.456ns (25.830%)  route 1.309ns (74.170%))
  Logic Levels:           0  
  Clock Path Skew:        -0.468ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.500ns = ( 103.500 - 100.000 ) 
    Source Clock Delay      (SCD):    4.491ns
    Clock Pessimism Removal (CPR):    0.524ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=32, routed)          4.491     4.491    tap/dmi_tck
    SLICE_X11Y5          FDRE                                         r  tap/dmi_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y5          FDRE (Prop_fdre_C_Q)         0.456     4.947 r  tap/dmi_reg[1]/Q
                         net (fo=1, routed)           1.309     6.257    tap/dmi[1]
    SLICE_X11Y9          FDSE                                         r  tap/dmi_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)  100.000   100.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000   100.000 r  tap/tap_dmi/TCK
                         net (fo=32, routed)          3.500   103.500    tap/dmi_tck
    SLICE_X11Y9          FDSE                                         r  tap/dmi_reg[0]/C
                         clock pessimism              0.524   104.024    
                         clock uncertainty           -0.035   103.988    
    SLICE_X11Y9          FDSE (Setup_fdse_C_D)       -0.067   103.921    tap/dmi_reg[0]
  -------------------------------------------------------------------
                         required time                        103.921    
                         arrival time                          -6.257    
  -------------------------------------------------------------------
                         slack                                 97.665    

Slack (MET) :             97.667ns  (required time - arrival time)
  Source:                 tap/dmi_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dmi rise@100.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        1.831ns  (logic 0.456ns (24.905%)  route 1.375ns (75.095%))
  Logic Levels:           0  
  Clock Path Skew:        -0.362ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.297ns = ( 104.297 - 100.000 ) 
    Source Clock Delay      (SCD):    5.354ns
    Clock Pessimism Removal (CPR):    0.695ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=32, routed)          5.354     5.354    tap/dmi_tck
    SLICE_X4Y5           FDRE                                         r  tap/dmi_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y5           FDRE (Prop_fdre_C_Q)         0.456     5.810 r  tap/dmi_reg[12]/Q
                         net (fo=1, routed)           1.375     7.185    tap/dmi[12]
    SLICE_X4Y6           FDRE                                         r  tap/dmi_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)  100.000   100.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000   100.000 r  tap/tap_dmi/TCK
                         net (fo=32, routed)          4.297   104.297    tap/dmi_tck
    SLICE_X4Y6           FDRE                                         r  tap/dmi_reg[11]/C
                         clock pessimism              0.695   104.992    
                         clock uncertainty           -0.035   104.957    
    SLICE_X4Y6           FDRE (Setup_fdre_C_D)       -0.105   104.852    tap/dmi_reg[11]
  -------------------------------------------------------------------
                         required time                        104.852    
                         arrival time                          -7.185    
  -------------------------------------------------------------------
                         slack                                 97.667    

Slack (MET) :             97.744ns  (required time - arrival time)
  Source:                 tap/dmi_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dmi rise@100.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        2.139ns  (logic 0.456ns (21.314%)  route 1.683ns (78.686%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.500ns = ( 103.500 - 100.000 ) 
    Source Clock Delay      (SCD):    4.100ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=32, routed)          4.100     4.100    tap/dmi_tck
    SLICE_X11Y9          FDSE                                         r  tap/dmi_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y9          FDSE (Prop_fdse_C_Q)         0.456     4.556 r  tap/dmi_reg[5]/Q
                         net (fo=1, routed)           1.683     6.239    tap/dmi[5]
    SLICE_X11Y9          FDSE                                         r  tap/dmi_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)  100.000   100.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000   100.000 r  tap/tap_dmi/TCK
                         net (fo=32, routed)          3.500   103.500    tap/dmi_tck
    SLICE_X11Y9          FDSE                                         r  tap/dmi_reg[4]/C
                         clock pessimism              0.600   104.100    
                         clock uncertainty           -0.035   104.064    
    SLICE_X11Y9          FDSE (Setup_fdse_C_D)       -0.081   103.983    tap/dmi_reg[4]
  -------------------------------------------------------------------
                         required time                        103.983    
                         arrival time                          -6.239    
  -------------------------------------------------------------------
                         slack                                 97.744    

Slack (MET) :             97.818ns  (required time - arrival time)
  Source:                 tap/dmi_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dmi rise@100.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        1.745ns  (logic 0.456ns (26.134%)  route 1.289ns (73.866%))
  Logic Levels:           0  
  Clock Path Skew:        -0.362ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.297ns = ( 104.297 - 100.000 ) 
    Source Clock Delay      (SCD):    5.354ns
    Clock Pessimism Removal (CPR):    0.695ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=32, routed)          5.354     5.354    tap/dmi_tck
    SLICE_X4Y5           FDRE                                         r  tap/dmi_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y5           FDRE (Prop_fdre_C_Q)         0.456     5.810 r  tap/dmi_reg[27]/Q
                         net (fo=1, routed)           1.289     7.099    tap/dmi[27]
    SLICE_X4Y6           FDRE                                         r  tap/dmi_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)  100.000   100.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000   100.000 r  tap/tap_dmi/TCK
                         net (fo=32, routed)          4.297   104.297    tap/dmi_tck
    SLICE_X4Y6           FDRE                                         r  tap/dmi_reg[26]/C
                         clock pessimism              0.695   104.992    
                         clock uncertainty           -0.035   104.957    
    SLICE_X4Y6           FDRE (Setup_fdre_C_D)       -0.040   104.917    tap/dmi_reg[26]
  -------------------------------------------------------------------
                         required time                        104.917    
                         arrival time                          -7.099    
  -------------------------------------------------------------------
                         slack                                 97.818    

Slack (MET) :             97.878ns  (required time - arrival time)
  Source:                 tap/dmi_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dmi rise@100.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        1.867ns  (logic 0.419ns (22.438%)  route 1.448ns (77.562%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.297ns = ( 104.297 - 100.000 ) 
    Source Clock Delay      (SCD):    5.014ns
    Clock Pessimism Removal (CPR):    0.717ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=32, routed)          5.014     5.014    tap/dmi_tck
    SLICE_X4Y6           FDRE                                         r  tap/dmi_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y6           FDRE (Prop_fdre_C_Q)         0.419     5.433 r  tap/dmi_reg[24]/Q
                         net (fo=1, routed)           1.448     6.881    tap/dmi[24]
    SLICE_X4Y6           FDRE                                         r  tap/dmi_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)  100.000   100.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000   100.000 r  tap/tap_dmi/TCK
                         net (fo=32, routed)          4.297   104.297    tap/dmi_tck
    SLICE_X4Y6           FDRE                                         r  tap/dmi_reg[23]/C
                         clock pessimism              0.717   105.014    
                         clock uncertainty           -0.035   104.979    
    SLICE_X4Y6           FDRE (Setup_fdre_C_D)       -0.219   104.760    tap/dmi_reg[23]
  -------------------------------------------------------------------
                         required time                        104.760    
                         arrival time                          -6.881    
  -------------------------------------------------------------------
                         slack                                 97.878    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.455ns  (arrival time - required time)
  Source:                 tap/dmi_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dmi rise@0.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        0.771ns  (logic 0.141ns (18.276%)  route 0.630ns (81.724%))
  Logic Levels:           0  
  Clock Path Skew:        0.245ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.320ns
    Source Clock Delay      (SCD):    1.841ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=32, routed)          1.841     1.841    tap/dmi_tck
    SLICE_X11Y9          FDSE                                         r  tap/dmi_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y9          FDSE (Prop_fdse_C_Q)         0.141     1.982 r  tap/dmi_reg[4]/Q
                         net (fo=1, routed)           0.630     2.612    tap/dmi[4]
    SLICE_X11Y5          FDRE                                         r  tap/dmi_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=32, routed)          2.320     2.320    tap/dmi_tck
    SLICE_X11Y5          FDRE                                         r  tap/dmi_reg[3]/C
                         clock pessimism             -0.235     2.085    
    SLICE_X11Y5          FDRE (Hold_fdre_C_D)         0.072     2.157    tap/dmi_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.157    
                         arrival time                           2.612    
  -------------------------------------------------------------------
                         slack                                  0.455    

Slack (MET) :             0.483ns  (arrival time - required time)
  Source:                 tap/dmi_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dmi rise@0.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        0.775ns  (logic 0.164ns (21.154%)  route 0.611ns (78.846%))
  Logic Levels:           0  
  Clock Path Skew:        0.246ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.622ns
    Source Clock Delay      (SCD):    2.098ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=32, routed)          2.098     2.098    tap/dmi_tck
    SLICE_X8Y6           FDRE                                         r  tap/dmi_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y6           FDRE (Prop_fdre_C_Q)         0.164     2.262 r  tap/dmi_reg[21]/Q
                         net (fo=1, routed)           0.611     2.874    tap/dmi[21]
    SLICE_X4Y6           FDRE                                         r  tap/dmi_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=32, routed)          2.622     2.622    tap/dmi_tck
    SLICE_X4Y6           FDRE                                         r  tap/dmi_reg[20]/C
                         clock pessimism             -0.278     2.344    
    SLICE_X4Y6           FDRE (Hold_fdre_C_D)         0.047     2.391    tap/dmi_reg[20]
  -------------------------------------------------------------------
                         required time                         -2.391    
                         arrival time                           2.874    
  -------------------------------------------------------------------
                         slack                                  0.483    

Slack (MET) :             0.509ns  (arrival time - required time)
  Source:                 tap/dmi_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dmi rise@0.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        0.757ns  (logic 0.141ns (18.627%)  route 0.616ns (81.372%))
  Logic Levels:           0  
  Clock Path Skew:        0.177ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.786ns
    Source Clock Delay      (SCD):    2.302ns
    Clock Pessimism Removal (CPR):    0.307ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=32, routed)          2.302     2.302    tap/dmi_tck
    SLICE_X4Y6           FDRE                                         r  tap/dmi_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y6           FDRE (Prop_fdre_C_Q)         0.141     2.443 r  tap/dmi_reg[19]/Q
                         net (fo=1, routed)           0.616     3.059    tap/dmi[19]
    SLICE_X5Y5           FDRE                                         r  tap/dmi_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=32, routed)          2.786     2.786    tap/dmi_tck
    SLICE_X5Y5           FDRE                                         r  tap/dmi_reg[18]/C
                         clock pessimism             -0.307     2.479    
    SLICE_X5Y5           FDRE (Hold_fdre_C_D)         0.071     2.550    tap/dmi_reg[18]
  -------------------------------------------------------------------
                         required time                         -2.550    
                         arrival time                           3.059    
  -------------------------------------------------------------------
                         slack                                  0.509    

Slack (MET) :             0.527ns  (arrival time - required time)
  Source:                 tap/dmi_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dmi rise@0.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        0.588ns  (logic 0.141ns (23.968%)  route 0.447ns (76.031%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.320ns
    Source Clock Delay      (SCD):    2.027ns
    Clock Pessimism Removal (CPR):    0.293ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=32, routed)          2.027     2.027    tap/dmi_tck
    SLICE_X11Y5          FDRE                                         r  tap/dmi_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y5          FDRE (Prop_fdre_C_Q)         0.141     2.168 r  tap/dmi_reg[2]/Q
                         net (fo=1, routed)           0.447     2.616    tap/dmi[2]
    SLICE_X11Y5          FDRE                                         r  tap/dmi_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=32, routed)          2.320     2.320    tap/dmi_tck
    SLICE_X11Y5          FDRE                                         r  tap/dmi_reg[1]/C
                         clock pessimism             -0.293     2.027    
    SLICE_X11Y5          FDRE (Hold_fdre_C_D)         0.061     2.088    tap/dmi_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.088    
                         arrival time                           2.616    
  -------------------------------------------------------------------
                         slack                                  0.527    

Slack (MET) :             0.557ns  (arrival time - required time)
  Source:                 tap/dmi_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dmi rise@0.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        0.575ns  (logic 0.128ns (22.266%)  route 0.447ns (77.734%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.786ns
    Source Clock Delay      (SCD):    2.450ns
    Clock Pessimism Removal (CPR):    0.336ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=32, routed)          2.450     2.450    tap/dmi_tck
    SLICE_X5Y5           FDRE                                         r  tap/dmi_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y5           FDRE (Prop_fdre_C_Q)         0.128     2.578 r  tap/dmi_reg[17]/Q
                         net (fo=1, routed)           0.447     3.025    tap/dmi[17]
    SLICE_X5Y5           FDRE                                         r  tap/dmi_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=32, routed)          2.786     2.786    tap/dmi_tck
    SLICE_X5Y5           FDRE                                         r  tap/dmi_reg[16]/C
                         clock pessimism             -0.336     2.450    
    SLICE_X5Y5           FDRE (Hold_fdre_C_D)         0.018     2.468    tap/dmi_reg[16]
  -------------------------------------------------------------------
                         required time                         -2.468    
                         arrival time                           3.025    
  -------------------------------------------------------------------
                         slack                                  0.557    

Slack (MET) :             0.570ns  (arrival time - required time)
  Source:                 tap/dmi_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dmi rise@0.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        0.631ns  (logic 0.141ns (22.332%)  route 0.490ns (77.668%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.622ns
    Source Clock Delay      (SCD):    2.302ns
    Clock Pessimism Removal (CPR):    0.320ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=32, routed)          2.302     2.302    tap/dmi_tck
    SLICE_X4Y6           FDRE                                         r  tap/dmi_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y6           FDRE (Prop_fdre_C_Q)         0.141     2.443 r  tap/dmi_reg[11]/Q
                         net (fo=1, routed)           0.490     2.933    tap/dmi[11]
    SLICE_X4Y6           FDRE                                         r  tap/dmi_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=32, routed)          2.622     2.622    tap/dmi_tck
    SLICE_X4Y6           FDRE                                         r  tap/dmi_reg[10]/C
                         clock pessimism             -0.320     2.302    
    SLICE_X4Y6           FDRE (Hold_fdre_C_D)         0.061     2.363    tap/dmi_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.363    
                         arrival time                           2.933    
  -------------------------------------------------------------------
                         slack                                  0.570    

Slack (MET) :             0.595ns  (arrival time - required time)
  Source:                 tap/dmi_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dmi rise@0.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        0.665ns  (logic 0.141ns (21.192%)  route 0.524ns (78.808%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.786ns
    Source Clock Delay      (SCD):    2.450ns
    Clock Pessimism Removal (CPR):    0.336ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=32, routed)          2.450     2.450    tap/dmi_tck
    SLICE_X4Y5           FDRE                                         r  tap/dmi_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y5           FDRE (Prop_fdre_C_Q)         0.141     2.591 r  tap/dmi_reg[29]/Q
                         net (fo=1, routed)           0.524     3.115    tap/dmi[29]
    SLICE_X4Y5           FDRE                                         r  tap/dmi_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=32, routed)          2.786     2.786    tap/dmi_tck
    SLICE_X4Y5           FDRE                                         r  tap/dmi_reg[28]/C
                         clock pessimism             -0.336     2.450    
    SLICE_X4Y5           FDRE (Hold_fdre_C_D)         0.070     2.520    tap/dmi_reg[28]
  -------------------------------------------------------------------
                         required time                         -2.520    
                         arrival time                           3.115    
  -------------------------------------------------------------------
                         slack                                  0.595    

Slack (MET) :             0.628ns  (arrival time - required time)
  Source:                 tap/dmi_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dmi rise@0.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        0.689ns  (logic 0.141ns (20.462%)  route 0.548ns (79.538%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.786ns
    Source Clock Delay      (SCD):    2.450ns
    Clock Pessimism Removal (CPR):    0.336ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=32, routed)          2.450     2.450    tap/dmi_tck
    SLICE_X5Y5           FDRE                                         r  tap/dmi_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y5           FDRE (Prop_fdre_C_Q)         0.141     2.591 r  tap/dmi_reg[15]/Q
                         net (fo=1, routed)           0.548     3.139    tap/dmi[15]
    SLICE_X5Y5           FDRE                                         r  tap/dmi_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=32, routed)          2.786     2.786    tap/dmi_tck
    SLICE_X5Y5           FDRE                                         r  tap/dmi_reg[14]/C
                         clock pessimism             -0.336     2.450    
    SLICE_X5Y5           FDRE (Hold_fdre_C_D)         0.061     2.511    tap/dmi_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.511    
                         arrival time                           3.139    
  -------------------------------------------------------------------
                         slack                                  0.628    

Slack (MET) :             0.632ns  (arrival time - required time)
  Source:                 tap/dmi_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dmi rise@0.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        0.702ns  (logic 0.141ns (20.091%)  route 0.561ns (79.909%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.109ns
    Source Clock Delay      (SCD):    1.841ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=32, routed)          1.841     1.841    tap/dmi_tck
    SLICE_X11Y9          FDSE                                         r  tap/dmi_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y9          FDSE (Prop_fdse_C_Q)         0.141     1.982 r  tap/dmi_reg[6]/Q
                         net (fo=1, routed)           0.561     2.542    tap/dmi[6]
    SLICE_X11Y9          FDSE                                         r  tap/dmi_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=32, routed)          2.109     2.109    tap/dmi_tck
    SLICE_X11Y9          FDSE                                         r  tap/dmi_reg[5]/C
                         clock pessimism             -0.268     1.841    
    SLICE_X11Y9          FDSE (Hold_fdse_C_D)         0.070     1.911    tap/dmi_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.911    
                         arrival time                           2.542    
  -------------------------------------------------------------------
                         slack                                  0.632    

Slack (MET) :             0.635ns  (arrival time - required time)
  Source:                 tap/dmi_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dmi rise@0.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        0.653ns  (logic 0.128ns (19.600%)  route 0.525ns (80.400%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.622ns
    Source Clock Delay      (SCD):    2.302ns
    Clock Pessimism Removal (CPR):    0.320ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=32, routed)          2.302     2.302    tap/dmi_tck
    SLICE_X4Y6           FDRE                                         r  tap/dmi_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y6           FDRE (Prop_fdre_C_Q)         0.128     2.430 r  tap/dmi_reg[25]/Q
                         net (fo=1, routed)           0.525     2.955    tap/dmi[25]
    SLICE_X4Y6           FDRE                                         r  tap/dmi_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=32, routed)          2.622     2.622    tap/dmi_tck
    SLICE_X4Y6           FDRE                                         r  tap/dmi_reg[24]/C
                         clock pessimism             -0.320     2.302    
    SLICE_X4Y6           FDRE (Hold_fdre_C_D)         0.018     2.320    tap/dmi_reg[24]
  -------------------------------------------------------------------
                         required time                         -2.320    
                         arrival time                           2.955    
  -------------------------------------------------------------------
                         slack                                  0.635    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         tck_dmi
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { tap/tap_dmi/TCK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location     Pin
Min Period        n/a     FDSE/C   n/a            1.000         100.000     99.000     SLICE_X11Y9  tap/dmi_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X4Y6   tap/dmi_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X4Y6   tap/dmi_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X4Y5   tap/dmi_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X5Y5   tap/dmi_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X5Y5   tap/dmi_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X5Y5   tap/dmi_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X5Y5   tap/dmi_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X5Y5   tap/dmi_reg[17]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X5Y5   tap/dmi_reg[18]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         50.000      49.500     SLICE_X11Y9  tap/dmi_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X8Y6   tap/dmi_reg[21]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X8Y6   tap/dmi_reg[21]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X8Y6   tap/dmi_reg[22]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X8Y6   tap/dmi_reg[22]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         50.000      49.500     SLICE_X11Y9  tap/dmi_reg[4]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         50.000      49.500     SLICE_X11Y9  tap/dmi_reg[5]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         50.000      49.500     SLICE_X11Y9  tap/dmi_reg[6]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         50.000      49.500     SLICE_X11Y9  tap/dmi_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X4Y6   tap/dmi_reg[10]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         50.000      49.500     SLICE_X11Y9  tap/dmi_reg[0]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         50.000      49.500     SLICE_X11Y9  tap/dmi_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X4Y6   tap/dmi_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X4Y6   tap/dmi_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X4Y6   tap/dmi_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X4Y6   tap/dmi_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X4Y5   tap/dmi_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X4Y5   tap/dmi_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X5Y5   tap/dmi_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X5Y5   tap/dmi_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  tck_dtmcs
  To Clock:  tck_dtmcs

Setup :            0  Failing Endpoints,  Worst Slack       95.601ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.202ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             95.601ns  (required time - arrival time)
  Source:                 tap/dtmcs_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dtmcs rise@100.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        1.978ns  (logic 0.419ns (21.186%)  route 1.559ns (78.814%))
  Logic Levels:           0  
  Clock Path Skew:        -2.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.025ns = ( 102.025 - 100.000 ) 
    Source Clock Delay      (SCD):    4.446ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=82, routed)          4.446     4.446    tap/dtmcs_tck
    SLICE_X51Y131        FDRE                                         r  tap/dtmcs_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y131        FDRE (Prop_fdre_C_Q)         0.419     4.865 r  tap/dtmcs_reg[2]/Q
                         net (fo=2, routed)           1.559     6.424    tap/dtmcs[2]
    SLICE_X33Y123        FDRE                                         r  tap/dtmcs_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=82, routed)          2.025   102.025    tap/dtmcs_tck
    SLICE_X33Y123        FDRE                                         r  tap/dtmcs_reg[1]/C
                         clock pessimism              0.312   102.337    
                         clock uncertainty           -0.035   102.302    
    SLICE_X33Y123        FDRE (Setup_fdre_C_D)       -0.277   102.025    tap/dtmcs_reg[1]
  -------------------------------------------------------------------
                         required time                        102.025    
                         arrival time                          -6.424    
  -------------------------------------------------------------------
                         slack                                 95.601    

Slack (MET) :             96.612ns  (required time - arrival time)
  Source:                 tap/dtmcs_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dtmcs rise@100.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        3.058ns  (logic 0.744ns (24.327%)  route 2.314ns (75.673%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.369ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.509ns = ( 103.509 - 100.000 ) 
    Source Clock Delay      (SCD):    4.446ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=82, routed)          4.446     4.446    tap/dtmcs_tck
    SLICE_X51Y131        FDRE                                         r  tap/dtmcs_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y131        FDRE (Prop_fdre_C_Q)         0.419     4.865 r  tap/dtmcs_reg[21]/Q
                         net (fo=2, routed)           2.314     7.179    tap/dtmcs[21]
    SLICE_X49Y131        LUT3 (Prop_lut3_I2_O)        0.325     7.504 r  tap/dtmcs[20]_i_1/O
                         net (fo=1, routed)           0.000     7.504    tap/dtmcs[20]_i_1_n_0
    SLICE_X49Y131        FDRE                                         r  tap/dtmcs_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=82, routed)          3.509   103.509    tap/dtmcs_tck
    SLICE_X49Y131        FDRE                                         r  tap/dtmcs_reg[20]/C
                         clock pessimism              0.568   104.077    
                         clock uncertainty           -0.035   104.041    
    SLICE_X49Y131        FDRE (Setup_fdre_C_D)        0.075   104.116    tap/dtmcs_reg[20]
  -------------------------------------------------------------------
                         required time                        104.116    
                         arrival time                          -7.504    
  -------------------------------------------------------------------
                         slack                                 96.612    

Slack (MET) :             97.092ns  (required time - arrival time)
  Source:                 tap/dtmcs_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dtmcs rise@100.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        2.952ns  (logic 0.779ns (26.388%)  route 2.173ns (73.612%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.615ns = ( 103.615 - 100.000 ) 
    Source Clock Delay      (SCD):    4.254ns
    Clock Pessimism Removal (CPR):    0.639ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=82, routed)          4.254     4.254    tap/dtmcs_tck
    SLICE_X54Y132        FDRE                                         r  tap/dtmcs_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y132        FDRE (Prop_fdre_C_Q)         0.478     4.732 r  tap/dtmcs_reg[28]/Q
                         net (fo=2, routed)           2.173     6.905    tap/dtmcs[28]
    SLICE_X54Y132        LUT3 (Prop_lut3_I2_O)        0.301     7.206 r  tap/dtmcs[27]_i_1/O
                         net (fo=1, routed)           0.000     7.206    tap/dtmcs[27]_i_1_n_0
    SLICE_X54Y132        FDRE                                         r  tap/dtmcs_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=82, routed)          3.615   103.615    tap/dtmcs_tck
    SLICE_X54Y132        FDRE                                         r  tap/dtmcs_reg[27]/C
                         clock pessimism              0.639   104.254    
                         clock uncertainty           -0.035   104.219    
    SLICE_X54Y132        FDRE (Setup_fdre_C_D)        0.079   104.298    tap/dtmcs_reg[27]
  -------------------------------------------------------------------
                         required time                        104.298    
                         arrival time                          -7.206    
  -------------------------------------------------------------------
                         slack                                 97.092    

Slack (MET) :             97.118ns  (required time - arrival time)
  Source:                 tap/dtmcs_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_r_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dtmcs rise@100.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        2.318ns  (logic 0.456ns (19.669%)  route 1.862ns (80.331%))
  Logic Levels:           0  
  Clock Path Skew:        -0.424ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.233ns = ( 103.233 - 100.000 ) 
    Source Clock Delay      (SCD):    4.130ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=82, routed)          4.130     4.130    tap/dtmcs_tck
    SLICE_X49Y131        FDRE                                         r  tap/dtmcs_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y131        FDRE (Prop_fdre_C_Q)         0.456     4.586 r  tap/dtmcs_reg[10]/Q
                         net (fo=2, routed)           1.862     6.448    tap/dtmcs[10]
    SLICE_X49Y132        FDRE                                         r  tap/dtmcs_r_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=82, routed)          3.233   103.233    tap/dtmcs_tck
    SLICE_X49Y132        FDRE                                         r  tap/dtmcs_r_reg[10]/C
                         clock pessimism              0.473   103.706    
                         clock uncertainty           -0.035   103.671    
    SLICE_X49Y132        FDRE (Setup_fdre_C_D)       -0.105   103.566    tap/dtmcs_r_reg[10]
  -------------------------------------------------------------------
                         required time                        103.566    
                         arrival time                          -6.448    
  -------------------------------------------------------------------
                         slack                                 97.118    

Slack (MET) :             97.276ns  (required time - arrival time)
  Source:                 tap/dtmcs_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dtmcs rise@100.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        1.129ns  (logic 0.419ns (37.110%)  route 0.710ns (62.890%))
  Logic Levels:           0  
  Clock Path Skew:        -1.321ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns = ( 102.698 - 100.000 ) 
    Source Clock Delay      (SCD):    4.446ns
    Clock Pessimism Removal (CPR):    0.427ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=82, routed)          4.446     4.446    tap/dtmcs_tck
    SLICE_X51Y131        FDRE                                         r  tap/dtmcs_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y131        FDRE (Prop_fdre_C_Q)         0.419     4.865 r  tap/dtmcs_reg[2]/Q
                         net (fo=2, routed)           0.710     5.575    tap/dtmcs[2]
    SLICE_X45Y126        FDRE                                         r  tap/dtmcs_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=82, routed)          2.698   102.698    tap/dtmcs_tck
    SLICE_X45Y126        FDRE                                         r  tap/dtmcs_r_reg[2]/C
                         clock pessimism              0.427   103.125    
                         clock uncertainty           -0.035   103.090    
    SLICE_X45Y126        FDRE (Setup_fdre_C_D)       -0.239   102.851    tap/dtmcs_r_reg[2]
  -------------------------------------------------------------------
                         required time                        102.851    
                         arrival time                          -5.575    
  -------------------------------------------------------------------
                         slack                                 97.276    

Slack (MET) :             97.283ns  (required time - arrival time)
  Source:                 tap/dtmcs_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_r_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dtmcs rise@100.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        2.196ns  (logic 0.456ns (20.768%)  route 1.740ns (79.232%))
  Logic Levels:           0  
  Clock Path Skew:        -0.424ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.233ns = ( 103.233 - 100.000 ) 
    Source Clock Delay      (SCD):    4.130ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=82, routed)          4.130     4.130    tap/dtmcs_tck
    SLICE_X49Y131        FDRE                                         r  tap/dtmcs_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y131        FDRE (Prop_fdre_C_Q)         0.456     4.586 r  tap/dtmcs_reg[7]/Q
                         net (fo=2, routed)           1.740     6.325    tap/dtmcs[7]
    SLICE_X49Y132        FDRE                                         r  tap/dtmcs_r_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=82, routed)          3.233   103.233    tap/dtmcs_tck
    SLICE_X49Y132        FDRE                                         r  tap/dtmcs_r_reg[7]/C
                         clock pessimism              0.473   103.706    
                         clock uncertainty           -0.035   103.671    
    SLICE_X49Y132        FDRE (Setup_fdre_C_D)       -0.062   103.609    tap/dtmcs_r_reg[7]
  -------------------------------------------------------------------
                         required time                        103.609    
                         arrival time                          -6.325    
  -------------------------------------------------------------------
                         slack                                 97.283    

Slack (MET) :             97.424ns  (required time - arrival time)
  Source:                 tap/dtmcs_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dtmcs rise@100.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        2.616ns  (logic 0.608ns (23.243%)  route 2.008ns (76.757%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.778ns = ( 103.778 - 100.000 ) 
    Source Clock Delay      (SCD):    4.446ns
    Clock Pessimism Removal (CPR):    0.668ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=82, routed)          4.446     4.446    tap/dtmcs_tck
    SLICE_X51Y131        FDRE                                         r  tap/dtmcs_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y131        FDRE (Prop_fdre_C_Q)         0.456     4.902 r  tap/dtmcs_reg[13]/Q
                         net (fo=2, routed)           2.008     6.910    tap/dtmcs[13]
    SLICE_X51Y131        LUT3 (Prop_lut3_I2_O)        0.152     7.062 r  tap/dtmcs[12]_i_1/O
                         net (fo=1, routed)           0.000     7.062    tap/dtmcs[12]_i_1_n_0
    SLICE_X51Y131        FDRE                                         r  tap/dtmcs_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=82, routed)          3.778   103.778    tap/dtmcs_tck
    SLICE_X51Y131        FDRE                                         r  tap/dtmcs_reg[12]/C
                         clock pessimism              0.668   104.446    
                         clock uncertainty           -0.035   104.411    
    SLICE_X51Y131        FDRE (Setup_fdre_C_D)        0.075   104.486    tap/dtmcs_reg[12]
  -------------------------------------------------------------------
                         required time                        104.486    
                         arrival time                          -7.062    
  -------------------------------------------------------------------
                         slack                                 97.424    

Slack (MET) :             97.439ns  (required time - arrival time)
  Source:                 tap/dtmcs_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_r_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dtmcs rise@100.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        1.680ns  (logic 0.456ns (27.139%)  route 1.224ns (72.861%))
  Logic Levels:           0  
  Clock Path Skew:        -0.740ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.233ns = ( 103.233 - 100.000 ) 
    Source Clock Delay      (SCD):    4.446ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=82, routed)          4.446     4.446    tap/dtmcs_tck
    SLICE_X51Y131        FDRE                                         r  tap/dtmcs_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y131        FDRE (Prop_fdre_C_Q)         0.456     4.902 r  tap/dtmcs_reg[11]/Q
                         net (fo=2, routed)           1.224     6.126    tap/dtmcs[11]
    SLICE_X49Y132        FDRE                                         r  tap/dtmcs_r_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=82, routed)          3.233   103.233    tap/dtmcs_tck
    SLICE_X49Y132        FDRE                                         r  tap/dtmcs_r_reg[11]/C
                         clock pessimism              0.473   103.706    
                         clock uncertainty           -0.035   103.671    
    SLICE_X49Y132        FDRE (Setup_fdre_C_D)       -0.105   103.566    tap/dtmcs_r_reg[11]
  -------------------------------------------------------------------
                         required time                        103.566    
                         arrival time                          -6.126    
  -------------------------------------------------------------------
                         slack                                 97.439    

Slack (MET) :             97.445ns  (required time - arrival time)
  Source:                 tap/dtmcs_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dtmcs rise@100.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        2.420ns  (logic 0.606ns (25.042%)  route 1.814ns (74.958%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.615ns = ( 103.615 - 100.000 ) 
    Source Clock Delay      (SCD):    4.306ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=82, routed)          4.306     4.306    tap/dtmcs_tck
    SLICE_X51Y132        FDRE                                         r  tap/dtmcs_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y132        FDRE (Prop_fdre_C_Q)         0.456     4.762 r  tap/dtmcs_reg[30]/Q
                         net (fo=2, routed)           1.814     6.576    tap/dtmcs[30]
    SLICE_X54Y132        LUT3 (Prop_lut3_I2_O)        0.150     6.726 r  tap/dtmcs[29]_i_1/O
                         net (fo=1, routed)           0.000     6.726    tap/dtmcs[29]_i_1_n_0
    SLICE_X54Y132        FDRE                                         r  tap/dtmcs_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=82, routed)          3.615   103.615    tap/dtmcs_tck
    SLICE_X54Y132        FDRE                                         r  tap/dtmcs_reg[29]/C
                         clock pessimism              0.473   104.088    
                         clock uncertainty           -0.035   104.053    
    SLICE_X54Y132        FDRE (Setup_fdre_C_D)        0.118   104.171    tap/dtmcs_reg[29]
  -------------------------------------------------------------------
                         required time                        104.171    
                         arrival time                          -6.726    
  -------------------------------------------------------------------
                         slack                                 97.445    

Slack (MET) :             97.462ns  (required time - arrival time)
  Source:                 tap/dtmcs_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dtmcs rise@100.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        2.631ns  (logic 0.715ns (27.177%)  route 1.916ns (72.823%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.661ns = ( 103.661 - 100.000 ) 
    Source Clock Delay      (SCD):    4.130ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=82, routed)          4.130     4.130    tap/dtmcs_tck
    SLICE_X49Y131        FDRE                                         r  tap/dtmcs_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y131        FDRE (Prop_fdre_C_Q)         0.419     4.549 r  tap/dtmcs_reg[20]/Q
                         net (fo=2, routed)           1.916     6.465    tap/dtmcs[20]
    SLICE_X51Y132        LUT3 (Prop_lut3_I2_O)        0.296     6.761 r  tap/dtmcs[19]_i_1/O
                         net (fo=1, routed)           0.000     6.761    tap/dtmcs[19]_i_1_n_0
    SLICE_X51Y132        FDRE                                         r  tap/dtmcs_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=82, routed)          3.661   103.661    tap/dtmcs_tck
    SLICE_X51Y132        FDRE                                         r  tap/dtmcs_reg[19]/C
                         clock pessimism              0.568   104.229    
                         clock uncertainty           -0.035   104.194    
    SLICE_X51Y132        FDRE (Setup_fdre_C_D)        0.029   104.223    tap/dtmcs_reg[19]
  -------------------------------------------------------------------
                         required time                        104.223    
                         arrival time                          -6.761    
  -------------------------------------------------------------------
                         slack                                 97.462    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 tap/dtmcs_reg[40]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_r_reg[40]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        0.722ns  (logic 0.141ns (19.533%)  route 0.581ns (80.467%))
  Logic Levels:           0  
  Clock Path Skew:        0.449ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.546ns
    Source Clock Delay      (SCD):    0.961ns
    Clock Pessimism Removal (CPR):    0.135ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=82, routed)          0.961     0.961    tap/dtmcs_tck
    SLICE_X33Y123        FDRE                                         r  tap/dtmcs_reg[40]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y123        FDRE (Prop_fdre_C_Q)         0.141     1.102 r  tap/dtmcs_reg[40]/Q
                         net (fo=2, routed)           0.581     1.683    tap/dtmcs[40]
    SLICE_X40Y127        FDRE                                         r  tap/dtmcs_r_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=82, routed)          1.546     1.546    tap/dtmcs_tck
    SLICE_X40Y127        FDRE                                         r  tap/dtmcs_r_reg[40]/C
                         clock pessimism             -0.135     1.411    
    SLICE_X40Y127        FDRE (Hold_fdre_C_D)         0.070     1.481    tap/dtmcs_r_reg[40]
  -------------------------------------------------------------------
                         required time                         -1.481    
                         arrival time                           1.683    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 tap/dtmcs_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        0.548ns  (logic 0.209ns (38.108%)  route 0.339ns (61.892%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.161ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.136ns
    Source Clock Delay      (SCD):    1.770ns
    Clock Pessimism Removal (CPR):    0.205ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=82, routed)          1.770     1.770    tap/dtmcs_tck
    SLICE_X54Y132        FDRE                                         r  tap/dtmcs_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y132        FDRE (Prop_fdre_C_Q)         0.164     1.934 r  tap/dtmcs_reg[22]/Q
                         net (fo=2, routed)           0.339     2.274    tap/dtmcs[22]
    SLICE_X51Y131        LUT3 (Prop_lut3_I2_O)        0.045     2.319 r  tap/dtmcs[21]_i_1/O
                         net (fo=1, routed)           0.000     2.319    tap/dtmcs[21]_i_1_n_0
    SLICE_X51Y131        FDRE                                         r  tap/dtmcs_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=82, routed)          2.136     2.136    tap/dtmcs_tck
    SLICE_X51Y131        FDRE                                         r  tap/dtmcs_reg[21]/C
                         clock pessimism             -0.205     1.931    
    SLICE_X51Y131        FDRE (Hold_fdre_C_D)         0.107     2.038    tap/dtmcs_reg[21]
  -------------------------------------------------------------------
                         required time                         -2.038    
                         arrival time                           2.319    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 tap/dtmcs_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        0.572ns  (logic 0.186ns (32.515%)  route 0.386ns (67.485%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.165ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.136ns
    Source Clock Delay      (SCD):    1.730ns
    Clock Pessimism Removal (CPR):    0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=82, routed)          1.730     1.730    tap/dtmcs_tck
    SLICE_X49Y131        FDRE                                         r  tap/dtmcs_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y131        FDRE (Prop_fdre_C_Q)         0.141     1.871 r  tap/dtmcs_reg[14]/Q
                         net (fo=2, routed)           0.386     2.257    tap/dtmcs[14]
    SLICE_X51Y131        LUT3 (Prop_lut3_I2_O)        0.045     2.302 r  tap/dtmcs[13]_i_1/O
                         net (fo=1, routed)           0.000     2.302    tap/dtmcs[13]_i_1_n_0
    SLICE_X51Y131        FDRE                                         r  tap/dtmcs_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=82, routed)          2.136     2.136    tap/dtmcs_tck
    SLICE_X51Y131        FDRE                                         r  tap/dtmcs_reg[13]/C
                         clock pessimism             -0.241     1.895    
    SLICE_X51Y131        FDRE (Hold_fdre_C_D)         0.092     1.987    tap/dtmcs_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.987    
                         arrival time                           2.302    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.343ns  (arrival time - required time)
  Source:                 tap/dtmcs_reg[40]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        0.694ns  (logic 0.141ns (20.312%)  route 0.553ns (79.688%))
  Logic Levels:           0  
  Clock Path Skew:        0.285ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.381ns
    Source Clock Delay      (SCD):    0.961ns
    Clock Pessimism Removal (CPR):    0.135ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=82, routed)          0.961     0.961    tap/dtmcs_tck
    SLICE_X33Y123        FDRE                                         r  tap/dtmcs_reg[40]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y123        FDRE (Prop_fdre_C_Q)         0.141     1.102 r  tap/dtmcs_reg[40]/Q
                         net (fo=2, routed)           0.553     1.655    tap/dtmcs[40]
    SLICE_X40Y125        FDRE                                         r  tap/dtmcs_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=82, routed)          1.381     1.381    tap/dtmcs_tck
    SLICE_X40Y125        FDRE                                         r  tap/dtmcs_reg[39]/C
                         clock pessimism             -0.135     1.246    
    SLICE_X40Y125        FDRE (Hold_fdre_C_D)         0.066     1.312    tap/dtmcs_reg[39]
  -------------------------------------------------------------------
                         required time                         -1.312    
                         arrival time                           1.655    
  -------------------------------------------------------------------
                         slack                                  0.343    

Slack (MET) :             0.355ns  (arrival time - required time)
  Source:                 tap/dtmcs_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_r_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        0.619ns  (logic 0.141ns (22.794%)  route 0.478ns (77.206%))
  Logic Levels:           0  
  Clock Path Skew:        0.197ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.546ns
    Source Clock Delay      (SCD):    1.193ns
    Clock Pessimism Removal (CPR):    0.155ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=82, routed)          1.193     1.193    tap/dtmcs_tck
    SLICE_X40Y125        FDRE                                         r  tap/dtmcs_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y125        FDRE (Prop_fdre_C_Q)         0.141     1.334 r  tap/dtmcs_reg[39]/Q
                         net (fo=2, routed)           0.478     1.812    tap/dtmcs[39]
    SLICE_X40Y127        FDRE                                         r  tap/dtmcs_r_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=82, routed)          1.546     1.546    tap/dtmcs_tck
    SLICE_X40Y127        FDRE                                         r  tap/dtmcs_r_reg[39]/C
                         clock pessimism             -0.155     1.391    
    SLICE_X40Y127        FDRE (Hold_fdre_C_D)         0.066     1.457    tap/dtmcs_r_reg[39]
  -------------------------------------------------------------------
                         required time                         -1.457    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.355    

Slack (MET) :             0.370ns  (arrival time - required time)
  Source:                 tap/dtmcs_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_reg[36]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        0.550ns  (logic 0.141ns (25.632%)  route 0.409ns (74.368%))
  Logic Levels:           0  
  Clock Path Skew:        0.110ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.546ns
    Source Clock Delay      (SCD):    1.260ns
    Clock Pessimism Removal (CPR):    0.175ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=82, routed)          1.260     1.260    tap/dtmcs_tck
    SLICE_X41Y126        FDRE                                         r  tap/dtmcs_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y126        FDRE (Prop_fdre_C_Q)         0.141     1.401 r  tap/dtmcs_reg[37]/Q
                         net (fo=2, routed)           0.409     1.810    tap/dtmcs[37]
    SLICE_X41Y127        FDRE                                         r  tap/dtmcs_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=82, routed)          1.546     1.546    tap/dtmcs_tck
    SLICE_X41Y127        FDRE                                         r  tap/dtmcs_reg[36]/C
                         clock pessimism             -0.175     1.371    
    SLICE_X41Y127        FDRE (Hold_fdre_C_D)         0.070     1.441    tap/dtmcs_reg[36]
  -------------------------------------------------------------------
                         required time                         -1.441    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.370    

Slack (MET) :             0.370ns  (arrival time - required time)
  Source:                 tap/dtmcs_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_r_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        0.568ns  (logic 0.164ns (28.871%)  route 0.404ns (71.129%))
  Logic Levels:           0  
  Clock Path Skew:        0.126ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.102ns
    Source Clock Delay      (SCD):    1.770ns
    Clock Pessimism Removal (CPR):    0.205ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=82, routed)          1.770     1.770    tap/dtmcs_tck
    SLICE_X54Y132        FDRE                                         r  tap/dtmcs_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y132        FDRE (Prop_fdre_C_Q)         0.164     1.934 r  tap/dtmcs_reg[24]/Q
                         net (fo=2, routed)           0.404     2.338    tap/dtmcs[24]
    SLICE_X53Y132        FDRE                                         r  tap/dtmcs_r_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=82, routed)          2.102     2.102    tap/dtmcs_tck
    SLICE_X53Y132        FDRE                                         r  tap/dtmcs_r_reg[24]/C
                         clock pessimism             -0.205     1.897    
    SLICE_X53Y132        FDRE (Hold_fdre_C_D)         0.072     1.969    tap/dtmcs_r_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.969    
                         arrival time                           2.338    
  -------------------------------------------------------------------
                         slack                                  0.370    

Slack (MET) :             0.374ns  (arrival time - required time)
  Source:                 tap/dtmcs_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        0.583ns  (logic 0.184ns (31.545%)  route 0.399ns (68.455%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.102ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.073ns
    Source Clock Delay      (SCD):    1.730ns
    Clock Pessimism Removal (CPR):    0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=82, routed)          1.730     1.730    tap/dtmcs_tck
    SLICE_X49Y131        FDRE                                         r  tap/dtmcs_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y131        FDRE (Prop_fdre_C_Q)         0.141     1.871 r  tap/dtmcs_reg[7]/Q
                         net (fo=2, routed)           0.399     2.270    tap/dtmcs[7]
    SLICE_X51Y132        LUT3 (Prop_lut3_I2_O)        0.043     2.313 r  tap/dtmcs[6]_i_1/O
                         net (fo=1, routed)           0.000     2.313    tap/dtmcs[6]_i_1_n_0
    SLICE_X51Y132        FDRE                                         r  tap/dtmcs_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=82, routed)          2.073     2.073    tap/dtmcs_tck
    SLICE_X51Y132        FDRE                                         r  tap/dtmcs_reg[6]/C
                         clock pessimism             -0.241     1.832    
    SLICE_X51Y132        FDRE (Hold_fdre_C_D)         0.107     1.939    tap/dtmcs_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.939    
                         arrival time                           2.313    
  -------------------------------------------------------------------
                         slack                                  0.374    

Slack (MET) :             0.374ns  (arrival time - required time)
  Source:                 tap/dtmcs_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_r_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        0.548ns  (logic 0.164ns (29.954%)  route 0.384ns (70.046%))
  Logic Levels:           0  
  Clock Path Skew:        0.126ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.102ns
    Source Clock Delay      (SCD):    1.770ns
    Clock Pessimism Removal (CPR):    0.205ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=82, routed)          1.770     1.770    tap/dtmcs_tck
    SLICE_X54Y132        FDRE                                         r  tap/dtmcs_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y132        FDRE (Prop_fdre_C_Q)         0.164     1.934 r  tap/dtmcs_reg[23]/Q
                         net (fo=2, routed)           0.384     2.318    tap/dtmcs[23]
    SLICE_X53Y132        FDRE                                         r  tap/dtmcs_r_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=82, routed)          2.102     2.102    tap/dtmcs_tck
    SLICE_X53Y132        FDRE                                         r  tap/dtmcs_r_reg[23]/C
                         clock pessimism             -0.205     1.897    
    SLICE_X53Y132        FDRE (Hold_fdre_C_D)         0.047     1.944    tap/dtmcs_r_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.944    
                         arrival time                           2.318    
  -------------------------------------------------------------------
                         slack                                  0.374    

Slack (MET) :             0.376ns  (arrival time - required time)
  Source:                 tap/dtmcs_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_r_reg[37]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        0.556ns  (logic 0.141ns (25.361%)  route 0.415ns (74.639%))
  Logic Levels:           0  
  Clock Path Skew:        0.110ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.546ns
    Source Clock Delay      (SCD):    1.260ns
    Clock Pessimism Removal (CPR):    0.175ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=82, routed)          1.260     1.260    tap/dtmcs_tck
    SLICE_X41Y126        FDRE                                         r  tap/dtmcs_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y126        FDRE (Prop_fdre_C_Q)         0.141     1.401 r  tap/dtmcs_reg[37]/Q
                         net (fo=2, routed)           0.415     1.816    tap/dtmcs[37]
    SLICE_X40Y127        FDRE                                         r  tap/dtmcs_r_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=82, routed)          1.546     1.546    tap/dtmcs_tck
    SLICE_X40Y127        FDRE                                         r  tap/dtmcs_r_reg[37]/C
                         clock pessimism             -0.175     1.371    
    SLICE_X40Y127        FDRE (Hold_fdre_C_D)         0.070     1.441    tap/dtmcs_r_reg[37]
  -------------------------------------------------------------------
                         required time                         -1.441    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.376    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         tck_dtmcs
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { tap/tap_dtmcs/TCK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X31Y123  tap/dtmcs_r_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X49Y132  tap/dtmcs_r_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X49Y132  tap/dtmcs_r_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X53Y131  tap/dtmcs_r_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X53Y131  tap/dtmcs_r_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X49Y132  tap/dtmcs_r_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X49Y132  tap/dtmcs_r_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X49Y132  tap/dtmcs_r_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X53Y131  tap/dtmcs_r_reg[17]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X53Y131  tap/dtmcs_r_reg[18]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X31Y123  tap/dtmcs_r_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X31Y123  tap/dtmcs_r_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X45Y126  tap/dtmcs_r_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X44Y129  tap/dtmcs_r_reg[34]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X45Y126  tap/dtmcs_r_reg[35]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X42Y126  tap/dtmcs_r_reg[38]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X33Y123  tap/dtmcs_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X33Y123  tap/dtmcs_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X33Y123  tap/dtmcs_reg[40]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X49Y132  tap/dtmcs_r_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X49Y132  tap/dtmcs_r_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X49Y132  tap/dtmcs_r_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X49Y132  tap/dtmcs_r_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X49Y132  tap/dtmcs_r_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X49Y132  tap/dtmcs_r_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X55Y132  tap/dtmcs_r_reg[27]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X55Y132  tap/dtmcs_r_reg[28]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X55Y132  tap/dtmcs_r_reg[29]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X49Y132  tap/dtmcs_r_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X49Y132  tap/dtmcs_r_reg[8]/C



---------------------------------------------------------------------------------------------------
From Clock:  tck_idcode
  To Clock:  tck_idcode

Setup :            0  Failing Endpoints,  Worst Slack       98.904ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.269ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             98.904ns  (required time - arrival time)
  Source:                 tap/idcode_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tck_idcode  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/idcode_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by tck_idcode  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_idcode
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_idcode rise@100.000ns - tck_idcode rise@0.000ns)
  Data Path Delay:        1.092ns  (logic 0.580ns (53.099%)  route 0.512ns (46.901%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.962ns = ( 100.962 - 100.000 ) 
    Source Clock Delay      (SCD):    1.133ns
    Clock Pessimism Removal (CPR):    0.171ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_idcode rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  tap/tap_idcode/DRCK
                         net (fo=1, routed)           1.133     1.133    tap/idcode_tck
    SLICE_X32Y77         FDRE                                         r  tap/idcode_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y77         FDRE (Prop_fdre_C_Q)         0.456     1.589 r  tap/idcode_reg[0]/Q
                         net (fo=2, routed)           0.512     2.101    tap/idcode[0]
    SLICE_X32Y77         LUT3 (Prop_lut3_I2_O)        0.124     2.225 r  tap/idcode[0]_i_1/O
                         net (fo=1, routed)           0.000     2.225    tap/idcode[0]_i_1_n_0
    SLICE_X32Y77         FDRE                                         r  tap/idcode_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_idcode rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000   100.000 r  tap/tap_idcode/DRCK
                         net (fo=1, routed)           0.962   100.962    tap/idcode_tck
    SLICE_X32Y77         FDRE                                         r  tap/idcode_reg[0]/C
                         clock pessimism              0.171   101.133    
                         clock uncertainty           -0.035   101.098    
    SLICE_X32Y77         FDRE (Setup_fdre_C_D)        0.032   101.130    tap/idcode_reg[0]
  -------------------------------------------------------------------
                         required time                        101.130    
                         arrival time                          -2.225    
  -------------------------------------------------------------------
                         slack                                 98.904    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 tap/idcode_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tck_idcode  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/idcode_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by tck_idcode  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_idcode
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_idcode rise@0.000ns - tck_idcode rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.186ns (51.481%)  route 0.175ns (48.519%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.479ns
    Source Clock Delay      (SCD):    0.411ns
    Clock Pessimism Removal (CPR):    0.068ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_idcode rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  tap/tap_idcode/DRCK
                         net (fo=1, routed)           0.411     0.411    tap/idcode_tck
    SLICE_X32Y77         FDRE                                         r  tap/idcode_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y77         FDRE (Prop_fdre_C_Q)         0.141     0.552 r  tap/idcode_reg[0]/Q
                         net (fo=2, routed)           0.175     0.727    tap/idcode[0]
    SLICE_X32Y77         LUT3 (Prop_lut3_I2_O)        0.045     0.772 r  tap/idcode[0]_i_1/O
                         net (fo=1, routed)           0.000     0.772    tap/idcode[0]_i_1_n_0
    SLICE_X32Y77         FDRE                                         r  tap/idcode_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_idcode rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  tap/tap_idcode/DRCK
                         net (fo=1, routed)           0.479     0.479    tap/idcode_tck
    SLICE_X32Y77         FDRE                                         r  tap/idcode_reg[0]/C
                         clock pessimism             -0.068     0.411    
    SLICE_X32Y77         FDRE (Hold_fdre_C_D)         0.092     0.503    tap/idcode_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.503    
                         arrival time                           0.772    
  -------------------------------------------------------------------
                         slack                                  0.269    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         tck_idcode
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { tap/tap_idcode/DRCK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X32Y77  tap/idcode_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X32Y77  tap/idcode_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X32Y77  tap/idcode_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X32Y77  tap/idcode_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X32Y77  tap/idcode_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_core
  To Clock:  soc_s7pll0_clkout0

Setup :            0  Failing Endpoints,  Worst Slack        2.533ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.823ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.533ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/rptr_q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_sync[1].i_sync/reg_q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_s7pll0_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_s7pll0_clkout0 rise@10.000ns - clk_core rise@0.000ns)
  Data Path Delay:        3.331ns  (logic 0.478ns (14.351%)  route 2.853ns (85.649%))
  Logic Levels:           0  
  Clock Path Skew:        -3.765ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.942ns = ( 15.942 - 10.000 ) 
    Source Clock Delay      (SCD):    9.942ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.316     2.798    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2918, routed)        1.657     6.353    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.441 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=113, routed)         1.704     8.145    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     8.241 r  clk_core_BUFG_inst/O
                         net (fo=21961, routed)       1.701     9.942    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/clk_core_BUFG
    SLICE_X88Y122        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/rptr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y122        FDCE (Prop_fdce_C_Q)         0.478    10.420 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/rptr_q_reg[1]/Q
                         net (fo=75, routed)          2.853    13.273    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_sync[1].i_sync/reg_q_reg[0]_0[0]
    SLICE_X60Y122        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_sync[1].i_sync/reg_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.241    12.652    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    14.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.460 r  ddr2/ldc/BUFG/O
                         net (fo=2918, routed)        1.482    15.942    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_sync[1].i_sync/user_clk
    SLICE_X60Y122        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_sync[1].i_sync/reg_q_reg[0]/C
                         clock pessimism              0.235    16.177    
                         clock uncertainty           -0.172    16.005    
    SLICE_X60Y122        FDCE (Setup_fdce_C_D)       -0.199    15.806    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_sync[1].i_sync/reg_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.806    
                         arrival time                         -13.273    
  -------------------------------------------------------------------
                         slack                                  2.533    

Slack (MET) :             3.276ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/rptr_q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_sync[0].i_sync/reg_q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_s7pll0_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_s7pll0_clkout0 rise@10.000ns - clk_core rise@0.000ns)
  Data Path Delay:        2.742ns  (logic 0.518ns (18.892%)  route 2.224ns (81.108%))
  Logic Levels:           0  
  Clock Path Skew:        -3.765ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.942ns = ( 15.942 - 10.000 ) 
    Source Clock Delay      (SCD):    9.942ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.316     2.798    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2918, routed)        1.657     6.353    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.441 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=113, routed)         1.704     8.145    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     8.241 r  clk_core_BUFG_inst/O
                         net (fo=21961, routed)       1.701     9.942    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/clk_core_BUFG
    SLICE_X88Y122        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/rptr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y122        FDCE (Prop_fdce_C_Q)         0.518    10.460 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/rptr_q_reg[0]/Q
                         net (fo=75, routed)          2.224    12.684    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_sync[0].i_sync/reg_q_reg[0]_0[0]
    SLICE_X60Y122        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_sync[0].i_sync/reg_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.241    12.652    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    14.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.460 r  ddr2/ldc/BUFG/O
                         net (fo=2918, routed)        1.482    15.942    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_sync[0].i_sync/user_clk
    SLICE_X60Y122        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_sync[0].i_sync/reg_q_reg[0]/C
                         clock pessimism              0.235    16.177    
                         clock uncertainty           -0.172    16.005    
    SLICE_X60Y122        FDCE (Setup_fdce_C_D)       -0.045    15.960    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_sync[0].i_sync/reg_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.960    
                         arrival time                         -12.684    
  -------------------------------------------------------------------
                         slack                                  3.276    

Slack (MET) :             4.414ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/gen_word[1].data_q_reg[1][39]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[39]/D
                            (rising edge-triggered cell FDCE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_s7pll0_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_s7pll0_clkout0 rise@10.000ns - clk_core rise@0.000ns)
  Data Path Delay:        1.767ns  (logic 0.642ns (36.327%)  route 1.125ns (63.673%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -3.675ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.126ns = ( 16.126 - 10.000 ) 
    Source Clock Delay      (SCD):    10.037ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.316     2.798    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2918, routed)        1.657     6.353    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.441 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=113, routed)         1.704     8.145    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     8.241 r  clk_core_BUFG_inst/O
                         net (fo=21961, routed)       1.795    10.037    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/clk_core_BUFG
    SLICE_X54Y151        FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/gen_word[1].data_q_reg[1][39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y151        FDRE (Prop_fdre_C_Q)         0.518    10.555 r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/gen_word[1].data_q_reg[1][39]/Q
                         net (fo=1, routed)           1.125    11.680    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/gen_spill_reg.a_data_q_reg[67][13]
    SLICE_X55Y152        LUT4 (Prop_lut4_I0_O)        0.124    11.804 r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/gen_spill_reg.a_data_q[39]_i_1/O
                         net (fo=1, routed)           0.000    11.804    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/D[13]
    SLICE_X55Y152        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.241    12.652    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    14.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.460 r  ddr2/ldc/BUFG/O
                         net (fo=2918, routed)        1.666    16.126    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/user_clk
    SLICE_X55Y152        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[39]/C
                         clock pessimism              0.235    16.361    
                         clock uncertainty           -0.172    16.189    
    SLICE_X55Y152        FDCE (Setup_fdce_C_D)        0.029    16.218    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[39]
  -------------------------------------------------------------------
                         required time                         16.218    
                         arrival time                         -11.804    
  -------------------------------------------------------------------
                         slack                                  4.414    

Slack (MET) :             4.430ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/wptr_q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/gen_sync[1].i_sync/reg_q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_s7pll0_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_s7pll0_clkout0 rise@10.000ns - clk_core rise@0.000ns)
  Data Path Delay:        1.609ns  (logic 0.456ns (28.348%)  route 1.153ns (71.652%))
  Logic Levels:           0  
  Clock Path Skew:        -3.680ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.132ns = ( 16.132 - 10.000 ) 
    Source Clock Delay      (SCD):    10.048ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.316     2.798    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2918, routed)        1.657     6.353    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.441 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=113, routed)         1.704     8.145    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     8.241 r  clk_core_BUFG_inst/O
                         net (fo=21961, routed)       1.806    10.048    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/clk_core_BUFG
    SLICE_X44Y155        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/wptr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y155        FDCE (Prop_fdce_C_Q)         0.456    10.504 r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/wptr_q_reg[1]/Q
                         net (fo=7, routed)           1.153    11.656    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/gen_sync[1].i_sync/async_wptr[0]
    SLICE_X51Y155        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/gen_sync[1].i_sync/reg_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.241    12.652    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    14.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.460 r  ddr2/ldc/BUFG/O
                         net (fo=2918, routed)        1.672    16.132    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/gen_sync[1].i_sync/user_clk
    SLICE_X51Y155        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/gen_sync[1].i_sync/reg_q_reg[0]/C
                         clock pessimism              0.235    16.367    
                         clock uncertainty           -0.172    16.195    
    SLICE_X51Y155        FDCE (Setup_fdce_C_D)       -0.109    16.086    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/gen_sync[1].i_sync/reg_q_reg[0]
  -------------------------------------------------------------------
                         required time                         16.086    
                         arrival time                         -11.656    
  -------------------------------------------------------------------
                         slack                                  4.430    

Slack (MET) :             4.431ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_s7pll0_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_s7pll0_clkout0 rise@10.000ns - clk_core rise@0.000ns)
  Data Path Delay:        1.761ns  (logic 0.776ns (44.059%)  route 0.985ns (55.941%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -3.667ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.956ns = ( 15.956 - 10.000 ) 
    Source Clock Delay      (SCD):    9.858ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.316     2.798    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2918, routed)        1.657     6.353    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.441 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=113, routed)         1.704     8.145    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     8.241 r  clk_core_BUFG_inst/O
                         net (fo=21961, routed)       1.617     9.858    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/clk_core_BUFG
    SLICE_X66Y139        FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y139        FDRE (Prop_fdre_C_Q)         0.478    10.336 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][7]/Q
                         net (fo=1, routed)           0.985    11.321    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg_n_0_[0][7]
    SLICE_X67Y138        LUT4 (Prop_lut4_I0_O)        0.298    11.619 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_spill_reg.a_data_q[7]_i_1/O
                         net (fo=1, routed)           0.000    11.619    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/D[6]
    SLICE_X67Y138        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.241    12.652    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    14.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.460 r  ddr2/ldc/BUFG/O
                         net (fo=2918, routed)        1.496    15.956    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X67Y138        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[7]/C
                         clock pessimism              0.235    16.191    
                         clock uncertainty           -0.172    16.019    
    SLICE_X67Y138        FDCE (Setup_fdce_C_D)        0.032    16.051    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[7]
  -------------------------------------------------------------------
                         required time                         16.051    
                         arrival time                         -11.619    
  -------------------------------------------------------------------
                         slack                                  4.431    

Slack (MET) :             4.443ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/rptr_q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/gen_sync[0].i_sync/reg_q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_s7pll0_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_s7pll0_clkout0 rise@10.000ns - clk_core rise@0.000ns)
  Data Path Delay:        1.471ns  (logic 0.419ns (28.493%)  route 1.052ns (71.507%))
  Logic Levels:           0  
  Clock Path Skew:        -3.672ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.125ns = ( 16.125 - 10.000 ) 
    Source Clock Delay      (SCD):    10.033ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.316     2.798    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2918, routed)        1.657     6.353    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.441 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=113, routed)         1.704     8.145    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     8.241 r  clk_core_BUFG_inst/O
                         net (fo=21961, routed)       1.791    10.033    cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/clk_core_BUFG
    SLICE_X52Y161        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/rptr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y161        FDCE (Prop_fdce_C_Q)         0.419    10.452 r  cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/rptr_q_reg[0]/Q
                         net (fo=12, routed)          1.052    11.503    cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/gen_sync[0].i_sync/reg_q_reg[0]_0[0]
    SLICE_X59Y164        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/gen_sync[0].i_sync/reg_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.241    12.652    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    14.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.460 r  ddr2/ldc/BUFG/O
                         net (fo=2918, routed)        1.665    16.125    cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/gen_sync[0].i_sync/user_clk
    SLICE_X59Y164        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/gen_sync[0].i_sync/reg_q_reg[0]/C
                         clock pessimism              0.235    16.360    
                         clock uncertainty           -0.172    16.188    
    SLICE_X59Y164        FDCE (Setup_fdce_C_D)       -0.242    15.946    cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/gen_sync[0].i_sync/reg_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.946    
                         arrival time                         -11.503    
  -------------------------------------------------------------------
                         slack                                  4.443    

Slack (MET) :             4.457ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/gen_word[0].data_q_reg[0][47]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[47]/D
                            (rising edge-triggered cell FDCE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_s7pll0_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_s7pll0_clkout0 rise@10.000ns - clk_core rise@0.000ns)
  Data Path Delay:        1.725ns  (logic 0.774ns (44.865%)  route 0.951ns (55.135%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -3.674ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.136ns = ( 16.136 - 10.000 ) 
    Source Clock Delay      (SCD):    10.046ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.316     2.798    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2918, routed)        1.657     6.353    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.441 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=113, routed)         1.704     8.145    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     8.241 r  clk_core_BUFG_inst/O
                         net (fo=21961, routed)       1.804    10.046    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/clk_core_BUFG
    SLICE_X46Y151        FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/gen_word[0].data_q_reg[0][47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y151        FDRE (Prop_fdre_C_Q)         0.478    10.524 r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/gen_word[0].data_q_reg[0][47]/Q
                         net (fo=1, routed)           0.951    11.475    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/gen_spill_reg.a_data_q_reg[73]_0[15]
    SLICE_X45Y153        LUT4 (Prop_lut4_I1_O)        0.296    11.771 r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/gen_spill_reg.a_data_q[47]_i_1/O
                         net (fo=1, routed)           0.000    11.771    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/D[15]
    SLICE_X45Y153        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[47]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.241    12.652    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    14.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.460 r  ddr2/ldc/BUFG/O
                         net (fo=2918, routed)        1.676    16.136    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/user_clk
    SLICE_X45Y153        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[47]/C
                         clock pessimism              0.235    16.371    
                         clock uncertainty           -0.172    16.199    
    SLICE_X45Y153        FDCE (Setup_fdce_C_D)        0.029    16.228    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[47]
  -------------------------------------------------------------------
                         required time                         16.228    
                         arrival time                         -11.771    
  -------------------------------------------------------------------
                         slack                                  4.457    

Slack (MET) :             4.482ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][30]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_s7pll0_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_s7pll0_clkout0 rise@10.000ns - clk_core rise@0.000ns)
  Data Path Delay:        1.708ns  (logic 0.718ns (42.029%)  route 0.990ns (57.971%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -3.666ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.040ns = ( 16.040 - 10.000 ) 
    Source Clock Delay      (SCD):    9.941ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.316     2.798    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2918, routed)        1.657     6.353    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.441 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=113, routed)         1.704     8.145    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     8.241 r  clk_core_BUFG_inst/O
                         net (fo=21961, routed)       1.700     9.941    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/clk_core_BUFG
    SLICE_X72Y141        FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y141        FDRE (Prop_fdre_C_Q)         0.419    10.360 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][30]/Q
                         net (fo=1, routed)           0.990    11.350    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg_n_0_[0][30]
    SLICE_X72Y139        LUT4 (Prop_lut4_I0_O)        0.299    11.649 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_spill_reg.a_data_q[30]_i_1/O
                         net (fo=1, routed)           0.000    11.649    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/D[29]
    SLICE_X72Y139        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.241    12.652    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    14.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.460 r  ddr2/ldc/BUFG/O
                         net (fo=2918, routed)        1.580    16.040    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X72Y139        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[30]/C
                         clock pessimism              0.235    16.275    
                         clock uncertainty           -0.172    16.103    
    SLICE_X72Y139        FDCE (Setup_fdce_C_D)        0.029    16.132    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[30]
  -------------------------------------------------------------------
                         required time                         16.132    
                         arrival time                         -11.649    
  -------------------------------------------------------------------
                         slack                                  4.482    

Slack (MET) :             4.498ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][31]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_s7pll0_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_s7pll0_clkout0 rise@10.000ns - clk_core rise@0.000ns)
  Data Path Delay:        1.692ns  (logic 0.580ns (34.270%)  route 1.112ns (65.730%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -3.666ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.960ns = ( 15.960 - 10.000 ) 
    Source Clock Delay      (SCD):    9.861ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.316     2.798    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2918, routed)        1.657     6.353    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.441 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=113, routed)         1.704     8.145    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     8.241 r  clk_core_BUFG_inst/O
                         net (fo=21961, routed)       1.620     9.861    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/clk_core_BUFG
    SLICE_X65Y148        FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y148        FDRE (Prop_fdre_C_Q)         0.456    10.317 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][31]/Q
                         net (fo=1, routed)           1.112    11.430    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg_n_0_[0][31]
    SLICE_X68Y149        LUT4 (Prop_lut4_I0_O)        0.124    11.554 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_spill_reg.a_data_q[31]_i_1/O
                         net (fo=1, routed)           0.000    11.554    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/D[30]
    SLICE_X68Y149        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.241    12.652    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    14.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.460 r  ddr2/ldc/BUFG/O
                         net (fo=2918, routed)        1.500    15.960    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X68Y149        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[31]/C
                         clock pessimism              0.235    16.195    
                         clock uncertainty           -0.172    16.023    
    SLICE_X68Y149        FDCE (Setup_fdce_C_D)        0.029    16.052    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[31]
  -------------------------------------------------------------------
                         required time                         16.052    
                         arrival time                         -11.554    
  -------------------------------------------------------------------
                         slack                                  4.498    

Slack (MET) :             4.500ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/gen_word[0].data_q_reg[0][63]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[63]/D
                            (rising edge-triggered cell FDCE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_s7pll0_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_s7pll0_clkout0 rise@10.000ns - clk_core rise@0.000ns)
  Data Path Delay:        1.738ns  (logic 0.642ns (36.929%)  route 1.096ns (63.071%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -3.666ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.951ns = ( 15.951 - 10.000 ) 
    Source Clock Delay      (SCD):    9.852ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.316     2.798    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2918, routed)        1.657     6.353    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.441 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=113, routed)         1.704     8.145    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     8.241 r  clk_core_BUFG_inst/O
                         net (fo=21961, routed)       1.611     9.852    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/clk_core_BUFG
    SLICE_X54Y144        FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/gen_word[0].data_q_reg[0][63]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y144        FDRE (Prop_fdre_C_Q)         0.518    10.370 r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/gen_word[0].data_q_reg[0][63]/Q
                         net (fo=1, routed)           1.096    11.467    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/gen_spill_reg.a_data_q_reg[67]_0[32]
    SLICE_X54Y143        LUT4 (Prop_lut4_I1_O)        0.124    11.591 r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/gen_spill_reg.a_data_q[63]_i_1/O
                         net (fo=1, routed)           0.000    11.591    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/D[32]
    SLICE_X54Y143        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.241    12.652    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    14.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.460 r  ddr2/ldc/BUFG/O
                         net (fo=2918, routed)        1.491    15.951    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/user_clk
    SLICE_X54Y143        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[63]/C
                         clock pessimism              0.235    16.186    
                         clock uncertainty           -0.172    16.014    
    SLICE_X54Y143        FDCE (Setup_fdce_C_D)        0.077    16.091    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[63]
  -------------------------------------------------------------------
                         required time                         16.091    
                         arrival time                         -11.591    
  -------------------------------------------------------------------
                         slack                                  4.500    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.823ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/gen_word[0].data_q_reg[0][38]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[38]/D
                            (rising edge-triggered cell FDCE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_s7pll0_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_s7pll0_clkout0 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.209ns (64.180%)  route 0.117ns (35.820%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.791ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.503ns
    Source Clock Delay      (SCD):    3.011ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.463     0.713    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2918, routed)        0.561     1.863    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.913 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=113, routed)         0.510     2.423    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.449 r  clk_core_BUFG_inst/O
                         net (fo=21961, routed)       0.562     3.011    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/clk_core_BUFG
    SLICE_X56Y149        FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/gen_word[0].data_q_reg[0][38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y149        FDRE (Prop_fdre_C_Q)         0.164     3.175 r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/gen_word[0].data_q_reg[0][38]/Q
                         net (fo=1, routed)           0.117     3.292    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/gen_spill_reg.a_data_q_reg[67]_0[12]
    SLICE_X54Y150        LUT4 (Prop_lut4_I1_O)        0.045     3.337 r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/gen_spill_reg.a_data_q[38]_i_1/O
                         net (fo=1, routed)           0.000     3.337    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/D[12]
    SLICE_X54Y150        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.507     0.945    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2918, routed)        0.917     2.503    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/user_clk
    SLICE_X54Y150        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[38]/C
                         clock pessimism             -0.283     2.220    
                         clock uncertainty            0.172     2.392    
    SLICE_X54Y150        FDCE (Hold_fdce_C_D)         0.121     2.513    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[38]
  -------------------------------------------------------------------
                         required time                         -2.513    
                         arrival time                           3.337    
  -------------------------------------------------------------------
                         slack                                  0.823    

Slack (MET) :             0.823ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/gen_word[0].data_q_reg[0][64]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[64]/D
                            (rising edge-triggered cell FDCE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_s7pll0_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_s7pll0_clkout0 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.877ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.417ns
    Source Clock Delay      (SCD):    3.010ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.463     0.713    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2918, routed)        0.561     1.863    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.913 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=113, routed)         0.510     2.423    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.449 r  clk_core_BUFG_inst/O
                         net (fo=21961, routed)       0.561     3.010    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/clk_core_BUFG
    SLICE_X57Y146        FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/gen_word[0].data_q_reg[0][64]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y146        FDRE (Prop_fdre_C_Q)         0.141     3.151 r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/gen_word[0].data_q_reg[0][64]/Q
                         net (fo=1, routed)           0.054     3.205    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/gen_spill_reg.a_data_q_reg[67]_0[33]
    SLICE_X56Y146        LUT4 (Prop_lut4_I1_O)        0.045     3.250 r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/gen_spill_reg.a_data_q[64]_i_1/O
                         net (fo=1, routed)           0.000     3.250    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/D[33]
    SLICE_X56Y146        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[64]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.507     0.945    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2918, routed)        0.831     2.417    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/user_clk
    SLICE_X56Y146        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[64]/C
                         clock pessimism             -0.283     2.133    
                         clock uncertainty            0.172     2.306    
    SLICE_X56Y146        FDCE (Hold_fdce_C_D)         0.121     2.427    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[64]
  -------------------------------------------------------------------
                         required time                         -2.427    
                         arrival time                           3.250    
  -------------------------------------------------------------------
                         slack                                  0.823    

Slack (MET) :             0.826ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/gen_word[1].data_q_reg[1][35]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[35]/D
                            (rising edge-triggered cell FDCE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_s7pll0_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_s7pll0_clkout0 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.186ns (76.826%)  route 0.056ns (23.173%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.877ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.416ns
    Source Clock Delay      (SCD):    3.009ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.463     0.713    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2918, routed)        0.561     1.863    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.913 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=113, routed)         0.510     2.423    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.449 r  clk_core_BUFG_inst/O
                         net (fo=21961, routed)       0.560     3.009    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/clk_core_BUFG
    SLICE_X55Y146        FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/gen_word[1].data_q_reg[1][35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.141     3.150 r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/gen_word[1].data_q_reg[1][35]/Q
                         net (fo=1, routed)           0.056     3.206    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/gen_spill_reg.a_data_q_reg[67][9]
    SLICE_X54Y146        LUT4 (Prop_lut4_I0_O)        0.045     3.251 r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/gen_spill_reg.a_data_q[35]_i_1/O
                         net (fo=1, routed)           0.000     3.251    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/D[9]
    SLICE_X54Y146        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.507     0.945    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2918, routed)        0.829     2.416    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/user_clk
    SLICE_X54Y146        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[35]/C
                         clock pessimism             -0.283     2.132    
                         clock uncertainty            0.172     2.305    
    SLICE_X54Y146        FDCE (Hold_fdce_C_D)         0.120     2.425    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[35]
  -------------------------------------------------------------------
                         required time                         -2.425    
                         arrival time                           3.251    
  -------------------------------------------------------------------
                         slack                                  0.826    

Slack (MET) :             0.852ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/gen_word[0].data_q_reg[0][51]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[51]/D
                            (rising edge-triggered cell FDCE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_s7pll0_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_s7pll0_clkout0 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.186ns (76.391%)  route 0.057ns (23.609%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.872ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.503ns
    Source Clock Delay      (SCD):    3.092ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.463     0.713    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2918, routed)        0.561     1.863    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.913 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=113, routed)         0.510     2.423    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.449 r  clk_core_BUFG_inst/O
                         net (fo=21961, routed)       0.643     3.092    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/clk_core_BUFG
    SLICE_X53Y152        FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/gen_word[0].data_q_reg[0][51]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y152        FDRE (Prop_fdre_C_Q)         0.141     3.233 r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/gen_word[0].data_q_reg[0][51]/Q
                         net (fo=1, routed)           0.057     3.291    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/gen_spill_reg.a_data_q_reg[67]_0[25]
    SLICE_X52Y152        LUT4 (Prop_lut4_I1_O)        0.045     3.336 r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/gen_spill_reg.a_data_q[51]_i_1/O
                         net (fo=1, routed)           0.000     3.336    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/D[25]
    SLICE_X52Y152        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.507     0.945    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2918, routed)        0.917     2.503    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/user_clk
    SLICE_X52Y152        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[51]/C
                         clock pessimism             -0.283     2.220    
                         clock uncertainty            0.172     2.392    
    SLICE_X52Y152        FDCE (Hold_fdce_C_D)         0.092     2.484    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[51]
  -------------------------------------------------------------------
                         required time                         -2.484    
                         arrival time                           3.336    
  -------------------------------------------------------------------
                         slack                                  0.852    

Slack (MET) :             0.852ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/gen_word[0].data_q_reg[0][25]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_s7pll0_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_s7pll0_clkout0 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.871ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.505ns
    Source Clock Delay      (SCD):    3.093ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.463     0.713    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2918, routed)        0.561     1.863    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.913 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=113, routed)         0.510     2.423    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.449 r  clk_core_BUFG_inst/O
                         net (fo=21961, routed)       0.644     3.093    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/clk_core_BUFG
    SLICE_X47Y154        FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/gen_word[0].data_q_reg[0][25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y154        FDRE (Prop_fdre_C_Q)         0.141     3.234 r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/gen_word[0].data_q_reg[0][25]/Q
                         net (fo=1, routed)           0.087     3.321    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/gen_spill_reg.a_data_q_reg[73]_0[1]
    SLICE_X46Y154        LUT4 (Prop_lut4_I1_O)        0.045     3.366 r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/gen_spill_reg.a_data_q[25]_i_1/O
                         net (fo=1, routed)           0.000     3.366    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/D[1]
    SLICE_X46Y154        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.507     0.945    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2918, routed)        0.919     2.505    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/user_clk
    SLICE_X46Y154        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[25]/C
                         clock pessimism             -0.283     2.222    
                         clock uncertainty            0.172     2.394    
    SLICE_X46Y154        FDCE (Hold_fdce_C_D)         0.120     2.514    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[25]
  -------------------------------------------------------------------
                         required time                         -2.514    
                         arrival time                           3.366    
  -------------------------------------------------------------------
                         slack                                  0.852    

Slack (MET) :             0.853ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/gen_word[0].data_q_reg[0][32]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[32]/D
                            (rising edge-triggered cell FDCE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_s7pll0_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_s7pll0_clkout0 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.872ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.503ns
    Source Clock Delay      (SCD):    3.092ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.463     0.713    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2918, routed)        0.561     1.863    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.913 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=113, routed)         0.510     2.423    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.449 r  clk_core_BUFG_inst/O
                         net (fo=21961, routed)       0.643     3.092    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/clk_core_BUFG
    SLICE_X55Y150        FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/gen_word[0].data_q_reg[0][32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y150        FDRE (Prop_fdre_C_Q)         0.141     3.233 r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/gen_word[0].data_q_reg[0][32]/Q
                         net (fo=1, routed)           0.087     3.320    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/gen_spill_reg.a_data_q_reg[67]_0[6]
    SLICE_X54Y150        LUT4 (Prop_lut4_I1_O)        0.045     3.365 r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/gen_spill_reg.a_data_q[32]_i_1/O
                         net (fo=1, routed)           0.000     3.365    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/D[6]
    SLICE_X54Y150        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.507     0.945    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2918, routed)        0.917     2.503    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/user_clk
    SLICE_X54Y150        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[32]/C
                         clock pessimism             -0.283     2.220    
                         clock uncertainty            0.172     2.392    
    SLICE_X54Y150        FDCE (Hold_fdce_C_D)         0.120     2.512    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[32]
  -------------------------------------------------------------------
                         required time                         -2.512    
                         arrival time                           3.365    
  -------------------------------------------------------------------
                         slack                                  0.853    

Slack (MET) :             0.853ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/gen_word[1].data_q_reg[1][68]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[68]/D
                            (rising edge-triggered cell FDCE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_s7pll0_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_s7pll0_clkout0 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.873ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.503ns
    Source Clock Delay      (SCD):    3.092ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.463     0.713    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2918, routed)        0.561     1.863    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.913 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=113, routed)         0.510     2.423    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.449 r  clk_core_BUFG_inst/O
                         net (fo=21961, routed)       0.643     3.092    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/clk_core_BUFG
    SLICE_X51Y156        FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/gen_word[1].data_q_reg[1][68]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y156        FDRE (Prop_fdre_C_Q)         0.141     3.233 r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/gen_word[1].data_q_reg[1][68]/Q
                         net (fo=1, routed)           0.087     3.320    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/gen_spill_reg.a_data_q_reg[73][31]
    SLICE_X50Y156        LUT4 (Prop_lut4_I0_O)        0.045     3.365 r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/gen_spill_reg.a_data_q[68]_i_1/O
                         net (fo=1, routed)           0.000     3.365    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/D[31]
    SLICE_X50Y156        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[68]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.507     0.945    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2918, routed)        0.917     2.503    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/user_clk
    SLICE_X50Y156        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[68]/C
                         clock pessimism             -0.283     2.220    
                         clock uncertainty            0.172     2.392    
    SLICE_X50Y156        FDCE (Hold_fdce_C_D)         0.120     2.512    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[68]
  -------------------------------------------------------------------
                         required time                         -2.512    
                         arrival time                           3.365    
  -------------------------------------------------------------------
                         slack                                  0.853    

Slack (MET) :             0.855ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][71]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[71]/D
                            (rising edge-triggered cell FDCE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_s7pll0_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_s7pll0_clkout0 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.186ns (76.126%)  route 0.058ns (23.874%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.875ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.422ns
    Source Clock Delay      (SCD):    3.013ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.463     0.713    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2918, routed)        0.561     1.863    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.913 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=113, routed)         0.510     2.423    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.449 r  clk_core_BUFG_inst/O
                         net (fo=21961, routed)       0.564     3.013    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/clk_core_BUFG
    SLICE_X69Y143        FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][71]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y143        FDRE (Prop_fdre_C_Q)         0.141     3.154 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][71]/Q
                         net (fo=1, routed)           0.058     3.212    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg_n_0_[0][71]
    SLICE_X68Y143        LUT4 (Prop_lut4_I0_O)        0.045     3.257 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_spill_reg.a_data_q[71]_i_1/O
                         net (fo=1, routed)           0.000     3.257    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/D[70]
    SLICE_X68Y143        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[71]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.507     0.945    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2918, routed)        0.836     2.422    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X68Y143        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[71]/C
                         clock pessimism             -0.283     2.138    
                         clock uncertainty            0.172     2.311    
    SLICE_X68Y143        FDCE (Hold_fdce_C_D)         0.092     2.403    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[71]
  -------------------------------------------------------------------
                         required time                         -2.403    
                         arrival time                           3.257    
  -------------------------------------------------------------------
                         slack                                  0.855    

Slack (MET) :             0.856ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][16]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_s7pll0_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_s7pll0_clkout0 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.876ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.418ns
    Source Clock Delay      (SCD):    3.010ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.463     0.713    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2918, routed)        0.561     1.863    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.913 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=113, routed)         0.510     2.423    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.449 r  clk_core_BUFG_inst/O
                         net (fo=21961, routed)       0.561     3.010    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/clk_core_BUFG
    SLICE_X71Y137        FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y137        FDRE (Prop_fdre_C_Q)         0.141     3.151 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][16]/Q
                         net (fo=1, routed)           0.087     3.238    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg_n_0_[1][16]
    SLICE_X70Y137        LUT4 (Prop_lut4_I3_O)        0.045     3.283 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_spill_reg.a_data_q[16]_i_1/O
                         net (fo=1, routed)           0.000     3.283    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/D[15]
    SLICE_X70Y137        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.507     0.945    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2918, routed)        0.832     2.418    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X70Y137        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[16]/C
                         clock pessimism             -0.283     2.134    
                         clock uncertainty            0.172     2.307    
    SLICE_X70Y137        FDCE (Hold_fdce_C_D)         0.120     2.427    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[16]
  -------------------------------------------------------------------
                         required time                         -2.427    
                         arrival time                           3.283    
  -------------------------------------------------------------------
                         slack                                  0.856    

Slack (MET) :             0.857ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/gen_word[0].data_q_reg[0][21]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_s7pll0_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_s7pll0_clkout0 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.877ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.417ns
    Source Clock Delay      (SCD):    3.010ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.463     0.713    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2918, routed)        0.561     1.863    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.913 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=113, routed)         0.510     2.423    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.449 r  clk_core_BUFG_inst/O
                         net (fo=21961, routed)       0.561     3.010    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/clk_core_BUFG
    SLICE_X57Y146        FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/gen_word[0].data_q_reg[0][21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y146        FDRE (Prop_fdre_C_Q)         0.141     3.151 r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/gen_word[0].data_q_reg[0][21]/Q
                         net (fo=1, routed)           0.087     3.238    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/gen_spill_reg.a_data_q_reg[67]_0[3]
    SLICE_X56Y146        LUT4 (Prop_lut4_I1_O)        0.045     3.283 r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/gen_spill_reg.a_data_q[21]_i_1/O
                         net (fo=1, routed)           0.000     3.283    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/D[3]
    SLICE_X56Y146        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.507     0.945    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2918, routed)        0.831     2.417    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/user_clk
    SLICE_X56Y146        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[21]/C
                         clock pessimism             -0.283     2.133    
                         clock uncertainty            0.172     2.306    
    SLICE_X56Y146        FDCE (Hold_fdce_C_D)         0.120     2.426    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[21]
  -------------------------------------------------------------------
                         required time                         -2.426    
                         arrival time                           3.283    
  -------------------------------------------------------------------
                         slack                                  0.857    





---------------------------------------------------------------------------------------------------
From Clock:  soc_s7pll0_clkout0
  To Clock:  clk_core

Setup :            0  Failing Endpoints,  Worst Slack        3.859ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.053ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.859ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][60]/C
                            (rising edge-triggered cell FDRE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[60]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_core rise@20.000ns - soc_s7pll0_clkout0 rise@10.000ns)
  Data Path Delay:        9.260ns  (logic 0.642ns (6.933%)  route 8.618ns (93.067%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.405ns = ( 29.405 - 20.000 ) 
    Source Clock Delay      (SCD):    6.427ns = ( 16.427 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.316    12.798    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    12.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713    14.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    14.695 r  ddr2/ldc/BUFG/O
                         net (fo=2918, routed)        1.731    16.427    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X88Y98         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][60]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y98         FDRE (Prop_fdre_C_Q)         0.518    16.945 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][60]/Q
                         net (fo=1, routed)           8.618    25.563    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg_n_0_[0][60]
    SLICE_X88Y99         LUT4 (Prop_lut4_I0_O)        0.124    25.687 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[60]_i_1__0/O
                         net (fo=1, routed)           0.000    25.687    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/D[57]
    SLICE_X88Y99         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.241    22.652    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    24.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.460 r  ddr2/ldc/BUFG/O
                         net (fo=2918, routed)        1.535    25.996    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.079 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=113, routed)         1.625    27.704    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    27.795 r  clk_core_BUFG_inst/O
                         net (fo=21961, routed)       1.610    29.405    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X88Y99         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[60]/C
                         clock pessimism              0.235    29.640    
                         clock uncertainty           -0.173    29.467    
    SLICE_X88Y99         FDCE (Setup_fdce_C_D)        0.079    29.546    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[60]
  -------------------------------------------------------------------
                         required time                         29.546    
                         arrival time                         -25.687    
  -------------------------------------------------------------------
                         slack                                  3.859    

Slack (MET) :             4.139ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][47]/C
                            (rising edge-triggered cell FDRE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[47]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_core rise@20.000ns - soc_s7pll0_clkout0 rise@10.000ns)
  Data Path Delay:        8.934ns  (logic 0.580ns (6.492%)  route 8.354ns (93.508%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.393ns = ( 29.393 - 20.000 ) 
    Source Clock Delay      (SCD):    6.411ns = ( 16.411 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.316    12.798    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    12.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713    14.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    14.695 r  ddr2/ldc/BUFG/O
                         net (fo=2918, routed)        1.716    16.411    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X85Y103        FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y103        FDRE (Prop_fdre_C_Q)         0.456    16.867 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][47]/Q
                         net (fo=1, routed)           8.354    25.222    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg_n_0_[0][47]
    SLICE_X86Y104        LUT4 (Prop_lut4_I0_O)        0.124    25.346 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[47]_i_1__0/O
                         net (fo=1, routed)           0.000    25.346    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/D[44]
    SLICE_X86Y104        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[47]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.241    22.652    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    24.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.460 r  ddr2/ldc/BUFG/O
                         net (fo=2918, routed)        1.535    25.996    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.079 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=113, routed)         1.625    27.704    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    27.795 r  clk_core_BUFG_inst/O
                         net (fo=21961, routed)       1.599    29.393    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X86Y104        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[47]/C
                         clock pessimism              0.235    29.629    
                         clock uncertainty           -0.173    29.456    
    SLICE_X86Y104        FDCE (Setup_fdce_C_D)        0.029    29.485    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[47]
  -------------------------------------------------------------------
                         required time                         29.485    
                         arrival time                         -25.346    
  -------------------------------------------------------------------
                         slack                                  4.139    

Slack (MET) :             4.374ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][36]/C
                            (rising edge-triggered cell FDRE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[36]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_core rise@20.000ns - soc_s7pll0_clkout0 rise@10.000ns)
  Data Path Delay:        8.696ns  (logic 0.580ns (6.670%)  route 8.116ns (93.330%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.402ns = ( 29.402 - 20.000 ) 
    Source Clock Delay      (SCD):    6.426ns = ( 16.426 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.316    12.798    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    12.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713    14.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    14.695 r  ddr2/ldc/BUFG/O
                         net (fo=2918, routed)        1.730    16.426    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X87Y94         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y94         FDRE (Prop_fdre_C_Q)         0.456    16.882 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][36]/Q
                         net (fo=1, routed)           8.116    24.997    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg_n_0_[0][36]
    SLICE_X85Y95         LUT4 (Prop_lut4_I0_O)        0.124    25.121 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[36]_i_1__0/O
                         net (fo=1, routed)           0.000    25.121    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/D[33]
    SLICE_X85Y95         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.241    22.652    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    24.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.460 r  ddr2/ldc/BUFG/O
                         net (fo=2918, routed)        1.535    25.996    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.079 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=113, routed)         1.625    27.704    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    27.795 r  clk_core_BUFG_inst/O
                         net (fo=21961, routed)       1.607    29.402    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X85Y95         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[36]/C
                         clock pessimism              0.235    29.637    
                         clock uncertainty           -0.173    29.464    
    SLICE_X85Y95         FDCE (Setup_fdce_C_D)        0.031    29.495    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[36]
  -------------------------------------------------------------------
                         required time                         29.495    
                         arrival time                         -25.121    
  -------------------------------------------------------------------
                         slack                                  4.374    

Slack (MET) :             4.421ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][44]/C
                            (rising edge-triggered cell FDRE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[44]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_core rise@20.000ns - soc_s7pll0_clkout0 rise@10.000ns)
  Data Path Delay:        8.657ns  (logic 0.580ns (6.700%)  route 8.077ns (93.300%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.402ns = ( 29.402 - 20.000 ) 
    Source Clock Delay      (SCD):    6.418ns = ( 16.418 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.316    12.798    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    12.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713    14.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    14.695 r  ddr2/ldc/BUFG/O
                         net (fo=2918, routed)        1.722    16.418    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X81Y95         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][44]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y95         FDRE (Prop_fdre_C_Q)         0.456    16.874 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][44]/Q
                         net (fo=1, routed)           8.077    24.951    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg_n_0_[0][44]
    SLICE_X82Y95         LUT4 (Prop_lut4_I0_O)        0.124    25.075 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[44]_i_1__0/O
                         net (fo=1, routed)           0.000    25.075    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/D[41]
    SLICE_X82Y95         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.241    22.652    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    24.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.460 r  ddr2/ldc/BUFG/O
                         net (fo=2918, routed)        1.535    25.996    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.079 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=113, routed)         1.625    27.704    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    27.795 r  clk_core_BUFG_inst/O
                         net (fo=21961, routed)       1.607    29.402    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X82Y95         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[44]/C
                         clock pessimism              0.235    29.637    
                         clock uncertainty           -0.173    29.464    
    SLICE_X82Y95         FDCE (Setup_fdce_C_D)        0.031    29.495    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[44]
  -------------------------------------------------------------------
                         required time                         29.495    
                         arrival time                         -25.075    
  -------------------------------------------------------------------
                         slack                                  4.421    

Slack (MET) :             4.620ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][10]/C
                            (rising edge-triggered cell FDRE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_core rise@20.000ns - soc_s7pll0_clkout0 rise@10.000ns)
  Data Path Delay:        8.493ns  (logic 0.642ns (7.559%)  route 7.851ns (92.441%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.393ns = ( 29.393 - 20.000 ) 
    Source Clock Delay      (SCD):    6.419ns = ( 16.419 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.316    12.798    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    12.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713    14.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    14.695 r  ddr2/ldc/BUFG/O
                         net (fo=2918, routed)        1.723    16.419    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X80Y97         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y97         FDRE (Prop_fdre_C_Q)         0.518    16.937 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][10]/Q
                         net (fo=1, routed)           7.851    24.788    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg_n_0_[0][10]
    SLICE_X78Y98         LUT4 (Prop_lut4_I0_O)        0.124    24.912 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[10]_i_1__0/O
                         net (fo=1, routed)           0.000    24.912    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/D[7]
    SLICE_X78Y98         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.241    22.652    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    24.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.460 r  ddr2/ldc/BUFG/O
                         net (fo=2918, routed)        1.535    25.996    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.079 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=113, routed)         1.625    27.704    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    27.795 r  clk_core_BUFG_inst/O
                         net (fo=21961, routed)       1.598    29.393    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X78Y98         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[10]/C
                         clock pessimism              0.235    29.628    
                         clock uncertainty           -0.173    29.455    
    SLICE_X78Y98         FDCE (Setup_fdce_C_D)        0.077    29.532    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[10]
  -------------------------------------------------------------------
                         required time                         29.532    
                         arrival time                         -24.912    
  -------------------------------------------------------------------
                         slack                                  4.620    

Slack (MET) :             4.756ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][43]/C
                            (rising edge-triggered cell FDRE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[43]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_core rise@20.000ns - soc_s7pll0_clkout0 rise@10.000ns)
  Data Path Delay:        8.366ns  (logic 0.642ns (7.674%)  route 7.724ns (92.326%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.391ns = ( 29.391 - 20.000 ) 
    Source Clock Delay      (SCD):    6.412ns = ( 16.412 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.316    12.798    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    12.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713    14.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    14.695 r  ddr2/ldc/BUFG/O
                         net (fo=2918, routed)        1.717    16.412    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X88Y108        FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][43]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y108        FDRE (Prop_fdre_C_Q)         0.518    16.930 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][43]/Q
                         net (fo=1, routed)           7.724    24.655    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg_n_0_[0][43]
    SLICE_X88Y109        LUT4 (Prop_lut4_I0_O)        0.124    24.779 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[43]_i_1__0/O
                         net (fo=1, routed)           0.000    24.779    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/D[40]
    SLICE_X88Y109        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[43]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.241    22.652    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    24.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.460 r  ddr2/ldc/BUFG/O
                         net (fo=2918, routed)        1.535    25.996    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.079 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=113, routed)         1.625    27.704    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    27.795 r  clk_core_BUFG_inst/O
                         net (fo=21961, routed)       1.597    29.391    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X88Y109        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[43]/C
                         clock pessimism              0.235    29.627    
                         clock uncertainty           -0.173    29.454    
    SLICE_X88Y109        FDCE (Setup_fdce_C_D)        0.081    29.535    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[43]
  -------------------------------------------------------------------
                         required time                         29.535    
                         arrival time                         -24.779    
  -------------------------------------------------------------------
                         slack                                  4.756    

Slack (MET) :             4.843ns  (required time - arrival time)
  Source:                 ddr2/init_done_reg/C
                            (rising edge-triggered cell FDRE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            swervolf/syscon/o_wb_rdt_reg[16]/D
                            (rising edge-triggered cell FDSE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_core rise@20.000ns - soc_s7pll0_clkout0 rise@10.000ns)
  Data Path Delay:        8.223ns  (logic 0.580ns (7.054%)  route 7.643ns (92.946%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.281ns = ( 29.281 - 20.000 ) 
    Source Clock Delay      (SCD):    6.309ns = ( 16.309 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.316    12.798    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    12.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713    14.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    14.695 r  ddr2/ldc/BUFG/O
                         net (fo=2918, routed)        1.614    16.309    ddr2/user_clk
    SLICE_X71Y135        FDRE                                         r  ddr2/init_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y135        FDRE (Prop_fdre_C_Q)         0.456    16.765 r  ddr2/init_done_reg/Q
                         net (fo=1, routed)           7.643    24.408    swervolf/axi2wb/init_done
    SLICE_X71Y128        LUT6 (Prop_lut6_I4_O)        0.124    24.532 r  swervolf/axi2wb/o_wb_rdt[16]_i_1/O
                         net (fo=1, routed)           0.000    24.532    swervolf/syscon/o_wb_rdt_reg[31]_3[16]
    SLICE_X71Y128        FDSE                                         r  swervolf/syscon/o_wb_rdt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.241    22.652    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    24.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.460 r  ddr2/ldc/BUFG/O
                         net (fo=2918, routed)        1.535    25.996    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.079 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=113, routed)         1.625    27.704    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    27.795 r  clk_core_BUFG_inst/O
                         net (fo=21961, routed)       1.487    29.281    swervolf/syscon/clk_core_BUFG
    SLICE_X71Y128        FDSE                                         r  swervolf/syscon/o_wb_rdt_reg[16]/C
                         clock pessimism              0.235    29.517    
                         clock uncertainty           -0.173    29.344    
    SLICE_X71Y128        FDSE (Setup_fdse_C_D)        0.031    29.375    swervolf/syscon/o_wb_rdt_reg[16]
  -------------------------------------------------------------------
                         required time                         29.375    
                         arrival time                         -24.532    
  -------------------------------------------------------------------
                         slack                                  4.843    

Slack (MET) :             5.021ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][7]/C
                            (rising edge-triggered cell FDRE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_core rise@20.000ns - soc_s7pll0_clkout0 rise@10.000ns)
  Data Path Delay:        8.050ns  (logic 0.642ns (7.975%)  route 7.408ns (92.025%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.405ns = ( 29.405 - 20.000 ) 
    Source Clock Delay      (SCD):    6.427ns = ( 16.427 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.316    12.798    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    12.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713    14.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    14.695 r  ddr2/ldc/BUFG/O
                         net (fo=2918, routed)        1.731    16.427    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X88Y97         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y97         FDRE (Prop_fdre_C_Q)         0.518    16.945 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][7]/Q
                         net (fo=1, routed)           7.408    24.353    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg_n_0_[1][7]
    SLICE_X87Y98         LUT4 (Prop_lut4_I3_O)        0.124    24.477 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[7]_i_1__0/O
                         net (fo=1, routed)           0.000    24.477    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/D[4]
    SLICE_X87Y98         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.241    22.652    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    24.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.460 r  ddr2/ldc/BUFG/O
                         net (fo=2918, routed)        1.535    25.996    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.079 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=113, routed)         1.625    27.704    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    27.795 r  clk_core_BUFG_inst/O
                         net (fo=21961, routed)       1.610    29.405    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X87Y98         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[7]/C
                         clock pessimism              0.235    29.640    
                         clock uncertainty           -0.173    29.467    
    SLICE_X87Y98         FDCE (Setup_fdce_C_D)        0.031    29.498    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[7]
  -------------------------------------------------------------------
                         required time                         29.498    
                         arrival time                         -24.477    
  -------------------------------------------------------------------
                         slack                                  5.021    

Slack (MET) :             5.144ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][53]/C
                            (rising edge-triggered cell FDRE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[53]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_core rise@20.000ns - soc_s7pll0_clkout0 rise@10.000ns)
  Data Path Delay:        7.931ns  (logic 0.580ns (7.313%)  route 7.351ns (92.687%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.391ns = ( 29.391 - 20.000 ) 
    Source Clock Delay      (SCD):    6.409ns = ( 16.409 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.316    12.798    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    12.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713    14.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    14.695 r  ddr2/ldc/BUFG/O
                         net (fo=2918, routed)        1.714    16.409    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X85Y109        FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y109        FDRE (Prop_fdre_C_Q)         0.456    16.865 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][53]/Q
                         net (fo=1, routed)           7.351    24.216    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg_n_0_[1][53]
    SLICE_X86Y109        LUT4 (Prop_lut4_I3_O)        0.124    24.340 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[53]_i_1__0/O
                         net (fo=1, routed)           0.000    24.340    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/D[50]
    SLICE_X86Y109        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.241    22.652    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    24.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.460 r  ddr2/ldc/BUFG/O
                         net (fo=2918, routed)        1.535    25.996    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.079 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=113, routed)         1.625    27.704    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    27.795 r  clk_core_BUFG_inst/O
                         net (fo=21961, routed)       1.597    29.391    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X86Y109        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[53]/C
                         clock pessimism              0.235    29.627    
                         clock uncertainty           -0.173    29.454    
    SLICE_X86Y109        FDCE (Setup_fdce_C_D)        0.031    29.485    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[53]
  -------------------------------------------------------------------
                         required time                         29.485    
                         arrival time                         -24.340    
  -------------------------------------------------------------------
                         slack                                  5.144    

Slack (MET) :             5.208ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][54]/C
                            (rising edge-triggered cell FDRE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[54]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_core rise@20.000ns - soc_s7pll0_clkout0 rise@10.000ns)
  Data Path Delay:        7.909ns  (logic 0.642ns (8.117%)  route 7.267ns (91.883%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.392ns = ( 29.392 - 20.000 ) 
    Source Clock Delay      (SCD):    6.418ns = ( 16.418 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.316    12.798    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    12.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713    14.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    14.695 r  ddr2/ldc/BUFG/O
                         net (fo=2918, routed)        1.722    16.418    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X80Y96         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y96         FDRE (Prop_fdre_C_Q)         0.518    16.936 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][54]/Q
                         net (fo=1, routed)           7.267    24.203    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg_n_0_[1][54]
    SLICE_X78Y96         LUT4 (Prop_lut4_I3_O)        0.124    24.327 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[54]_i_1__0/O
                         net (fo=1, routed)           0.000    24.327    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/D[51]
    SLICE_X78Y96         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.241    22.652    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    24.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.460 r  ddr2/ldc/BUFG/O
                         net (fo=2918, routed)        1.535    25.996    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.079 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=113, routed)         1.625    27.704    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    27.795 r  clk_core_BUFG_inst/O
                         net (fo=21961, routed)       1.597    29.392    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X78Y96         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[54]/C
                         clock pessimism              0.235    29.627    
                         clock uncertainty           -0.173    29.454    
    SLICE_X78Y96         FDCE (Setup_fdce_C_D)        0.081    29.535    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[54]
  -------------------------------------------------------------------
                         required time                         29.535    
                         arrival time                         -24.327    
  -------------------------------------------------------------------
                         slack                                  5.208    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][39]/C
                            (rising edge-triggered cell FDRE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[39]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        4.216ns  (logic 0.467ns (11.077%)  route 3.749ns (88.923%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.660ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.939ns
    Source Clock Delay      (SCD):    6.044ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.241     2.652    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634     4.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.460 r  ddr2/ldc/BUFG/O
                         net (fo=2918, routed)        1.584     6.044    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X89Y123        FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y123        FDRE (Prop_fdre_C_Q)         0.367     6.411 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][39]/Q
                         net (fo=1, routed)           3.749    10.160    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg_n_0_[1][39]
    SLICE_X88Y124        LUT4 (Prop_lut4_I3_O)        0.100    10.260 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[39]_i_1__0/O
                         net (fo=1, routed)           0.000    10.260    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/D[36]
    SLICE_X88Y124        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.316     2.798    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2918, routed)        1.657     6.353    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.441 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=113, routed)         1.704     8.145    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     8.241 r  clk_core_BUFG_inst/O
                         net (fo=21961, routed)       1.698     9.939    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X88Y124        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[39]/C
                         clock pessimism             -0.235     9.704    
                         clock uncertainty            0.173     9.877    
    SLICE_X88Y124        FDCE (Hold_fdce_C_D)         0.330    10.207    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[39]
  -------------------------------------------------------------------
                         required time                        -10.207    
                         arrival time                          10.260    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][69]/C
                            (rising edge-triggered cell FDRE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[69]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        2.066ns  (logic 0.186ns (9.004%)  route 1.880ns (90.996%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.734ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.869ns
    Source Clock Delay      (SCD):    1.851ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.463     0.713    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2918, routed)        0.549     1.851    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X51Y126        FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][69]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y126        FDRE (Prop_fdre_C_Q)         0.141     1.992 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][69]/Q
                         net (fo=1, routed)           1.880     3.872    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg_n_0_[1][69]
    SLICE_X51Y125        LUT4 (Prop_lut4_I3_O)        0.045     3.917 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[69]_i_1__0/O
                         net (fo=1, routed)           0.000     3.917    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/D[66]
    SLICE_X51Y125        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[69]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.507     0.945    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2918, routed)        0.831     2.417    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.470 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=113, routed)         0.556     3.025    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     3.054 r  clk_core_BUFG_inst/O
                         net (fo=21961, routed)       0.815     3.869    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X51Y125        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[69]/C
                         clock pessimism             -0.283     3.585    
                         clock uncertainty            0.173     3.758    
    SLICE_X51Y125        FDCE (Hold_fdce_C_D)         0.092     3.850    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[69]
  -------------------------------------------------------------------
                         required time                         -3.850    
                         arrival time                           3.917    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/gen_word[0].data_q_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        2.077ns  (logic 0.186ns (8.957%)  route 1.891ns (91.043%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.743ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.969ns
    Source Clock Delay      (SCD):    1.942ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.463     0.713    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2918, routed)        0.639     1.942    cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/user_clk
    SLICE_X53Y162        FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/gen_word[0].data_q_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y162        FDRE (Prop_fdre_C_Q)         0.141     2.083 r  cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/gen_word[0].data_q_reg[0][4]/Q
                         net (fo=1, routed)           1.891     3.973    cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/gen_spill_reg.a_data_q_reg[8]_0[3]
    SLICE_X52Y161        LUT4 (Prop_lut4_I1_O)        0.045     4.018 r  cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/gen_spill_reg.a_data_q[4]_i_1/O
                         net (fo=1, routed)           0.000     4.018    cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[8]_1[3]
    SLICE_X52Y161        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.507     0.945    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2918, routed)        0.831     2.417    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.470 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=113, routed)         0.556     3.025    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     3.054 r  clk_core_BUFG_inst/O
                         net (fo=21961, routed)       0.914     3.969    cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X52Y161        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[4]/C
                         clock pessimism             -0.283     3.685    
                         clock uncertainty            0.173     3.858    
    SLICE_X52Y161        FDCE (Hold_fdce_C_D)         0.092     3.950    cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.950    
                         arrival time                           4.018    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/gen_word[1].data_q_reg[1][8]/C
                            (rising edge-triggered cell FDRE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        2.080ns  (logic 0.246ns (11.826%)  route 1.834ns (88.174%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.742ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.969ns
    Source Clock Delay      (SCD):    1.943ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.463     0.713    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2918, routed)        0.640     1.943    cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/user_clk
    SLICE_X54Y160        FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/gen_word[1].data_q_reg[1][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y160        FDRE (Prop_fdre_C_Q)         0.148     2.091 r  cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/gen_word[1].data_q_reg[1][8]/Q
                         net (fo=1, routed)           1.834     3.925    cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/gen_spill_reg.a_data_q_reg[8][7]
    SLICE_X52Y161        LUT4 (Prop_lut4_I0_O)        0.098     4.023 r  cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/gen_spill_reg.a_data_q[8]_i_1/O
                         net (fo=1, routed)           0.000     4.023    cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[8]_1[7]
    SLICE_X52Y161        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.507     0.945    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2918, routed)        0.831     2.417    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.470 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=113, routed)         0.556     3.025    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     3.054 r  clk_core_BUFG_inst/O
                         net (fo=21961, routed)       0.914     3.969    cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X52Y161        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[8]/C
                         clock pessimism             -0.283     3.685    
                         clock uncertainty            0.173     3.858    
    SLICE_X52Y161        FDCE (Hold_fdce_C_D)         0.092     3.950    cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[8]
  -------------------------------------------------------------------
                         required time                         -3.950    
                         arrival time                           4.023    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][20]/C
                            (rising edge-triggered cell FDRE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        4.185ns  (logic 0.518ns (12.377%)  route 3.667ns (87.623%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.667ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.970ns
    Source Clock Delay      (SCD):    6.068ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.241     2.652    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634     4.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.460 r  ddr2/ldc/BUFG/O
                         net (fo=2918, routed)        1.607     6.068    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X84Y95         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y95         FDRE (Prop_fdre_C_Q)         0.418     6.486 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][20]/Q
                         net (fo=1, routed)           3.667    10.153    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg_n_0_[1][20]
    SLICE_X85Y95         LUT4 (Prop_lut4_I3_O)        0.100    10.253 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[20]_i_1__0/O
                         net (fo=1, routed)           0.000    10.253    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/D[17]
    SLICE_X85Y95         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.316     2.798    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2918, routed)        1.657     6.353    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.441 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=113, routed)         1.704     8.145    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     8.241 r  clk_core_BUFG_inst/O
                         net (fo=21961, routed)       1.728     9.970    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X85Y95         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[20]/C
                         clock pessimism             -0.235     9.734    
                         clock uncertainty            0.173     9.907    
    SLICE_X85Y95         FDCE (Hold_fdce_C_D)         0.270    10.177    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[20]
  -------------------------------------------------------------------
                         required time                        -10.177    
                         arrival time                          10.253    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][33]/C
                            (rising edge-triggered cell FDRE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[33]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        4.246ns  (logic 0.467ns (10.998%)  route 3.779ns (89.002%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.665ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.957ns
    Source Clock Delay      (SCD):    6.057ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.241     2.652    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634     4.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.460 r  ddr2/ldc/BUFG/O
                         net (fo=2918, routed)        1.597     6.057    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X89Y109        FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y109        FDRE (Prop_fdre_C_Q)         0.367     6.424 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][33]/Q
                         net (fo=1, routed)           3.779    10.203    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg_n_0_[0][33]
    SLICE_X88Y109        LUT4 (Prop_lut4_I0_O)        0.100    10.303 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[33]_i_1__0/O
                         net (fo=1, routed)           0.000    10.303    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/D[30]
    SLICE_X88Y109        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.316     2.798    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2918, routed)        1.657     6.353    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.441 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=113, routed)         1.704     8.145    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     8.241 r  clk_core_BUFG_inst/O
                         net (fo=21961, routed)       1.716     9.957    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X88Y109        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[33]/C
                         clock pessimism             -0.235     9.722    
                         clock uncertainty            0.173     9.895    
    SLICE_X88Y109        FDCE (Hold_fdce_C_D)         0.330    10.225    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[33]
  -------------------------------------------------------------------
                         required time                        -10.225    
                         arrival time                          10.303    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][11]/C
                            (rising edge-triggered cell FDRE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        2.112ns  (logic 0.209ns (9.894%)  route 1.903ns (90.106%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.739ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.914ns
    Source Clock Delay      (SCD):    1.891ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.463     0.713    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2918, routed)        0.589     1.891    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X76Y114        FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y114        FDRE (Prop_fdre_C_Q)         0.164     2.055 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][11]/Q
                         net (fo=1, routed)           1.903     3.959    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg_n_0_[1][11]
    SLICE_X78Y117        LUT4 (Prop_lut4_I3_O)        0.045     4.004 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[11]_i_1__0/O
                         net (fo=1, routed)           0.000     4.004    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/D[8]
    SLICE_X78Y117        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.507     0.945    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2918, routed)        0.831     2.417    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.470 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=113, routed)         0.556     3.025    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     3.054 r  clk_core_BUFG_inst/O
                         net (fo=21961, routed)       0.859     3.914    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X78Y117        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[11]/C
                         clock pessimism             -0.283     3.630    
                         clock uncertainty            0.173     3.803    
    SLICE_X78Y117        FDCE (Hold_fdce_C_D)         0.120     3.923    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[11]
  -------------------------------------------------------------------
                         required time                         -3.923    
                         arrival time                           4.004    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][68]/C
                            (rising edge-triggered cell FDRE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[68]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        2.091ns  (logic 0.209ns (9.996%)  route 1.882ns (90.004%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.734ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.869ns
    Source Clock Delay      (SCD):    1.851ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.463     0.713    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2918, routed)        0.549     1.851    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X50Y126        FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][68]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y126        FDRE (Prop_fdre_C_Q)         0.164     2.015 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][68]/Q
                         net (fo=1, routed)           1.882     3.897    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg_n_0_[0][68]
    SLICE_X51Y125        LUT4 (Prop_lut4_I0_O)        0.045     3.942 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[68]_i_1__0/O
                         net (fo=1, routed)           0.000     3.942    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/D[65]
    SLICE_X51Y125        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[68]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.507     0.945    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2918, routed)        0.831     2.417    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.470 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=113, routed)         0.556     3.025    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     3.054 r  clk_core_BUFG_inst/O
                         net (fo=21961, routed)       0.815     3.869    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X51Y125        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[68]/C
                         clock pessimism             -0.283     3.585    
                         clock uncertainty            0.173     3.758    
    SLICE_X51Y125        FDCE (Hold_fdce_C_D)         0.092     3.850    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[68]
  -------------------------------------------------------------------
                         required time                         -3.850    
                         arrival time                           3.942    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][70]/C
                            (rising edge-triggered cell FDRE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[70]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        4.259ns  (logic 0.467ns (10.966%)  route 3.792ns (89.034%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.662ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.832ns
    Source Clock Delay      (SCD):    5.935ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.241     2.652    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634     4.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.460 r  ddr2/ldc/BUFG/O
                         net (fo=2918, routed)        1.475     5.935    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X57Y124        FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][70]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y124        FDRE (Prop_fdre_C_Q)         0.367     6.302 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][70]/Q
                         net (fo=1, routed)           3.792    10.094    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg_n_0_[0][70]
    SLICE_X54Y124        LUT4 (Prop_lut4_I0_O)        0.100    10.194 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[70]_i_1__0/O
                         net (fo=1, routed)           0.000    10.194    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/D[67]
    SLICE_X54Y124        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[70]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.316     2.798    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2918, routed)        1.657     6.353    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.441 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=113, routed)         1.704     8.145    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     8.241 r  clk_core_BUFG_inst/O
                         net (fo=21961, routed)       1.591     9.832    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X54Y124        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[70]/C
                         clock pessimism             -0.235     9.597    
                         clock uncertainty            0.173     9.770    
    SLICE_X54Y124        FDCE (Hold_fdce_C_D)         0.330    10.100    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[70]
  -------------------------------------------------------------------
                         required time                        -10.100    
                         arrival time                          10.194    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/gen_word[1].data_q_reg[1][2]/C
                            (rising edge-triggered cell FDRE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        2.129ns  (logic 0.209ns (9.818%)  route 1.920ns (90.182%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.740ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.967ns
    Source Clock Delay      (SCD):    1.943ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.463     0.713    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2918, routed)        0.640     1.943    cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/user_clk
    SLICE_X54Y160        FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/gen_word[1].data_q_reg[1][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y160        FDRE (Prop_fdre_C_Q)         0.164     2.107 r  cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/gen_word[1].data_q_reg[1][2]/Q
                         net (fo=1, routed)           1.920     4.026    cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/gen_spill_reg.a_data_q_reg[8][1]
    SLICE_X54Y162        LUT4 (Prop_lut4_I0_O)        0.045     4.071 r  cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/gen_spill_reg.a_data_q[2]_i_1/O
                         net (fo=1, routed)           0.000     4.071    cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[8]_1[1]
    SLICE_X54Y162        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.507     0.945    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2918, routed)        0.831     2.417    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.470 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=113, routed)         0.556     3.025    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     3.054 r  clk_core_BUFG_inst/O
                         net (fo=21961, routed)       0.912     3.967    cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X54Y162        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[2]/C
                         clock pessimism             -0.283     3.683    
                         clock uncertainty            0.173     3.856    
    SLICE_X54Y162        FDCE (Hold_fdce_C_D)         0.120     3.976    cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.976    
                         arrival time                           4.071    
  -------------------------------------------------------------------
                         slack                                  0.096    





---------------------------------------------------------------------------------------------------
From Clock:  tck_dtmcs
  To Clock:  clk_core

Setup :            0  Failing Endpoints,  Worst Slack       13.867ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.242ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.867ns  (required time - arrival time)
  Source:                 tap/dtmcs_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/wren_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        12.995ns  (logic 0.419ns (3.224%)  route 12.576ns (96.776%))
  Logic Levels:           0  
  Clock Path Skew:        7.238ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.286ns = ( 29.286 - 20.000 ) 
    Source Clock Delay      (SCD):    2.049ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=82, routed)          2.049     2.049    tap/dtmcs_tck
    SLICE_X31Y123        FDRE                                         r  tap/dtmcs_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y123        FDRE (Prop_fdre_C_Q)         0.419     2.468 r  tap/dtmcs_r_reg[1]/Q
                         net (fo=1, routed)          12.576    15.044    tap/dtmcs_r_reg_n_0_[1]
    SLICE_X32Y123        FDCE                                         r  tap/wren_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.241    22.652    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    24.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.460 r  ddr2/ldc/BUFG/O
                         net (fo=2918, routed)        1.535    25.996    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.079 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=113, routed)         1.625    27.704    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    27.795 r  clk_core_BUFG_inst/O
                         net (fo=21961, routed)       1.492    29.286    tap/clk_core_BUFG
    SLICE_X32Y123        FDCE                                         r  tap/wren_reg[0]/C
                         clock pessimism              0.000    29.286    
                         clock uncertainty           -0.140    29.147    
    SLICE_X32Y123        FDCE (Setup_fdce_C_D)       -0.236    28.911    tap/wren_reg[0]
  -------------------------------------------------------------------
                         required time                         28.911    
                         arrival time                         -15.044    
  -------------------------------------------------------------------
                         slack                                 13.867    

Slack (MET) :             14.430ns  (required time - arrival time)
  Source:                 tap/dtmcs_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/rden_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        12.600ns  (logic 0.456ns (3.619%)  route 12.144ns (96.381%))
  Logic Levels:           0  
  Clock Path Skew:        7.238ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.286ns = ( 29.286 - 20.000 ) 
    Source Clock Delay      (SCD):    2.049ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=82, routed)          2.049     2.049    tap/dtmcs_tck
    SLICE_X31Y123        FDRE                                         r  tap/dtmcs_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y123        FDRE (Prop_fdre_C_Q)         0.456     2.505 r  tap/dtmcs_r_reg[0]/Q
                         net (fo=1, routed)          12.144    14.649    tap/dtmcs_r_reg_n_0_[0]
    SLICE_X32Y123        FDCE                                         r  tap/rden_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.241    22.652    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    24.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.460 r  ddr2/ldc/BUFG/O
                         net (fo=2918, routed)        1.535    25.996    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.079 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=113, routed)         1.625    27.704    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    27.795 r  clk_core_BUFG_inst/O
                         net (fo=21961, routed)       1.492    29.286    tap/clk_core_BUFG
    SLICE_X32Y123        FDCE                                         r  tap/rden_reg[0]/C
                         clock pessimism              0.000    29.286    
                         clock uncertainty           -0.140    29.147    
    SLICE_X32Y123        FDCE (Setup_fdce_C_D)       -0.067    29.080    tap/rden_reg[0]
  -------------------------------------------------------------------
                         required time                         29.080    
                         arrival time                         -14.649    
  -------------------------------------------------------------------
                         slack                                 14.430    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.242ns  (arrival time - required time)
  Source:                 tap/dtmcs_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/rden_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        10.688ns  (logic 0.367ns (3.434%)  route 10.321ns (96.566%))
  Logic Levels:           0  
  Clock Path Skew:        8.114ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.850ns
    Source Clock Delay      (SCD):    1.736ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=82, routed)          1.736     1.736    tap/dtmcs_tck
    SLICE_X31Y123        FDRE                                         r  tap/dtmcs_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y123        FDRE (Prop_fdre_C_Q)         0.367     2.103 r  tap/dtmcs_r_reg[0]/Q
                         net (fo=1, routed)          10.321    12.424    tap/dtmcs_r_reg_n_0_[0]
    SLICE_X32Y123        FDCE                                         r  tap/rden_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.316     2.798    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2918, routed)        1.657     6.353    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.441 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=113, routed)         1.704     8.145    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     8.241 r  clk_core_BUFG_inst/O
                         net (fo=21961, routed)       1.609     9.850    tap/clk_core_BUFG
    SLICE_X32Y123        FDCE                                         r  tap/rden_reg[0]/C
                         clock pessimism              0.000     9.850    
                         clock uncertainty            0.140     9.990    
    SLICE_X32Y123        FDCE (Hold_fdce_C_D)         0.192    10.182    tap/rden_reg[0]
  -------------------------------------------------------------------
                         required time                        -10.182    
                         arrival time                          12.424    
  -------------------------------------------------------------------
                         slack                                  2.242    

Slack (MET) :             2.494ns  (arrival time - required time)
  Source:                 tap/dtmcs_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/wren_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        5.692ns  (logic 0.128ns (2.249%)  route 5.564ns (97.751%))
  Logic Levels:           0  
  Clock Path Skew:        3.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.877ns
    Source Clock Delay      (SCD):    0.835ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=82, routed)          0.835     0.835    tap/dtmcs_tck
    SLICE_X31Y123        FDRE                                         r  tap/dtmcs_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y123        FDRE (Prop_fdre_C_Q)         0.128     0.963 r  tap/dtmcs_r_reg[1]/Q
                         net (fo=1, routed)           5.564     6.527    tap/dtmcs_r_reg_n_0_[1]
    SLICE_X32Y123        FDCE                                         r  tap/wren_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.507     0.945    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2918, routed)        0.831     2.417    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.470 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=113, routed)         0.556     3.025    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     3.054 r  clk_core_BUFG_inst/O
                         net (fo=21961, routed)       0.822     3.877    tap/clk_core_BUFG
    SLICE_X32Y123        FDCE                                         r  tap/wren_reg[0]/C
                         clock pessimism              0.000     3.877    
                         clock uncertainty            0.140     4.017    
    SLICE_X32Y123        FDCE (Hold_fdce_C_D)         0.016     4.033    tap/wren_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.033    
                         arrival time                           6.527    
  -------------------------------------------------------------------
                         slack                                  2.494    





---------------------------------------------------------------------------------------------------
From Clock:  clk_core
  To Clock:  tck_dtmcs

Setup :            0  Failing Endpoints,  Worst Slack       11.895ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.966ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.895ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (tck_dtmcs rise@100.000ns - clk_core rise@80.000ns)
  Data Path Delay:        1.967ns  (logic 0.610ns (31.015%)  route 1.357ns (68.985%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -6.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.778ns = ( 103.778 - 100.000 ) 
    Source Clock Delay      (SCD):    9.851ns = ( 89.851 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    81.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.316    82.798    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    82.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713    84.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    84.695 r  ddr2/ldc/BUFG/O
                         net (fo=2918, routed)        1.657    86.353    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    86.441 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=113, routed)         1.704    88.145    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    88.241 r  clk_core_BUFG_inst/O
                         net (fo=21961, routed)       1.610    89.851    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X43Y131        FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y131        FDCE (Prop_fdce_C_Q)         0.456    90.307 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[19]/Q
                         net (fo=1, routed)           1.357    91.664    tap/dmi_reg_rdata[19]
    SLICE_X51Y131        LUT3 (Prop_lut3_I0_O)        0.154    91.818 r  tap/dtmcs[21]_i_1/O
                         net (fo=1, routed)           0.000    91.818    tap/dtmcs[21]_i_1_n_0
    SLICE_X51Y131        FDRE                                         r  tap/dtmcs_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=82, routed)          3.778   103.778    tap/dtmcs_tck
    SLICE_X51Y131        FDRE                                         r  tap/dtmcs_reg[21]/C
                         clock pessimism              0.000   103.778    
                         clock uncertainty           -0.140   103.638    
    SLICE_X51Y131        FDRE (Setup_fdre_C_D)        0.075   103.713    tap/dtmcs_reg[21]
  -------------------------------------------------------------------
                         required time                        103.713    
                         arrival time                         -91.818    
  -------------------------------------------------------------------
                         slack                                 11.895    

Slack (MET) :             11.915ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (tck_dtmcs rise@100.000ns - clk_core rise@80.000ns)
  Data Path Delay:        1.634ns  (logic 0.580ns (35.501%)  route 1.054ns (64.499%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -6.342ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.509ns = ( 103.509 - 100.000 ) 
    Source Clock Delay      (SCD):    9.851ns = ( 89.851 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    81.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.316    82.798    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    82.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713    84.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    84.695 r  ddr2/ldc/BUFG/O
                         net (fo=2918, routed)        1.657    86.353    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    86.441 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=113, routed)         1.704    88.145    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    88.241 r  clk_core_BUFG_inst/O
                         net (fo=21961, routed)       1.610    89.851    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X43Y131        FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y131        FDCE (Prop_fdce_C_Q)         0.456    90.307 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[12]/Q
                         net (fo=1, routed)           1.054    91.361    tap/dmi_reg_rdata[12]
    SLICE_X49Y131        LUT3 (Prop_lut3_I0_O)        0.124    91.485 r  tap/dtmcs[14]_i_1/O
                         net (fo=1, routed)           0.000    91.485    tap/dtmcs[14]_i_1_n_0
    SLICE_X49Y131        FDRE                                         r  tap/dtmcs_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=82, routed)          3.509   103.509    tap/dtmcs_tck
    SLICE_X49Y131        FDRE                                         r  tap/dtmcs_reg[14]/C
                         clock pessimism              0.000   103.509    
                         clock uncertainty           -0.140   103.369    
    SLICE_X49Y131        FDRE (Setup_fdre_C_D)        0.031   103.400    tap/dtmcs_reg[14]
  -------------------------------------------------------------------
                         required time                        103.400    
                         arrival time                         -91.485    
  -------------------------------------------------------------------
                         slack                                 11.915    

Slack (MET) :             12.015ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (tck_dtmcs rise@100.000ns - clk_core rise@80.000ns)
  Data Path Delay:        1.534ns  (logic 0.580ns (37.803%)  route 0.954ns (62.197%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -6.342ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.509ns = ( 103.509 - 100.000 ) 
    Source Clock Delay      (SCD):    9.851ns = ( 89.851 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    81.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.316    82.798    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    82.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713    84.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    84.695 r  ddr2/ldc/BUFG/O
                         net (fo=2918, routed)        1.657    86.353    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    86.441 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=113, routed)         1.704    88.145    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    88.241 r  clk_core_BUFG_inst/O
                         net (fo=21961, routed)       1.610    89.851    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X43Y131        FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y131        FDCE (Prop_fdce_C_Q)         0.456    90.307 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[5]/Q
                         net (fo=1, routed)           0.954    91.261    tap/dmi_reg_rdata[5]
    SLICE_X49Y131        LUT3 (Prop_lut3_I0_O)        0.124    91.385 r  tap/dtmcs[7]_i_1/O
                         net (fo=1, routed)           0.000    91.385    tap/dtmcs[7]_i_1_n_0
    SLICE_X49Y131        FDRE                                         r  tap/dtmcs_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=82, routed)          3.509   103.509    tap/dtmcs_tck
    SLICE_X49Y131        FDRE                                         r  tap/dtmcs_reg[7]/C
                         clock pessimism              0.000   103.509    
                         clock uncertainty           -0.140   103.369    
    SLICE_X49Y131        FDRE (Setup_fdre_C_D)        0.032   103.401    tap/dtmcs_reg[7]
  -------------------------------------------------------------------
                         required time                        103.401    
                         arrival time                         -91.385    
  -------------------------------------------------------------------
                         slack                                 12.015    

Slack (MET) :             12.046ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (tck_dtmcs rise@100.000ns - clk_core rise@80.000ns)
  Data Path Delay:        1.544ns  (logic 0.610ns (39.500%)  route 0.934ns (60.500%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -6.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.509ns = ( 103.509 - 100.000 ) 
    Source Clock Delay      (SCD):    9.853ns = ( 89.853 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    81.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.316    82.798    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    82.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713    84.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    84.695 r  ddr2/ldc/BUFG/O
                         net (fo=2918, routed)        1.657    86.353    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    86.441 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=113, routed)         1.704    88.145    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    88.241 r  clk_core_BUFG_inst/O
                         net (fo=21961, routed)       1.612    89.853    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X47Y133        FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y133        FDCE (Prop_fdce_C_Q)         0.456    90.309 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[14]/Q
                         net (fo=1, routed)           0.934    91.243    tap/dmi_reg_rdata[14]
    SLICE_X49Y131        LUT3 (Prop_lut3_I0_O)        0.154    91.397 r  tap/dtmcs[16]_i_1/O
                         net (fo=1, routed)           0.000    91.397    tap/dtmcs[16]_i_1_n_0
    SLICE_X49Y131        FDRE                                         r  tap/dtmcs_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=82, routed)          3.509   103.509    tap/dtmcs_tck
    SLICE_X49Y131        FDRE                                         r  tap/dtmcs_reg[16]/C
                         clock pessimism              0.000   103.509    
                         clock uncertainty           -0.140   103.369    
    SLICE_X49Y131        FDRE (Setup_fdre_C_D)        0.075   103.444    tap/dtmcs_reg[16]
  -------------------------------------------------------------------
                         required time                        103.444    
                         arrival time                         -91.397    
  -------------------------------------------------------------------
                         slack                                 12.046    

Slack (MET) :             12.056ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (tck_dtmcs rise@100.000ns - clk_core rise@80.000ns)
  Data Path Delay:        1.694ns  (logic 0.674ns (39.794%)  route 1.020ns (60.206%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -6.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.615ns = ( 103.615 - 100.000 ) 
    Source Clock Delay      (SCD):    9.844ns = ( 89.844 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    81.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.316    82.798    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    82.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713    84.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    84.695 r  ddr2/ldc/BUFG/O
                         net (fo=2918, routed)        1.657    86.353    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    86.441 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=113, routed)         1.704    88.145    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    88.241 r  clk_core_BUFG_inst/O
                         net (fo=21961, routed)       1.603    89.844    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X54Y133        FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y133        FDCE (Prop_fdce_C_Q)         0.518    90.362 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[27]/Q
                         net (fo=1, routed)           1.020    91.382    tap/dmi_reg_rdata[27]
    SLICE_X54Y132        LUT3 (Prop_lut3_I0_O)        0.156    91.538 r  tap/dtmcs[29]_i_1/O
                         net (fo=1, routed)           0.000    91.538    tap/dtmcs[29]_i_1_n_0
    SLICE_X54Y132        FDRE                                         r  tap/dtmcs_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=82, routed)          3.615   103.615    tap/dtmcs_tck
    SLICE_X54Y132        FDRE                                         r  tap/dtmcs_reg[29]/C
                         clock pessimism              0.000   103.615    
                         clock uncertainty           -0.140   103.475    
    SLICE_X54Y132        FDRE (Setup_fdre_C_D)        0.118   103.593    tap/dtmcs_reg[29]
  -------------------------------------------------------------------
                         required time                        103.593    
                         arrival time                         -91.538    
  -------------------------------------------------------------------
                         slack                                 12.056    

Slack (MET) :             12.116ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (tck_dtmcs rise@100.000ns - clk_core rise@80.000ns)
  Data Path Delay:        1.588ns  (logic 0.642ns (40.427%)  route 0.946ns (59.573%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -6.233ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.615ns = ( 103.615 - 100.000 ) 
    Source Clock Delay      (SCD):    9.848ns = ( 89.848 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    81.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.316    82.798    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    82.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713    84.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    84.695 r  ddr2/ldc/BUFG/O
                         net (fo=2918, routed)        1.657    86.353    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    86.441 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=113, routed)         1.704    88.145    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    88.241 r  clk_core_BUFG_inst/O
                         net (fo=21961, routed)       1.607    89.848    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X50Y131        FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y131        FDCE (Prop_fdce_C_Q)         0.518    90.366 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[20]/Q
                         net (fo=1, routed)           0.946    91.312    tap/dmi_reg_rdata[20]
    SLICE_X54Y132        LUT3 (Prop_lut3_I0_O)        0.124    91.436 r  tap/dtmcs[22]_i_1/O
                         net (fo=1, routed)           0.000    91.436    tap/dtmcs[22]_i_1_n_0
    SLICE_X54Y132        FDRE                                         r  tap/dtmcs_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=82, routed)          3.615   103.615    tap/dtmcs_tck
    SLICE_X54Y132        FDRE                                         r  tap/dtmcs_reg[22]/C
                         clock pessimism              0.000   103.615    
                         clock uncertainty           -0.140   103.475    
    SLICE_X54Y132        FDRE (Setup_fdre_C_D)        0.077   103.552    tap/dtmcs_reg[22]
  -------------------------------------------------------------------
                         required time                        103.552    
                         arrival time                         -91.436    
  -------------------------------------------------------------------
                         slack                                 12.116    

Slack (MET) :             12.132ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (tck_dtmcs rise@100.000ns - clk_core rise@80.000ns)
  Data Path Delay:        1.616ns  (logic 0.667ns (41.267%)  route 0.949ns (58.733%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -6.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.661ns = ( 103.661 - 100.000 ) 
    Source Clock Delay      (SCD):    9.848ns = ( 89.848 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    81.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.316    82.798    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    82.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713    84.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    84.695 r  ddr2/ldc/BUFG/O
                         net (fo=2918, routed)        1.657    86.353    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    86.441 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=113, routed)         1.704    88.145    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    88.241 r  clk_core_BUFG_inst/O
                         net (fo=21961, routed)       1.607    89.848    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X50Y131        FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y131        FDCE (Prop_fdce_C_Q)         0.518    90.366 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[4]/Q
                         net (fo=1, routed)           0.949    91.315    tap/dmi_reg_rdata[4]
    SLICE_X51Y132        LUT3 (Prop_lut3_I0_O)        0.149    91.464 r  tap/dtmcs[6]_i_1/O
                         net (fo=1, routed)           0.000    91.464    tap/dtmcs[6]_i_1_n_0
    SLICE_X51Y132        FDRE                                         r  tap/dtmcs_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=82, routed)          3.661   103.661    tap/dtmcs_tck
    SLICE_X51Y132        FDRE                                         r  tap/dtmcs_reg[6]/C
                         clock pessimism              0.000   103.661    
                         clock uncertainty           -0.140   103.521    
    SLICE_X51Y132        FDRE (Setup_fdre_C_D)        0.075   103.596    tap/dtmcs_reg[6]
  -------------------------------------------------------------------
                         required time                        103.596    
                         arrival time                         -91.464    
  -------------------------------------------------------------------
                         slack                                 12.132    

Slack (MET) :             12.190ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (tck_dtmcs rise@100.000ns - clk_core rise@80.000ns)
  Data Path Delay:        1.406ns  (logic 0.667ns (47.425%)  route 0.739ns (52.575%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -6.338ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.509ns = ( 103.509 - 100.000 ) 
    Source Clock Delay      (SCD):    9.847ns = ( 89.847 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    81.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.316    82.798    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    82.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713    84.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    84.695 r  ddr2/ldc/BUFG/O
                         net (fo=2918, routed)        1.657    86.353    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    86.441 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=113, routed)         1.704    88.145    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    88.241 r  clk_core_BUFG_inst/O
                         net (fo=21961, routed)       1.606    89.847    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X50Y130        FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y130        FDCE (Prop_fdce_C_Q)         0.518    90.365 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[6]/Q
                         net (fo=1, routed)           0.739    91.105    tap/dmi_reg_rdata[6]
    SLICE_X49Y131        LUT3 (Prop_lut3_I0_O)        0.149    91.254 r  tap/dtmcs[8]_i_1/O
                         net (fo=1, routed)           0.000    91.254    tap/dtmcs[8]_i_1_n_0
    SLICE_X49Y131        FDRE                                         r  tap/dtmcs_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=82, routed)          3.509   103.509    tap/dtmcs_tck
    SLICE_X49Y131        FDRE                                         r  tap/dtmcs_reg[8]/C
                         clock pessimism              0.000   103.509    
                         clock uncertainty           -0.140   103.369    
    SLICE_X49Y131        FDRE (Setup_fdre_C_D)        0.075   103.444    tap/dtmcs_reg[8]
  -------------------------------------------------------------------
                         required time                        103.444    
                         arrival time                         -91.254    
  -------------------------------------------------------------------
                         slack                                 12.190    

Slack (MET) :             12.201ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (tck_dtmcs rise@100.000ns - clk_core rise@80.000ns)
  Data Path Delay:        1.393ns  (logic 0.606ns (43.518%)  route 0.787ns (56.482%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -6.341ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.509ns = ( 103.509 - 100.000 ) 
    Source Clock Delay      (SCD):    9.850ns = ( 89.850 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    81.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.316    82.798    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    82.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713    84.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    84.695 r  ddr2/ldc/BUFG/O
                         net (fo=2918, routed)        1.657    86.353    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    86.441 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=113, routed)         1.704    88.145    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    88.241 r  clk_core_BUFG_inst/O
                         net (fo=21961, routed)       1.609    89.850    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X43Y130        FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y130        FDCE (Prop_fdce_C_Q)         0.456    90.306 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[7]/Q
                         net (fo=1, routed)           0.787    91.093    tap/dmi_reg_rdata[7]
    SLICE_X49Y131        LUT3 (Prop_lut3_I0_O)        0.150    91.243 r  tap/dtmcs[9]_i_1/O
                         net (fo=1, routed)           0.000    91.243    tap/dtmcs[9]_i_1_n_0
    SLICE_X49Y131        FDRE                                         r  tap/dtmcs_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=82, routed)          3.509   103.509    tap/dtmcs_tck
    SLICE_X49Y131        FDRE                                         r  tap/dtmcs_reg[9]/C
                         clock pessimism              0.000   103.509    
                         clock uncertainty           -0.140   103.369    
    SLICE_X49Y131        FDRE (Setup_fdre_C_D)        0.075   103.444    tap/dtmcs_reg[9]
  -------------------------------------------------------------------
                         required time                        103.444    
                         arrival time                         -91.243    
  -------------------------------------------------------------------
                         slack                                 12.201    

Slack (MET) :             12.242ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (tck_dtmcs rise@100.000ns - clk_core rise@80.000ns)
  Data Path Delay:        1.459ns  (logic 0.642ns (43.998%)  route 0.817ns (56.002%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -6.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.661ns = ( 103.661 - 100.000 ) 
    Source Clock Delay      (SCD):    9.851ns = ( 89.851 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    81.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.316    82.798    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    82.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713    84.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    84.695 r  ddr2/ldc/BUFG/O
                         net (fo=2918, routed)        1.657    86.353    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    86.441 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=113, routed)         1.704    88.145    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    88.241 r  clk_core_BUFG_inst/O
                         net (fo=21961, routed)       1.610    89.851    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X50Y133        FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y133        FDCE (Prop_fdce_C_Q)         0.518    90.369 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[28]/Q
                         net (fo=1, routed)           0.817    91.186    tap/dmi_reg_rdata[28]
    SLICE_X51Y132        LUT3 (Prop_lut3_I0_O)        0.124    91.310 r  tap/dtmcs[30]_i_1/O
                         net (fo=1, routed)           0.000    91.310    tap/dtmcs[30]_i_1_n_0
    SLICE_X51Y132        FDRE                                         r  tap/dtmcs_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=82, routed)          3.661   103.661    tap/dtmcs_tck
    SLICE_X51Y132        FDRE                                         r  tap/dtmcs_reg[30]/C
                         clock pessimism              0.000   103.661    
                         clock uncertainty           -0.140   103.521    
    SLICE_X51Y132        FDRE (Setup_fdre_C_D)        0.031   103.552    tap/dtmcs_reg[30]
  -------------------------------------------------------------------
                         required time                        103.552    
                         arrival time                         -91.310    
  -------------------------------------------------------------------
                         slack                                 12.242    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.966ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.540%)  route 0.143ns (43.460%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.868ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.136ns
    Source Clock Delay      (SCD):    3.004ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.463     0.713    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2918, routed)        0.561     1.863    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.913 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=113, routed)         0.510     2.423    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.449 r  clk_core_BUFG_inst/O
                         net (fo=21961, routed)       0.555     3.004    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X48Y131        FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y131        FDCE (Prop_fdce_C_Q)         0.141     3.145 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[9]/Q
                         net (fo=1, routed)           0.143     3.288    tap/dmi_reg_rdata[9]
    SLICE_X51Y131        LUT3 (Prop_lut3_I0_O)        0.045     3.333 r  tap/dtmcs[11]_i_1/O
                         net (fo=1, routed)           0.000     3.333    tap/dtmcs[11]_i_1_n_0
    SLICE_X51Y131        FDRE                                         r  tap/dtmcs_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=82, routed)          2.136     2.136    tap/dtmcs_tck
    SLICE_X51Y131        FDRE                                         r  tap/dtmcs_reg[11]/C
                         clock pessimism              0.000     2.136    
                         clock uncertainty            0.140     2.276    
    SLICE_X51Y131        FDRE (Hold_fdre_C_D)         0.091     2.367    tap/dtmcs_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.367    
                         arrival time                           3.333    
  -------------------------------------------------------------------
                         slack                                  0.966    

Slack (MET) :             0.979ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.209ns (60.737%)  route 0.135ns (39.263%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.867ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.136ns
    Source Clock Delay      (SCD):    3.003ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.463     0.713    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2918, routed)        0.561     1.863    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.913 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=113, routed)         0.510     2.423    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.449 r  clk_core_BUFG_inst/O
                         net (fo=21961, routed)       0.554     3.003    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X50Y131        FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y131        FDCE (Prop_fdce_C_Q)         0.164     3.167 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[11]/Q
                         net (fo=1, routed)           0.135     3.302    tap/dmi_reg_rdata[11]
    SLICE_X51Y131        LUT3 (Prop_lut3_I0_O)        0.045     3.347 r  tap/dtmcs[13]_i_1/O
                         net (fo=1, routed)           0.000     3.347    tap/dtmcs[13]_i_1_n_0
    SLICE_X51Y131        FDRE                                         r  tap/dtmcs_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=82, routed)          2.136     2.136    tap/dtmcs_tck
    SLICE_X51Y131        FDRE                                         r  tap/dtmcs_reg[13]/C
                         clock pessimism              0.000     2.136    
                         clock uncertainty            0.140     2.276    
    SLICE_X51Y131        FDRE (Hold_fdre_C_D)         0.092     2.368    tap/dtmcs_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.368    
                         arrival time                           3.347    
  -------------------------------------------------------------------
                         slack                                  0.979    

Slack (MET) :             1.005ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.187ns (48.698%)  route 0.197ns (51.302%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.868ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.136ns
    Source Clock Delay      (SCD):    3.004ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.463     0.713    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2918, routed)        0.561     1.863    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.913 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=113, routed)         0.510     2.423    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.449 r  clk_core_BUFG_inst/O
                         net (fo=21961, routed)       0.555     3.004    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X48Y131        FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y131        FDCE (Prop_fdce_C_Q)         0.141     3.145 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[10]/Q
                         net (fo=1, routed)           0.197     3.342    tap/dmi_reg_rdata[10]
    SLICE_X51Y131        LUT3 (Prop_lut3_I0_O)        0.046     3.388 r  tap/dtmcs[12]_i_1/O
                         net (fo=1, routed)           0.000     3.388    tap/dtmcs[12]_i_1_n_0
    SLICE_X51Y131        FDRE                                         r  tap/dtmcs_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=82, routed)          2.136     2.136    tap/dtmcs_tck
    SLICE_X51Y131        FDRE                                         r  tap/dtmcs_reg[12]/C
                         clock pessimism              0.000     2.136    
                         clock uncertainty            0.140     2.276    
    SLICE_X51Y131        FDRE (Hold_fdre_C_D)         0.107     2.383    tap/dtmcs_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.383    
                         arrival time                           3.388    
  -------------------------------------------------------------------
                         slack                                  1.005    

Slack (MET) :             1.025ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.186ns (57.764%)  route 0.136ns (42.236%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.964ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    3.004ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.463     0.713    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2918, routed)        0.561     1.863    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.913 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=113, routed)         0.510     2.423    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.449 r  clk_core_BUFG_inst/O
                         net (fo=21961, routed)       0.555     3.004    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X52Y133        FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y133        FDCE (Prop_fdce_C_Q)         0.141     3.145 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[22]/Q
                         net (fo=1, routed)           0.136     3.281    tap/dmi_reg_rdata[22]
    SLICE_X54Y132        LUT3 (Prop_lut3_I0_O)        0.045     3.326 r  tap/dtmcs[24]_i_1/O
                         net (fo=1, routed)           0.000     3.326    tap/dtmcs[24]_i_1_n_0
    SLICE_X54Y132        FDRE                                         r  tap/dtmcs_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=82, routed)          2.040     2.040    tap/dtmcs_tck
    SLICE_X54Y132        FDRE                                         r  tap/dtmcs_reg[24]/C
                         clock pessimism              0.000     2.040    
                         clock uncertainty            0.140     2.180    
    SLICE_X54Y132        FDRE (Hold_fdre_C_D)         0.121     2.301    tap/dtmcs_reg[24]
  -------------------------------------------------------------------
                         required time                         -2.301    
                         arrival time                           3.326    
  -------------------------------------------------------------------
                         slack                                  1.025    

Slack (MET) :             1.036ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.215ns (61.224%)  route 0.136ns (38.776%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.932ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.073ns
    Source Clock Delay      (SCD):    3.005ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.463     0.713    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2918, routed)        0.561     1.863    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.913 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=113, routed)         0.510     2.423    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.449 r  clk_core_BUFG_inst/O
                         net (fo=21961, routed)       0.556     3.005    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X50Y133        FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y133        FDCE (Prop_fdce_C_Q)         0.164     3.169 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[31]/Q
                         net (fo=1, routed)           0.136     3.305    tap/dmi_reg_rdata[31]
    SLICE_X51Y132        LUT3 (Prop_lut3_I0_O)        0.051     3.356 r  tap/dtmcs[33]_i_2/O
                         net (fo=1, routed)           0.000     3.356    tap/dtmcs[33]_i_2_n_0
    SLICE_X51Y132        FDRE                                         r  tap/dtmcs_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=82, routed)          2.073     2.073    tap/dtmcs_tck
    SLICE_X51Y132        FDRE                                         r  tap/dtmcs_reg[33]/C
                         clock pessimism              0.000     2.073    
                         clock uncertainty            0.140     2.213    
    SLICE_X51Y132        FDRE (Hold_fdre_C_D)         0.107     2.320    tap/dtmcs_reg[33]
  -------------------------------------------------------------------
                         required time                         -2.320    
                         arrival time                           3.356    
  -------------------------------------------------------------------
                         slack                                  1.036    

Slack (MET) :             1.051ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.463%)  route 0.086ns (31.537%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    3.004ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.463     0.713    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2918, routed)        0.561     1.863    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.913 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=113, routed)         0.510     2.423    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.449 r  clk_core_BUFG_inst/O
                         net (fo=21961, routed)       0.555     3.004    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X48Y131        FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y131        FDCE (Prop_fdce_C_Q)         0.141     3.145 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[8]/Q
                         net (fo=1, routed)           0.086     3.231    tap/dmi_reg_rdata[8]
    SLICE_X49Y131        LUT3 (Prop_lut3_I0_O)        0.045     3.276 r  tap/dtmcs[10]_i_1/O
                         net (fo=1, routed)           0.000     3.276    tap/dtmcs[10]_i_1_n_0
    SLICE_X49Y131        FDRE                                         r  tap/dtmcs_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=82, routed)          1.994     1.994    tap/dtmcs_tck
    SLICE_X49Y131        FDRE                                         r  tap/dtmcs_reg[10]/C
                         clock pessimism              0.000     1.994    
                         clock uncertainty            0.140     2.134    
    SLICE_X49Y131        FDRE (Hold_fdre_C_D)         0.091     2.225    tap/dtmcs_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.225    
                         arrival time                           3.276    
  -------------------------------------------------------------------
                         slack                                  1.051    

Slack (MET) :             1.083ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.185ns (39.856%)  route 0.279ns (60.144%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.866ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.136ns
    Source Clock Delay      (SCD):    3.002ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.463     0.713    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2918, routed)        0.561     1.863    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.913 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=113, routed)         0.510     2.423    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.449 r  clk_core_BUFG_inst/O
                         net (fo=21961, routed)       0.553     3.002    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X51Y130        FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y130        FDCE (Prop_fdce_C_Q)         0.141     3.143 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[1]/Q
                         net (fo=1, routed)           0.279     3.422    tap/dmi_reg_rdata[1]
    SLICE_X51Y131        LUT3 (Prop_lut3_I0_O)        0.044     3.466 r  tap/dtmcs[3]_i_1/O
                         net (fo=1, routed)           0.000     3.466    tap/dtmcs[3]_i_1_n_0
    SLICE_X51Y131        FDRE                                         r  tap/dtmcs_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=82, routed)          2.136     2.136    tap/dtmcs_tck
    SLICE_X51Y131        FDRE                                         r  tap/dtmcs_reg[3]/C
                         clock pessimism              0.000     2.136    
                         clock uncertainty            0.140     2.276    
    SLICE_X51Y131        FDRE (Hold_fdre_C_D)         0.107     2.383    tap/dtmcs_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.383    
                         arrival time                           3.466    
  -------------------------------------------------------------------
                         slack                                  1.083    

Slack (MET) :             1.087ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.184ns (46.612%)  route 0.211ns (53.388%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.964ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    3.004ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.463     0.713    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2918, routed)        0.561     1.863    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.913 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=113, routed)         0.510     2.423    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.449 r  clk_core_BUFG_inst/O
                         net (fo=21961, routed)       0.555     3.004    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X52Y133        FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y133        FDCE (Prop_fdce_C_Q)         0.141     3.145 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[24]/Q
                         net (fo=1, routed)           0.211     3.356    tap/dmi_reg_rdata[24]
    SLICE_X54Y132        LUT3 (Prop_lut3_I0_O)        0.043     3.399 r  tap/dtmcs[26]_i_1/O
                         net (fo=1, routed)           0.000     3.399    tap/dtmcs[26]_i_1_n_0
    SLICE_X54Y132        FDRE                                         r  tap/dtmcs_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=82, routed)          2.040     2.040    tap/dtmcs_tck
    SLICE_X54Y132        FDRE                                         r  tap/dtmcs_reg[26]/C
                         clock pessimism              0.000     2.040    
                         clock uncertainty            0.140     2.180    
    SLICE_X54Y132        FDRE (Hold_fdre_C_D)         0.131     2.311    tap/dtmcs_reg[26]
  -------------------------------------------------------------------
                         required time                         -2.311    
                         arrival time                           3.399    
  -------------------------------------------------------------------
                         slack                                  1.087    

Slack (MET) :             1.088ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.186ns (47.956%)  route 0.202ns (52.044%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.932ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.073ns
    Source Clock Delay      (SCD):    3.005ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.463     0.713    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2918, routed)        0.561     1.863    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.913 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=113, routed)         0.510     2.423    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.449 r  clk_core_BUFG_inst/O
                         net (fo=21961, routed)       0.556     3.005    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X48Y132        FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y132        FDCE (Prop_fdce_C_Q)         0.141     3.146 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[3]/Q
                         net (fo=1, routed)           0.202     3.348    tap/dmi_reg_rdata[3]
    SLICE_X51Y132        LUT3 (Prop_lut3_I0_O)        0.045     3.393 r  tap/dtmcs[5]_i_1/O
                         net (fo=1, routed)           0.000     3.393    tap/dtmcs[5]_i_1_n_0
    SLICE_X51Y132        FDRE                                         r  tap/dtmcs_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=82, routed)          2.073     2.073    tap/dtmcs_tck
    SLICE_X51Y132        FDRE                                         r  tap/dtmcs_reg[5]/C
                         clock pessimism              0.000     2.073    
                         clock uncertainty            0.140     2.213    
    SLICE_X51Y132        FDRE (Hold_fdre_C_D)         0.092     2.305    tap/dtmcs_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.305    
                         arrival time                           3.393    
  -------------------------------------------------------------------
                         slack                                  1.088    

Slack (MET) :             1.090ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.209ns (53.981%)  route 0.178ns (46.019%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.964ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    3.004ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.463     0.713    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2918, routed)        0.561     1.863    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.913 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=113, routed)         0.510     2.423    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.449 r  clk_core_BUFG_inst/O
                         net (fo=21961, routed)       0.555     3.004    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X54Y133        FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y133        FDCE (Prop_fdce_C_Q)         0.164     3.168 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[25]/Q
                         net (fo=1, routed)           0.178     3.346    tap/dmi_reg_rdata[25]
    SLICE_X54Y132        LUT3 (Prop_lut3_I0_O)        0.045     3.391 r  tap/dtmcs[27]_i_1/O
                         net (fo=1, routed)           0.000     3.391    tap/dtmcs[27]_i_1_n_0
    SLICE_X54Y132        FDRE                                         r  tap/dtmcs_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=82, routed)          2.040     2.040    tap/dtmcs_tck
    SLICE_X54Y132        FDRE                                         r  tap/dtmcs_reg[27]/C
                         clock pessimism              0.000     2.040    
                         clock uncertainty            0.140     2.180    
    SLICE_X54Y132        FDRE (Hold_fdre_C_D)         0.121     2.301    tap/dtmcs_reg[27]
  -------------------------------------------------------------------
                         required time                         -2.301    
                         arrival time                           3.391    
  -------------------------------------------------------------------
                         slack                                  1.090    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_core
  To Clock:  clk_core

Setup :            0  Failing Endpoints,  Worst Slack        2.469ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.377ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.469ns  (required time - arrival time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_err_slv/i_b_fifo/status_cnt_q_reg[0]/CLR
                            (recovery check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        17.021ns  (logic 0.456ns (2.679%)  route 16.565ns (97.321%))
  Logic Levels:           0  
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.474ns = ( 29.474 - 20.000 ) 
    Source Clock Delay      (SCD):    9.964ns
    Clock Pessimism Removal (CPR):    0.446ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.316     2.798    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2918, routed)        1.657     6.353    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.441 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=113, routed)         1.704     8.145    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     8.241 r  clk_core_BUFG_inst/O
                         net (fo=21961, routed)       1.722     9.964    clk_gen/clk_core_BUFG
    SLICE_X7Y94          FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y94          FDRE (Prop_fdre_C_Q)         0.456    10.420 f  clk_gen/o_rst_core_reg/Q
                         net (fo=3112, routed)       16.565    26.984    swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_err_slv/i_b_fifo/rst_core
    SLICE_X39Y156        FDCE                                         f  swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_err_slv/i_b_fifo/status_cnt_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.241    22.652    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    24.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.460 r  ddr2/ldc/BUFG/O
                         net (fo=2918, routed)        1.535    25.996    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.079 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=113, routed)         1.625    27.704    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    27.795 r  clk_core_BUFG_inst/O
                         net (fo=21961, routed)       1.679    29.474    swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_err_slv/i_b_fifo/clk_core_BUFG
    SLICE_X39Y156        FDCE                                         r  swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_err_slv/i_b_fifo/status_cnt_q_reg[0]/C
                         clock pessimism              0.446    29.920    
                         clock uncertainty           -0.062    29.858    
    SLICE_X39Y156        FDCE (Recov_fdce_C_CLR)     -0.405    29.453    swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_err_slv/i_b_fifo/status_cnt_q_reg[0]
  -------------------------------------------------------------------
                         required time                         29.453    
                         arrival time                         -26.984    
  -------------------------------------------------------------------
                         slack                                  2.469    

Slack (MET) :             2.469ns  (required time - arrival time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_err_slv/i_b_fifo/status_cnt_q_reg[1]/CLR
                            (recovery check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        17.021ns  (logic 0.456ns (2.679%)  route 16.565ns (97.321%))
  Logic Levels:           0  
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.474ns = ( 29.474 - 20.000 ) 
    Source Clock Delay      (SCD):    9.964ns
    Clock Pessimism Removal (CPR):    0.446ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.316     2.798    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2918, routed)        1.657     6.353    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.441 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=113, routed)         1.704     8.145    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     8.241 r  clk_core_BUFG_inst/O
                         net (fo=21961, routed)       1.722     9.964    clk_gen/clk_core_BUFG
    SLICE_X7Y94          FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y94          FDRE (Prop_fdre_C_Q)         0.456    10.420 f  clk_gen/o_rst_core_reg/Q
                         net (fo=3112, routed)       16.565    26.984    swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_err_slv/i_b_fifo/rst_core
    SLICE_X39Y156        FDCE                                         f  swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_err_slv/i_b_fifo/status_cnt_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.241    22.652    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    24.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.460 r  ddr2/ldc/BUFG/O
                         net (fo=2918, routed)        1.535    25.996    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.079 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=113, routed)         1.625    27.704    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    27.795 r  clk_core_BUFG_inst/O
                         net (fo=21961, routed)       1.679    29.474    swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_err_slv/i_b_fifo/clk_core_BUFG
    SLICE_X39Y156        FDCE                                         r  swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_err_slv/i_b_fifo/status_cnt_q_reg[1]/C
                         clock pessimism              0.446    29.920    
                         clock uncertainty           -0.062    29.858    
    SLICE_X39Y156        FDCE (Recov_fdce_C_CLR)     -0.405    29.453    swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_err_slv/i_b_fifo/status_cnt_q_reg[1]
  -------------------------------------------------------------------
                         required time                         29.453    
                         arrival time                         -26.984    
  -------------------------------------------------------------------
                         slack                                  2.469    

Slack (MET) :             2.478ns  (required time - arrival time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_w_fifo/mem_q_reg[4][1]/CLR
                            (recovery check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        17.014ns  (logic 0.456ns (2.680%)  route 16.558ns (97.320%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.476ns = ( 29.476 - 20.000 ) 
    Source Clock Delay      (SCD):    9.964ns
    Clock Pessimism Removal (CPR):    0.446ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.316     2.798    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2918, routed)        1.657     6.353    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.441 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=113, routed)         1.704     8.145    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     8.241 r  clk_core_BUFG_inst/O
                         net (fo=21961, routed)       1.722     9.964    clk_gen/clk_core_BUFG
    SLICE_X7Y94          FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y94          FDRE (Prop_fdre_C_Q)         0.456    10.420 f  clk_gen/o_rst_core_reg/Q
                         net (fo=3112, routed)       16.558    26.977    swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_w_fifo/rst_core
    SLICE_X37Y155        FDCE                                         f  swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_w_fifo/mem_q_reg[4][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.241    22.652    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    24.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.460 r  ddr2/ldc/BUFG/O
                         net (fo=2918, routed)        1.535    25.996    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.079 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=113, routed)         1.625    27.704    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    27.795 r  clk_core_BUFG_inst/O
                         net (fo=21961, routed)       1.681    29.476    swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_w_fifo/clk_core_BUFG
    SLICE_X37Y155        FDCE                                         r  swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_w_fifo/mem_q_reg[4][1]/C
                         clock pessimism              0.446    29.922    
                         clock uncertainty           -0.062    29.860    
    SLICE_X37Y155        FDCE (Recov_fdce_C_CLR)     -0.405    29.455    swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_w_fifo/mem_q_reg[4][1]
  -------------------------------------------------------------------
                         required time                         29.455    
                         arrival time                         -26.977    
  -------------------------------------------------------------------
                         slack                                  2.478    

Slack (MET) :             2.478ns  (required time - arrival time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_w_fifo/mem_q_reg[6][1]/CLR
                            (recovery check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        17.014ns  (logic 0.456ns (2.680%)  route 16.558ns (97.320%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.476ns = ( 29.476 - 20.000 ) 
    Source Clock Delay      (SCD):    9.964ns
    Clock Pessimism Removal (CPR):    0.446ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.316     2.798    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2918, routed)        1.657     6.353    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.441 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=113, routed)         1.704     8.145    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     8.241 r  clk_core_BUFG_inst/O
                         net (fo=21961, routed)       1.722     9.964    clk_gen/clk_core_BUFG
    SLICE_X7Y94          FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y94          FDRE (Prop_fdre_C_Q)         0.456    10.420 f  clk_gen/o_rst_core_reg/Q
                         net (fo=3112, routed)       16.558    26.977    swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_w_fifo/rst_core
    SLICE_X37Y155        FDCE                                         f  swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_w_fifo/mem_q_reg[6][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.241    22.652    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    24.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.460 r  ddr2/ldc/BUFG/O
                         net (fo=2918, routed)        1.535    25.996    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.079 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=113, routed)         1.625    27.704    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    27.795 r  clk_core_BUFG_inst/O
                         net (fo=21961, routed)       1.681    29.476    swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_w_fifo/clk_core_BUFG
    SLICE_X37Y155        FDCE                                         r  swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_w_fifo/mem_q_reg[6][1]/C
                         clock pessimism              0.446    29.922    
                         clock uncertainty           -0.062    29.860    
    SLICE_X37Y155        FDCE (Recov_fdce_C_CLR)     -0.405    29.455    swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_w_fifo/mem_q_reg[6][1]
  -------------------------------------------------------------------
                         required time                         29.455    
                         arrival time                         -26.977    
  -------------------------------------------------------------------
                         slack                                  2.478    

Slack (MET) :             2.478ns  (required time - arrival time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_w_fifo/mem_q_reg[8][1]/CLR
                            (recovery check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        17.014ns  (logic 0.456ns (2.680%)  route 16.558ns (97.320%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.476ns = ( 29.476 - 20.000 ) 
    Source Clock Delay      (SCD):    9.964ns
    Clock Pessimism Removal (CPR):    0.446ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.316     2.798    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2918, routed)        1.657     6.353    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.441 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=113, routed)         1.704     8.145    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     8.241 r  clk_core_BUFG_inst/O
                         net (fo=21961, routed)       1.722     9.964    clk_gen/clk_core_BUFG
    SLICE_X7Y94          FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y94          FDRE (Prop_fdre_C_Q)         0.456    10.420 f  clk_gen/o_rst_core_reg/Q
                         net (fo=3112, routed)       16.558    26.977    swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_w_fifo/rst_core
    SLICE_X37Y155        FDCE                                         f  swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_w_fifo/mem_q_reg[8][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.241    22.652    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    24.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.460 r  ddr2/ldc/BUFG/O
                         net (fo=2918, routed)        1.535    25.996    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.079 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=113, routed)         1.625    27.704    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    27.795 r  clk_core_BUFG_inst/O
                         net (fo=21961, routed)       1.681    29.476    swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_w_fifo/clk_core_BUFG
    SLICE_X37Y155        FDCE                                         r  swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_w_fifo/mem_q_reg[8][1]/C
                         clock pessimism              0.446    29.922    
                         clock uncertainty           -0.062    29.860    
    SLICE_X37Y155        FDCE (Recov_fdce_C_CLR)     -0.405    29.455    swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_w_fifo/mem_q_reg[8][1]
  -------------------------------------------------------------------
                         required time                         29.455    
                         arrival time                         -26.977    
  -------------------------------------------------------------------
                         slack                                  2.478    

Slack (MET) :             2.478ns  (required time - arrival time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_w_fifo/mem_q_reg[9][1]/CLR
                            (recovery check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        17.014ns  (logic 0.456ns (2.680%)  route 16.558ns (97.320%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.476ns = ( 29.476 - 20.000 ) 
    Source Clock Delay      (SCD):    9.964ns
    Clock Pessimism Removal (CPR):    0.446ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.316     2.798    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2918, routed)        1.657     6.353    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.441 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=113, routed)         1.704     8.145    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     8.241 r  clk_core_BUFG_inst/O
                         net (fo=21961, routed)       1.722     9.964    clk_gen/clk_core_BUFG
    SLICE_X7Y94          FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y94          FDRE (Prop_fdre_C_Q)         0.456    10.420 f  clk_gen/o_rst_core_reg/Q
                         net (fo=3112, routed)       16.558    26.977    swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_w_fifo/rst_core
    SLICE_X37Y155        FDCE                                         f  swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_w_fifo/mem_q_reg[9][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.241    22.652    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    24.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.460 r  ddr2/ldc/BUFG/O
                         net (fo=2918, routed)        1.535    25.996    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.079 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=113, routed)         1.625    27.704    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    27.795 r  clk_core_BUFG_inst/O
                         net (fo=21961, routed)       1.681    29.476    swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_w_fifo/clk_core_BUFG
    SLICE_X37Y155        FDCE                                         r  swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_w_fifo/mem_q_reg[9][1]/C
                         clock pessimism              0.446    29.922    
                         clock uncertainty           -0.062    29.860    
    SLICE_X37Y155        FDCE (Recov_fdce_C_CLR)     -0.405    29.455    swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_w_fifo/mem_q_reg[9][1]
  -------------------------------------------------------------------
                         required time                         29.455    
                         arrival time                         -26.977    
  -------------------------------------------------------------------
                         slack                                  2.478    

Slack (MET) :             2.484ns  (required time - arrival time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/axi_intercon/axi_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[size][2]/CLR
                            (recovery check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        17.007ns  (logic 0.456ns (2.681%)  route 16.551ns (97.319%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.476ns = ( 29.476 - 20.000 ) 
    Source Clock Delay      (SCD):    9.964ns
    Clock Pessimism Removal (CPR):    0.446ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.316     2.798    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2918, routed)        1.657     6.353    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.441 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=113, routed)         1.704     8.145    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     8.241 r  clk_core_BUFG_inst/O
                         net (fo=21961, routed)       1.722     9.964    clk_gen/clk_core_BUFG
    SLICE_X7Y94          FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y94          FDRE (Prop_fdre_C_Q)         0.456    10.420 f  clk_gen/o_rst_core_reg/Q
                         net (fo=3112, routed)       16.551    26.971    swervolf/axi_intercon/axi_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_aw_spill_reg/rst_core
    SLICE_X35Y156        FDCE                                         f  swervolf/axi_intercon/axi_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[size][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.241    22.652    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    24.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.460 r  ddr2/ldc/BUFG/O
                         net (fo=2918, routed)        1.535    25.996    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.079 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=113, routed)         1.625    27.704    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    27.795 r  clk_core_BUFG_inst/O
                         net (fo=21961, routed)       1.681    29.476    swervolf/axi_intercon/axi_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_aw_spill_reg/clk_core_BUFG
    SLICE_X35Y156        FDCE                                         r  swervolf/axi_intercon/axi_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[size][2]/C
                         clock pessimism              0.446    29.922    
                         clock uncertainty           -0.062    29.860    
    SLICE_X35Y156        FDCE (Recov_fdce_C_CLR)     -0.405    29.455    swervolf/axi_intercon/axi_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[size][2]
  -------------------------------------------------------------------
                         required time                         29.455    
                         arrival time                         -26.971    
  -------------------------------------------------------------------
                         slack                                  2.484    

Slack (MET) :             2.528ns  (required time - arrival time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_aw_id_counter/gen_counters[5].i_in_flight_cnt/counter_q_reg[1]/CLR
                            (recovery check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        17.007ns  (logic 0.456ns (2.681%)  route 16.551ns (97.319%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.476ns = ( 29.476 - 20.000 ) 
    Source Clock Delay      (SCD):    9.964ns
    Clock Pessimism Removal (CPR):    0.446ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.316     2.798    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2918, routed)        1.657     6.353    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.441 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=113, routed)         1.704     8.145    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     8.241 r  clk_core_BUFG_inst/O
                         net (fo=21961, routed)       1.722     9.964    clk_gen/clk_core_BUFG
    SLICE_X7Y94          FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y94          FDRE (Prop_fdre_C_Q)         0.456    10.420 f  clk_gen/o_rst_core_reg/Q
                         net (fo=3112, routed)       16.551    26.971    swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_aw_id_counter/gen_counters[5].i_in_flight_cnt/rst_core
    SLICE_X34Y156        FDCE                                         f  swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_aw_id_counter/gen_counters[5].i_in_flight_cnt/counter_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.241    22.652    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    24.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.460 r  ddr2/ldc/BUFG/O
                         net (fo=2918, routed)        1.535    25.996    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.079 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=113, routed)         1.625    27.704    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    27.795 r  clk_core_BUFG_inst/O
                         net (fo=21961, routed)       1.681    29.476    swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_aw_id_counter/gen_counters[5].i_in_flight_cnt/clk_core_BUFG
    SLICE_X34Y156        FDCE                                         r  swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_aw_id_counter/gen_counters[5].i_in_flight_cnt/counter_q_reg[1]/C
                         clock pessimism              0.446    29.922    
                         clock uncertainty           -0.062    29.860    
    SLICE_X34Y156        FDCE (Recov_fdce_C_CLR)     -0.361    29.499    swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_aw_id_counter/gen_counters[5].i_in_flight_cnt/counter_q_reg[1]
  -------------------------------------------------------------------
                         required time                         29.499    
                         arrival time                         -26.971    
  -------------------------------------------------------------------
                         slack                                  2.528    

Slack (MET) :             2.528ns  (required time - arrival time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_aw_id_counter/gen_counters[5].i_in_flight_cnt/counter_q_reg[4]/CLR
                            (recovery check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        17.007ns  (logic 0.456ns (2.681%)  route 16.551ns (97.319%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.476ns = ( 29.476 - 20.000 ) 
    Source Clock Delay      (SCD):    9.964ns
    Clock Pessimism Removal (CPR):    0.446ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.316     2.798    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2918, routed)        1.657     6.353    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.441 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=113, routed)         1.704     8.145    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     8.241 r  clk_core_BUFG_inst/O
                         net (fo=21961, routed)       1.722     9.964    clk_gen/clk_core_BUFG
    SLICE_X7Y94          FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y94          FDRE (Prop_fdre_C_Q)         0.456    10.420 f  clk_gen/o_rst_core_reg/Q
                         net (fo=3112, routed)       16.551    26.971    swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_aw_id_counter/gen_counters[5].i_in_flight_cnt/rst_core
    SLICE_X34Y156        FDCE                                         f  swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_aw_id_counter/gen_counters[5].i_in_flight_cnt/counter_q_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.241    22.652    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    24.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.460 r  ddr2/ldc/BUFG/O
                         net (fo=2918, routed)        1.535    25.996    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.079 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=113, routed)         1.625    27.704    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    27.795 r  clk_core_BUFG_inst/O
                         net (fo=21961, routed)       1.681    29.476    swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_aw_id_counter/gen_counters[5].i_in_flight_cnt/clk_core_BUFG
    SLICE_X34Y156        FDCE                                         r  swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_aw_id_counter/gen_counters[5].i_in_flight_cnt/counter_q_reg[4]/C
                         clock pessimism              0.446    29.922    
                         clock uncertainty           -0.062    29.860    
    SLICE_X34Y156        FDCE (Recov_fdce_C_CLR)     -0.361    29.499    swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_aw_id_counter/gen_counters[5].i_in_flight_cnt/counter_q_reg[4]
  -------------------------------------------------------------------
                         required time                         29.499    
                         arrival time                         -26.971    
  -------------------------------------------------------------------
                         slack                                  2.528    

Slack (MET) :             2.555ns  (required time - arrival time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_w_fifo/mem_q_reg[7][1]/CLR
                            (recovery check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        17.021ns  (logic 0.456ns (2.679%)  route 16.565ns (97.321%))
  Logic Levels:           0  
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.474ns = ( 29.474 - 20.000 ) 
    Source Clock Delay      (SCD):    9.964ns
    Clock Pessimism Removal (CPR):    0.446ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.316     2.798    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2918, routed)        1.657     6.353    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.441 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=113, routed)         1.704     8.145    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     8.241 r  clk_core_BUFG_inst/O
                         net (fo=21961, routed)       1.722     9.964    clk_gen/clk_core_BUFG
    SLICE_X7Y94          FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y94          FDRE (Prop_fdre_C_Q)         0.456    10.420 f  clk_gen/o_rst_core_reg/Q
                         net (fo=3112, routed)       16.565    26.984    swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_w_fifo/rst_core
    SLICE_X38Y156        FDCE                                         f  swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_w_fifo/mem_q_reg[7][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.241    22.652    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    24.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.460 r  ddr2/ldc/BUFG/O
                         net (fo=2918, routed)        1.535    25.996    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.079 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=113, routed)         1.625    27.704    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    27.795 r  clk_core_BUFG_inst/O
                         net (fo=21961, routed)       1.679    29.474    swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_w_fifo/clk_core_BUFG
    SLICE_X38Y156        FDCE                                         r  swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_w_fifo/mem_q_reg[7][1]/C
                         clock pessimism              0.446    29.920    
                         clock uncertainty           -0.062    29.858    
    SLICE_X38Y156        FDCE (Recov_fdce_C_CLR)     -0.319    29.539    swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_w_fifo/mem_q_reg[7][1]
  -------------------------------------------------------------------
                         required time                         29.539    
                         arrival time                         -26.984    
  -------------------------------------------------------------------
                         slack                                  2.555    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.377ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmcontrol_dmactive_ff/dffs/dout_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/dbg/axi_bresp_ff/dout_reg[1]/CLR
                            (removal check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        1.541ns  (logic 0.209ns (13.559%)  route 1.332ns (86.441%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.739ns
    Source Clock Delay      (SCD):    3.004ns
    Clock Pessimism Removal (CPR):    0.556ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.463     0.713    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2918, routed)        0.561     1.863    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.913 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=113, routed)         0.510     2.423    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.449 r  clk_core_BUFG_inst/O
                         net (fo=21961, routed)       0.555     3.004    swervolf/swerv_eh1/swerv/dbg/dmcontrol_dmactive_ff/dffs/clk_core_BUFG
    SLICE_X42Y129        FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmcontrol_dmactive_ff/dffs/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y129        FDCE (Prop_fdce_C_Q)         0.164     3.168 r  swervolf/swerv_eh1/swerv/dbg/dmcontrol_dmactive_ff/dffs/dout_reg[0]/Q
                         net (fo=2, routed)           0.349     3.517    clk_gen/dmcontrol_reg_0
    SLICE_X42Y130        LUT2 (Prop_lut2_I1_O)        0.045     3.562 f  clk_gen/dout[15]_i_2__84/O
                         net (fo=325, routed)         0.983     4.545    swervolf/swerv_eh1/swerv/dbg/axi_bresp_ff/dout_reg[1]_0
    SLICE_X48Y157        FDCE                                         f  swervolf/swerv_eh1/swerv/dbg/axi_bresp_ff/dout_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.507     0.945    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2918, routed)        0.831     2.417    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.470 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=113, routed)         1.275     3.745    clk_gen/clk_core
    SLICE_X51Y96         LUT2 (Prop_lut2_I0_O)        0.055     3.800 r  clk_gen/dout[1]_i_2__17/O
                         net (fo=2, routed)           0.939     4.739    swervolf/swerv_eh1/swerv/dbg/axi_bresp_ff/bus_clk
    SLICE_X48Y157        FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/axi_bresp_ff/dout_reg[1]/C
                         clock pessimism             -0.556     4.183    
    SLICE_X48Y157        FDCE (Remov_fdce_C_CLR)     -0.014     4.169    swervolf/swerv_eh1/swerv/dbg/axi_bresp_ff/dout_reg[1]
  -------------------------------------------------------------------
                         required time                         -4.169    
                         arrival time                           4.545    
  -------------------------------------------------------------------
                         slack                                  0.377    

Slack (MET) :             0.695ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmcontrol_dmactive_ff/dffs/dout_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/dbg/axi_rresp_ff/dout_reg[1]/CLR
                            (removal check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        1.692ns  (logic 0.209ns (12.350%)  route 1.483ns (87.650%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.572ns
    Source Clock Delay      (SCD):    3.004ns
    Clock Pessimism Removal (CPR):    0.556ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.463     0.713    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2918, routed)        0.561     1.863    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.913 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=113, routed)         0.510     2.423    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.449 r  clk_core_BUFG_inst/O
                         net (fo=21961, routed)       0.555     3.004    swervolf/swerv_eh1/swerv/dbg/dmcontrol_dmactive_ff/dffs/clk_core_BUFG
    SLICE_X42Y129        FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmcontrol_dmactive_ff/dffs/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y129        FDCE (Prop_fdce_C_Q)         0.164     3.168 r  swervolf/swerv_eh1/swerv/dbg/dmcontrol_dmactive_ff/dffs/dout_reg[0]/Q
                         net (fo=2, routed)           0.349     3.517    clk_gen/dmcontrol_reg_0
    SLICE_X42Y130        LUT2 (Prop_lut2_I1_O)        0.045     3.562 f  clk_gen/dout[15]_i_2__84/O
                         net (fo=325, routed)         1.134     4.696    swervolf/swerv_eh1/swerv/dbg/axi_rresp_ff/dout_reg[1]_0
    SLICE_X47Y138        FDCE                                         f  swervolf/swerv_eh1/swerv/dbg/axi_rresp_ff/dout_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.507     0.945    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2918, routed)        0.831     2.417    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.470 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=113, routed)         1.275     3.745    clk_gen/clk_core
    SLICE_X51Y96         LUT2 (Prop_lut2_I0_O)        0.055     3.800 r  clk_gen/dout[1]_i_2__17/O
                         net (fo=2, routed)           0.771     4.572    swervolf/swerv_eh1/swerv/dbg/axi_rresp_ff/bus_clk
    SLICE_X47Y138        FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/axi_rresp_ff/dout_reg[1]/C
                         clock pessimism             -0.556     4.015    
    SLICE_X47Y138        FDCE (Remov_fdce_C_CLR)     -0.014     4.001    swervolf/swerv_eh1/swerv/dbg/axi_rresp_ff/dout_reg[1]
  -------------------------------------------------------------------
                         required time                         -4.001    
                         arrival time                           4.696    
  -------------------------------------------------------------------
                         slack                                  0.695    

Slack (MET) :             0.708ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmcontrolff/dffs/dout_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/ifu/bp/BANKS[7].BHT_CLK_GROUP[0].BHT_FLOPS[14].bht_bank/dffs/dout_reg[0]/CLR
                            (removal check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        1.870ns  (logic 0.187ns (10.000%)  route 1.683ns (90.000%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.217ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.777ns
    Source Clock Delay      (SCD):    3.004ns
    Clock Pessimism Removal (CPR):    0.556ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.463     0.713    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2918, routed)        0.561     1.863    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.913 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=113, routed)         0.510     2.423    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.449 r  clk_core_BUFG_inst/O
                         net (fo=21961, routed)       0.555     3.004    swervolf/swerv_eh1/swerv/dbg/dmcontrolff/dffs/clk_core_BUFG
    SLICE_X45Y129        FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmcontrolff/dffs/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y129        FDCE (Prop_fdce_C_Q)         0.141     3.145 f  swervolf/swerv_eh1/swerv/dbg/dmcontrolff/dffs/dout_reg[0]/Q
                         net (fo=19, routed)          0.312     3.457    clk_gen/dmcontrol_reg_1
    SLICE_X42Y130        LUT2 (Prop_lut2_I1_O)        0.046     3.503 f  clk_gen/dout[1]_i_1__714/O
                         net (fo=3835, routed)        1.371     4.874    swervolf/swerv_eh1/swerv/ifu/bp/BANKS[7].BHT_CLK_GROUP[0].BHT_FLOPS[14].bht_bank/dffs/dout_reg[0]_1
    SLICE_X42Y7          FDCE                                         f  swervolf/swerv_eh1/swerv/ifu/bp/BANKS[7].BHT_CLK_GROUP[0].BHT_FLOPS[14].bht_bank/dffs/dout_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.507     0.945    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2918, routed)        0.831     2.417    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.470 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=113, routed)         1.252     3.722    clk_gen/clk_core
    SLICE_X45Y50         LUT2 (Prop_lut2_I0_O)        0.055     3.777 r  clk_gen/dout[1]_i_2__150/O
                         net (fo=32, routed)          1.000     4.777    swervolf/swerv_eh1/swerv/ifu/bp/BANKS[7].BHT_CLK_GROUP[0].BHT_FLOPS[14].bht_bank/dffs/dout_reg[0]_0
    SLICE_X42Y7          FDCE                                         r  swervolf/swerv_eh1/swerv/ifu/bp/BANKS[7].BHT_CLK_GROUP[0].BHT_FLOPS[14].bht_bank/dffs/dout_reg[0]/C
                         clock pessimism             -0.556     4.221    
    SLICE_X42Y7          FDCE (Remov_fdce_C_CLR)     -0.055     4.166    swervolf/swerv_eh1/swerv/ifu/bp/BANKS[7].BHT_CLK_GROUP[0].BHT_FLOPS[14].bht_bank/dffs/dout_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.166    
                         arrival time                           4.874    
  -------------------------------------------------------------------
                         slack                                  0.708    

Slack (MET) :             0.733ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmcontrolff/dffs/dout_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/ifu/bp/BANKS[7].BHT_CLK_GROUP[0].BHT_FLOPS[12].bht_bank/dffs/dout_reg[0]/CLR
                            (removal check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        1.870ns  (logic 0.187ns (10.000%)  route 1.683ns (90.000%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.217ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.777ns
    Source Clock Delay      (SCD):    3.004ns
    Clock Pessimism Removal (CPR):    0.556ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.463     0.713    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2918, routed)        0.561     1.863    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.913 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=113, routed)         0.510     2.423    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.449 r  clk_core_BUFG_inst/O
                         net (fo=21961, routed)       0.555     3.004    swervolf/swerv_eh1/swerv/dbg/dmcontrolff/dffs/clk_core_BUFG
    SLICE_X45Y129        FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmcontrolff/dffs/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y129        FDCE (Prop_fdce_C_Q)         0.141     3.145 f  swervolf/swerv_eh1/swerv/dbg/dmcontrolff/dffs/dout_reg[0]/Q
                         net (fo=19, routed)          0.312     3.457    clk_gen/dmcontrol_reg_1
    SLICE_X42Y130        LUT2 (Prop_lut2_I1_O)        0.046     3.503 f  clk_gen/dout[1]_i_1__714/O
                         net (fo=3835, routed)        1.371     4.874    swervolf/swerv_eh1/swerv/ifu/bp/BANKS[7].BHT_CLK_GROUP[0].BHT_FLOPS[12].bht_bank/dffs/dout_reg[0]_1
    SLICE_X43Y7          FDCE                                         f  swervolf/swerv_eh1/swerv/ifu/bp/BANKS[7].BHT_CLK_GROUP[0].BHT_FLOPS[12].bht_bank/dffs/dout_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.507     0.945    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2918, routed)        0.831     2.417    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.470 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=113, routed)         1.252     3.722    clk_gen/clk_core
    SLICE_X45Y50         LUT2 (Prop_lut2_I0_O)        0.055     3.777 r  clk_gen/dout[1]_i_2__150/O
                         net (fo=32, routed)          1.000     4.777    swervolf/swerv_eh1/swerv/ifu/bp/BANKS[7].BHT_CLK_GROUP[0].BHT_FLOPS[12].bht_bank/dffs/dout_reg[0]_0
    SLICE_X43Y7          FDCE                                         r  swervolf/swerv_eh1/swerv/ifu/bp/BANKS[7].BHT_CLK_GROUP[0].BHT_FLOPS[12].bht_bank/dffs/dout_reg[0]/C
                         clock pessimism             -0.556     4.221    
    SLICE_X43Y7          FDCE (Remov_fdce_C_CLR)     -0.080     4.141    swervolf/swerv_eh1/swerv/ifu/bp/BANKS[7].BHT_CLK_GROUP[0].BHT_FLOPS[12].bht_bank/dffs/dout_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.141    
                         arrival time                           4.874    
  -------------------------------------------------------------------
                         slack                                  0.733    

Slack (MET) :             0.733ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmcontrolff/dffs/dout_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/ifu/bp/BANKS[7].BHT_CLK_GROUP[0].BHT_FLOPS[13].bht_bank/dffs/dout_reg[0]/CLR
                            (removal check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        1.870ns  (logic 0.187ns (10.000%)  route 1.683ns (90.000%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.217ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.777ns
    Source Clock Delay      (SCD):    3.004ns
    Clock Pessimism Removal (CPR):    0.556ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.463     0.713    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2918, routed)        0.561     1.863    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.913 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=113, routed)         0.510     2.423    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.449 r  clk_core_BUFG_inst/O
                         net (fo=21961, routed)       0.555     3.004    swervolf/swerv_eh1/swerv/dbg/dmcontrolff/dffs/clk_core_BUFG
    SLICE_X45Y129        FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmcontrolff/dffs/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y129        FDCE (Prop_fdce_C_Q)         0.141     3.145 f  swervolf/swerv_eh1/swerv/dbg/dmcontrolff/dffs/dout_reg[0]/Q
                         net (fo=19, routed)          0.312     3.457    clk_gen/dmcontrol_reg_1
    SLICE_X42Y130        LUT2 (Prop_lut2_I1_O)        0.046     3.503 f  clk_gen/dout[1]_i_1__714/O
                         net (fo=3835, routed)        1.371     4.874    swervolf/swerv_eh1/swerv/ifu/bp/BANKS[7].BHT_CLK_GROUP[0].BHT_FLOPS[13].bht_bank/dffs/dout_reg[1]_2
    SLICE_X43Y7          FDCE                                         f  swervolf/swerv_eh1/swerv/ifu/bp/BANKS[7].BHT_CLK_GROUP[0].BHT_FLOPS[13].bht_bank/dffs/dout_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.507     0.945    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2918, routed)        0.831     2.417    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.470 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=113, routed)         1.252     3.722    clk_gen/clk_core
    SLICE_X45Y50         LUT2 (Prop_lut2_I0_O)        0.055     3.777 r  clk_gen/dout[1]_i_2__150/O
                         net (fo=32, routed)          1.000     4.777    swervolf/swerv_eh1/swerv/ifu/bp/BANKS[7].BHT_CLK_GROUP[0].BHT_FLOPS[13].bht_bank/dffs/dout_reg[0]_0
    SLICE_X43Y7          FDCE                                         r  swervolf/swerv_eh1/swerv/ifu/bp/BANKS[7].BHT_CLK_GROUP[0].BHT_FLOPS[13].bht_bank/dffs/dout_reg[0]/C
                         clock pessimism             -0.556     4.221    
    SLICE_X43Y7          FDCE (Remov_fdce_C_CLR)     -0.080     4.141    swervolf/swerv_eh1/swerv/ifu/bp/BANKS[7].BHT_CLK_GROUP[0].BHT_FLOPS[13].bht_bank/dffs/dout_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.141    
                         arrival time                           4.874    
  -------------------------------------------------------------------
                         slack                                  0.733    

Slack (MET) :             0.733ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmcontrolff/dffs/dout_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/ifu/bp/BANKS[7].BHT_CLK_GROUP[0].BHT_FLOPS[15].bht_bank/dffs/dout_reg[0]/CLR
                            (removal check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        1.870ns  (logic 0.187ns (10.000%)  route 1.683ns (90.000%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.217ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.777ns
    Source Clock Delay      (SCD):    3.004ns
    Clock Pessimism Removal (CPR):    0.556ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.463     0.713    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2918, routed)        0.561     1.863    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.913 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=113, routed)         0.510     2.423    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.449 r  clk_core_BUFG_inst/O
                         net (fo=21961, routed)       0.555     3.004    swervolf/swerv_eh1/swerv/dbg/dmcontrolff/dffs/clk_core_BUFG
    SLICE_X45Y129        FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmcontrolff/dffs/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y129        FDCE (Prop_fdce_C_Q)         0.141     3.145 f  swervolf/swerv_eh1/swerv/dbg/dmcontrolff/dffs/dout_reg[0]/Q
                         net (fo=19, routed)          0.312     3.457    clk_gen/dmcontrol_reg_1
    SLICE_X42Y130        LUT2 (Prop_lut2_I1_O)        0.046     3.503 f  clk_gen/dout[1]_i_1__714/O
                         net (fo=3835, routed)        1.371     4.874    swervolf/swerv_eh1/swerv/ifu/bp/BANKS[7].BHT_CLK_GROUP[0].BHT_FLOPS[15].bht_bank/dffs/dout_reg[1]_2
    SLICE_X43Y7          FDCE                                         f  swervolf/swerv_eh1/swerv/ifu/bp/BANKS[7].BHT_CLK_GROUP[0].BHT_FLOPS[15].bht_bank/dffs/dout_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.507     0.945    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2918, routed)        0.831     2.417    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.470 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=113, routed)         1.252     3.722    clk_gen/clk_core
    SLICE_X45Y50         LUT2 (Prop_lut2_I0_O)        0.055     3.777 r  clk_gen/dout[1]_i_2__150/O
                         net (fo=32, routed)          1.000     4.777    swervolf/swerv_eh1/swerv/ifu/bp/BANKS[7].BHT_CLK_GROUP[0].BHT_FLOPS[15].bht_bank/dffs/dout_reg[0]_0
    SLICE_X43Y7          FDCE                                         r  swervolf/swerv_eh1/swerv/ifu/bp/BANKS[7].BHT_CLK_GROUP[0].BHT_FLOPS[15].bht_bank/dffs/dout_reg[0]/C
                         clock pessimism             -0.556     4.221    
    SLICE_X43Y7          FDCE (Remov_fdce_C_CLR)     -0.080     4.141    swervolf/swerv_eh1/swerv/ifu/bp/BANKS[7].BHT_CLK_GROUP[0].BHT_FLOPS[15].bht_bank/dffs/dout_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.141    
                         arrival time                           4.874    
  -------------------------------------------------------------------
                         slack                                  0.733    

Slack (MET) :             0.778ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmcontrolff/dffs/dout_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/lsu/dccm_ctl/Gen_dccm_enable.dccm_data_ecc_hi_ff/dout_reg[5]/CLR
                            (removal check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        2.048ns  (logic 0.186ns (9.083%)  route 1.862ns (90.917%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.337ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.897ns
    Source Clock Delay      (SCD):    3.004ns
    Clock Pessimism Removal (CPR):    0.556ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.463     0.713    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2918, routed)        0.561     1.863    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.913 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=113, routed)         0.510     2.423    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.449 r  clk_core_BUFG_inst/O
                         net (fo=21961, routed)       0.555     3.004    swervolf/swerv_eh1/swerv/dbg/dmcontrolff/dffs/clk_core_BUFG
    SLICE_X45Y129        FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmcontrolff/dffs/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y129        FDCE (Prop_fdce_C_Q)         0.141     3.145 f  swervolf/swerv_eh1/swerv/dbg/dmcontrolff/dffs/dout_reg[0]/Q
                         net (fo=19, routed)          0.766     3.911    clk_gen/dmcontrol_reg_1
    SLICE_X43Y131        LUT2 (Prop_lut2_I1_O)        0.045     3.956 f  clk_gen/dout[31]_i_3__124/O
                         net (fo=17169, routed)       1.096     5.052    swervolf/swerv_eh1/swerv/lsu/dccm_ctl/Gen_dccm_enable.dccm_data_ecc_hi_ff/dout_reg[6]_0
    SLICE_X10Y136        FDCE                                         f  swervolf/swerv_eh1/swerv/lsu/dccm_ctl/Gen_dccm_enable.dccm_data_ecc_hi_ff/dout_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.507     0.945    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2918, routed)        0.831     2.417    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.470 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=113, routed)         1.077     3.547    clk_gen/clk_core
    SLICE_X5Y97          LUT2 (Prop_lut2_I0_O)        0.056     3.603 r  clk_gen/dout[31]_i_2__40/O
                         net (fo=78, routed)          1.295     4.897    swervolf/swerv_eh1/swerv/lsu/dccm_ctl/Gen_dccm_enable.dccm_data_ecc_hi_ff/CLK
    SLICE_X10Y136        FDCE                                         r  swervolf/swerv_eh1/swerv/lsu/dccm_ctl/Gen_dccm_enable.dccm_data_ecc_hi_ff/dout_reg[5]/C
                         clock pessimism             -0.556     4.341    
    SLICE_X10Y136        FDCE (Remov_fdce_C_CLR)     -0.067     4.274    swervolf/swerv_eh1/swerv/lsu/dccm_ctl/Gen_dccm_enable.dccm_data_ecc_hi_ff/dout_reg[5]
  -------------------------------------------------------------------
                         required time                         -4.274    
                         arrival time                           5.052    
  -------------------------------------------------------------------
                         slack                                  0.778    

Slack (MET) :             0.778ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmcontrolff/dffs/dout_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/lsu/dccm_ctl/Gen_dccm_enable.dccm_data_ecc_lo_ff/dout_reg[5]/CLR
                            (removal check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        2.048ns  (logic 0.186ns (9.083%)  route 1.862ns (90.917%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.337ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.897ns
    Source Clock Delay      (SCD):    3.004ns
    Clock Pessimism Removal (CPR):    0.556ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.463     0.713    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2918, routed)        0.561     1.863    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.913 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=113, routed)         0.510     2.423    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.449 r  clk_core_BUFG_inst/O
                         net (fo=21961, routed)       0.555     3.004    swervolf/swerv_eh1/swerv/dbg/dmcontrolff/dffs/clk_core_BUFG
    SLICE_X45Y129        FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmcontrolff/dffs/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y129        FDCE (Prop_fdce_C_Q)         0.141     3.145 f  swervolf/swerv_eh1/swerv/dbg/dmcontrolff/dffs/dout_reg[0]/Q
                         net (fo=19, routed)          0.766     3.911    clk_gen/dmcontrol_reg_1
    SLICE_X43Y131        LUT2 (Prop_lut2_I1_O)        0.045     3.956 f  clk_gen/dout[31]_i_3__124/O
                         net (fo=17169, routed)       1.096     5.052    swervolf/swerv_eh1/swerv/lsu/dccm_ctl/Gen_dccm_enable.dccm_data_ecc_lo_ff/dout_reg[0]_0
    SLICE_X10Y136        FDCE                                         f  swervolf/swerv_eh1/swerv/lsu/dccm_ctl/Gen_dccm_enable.dccm_data_ecc_lo_ff/dout_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.507     0.945    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2918, routed)        0.831     2.417    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.470 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=113, routed)         1.077     3.547    clk_gen/clk_core
    SLICE_X5Y97          LUT2 (Prop_lut2_I0_O)        0.056     3.603 r  clk_gen/dout[31]_i_2__40/O
                         net (fo=78, routed)          1.295     4.897    swervolf/swerv_eh1/swerv/lsu/dccm_ctl/Gen_dccm_enable.dccm_data_ecc_lo_ff/CLK
    SLICE_X10Y136        FDCE                                         r  swervolf/swerv_eh1/swerv/lsu/dccm_ctl/Gen_dccm_enable.dccm_data_ecc_lo_ff/dout_reg[5]/C
                         clock pessimism             -0.556     4.341    
    SLICE_X10Y136        FDCE (Remov_fdce_C_CLR)     -0.067     4.274    swervolf/swerv_eh1/swerv/lsu/dccm_ctl/Gen_dccm_enable.dccm_data_ecc_lo_ff/dout_reg[5]
  -------------------------------------------------------------------
                         required time                         -4.274    
                         arrival time                           5.052    
  -------------------------------------------------------------------
                         slack                                  0.778    

Slack (MET) :             0.788ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmcontrol_dmactive_ff/dffs/dout_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/dbg/dbg_data1_reg/genblock.dff/dffs/dout_reg[0]/CLR
                            (removal check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.755ns  (logic 0.209ns (27.680%)  route 0.546ns (72.320%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.877ns
    Source Clock Delay      (SCD):    3.004ns
    Clock Pessimism Removal (CPR):    0.839ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.463     0.713    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2918, routed)        0.561     1.863    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.913 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=113, routed)         0.510     2.423    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.449 r  clk_core_BUFG_inst/O
                         net (fo=21961, routed)       0.555     3.004    swervolf/swerv_eh1/swerv/dbg/dmcontrol_dmactive_ff/dffs/clk_core_BUFG
    SLICE_X42Y129        FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmcontrol_dmactive_ff/dffs/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y129        FDCE (Prop_fdce_C_Q)         0.164     3.168 r  swervolf/swerv_eh1/swerv/dbg/dmcontrol_dmactive_ff/dffs/dout_reg[0]/Q
                         net (fo=2, routed)           0.349     3.517    clk_gen/dmcontrol_reg_0
    SLICE_X42Y130        LUT2 (Prop_lut2_I1_O)        0.045     3.562 f  clk_gen/dout[15]_i_2__84/O
                         net (fo=325, routed)         0.197     3.759    swervolf/swerv_eh1/swerv/dbg/dbg_data1_reg/genblock.dff/dffs/dout_reg[31]_2
    SLICE_X46Y130        FDCE                                         f  swervolf/swerv_eh1/swerv/dbg/dbg_data1_reg/genblock.dff/dffs/dout_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.507     0.945    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2918, routed)        0.831     2.417    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.470 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=113, routed)         0.556     3.025    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     3.054 r  clk_core_BUFG_inst/O
                         net (fo=21961, routed)       0.822     3.877    swervolf/swerv_eh1/swerv/dbg/dbg_data1_reg/genblock.dff/dffs/clk_core_BUFG
    SLICE_X46Y130        FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dbg_data1_reg/genblock.dff/dffs/dout_reg[0]/C
                         clock pessimism             -0.839     3.038    
    SLICE_X46Y130        FDCE (Remov_fdce_C_CLR)     -0.067     2.971    swervolf/swerv_eh1/swerv/dbg/dbg_data1_reg/genblock.dff/dffs/dout_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.971    
                         arrival time                           3.759    
  -------------------------------------------------------------------
                         slack                                  0.788    

Slack (MET) :             0.788ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmcontrol_dmactive_ff/dffs/dout_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/dbg/dbg_data1_reg/genblock.dff/dffs/dout_reg[11]/CLR
                            (removal check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.755ns  (logic 0.209ns (27.680%)  route 0.546ns (72.320%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.877ns
    Source Clock Delay      (SCD):    3.004ns
    Clock Pessimism Removal (CPR):    0.839ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.463     0.713    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2918, routed)        0.561     1.863    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.913 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=113, routed)         0.510     2.423    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.449 r  clk_core_BUFG_inst/O
                         net (fo=21961, routed)       0.555     3.004    swervolf/swerv_eh1/swerv/dbg/dmcontrol_dmactive_ff/dffs/clk_core_BUFG
    SLICE_X42Y129        FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmcontrol_dmactive_ff/dffs/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y129        FDCE (Prop_fdce_C_Q)         0.164     3.168 r  swervolf/swerv_eh1/swerv/dbg/dmcontrol_dmactive_ff/dffs/dout_reg[0]/Q
                         net (fo=2, routed)           0.349     3.517    clk_gen/dmcontrol_reg_0
    SLICE_X42Y130        LUT2 (Prop_lut2_I1_O)        0.045     3.562 f  clk_gen/dout[15]_i_2__84/O
                         net (fo=325, routed)         0.197     3.759    swervolf/swerv_eh1/swerv/dbg/dbg_data1_reg/genblock.dff/dffs/dout_reg[31]_2
    SLICE_X46Y130        FDCE                                         f  swervolf/swerv_eh1/swerv/dbg/dbg_data1_reg/genblock.dff/dffs/dout_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.507     0.945    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2918, routed)        0.831     2.417    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.470 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=113, routed)         0.556     3.025    clk_core
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     3.054 r  clk_core_BUFG_inst/O
                         net (fo=21961, routed)       0.822     3.877    swervolf/swerv_eh1/swerv/dbg/dbg_data1_reg/genblock.dff/dffs/clk_core_BUFG
    SLICE_X46Y130        FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dbg_data1_reg/genblock.dff/dffs/dout_reg[11]/C
                         clock pessimism             -0.839     3.038    
    SLICE_X46Y130        FDCE (Remov_fdce_C_CLR)     -0.067     2.971    swervolf/swerv_eh1/swerv/dbg/dbg_data1_reg/genblock.dff/dffs/dout_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.971    
                         arrival time                           3.759    
  -------------------------------------------------------------------
                         slack                                  0.788    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  soc_s7pll0_clkout0
  To Clock:  soc_s7pll0_clkout0

Setup :            0  Failing Endpoints,  Worst Slack        2.673ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.045ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.673ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[43]/CLR
                            (recovery check against rising-edge clock soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_s7pll0_clkout0 rise@10.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        6.667ns  (logic 0.419ns (6.285%)  route 6.248ns (93.715%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.134ns = ( 16.134 - 10.000 ) 
    Source Clock Delay      (SCD):    6.399ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.316     2.798    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2918, routed)        1.704     6.399    ddr2/ldc/PLLE2_ADV_0
    SLICE_X89Y121        FDPE                                         r  ddr2/ldc/FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y121        FDPE (Prop_fdpe_C_Q)         0.419     6.818 f  ddr2/ldc/FDPE_1/Q
                         net (fo=1338, routed)        6.248    13.066    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/user_rst
    SLICE_X48Y153        FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[43]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.241    12.652    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    14.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.460 r  ddr2/ldc/BUFG/O
                         net (fo=2918, routed)        1.674    16.134    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/user_clk
    SLICE_X48Y153        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[43]/C
                         clock pessimism              0.242    16.376    
                         clock uncertainty           -0.057    16.320    
    SLICE_X48Y153        FDCE (Recov_fdce_C_CLR)     -0.580    15.740    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[43]
  -------------------------------------------------------------------
                         required time                         15.740    
                         arrival time                         -13.066    
  -------------------------------------------------------------------
                         slack                                  2.673    

Slack (MET) :             2.673ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[46]/CLR
                            (recovery check against rising-edge clock soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_s7pll0_clkout0 rise@10.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        6.667ns  (logic 0.419ns (6.285%)  route 6.248ns (93.715%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.134ns = ( 16.134 - 10.000 ) 
    Source Clock Delay      (SCD):    6.399ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.316     2.798    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2918, routed)        1.704     6.399    ddr2/ldc/PLLE2_ADV_0
    SLICE_X89Y121        FDPE                                         r  ddr2/ldc/FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y121        FDPE (Prop_fdpe_C_Q)         0.419     6.818 f  ddr2/ldc/FDPE_1/Q
                         net (fo=1338, routed)        6.248    13.066    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/user_rst
    SLICE_X48Y153        FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[46]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.241    12.652    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    14.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.460 r  ddr2/ldc/BUFG/O
                         net (fo=2918, routed)        1.674    16.134    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/user_clk
    SLICE_X48Y153        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[46]/C
                         clock pessimism              0.242    16.376    
                         clock uncertainty           -0.057    16.320    
    SLICE_X48Y153        FDCE (Recov_fdce_C_CLR)     -0.580    15.740    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[46]
  -------------------------------------------------------------------
                         required time                         15.740    
                         arrival time                         -13.066    
  -------------------------------------------------------------------
                         slack                                  2.673    

Slack (MET) :             2.707ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[55]/CLR
                            (recovery check against rising-edge clock soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_s7pll0_clkout0 rise@10.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        6.529ns  (logic 0.419ns (6.417%)  route 6.110ns (93.583%))
  Logic Levels:           0  
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.959ns = ( 15.959 - 10.000 ) 
    Source Clock Delay      (SCD):    6.399ns
    Clock Pessimism Removal (CPR):    0.313ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.316     2.798    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2918, routed)        1.704     6.399    ddr2/ldc/PLLE2_ADV_0
    SLICE_X89Y121        FDPE                                         r  ddr2/ldc/FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y121        FDPE (Prop_fdpe_C_Q)         0.419     6.818 f  ddr2/ldc/FDPE_1/Q
                         net (fo=1338, routed)        6.110    12.928    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_rst
    SLICE_X68Y143        FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[55]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.241    12.652    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    14.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.460 r  ddr2/ldc/BUFG/O
                         net (fo=2918, routed)        1.499    15.959    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X68Y143        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[55]/C
                         clock pessimism              0.313    16.272    
                         clock uncertainty           -0.057    16.216    
    SLICE_X68Y143        FDCE (Recov_fdce_C_CLR)     -0.580    15.636    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[55]
  -------------------------------------------------------------------
                         required time                         15.636    
                         arrival time                         -12.928    
  -------------------------------------------------------------------
                         slack                                  2.707    

Slack (MET) :             2.707ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[6]/CLR
                            (recovery check against rising-edge clock soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_s7pll0_clkout0 rise@10.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        6.529ns  (logic 0.419ns (6.417%)  route 6.110ns (93.583%))
  Logic Levels:           0  
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.959ns = ( 15.959 - 10.000 ) 
    Source Clock Delay      (SCD):    6.399ns
    Clock Pessimism Removal (CPR):    0.313ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.316     2.798    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2918, routed)        1.704     6.399    ddr2/ldc/PLLE2_ADV_0
    SLICE_X89Y121        FDPE                                         r  ddr2/ldc/FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y121        FDPE (Prop_fdpe_C_Q)         0.419     6.818 f  ddr2/ldc/FDPE_1/Q
                         net (fo=1338, routed)        6.110    12.928    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_rst
    SLICE_X68Y143        FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.241    12.652    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    14.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.460 r  ddr2/ldc/BUFG/O
                         net (fo=2918, routed)        1.499    15.959    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X68Y143        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[6]/C
                         clock pessimism              0.313    16.272    
                         clock uncertainty           -0.057    16.216    
    SLICE_X68Y143        FDCE (Recov_fdce_C_CLR)     -0.580    15.636    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[6]
  -------------------------------------------------------------------
                         required time                         15.636    
                         arrival time                         -12.928    
  -------------------------------------------------------------------
                         slack                                  2.707    

Slack (MET) :             2.707ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[71]/CLR
                            (recovery check against rising-edge clock soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_s7pll0_clkout0 rise@10.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        6.529ns  (logic 0.419ns (6.417%)  route 6.110ns (93.583%))
  Logic Levels:           0  
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.959ns = ( 15.959 - 10.000 ) 
    Source Clock Delay      (SCD):    6.399ns
    Clock Pessimism Removal (CPR):    0.313ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.316     2.798    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2918, routed)        1.704     6.399    ddr2/ldc/PLLE2_ADV_0
    SLICE_X89Y121        FDPE                                         r  ddr2/ldc/FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y121        FDPE (Prop_fdpe_C_Q)         0.419     6.818 f  ddr2/ldc/FDPE_1/Q
                         net (fo=1338, routed)        6.110    12.928    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_rst
    SLICE_X68Y143        FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[71]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.241    12.652    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    14.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.460 r  ddr2/ldc/BUFG/O
                         net (fo=2918, routed)        1.499    15.959    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X68Y143        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[71]/C
                         clock pessimism              0.313    16.272    
                         clock uncertainty           -0.057    16.216    
    SLICE_X68Y143        FDCE (Recov_fdce_C_CLR)     -0.580    15.636    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[71]
  -------------------------------------------------------------------
                         required time                         15.636    
                         arrival time                         -12.928    
  -------------------------------------------------------------------
                         slack                                  2.707    

Slack (MET) :             2.713ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[33]/CLR
                            (recovery check against rising-edge clock soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_s7pll0_clkout0 rise@10.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        6.606ns  (logic 0.419ns (6.342%)  route 6.187ns (93.658%))
  Logic Levels:           0  
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.042ns = ( 16.042 - 10.000 ) 
    Source Clock Delay      (SCD):    6.399ns
    Clock Pessimism Removal (CPR):    0.313ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.316     2.798    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2918, routed)        1.704     6.399    ddr2/ldc/PLLE2_ADV_0
    SLICE_X89Y121        FDPE                                         r  ddr2/ldc/FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y121        FDPE (Prop_fdpe_C_Q)         0.419     6.818 f  ddr2/ldc/FDPE_1/Q
                         net (fo=1338, routed)        6.187    13.006    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_rst
    SLICE_X72Y146        FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[33]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.241    12.652    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    14.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.460 r  ddr2/ldc/BUFG/O
                         net (fo=2918, routed)        1.582    16.042    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X72Y146        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[33]/C
                         clock pessimism              0.313    16.355    
                         clock uncertainty           -0.057    16.299    
    SLICE_X72Y146        FDCE (Recov_fdce_C_CLR)     -0.580    15.719    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[33]
  -------------------------------------------------------------------
                         required time                         15.719    
                         arrival time                         -13.006    
  -------------------------------------------------------------------
                         slack                                  2.713    

Slack (MET) :             2.736ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[37]/CLR
                            (recovery check against rising-edge clock soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_s7pll0_clkout0 rise@10.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        6.501ns  (logic 0.419ns (6.445%)  route 6.082ns (93.555%))
  Logic Levels:           0  
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.960ns = ( 15.960 - 10.000 ) 
    Source Clock Delay      (SCD):    6.399ns
    Clock Pessimism Removal (CPR):    0.313ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.316     2.798    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2918, routed)        1.704     6.399    ddr2/ldc/PLLE2_ADV_0
    SLICE_X89Y121        FDPE                                         r  ddr2/ldc/FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y121        FDPE (Prop_fdpe_C_Q)         0.419     6.818 f  ddr2/ldc/FDPE_1/Q
                         net (fo=1338, routed)        6.082    12.901    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_rst
    SLICE_X69Y148        FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[37]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.241    12.652    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    14.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.460 r  ddr2/ldc/BUFG/O
                         net (fo=2918, routed)        1.500    15.960    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X69Y148        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[37]/C
                         clock pessimism              0.313    16.273    
                         clock uncertainty           -0.057    16.217    
    SLICE_X69Y148        FDCE (Recov_fdce_C_CLR)     -0.580    15.637    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[37]
  -------------------------------------------------------------------
                         required time                         15.637    
                         arrival time                         -12.901    
  -------------------------------------------------------------------
                         slack                                  2.736    

Slack (MET) :             2.747ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[23]/CLR
                            (recovery check against rising-edge clock soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_s7pll0_clkout0 rise@10.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        6.681ns  (logic 0.419ns (6.272%)  route 6.262ns (93.728%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.135ns = ( 16.135 - 10.000 ) 
    Source Clock Delay      (SCD):    6.399ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.316     2.798    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2918, routed)        1.704     6.399    ddr2/ldc/PLLE2_ADV_0
    SLICE_X89Y121        FDPE                                         r  ddr2/ldc/FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y121        FDPE (Prop_fdpe_C_Q)         0.419     6.818 f  ddr2/ldc/FDPE_1/Q
                         net (fo=1338, routed)        6.262    13.080    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/user_rst
    SLICE_X46Y152        FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.241    12.652    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    14.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.460 r  ddr2/ldc/BUFG/O
                         net (fo=2918, routed)        1.675    16.135    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/user_clk
    SLICE_X46Y152        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[23]/C
                         clock pessimism              0.242    16.377    
                         clock uncertainty           -0.057    16.321    
    SLICE_X46Y152        FDCE (Recov_fdce_C_CLR)     -0.494    15.827    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[23]
  -------------------------------------------------------------------
                         required time                         15.827    
                         arrival time                         -13.080    
  -------------------------------------------------------------------
                         slack                                  2.747    

Slack (MET) :             2.747ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[39]/CLR
                            (recovery check against rising-edge clock soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_s7pll0_clkout0 rise@10.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        6.681ns  (logic 0.419ns (6.272%)  route 6.262ns (93.728%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.135ns = ( 16.135 - 10.000 ) 
    Source Clock Delay      (SCD):    6.399ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.316     2.798    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2918, routed)        1.704     6.399    ddr2/ldc/PLLE2_ADV_0
    SLICE_X89Y121        FDPE                                         r  ddr2/ldc/FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y121        FDPE (Prop_fdpe_C_Q)         0.419     6.818 f  ddr2/ldc/FDPE_1/Q
                         net (fo=1338, routed)        6.262    13.080    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/user_rst
    SLICE_X46Y152        FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[39]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.241    12.652    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    14.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.460 r  ddr2/ldc/BUFG/O
                         net (fo=2918, routed)        1.675    16.135    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/user_clk
    SLICE_X46Y152        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[39]/C
                         clock pessimism              0.242    16.377    
                         clock uncertainty           -0.057    16.321    
    SLICE_X46Y152        FDCE (Recov_fdce_C_CLR)     -0.494    15.827    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[39]
  -------------------------------------------------------------------
                         required time                         15.827    
                         arrival time                         -13.080    
  -------------------------------------------------------------------
                         slack                                  2.747    

Slack (MET) :             2.747ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[44]/CLR
                            (recovery check against rising-edge clock soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_s7pll0_clkout0 rise@10.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        6.681ns  (logic 0.419ns (6.272%)  route 6.262ns (93.728%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.135ns = ( 16.135 - 10.000 ) 
    Source Clock Delay      (SCD):    6.399ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.316     2.798    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2918, routed)        1.704     6.399    ddr2/ldc/PLLE2_ADV_0
    SLICE_X89Y121        FDPE                                         r  ddr2/ldc/FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y121        FDPE (Prop_fdpe_C_Q)         0.419     6.818 f  ddr2/ldc/FDPE_1/Q
                         net (fo=1338, routed)        6.262    13.080    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/user_rst
    SLICE_X46Y152        FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[44]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.241    12.652    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    14.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.460 r  ddr2/ldc/BUFG/O
                         net (fo=2918, routed)        1.675    16.135    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/user_clk
    SLICE_X46Y152        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[44]/C
                         clock pessimism              0.242    16.377    
                         clock uncertainty           -0.057    16.321    
    SLICE_X46Y152        FDCE (Recov_fdce_C_CLR)     -0.494    15.827    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[44]
  -------------------------------------------------------------------
                         required time                         15.827    
                         arrival time                         -13.080    
  -------------------------------------------------------------------
                         slack                                  2.747    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.045ns  (arrival time - required time)
  Source:                 ddr2/ldc/FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/wptr_q_reg[0]/CLR
                            (removal check against rising-edge clock soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_s7pll0_clkout0 rise@0.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        0.893ns  (logic 0.128ns (14.332%)  route 0.765ns (85.668%))
  Logic Levels:           0  
  Clock Path Skew:        -0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.407ns
    Source Clock Delay      (SCD):    1.895ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.463     0.713    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2918, routed)        0.593     1.895    ddr2/ldc/PLLE2_ADV_0
    SLICE_X89Y121        FDPE                                         r  ddr2/ldc/FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y121        FDPE (Prop_fdpe_C_Q)         0.128     2.023 f  ddr2/ldc/FDPE_1/Q
                         net (fo=1338, routed)        0.765     2.789    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_rst
    SLICE_X65Y123        FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/wptr_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.507     0.945    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2918, routed)        0.821     2.407    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X65Y123        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/wptr_q_reg[0]/C
                         clock pessimism             -0.517     1.889    
    SLICE_X65Y123        FDCE (Remov_fdce_C_CLR)     -0.146     1.743    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/wptr_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.743    
                         arrival time                           2.789    
  -------------------------------------------------------------------
                         slack                                  1.045    

Slack (MET) :             1.045ns  (arrival time - required time)
  Source:                 ddr2/ldc/FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/wptr_q_reg[1]/CLR
                            (removal check against rising-edge clock soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_s7pll0_clkout0 rise@0.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        0.893ns  (logic 0.128ns (14.332%)  route 0.765ns (85.668%))
  Logic Levels:           0  
  Clock Path Skew:        -0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.407ns
    Source Clock Delay      (SCD):    1.895ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.463     0.713    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2918, routed)        0.593     1.895    ddr2/ldc/PLLE2_ADV_0
    SLICE_X89Y121        FDPE                                         r  ddr2/ldc/FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y121        FDPE (Prop_fdpe_C_Q)         0.128     2.023 f  ddr2/ldc/FDPE_1/Q
                         net (fo=1338, routed)        0.765     2.789    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_rst
    SLICE_X65Y123        FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/wptr_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.507     0.945    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2918, routed)        0.821     2.407    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X65Y123        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/wptr_q_reg[1]/C
                         clock pessimism             -0.517     1.889    
    SLICE_X65Y123        FDCE (Remov_fdce_C_CLR)     -0.146     1.743    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/wptr_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.743    
                         arrival time                           2.789    
  -------------------------------------------------------------------
                         slack                                  1.045    

Slack (MET) :             1.186ns  (arrival time - required time)
  Source:                 ddr2/ldc/FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[28]/CLR
                            (removal check against rising-edge clock soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_s7pll0_clkout0 rise@0.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        1.046ns  (logic 0.128ns (12.235%)  route 0.918ns (87.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.419ns
    Source Clock Delay      (SCD):    1.895ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.463     0.713    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2918, routed)        0.593     1.895    ddr2/ldc/PLLE2_ADV_0
    SLICE_X89Y121        FDPE                                         r  ddr2/ldc/FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y121        FDPE (Prop_fdpe_C_Q)         0.128     2.023 f  ddr2/ldc/FDPE_1/Q
                         net (fo=1338, routed)        0.918     2.942    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_rst
    SLICE_X63Y138        FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.507     0.945    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2918, routed)        0.832     2.419    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X63Y138        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[28]/C
                         clock pessimism             -0.517     1.901    
    SLICE_X63Y138        FDCE (Remov_fdce_C_CLR)     -0.146     1.755    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.755    
                         arrival time                           2.942    
  -------------------------------------------------------------------
                         slack                                  1.186    

Slack (MET) :             1.186ns  (arrival time - required time)
  Source:                 ddr2/ldc/FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[43]/CLR
                            (removal check against rising-edge clock soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_s7pll0_clkout0 rise@0.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        1.046ns  (logic 0.128ns (12.235%)  route 0.918ns (87.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.419ns
    Source Clock Delay      (SCD):    1.895ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.463     0.713    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2918, routed)        0.593     1.895    ddr2/ldc/PLLE2_ADV_0
    SLICE_X89Y121        FDPE                                         r  ddr2/ldc/FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y121        FDPE (Prop_fdpe_C_Q)         0.128     2.023 f  ddr2/ldc/FDPE_1/Q
                         net (fo=1338, routed)        0.918     2.942    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_rst
    SLICE_X63Y138        FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[43]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.507     0.945    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2918, routed)        0.832     2.419    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X63Y138        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[43]/C
                         clock pessimism             -0.517     1.901    
    SLICE_X63Y138        FDCE (Remov_fdce_C_CLR)     -0.146     1.755    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[43]
  -------------------------------------------------------------------
                         required time                         -1.755    
                         arrival time                           2.942    
  -------------------------------------------------------------------
                         slack                                  1.186    

Slack (MET) :             1.186ns  (arrival time - required time)
  Source:                 ddr2/ldc/FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[59]/CLR
                            (removal check against rising-edge clock soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_s7pll0_clkout0 rise@0.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        1.046ns  (logic 0.128ns (12.235%)  route 0.918ns (87.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.419ns
    Source Clock Delay      (SCD):    1.895ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.463     0.713    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2918, routed)        0.593     1.895    ddr2/ldc/PLLE2_ADV_0
    SLICE_X89Y121        FDPE                                         r  ddr2/ldc/FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y121        FDPE (Prop_fdpe_C_Q)         0.128     2.023 f  ddr2/ldc/FDPE_1/Q
                         net (fo=1338, routed)        0.918     2.942    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_rst
    SLICE_X63Y138        FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[59]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.507     0.945    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2918, routed)        0.832     2.419    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X63Y138        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[59]/C
                         clock pessimism             -0.517     1.901    
    SLICE_X63Y138        FDCE (Remov_fdce_C_CLR)     -0.146     1.755    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[59]
  -------------------------------------------------------------------
                         required time                         -1.755    
                         arrival time                           2.942    
  -------------------------------------------------------------------
                         slack                                  1.186    

Slack (MET) :             1.277ns  (arrival time - required time)
  Source:                 ddr2/ldc/FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_sync[0].i_sync/reg_q_reg[0]/CLR
                            (removal check against rising-edge clock soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_s7pll0_clkout0 rise@0.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        1.149ns  (logic 0.128ns (11.142%)  route 1.021ns (88.858%))
  Logic Levels:           0  
  Clock Path Skew:        -0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.406ns
    Source Clock Delay      (SCD):    1.895ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.463     0.713    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2918, routed)        0.593     1.895    ddr2/ldc/PLLE2_ADV_0
    SLICE_X89Y121        FDPE                                         r  ddr2/ldc/FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y121        FDPE (Prop_fdpe_C_Q)         0.128     2.023 f  ddr2/ldc/FDPE_1/Q
                         net (fo=1338, routed)        1.021     3.044    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_sync[0].i_sync/user_rst
    SLICE_X60Y122        FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_sync[0].i_sync/reg_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.507     0.945    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2918, routed)        0.819     2.406    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_sync[0].i_sync/user_clk
    SLICE_X60Y122        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_sync[0].i_sync/reg_q_reg[0]/C
                         clock pessimism             -0.517     1.888    
    SLICE_X60Y122        FDCE (Remov_fdce_C_CLR)     -0.121     1.767    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_sync[0].i_sync/reg_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.767    
                         arrival time                           3.044    
  -------------------------------------------------------------------
                         slack                                  1.277    

Slack (MET) :             1.277ns  (arrival time - required time)
  Source:                 ddr2/ldc/FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_sync[0].i_sync/reg_q_reg[1]/CLR
                            (removal check against rising-edge clock soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_s7pll0_clkout0 rise@0.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        1.149ns  (logic 0.128ns (11.142%)  route 1.021ns (88.858%))
  Logic Levels:           0  
  Clock Path Skew:        -0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.406ns
    Source Clock Delay      (SCD):    1.895ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.463     0.713    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2918, routed)        0.593     1.895    ddr2/ldc/PLLE2_ADV_0
    SLICE_X89Y121        FDPE                                         r  ddr2/ldc/FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y121        FDPE (Prop_fdpe_C_Q)         0.128     2.023 f  ddr2/ldc/FDPE_1/Q
                         net (fo=1338, routed)        1.021     3.044    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_sync[0].i_sync/user_rst
    SLICE_X60Y122        FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_sync[0].i_sync/reg_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.507     0.945    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2918, routed)        0.819     2.406    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_sync[0].i_sync/user_clk
    SLICE_X60Y122        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_sync[0].i_sync/reg_q_reg[1]/C
                         clock pessimism             -0.517     1.888    
    SLICE_X60Y122        FDCE (Remov_fdce_C_CLR)     -0.121     1.767    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_sync[0].i_sync/reg_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.767    
                         arrival time                           3.044    
  -------------------------------------------------------------------
                         slack                                  1.277    

Slack (MET) :             1.277ns  (arrival time - required time)
  Source:                 ddr2/ldc/FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_sync[1].i_sync/reg_q_reg[0]/CLR
                            (removal check against rising-edge clock soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_s7pll0_clkout0 rise@0.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        1.149ns  (logic 0.128ns (11.142%)  route 1.021ns (88.858%))
  Logic Levels:           0  
  Clock Path Skew:        -0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.406ns
    Source Clock Delay      (SCD):    1.895ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.463     0.713    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2918, routed)        0.593     1.895    ddr2/ldc/PLLE2_ADV_0
    SLICE_X89Y121        FDPE                                         r  ddr2/ldc/FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y121        FDPE (Prop_fdpe_C_Q)         0.128     2.023 f  ddr2/ldc/FDPE_1/Q
                         net (fo=1338, routed)        1.021     3.044    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_sync[1].i_sync/user_rst
    SLICE_X60Y122        FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_sync[1].i_sync/reg_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.507     0.945    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2918, routed)        0.819     2.406    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_sync[1].i_sync/user_clk
    SLICE_X60Y122        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_sync[1].i_sync/reg_q_reg[0]/C
                         clock pessimism             -0.517     1.888    
    SLICE_X60Y122        FDCE (Remov_fdce_C_CLR)     -0.121     1.767    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_sync[1].i_sync/reg_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.767    
                         arrival time                           3.044    
  -------------------------------------------------------------------
                         slack                                  1.277    

Slack (MET) :             1.277ns  (arrival time - required time)
  Source:                 ddr2/ldc/FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_sync[1].i_sync/reg_q_reg[1]/CLR
                            (removal check against rising-edge clock soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_s7pll0_clkout0 rise@0.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        1.149ns  (logic 0.128ns (11.142%)  route 1.021ns (88.858%))
  Logic Levels:           0  
  Clock Path Skew:        -0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.406ns
    Source Clock Delay      (SCD):    1.895ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.463     0.713    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2918, routed)        0.593     1.895    ddr2/ldc/PLLE2_ADV_0
    SLICE_X89Y121        FDPE                                         r  ddr2/ldc/FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y121        FDPE (Prop_fdpe_C_Q)         0.128     2.023 f  ddr2/ldc/FDPE_1/Q
                         net (fo=1338, routed)        1.021     3.044    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_sync[1].i_sync/user_rst
    SLICE_X60Y122        FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_sync[1].i_sync/reg_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.507     0.945    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2918, routed)        0.819     2.406    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_sync[1].i_sync/user_clk
    SLICE_X60Y122        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_sync[1].i_sync/reg_q_reg[1]/C
                         clock pessimism             -0.517     1.888    
    SLICE_X60Y122        FDCE (Remov_fdce_C_CLR)     -0.121     1.767    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_sync[1].i_sync/reg_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.767    
                         arrival time                           3.044    
  -------------------------------------------------------------------
                         slack                                  1.277    

Slack (MET) :             1.450ns  (arrival time - required time)
  Source:                 ddr2/ldc/FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[19]/CLR
                            (removal check against rising-edge clock soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_s7pll0_clkout0 rise@0.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        1.650ns  (logic 0.128ns (7.760%)  route 1.522ns (92.240%))
  Logic Levels:           0  
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.504ns
    Source Clock Delay      (SCD):    1.895ns
    Clock Pessimism Removal (CPR):    0.288ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.463     0.713    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2918, routed)        0.593     1.895    ddr2/ldc/PLLE2_ADV_0
    SLICE_X89Y121        FDPE                                         r  ddr2/ldc/FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y121        FDPE (Prop_fdpe_C_Q)         0.128     2.023 f  ddr2/ldc/FDPE_1/Q
                         net (fo=1338, routed)        1.522     3.545    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/user_rst
    SLICE_X56Y150        FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.507     0.945    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2918, routed)        0.918     2.504    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/user_clk
    SLICE_X56Y150        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[19]/C
                         clock pessimism             -0.288     2.216    
    SLICE_X56Y150        FDCE (Remov_fdce_C_CLR)     -0.121     2.095    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[19]
  -------------------------------------------------------------------
                         required time                         -2.095    
                         arrival time                           3.545    
  -------------------------------------------------------------------
                         slack                                  1.450    





