//
// File created by:  xrun
// Do not modify this file
//
-VFILE
../LIB_VERILOG/slow_vdd1v0_basicCells.v
-DEFINE
POST_SYN_SIM
