INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Banan/ITMO/3/shemotehnika/lab3/lab-3-master/module/sqrt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sqrt
INFO: [VRFC 10-2458] undeclared symbol finished, assumed default net type wire [D:/Banan/ITMO/3/shemotehnika/lab3/lab-3-master/module/sqrt.v:22]
INFO: [VRFC 10-2458] undeclared symbol x_above_b, assumed default net type wire [D:/Banan/ITMO/3/shemotehnika/lab3/lab-3-master/module/sqrt.v:24]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Banan/ITMO/3/shemotehnika/lab3/new_lab3/new_lab3.srcs/sources_1/new/test_sqrt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_sqrt
