# Generated by Yosys 0.9+1706 (git sha1 7cc9d487, clang 7.0.1-8+rpi3 -fPIC -Os)

.model top
.inputs clk reset cyc_cnt[0] cyc_cnt[1] cyc_cnt[2] cyc_cnt[3] cyc_cnt[4] cyc_cnt[5] cyc_cnt[6] cyc_cnt[7] cyc_cnt[8] cyc_cnt[9] cyc_cnt[10] cyc_cnt[11] cyc_cnt[12] cyc_cnt[13] cyc_cnt[14] cyc_cnt[15] cyc_cnt[16] cyc_cnt[17] cyc_cnt[18] cyc_cnt[19] cyc_cnt[20] cyc_cnt[21] cyc_cnt[22] cyc_cnt[23] cyc_cnt[24] cyc_cnt[25] cyc_cnt[26] cyc_cnt[27] cyc_cnt[28] cyc_cnt[29] cyc_cnt[30] cyc_cnt[31]
.outputs passed failed
.names $false
.names $true
1
.names $undef
.gate SB_DFFSR C=clk D=FETCH_Instr_Cnt_n1_SB_DFFSR_Q_D Q=FETCH_Instr_Cnt_n1[7] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage_gen.sv:1033|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=FETCH_Instr_Cnt_n1_SB_DFFSR_Q_1_D Q=FETCH_Instr_Cnt_n1[6] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage_gen.sv:1033|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=FETCH_Instr_GoodPathMask_n1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I0_O I1=$false I2=FETCH_Instr_Cnt_n1[6] I3=FETCH_Instr_Cnt_n1_SB_DFFSR_Q_D_SB_LUT4_O_I3[6] O=FETCH_Instr_Cnt_n1_SB_DFFSR_Q_1_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:407|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1010111111111010
.gate SB_DFFSR C=clk D=FETCH_Instr_Cnt_n1_SB_DFFSR_Q_2_D Q=FETCH_Instr_Cnt_n1[5] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage_gen.sv:1033|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=FETCH_Instr_GoodPathMask_n1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I0_O I1=$false I2=FETCH_Instr_Cnt_n1[5] I3=FETCH_Instr_Cnt_n1_SB_DFFSR_Q_D_SB_LUT4_O_I3[5] O=FETCH_Instr_Cnt_n1_SB_DFFSR_Q_2_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:407|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1010111111111010
.gate SB_DFFSR C=clk D=FETCH_Instr_Cnt_n1_SB_DFFSR_Q_3_D Q=FETCH_Instr_Cnt_n1[4] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage_gen.sv:1033|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=FETCH_Instr_GoodPathMask_n1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I0_O I1=$false I2=FETCH_Instr_Cnt_n1[4] I3=FETCH_Instr_Cnt_n1_SB_DFFSR_Q_D_SB_LUT4_O_I3[4] O=FETCH_Instr_Cnt_n1_SB_DFFSR_Q_3_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:407|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1010111111111010
.gate SB_DFFSR C=clk D=FETCH_Instr_Cnt_n1_SB_DFFSR_Q_4_D Q=FETCH_Instr_Cnt_n1[3] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage_gen.sv:1033|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=FETCH_Instr_GoodPathMask_n1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I0_O I1=$false I2=FETCH_Instr_Cnt_n1[3] I3=FETCH_Instr_Cnt_n1_SB_DFFSR_Q_D_SB_LUT4_O_I3[3] O=FETCH_Instr_Cnt_n1_SB_DFFSR_Q_4_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:407|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1010111111111010
.gate SB_DFFSR C=clk D=FETCH_Instr_Cnt_n1_SB_DFFSR_Q_5_D Q=FETCH_Instr_Cnt_n1[2] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage_gen.sv:1033|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=FETCH_Instr_GoodPathMask_n1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I0_O I1=$false I2=FETCH_Instr_Cnt_n1[2] I3=FETCH_Instr_Cnt_n1_SB_DFFSR_Q_D_SB_LUT4_O_I3[2] O=FETCH_Instr_Cnt_n1_SB_DFFSR_Q_5_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:407|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1010111111111010
.gate SB_DFFSR C=clk D=FETCH_Instr_Cnt_n1_SB_DFFSR_Q_6_D Q=FETCH_Instr_Cnt_n1[1] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage_gen.sv:1033|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=FETCH_Instr_GoodPathMask_n1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I0_O I1=$false I2=FETCH_Instr_Cnt_n1[1] I3=FETCH_Instr_Cnt_n1[0] O=FETCH_Instr_Cnt_n1_SB_DFFSR_Q_6_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:407|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1010111111111010
.gate SB_DFFSR C=clk D=FETCH_Instr_Cnt_n1_SB_DFFSR_Q_7_D Q=FETCH_Instr_Cnt_n1[0] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage_gen.sv:1033|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_GoodPathMask_n1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I0_O I3=FETCH_Instr_Cnt_n1[0] O=FETCH_Instr_Cnt_n1_SB_DFFSR_Q_7_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000011111111
.gate SB_LUT4 I0=FETCH_Instr_GoodPathMask_n1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I0_O I1=$false I2=FETCH_Instr_Cnt_n1[7] I3=FETCH_Instr_Cnt_n1_SB_DFFSR_Q_D_SB_LUT4_O_I3[7] O=FETCH_Instr_Cnt_n1_SB_DFFSR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:407|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1010111111111010
.gate SB_CARRY CI=FETCH_Instr_Cnt_n1_SB_DFFSR_Q_D_SB_LUT4_O_I3[6] CO=FETCH_Instr_Cnt_n1_SB_DFFSR_Q_D_SB_LUT4_O_I3[7] I0=$false I1=FETCH_Instr_Cnt_n1[6]
.attr src "warp-v_risc-v_1-stage.sv:407|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_Cnt_n1_SB_DFFSR_Q_D_SB_LUT4_O_I3[5] CO=FETCH_Instr_Cnt_n1_SB_DFFSR_Q_D_SB_LUT4_O_I3[6] I0=$false I1=FETCH_Instr_Cnt_n1[5]
.attr src "warp-v_risc-v_1-stage.sv:407|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_Cnt_n1_SB_DFFSR_Q_D_SB_LUT4_O_I3[4] CO=FETCH_Instr_Cnt_n1_SB_DFFSR_Q_D_SB_LUT4_O_I3[5] I0=$false I1=FETCH_Instr_Cnt_n1[4]
.attr src "warp-v_risc-v_1-stage.sv:407|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_Cnt_n1_SB_DFFSR_Q_D_SB_LUT4_O_I3[3] CO=FETCH_Instr_Cnt_n1_SB_DFFSR_Q_D_SB_LUT4_O_I3[4] I0=$false I1=FETCH_Instr_Cnt_n1[3]
.attr src "warp-v_risc-v_1-stage.sv:407|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_Cnt_n1_SB_DFFSR_Q_D_SB_LUT4_O_I3[2] CO=FETCH_Instr_Cnt_n1_SB_DFFSR_Q_D_SB_LUT4_O_I3[3] I0=$false I1=FETCH_Instr_Cnt_n1[2]
.attr src "warp-v_risc-v_1-stage.sv:407|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_Cnt_n1[0] CO=FETCH_Instr_Cnt_n1_SB_DFFSR_Q_D_SB_LUT4_O_I3[2] I0=$false I1=FETCH_Instr_Cnt_n1[1]
.attr src "warp-v_risc-v_1-stage.sv:407|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_DFFSR C=clk D=FETCH_Instr_next_good_path_mask_a0[1] Q=FETCH_Instr_GoodPathMask_a0[1] R=FETCH_Instr_reset_n1
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage_gen.sv:1036|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=FETCH_Instr_GoodPathMask_n1[0] Q=FETCH_Instr_GoodPathMask_a0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage_gen.sv:1036|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=FETCH_Instr_GoodPathMask_n1_SB_LUT4_O_I1 I2=FETCH_Instr_GoodPathMask_n1_SB_LUT4_O_I2 I3=reset O=FETCH_Instr_GoodPathMask_n1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011110011
.gate SB_CARRY CI=FETCH_Instr_GoodPathMask_n1_SB_LUT4_O_I1_SB_CARRY_CO_CI[7] CO=FETCH_Instr_GoodPathMask_n1_SB_LUT4_O_I1 I0=$false I1=FETCH_Instr_GoodPathMask_n1_SB_LUT4_O_I1_SB_CARRY_CO_I1
.attr src "warp-v_risc-v_1-stage.sv:408|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_GoodPathMask_n1_SB_LUT4_O_I1_SB_CARRY_CO_CI[6] CO=FETCH_Instr_GoodPathMask_n1_SB_LUT4_O_I1_SB_CARRY_CO_CI[7] I0=$false I1=FETCH_Instr_GoodPathMask_n1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.attr src "warp-v_risc-v_1-stage.sv:408|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_GoodPathMask_n1_SB_LUT4_O_I1_SB_CARRY_CO_CI[5] CO=FETCH_Instr_GoodPathMask_n1_SB_LUT4_O_I1_SB_CARRY_CO_CI[6] I0=$false I1=FETCH_Instr_GoodPathMask_n1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.attr src "warp-v_risc-v_1-stage.sv:408|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=FETCH_Instr_Cnt_n1[5] O=FETCH_Instr_GoodPathMask_n1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_CARRY CI=FETCH_Instr_GoodPathMask_n1_SB_LUT4_O_I1_SB_CARRY_CO_CI[4] CO=FETCH_Instr_GoodPathMask_n1_SB_LUT4_O_I1_SB_CARRY_CO_CI[5] I0=$false I1=FETCH_Instr_GoodPathMask_n1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.attr src "warp-v_risc-v_1-stage.sv:408|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=FETCH_Instr_Cnt_n1[4] O=FETCH_Instr_GoodPathMask_n1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_CARRY CI=FETCH_Instr_GoodPathMask_n1_SB_LUT4_O_I1_SB_CARRY_CO_CI[3] CO=FETCH_Instr_GoodPathMask_n1_SB_LUT4_O_I1_SB_CARRY_CO_CI[4] I0=$false I1=FETCH_Instr_GoodPathMask_n1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.attr src "warp-v_risc-v_1-stage.sv:408|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=FETCH_Instr_Cnt_n1[3] O=FETCH_Instr_GoodPathMask_n1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_CARRY CI=FETCH_Instr_GoodPathMask_n1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_4_CI CO=FETCH_Instr_GoodPathMask_n1_SB_LUT4_O_I1_SB_CARRY_CO_CI[3] I0=$true I1=FETCH_Instr_GoodPathMask_n1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.attr src "warp-v_risc-v_1-stage.sv:408|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=FETCH_Instr_Cnt_n1[1] O=FETCH_Instr_GoodPathMask_n1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_4_CI
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=FETCH_Instr_Cnt_n1[2] O=FETCH_Instr_GoodPathMask_n1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=FETCH_Instr_Cnt_n1[6] O=FETCH_Instr_GoodPathMask_n1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=FETCH_Instr_Cnt_n1[7] O=FETCH_Instr_GoodPathMask_n1_SB_LUT4_O_I1_SB_CARRY_CO_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=FETCH_Instr_Cnt_n1[1] I1=FETCH_Instr_Cnt_n1[3] I2=FETCH_Instr_GoodPathMask_n1_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=FETCH_Instr_GoodPathMask_n1_SB_LUT4_O_I2_SB_LUT4_O_I3 O=FETCH_Instr_GoodPathMask_n1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=FETCH_Instr_Cnt_n1[4] I1=FETCH_Instr_Cnt_n1[5] I2=FETCH_Instr_Cnt_n1[6] I3=FETCH_Instr_Cnt_n1[7] O=FETCH_Instr_GoodPathMask_n1_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=FETCH_Instr_GoodPathMask_n1_SB_LUT4_O_I2_SB_LUT4_O_I3 I1=FETCH_Instr_GoodPathMask_n1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I0_I1 I2=FETCH_Instr_Cnt_n1[1] I3=FETCH_Instr_Cnt_n1[3] O=FETCH_Instr_GoodPathMask_n1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I0_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=FETCH_Instr_Cnt_n1[4] I1=FETCH_Instr_Cnt_n1[5] I2=FETCH_Instr_Cnt_n1[6] I3=FETCH_Instr_Cnt_n1[7] O=FETCH_Instr_GoodPathMask_n1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I0_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_Cnt_n1[0] I3=FETCH_Instr_Cnt_n1[2] O=FETCH_Instr_GoodPathMask_n1_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_HoldInst_dest_reg_a0_SB_LUT4_O_I1 I2=FETCH_Instr_HoldInst_dest_reg_a1[4] I3=FETCH_Instr_trigger_next_pc_div_mul_second_issue_a1 O=FETCH_Instr_HoldInst_dest_reg_a0[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=FETCH_Instr_raw_a0[9] I1=FETCH_Instr_HoldInst_dest_reg_a0_SB_LUT4_O_1_I1 I2=FETCH_Instr_trigger_next_pc_div_mul_second_issue_a1 I3=MEM_Data_valid_ld_a1 O=FETCH_Instr_HoldInst_dest_reg_a0[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100110011001010
.gate SB_LUT4 I0=$false I1=FETCH_Instr_OrigInst_dest_reg_a0[2] I2=FETCH_Instr_HoldInst_dest_reg_a1[2] I3=FETCH_Instr_trigger_next_pc_div_mul_second_issue_a1 O=FETCH_Instr_HoldInst_dest_reg_a0_SB_LUT4_O_1_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=FETCH_Instr_raw_a0[10] I1=FETCH_Instr_HoldInst_dest_reg_a0_SB_LUT4_O_2_I1 I2=FETCH_Instr_trigger_next_pc_div_mul_second_issue_a1 I3=MEM_Data_valid_ld_a1 O=FETCH_Instr_HoldInst_dest_reg_a0[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100110011001010
.gate SB_LUT4 I0=$false I1=FETCH_Instr_OrigInst_dest_reg_a0[3] I2=FETCH_Instr_HoldInst_dest_reg_a1[3] I3=FETCH_Instr_trigger_next_pc_div_mul_second_issue_a1 O=FETCH_Instr_HoldInst_dest_reg_a0_SB_LUT4_O_2_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=FETCH_Instr_raw_a0[7] I1=FETCH_Instr_HoldInst_dest_reg_a0_SB_LUT4_O_3_I1 I2=FETCH_Instr_trigger_next_pc_div_mul_second_issue_a1 I3=MEM_Data_valid_ld_a1 O=FETCH_Instr_HoldInst_dest_reg_a0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100110011001010
.gate SB_LUT4 I0=$false I1=FETCH_Instr_OrigInst_dest_reg_a0[0] I2=FETCH_Instr_HoldInst_dest_reg_a1[0] I3=FETCH_Instr_trigger_next_pc_div_mul_second_issue_a1 O=FETCH_Instr_HoldInst_dest_reg_a0_SB_LUT4_O_3_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=FETCH_Instr_addr_a0_SB_LUT4_O_5_I2 I1=FETCH_Instr_HoldInst_dest_reg_a0_SB_LUT4_O_4_I1 I2=FETCH_Instr_trigger_next_pc_div_mul_second_issue_a1 I3=MEM_Data_valid_ld_a1 O=FETCH_Instr_HoldInst_dest_reg_a0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100110011001010
.gate SB_LUT4 I0=$false I1=FETCH_Instr_OrigInst_dest_reg_a0[1] I2=FETCH_Instr_HoldInst_dest_reg_a1[1] I3=FETCH_Instr_trigger_next_pc_div_mul_second_issue_a1 O=FETCH_Instr_HoldInst_dest_reg_a0_SB_LUT4_O_4_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=FETCH_Instr_raw_aq_a0 I2=FETCH_Instr_OrigInst_dest_reg_a0[4] I3=MEM_Data_valid_ld_a1 O=FETCH_Instr_HoldInst_dest_reg_a0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_DFFE C=clk D=FETCH_Instr_HoldInst_dest_reg_a0[4] E=FETCH_Instr_div_stall_a1_SB_DFFSR_Q_D_SB_LUT4_I1_O Q=FETCH_Instr_HoldInst_dest_reg_a1[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage_gen.sv:1136|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_HoldInst_dest_reg_a0[3] E=FETCH_Instr_div_stall_a1_SB_DFFSR_Q_D_SB_LUT4_I1_O Q=FETCH_Instr_HoldInst_dest_reg_a1[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage_gen.sv:1136|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_HoldInst_dest_reg_a0[2] E=FETCH_Instr_div_stall_a1_SB_DFFSR_Q_D_SB_LUT4_I1_O Q=FETCH_Instr_HoldInst_dest_reg_a1[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage_gen.sv:1136|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_HoldInst_dest_reg_a0[1] E=FETCH_Instr_div_stall_a1_SB_DFFSR_Q_D_SB_LUT4_I1_O Q=FETCH_Instr_HoldInst_dest_reg_a1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage_gen.sv:1136|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_HoldInst_dest_reg_a0[0] E=FETCH_Instr_div_stall_a1_SB_DFFSR_Q_D_SB_LUT4_I1_O Q=FETCH_Instr_HoldInst_dest_reg_a1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage_gen.sv:1136|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFSR C=clk D=FETCH_Instr_NoFetch_a0_SB_DFFSR_Q_D Q=FETCH_Instr_NoFetch_a0 R=FETCH_Instr_reset_a0
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage_gen.sv:1039|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=FETCH_Instr_NoFetch_a0_SB_DFFSR_Q_D_SB_LUT4_O_I0 I1=FETCH_Instr_GoodPathMask_a0[0] I2=FETCH_Instr_non_pipelined_a1_SB_LUT4_I3_O I3=FETCH_Instr_aborting_trap_a1_SB_LUT4_I2_O O=FETCH_Instr_NoFetch_a0_SB_DFFSR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000011111000
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_second_issue_a0 I3=FETCH_Instr_NoFetch_a0 O=FETCH_Instr_NoFetch_a0_SB_DFFSR_Q_D_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_reset_a0 I3=FETCH_Instr_NoFetch_a0 O=FETCH_Instr_replay_a0_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000000001111
.gate SB_DFF C=clk D=FETCH_Instr_NoFetch_a0 Q=FETCH_Instr_NoFetch_a1
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage_gen.sv:1040|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=FETCH_Instr_HoldInst_dest_reg_a0[4] Q=FETCH_Instr_OrigInst_dest_reg_a0[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:1780|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=FETCH_Instr_HoldInst_dest_reg_a0[3] Q=FETCH_Instr_OrigInst_dest_reg_a0[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:1780|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=FETCH_Instr_HoldInst_dest_reg_a0[2] Q=FETCH_Instr_OrigInst_dest_reg_a0[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:1780|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=FETCH_Instr_HoldInst_dest_reg_a0[1] Q=FETCH_Instr_OrigInst_dest_reg_a0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:1780|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=FETCH_Instr_HoldInst_dest_reg_a0[0] Q=FETCH_Instr_OrigInst_dest_reg_a0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:1780|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFESR C=clk D=FETCH_Instr_Pc_a0_SB_DFFESR_Q_D E=FETCH_Instr_replay_a0_SB_LUT4_I0_O Q=FETCH_Instr_Pc_a0[31] R=FETCH_Instr_reset_a0
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage_gen.sv:1043|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=FETCH_Instr_Pc_a0_SB_DFFESR_Q_1_D E=FETCH_Instr_replay_a0_SB_LUT4_I0_O Q=FETCH_Instr_Pc_a0[30] R=FETCH_Instr_reset_a0
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage_gen.sv:1043|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=FETCH_Instr_Pc_a0_SB_DFFESR_Q_10_D E=FETCH_Instr_replay_a0_SB_LUT4_I0_O Q=FETCH_Instr_Pc_a0[21] R=FETCH_Instr_reset_a0
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage_gen.sv:1043|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=FETCH_Instr_Pc_a1[21] I1=FETCH_Instr_non_pipelined_a1_SB_LUT4_I3_O I2=FETCH_Instr_aborting_trap_a1_SB_LUT4_I2_O I3=FETCH_Instr_Pc_a0_SB_DFFESR_Q_10_D_SB_LUT4_O_I3 O=FETCH_Instr_Pc_a0_SB_DFFESR_Q_10_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111111111111000
.gate SB_LUT4 I0=FETCH_Instr_pc_inc_a0[21] I1=FETCH_Instr_branch_redir_pc_a0[21] I2=FETCH_Instr_non_pipelined_a1_SB_LUT4_I3_O I3=FETCH_Instr_non_aborting_isa_trap_a0_SB_LUT4_I2_O O=FETCH_Instr_Pc_a0_SB_DFFESR_Q_10_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110000001010
.gate SB_DFFESR C=clk D=FETCH_Instr_Pc_a0_SB_DFFESR_Q_11_D E=FETCH_Instr_replay_a0_SB_LUT4_I0_O Q=FETCH_Instr_Pc_a0[20] R=FETCH_Instr_reset_a0
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage_gen.sv:1043|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=FETCH_Instr_Pc_a1[20] I1=FETCH_Instr_non_pipelined_a1_SB_LUT4_I3_O I2=FETCH_Instr_aborting_trap_a1_SB_LUT4_I2_O I3=FETCH_Instr_Pc_a0_SB_DFFESR_Q_11_D_SB_LUT4_O_I3 O=FETCH_Instr_Pc_a0_SB_DFFESR_Q_11_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111111111111000
.gate SB_LUT4 I0=FETCH_Instr_pc_inc_a0[20] I1=FETCH_Instr_branch_redir_pc_a0[20] I2=FETCH_Instr_non_pipelined_a1_SB_LUT4_I3_O I3=FETCH_Instr_non_aborting_isa_trap_a0_SB_LUT4_I2_O O=FETCH_Instr_Pc_a0_SB_DFFESR_Q_11_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110000001010
.gate SB_DFFESR C=clk D=FETCH_Instr_Pc_a0_SB_DFFESR_Q_12_D E=FETCH_Instr_replay_a0_SB_LUT4_I0_O Q=FETCH_Instr_Pc_a0[19] R=FETCH_Instr_reset_a0
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage_gen.sv:1043|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=FETCH_Instr_Pc_a1[19] I1=FETCH_Instr_non_pipelined_a1_SB_LUT4_I3_O I2=FETCH_Instr_aborting_trap_a1_SB_LUT4_I2_O I3=FETCH_Instr_Pc_a0_SB_DFFESR_Q_12_D_SB_LUT4_O_I3 O=FETCH_Instr_Pc_a0_SB_DFFESR_Q_12_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111111111111000
.gate SB_LUT4 I0=FETCH_Instr_pc_inc_a0[19] I1=FETCH_Instr_branch_redir_pc_a0[19] I2=FETCH_Instr_non_pipelined_a1_SB_LUT4_I3_O I3=FETCH_Instr_non_aborting_isa_trap_a0_SB_LUT4_I2_O O=FETCH_Instr_Pc_a0_SB_DFFESR_Q_12_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110000001010
.gate SB_DFFESR C=clk D=FETCH_Instr_Pc_a0_SB_DFFESR_Q_13_D E=FETCH_Instr_replay_a0_SB_LUT4_I0_O Q=FETCH_Instr_Pc_a0[18] R=FETCH_Instr_reset_a0
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage_gen.sv:1043|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=FETCH_Instr_Pc_a1[18] I1=FETCH_Instr_non_pipelined_a1_SB_LUT4_I3_O I2=FETCH_Instr_aborting_trap_a1_SB_LUT4_I2_O I3=FETCH_Instr_Pc_a0_SB_DFFESR_Q_13_D_SB_LUT4_O_I3 O=FETCH_Instr_Pc_a0_SB_DFFESR_Q_13_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111111111111000
.gate SB_LUT4 I0=FETCH_Instr_pc_inc_a0[18] I1=FETCH_Instr_branch_redir_pc_a0[18] I2=FETCH_Instr_non_pipelined_a1_SB_LUT4_I3_O I3=FETCH_Instr_non_aborting_isa_trap_a0_SB_LUT4_I2_O O=FETCH_Instr_Pc_a0_SB_DFFESR_Q_13_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110000001010
.gate SB_DFFESR C=clk D=FETCH_Instr_Pc_a0_SB_DFFESR_Q_14_D E=FETCH_Instr_replay_a0_SB_LUT4_I0_O Q=FETCH_Instr_Pc_a0[17] R=FETCH_Instr_reset_a0
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage_gen.sv:1043|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=FETCH_Instr_Pc_a1[17] I1=FETCH_Instr_non_pipelined_a1_SB_LUT4_I3_O I2=FETCH_Instr_aborting_trap_a1_SB_LUT4_I2_O I3=FETCH_Instr_Pc_a0_SB_DFFESR_Q_14_D_SB_LUT4_O_I3 O=FETCH_Instr_Pc_a0_SB_DFFESR_Q_14_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111111111111000
.gate SB_LUT4 I0=FETCH_Instr_pc_inc_a0[17] I1=FETCH_Instr_branch_redir_pc_a0[17] I2=FETCH_Instr_non_pipelined_a1_SB_LUT4_I3_O I3=FETCH_Instr_non_aborting_isa_trap_a0_SB_LUT4_I2_O O=FETCH_Instr_Pc_a0_SB_DFFESR_Q_14_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110000001010
.gate SB_DFFESR C=clk D=FETCH_Instr_Pc_a0_SB_DFFESR_Q_15_D E=FETCH_Instr_replay_a0_SB_LUT4_I0_O Q=FETCH_Instr_Pc_a0[16] R=FETCH_Instr_reset_a0
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage_gen.sv:1043|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=FETCH_Instr_Pc_a1[16] I1=FETCH_Instr_non_pipelined_a1_SB_LUT4_I3_O I2=FETCH_Instr_aborting_trap_a1_SB_LUT4_I2_O I3=FETCH_Instr_Pc_a0_SB_DFFESR_Q_15_D_SB_LUT4_O_I3 O=FETCH_Instr_Pc_a0_SB_DFFESR_Q_15_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111111111111000
.gate SB_LUT4 I0=FETCH_Instr_pc_inc_a0[16] I1=FETCH_Instr_branch_redir_pc_a0[16] I2=FETCH_Instr_non_pipelined_a1_SB_LUT4_I3_O I3=FETCH_Instr_non_aborting_isa_trap_a0_SB_LUT4_I2_O O=FETCH_Instr_Pc_a0_SB_DFFESR_Q_15_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110000001010
.gate SB_DFFESR C=clk D=FETCH_Instr_Pc_a0_SB_DFFESR_Q_16_D E=FETCH_Instr_replay_a0_SB_LUT4_I0_O Q=FETCH_Instr_Pc_a0[15] R=FETCH_Instr_reset_a0
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage_gen.sv:1043|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=FETCH_Instr_Pc_a1[15] I1=FETCH_Instr_non_pipelined_a1_SB_LUT4_I3_O I2=FETCH_Instr_aborting_trap_a1_SB_LUT4_I2_O I3=FETCH_Instr_Pc_a0_SB_DFFESR_Q_16_D_SB_LUT4_O_I3 O=FETCH_Instr_Pc_a0_SB_DFFESR_Q_16_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111111111111000
.gate SB_LUT4 I0=FETCH_Instr_pc_inc_a0[15] I1=FETCH_Instr_branch_redir_pc_a0[15] I2=FETCH_Instr_non_pipelined_a1_SB_LUT4_I3_O I3=FETCH_Instr_non_aborting_isa_trap_a0_SB_LUT4_I2_O O=FETCH_Instr_Pc_a0_SB_DFFESR_Q_16_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110000001010
.gate SB_DFFESR C=clk D=FETCH_Instr_Pc_a0_SB_DFFESR_Q_17_D E=FETCH_Instr_replay_a0_SB_LUT4_I0_O Q=FETCH_Instr_Pc_a0[14] R=FETCH_Instr_reset_a0
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage_gen.sv:1043|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=FETCH_Instr_Pc_a1[14] I1=FETCH_Instr_non_pipelined_a1_SB_LUT4_I3_O I2=FETCH_Instr_aborting_trap_a1_SB_LUT4_I2_O I3=FETCH_Instr_Pc_a0_SB_DFFESR_Q_17_D_SB_LUT4_O_I3 O=FETCH_Instr_Pc_a0_SB_DFFESR_Q_17_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111111111111000
.gate SB_LUT4 I0=FETCH_Instr_pc_inc_a0[14] I1=FETCH_Instr_branch_redir_pc_a0[14] I2=FETCH_Instr_non_pipelined_a1_SB_LUT4_I3_O I3=FETCH_Instr_non_aborting_isa_trap_a0_SB_LUT4_I2_O O=FETCH_Instr_Pc_a0_SB_DFFESR_Q_17_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110000001010
.gate SB_DFFESR C=clk D=FETCH_Instr_Pc_a0_SB_DFFESR_Q_18_D E=FETCH_Instr_replay_a0_SB_LUT4_I0_O Q=FETCH_Instr_Pc_a0[13] R=FETCH_Instr_reset_a0
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage_gen.sv:1043|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=FETCH_Instr_Pc_a1[13] I1=FETCH_Instr_non_pipelined_a1_SB_LUT4_I3_O I2=FETCH_Instr_aborting_trap_a1_SB_LUT4_I2_O I3=FETCH_Instr_Pc_a0_SB_DFFESR_Q_18_D_SB_LUT4_O_I3 O=FETCH_Instr_Pc_a0_SB_DFFESR_Q_18_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111111111111000
.gate SB_LUT4 I0=FETCH_Instr_pc_inc_a0[13] I1=FETCH_Instr_branch_redir_pc_a0[13] I2=FETCH_Instr_non_pipelined_a1_SB_LUT4_I3_O I3=FETCH_Instr_non_aborting_isa_trap_a0_SB_LUT4_I2_O O=FETCH_Instr_Pc_a0_SB_DFFESR_Q_18_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110000001010
.gate SB_DFFESR C=clk D=FETCH_Instr_Pc_a0_SB_DFFESR_Q_19_D E=FETCH_Instr_replay_a0_SB_LUT4_I0_O Q=FETCH_Instr_Pc_a0[12] R=FETCH_Instr_reset_a0
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage_gen.sv:1043|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=FETCH_Instr_Pc_a1[12] I1=FETCH_Instr_non_pipelined_a1_SB_LUT4_I3_O I2=FETCH_Instr_aborting_trap_a1_SB_LUT4_I2_O I3=FETCH_Instr_Pc_a0_SB_DFFESR_Q_19_D_SB_LUT4_O_I3 O=FETCH_Instr_Pc_a0_SB_DFFESR_Q_19_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111111111111000
.gate SB_LUT4 I0=FETCH_Instr_pc_inc_a0[12] I1=FETCH_Instr_branch_redir_pc_a0[12] I2=FETCH_Instr_non_pipelined_a1_SB_LUT4_I3_O I3=FETCH_Instr_non_aborting_isa_trap_a0_SB_LUT4_I2_O O=FETCH_Instr_Pc_a0_SB_DFFESR_Q_19_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=FETCH_Instr_Pc_a1[30] I1=FETCH_Instr_non_pipelined_a1_SB_LUT4_I3_O I2=FETCH_Instr_aborting_trap_a1_SB_LUT4_I2_O I3=FETCH_Instr_Pc_a0_SB_DFFESR_Q_1_D_SB_LUT4_O_I3 O=FETCH_Instr_Pc_a0_SB_DFFESR_Q_1_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111111111111000
.gate SB_LUT4 I0=FETCH_Instr_pc_inc_a0[30] I1=FETCH_Instr_branch_redir_pc_a0[30] I2=FETCH_Instr_non_pipelined_a1_SB_LUT4_I3_O I3=FETCH_Instr_non_aborting_isa_trap_a0_SB_LUT4_I2_O O=FETCH_Instr_Pc_a0_SB_DFFESR_Q_1_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110000001010
.gate SB_DFFESR C=clk D=FETCH_Instr_Pc_a0_SB_DFFESR_Q_2_D E=FETCH_Instr_replay_a0_SB_LUT4_I0_O Q=FETCH_Instr_Pc_a0[29] R=FETCH_Instr_reset_a0
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage_gen.sv:1043|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=FETCH_Instr_Pc_a0_SB_DFFESR_Q_20_D E=FETCH_Instr_replay_a0_SB_LUT4_I0_O Q=FETCH_Instr_Pc_a0[11] R=FETCH_Instr_reset_a0
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage_gen.sv:1043|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=FETCH_Instr_Pc_a1[11] I1=FETCH_Instr_non_pipelined_a1_SB_LUT4_I3_O I2=FETCH_Instr_aborting_trap_a1_SB_LUT4_I2_O I3=FETCH_Instr_Pc_a0_SB_DFFESR_Q_20_D_SB_LUT4_O_I3 O=FETCH_Instr_Pc_a0_SB_DFFESR_Q_20_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111111111111000
.gate SB_LUT4 I0=FETCH_Instr_pc_inc_a0[11] I1=FETCH_Instr_branch_redir_pc_a0[11] I2=FETCH_Instr_non_pipelined_a1_SB_LUT4_I3_O I3=FETCH_Instr_non_aborting_isa_trap_a0_SB_LUT4_I2_O O=FETCH_Instr_Pc_a0_SB_DFFESR_Q_20_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110000001010
.gate SB_DFFESR C=clk D=FETCH_Instr_Pc_a0_SB_DFFESR_Q_21_D E=FETCH_Instr_replay_a0_SB_LUT4_I0_O Q=FETCH_Instr_Pc_a0[10] R=FETCH_Instr_reset_a0
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage_gen.sv:1043|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=FETCH_Instr_Pc_a1[10] I1=FETCH_Instr_non_pipelined_a1_SB_LUT4_I3_O I2=FETCH_Instr_aborting_trap_a1_SB_LUT4_I2_O I3=FETCH_Instr_Pc_a0_SB_DFFESR_Q_21_D_SB_LUT4_O_I3 O=FETCH_Instr_Pc_a0_SB_DFFESR_Q_21_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111111111111000
.gate SB_LUT4 I0=FETCH_Instr_pc_inc_a0[10] I1=FETCH_Instr_branch_redir_pc_a0[10] I2=FETCH_Instr_non_pipelined_a1_SB_LUT4_I3_O I3=FETCH_Instr_non_aborting_isa_trap_a0_SB_LUT4_I2_O O=FETCH_Instr_Pc_a0_SB_DFFESR_Q_21_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110000001010
.gate SB_DFFESR C=clk D=FETCH_Instr_Pc_a0_SB_DFFESR_Q_22_D E=FETCH_Instr_replay_a0_SB_LUT4_I0_O Q=FETCH_Instr_Pc_a0[9] R=FETCH_Instr_reset_a0
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage_gen.sv:1043|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=FETCH_Instr_Pc_a1[9] I1=FETCH_Instr_non_pipelined_a1_SB_LUT4_I3_O I2=FETCH_Instr_aborting_trap_a1_SB_LUT4_I2_O I3=FETCH_Instr_Pc_a0_SB_DFFESR_Q_22_D_SB_LUT4_O_I3 O=FETCH_Instr_Pc_a0_SB_DFFESR_Q_22_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111111111111000
.gate SB_LUT4 I0=FETCH_Instr_pc_inc_a0[9] I1=FETCH_Instr_branch_redir_pc_a0[9] I2=FETCH_Instr_non_pipelined_a1_SB_LUT4_I3_O I3=FETCH_Instr_non_aborting_isa_trap_a0_SB_LUT4_I2_O O=FETCH_Instr_Pc_a0_SB_DFFESR_Q_22_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110000001010
.gate SB_DFFESR C=clk D=FETCH_Instr_Pc_a0_SB_DFFESR_Q_23_D E=FETCH_Instr_replay_a0_SB_LUT4_I0_O Q=FETCH_Instr_Pc_a0[8] R=FETCH_Instr_reset_a0
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage_gen.sv:1043|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=FETCH_Instr_Pc_a1[8] I1=FETCH_Instr_non_pipelined_a1_SB_LUT4_I3_O I2=FETCH_Instr_aborting_trap_a1_SB_LUT4_I2_O I3=FETCH_Instr_Pc_a0_SB_DFFESR_Q_23_D_SB_LUT4_O_I3 O=FETCH_Instr_Pc_a0_SB_DFFESR_Q_23_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111111111111000
.gate SB_LUT4 I0=FETCH_Instr_pc_inc_a0[8] I1=FETCH_Instr_branch_redir_pc_a0[8] I2=FETCH_Instr_non_pipelined_a1_SB_LUT4_I3_O I3=FETCH_Instr_non_aborting_isa_trap_a0_SB_LUT4_I2_O O=FETCH_Instr_Pc_a0_SB_DFFESR_Q_23_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110000001010
.gate SB_DFFESR C=clk D=FETCH_Instr_Pc_a0_SB_DFFESR_Q_24_D E=FETCH_Instr_replay_a0_SB_LUT4_I0_O Q=FETCH_Instr_Pc_a0[7] R=FETCH_Instr_reset_a0
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage_gen.sv:1043|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=FETCH_Instr_Pc_a1[7] I1=FETCH_Instr_non_pipelined_a1_SB_LUT4_I3_O I2=FETCH_Instr_aborting_trap_a1_SB_LUT4_I2_O I3=FETCH_Instr_Pc_a0_SB_DFFESR_Q_24_D_SB_LUT4_O_I3 O=FETCH_Instr_Pc_a0_SB_DFFESR_Q_24_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111111111111000
.gate SB_LUT4 I0=FETCH_Instr_pc_inc_a0[7] I1=FETCH_Instr_branch_redir_pc_a0[7] I2=FETCH_Instr_non_pipelined_a1_SB_LUT4_I3_O I3=FETCH_Instr_non_aborting_isa_trap_a0_SB_LUT4_I2_O O=FETCH_Instr_Pc_a0_SB_DFFESR_Q_24_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110000001010
.gate SB_DFFESR C=clk D=FETCH_Instr_Pc_a0_SB_DFFESR_Q_25_D E=FETCH_Instr_replay_a0_SB_LUT4_I0_O Q=FETCH_Instr_Pc_a0[6] R=FETCH_Instr_reset_a0
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage_gen.sv:1043|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=FETCH_Instr_Pc_a1[6] I1=FETCH_Instr_non_pipelined_a1_SB_LUT4_I3_O I2=FETCH_Instr_aborting_trap_a1_SB_LUT4_I2_O I3=FETCH_Instr_Pc_a0_SB_DFFESR_Q_25_D_SB_LUT4_O_I3 O=FETCH_Instr_Pc_a0_SB_DFFESR_Q_25_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111111111111000
.gate SB_LUT4 I0=FETCH_Instr_pc_inc_a0[6] I1=FETCH_Instr_branch_redir_pc_a0[6] I2=FETCH_Instr_non_pipelined_a1_SB_LUT4_I3_O I3=FETCH_Instr_non_aborting_isa_trap_a0_SB_LUT4_I2_O O=FETCH_Instr_Pc_a0_SB_DFFESR_Q_25_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110000001010
.gate SB_DFFESR C=clk D=FETCH_Instr_Pc_a0_SB_DFFESR_Q_26_D E=FETCH_Instr_replay_a0_SB_LUT4_I0_O Q=FETCH_Instr_Pc_a0[5] R=FETCH_Instr_reset_a0
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage_gen.sv:1043|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=FETCH_Instr_Pc_a1[5] I1=FETCH_Instr_non_pipelined_a1_SB_LUT4_I3_O I2=FETCH_Instr_aborting_trap_a1_SB_LUT4_I2_O I3=FETCH_Instr_Pc_a0_SB_DFFESR_Q_26_D_SB_LUT4_O_I3 O=FETCH_Instr_Pc_a0_SB_DFFESR_Q_26_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111111111111000
.gate SB_LUT4 I0=FETCH_Instr_pc_inc_a0[5] I1=FETCH_Instr_branch_redir_pc_a0[5] I2=FETCH_Instr_non_pipelined_a1_SB_LUT4_I3_O I3=FETCH_Instr_non_aborting_isa_trap_a0_SB_LUT4_I2_O O=FETCH_Instr_Pc_a0_SB_DFFESR_Q_26_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110000001010
.gate SB_DFFESR C=clk D=FETCH_Instr_Pc_a0_SB_DFFESR_Q_27_D E=FETCH_Instr_replay_a0_SB_LUT4_I0_O Q=FETCH_Instr_Pc_a0[4] R=FETCH_Instr_reset_a0
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage_gen.sv:1043|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=FETCH_Instr_Pc_a1[4] I1=FETCH_Instr_non_pipelined_a1_SB_LUT4_I3_O I2=FETCH_Instr_aborting_trap_a1_SB_LUT4_I2_O I3=FETCH_Instr_Pc_a0_SB_DFFESR_Q_27_D_SB_LUT4_O_I3 O=FETCH_Instr_Pc_a0_SB_DFFESR_Q_27_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111111111111000
.gate SB_LUT4 I0=FETCH_Instr_pc_inc_a0[4] I1=FETCH_Instr_branch_redir_pc_a0[4] I2=FETCH_Instr_non_pipelined_a1_SB_LUT4_I3_O I3=FETCH_Instr_non_aborting_isa_trap_a0_SB_LUT4_I2_O O=FETCH_Instr_Pc_a0_SB_DFFESR_Q_27_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110000001010
.gate SB_DFFESR C=clk D=FETCH_Instr_Pc_a0_SB_DFFESR_Q_28_D E=FETCH_Instr_replay_a0_SB_LUT4_I0_O Q=FETCH_Instr_Pc_a0[3] R=FETCH_Instr_reset_a0
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage_gen.sv:1043|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=FETCH_Instr_Pc_a1[3] I1=FETCH_Instr_non_pipelined_a1_SB_LUT4_I3_O I2=FETCH_Instr_aborting_trap_a1_SB_LUT4_I2_O I3=FETCH_Instr_Pc_a0_SB_DFFESR_Q_28_D_SB_LUT4_O_I3 O=FETCH_Instr_Pc_a0_SB_DFFESR_Q_28_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111111111111000
.gate SB_LUT4 I0=FETCH_Instr_pc_inc_a0[3] I1=FETCH_Instr_branch_redir_pc_a0[3] I2=FETCH_Instr_non_pipelined_a1_SB_LUT4_I3_O I3=FETCH_Instr_non_aborting_isa_trap_a0_SB_LUT4_I2_O O=FETCH_Instr_Pc_a0_SB_DFFESR_Q_28_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110000001010
.gate SB_DFFESR C=clk D=FETCH_Instr_Pc_a0_SB_DFFESR_Q_29_D E=FETCH_Instr_replay_a0_SB_LUT4_I0_O Q=FETCH_Instr_Pc_a0[2] R=FETCH_Instr_reset_a0
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage_gen.sv:1043|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=FETCH_Instr_Pc_a1[2] I1=FETCH_Instr_Pc_a0_SB_DFFESR_Q_29_D_SB_LUT4_O_I1 I2=FETCH_Instr_aborting_trap_a1_SB_LUT4_I2_O I3=FETCH_Instr_non_pipelined_a1_SB_LUT4_I3_O O=FETCH_Instr_Pc_a0_SB_DFFESR_Q_29_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111101011110011
.gate SB_LUT4 I0=FETCH_Instr_non_aborting_isa_trap_a0_SB_LUT4_I2_O I1=FETCH_Instr_raw_a0[9] I2=FETCH_Instr_Pc_a0[2] I3=$false O=FETCH_Instr_Pc_a0_SB_DFFESR_Q_29_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:920|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1101000011010000
.gate SB_LUT4 I0=FETCH_Instr_Pc_a1[29] I1=FETCH_Instr_non_pipelined_a1_SB_LUT4_I3_O I2=FETCH_Instr_aborting_trap_a1_SB_LUT4_I2_O I3=FETCH_Instr_Pc_a0_SB_DFFESR_Q_2_D_SB_LUT4_O_I3 O=FETCH_Instr_Pc_a0_SB_DFFESR_Q_2_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111111111111000
.gate SB_LUT4 I0=FETCH_Instr_pc_inc_a0[29] I1=FETCH_Instr_branch_redir_pc_a0[29] I2=FETCH_Instr_non_pipelined_a1_SB_LUT4_I3_O I3=FETCH_Instr_non_aborting_isa_trap_a0_SB_LUT4_I2_O O=FETCH_Instr_Pc_a0_SB_DFFESR_Q_2_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110000001010
.gate SB_DFFESR C=clk D=FETCH_Instr_Pc_a0_SB_DFFESR_Q_3_D E=FETCH_Instr_replay_a0_SB_LUT4_I0_O Q=FETCH_Instr_Pc_a0[28] R=FETCH_Instr_reset_a0
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage_gen.sv:1043|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=FETCH_Instr_Pc_a1[28] I1=FETCH_Instr_non_pipelined_a1_SB_LUT4_I3_O I2=FETCH_Instr_aborting_trap_a1_SB_LUT4_I2_O I3=FETCH_Instr_Pc_a0_SB_DFFESR_Q_3_D_SB_LUT4_O_I3 O=FETCH_Instr_Pc_a0_SB_DFFESR_Q_3_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111111111111000
.gate SB_LUT4 I0=FETCH_Instr_pc_inc_a0[28] I1=FETCH_Instr_branch_redir_pc_a0[28] I2=FETCH_Instr_non_pipelined_a1_SB_LUT4_I3_O I3=FETCH_Instr_non_aborting_isa_trap_a0_SB_LUT4_I2_O O=FETCH_Instr_Pc_a0_SB_DFFESR_Q_3_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110000001010
.gate SB_DFFESR C=clk D=FETCH_Instr_Pc_a0_SB_DFFESR_Q_4_D E=FETCH_Instr_replay_a0_SB_LUT4_I0_O Q=FETCH_Instr_Pc_a0[27] R=FETCH_Instr_reset_a0
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage_gen.sv:1043|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=FETCH_Instr_Pc_a1[27] I1=FETCH_Instr_non_pipelined_a1_SB_LUT4_I3_O I2=FETCH_Instr_aborting_trap_a1_SB_LUT4_I2_O I3=FETCH_Instr_Pc_a0_SB_DFFESR_Q_4_D_SB_LUT4_O_I3 O=FETCH_Instr_Pc_a0_SB_DFFESR_Q_4_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111111111111000
.gate SB_LUT4 I0=FETCH_Instr_pc_inc_a0[27] I1=FETCH_Instr_branch_redir_pc_a0[27] I2=FETCH_Instr_non_pipelined_a1_SB_LUT4_I3_O I3=FETCH_Instr_non_aborting_isa_trap_a0_SB_LUT4_I2_O O=FETCH_Instr_Pc_a0_SB_DFFESR_Q_4_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110000001010
.gate SB_DFFESR C=clk D=FETCH_Instr_Pc_a0_SB_DFFESR_Q_5_D E=FETCH_Instr_replay_a0_SB_LUT4_I0_O Q=FETCH_Instr_Pc_a0[26] R=FETCH_Instr_reset_a0
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage_gen.sv:1043|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=FETCH_Instr_Pc_a1[26] I1=FETCH_Instr_non_pipelined_a1_SB_LUT4_I3_O I2=FETCH_Instr_aborting_trap_a1_SB_LUT4_I2_O I3=FETCH_Instr_Pc_a0_SB_DFFESR_Q_5_D_SB_LUT4_O_I3 O=FETCH_Instr_Pc_a0_SB_DFFESR_Q_5_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111111111111000
.gate SB_LUT4 I0=FETCH_Instr_pc_inc_a0[26] I1=FETCH_Instr_branch_redir_pc_a0[26] I2=FETCH_Instr_non_pipelined_a1_SB_LUT4_I3_O I3=FETCH_Instr_non_aborting_isa_trap_a0_SB_LUT4_I2_O O=FETCH_Instr_Pc_a0_SB_DFFESR_Q_5_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110000001010
.gate SB_DFFESR C=clk D=FETCH_Instr_Pc_a0_SB_DFFESR_Q_6_D E=FETCH_Instr_replay_a0_SB_LUT4_I0_O Q=FETCH_Instr_Pc_a0[25] R=FETCH_Instr_reset_a0
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage_gen.sv:1043|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=FETCH_Instr_Pc_a1[25] I1=FETCH_Instr_non_pipelined_a1_SB_LUT4_I3_O I2=FETCH_Instr_aborting_trap_a1_SB_LUT4_I2_O I3=FETCH_Instr_Pc_a0_SB_DFFESR_Q_6_D_SB_LUT4_O_I3 O=FETCH_Instr_Pc_a0_SB_DFFESR_Q_6_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111111111111000
.gate SB_LUT4 I0=FETCH_Instr_pc_inc_a0[25] I1=FETCH_Instr_branch_redir_pc_a0[25] I2=FETCH_Instr_non_pipelined_a1_SB_LUT4_I3_O I3=FETCH_Instr_non_aborting_isa_trap_a0_SB_LUT4_I2_O O=FETCH_Instr_Pc_a0_SB_DFFESR_Q_6_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110000001010
.gate SB_DFFESR C=clk D=FETCH_Instr_Pc_a0_SB_DFFESR_Q_7_D E=FETCH_Instr_replay_a0_SB_LUT4_I0_O Q=FETCH_Instr_Pc_a0[24] R=FETCH_Instr_reset_a0
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage_gen.sv:1043|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=FETCH_Instr_Pc_a1[24] I1=FETCH_Instr_non_pipelined_a1_SB_LUT4_I3_O I2=FETCH_Instr_aborting_trap_a1_SB_LUT4_I2_O I3=FETCH_Instr_Pc_a0_SB_DFFESR_Q_7_D_SB_LUT4_O_I3 O=FETCH_Instr_Pc_a0_SB_DFFESR_Q_7_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111111111111000
.gate SB_LUT4 I0=FETCH_Instr_pc_inc_a0[24] I1=FETCH_Instr_branch_redir_pc_a0[24] I2=FETCH_Instr_non_pipelined_a1_SB_LUT4_I3_O I3=FETCH_Instr_non_aborting_isa_trap_a0_SB_LUT4_I2_O O=FETCH_Instr_Pc_a0_SB_DFFESR_Q_7_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110000001010
.gate SB_DFFESR C=clk D=FETCH_Instr_Pc_a0_SB_DFFESR_Q_8_D E=FETCH_Instr_replay_a0_SB_LUT4_I0_O Q=FETCH_Instr_Pc_a0[23] R=FETCH_Instr_reset_a0
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage_gen.sv:1043|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=FETCH_Instr_Pc_a1[23] I1=FETCH_Instr_non_pipelined_a1_SB_LUT4_I3_O I2=FETCH_Instr_aborting_trap_a1_SB_LUT4_I2_O I3=FETCH_Instr_Pc_a0_SB_DFFESR_Q_8_D_SB_LUT4_O_I3 O=FETCH_Instr_Pc_a0_SB_DFFESR_Q_8_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111111111111000
.gate SB_LUT4 I0=FETCH_Instr_pc_inc_a0[23] I1=FETCH_Instr_branch_redir_pc_a0[23] I2=FETCH_Instr_non_pipelined_a1_SB_LUT4_I3_O I3=FETCH_Instr_non_aborting_isa_trap_a0_SB_LUT4_I2_O O=FETCH_Instr_Pc_a0_SB_DFFESR_Q_8_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110000001010
.gate SB_DFFESR C=clk D=FETCH_Instr_Pc_a0_SB_DFFESR_Q_9_D E=FETCH_Instr_replay_a0_SB_LUT4_I0_O Q=FETCH_Instr_Pc_a0[22] R=FETCH_Instr_reset_a0
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage_gen.sv:1043|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=FETCH_Instr_Pc_a1[22] I1=FETCH_Instr_non_pipelined_a1_SB_LUT4_I3_O I2=FETCH_Instr_aborting_trap_a1_SB_LUT4_I2_O I3=FETCH_Instr_Pc_a0_SB_DFFESR_Q_9_D_SB_LUT4_O_I3 O=FETCH_Instr_Pc_a0_SB_DFFESR_Q_9_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111111111111000
.gate SB_LUT4 I0=FETCH_Instr_pc_inc_a0[22] I1=FETCH_Instr_branch_redir_pc_a0[22] I2=FETCH_Instr_non_pipelined_a1_SB_LUT4_I3_O I3=FETCH_Instr_non_aborting_isa_trap_a0_SB_LUT4_I2_O O=FETCH_Instr_Pc_a0_SB_DFFESR_Q_9_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=FETCH_Instr_Pc_a1[31] I1=FETCH_Instr_non_pipelined_a1_SB_LUT4_I3_O I2=FETCH_Instr_aborting_trap_a1_SB_LUT4_I2_O I3=FETCH_Instr_Pc_a0_SB_DFFESR_Q_D_SB_LUT4_O_I3 O=FETCH_Instr_Pc_a0_SB_DFFESR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111111111111000
.gate SB_LUT4 I0=FETCH_Instr_pc_inc_a0[31] I1=FETCH_Instr_branch_redir_pc_a0[31] I2=FETCH_Instr_non_pipelined_a1_SB_LUT4_I3_O I3=FETCH_Instr_non_aborting_isa_trap_a0_SB_LUT4_I2_O O=FETCH_Instr_Pc_a0_SB_DFFESR_Q_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110000001010
.gate SB_DFF C=clk D=FETCH_Instr_Pc_a0[31] Q=FETCH_Instr_Pc_a1[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage_gen.sv:1044|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=FETCH_Instr_Pc_a0[30] Q=FETCH_Instr_Pc_a1[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage_gen.sv:1044|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=FETCH_Instr_Pc_a0[21] Q=FETCH_Instr_Pc_a1[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage_gen.sv:1044|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=FETCH_Instr_Pc_a0[20] Q=FETCH_Instr_Pc_a1[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage_gen.sv:1044|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=FETCH_Instr_Pc_a0[19] Q=FETCH_Instr_Pc_a1[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage_gen.sv:1044|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=FETCH_Instr_Pc_a0[18] Q=FETCH_Instr_Pc_a1[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage_gen.sv:1044|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=FETCH_Instr_Pc_a0[17] Q=FETCH_Instr_Pc_a1[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage_gen.sv:1044|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=FETCH_Instr_Pc_a0[16] Q=FETCH_Instr_Pc_a1[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage_gen.sv:1044|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=FETCH_Instr_Pc_a0[15] Q=FETCH_Instr_Pc_a1[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage_gen.sv:1044|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=FETCH_Instr_Pc_a0[14] Q=FETCH_Instr_Pc_a1[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage_gen.sv:1044|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=FETCH_Instr_Pc_a0[13] Q=FETCH_Instr_Pc_a1[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage_gen.sv:1044|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=FETCH_Instr_Pc_a0[12] Q=FETCH_Instr_Pc_a1[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage_gen.sv:1044|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=FETCH_Instr_Pc_a0[29] Q=FETCH_Instr_Pc_a1[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage_gen.sv:1044|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=FETCH_Instr_Pc_a0[11] Q=FETCH_Instr_Pc_a1[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage_gen.sv:1044|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=FETCH_Instr_Pc_a0[10] Q=FETCH_Instr_Pc_a1[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage_gen.sv:1044|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=FETCH_Instr_Pc_a0[9] Q=FETCH_Instr_Pc_a1[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage_gen.sv:1044|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=FETCH_Instr_Pc_a0[8] Q=FETCH_Instr_Pc_a1[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage_gen.sv:1044|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=FETCH_Instr_Pc_a0[7] Q=FETCH_Instr_Pc_a1[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage_gen.sv:1044|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=FETCH_Instr_Pc_a0[6] Q=FETCH_Instr_Pc_a1[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage_gen.sv:1044|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=FETCH_Instr_Pc_a0[5] Q=FETCH_Instr_Pc_a1[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage_gen.sv:1044|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=FETCH_Instr_Pc_a0[4] Q=FETCH_Instr_Pc_a1[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage_gen.sv:1044|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=FETCH_Instr_Pc_a0[3] Q=FETCH_Instr_Pc_a1[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage_gen.sv:1044|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=FETCH_Instr_Pc_a0[2] Q=FETCH_Instr_Pc_a1[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage_gen.sv:1044|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=FETCH_Instr_Pc_a0[28] Q=FETCH_Instr_Pc_a1[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage_gen.sv:1044|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=FETCH_Instr_Pc_a0[27] Q=FETCH_Instr_Pc_a1[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage_gen.sv:1044|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=FETCH_Instr_Pc_a0[26] Q=FETCH_Instr_Pc_a1[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage_gen.sv:1044|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=FETCH_Instr_Pc_a0[25] Q=FETCH_Instr_Pc_a1[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage_gen.sv:1044|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=FETCH_Instr_Pc_a0[24] Q=FETCH_Instr_Pc_a1[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage_gen.sv:1044|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=FETCH_Instr_Pc_a0[23] Q=FETCH_Instr_Pc_a1[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage_gen.sv:1044|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=FETCH_Instr_Pc_a0[22] Q=FETCH_Instr_Pc_a1[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage_gen.sv:1044|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=FETCH_Instr_ReachedEnd_a0_SB_DFFSR_Q_D Q=FETCH_Instr_ReachedEnd_a0 R=FETCH_Instr_reset_a0
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage_gen.sv:1047|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[3][30] I1=FETCH_Instr_Regs_value_a0[3][31] I2=FETCH_Instr_ReachedEnd_a0 I3=FETCH_Instr_Regs_value_a0[3][0] O=FETCH_Instr_ReachedEnd_a0_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[3][26] I1=FETCH_Instr_Regs_value_a0[3][27] I2=FETCH_Instr_Regs_value_a0[3][28] I3=FETCH_Instr_ReachedEnd_a0_SB_LUT4_I2_O O=FETCH_Instr_ReachedEnd_a0_SB_LUT4_I2_O_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_ReachedEnd_a0_SB_LUT4_I3_I2 I3=FETCH_Instr_ReachedEnd_a0 O=FETCH_Instr_ReachedEnd_a0_SB_DFFSR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111111110000
.gate SB_LUT4 I0=FETCH_Instr_ReachedEnd_a0_SB_LUT4_I3_I2_SB_LUT4_O_I0 I1=FETCH_Instr_ReachedEnd_a0_SB_LUT4_I3_I2_SB_LUT4_O_I1 I2=FETCH_Instr_ReachedEnd_a0_SB_LUT4_I3_I2_SB_LUT4_O_I2 I3=FETCH_Instr_ReachedEnd_a0_SB_LUT4_I3_I2_SB_LUT4_O_I3 O=FETCH_Instr_ReachedEnd_a0_SB_LUT4_I3_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=FETCH_Instr_raw_aq_a0 I1=FETCH_Instr_ReachedEnd_a0_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=FETCH_Instr_ReachedEnd_a0_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_LUT4_O_I2 I3=FETCH_Instr_ReachedEnd_a0_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_LUT4_O_I3 O=FETCH_Instr_ReachedEnd_a0_SB_LUT4_I3_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=FETCH_Instr_Pc_a0[24] I1=FETCH_Instr_Pc_a0[25] I2=FETCH_Instr_Pc_a0[26] I3=FETCH_Instr_Pc_a0[27] O=FETCH_Instr_ReachedEnd_a0_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=FETCH_Instr_Pc_a0[20] I1=FETCH_Instr_Pc_a0[21] I2=FETCH_Instr_Pc_a0[22] I3=FETCH_Instr_Pc_a0[23] O=FETCH_Instr_ReachedEnd_a0_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=FETCH_Instr_Pc_a0[28] I1=FETCH_Instr_Pc_a0[29] I2=FETCH_Instr_Pc_a0[30] I3=FETCH_Instr_Pc_a0[31] O=FETCH_Instr_ReachedEnd_a0_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_ReachedEnd_a0_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=FETCH_Instr_Pc_a0[6] I3=FETCH_Instr_Pc_a0[7] O=FETCH_Instr_ReachedEnd_a0_SB_LUT4_I3_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=FETCH_Instr_Pc_a0[8] I1=FETCH_Instr_Pc_a0[9] I2=FETCH_Instr_Pc_a0[10] I3=FETCH_Instr_Pc_a0[11] O=FETCH_Instr_ReachedEnd_a0_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=FETCH_Instr_Pc_a0[16] I1=FETCH_Instr_Pc_a0[17] I2=FETCH_Instr_Pc_a0[18] I3=FETCH_Instr_Pc_a0[19] O=FETCH_Instr_ReachedEnd_a0_SB_LUT4_I3_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=FETCH_Instr_Pc_a0[12] I1=FETCH_Instr_Pc_a0[13] I2=FETCH_Instr_Pc_a0[14] I3=FETCH_Instr_Pc_a0[15] O=FETCH_Instr_ReachedEnd_a0_SB_LUT4_I3_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000000000000000
.gate SB_DFFSR C=clk D=FETCH_Instr_Reg4Became45_a0_SB_DFFSR_Q_D Q=FETCH_Instr_Reg4Became45_a0 R=FETCH_Instr_reset_a0
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage_gen.sv:1050|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_Reg4Became45_a0_SB_LUT4_I3_I2 I3=FETCH_Instr_Reg4Became45_a0 O=FETCH_Instr_Reg4Became45_a0_SB_DFFSR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111111110000
.gate SB_LUT4 I0=FETCH_Instr_Reg4Became45_a0_SB_LUT4_I3_I2_SB_LUT4_O_I0 I1=FETCH_Instr_Reg4Became45_a0_SB_LUT4_I3_I2_SB_LUT4_O_I1 I2=FETCH_Instr_ReachedEnd_a0_SB_LUT4_I2_O_SB_LUT4_I3_O I3=FETCH_Instr_Reg4Became45_a0_SB_LUT4_I3_I2_SB_LUT4_O_I3 O=FETCH_Instr_Reg4Became45_a0_SB_LUT4_I3_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[3][10] I1=FETCH_Instr_Regs_value_a0[3][13] I2=FETCH_Instr_Reg4Became45_a0_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_LUT4_O_I2 I3=FETCH_Instr_Reg4Became45_a0_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_LUT4_O_I3 O=FETCH_Instr_Reg4Became45_a0_SB_LUT4_I3_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a0[3][18] I2=FETCH_Instr_Regs_value_a0[3][21] I3=FETCH_Instr_Reg4Became45_a0_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3 O=FETCH_Instr_Reg4Became45_a0_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[3][22] I1=FETCH_Instr_Regs_value_a0[3][23] I2=FETCH_Instr_Regs_value_a0[3][24] I3=FETCH_Instr_Regs_value_a0[3][25] O=FETCH_Instr_Reg4Became45_a0_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[3][14] I1=FETCH_Instr_Regs_value_a0[3][15] I2=FETCH_Instr_Regs_value_a0[3][16] I3=FETCH_Instr_Regs_value_a0[3][17] O=FETCH_Instr_Reg4Became45_a0_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[3][1] I1=FETCH_Instr_Regs_value_a0[3][4] I2=FETCH_Instr_Reg4Became45_a0_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=FETCH_Instr_Reg4Became45_a0_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_I3 O=FETCH_Instr_Reg4Became45_a0_SB_LUT4_I3_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[3][6] I1=FETCH_Instr_Regs_value_a0[3][7] I2=FETCH_Instr_Regs_value_a0[3][8] I3=FETCH_Instr_Regs_value_a0[3][9] O=FETCH_Instr_Reg4Became45_a0_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[3][11] I1=FETCH_Instr_Regs_value_a0[3][12] I2=FETCH_Instr_Regs_value_a0[3][19] I3=FETCH_Instr_Regs_value_a0[3][20] O=FETCH_Instr_Reg4Became45_a0_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[3][29] I1=FETCH_Instr_Regs_value_a0[3][2] I2=FETCH_Instr_Regs_value_a0[3][3] I3=FETCH_Instr_Regs_value_a0[3][5] O=FETCH_Instr_Reg4Became45_a0_SB_LUT4_I3_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0100000000000000
.gate SB_DFF C=clk D=FETCH_Instr_Regs_pending_n1[10] Q=FETCH_Instr_Regs_pending_a0[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage_gen.sv:1163|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=FETCH_Instr_Regs_pending_a0[10] I1=FETCH_Instr_Regs_pending_a0[11] I2=FETCH_Instr_raw_a0[20] I3=FETCH_Instr_misaligned_jump_target_a0 O=FETCH_Instr_Regs_pending_a0[10]_SB_LUT4_I0_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100101000000000
.gate SB_DFF C=clk D=FETCH_Instr_Regs_pending_n1[11] Q=FETCH_Instr_Regs_pending_a0[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage_gen.sv:1163|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=FETCH_Instr_Regs_pending_n1[12] Q=FETCH_Instr_Regs_pending_a0[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage_gen.sv:1163|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=FETCH_Instr_Regs_pending_n1[13] Q=FETCH_Instr_Regs_pending_a0[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage_gen.sv:1163|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=FETCH_Instr_Regs_pending_n1[14] Q=FETCH_Instr_Regs_pending_a0[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage_gen.sv:1163|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=FETCH_Instr_Regs_pending_n1[15] Q=FETCH_Instr_Regs_pending_a0[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage_gen.sv:1163|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=FETCH_Instr_Regs_pending_a0[15]_SB_LUT4_I3_I2 I1=FETCH_Instr_Regs_pending_a0[15] I2=FETCH_Instr_Regs_pending_a0[31]_SB_LUT4_I0_O I3=FETCH_Instr_HoldInst_dest_reg_a0[4] O=FETCH_Instr_Regs_pending_a0[15]_SB_LUT4_I1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000111101110111
.gate SB_LUT4 I0=FETCH_Instr_HoldInst_dest_reg_a0[4] I1=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O I2=FETCH_Instr_Regs_pending_a0[15]_SB_LUT4_I3_I2 I3=FETCH_Instr_Regs_pending_a0[15] O=FETCH_Instr_Regs_pending_n1[15]_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1110111100000000
.gate SB_LUT4 I0=FETCH_Instr_HoldInst_dest_reg_a0[1] I1=FETCH_Instr_HoldInst_dest_reg_a0[0] I2=FETCH_Instr_HoldInst_dest_reg_a0[3] I3=FETCH_Instr_HoldInst_dest_reg_a0[2] O=FETCH_Instr_Regs_pending_a0[15]_SB_LUT4_I3_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000000000000000
.gate SB_DFF C=clk D=FETCH_Instr_Regs_pending_n1[16] Q=FETCH_Instr_Regs_pending_a0[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage_gen.sv:1163|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=FETCH_Instr_Regs_pending_a0[4]_SB_LUT4_I1_I3 I1=FETCH_Instr_Regs_pending_a0[16]_SB_LUT4_I3_I1 I2=FETCH_Instr_HoldInst_dest_reg_a0[4] I3=FETCH_Instr_Regs_pending_a0[16] O=FETCH_Instr_Regs_pending_n1[16]_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111111100000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_pending_a0[4]_SB_LUT4_I1_I3 I1=FETCH_Instr_Regs_pending_a0[16]_SB_LUT4_I3_I1 I2=FETCH_Instr_HoldInst_dest_reg_a0[4] I3=FETCH_Instr_Regs_pending_a0[16] O=FETCH_Instr_Regs_pending_a0[16]_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_pending_a0[16]_SB_LUT4_I3_1_O I2=FETCH_Instr_Regs_pending_n1[10]_SB_LUT4_O_I1 I3=FETCH_Instr_Regs_pending_a0[21]_SB_LUT4_I3_1_O O=FETCH_Instr_Regs_pending_a0[16]_SB_LUT4_I3_1_O_SB_LUT4_I1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000000011
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_HoldInst_dest_reg_a0[3] I3=FETCH_Instr_HoldInst_dest_reg_a0[2] O=FETCH_Instr_Regs_pending_a0[16]_SB_LUT4_I3_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000000001111
.gate SB_DFF C=clk D=FETCH_Instr_Regs_pending_n1[17] Q=FETCH_Instr_Regs_pending_a0[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage_gen.sv:1163|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=FETCH_Instr_Regs_pending_a0[16]_SB_LUT4_I3_I1 I1=FETCH_Instr_Regs_pending_a0[5]_SB_LUT4_I3_I1 I2=FETCH_Instr_HoldInst_dest_reg_a0[4] I3=FETCH_Instr_Regs_pending_a0[17] O=FETCH_Instr_Regs_pending_n1[17]_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111111100000000
.gate SB_DFF C=clk D=FETCH_Instr_Regs_pending_n1[18] Q=FETCH_Instr_Regs_pending_a0[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage_gen.sv:1163|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=FETCH_Instr_Regs_pending_a0[16]_SB_LUT4_I3_I1 I1=FETCH_Instr_Regs_pending_a0[6]_SB_LUT4_I3_I1 I2=FETCH_Instr_HoldInst_dest_reg_a0[4] I3=FETCH_Instr_Regs_pending_a0[18] O=FETCH_Instr_Regs_pending_n1[18]_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111111100000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_pending_a0[16]_SB_LUT4_I3_I1 I1=FETCH_Instr_Regs_pending_a0[6]_SB_LUT4_I3_I1 I2=FETCH_Instr_HoldInst_dest_reg_a0[4] I3=FETCH_Instr_Regs_pending_a0[18] O=FETCH_Instr_Regs_pending_a0[18]_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_pending_n1[9]_SB_LUT4_O_I1 I1=FETCH_Instr_Regs_pending_n1[13]_SB_LUT4_O_I1 I2=FETCH_Instr_Regs_pending_a0[18]_SB_LUT4_I3_1_O I3=FETCH_Instr_Regs_pending_a0[23]_SB_LUT4_I3_1_O O=FETCH_Instr_Regs_pending_a0[18]_SB_LUT4_I3_1_O_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000000000001
.gate SB_DFF C=clk D=FETCH_Instr_Regs_pending_n1[19] Q=FETCH_Instr_Regs_pending_a0[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage_gen.sv:1163|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=FETCH_Instr_Regs_pending_a0[19] I1=FETCH_Instr_Regs_pending_a0[17] I2=FETCH_Instr_HoldInst_dest_reg_a0[1] I3=FETCH_Instr_HoldInst_dest_reg_a0[0] O=FETCH_Instr_Regs_pending_a0[19]_SB_LUT4_I0_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_pending_a0[16]_SB_LUT4_I3_I1 I1=FETCH_Instr_Regs_pending_a0[2]_SB_LUT4_I2_I0 I2=FETCH_Instr_HoldInst_dest_reg_a0[4] I3=FETCH_Instr_Regs_pending_a0[19] O=FETCH_Instr_Regs_pending_n1[19]_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111111100000000
.gate SB_DFF C=clk D=FETCH_Instr_Regs_pending_n1[1] Q=FETCH_Instr_Regs_pending_a0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage_gen.sv:1163|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=FETCH_Instr_HoldInst_dest_reg_a0[3] I1=FETCH_Instr_HoldInst_dest_reg_a0[2] I2=FETCH_Instr_HoldInst_dest_reg_a0[4] I3=FETCH_Instr_Regs_pending_a0[1] O=FETCH_Instr_Regs_pending_a0[1]_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=FETCH_Instr_HoldInst_dest_reg_a0[4] I1=FETCH_Instr_Regs_pending_a0[5]_SB_LUT4_I3_I1 I2=FETCH_Instr_Regs_pending_a0[16]_SB_LUT4_I3_I1 I3=FETCH_Instr_Regs_pending_a0[1] O=FETCH_Instr_Regs_pending_n1[1]_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1011111100000000
.gate SB_DFF C=clk D=FETCH_Instr_Regs_pending_n1[20] Q=FETCH_Instr_Regs_pending_a0[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage_gen.sv:1163|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=FETCH_Instr_Regs_pending_n1[21] Q=FETCH_Instr_Regs_pending_a0[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage_gen.sv:1163|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=FETCH_Instr_Regs_pending_a0[5]_SB_LUT4_I3_I2 I1=FETCH_Instr_Regs_pending_a0[5]_SB_LUT4_I3_I1 I2=FETCH_Instr_HoldInst_dest_reg_a0[4] I3=FETCH_Instr_Regs_pending_a0[21] O=FETCH_Instr_Regs_pending_n1[21]_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111111100000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_pending_a0[5]_SB_LUT4_I3_I2 I1=FETCH_Instr_Regs_pending_a0[5]_SB_LUT4_I3_I1 I2=FETCH_Instr_HoldInst_dest_reg_a0[4] I3=FETCH_Instr_Regs_pending_a0[21] O=FETCH_Instr_Regs_pending_a0[21]_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000000000000000
.gate SB_DFF C=clk D=FETCH_Instr_Regs_pending_n1[22] Q=FETCH_Instr_Regs_pending_a0[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage_gen.sv:1163|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=FETCH_Instr_Regs_pending_a0[22] I1=FETCH_Instr_Regs_pending_a0[30] I2=FETCH_Instr_HoldInst_dest_reg_a0[2] I3=FETCH_Instr_HoldInst_dest_reg_a0[3] O=FETCH_Instr_Regs_pending_a0[22]_SB_LUT4_I0_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100111110100000
.gate SB_LUT4 I0=FETCH_Instr_Regs_pending_a0[6]_SB_LUT4_I3_I1 I1=FETCH_Instr_Regs_pending_a0[2]_SB_LUT4_I2_I0 I2=FETCH_Instr_HoldInst_dest_reg_a0[2] I3=FETCH_Instr_Regs_pending_a0[22]_SB_LUT4_I0_O O=FETCH_Instr_Regs_pending_a0[22]_SB_LUT4_I0_O_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_pending_a0[5]_SB_LUT4_I3_I2 I1=FETCH_Instr_Regs_pending_a0[6]_SB_LUT4_I3_I1 I2=FETCH_Instr_HoldInst_dest_reg_a0[4] I3=FETCH_Instr_Regs_pending_a0[22] O=FETCH_Instr_Regs_pending_n1[22]_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111111100000000
.gate SB_DFF C=clk D=FETCH_Instr_Regs_pending_n1[23] Q=FETCH_Instr_Regs_pending_a0[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage_gen.sv:1163|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=FETCH_Instr_Regs_pending_a0[5]_SB_LUT4_I3_I2 I1=FETCH_Instr_Regs_pending_a0[2]_SB_LUT4_I2_I0 I2=FETCH_Instr_HoldInst_dest_reg_a0[4] I3=FETCH_Instr_Regs_pending_a0[23] O=FETCH_Instr_Regs_pending_n1[23]_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111111100000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_pending_a0[5]_SB_LUT4_I3_I2 I1=FETCH_Instr_Regs_pending_a0[2]_SB_LUT4_I2_I0 I2=FETCH_Instr_HoldInst_dest_reg_a0[4] I3=FETCH_Instr_Regs_pending_a0[23] O=FETCH_Instr_Regs_pending_a0[23]_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000000000000000
.gate SB_DFF C=clk D=FETCH_Instr_Regs_pending_n1[24] Q=FETCH_Instr_Regs_pending_a0[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage_gen.sv:1163|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_pending_a0[24] I2=FETCH_Instr_Regs_pending_n1[24]_SB_LUT4_O_I1 I3=FETCH_Instr_Regs_pending_a0[5]_SB_LUT4_I3_O O=FETCH_Instr_Regs_pending_a0[24]_SB_LUT4_I1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000111111
.gate SB_DFF C=clk D=FETCH_Instr_Regs_pending_n1[25] Q=FETCH_Instr_Regs_pending_a0[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage_gen.sv:1163|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=FETCH_Instr_Regs_pending_a0[25] I1=FETCH_Instr_Regs_pending_n1[25]_SB_LUT4_O_I1 I2=FETCH_Instr_Regs_pending_n1[29]_SB_LUT4_O_I1 I3=FETCH_Instr_Regs_pending_a0[29] O=FETCH_Instr_Regs_pending_a0[25]_SB_LUT4_I0_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000011101110111
.gate SB_DFF C=clk D=FETCH_Instr_Regs_pending_n1[26] Q=FETCH_Instr_Regs_pending_a0[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage_gen.sv:1163|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=FETCH_Instr_Regs_pending_a0[26]_SB_LUT4_I3_I0 I1=FETCH_Instr_Regs_pending_a0[6]_SB_LUT4_I3_I1 I2=FETCH_Instr_HoldInst_dest_reg_a0[4] I3=FETCH_Instr_Regs_pending_a0[26] O=FETCH_Instr_Regs_pending_n1[26]_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111111100000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_pending_a0[26]_SB_LUT4_I3_I0 I1=FETCH_Instr_Regs_pending_a0[6]_SB_LUT4_I3_I1 I2=FETCH_Instr_HoldInst_dest_reg_a0[4] I3=FETCH_Instr_Regs_pending_a0[26] O=FETCH_Instr_Regs_pending_a0[26]_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_HoldInst_dest_reg_a0[2] I3=FETCH_Instr_HoldInst_dest_reg_a0[3] O=FETCH_Instr_Regs_pending_a0[26]_SB_LUT4_I3_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111100000000
.gate SB_DFF C=clk D=FETCH_Instr_Regs_pending_n1[27] Q=FETCH_Instr_Regs_pending_a0[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage_gen.sv:1163|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=FETCH_Instr_Regs_pending_a0[11] I1=FETCH_Instr_Regs_pending_a0[27] I2=FETCH_Instr_HoldInst_dest_reg_a0[2] I3=FETCH_Instr_HoldInst_dest_reg_a0[4] O=FETCH_Instr_Regs_pending_a0[27]_SB_LUT4_I1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111110000001010
.gate SB_LUT4 I0=FETCH_Instr_HoldInst_dest_reg_a0[2] I1=FETCH_Instr_Regs_pending_a0[4]_SB_LUT4_I1_O I2=FETCH_Instr_Regs_pending_a0[22]_SB_LUT4_I0_O_SB_LUT4_I3_O I3=FETCH_Instr_Regs_pending_a0[27]_SB_LUT4_I1_O O=FETCH_Instr_Regs_pending_a0[27]_SB_LUT4_I1_O_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000111101110111
.gate SB_DFF C=clk D=FETCH_Instr_Regs_pending_n1[28] Q=FETCH_Instr_Regs_pending_a0[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage_gen.sv:1163|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=FETCH_Instr_Regs_pending_a0[4]_SB_LUT4_I1_I3 I1=FETCH_Instr_Regs_pending_a0[28]_SB_LUT4_I3_I1 I2=FETCH_Instr_HoldInst_dest_reg_a0[4] I3=FETCH_Instr_Regs_pending_a0[28] O=FETCH_Instr_Regs_pending_a0[28]_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_HoldInst_dest_reg_a0[3] I3=FETCH_Instr_HoldInst_dest_reg_a0[2] O=FETCH_Instr_Regs_pending_a0[28]_SB_LUT4_I3_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_pending_a0[28]_SB_LUT4_I3_O_SB_LUT4_I3_I0 I1=FETCH_Instr_Regs_pending_a0[26]_SB_LUT4_I3_1_O I2=FETCH_Instr_Regs_pending_a0[6]_SB_LUT4_I3_O I3=FETCH_Instr_Regs_pending_a0[28]_SB_LUT4_I3_O O=FETCH_Instr_Regs_pending_a0[28]_SB_LUT4_I3_O_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000000000001
.gate SB_DFF C=clk D=FETCH_Instr_Regs_pending_n1[29] Q=FETCH_Instr_Regs_pending_a0[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage_gen.sv:1163|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=FETCH_Instr_Regs_pending_n1[2] Q=FETCH_Instr_Regs_pending_a0[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage_gen.sv:1163|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=FETCH_Instr_Regs_pending_a0[2]_SB_LUT4_I2_I0 I1=FETCH_Instr_Regs_pending_a0[1]_SB_LUT4_I3_O I2=FETCH_Instr_Regs_pending_a0[2] I3=FETCH_Instr_Regs_pending_n1[2]_SB_LUT4_O_I1 O=FETCH_Instr_Regs_pending_a0[2]_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000111110111011
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_HoldInst_dest_reg_a0[1] I3=FETCH_Instr_HoldInst_dest_reg_a0[0] O=FETCH_Instr_Regs_pending_a0[2]_SB_LUT4_I2_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_pending_a0[27]_SB_LUT4_I1_O_SB_LUT4_I3_O I2=FETCH_Instr_Regs_pending_a0[16]_SB_LUT4_I3_1_O_SB_LUT4_I1_O I3=FETCH_Instr_Regs_pending_a0[2]_SB_LUT4_I2_O O=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_DFF C=clk D=FETCH_Instr_Regs_pending_n1[30] Q=FETCH_Instr_Regs_pending_a0[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage_gen.sv:1163|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=FETCH_Instr_Regs_pending_a0[28]_SB_LUT4_I3_I1 I1=FETCH_Instr_Regs_pending_a0[6]_SB_LUT4_I3_I1 I2=FETCH_Instr_HoldInst_dest_reg_a0[4] I3=FETCH_Instr_Regs_pending_a0[30] O=FETCH_Instr_Regs_pending_n1[30]_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111111100000000
.gate SB_DFF C=clk D=FETCH_Instr_Regs_pending_n1[31] Q=FETCH_Instr_Regs_pending_a0[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage_gen.sv:1163|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=FETCH_Instr_Regs_pending_a0[31] I1=FETCH_Instr_Regs_pending_a0[15]_SB_LUT4_I3_I2 I2=FETCH_Instr_Regs_pending_a0[19]_SB_LUT4_I0_O I3=FETCH_Instr_Regs_pending_a0[16]_SB_LUT4_I3_I1 O=FETCH_Instr_Regs_pending_a0[31]_SB_LUT4_I0_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111100010001000
.gate SB_LUT4 I0=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O I1=FETCH_Instr_HoldInst_dest_reg_a0[4] I2=FETCH_Instr_Regs_pending_a0[15]_SB_LUT4_I3_I2 I3=FETCH_Instr_Regs_pending_a0[31] O=FETCH_Instr_Regs_pending_n1[31]_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1011111100000000
.gate SB_DFF C=clk D=FETCH_Instr_Regs_pending_n1[3] Q=FETCH_Instr_Regs_pending_a0[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage_gen.sv:1163|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=FETCH_Instr_Regs_pending_a0[3] I1=FETCH_Instr_Regs_pending_n1[3]_SB_LUT4_O_I1 I2=FETCH_Instr_Regs_pending_n1[14]_SB_LUT4_O_I0 I3=FETCH_Instr_Regs_pending_a0[14] O=FETCH_Instr_Regs_pending_a0[3]_SB_LUT4_I0_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=FETCH_Instr_Regs_pending_a0[15]_SB_LUT4_I1_O I1=FETCH_Instr_Regs_pending_a0[3]_SB_LUT4_I0_O I2=FETCH_Instr_Regs_pending_a0[18]_SB_LUT4_I3_1_O_SB_LUT4_I2_O I3=FETCH_Instr_Regs_pending_a0[28]_SB_LUT4_I3_O_SB_LUT4_I3_O O=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000000000000000
.gate SB_DFF C=clk D=FETCH_Instr_Regs_pending_n1[4] Q=FETCH_Instr_Regs_pending_a0[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage_gen.sv:1163|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=FETCH_Instr_Regs_pending_a0[4] I1=FETCH_Instr_Regs_pending_a0[12] I2=FETCH_Instr_Pc_a0[3] I3=FETCH_Instr_Pc_a0[2] O=FETCH_Instr_Regs_pending_a0[4]_SB_LUT4_I0_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111110000001010
.gate SB_LUT4 I0=FETCH_Instr_Regs_pending_a0[12] I1=FETCH_Instr_Regs_pending_a0[4] I2=FETCH_Instr_HoldInst_dest_reg_a0[3] I3=FETCH_Instr_Regs_pending_a0[4]_SB_LUT4_I1_I3 O=FETCH_Instr_Regs_pending_a0[4]_SB_LUT4_I1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_HoldInst_dest_reg_a0[1] I3=FETCH_Instr_HoldInst_dest_reg_a0[0] O=FETCH_Instr_Regs_pending_a0[4]_SB_LUT4_I1_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000000001111
.gate SB_DFF C=clk D=FETCH_Instr_Regs_pending_n1[5] Q=FETCH_Instr_Regs_pending_a0[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage_gen.sv:1163|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=FETCH_Instr_HoldInst_dest_reg_a0[4] I1=FETCH_Instr_Regs_pending_a0[5]_SB_LUT4_I3_I1 I2=FETCH_Instr_Regs_pending_a0[5]_SB_LUT4_I3_I2 I3=FETCH_Instr_Regs_pending_a0[5] O=FETCH_Instr_Regs_pending_a0[5]_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_HoldInst_dest_reg_a0[1] I3=FETCH_Instr_HoldInst_dest_reg_a0[0] O=FETCH_Instr_Regs_pending_a0[5]_SB_LUT4_I3_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_HoldInst_dest_reg_a0[3] I3=FETCH_Instr_HoldInst_dest_reg_a0[2] O=FETCH_Instr_Regs_pending_a0[5]_SB_LUT4_I3_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111100000000
.gate SB_DFF C=clk D=FETCH_Instr_Regs_pending_n1[6] Q=FETCH_Instr_Regs_pending_a0[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage_gen.sv:1163|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=FETCH_Instr_Regs_pending_a0[6] I1=FETCH_Instr_Regs_pending_a0[6]_SB_LUT4_I0_I1 I2=FETCH_Instr_raw_a0[15] I3=FETCH_Instr_lui_rslt_a0[16] O=FETCH_Instr_Regs_pending_a0[6]_SB_LUT4_I0_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000101000001100
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_lui_rslt_a0[18] I3=FETCH_Instr_Regs_pending_a0[8] O=FETCH_Instr_Regs_pending_a0[6]_SB_LUT4_I0_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=FETCH_Instr_HoldInst_dest_reg_a0[4] I1=FETCH_Instr_Regs_pending_a0[6]_SB_LUT4_I3_I1 I2=FETCH_Instr_Regs_pending_a0[5]_SB_LUT4_I3_I2 I3=FETCH_Instr_Regs_pending_a0[6] O=FETCH_Instr_Regs_pending_a0[6]_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_HoldInst_dest_reg_a0[0] I3=FETCH_Instr_HoldInst_dest_reg_a0[1] O=FETCH_Instr_Regs_pending_a0[6]_SB_LUT4_I3_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111100000000
.gate SB_DFF C=clk D=FETCH_Instr_Regs_pending_n1[7] Q=FETCH_Instr_Regs_pending_a0[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage_gen.sv:1163|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=FETCH_Instr_Regs_pending_n1[20]_SB_LUT4_O_I1 I1=FETCH_Instr_Regs_pending_a0[20] I2=FETCH_Instr_Regs_pending_n1[7]_SB_LUT4_O_I1 I3=FETCH_Instr_Regs_pending_a0[7] O=FETCH_Instr_Regs_pending_a0[7]_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_pending_a0[24]_SB_LUT4_I1_O I2=FETCH_Instr_Regs_pending_a0[25]_SB_LUT4_I0_O I3=FETCH_Instr_Regs_pending_a0[7]_SB_LUT4_I3_O O=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_DFF C=clk D=FETCH_Instr_Regs_pending_n1[8] Q=FETCH_Instr_Regs_pending_a0[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage_gen.sv:1163|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=FETCH_Instr_Regs_pending_n1[9] Q=FETCH_Instr_Regs_pending_a0[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage_gen.sv:1163|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O I1=FETCH_Instr_Regs_pending_n1[10]_SB_LUT4_O_I1 I2=FETCH_Instr_reset_a0 I3=FETCH_Instr_Regs_pending_a0[10] O=FETCH_Instr_Regs_pending_n1[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000101100000000
.gate SB_LUT4 I0=FETCH_Instr_HoldInst_dest_reg_a0[4] I1=FETCH_Instr_Regs_pending_a0[6]_SB_LUT4_I3_I1 I2=FETCH_Instr_Regs_pending_a0[26]_SB_LUT4_I3_I0 I3=FETCH_Instr_Regs_pending_a0[10] O=FETCH_Instr_Regs_pending_n1[10]_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_reset_a0 I3=FETCH_Instr_Regs_pending_n1[11]_SB_LUT4_O_I3 O=FETCH_Instr_Regs_pending_n1[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=FETCH_Instr_HoldInst_dest_reg_a0[4] I1=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O I2=FETCH_Instr_Regs_pending_n1[27]_SB_LUT4_O_I1 I3=FETCH_Instr_Regs_pending_a0[11] O=FETCH_Instr_Regs_pending_n1[11]_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1110111100000000
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_reset_a0 I3=FETCH_Instr_Regs_pending_n1[12]_SB_LUT4_O_I3 O=FETCH_Instr_Regs_pending_n1[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=FETCH_Instr_HoldInst_dest_reg_a0[4] I1=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O I2=FETCH_Instr_Regs_pending_n1[28]_SB_LUT4_O_I1 I3=FETCH_Instr_Regs_pending_a0[12] O=FETCH_Instr_Regs_pending_n1[12]_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1110111100000000
.gate SB_LUT4 I0=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O I1=FETCH_Instr_Regs_pending_n1[13]_SB_LUT4_O_I1 I2=FETCH_Instr_reset_a0 I3=FETCH_Instr_Regs_pending_a0[13] O=FETCH_Instr_Regs_pending_n1[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000101100000000
.gate SB_LUT4 I0=FETCH_Instr_HoldInst_dest_reg_a0[4] I1=FETCH_Instr_Regs_pending_a0[28]_SB_LUT4_I3_I1 I2=FETCH_Instr_Regs_pending_a0[5]_SB_LUT4_I3_I1 I3=FETCH_Instr_Regs_pending_a0[13] O=FETCH_Instr_Regs_pending_n1[13]_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_pending_n1[14]_SB_LUT4_O_I0 I1=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O I2=FETCH_Instr_reset_a0 I3=FETCH_Instr_Regs_pending_a0[14] O=FETCH_Instr_Regs_pending_n1[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110100000000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_HoldInst_dest_reg_a0[4] I2=FETCH_Instr_Regs_pending_a0[6]_SB_LUT4_I3_I1 I3=FETCH_Instr_Regs_pending_a0[28]_SB_LUT4_I3_I1 O=FETCH_Instr_Regs_pending_n1[14]_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011000000000000
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_reset_a0 I3=FETCH_Instr_Regs_pending_n1[15]_SB_LUT4_O_I3 O=FETCH_Instr_Regs_pending_n1[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_reset_a0 I3=FETCH_Instr_Regs_pending_n1[16]_SB_LUT4_O_I3 O=FETCH_Instr_Regs_pending_n1[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_reset_a0 I3=FETCH_Instr_Regs_pending_n1[17]_SB_LUT4_O_I3 O=FETCH_Instr_Regs_pending_n1[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_reset_a0 I3=FETCH_Instr_Regs_pending_n1[18]_SB_LUT4_O_I3 O=FETCH_Instr_Regs_pending_n1[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_reset_a0 I3=FETCH_Instr_Regs_pending_n1[19]_SB_LUT4_O_I3 O=FETCH_Instr_Regs_pending_n1[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_reset_a0 I3=FETCH_Instr_Regs_pending_n1[1]_SB_LUT4_O_I3 O=FETCH_Instr_Regs_pending_n1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_pending_n1[20]_SB_LUT4_O_I1 I2=FETCH_Instr_reset_a0 I3=FETCH_Instr_Regs_pending_a0[20] O=FETCH_Instr_Regs_pending_n1[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100000000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_pending_a0[4]_SB_LUT4_I1_I3 I2=FETCH_Instr_Regs_pending_a0[5]_SB_LUT4_I3_I2 I3=FETCH_Instr_HoldInst_dest_reg_a0[4] O=FETCH_Instr_Regs_pending_n1[20]_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_reset_a0 I3=FETCH_Instr_Regs_pending_n1[21]_SB_LUT4_O_I3 O=FETCH_Instr_Regs_pending_n1[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_reset_a0 I3=FETCH_Instr_Regs_pending_n1[22]_SB_LUT4_O_I3 O=FETCH_Instr_Regs_pending_n1[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_reset_a0 I3=FETCH_Instr_Regs_pending_n1[23]_SB_LUT4_O_I3 O=FETCH_Instr_Regs_pending_n1[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_pending_n1[24]_SB_LUT4_O_I1 I2=FETCH_Instr_reset_a0 I3=FETCH_Instr_Regs_pending_a0[24] O=FETCH_Instr_Regs_pending_n1[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100000000
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_Regs_pending_n1[8]_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=FETCH_Instr_HoldInst_dest_reg_a0[4] O=FETCH_Instr_Regs_pending_n1[24]_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_pending_n1[25]_SB_LUT4_O_I1 I2=FETCH_Instr_reset_a0 I3=FETCH_Instr_Regs_pending_a0[25] O=FETCH_Instr_Regs_pending_n1[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100000000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_pending_a0[26]_SB_LUT4_I3_I0 I2=FETCH_Instr_Regs_pending_a0[5]_SB_LUT4_I3_I1 I3=FETCH_Instr_HoldInst_dest_reg_a0[4] O=FETCH_Instr_Regs_pending_n1[25]_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_reset_a0 I3=FETCH_Instr_Regs_pending_n1[26]_SB_LUT4_O_I3 O=FETCH_Instr_Regs_pending_n1[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=FETCH_Instr_HoldInst_dest_reg_a0[4] I1=FETCH_Instr_Regs_pending_n1[27]_SB_LUT4_O_I1 I2=FETCH_Instr_reset_a0 I3=FETCH_Instr_Regs_pending_a0[27] O=FETCH_Instr_Regs_pending_n1[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000011100000000
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_Regs_pending_a0[26]_SB_LUT4_I3_I0 I3=FETCH_Instr_Regs_pending_a0[2]_SB_LUT4_I2_I0 O=FETCH_Instr_Regs_pending_n1[27]_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=FETCH_Instr_HoldInst_dest_reg_a0[4] I1=FETCH_Instr_Regs_pending_n1[28]_SB_LUT4_O_I1 I2=FETCH_Instr_reset_a0 I3=FETCH_Instr_Regs_pending_a0[28] O=FETCH_Instr_Regs_pending_n1[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000011100000000
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_Regs_pending_a0[4]_SB_LUT4_I1_I3 I3=FETCH_Instr_Regs_pending_a0[28]_SB_LUT4_I3_I1 O=FETCH_Instr_Regs_pending_n1[28]_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_pending_n1[29]_SB_LUT4_O_I1 I2=FETCH_Instr_reset_a0 I3=FETCH_Instr_Regs_pending_a0[29] O=FETCH_Instr_Regs_pending_n1[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100000000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_pending_a0[5]_SB_LUT4_I3_I1 I2=FETCH_Instr_Regs_pending_a0[28]_SB_LUT4_I3_I1 I3=FETCH_Instr_HoldInst_dest_reg_a0[4] O=FETCH_Instr_Regs_pending_n1[29]_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_pending_n1[2]_SB_LUT4_O_I1 I2=FETCH_Instr_reset_a0 I3=FETCH_Instr_Regs_pending_a0[2] O=FETCH_Instr_Regs_pending_n1[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100000000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_HoldInst_dest_reg_a0[4] I2=FETCH_Instr_Regs_pending_a0[6]_SB_LUT4_I3_I1 I3=FETCH_Instr_Regs_pending_a0[16]_SB_LUT4_I3_I1 O=FETCH_Instr_Regs_pending_n1[2]_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011000000000000
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_reset_a0 I3=FETCH_Instr_Regs_pending_n1[30]_SB_LUT4_O_I3 O=FETCH_Instr_Regs_pending_n1[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_reset_a0 I3=FETCH_Instr_Regs_pending_n1[31]_SB_LUT4_O_I3 O=FETCH_Instr_Regs_pending_n1[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_pending_n1[3]_SB_LUT4_O_I1 I2=FETCH_Instr_reset_a0 I3=FETCH_Instr_Regs_pending_a0[3] O=FETCH_Instr_Regs_pending_n1[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100000000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_HoldInst_dest_reg_a0[4] I2=FETCH_Instr_Regs_pending_a0[2]_SB_LUT4_I2_I0 I3=FETCH_Instr_Regs_pending_a0[16]_SB_LUT4_I3_I1 O=FETCH_Instr_Regs_pending_n1[3]_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011000000000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_pending_a0[4] I1=FETCH_Instr_Regs_pending_n1[4]_SB_LUT4_O_I1 I2=FETCH_Instr_reset_a0 I3=FETCH_Instr_Regs_pending_n1[4]_SB_LUT4_O_I3 O=FETCH_Instr_Regs_pending_n1[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_second_issue_a0 I3=FETCH_Instr_valid_ld_a0_SB_LUT4_O_I3 O=FETCH_Instr_Regs_pending_n1[4]_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O I1=FETCH_Instr_HoldInst_dest_reg_a0[4] I2=FETCH_Instr_Regs_pending_a0[5]_SB_LUT4_I3_I2 I3=FETCH_Instr_Regs_pending_a0[4]_SB_LUT4_I1_I3 O=FETCH_Instr_Regs_pending_n1[4]_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_pending_a0[5] I1=FETCH_Instr_Regs_pending_n1[4]_SB_LUT4_O_I1 I2=FETCH_Instr_reset_a0 I3=FETCH_Instr_Regs_pending_n1[5]_SB_LUT4_O_I3 O=FETCH_Instr_Regs_pending_n1[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O I1=FETCH_Instr_HoldInst_dest_reg_a0[4] I2=FETCH_Instr_Regs_pending_a0[5]_SB_LUT4_I3_I1 I3=FETCH_Instr_Regs_pending_a0[5]_SB_LUT4_I3_I2 O=FETCH_Instr_Regs_pending_n1[5]_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_pending_n1[6]_SB_LUT4_O_I1 I2=FETCH_Instr_reset_a0 I3=FETCH_Instr_Regs_pending_a0[6] O=FETCH_Instr_Regs_pending_n1[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100000000
.gate SB_LUT4 I0=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O I1=FETCH_Instr_HoldInst_dest_reg_a0[4] I2=FETCH_Instr_Regs_pending_a0[6]_SB_LUT4_I3_I1 I3=FETCH_Instr_Regs_pending_a0[5]_SB_LUT4_I3_I2 O=FETCH_Instr_Regs_pending_n1[6]_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_pending_n1[7]_SB_LUT4_O_I1 I2=FETCH_Instr_reset_a0 I3=FETCH_Instr_Regs_pending_a0[7] O=FETCH_Instr_Regs_pending_n1[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100000000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_HoldInst_dest_reg_a0[4] I2=FETCH_Instr_Regs_pending_a0[2]_SB_LUT4_I2_I0 I3=FETCH_Instr_Regs_pending_a0[5]_SB_LUT4_I3_I2 O=FETCH_Instr_Regs_pending_n1[7]_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011000000000000
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_reset_a0 I3=FETCH_Instr_Regs_pending_n1[8]_SB_LUT4_O_I3 O=FETCH_Instr_Regs_pending_n1[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=FETCH_Instr_HoldInst_dest_reg_a0[4] I1=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O I2=FETCH_Instr_Regs_pending_n1[8]_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=FETCH_Instr_Regs_pending_a0[8] O=FETCH_Instr_Regs_pending_n1[8]_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1110111100000000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_HoldInst_dest_reg_a0[4] I2=FETCH_Instr_Regs_pending_n1[8]_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=FETCH_Instr_Regs_pending_a0[8] O=FETCH_Instr_Regs_pending_a0[28]_SB_LUT4_I3_O_SB_LUT4_I3_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011000000000000
.gate SB_LUT4 I0=FETCH_Instr_HoldInst_dest_reg_a0[1] I1=FETCH_Instr_HoldInst_dest_reg_a0[0] I2=FETCH_Instr_HoldInst_dest_reg_a0[2] I3=FETCH_Instr_HoldInst_dest_reg_a0[3] O=FETCH_Instr_Regs_pending_n1[8]_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O I1=FETCH_Instr_Regs_pending_n1[9]_SB_LUT4_O_I1 I2=FETCH_Instr_reset_a0 I3=FETCH_Instr_Regs_pending_a0[9] O=FETCH_Instr_Regs_pending_n1[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000101100000000
.gate SB_LUT4 I0=FETCH_Instr_HoldInst_dest_reg_a0[4] I1=FETCH_Instr_Regs_pending_a0[5]_SB_LUT4_I3_I1 I2=FETCH_Instr_Regs_pending_a0[26]_SB_LUT4_I3_I0 I3=FETCH_Instr_Regs_pending_a0[9] O=FETCH_Instr_Regs_pending_n1[9]_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0100000000000000
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[31] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O Q=FETCH_Instr_Regs_value_a0[0][31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[30] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O Q=FETCH_Instr_Regs_value_a0[0][30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[21] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O Q=FETCH_Instr_Regs_value_a0[0][21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[20] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O Q=FETCH_Instr_Regs_value_a0[0][20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[19] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O Q=FETCH_Instr_Regs_value_a0[0][19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[18] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O Q=FETCH_Instr_Regs_value_a0[0][18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[17] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O Q=FETCH_Instr_Regs_value_a0[0][17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[16] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O Q=FETCH_Instr_Regs_value_a0[0][16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[15] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O Q=FETCH_Instr_Regs_value_a0[0][15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[14] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O Q=FETCH_Instr_Regs_value_a0[0][14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[13] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O Q=FETCH_Instr_Regs_value_a0[0][13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[12] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O Q=FETCH_Instr_Regs_value_a0[0][12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[29] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O Q=FETCH_Instr_Regs_value_a0[0][29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[11] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O Q=FETCH_Instr_Regs_value_a0[0][11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[10] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O Q=FETCH_Instr_Regs_value_a0[0][10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[9] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O Q=FETCH_Instr_Regs_value_a0[0][9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[8] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O Q=FETCH_Instr_Regs_value_a0[0][8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[7] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O Q=FETCH_Instr_Regs_value_a0[0][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[6] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O Q=FETCH_Instr_Regs_value_a0[0][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[5] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O Q=FETCH_Instr_Regs_value_a0[0][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[4] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O Q=FETCH_Instr_Regs_value_a0[0][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[3] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O Q=FETCH_Instr_Regs_value_a0[0][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[2] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O Q=FETCH_Instr_Regs_value_a0[0][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[28] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O Q=FETCH_Instr_Regs_value_a0[0][28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[1] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O Q=FETCH_Instr_Regs_value_a0[0][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[0] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O Q=FETCH_Instr_Regs_value_a0[0][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[27] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O Q=FETCH_Instr_Regs_value_a0[0][27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[26] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O Q=FETCH_Instr_Regs_value_a0[0][26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[25] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O Q=FETCH_Instr_Regs_value_a0[0][25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[24] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O Q=FETCH_Instr_Regs_value_a0[0][24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[23] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O Q=FETCH_Instr_Regs_value_a0[0][23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[22] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O Q=FETCH_Instr_Regs_value_a0[0][22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[31] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_1_O Q=FETCH_Instr_Regs_value_a0[10][31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[30] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_1_O Q=FETCH_Instr_Regs_value_a0[10][30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[21] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_1_O Q=FETCH_Instr_Regs_value_a0[10][21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[20] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_1_O Q=FETCH_Instr_Regs_value_a0[10][20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[19] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_1_O Q=FETCH_Instr_Regs_value_a0[10][19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[18] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_1_O Q=FETCH_Instr_Regs_value_a0[10][18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[17] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_1_O Q=FETCH_Instr_Regs_value_a0[10][17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[16] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_1_O Q=FETCH_Instr_Regs_value_a0[10][16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[15] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_1_O Q=FETCH_Instr_Regs_value_a0[10][15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[14] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_1_O Q=FETCH_Instr_Regs_value_a0[10][14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[13] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_1_O Q=FETCH_Instr_Regs_value_a0[10][13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[12] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_1_O Q=FETCH_Instr_Regs_value_a0[10][12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[29] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_1_O Q=FETCH_Instr_Regs_value_a0[10][29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[11] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_1_O Q=FETCH_Instr_Regs_value_a0[10][11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[10] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_1_O Q=FETCH_Instr_Regs_value_a0[10][10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[9] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_1_O Q=FETCH_Instr_Regs_value_a0[10][9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[8] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_1_O Q=FETCH_Instr_Regs_value_a0[10][8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[7] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_1_O Q=FETCH_Instr_Regs_value_a0[10][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[6] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_1_O Q=FETCH_Instr_Regs_value_a0[10][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[5] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_1_O Q=FETCH_Instr_Regs_value_a0[10][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[4] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_1_O Q=FETCH_Instr_Regs_value_a0[10][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[3] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_1_O Q=FETCH_Instr_Regs_value_a0[10][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[2] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_1_O Q=FETCH_Instr_Regs_value_a0[10][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[28] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_1_O Q=FETCH_Instr_Regs_value_a0[10][28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[1] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_1_O Q=FETCH_Instr_Regs_value_a0[10][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[0] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_1_O Q=FETCH_Instr_Regs_value_a0[10][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[27] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_1_O Q=FETCH_Instr_Regs_value_a0[10][27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[26] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_1_O Q=FETCH_Instr_Regs_value_a0[10][26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[25] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_1_O Q=FETCH_Instr_Regs_value_a0[10][25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[24] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_1_O Q=FETCH_Instr_Regs_value_a0[10][24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[23] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_1_O Q=FETCH_Instr_Regs_value_a0[10][23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[22] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_1_O Q=FETCH_Instr_Regs_value_a0[10][22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[31] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O Q=FETCH_Instr_Regs_value_a0[11][31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[30] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O Q=FETCH_Instr_Regs_value_a0[11][30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[21] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O Q=FETCH_Instr_Regs_value_a0[11][21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[20] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O Q=FETCH_Instr_Regs_value_a0[11][20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[19] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O Q=FETCH_Instr_Regs_value_a0[11][19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[18] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O Q=FETCH_Instr_Regs_value_a0[11][18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[17] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O Q=FETCH_Instr_Regs_value_a0[11][17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[16] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O Q=FETCH_Instr_Regs_value_a0[11][16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[15] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O Q=FETCH_Instr_Regs_value_a0[11][15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[14] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O Q=FETCH_Instr_Regs_value_a0[11][14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[13] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O Q=FETCH_Instr_Regs_value_a0[11][13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[12] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O Q=FETCH_Instr_Regs_value_a0[11][12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[29] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O Q=FETCH_Instr_Regs_value_a0[11][29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[11] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O Q=FETCH_Instr_Regs_value_a0[11][11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[10] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O Q=FETCH_Instr_Regs_value_a0[11][10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[9] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O Q=FETCH_Instr_Regs_value_a0[11][9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[8] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O Q=FETCH_Instr_Regs_value_a0[11][8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[7] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O Q=FETCH_Instr_Regs_value_a0[11][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[6] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O Q=FETCH_Instr_Regs_value_a0[11][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[5] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O Q=FETCH_Instr_Regs_value_a0[11][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[4] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O Q=FETCH_Instr_Regs_value_a0[11][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[3] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O Q=FETCH_Instr_Regs_value_a0[11][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[2] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O Q=FETCH_Instr_Regs_value_a0[11][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[28] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O Q=FETCH_Instr_Regs_value_a0[11][28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[1] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O Q=FETCH_Instr_Regs_value_a0[11][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[0] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O Q=FETCH_Instr_Regs_value_a0[11][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[27] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O Q=FETCH_Instr_Regs_value_a0[11][27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[26] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O Q=FETCH_Instr_Regs_value_a0[11][26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[25] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O Q=FETCH_Instr_Regs_value_a0[11][25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[24] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O Q=FETCH_Instr_Regs_value_a0[11][24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[23] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O Q=FETCH_Instr_Regs_value_a0[11][23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[22] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O Q=FETCH_Instr_Regs_value_a0[11][22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[31] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O Q=FETCH_Instr_Regs_value_a0[12][31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[30] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O Q=FETCH_Instr_Regs_value_a0[12][30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[21] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O Q=FETCH_Instr_Regs_value_a0[12][21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[20] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O Q=FETCH_Instr_Regs_value_a0[12][20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[19] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O Q=FETCH_Instr_Regs_value_a0[12][19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[18] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O Q=FETCH_Instr_Regs_value_a0[12][18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[17] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O Q=FETCH_Instr_Regs_value_a0[12][17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[16] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O Q=FETCH_Instr_Regs_value_a0[12][16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[15] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O Q=FETCH_Instr_Regs_value_a0[12][15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[14] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O Q=FETCH_Instr_Regs_value_a0[12][14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[13] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O Q=FETCH_Instr_Regs_value_a0[12][13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[12] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O Q=FETCH_Instr_Regs_value_a0[12][12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[29] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O Q=FETCH_Instr_Regs_value_a0[12][29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[11] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O Q=FETCH_Instr_Regs_value_a0[12][11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[10] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O Q=FETCH_Instr_Regs_value_a0[12][10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[9] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O Q=FETCH_Instr_Regs_value_a0[12][9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[8] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O Q=FETCH_Instr_Regs_value_a0[12][8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[7] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O Q=FETCH_Instr_Regs_value_a0[12][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[6] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O Q=FETCH_Instr_Regs_value_a0[12][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[5] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O Q=FETCH_Instr_Regs_value_a0[12][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[4] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O Q=FETCH_Instr_Regs_value_a0[12][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[3] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O Q=FETCH_Instr_Regs_value_a0[12][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[2] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O Q=FETCH_Instr_Regs_value_a0[12][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[28] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O Q=FETCH_Instr_Regs_value_a0[12][28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[1] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O Q=FETCH_Instr_Regs_value_a0[12][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[0] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O Q=FETCH_Instr_Regs_value_a0[12][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[27] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O Q=FETCH_Instr_Regs_value_a0[12][27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[26] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O Q=FETCH_Instr_Regs_value_a0[12][26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[25] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O Q=FETCH_Instr_Regs_value_a0[12][25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[24] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O Q=FETCH_Instr_Regs_value_a0[12][24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[23] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O Q=FETCH_Instr_Regs_value_a0[12][23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[22] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O Q=FETCH_Instr_Regs_value_a0[12][22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[31] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O Q=FETCH_Instr_Regs_value_a0[13][31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[30] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O Q=FETCH_Instr_Regs_value_a0[13][30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[21] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O Q=FETCH_Instr_Regs_value_a0[13][21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[20] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O Q=FETCH_Instr_Regs_value_a0[13][20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[19] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O Q=FETCH_Instr_Regs_value_a0[13][19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[18] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O Q=FETCH_Instr_Regs_value_a0[13][18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[17] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O Q=FETCH_Instr_Regs_value_a0[13][17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[16] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O Q=FETCH_Instr_Regs_value_a0[13][16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[15] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O Q=FETCH_Instr_Regs_value_a0[13][15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[14] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O Q=FETCH_Instr_Regs_value_a0[13][14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[13] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O Q=FETCH_Instr_Regs_value_a0[13][13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[12] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O Q=FETCH_Instr_Regs_value_a0[13][12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[29] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O Q=FETCH_Instr_Regs_value_a0[13][29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[11] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O Q=FETCH_Instr_Regs_value_a0[13][11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[10] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O Q=FETCH_Instr_Regs_value_a0[13][10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[9] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O Q=FETCH_Instr_Regs_value_a0[13][9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[8] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O Q=FETCH_Instr_Regs_value_a0[13][8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[7] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O Q=FETCH_Instr_Regs_value_a0[13][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[6] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O Q=FETCH_Instr_Regs_value_a0[13][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[5] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O Q=FETCH_Instr_Regs_value_a0[13][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[4] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O Q=FETCH_Instr_Regs_value_a0[13][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[3] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O Q=FETCH_Instr_Regs_value_a0[13][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[2] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O Q=FETCH_Instr_Regs_value_a0[13][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[28] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O Q=FETCH_Instr_Regs_value_a0[13][28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[1] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O Q=FETCH_Instr_Regs_value_a0[13][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[0] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O Q=FETCH_Instr_Regs_value_a0[13][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[27] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O Q=FETCH_Instr_Regs_value_a0[13][27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[26] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O Q=FETCH_Instr_Regs_value_a0[13][26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[25] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O Q=FETCH_Instr_Regs_value_a0[13][25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[24] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O Q=FETCH_Instr_Regs_value_a0[13][24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[23] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O Q=FETCH_Instr_Regs_value_a0[13][23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[22] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O Q=FETCH_Instr_Regs_value_a0[13][22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[31] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_1_O Q=FETCH_Instr_Regs_value_a0[14][31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[30] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_1_O Q=FETCH_Instr_Regs_value_a0[14][30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[21] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_1_O Q=FETCH_Instr_Regs_value_a0[14][21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[20] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_1_O Q=FETCH_Instr_Regs_value_a0[14][20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[19] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_1_O Q=FETCH_Instr_Regs_value_a0[14][19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[18] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_1_O Q=FETCH_Instr_Regs_value_a0[14][18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[17] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_1_O Q=FETCH_Instr_Regs_value_a0[14][17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[16] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_1_O Q=FETCH_Instr_Regs_value_a0[14][16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[15] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_1_O Q=FETCH_Instr_Regs_value_a0[14][15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[14] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_1_O Q=FETCH_Instr_Regs_value_a0[14][14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[13] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_1_O Q=FETCH_Instr_Regs_value_a0[14][13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[12] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_1_O Q=FETCH_Instr_Regs_value_a0[14][12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[29] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_1_O Q=FETCH_Instr_Regs_value_a0[14][29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[11] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_1_O Q=FETCH_Instr_Regs_value_a0[14][11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[10] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_1_O Q=FETCH_Instr_Regs_value_a0[14][10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[9] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_1_O Q=FETCH_Instr_Regs_value_a0[14][9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[8] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_1_O Q=FETCH_Instr_Regs_value_a0[14][8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[7] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_1_O Q=FETCH_Instr_Regs_value_a0[14][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[6] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_1_O Q=FETCH_Instr_Regs_value_a0[14][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[5] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_1_O Q=FETCH_Instr_Regs_value_a0[14][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[4] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_1_O Q=FETCH_Instr_Regs_value_a0[14][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[3] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_1_O Q=FETCH_Instr_Regs_value_a0[14][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[2] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_1_O Q=FETCH_Instr_Regs_value_a0[14][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[28] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_1_O Q=FETCH_Instr_Regs_value_a0[14][28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[1] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_1_O Q=FETCH_Instr_Regs_value_a0[14][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[0] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_1_O Q=FETCH_Instr_Regs_value_a0[14][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[27] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_1_O Q=FETCH_Instr_Regs_value_a0[14][27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[26] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_1_O Q=FETCH_Instr_Regs_value_a0[14][26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[25] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_1_O Q=FETCH_Instr_Regs_value_a0[14][25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[24] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_1_O Q=FETCH_Instr_Regs_value_a0[14][24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[23] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_1_O Q=FETCH_Instr_Regs_value_a0[14][23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[22] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_1_O Q=FETCH_Instr_Regs_value_a0[14][22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[31] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O Q=FETCH_Instr_Regs_value_a0[15][31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[30] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O Q=FETCH_Instr_Regs_value_a0[15][30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[21] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O Q=FETCH_Instr_Regs_value_a0[15][21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[20] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O Q=FETCH_Instr_Regs_value_a0[15][20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[19] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O Q=FETCH_Instr_Regs_value_a0[15][19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[18] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O Q=FETCH_Instr_Regs_value_a0[15][18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[17] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O Q=FETCH_Instr_Regs_value_a0[15][17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[16] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O Q=FETCH_Instr_Regs_value_a0[15][16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[15] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O Q=FETCH_Instr_Regs_value_a0[15][15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[14] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O Q=FETCH_Instr_Regs_value_a0[15][14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[13] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O Q=FETCH_Instr_Regs_value_a0[15][13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[12] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O Q=FETCH_Instr_Regs_value_a0[15][12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[29] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O Q=FETCH_Instr_Regs_value_a0[15][29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[11] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O Q=FETCH_Instr_Regs_value_a0[15][11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[10] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O Q=FETCH_Instr_Regs_value_a0[15][10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[9] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O Q=FETCH_Instr_Regs_value_a0[15][9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[8] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O Q=FETCH_Instr_Regs_value_a0[15][8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[7] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O Q=FETCH_Instr_Regs_value_a0[15][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[6] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O Q=FETCH_Instr_Regs_value_a0[15][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[5] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O Q=FETCH_Instr_Regs_value_a0[15][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[4] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O Q=FETCH_Instr_Regs_value_a0[15][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[3] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O Q=FETCH_Instr_Regs_value_a0[15][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[2] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O Q=FETCH_Instr_Regs_value_a0[15][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[28] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O Q=FETCH_Instr_Regs_value_a0[15][28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[1] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O Q=FETCH_Instr_Regs_value_a0[15][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[0] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O Q=FETCH_Instr_Regs_value_a0[15][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[27] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O Q=FETCH_Instr_Regs_value_a0[15][27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[26] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O Q=FETCH_Instr_Regs_value_a0[15][26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[25] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O Q=FETCH_Instr_Regs_value_a0[15][25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[24] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O Q=FETCH_Instr_Regs_value_a0[15][24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[23] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O Q=FETCH_Instr_Regs_value_a0[15][23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[22] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O Q=FETCH_Instr_Regs_value_a0[15][22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[31] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_1_O Q=FETCH_Instr_Regs_value_a0[16][31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[30] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_1_O Q=FETCH_Instr_Regs_value_a0[16][30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[21] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_1_O Q=FETCH_Instr_Regs_value_a0[16][21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[20] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_1_O Q=FETCH_Instr_Regs_value_a0[16][20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[19] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_1_O Q=FETCH_Instr_Regs_value_a0[16][19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[18] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_1_O Q=FETCH_Instr_Regs_value_a0[16][18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[17] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_1_O Q=FETCH_Instr_Regs_value_a0[16][17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[16] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_1_O Q=FETCH_Instr_Regs_value_a0[16][16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[15] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_1_O Q=FETCH_Instr_Regs_value_a0[16][15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[14] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_1_O Q=FETCH_Instr_Regs_value_a0[16][14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[13] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_1_O Q=FETCH_Instr_Regs_value_a0[16][13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[12] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_1_O Q=FETCH_Instr_Regs_value_a0[16][12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[29] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_1_O Q=FETCH_Instr_Regs_value_a0[16][29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[11] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_1_O Q=FETCH_Instr_Regs_value_a0[16][11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[10] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_1_O Q=FETCH_Instr_Regs_value_a0[16][10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[9] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_1_O Q=FETCH_Instr_Regs_value_a0[16][9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[8] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_1_O Q=FETCH_Instr_Regs_value_a0[16][8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[7] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_1_O Q=FETCH_Instr_Regs_value_a0[16][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[6] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_1_O Q=FETCH_Instr_Regs_value_a0[16][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[5] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_1_O Q=FETCH_Instr_Regs_value_a0[16][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[4] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_1_O Q=FETCH_Instr_Regs_value_a0[16][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[3] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_1_O Q=FETCH_Instr_Regs_value_a0[16][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[2] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_1_O Q=FETCH_Instr_Regs_value_a0[16][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[28] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_1_O Q=FETCH_Instr_Regs_value_a0[16][28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[1] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_1_O Q=FETCH_Instr_Regs_value_a0[16][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[0] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_1_O Q=FETCH_Instr_Regs_value_a0[16][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[27] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_1_O Q=FETCH_Instr_Regs_value_a0[16][27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[26] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_1_O Q=FETCH_Instr_Regs_value_a0[16][26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[25] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_1_O Q=FETCH_Instr_Regs_value_a0[16][25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[24] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_1_O Q=FETCH_Instr_Regs_value_a0[16][24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[23] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_1_O Q=FETCH_Instr_Regs_value_a0[16][23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[22] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_1_O Q=FETCH_Instr_Regs_value_a0[16][22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[31] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O Q=FETCH_Instr_Regs_value_a0[17][31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[30] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O Q=FETCH_Instr_Regs_value_a0[17][30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[21] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O Q=FETCH_Instr_Regs_value_a0[17][21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[20] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O Q=FETCH_Instr_Regs_value_a0[17][20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[19] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O Q=FETCH_Instr_Regs_value_a0[17][19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[18] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O Q=FETCH_Instr_Regs_value_a0[17][18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[17] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O Q=FETCH_Instr_Regs_value_a0[17][17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[16] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O Q=FETCH_Instr_Regs_value_a0[17][16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[15] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O Q=FETCH_Instr_Regs_value_a0[17][15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[14] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O Q=FETCH_Instr_Regs_value_a0[17][14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[13] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O Q=FETCH_Instr_Regs_value_a0[17][13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[12] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O Q=FETCH_Instr_Regs_value_a0[17][12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[29] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O Q=FETCH_Instr_Regs_value_a0[17][29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[11] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O Q=FETCH_Instr_Regs_value_a0[17][11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[10] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O Q=FETCH_Instr_Regs_value_a0[17][10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[9] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O Q=FETCH_Instr_Regs_value_a0[17][9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[8] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O Q=FETCH_Instr_Regs_value_a0[17][8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[7] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O Q=FETCH_Instr_Regs_value_a0[17][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[6] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O Q=FETCH_Instr_Regs_value_a0[17][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[5] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O Q=FETCH_Instr_Regs_value_a0[17][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[4] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O Q=FETCH_Instr_Regs_value_a0[17][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[3] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O Q=FETCH_Instr_Regs_value_a0[17][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[2] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O Q=FETCH_Instr_Regs_value_a0[17][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[28] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O Q=FETCH_Instr_Regs_value_a0[17][28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[1] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O Q=FETCH_Instr_Regs_value_a0[17][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[0] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O Q=FETCH_Instr_Regs_value_a0[17][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[27] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O Q=FETCH_Instr_Regs_value_a0[17][27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[26] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O Q=FETCH_Instr_Regs_value_a0[17][26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[25] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O Q=FETCH_Instr_Regs_value_a0[17][25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[24] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O Q=FETCH_Instr_Regs_value_a0[17][24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[23] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O Q=FETCH_Instr_Regs_value_a0[17][23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[22] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O Q=FETCH_Instr_Regs_value_a0[17][22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[31] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O Q=FETCH_Instr_Regs_value_a0[18][31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[30] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O Q=FETCH_Instr_Regs_value_a0[18][30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[21] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O Q=FETCH_Instr_Regs_value_a0[18][21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[20] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O Q=FETCH_Instr_Regs_value_a0[18][20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[19] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O Q=FETCH_Instr_Regs_value_a0[18][19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[18] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O Q=FETCH_Instr_Regs_value_a0[18][18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[17] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O Q=FETCH_Instr_Regs_value_a0[18][17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[16] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O Q=FETCH_Instr_Regs_value_a0[18][16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[15] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O Q=FETCH_Instr_Regs_value_a0[18][15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[14] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O Q=FETCH_Instr_Regs_value_a0[18][14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[13] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O Q=FETCH_Instr_Regs_value_a0[18][13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[12] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O Q=FETCH_Instr_Regs_value_a0[18][12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[29] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O Q=FETCH_Instr_Regs_value_a0[18][29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[11] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O Q=FETCH_Instr_Regs_value_a0[18][11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[10] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O Q=FETCH_Instr_Regs_value_a0[18][10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[9] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O Q=FETCH_Instr_Regs_value_a0[18][9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[8] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O Q=FETCH_Instr_Regs_value_a0[18][8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[7] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O Q=FETCH_Instr_Regs_value_a0[18][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[6] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O Q=FETCH_Instr_Regs_value_a0[18][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[5] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O Q=FETCH_Instr_Regs_value_a0[18][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[4] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O Q=FETCH_Instr_Regs_value_a0[18][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[3] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O Q=FETCH_Instr_Regs_value_a0[18][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[2] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O Q=FETCH_Instr_Regs_value_a0[18][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[28] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O Q=FETCH_Instr_Regs_value_a0[18][28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[1] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O Q=FETCH_Instr_Regs_value_a0[18][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[0] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O Q=FETCH_Instr_Regs_value_a0[18][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[27] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O Q=FETCH_Instr_Regs_value_a0[18][27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[26] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O Q=FETCH_Instr_Regs_value_a0[18][26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[25] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O Q=FETCH_Instr_Regs_value_a0[18][25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[24] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O Q=FETCH_Instr_Regs_value_a0[18][24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[23] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O Q=FETCH_Instr_Regs_value_a0[18][23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[22] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O Q=FETCH_Instr_Regs_value_a0[18][22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[31] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O Q=FETCH_Instr_Regs_value_a0[19][31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[30] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O Q=FETCH_Instr_Regs_value_a0[19][30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[21] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O Q=FETCH_Instr_Regs_value_a0[19][21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[20] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O Q=FETCH_Instr_Regs_value_a0[19][20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[19] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O Q=FETCH_Instr_Regs_value_a0[19][19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[18] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O Q=FETCH_Instr_Regs_value_a0[19][18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[17] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O Q=FETCH_Instr_Regs_value_a0[19][17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[16] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O Q=FETCH_Instr_Regs_value_a0[19][16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[15] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O Q=FETCH_Instr_Regs_value_a0[19][15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[14] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O Q=FETCH_Instr_Regs_value_a0[19][14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[13] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O Q=FETCH_Instr_Regs_value_a0[19][13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[12] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O Q=FETCH_Instr_Regs_value_a0[19][12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[29] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O Q=FETCH_Instr_Regs_value_a0[19][29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[11] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O Q=FETCH_Instr_Regs_value_a0[19][11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[10] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O Q=FETCH_Instr_Regs_value_a0[19][10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[9] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O Q=FETCH_Instr_Regs_value_a0[19][9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[8] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O Q=FETCH_Instr_Regs_value_a0[19][8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[7] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O Q=FETCH_Instr_Regs_value_a0[19][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[6] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O Q=FETCH_Instr_Regs_value_a0[19][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[5] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O Q=FETCH_Instr_Regs_value_a0[19][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[4] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O Q=FETCH_Instr_Regs_value_a0[19][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[3] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O Q=FETCH_Instr_Regs_value_a0[19][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[2] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O Q=FETCH_Instr_Regs_value_a0[19][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[28] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O Q=FETCH_Instr_Regs_value_a0[19][28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[1] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O Q=FETCH_Instr_Regs_value_a0[19][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[0] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O Q=FETCH_Instr_Regs_value_a0[19][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[27] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O Q=FETCH_Instr_Regs_value_a0[19][27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[26] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O Q=FETCH_Instr_Regs_value_a0[19][26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[25] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O Q=FETCH_Instr_Regs_value_a0[19][25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[24] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O Q=FETCH_Instr_Regs_value_a0[19][24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[23] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O Q=FETCH_Instr_Regs_value_a0[19][23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[22] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O Q=FETCH_Instr_Regs_value_a0[19][22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[31] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_I3_O Q=FETCH_Instr_Regs_value_a0[1][31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[30] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_I3_O Q=FETCH_Instr_Regs_value_a0[1][30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[21] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_I3_O Q=FETCH_Instr_Regs_value_a0[1][21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[20] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_I3_O Q=FETCH_Instr_Regs_value_a0[1][20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[19] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_I3_O Q=FETCH_Instr_Regs_value_a0[1][19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[18] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_I3_O Q=FETCH_Instr_Regs_value_a0[1][18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[17] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_I3_O Q=FETCH_Instr_Regs_value_a0[1][17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[16] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_I3_O Q=FETCH_Instr_Regs_value_a0[1][16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[15] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_I3_O Q=FETCH_Instr_Regs_value_a0[1][15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[14] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_I3_O Q=FETCH_Instr_Regs_value_a0[1][14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[13] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_I3_O Q=FETCH_Instr_Regs_value_a0[1][13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[12] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_I3_O Q=FETCH_Instr_Regs_value_a0[1][12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[29] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_I3_O Q=FETCH_Instr_Regs_value_a0[1][29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[11] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_I3_O Q=FETCH_Instr_Regs_value_a0[1][11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[10] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_I3_O Q=FETCH_Instr_Regs_value_a0[1][10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[9] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_I3_O Q=FETCH_Instr_Regs_value_a0[1][9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[8] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_I3_O Q=FETCH_Instr_Regs_value_a0[1][8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[7] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_I3_O Q=FETCH_Instr_Regs_value_a0[1][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[6] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_I3_O Q=FETCH_Instr_Regs_value_a0[1][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[5] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_I3_O Q=FETCH_Instr_Regs_value_a0[1][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[4] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_I3_O Q=FETCH_Instr_Regs_value_a0[1][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[3] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_I3_O Q=FETCH_Instr_Regs_value_a0[1][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[2] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_I3_O Q=FETCH_Instr_Regs_value_a0[1][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[28] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_I3_O Q=FETCH_Instr_Regs_value_a0[1][28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[1] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_I3_O Q=FETCH_Instr_Regs_value_a0[1][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[0] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_I3_O Q=FETCH_Instr_Regs_value_a0[1][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[27] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_I3_O Q=FETCH_Instr_Regs_value_a0[1][27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[26] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_I3_O Q=FETCH_Instr_Regs_value_a0[1][26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[25] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_I3_O Q=FETCH_Instr_Regs_value_a0[1][25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[24] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_I3_O Q=FETCH_Instr_Regs_value_a0[1][24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[23] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_I3_O Q=FETCH_Instr_Regs_value_a0[1][23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[22] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_I3_O Q=FETCH_Instr_Regs_value_a0[1][22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[31] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I1_O Q=FETCH_Instr_Regs_value_a0[20][31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[30] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I1_O Q=FETCH_Instr_Regs_value_a0[20][30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[21] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I1_O Q=FETCH_Instr_Regs_value_a0[20][21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[20] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I1_O Q=FETCH_Instr_Regs_value_a0[20][20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[19] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I1_O Q=FETCH_Instr_Regs_value_a0[20][19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[18] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I1_O Q=FETCH_Instr_Regs_value_a0[20][18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[17] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I1_O Q=FETCH_Instr_Regs_value_a0[20][17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[16] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I1_O Q=FETCH_Instr_Regs_value_a0[20][16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[15] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I1_O Q=FETCH_Instr_Regs_value_a0[20][15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[14] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I1_O Q=FETCH_Instr_Regs_value_a0[20][14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[13] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I1_O Q=FETCH_Instr_Regs_value_a0[20][13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[12] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I1_O Q=FETCH_Instr_Regs_value_a0[20][12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[29] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I1_O Q=FETCH_Instr_Regs_value_a0[20][29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[11] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I1_O Q=FETCH_Instr_Regs_value_a0[20][11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[10] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I1_O Q=FETCH_Instr_Regs_value_a0[20][10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[9] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I1_O Q=FETCH_Instr_Regs_value_a0[20][9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[8] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I1_O Q=FETCH_Instr_Regs_value_a0[20][8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[7] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I1_O Q=FETCH_Instr_Regs_value_a0[20][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[6] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I1_O Q=FETCH_Instr_Regs_value_a0[20][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[5] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I1_O Q=FETCH_Instr_Regs_value_a0[20][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[4] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I1_O Q=FETCH_Instr_Regs_value_a0[20][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[3] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I1_O Q=FETCH_Instr_Regs_value_a0[20][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[2] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I1_O Q=FETCH_Instr_Regs_value_a0[20][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[28] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I1_O Q=FETCH_Instr_Regs_value_a0[20][28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[1] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I1_O Q=FETCH_Instr_Regs_value_a0[20][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[0] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I1_O Q=FETCH_Instr_Regs_value_a0[20][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[27] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I1_O Q=FETCH_Instr_Regs_value_a0[20][27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[26] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I1_O Q=FETCH_Instr_Regs_value_a0[20][26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[25] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I1_O Q=FETCH_Instr_Regs_value_a0[20][25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[24] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I1_O Q=FETCH_Instr_Regs_value_a0[20][24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[23] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I1_O Q=FETCH_Instr_Regs_value_a0[20][23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[22] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I1_O Q=FETCH_Instr_Regs_value_a0[20][22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[31] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_I1_O Q=FETCH_Instr_Regs_value_a0[21][31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[30] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_I1_O Q=FETCH_Instr_Regs_value_a0[21][30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[21] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_I1_O Q=FETCH_Instr_Regs_value_a0[21][21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[20] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_I1_O Q=FETCH_Instr_Regs_value_a0[21][20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[19] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_I1_O Q=FETCH_Instr_Regs_value_a0[21][19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[18] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_I1_O Q=FETCH_Instr_Regs_value_a0[21][18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[17] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_I1_O Q=FETCH_Instr_Regs_value_a0[21][17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[16] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_I1_O Q=FETCH_Instr_Regs_value_a0[21][16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[15] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_I1_O Q=FETCH_Instr_Regs_value_a0[21][15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[14] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_I1_O Q=FETCH_Instr_Regs_value_a0[21][14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[13] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_I1_O Q=FETCH_Instr_Regs_value_a0[21][13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[12] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_I1_O Q=FETCH_Instr_Regs_value_a0[21][12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[29] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_I1_O Q=FETCH_Instr_Regs_value_a0[21][29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[11] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_I1_O Q=FETCH_Instr_Regs_value_a0[21][11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[10] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_I1_O Q=FETCH_Instr_Regs_value_a0[21][10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[9] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_I1_O Q=FETCH_Instr_Regs_value_a0[21][9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[8] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_I1_O Q=FETCH_Instr_Regs_value_a0[21][8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[7] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_I1_O Q=FETCH_Instr_Regs_value_a0[21][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[6] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_I1_O Q=FETCH_Instr_Regs_value_a0[21][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[5] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_I1_O Q=FETCH_Instr_Regs_value_a0[21][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[4] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_I1_O Q=FETCH_Instr_Regs_value_a0[21][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[3] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_I1_O Q=FETCH_Instr_Regs_value_a0[21][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[2] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_I1_O Q=FETCH_Instr_Regs_value_a0[21][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[28] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_I1_O Q=FETCH_Instr_Regs_value_a0[21][28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[1] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_I1_O Q=FETCH_Instr_Regs_value_a0[21][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[0] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_I1_O Q=FETCH_Instr_Regs_value_a0[21][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[27] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_I1_O Q=FETCH_Instr_Regs_value_a0[21][27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[26] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_I1_O Q=FETCH_Instr_Regs_value_a0[21][26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[25] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_I1_O Q=FETCH_Instr_Regs_value_a0[21][25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[24] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_I1_O Q=FETCH_Instr_Regs_value_a0[21][24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[23] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_I1_O Q=FETCH_Instr_Regs_value_a0[21][23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[22] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_I1_O Q=FETCH_Instr_Regs_value_a0[21][22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[31] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I1_O Q=FETCH_Instr_Regs_value_a0[22][31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[30] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I1_O Q=FETCH_Instr_Regs_value_a0[22][30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[21] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I1_O Q=FETCH_Instr_Regs_value_a0[22][21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[20] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I1_O Q=FETCH_Instr_Regs_value_a0[22][20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[19] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I1_O Q=FETCH_Instr_Regs_value_a0[22][19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[18] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I1_O Q=FETCH_Instr_Regs_value_a0[22][18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[17] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I1_O Q=FETCH_Instr_Regs_value_a0[22][17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[16] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I1_O Q=FETCH_Instr_Regs_value_a0[22][16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[15] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I1_O Q=FETCH_Instr_Regs_value_a0[22][15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[14] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I1_O Q=FETCH_Instr_Regs_value_a0[22][14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[13] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I1_O Q=FETCH_Instr_Regs_value_a0[22][13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[12] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I1_O Q=FETCH_Instr_Regs_value_a0[22][12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[29] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I1_O Q=FETCH_Instr_Regs_value_a0[22][29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[11] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I1_O Q=FETCH_Instr_Regs_value_a0[22][11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[10] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I1_O Q=FETCH_Instr_Regs_value_a0[22][10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[9] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I1_O Q=FETCH_Instr_Regs_value_a0[22][9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[8] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I1_O Q=FETCH_Instr_Regs_value_a0[22][8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[7] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I1_O Q=FETCH_Instr_Regs_value_a0[22][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[6] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I1_O Q=FETCH_Instr_Regs_value_a0[22][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[5] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I1_O Q=FETCH_Instr_Regs_value_a0[22][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[4] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I1_O Q=FETCH_Instr_Regs_value_a0[22][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[3] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I1_O Q=FETCH_Instr_Regs_value_a0[22][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[2] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I1_O Q=FETCH_Instr_Regs_value_a0[22][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[28] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I1_O Q=FETCH_Instr_Regs_value_a0[22][28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[1] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I1_O Q=FETCH_Instr_Regs_value_a0[22][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[0] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I1_O Q=FETCH_Instr_Regs_value_a0[22][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[27] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I1_O Q=FETCH_Instr_Regs_value_a0[22][27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[26] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I1_O Q=FETCH_Instr_Regs_value_a0[22][26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[25] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I1_O Q=FETCH_Instr_Regs_value_a0[22][25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[24] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I1_O Q=FETCH_Instr_Regs_value_a0[22][24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[23] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I1_O Q=FETCH_Instr_Regs_value_a0[22][23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[22] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I1_O Q=FETCH_Instr_Regs_value_a0[22][22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[31] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O Q=FETCH_Instr_Regs_value_a0[23][31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[30] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O Q=FETCH_Instr_Regs_value_a0[23][30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[21] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O Q=FETCH_Instr_Regs_value_a0[23][21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[20] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O Q=FETCH_Instr_Regs_value_a0[23][20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[19] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O Q=FETCH_Instr_Regs_value_a0[23][19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[18] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O Q=FETCH_Instr_Regs_value_a0[23][18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[17] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O Q=FETCH_Instr_Regs_value_a0[23][17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[16] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O Q=FETCH_Instr_Regs_value_a0[23][16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[15] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O Q=FETCH_Instr_Regs_value_a0[23][15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[14] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O Q=FETCH_Instr_Regs_value_a0[23][14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[13] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O Q=FETCH_Instr_Regs_value_a0[23][13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[12] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O Q=FETCH_Instr_Regs_value_a0[23][12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[29] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O Q=FETCH_Instr_Regs_value_a0[23][29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[11] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O Q=FETCH_Instr_Regs_value_a0[23][11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[10] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O Q=FETCH_Instr_Regs_value_a0[23][10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[9] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O Q=FETCH_Instr_Regs_value_a0[23][9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[8] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O Q=FETCH_Instr_Regs_value_a0[23][8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[7] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O Q=FETCH_Instr_Regs_value_a0[23][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[6] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O Q=FETCH_Instr_Regs_value_a0[23][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[5] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O Q=FETCH_Instr_Regs_value_a0[23][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[4] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O Q=FETCH_Instr_Regs_value_a0[23][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[3] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O Q=FETCH_Instr_Regs_value_a0[23][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[2] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O Q=FETCH_Instr_Regs_value_a0[23][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[28] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O Q=FETCH_Instr_Regs_value_a0[23][28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[1] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O Q=FETCH_Instr_Regs_value_a0[23][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[0] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O Q=FETCH_Instr_Regs_value_a0[23][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[27] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O Q=FETCH_Instr_Regs_value_a0[23][27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[26] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O Q=FETCH_Instr_Regs_value_a0[23][26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[25] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O Q=FETCH_Instr_Regs_value_a0[23][25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[24] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O Q=FETCH_Instr_Regs_value_a0[23][24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[23] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O Q=FETCH_Instr_Regs_value_a0[23][23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[22] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O Q=FETCH_Instr_Regs_value_a0[23][22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[31] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I3_O Q=FETCH_Instr_Regs_value_a0[24][31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[30] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I3_O Q=FETCH_Instr_Regs_value_a0[24][30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[21] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I3_O Q=FETCH_Instr_Regs_value_a0[24][21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[20] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I3_O Q=FETCH_Instr_Regs_value_a0[24][20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[19] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I3_O Q=FETCH_Instr_Regs_value_a0[24][19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[18] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I3_O Q=FETCH_Instr_Regs_value_a0[24][18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[17] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I3_O Q=FETCH_Instr_Regs_value_a0[24][17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[16] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I3_O Q=FETCH_Instr_Regs_value_a0[24][16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[15] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I3_O Q=FETCH_Instr_Regs_value_a0[24][15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[14] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I3_O Q=FETCH_Instr_Regs_value_a0[24][14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[13] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I3_O Q=FETCH_Instr_Regs_value_a0[24][13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[12] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I3_O Q=FETCH_Instr_Regs_value_a0[24][12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[29] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I3_O Q=FETCH_Instr_Regs_value_a0[24][29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[11] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I3_O Q=FETCH_Instr_Regs_value_a0[24][11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[10] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I3_O Q=FETCH_Instr_Regs_value_a0[24][10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[9] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I3_O Q=FETCH_Instr_Regs_value_a0[24][9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[8] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I3_O Q=FETCH_Instr_Regs_value_a0[24][8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[7] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I3_O Q=FETCH_Instr_Regs_value_a0[24][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[6] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I3_O Q=FETCH_Instr_Regs_value_a0[24][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[5] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I3_O Q=FETCH_Instr_Regs_value_a0[24][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[4] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I3_O Q=FETCH_Instr_Regs_value_a0[24][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[3] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I3_O Q=FETCH_Instr_Regs_value_a0[24][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[2] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I3_O Q=FETCH_Instr_Regs_value_a0[24][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[28] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I3_O Q=FETCH_Instr_Regs_value_a0[24][28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[1] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I3_O Q=FETCH_Instr_Regs_value_a0[24][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[0] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I3_O Q=FETCH_Instr_Regs_value_a0[24][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[27] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I3_O Q=FETCH_Instr_Regs_value_a0[24][27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[26] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I3_O Q=FETCH_Instr_Regs_value_a0[24][26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[25] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I3_O Q=FETCH_Instr_Regs_value_a0[24][25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[24] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I3_O Q=FETCH_Instr_Regs_value_a0[24][24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[23] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I3_O Q=FETCH_Instr_Regs_value_a0[24][23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[22] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I3_O Q=FETCH_Instr_Regs_value_a0[24][22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[31] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I3_1_O Q=FETCH_Instr_Regs_value_a0[25][31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[30] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I3_1_O Q=FETCH_Instr_Regs_value_a0[25][30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[21] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I3_1_O Q=FETCH_Instr_Regs_value_a0[25][21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[20] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I3_1_O Q=FETCH_Instr_Regs_value_a0[25][20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[19] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I3_1_O Q=FETCH_Instr_Regs_value_a0[25][19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[18] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I3_1_O Q=FETCH_Instr_Regs_value_a0[25][18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[17] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I3_1_O Q=FETCH_Instr_Regs_value_a0[25][17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[16] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I3_1_O Q=FETCH_Instr_Regs_value_a0[25][16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[15] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I3_1_O Q=FETCH_Instr_Regs_value_a0[25][15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[14] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I3_1_O Q=FETCH_Instr_Regs_value_a0[25][14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[13] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I3_1_O Q=FETCH_Instr_Regs_value_a0[25][13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[12] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I3_1_O Q=FETCH_Instr_Regs_value_a0[25][12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[29] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I3_1_O Q=FETCH_Instr_Regs_value_a0[25][29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[11] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I3_1_O Q=FETCH_Instr_Regs_value_a0[25][11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[10] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I3_1_O Q=FETCH_Instr_Regs_value_a0[25][10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[9] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I3_1_O Q=FETCH_Instr_Regs_value_a0[25][9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[8] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I3_1_O Q=FETCH_Instr_Regs_value_a0[25][8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[7] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I3_1_O Q=FETCH_Instr_Regs_value_a0[25][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[6] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I3_1_O Q=FETCH_Instr_Regs_value_a0[25][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[5] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I3_1_O Q=FETCH_Instr_Regs_value_a0[25][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[4] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I3_1_O Q=FETCH_Instr_Regs_value_a0[25][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[3] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I3_1_O Q=FETCH_Instr_Regs_value_a0[25][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[2] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I3_1_O Q=FETCH_Instr_Regs_value_a0[25][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[28] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I3_1_O Q=FETCH_Instr_Regs_value_a0[25][28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[1] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I3_1_O Q=FETCH_Instr_Regs_value_a0[25][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[0] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I3_1_O Q=FETCH_Instr_Regs_value_a0[25][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[27] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I3_1_O Q=FETCH_Instr_Regs_value_a0[25][27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[26] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I3_1_O Q=FETCH_Instr_Regs_value_a0[25][26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[25] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I3_1_O Q=FETCH_Instr_Regs_value_a0[25][25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[24] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I3_1_O Q=FETCH_Instr_Regs_value_a0[25][24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[23] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I3_1_O Q=FETCH_Instr_Regs_value_a0[25][23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[22] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I3_1_O Q=FETCH_Instr_Regs_value_a0[25][22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[31] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I1_O Q=FETCH_Instr_Regs_value_a0[26][31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[30] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I1_O Q=FETCH_Instr_Regs_value_a0[26][30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[21] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I1_O Q=FETCH_Instr_Regs_value_a0[26][21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[20] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I1_O Q=FETCH_Instr_Regs_value_a0[26][20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[19] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I1_O Q=FETCH_Instr_Regs_value_a0[26][19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[18] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I1_O Q=FETCH_Instr_Regs_value_a0[26][18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[17] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I1_O Q=FETCH_Instr_Regs_value_a0[26][17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[16] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I1_O Q=FETCH_Instr_Regs_value_a0[26][16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[15] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I1_O Q=FETCH_Instr_Regs_value_a0[26][15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[14] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I1_O Q=FETCH_Instr_Regs_value_a0[26][14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[13] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I1_O Q=FETCH_Instr_Regs_value_a0[26][13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[12] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I1_O Q=FETCH_Instr_Regs_value_a0[26][12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[29] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I1_O Q=FETCH_Instr_Regs_value_a0[26][29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[11] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I1_O Q=FETCH_Instr_Regs_value_a0[26][11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[10] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I1_O Q=FETCH_Instr_Regs_value_a0[26][10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[9] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I1_O Q=FETCH_Instr_Regs_value_a0[26][9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[8] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I1_O Q=FETCH_Instr_Regs_value_a0[26][8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[7] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I1_O Q=FETCH_Instr_Regs_value_a0[26][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[6] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I1_O Q=FETCH_Instr_Regs_value_a0[26][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[5] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I1_O Q=FETCH_Instr_Regs_value_a0[26][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[4] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I1_O Q=FETCH_Instr_Regs_value_a0[26][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[3] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I1_O Q=FETCH_Instr_Regs_value_a0[26][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[2] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I1_O Q=FETCH_Instr_Regs_value_a0[26][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[28] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I1_O Q=FETCH_Instr_Regs_value_a0[26][28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[1] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I1_O Q=FETCH_Instr_Regs_value_a0[26][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[0] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I1_O Q=FETCH_Instr_Regs_value_a0[26][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[27] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I1_O Q=FETCH_Instr_Regs_value_a0[26][27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[26] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I1_O Q=FETCH_Instr_Regs_value_a0[26][26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[25] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I1_O Q=FETCH_Instr_Regs_value_a0[26][25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[24] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I1_O Q=FETCH_Instr_Regs_value_a0[26][24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[23] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I1_O Q=FETCH_Instr_Regs_value_a0[26][23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[22] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I1_O Q=FETCH_Instr_Regs_value_a0[26][22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[31] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I2_O Q=FETCH_Instr_Regs_value_a0[27][31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[30] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I2_O Q=FETCH_Instr_Regs_value_a0[27][30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[21] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I2_O Q=FETCH_Instr_Regs_value_a0[27][21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[20] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I2_O Q=FETCH_Instr_Regs_value_a0[27][20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[19] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I2_O Q=FETCH_Instr_Regs_value_a0[27][19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[18] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I2_O Q=FETCH_Instr_Regs_value_a0[27][18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[17] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I2_O Q=FETCH_Instr_Regs_value_a0[27][17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[16] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I2_O Q=FETCH_Instr_Regs_value_a0[27][16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[15] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I2_O Q=FETCH_Instr_Regs_value_a0[27][15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[14] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I2_O Q=FETCH_Instr_Regs_value_a0[27][14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[13] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I2_O Q=FETCH_Instr_Regs_value_a0[27][13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[12] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I2_O Q=FETCH_Instr_Regs_value_a0[27][12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[29] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I2_O Q=FETCH_Instr_Regs_value_a0[27][29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[11] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I2_O Q=FETCH_Instr_Regs_value_a0[27][11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[10] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I2_O Q=FETCH_Instr_Regs_value_a0[27][10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[9] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I2_O Q=FETCH_Instr_Regs_value_a0[27][9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[8] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I2_O Q=FETCH_Instr_Regs_value_a0[27][8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[7] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I2_O Q=FETCH_Instr_Regs_value_a0[27][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[6] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I2_O Q=FETCH_Instr_Regs_value_a0[27][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[5] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I2_O Q=FETCH_Instr_Regs_value_a0[27][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[4] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I2_O Q=FETCH_Instr_Regs_value_a0[27][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[3] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I2_O Q=FETCH_Instr_Regs_value_a0[27][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[2] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I2_O Q=FETCH_Instr_Regs_value_a0[27][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[28] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I2_O Q=FETCH_Instr_Regs_value_a0[27][28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[1] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I2_O Q=FETCH_Instr_Regs_value_a0[27][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[0] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I2_O Q=FETCH_Instr_Regs_value_a0[27][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[27] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I2_O Q=FETCH_Instr_Regs_value_a0[27][27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[26] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I2_O Q=FETCH_Instr_Regs_value_a0[27][26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[25] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I2_O Q=FETCH_Instr_Regs_value_a0[27][25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[24] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I2_O Q=FETCH_Instr_Regs_value_a0[27][24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[23] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I2_O Q=FETCH_Instr_Regs_value_a0[27][23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[22] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I2_O Q=FETCH_Instr_Regs_value_a0[27][22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[31] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I0_O Q=FETCH_Instr_Regs_value_a0[28][31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[30] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I0_O Q=FETCH_Instr_Regs_value_a0[28][30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[21] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I0_O Q=FETCH_Instr_Regs_value_a0[28][21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[20] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I0_O Q=FETCH_Instr_Regs_value_a0[28][20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[19] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I0_O Q=FETCH_Instr_Regs_value_a0[28][19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[18] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I0_O Q=FETCH_Instr_Regs_value_a0[28][18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[17] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I0_O Q=FETCH_Instr_Regs_value_a0[28][17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[16] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I0_O Q=FETCH_Instr_Regs_value_a0[28][16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[15] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I0_O Q=FETCH_Instr_Regs_value_a0[28][15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[14] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I0_O Q=FETCH_Instr_Regs_value_a0[28][14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[13] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I0_O Q=FETCH_Instr_Regs_value_a0[28][13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[12] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I0_O Q=FETCH_Instr_Regs_value_a0[28][12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[29] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I0_O Q=FETCH_Instr_Regs_value_a0[28][29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[11] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I0_O Q=FETCH_Instr_Regs_value_a0[28][11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[10] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I0_O Q=FETCH_Instr_Regs_value_a0[28][10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[9] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I0_O Q=FETCH_Instr_Regs_value_a0[28][9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[8] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I0_O Q=FETCH_Instr_Regs_value_a0[28][8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[7] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I0_O Q=FETCH_Instr_Regs_value_a0[28][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[6] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I0_O Q=FETCH_Instr_Regs_value_a0[28][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[5] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I0_O Q=FETCH_Instr_Regs_value_a0[28][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[4] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I0_O Q=FETCH_Instr_Regs_value_a0[28][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[3] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I0_O Q=FETCH_Instr_Regs_value_a0[28][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[2] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I0_O Q=FETCH_Instr_Regs_value_a0[28][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[28] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I0_O Q=FETCH_Instr_Regs_value_a0[28][28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[1] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I0_O Q=FETCH_Instr_Regs_value_a0[28][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[0] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I0_O Q=FETCH_Instr_Regs_value_a0[28][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[27] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I0_O Q=FETCH_Instr_Regs_value_a0[28][27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[26] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I0_O Q=FETCH_Instr_Regs_value_a0[28][26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[25] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I0_O Q=FETCH_Instr_Regs_value_a0[28][25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[24] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I0_O Q=FETCH_Instr_Regs_value_a0[28][24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[23] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I0_O Q=FETCH_Instr_Regs_value_a0[28][23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[22] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I0_O Q=FETCH_Instr_Regs_value_a0[28][22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[31] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_I0_O Q=FETCH_Instr_Regs_value_a0[29][31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[30] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_I0_O Q=FETCH_Instr_Regs_value_a0[29][30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[21] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_I0_O Q=FETCH_Instr_Regs_value_a0[29][21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[20] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_I0_O Q=FETCH_Instr_Regs_value_a0[29][20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[19] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_I0_O Q=FETCH_Instr_Regs_value_a0[29][19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[18] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_I0_O Q=FETCH_Instr_Regs_value_a0[29][18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[17] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_I0_O Q=FETCH_Instr_Regs_value_a0[29][17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[16] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_I0_O Q=FETCH_Instr_Regs_value_a0[29][16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[15] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_I0_O Q=FETCH_Instr_Regs_value_a0[29][15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[14] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_I0_O Q=FETCH_Instr_Regs_value_a0[29][14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[13] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_I0_O Q=FETCH_Instr_Regs_value_a0[29][13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[12] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_I0_O Q=FETCH_Instr_Regs_value_a0[29][12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[29] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_I0_O Q=FETCH_Instr_Regs_value_a0[29][29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[11] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_I0_O Q=FETCH_Instr_Regs_value_a0[29][11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[10] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_I0_O Q=FETCH_Instr_Regs_value_a0[29][10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[9] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_I0_O Q=FETCH_Instr_Regs_value_a0[29][9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[8] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_I0_O Q=FETCH_Instr_Regs_value_a0[29][8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[7] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_I0_O Q=FETCH_Instr_Regs_value_a0[29][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[6] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_I0_O Q=FETCH_Instr_Regs_value_a0[29][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[5] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_I0_O Q=FETCH_Instr_Regs_value_a0[29][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[4] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_I0_O Q=FETCH_Instr_Regs_value_a0[29][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[3] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_I0_O Q=FETCH_Instr_Regs_value_a0[29][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[2] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_I0_O Q=FETCH_Instr_Regs_value_a0[29][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[28] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_I0_O Q=FETCH_Instr_Regs_value_a0[29][28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[1] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_I0_O Q=FETCH_Instr_Regs_value_a0[29][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[0] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_I0_O Q=FETCH_Instr_Regs_value_a0[29][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[27] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_I0_O Q=FETCH_Instr_Regs_value_a0[29][27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[26] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_I0_O Q=FETCH_Instr_Regs_value_a0[29][26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[25] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_I0_O Q=FETCH_Instr_Regs_value_a0[29][25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[24] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_I0_O Q=FETCH_Instr_Regs_value_a0[29][24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[23] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_I0_O Q=FETCH_Instr_Regs_value_a0[29][23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[22] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_I0_O Q=FETCH_Instr_Regs_value_a0[29][22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[31] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O Q=FETCH_Instr_Regs_value_a0[2][31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[30] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O Q=FETCH_Instr_Regs_value_a0[2][30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[21] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O Q=FETCH_Instr_Regs_value_a0[2][21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[20] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O Q=FETCH_Instr_Regs_value_a0[2][20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[19] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O Q=FETCH_Instr_Regs_value_a0[2][19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[18] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O Q=FETCH_Instr_Regs_value_a0[2][18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[17] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O Q=FETCH_Instr_Regs_value_a0[2][17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[16] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O Q=FETCH_Instr_Regs_value_a0[2][16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[15] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O Q=FETCH_Instr_Regs_value_a0[2][15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[14] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O Q=FETCH_Instr_Regs_value_a0[2][14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[13] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O Q=FETCH_Instr_Regs_value_a0[2][13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[12] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O Q=FETCH_Instr_Regs_value_a0[2][12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[29] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O Q=FETCH_Instr_Regs_value_a0[2][29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[11] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O Q=FETCH_Instr_Regs_value_a0[2][11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[10] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O Q=FETCH_Instr_Regs_value_a0[2][10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[9] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O Q=FETCH_Instr_Regs_value_a0[2][9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[8] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O Q=FETCH_Instr_Regs_value_a0[2][8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[7] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O Q=FETCH_Instr_Regs_value_a0[2][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[6] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O Q=FETCH_Instr_Regs_value_a0[2][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[5] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O Q=FETCH_Instr_Regs_value_a0[2][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[4] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O Q=FETCH_Instr_Regs_value_a0[2][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[3] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O Q=FETCH_Instr_Regs_value_a0[2][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[2] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O Q=FETCH_Instr_Regs_value_a0[2][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[28] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O Q=FETCH_Instr_Regs_value_a0[2][28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[1] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O Q=FETCH_Instr_Regs_value_a0[2][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[0] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O Q=FETCH_Instr_Regs_value_a0[2][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[27] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O Q=FETCH_Instr_Regs_value_a0[2][27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[26] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O Q=FETCH_Instr_Regs_value_a0[2][26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[25] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O Q=FETCH_Instr_Regs_value_a0[2][25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[24] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O Q=FETCH_Instr_Regs_value_a0[2][24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[23] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O Q=FETCH_Instr_Regs_value_a0[2][23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[22] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O Q=FETCH_Instr_Regs_value_a0[2][22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[31] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I0_O Q=FETCH_Instr_Regs_value_a0[30][31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[30] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I0_O Q=FETCH_Instr_Regs_value_a0[30][30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[21] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I0_O Q=FETCH_Instr_Regs_value_a0[30][21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[20] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I0_O Q=FETCH_Instr_Regs_value_a0[30][20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[19] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I0_O Q=FETCH_Instr_Regs_value_a0[30][19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[18] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I0_O Q=FETCH_Instr_Regs_value_a0[30][18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[17] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I0_O Q=FETCH_Instr_Regs_value_a0[30][17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[16] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I0_O Q=FETCH_Instr_Regs_value_a0[30][16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[15] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I0_O Q=FETCH_Instr_Regs_value_a0[30][15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[14] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I0_O Q=FETCH_Instr_Regs_value_a0[30][14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[13] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I0_O Q=FETCH_Instr_Regs_value_a0[30][13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[12] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I0_O Q=FETCH_Instr_Regs_value_a0[30][12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[29] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I0_O Q=FETCH_Instr_Regs_value_a0[30][29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[11] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I0_O Q=FETCH_Instr_Regs_value_a0[30][11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[10] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I0_O Q=FETCH_Instr_Regs_value_a0[30][10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[9] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I0_O Q=FETCH_Instr_Regs_value_a0[30][9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[8] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I0_O Q=FETCH_Instr_Regs_value_a0[30][8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[7] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I0_O Q=FETCH_Instr_Regs_value_a0[30][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[6] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I0_O Q=FETCH_Instr_Regs_value_a0[30][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[5] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I0_O Q=FETCH_Instr_Regs_value_a0[30][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[4] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I0_O Q=FETCH_Instr_Regs_value_a0[30][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[3] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I0_O Q=FETCH_Instr_Regs_value_a0[30][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[2] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I0_O Q=FETCH_Instr_Regs_value_a0[30][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[28] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I0_O Q=FETCH_Instr_Regs_value_a0[30][28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[1] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I0_O Q=FETCH_Instr_Regs_value_a0[30][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[0] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I0_O Q=FETCH_Instr_Regs_value_a0[30][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[27] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I0_O Q=FETCH_Instr_Regs_value_a0[30][27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[26] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I0_O Q=FETCH_Instr_Regs_value_a0[30][26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[25] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I0_O Q=FETCH_Instr_Regs_value_a0[30][25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[24] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I0_O Q=FETCH_Instr_Regs_value_a0[30][24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[23] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I0_O Q=FETCH_Instr_Regs_value_a0[30][23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[22] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I0_O Q=FETCH_Instr_Regs_value_a0[30][22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[31] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O Q=FETCH_Instr_Regs_value_a0[3][31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[30] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O Q=FETCH_Instr_Regs_value_a0[3][30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[21] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O Q=FETCH_Instr_Regs_value_a0[3][21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[20] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O Q=FETCH_Instr_Regs_value_a0[3][20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[19] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O Q=FETCH_Instr_Regs_value_a0[3][19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[18] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O Q=FETCH_Instr_Regs_value_a0[3][18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[17] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O Q=FETCH_Instr_Regs_value_a0[3][17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[16] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O Q=FETCH_Instr_Regs_value_a0[3][16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[15] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O Q=FETCH_Instr_Regs_value_a0[3][15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[14] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O Q=FETCH_Instr_Regs_value_a0[3][14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[13] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O Q=FETCH_Instr_Regs_value_a0[3][13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[12] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O Q=FETCH_Instr_Regs_value_a0[3][12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[29] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O Q=FETCH_Instr_Regs_value_a0[3][29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[11] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O Q=FETCH_Instr_Regs_value_a0[3][11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[10] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O Q=FETCH_Instr_Regs_value_a0[3][10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[9] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O Q=FETCH_Instr_Regs_value_a0[3][9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[8] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O Q=FETCH_Instr_Regs_value_a0[3][8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[7] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O Q=FETCH_Instr_Regs_value_a0[3][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[6] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O Q=FETCH_Instr_Regs_value_a0[3][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[5] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O Q=FETCH_Instr_Regs_value_a0[3][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[4] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O Q=FETCH_Instr_Regs_value_a0[3][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[3] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O Q=FETCH_Instr_Regs_value_a0[3][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[2] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O Q=FETCH_Instr_Regs_value_a0[3][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[28] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O Q=FETCH_Instr_Regs_value_a0[3][28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[1] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O Q=FETCH_Instr_Regs_value_a0[3][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[0] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O Q=FETCH_Instr_Regs_value_a0[3][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[27] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O Q=FETCH_Instr_Regs_value_a0[3][27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[26] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O Q=FETCH_Instr_Regs_value_a0[3][26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[25] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O Q=FETCH_Instr_Regs_value_a0[3][25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[24] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O Q=FETCH_Instr_Regs_value_a0[3][24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[23] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O Q=FETCH_Instr_Regs_value_a0[3][23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[22] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O Q=FETCH_Instr_Regs_value_a0[3][22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[31] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_2_O Q=FETCH_Instr_Regs_value_a0[4][31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[30] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_2_O Q=FETCH_Instr_Regs_value_a0[4][30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[21] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_2_O Q=FETCH_Instr_Regs_value_a0[4][21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[20] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_2_O Q=FETCH_Instr_Regs_value_a0[4][20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[19] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_2_O Q=FETCH_Instr_Regs_value_a0[4][19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[18] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_2_O Q=FETCH_Instr_Regs_value_a0[4][18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[17] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_2_O Q=FETCH_Instr_Regs_value_a0[4][17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[16] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_2_O Q=FETCH_Instr_Regs_value_a0[4][16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[15] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_2_O Q=FETCH_Instr_Regs_value_a0[4][15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[14] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_2_O Q=FETCH_Instr_Regs_value_a0[4][14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[13] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_2_O Q=FETCH_Instr_Regs_value_a0[4][13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[12] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_2_O Q=FETCH_Instr_Regs_value_a0[4][12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[29] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_2_O Q=FETCH_Instr_Regs_value_a0[4][29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[11] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_2_O Q=FETCH_Instr_Regs_value_a0[4][11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[10] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_2_O Q=FETCH_Instr_Regs_value_a0[4][10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[9] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_2_O Q=FETCH_Instr_Regs_value_a0[4][9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[8] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_2_O Q=FETCH_Instr_Regs_value_a0[4][8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[7] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_2_O Q=FETCH_Instr_Regs_value_a0[4][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[6] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_2_O Q=FETCH_Instr_Regs_value_a0[4][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[5] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_2_O Q=FETCH_Instr_Regs_value_a0[4][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[4] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_2_O Q=FETCH_Instr_Regs_value_a0[4][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[3] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_2_O Q=FETCH_Instr_Regs_value_a0[4][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[2] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_2_O Q=FETCH_Instr_Regs_value_a0[4][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[28] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_2_O Q=FETCH_Instr_Regs_value_a0[4][28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[1] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_2_O Q=FETCH_Instr_Regs_value_a0[4][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[0] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_2_O Q=FETCH_Instr_Regs_value_a0[4][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[27] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_2_O Q=FETCH_Instr_Regs_value_a0[4][27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[26] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_2_O Q=FETCH_Instr_Regs_value_a0[4][26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[25] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_2_O Q=FETCH_Instr_Regs_value_a0[4][25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[24] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_2_O Q=FETCH_Instr_Regs_value_a0[4][24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[23] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_2_O Q=FETCH_Instr_Regs_value_a0[4][23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[22] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_2_O Q=FETCH_Instr_Regs_value_a0[4][22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[31] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_I3_2_O Q=FETCH_Instr_Regs_value_a0[5][31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[30] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_I3_2_O Q=FETCH_Instr_Regs_value_a0[5][30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[21] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_I3_2_O Q=FETCH_Instr_Regs_value_a0[5][21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[20] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_I3_2_O Q=FETCH_Instr_Regs_value_a0[5][20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[19] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_I3_2_O Q=FETCH_Instr_Regs_value_a0[5][19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[18] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_I3_2_O Q=FETCH_Instr_Regs_value_a0[5][18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[17] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_I3_2_O Q=FETCH_Instr_Regs_value_a0[5][17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[16] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_I3_2_O Q=FETCH_Instr_Regs_value_a0[5][16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[15] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_I3_2_O Q=FETCH_Instr_Regs_value_a0[5][15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[14] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_I3_2_O Q=FETCH_Instr_Regs_value_a0[5][14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[13] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_I3_2_O Q=FETCH_Instr_Regs_value_a0[5][13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[12] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_I3_2_O Q=FETCH_Instr_Regs_value_a0[5][12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[29] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_I3_2_O Q=FETCH_Instr_Regs_value_a0[5][29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[11] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_I3_2_O Q=FETCH_Instr_Regs_value_a0[5][11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[10] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_I3_2_O Q=FETCH_Instr_Regs_value_a0[5][10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[9] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_I3_2_O Q=FETCH_Instr_Regs_value_a0[5][9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[8] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_I3_2_O Q=FETCH_Instr_Regs_value_a0[5][8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[7] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_I3_2_O Q=FETCH_Instr_Regs_value_a0[5][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[6] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_I3_2_O Q=FETCH_Instr_Regs_value_a0[5][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[5] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_I3_2_O Q=FETCH_Instr_Regs_value_a0[5][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[4] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_I3_2_O Q=FETCH_Instr_Regs_value_a0[5][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[3] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_I3_2_O Q=FETCH_Instr_Regs_value_a0[5][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[2] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_I3_2_O Q=FETCH_Instr_Regs_value_a0[5][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[28] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_I3_2_O Q=FETCH_Instr_Regs_value_a0[5][28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[1] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_I3_2_O Q=FETCH_Instr_Regs_value_a0[5][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[0] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_I3_2_O Q=FETCH_Instr_Regs_value_a0[5][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[27] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_I3_2_O Q=FETCH_Instr_Regs_value_a0[5][27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[26] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_I3_2_O Q=FETCH_Instr_Regs_value_a0[5][26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[25] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_I3_2_O Q=FETCH_Instr_Regs_value_a0[5][25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[24] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_I3_2_O Q=FETCH_Instr_Regs_value_a0[5][24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[23] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_I3_2_O Q=FETCH_Instr_Regs_value_a0[5][23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[22] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_I3_2_O Q=FETCH_Instr_Regs_value_a0[5][22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[31] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_2_O Q=FETCH_Instr_Regs_value_a0[6][31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[30] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_2_O Q=FETCH_Instr_Regs_value_a0[6][30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[21] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_2_O Q=FETCH_Instr_Regs_value_a0[6][21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[20] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_2_O Q=FETCH_Instr_Regs_value_a0[6][20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[19] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_2_O Q=FETCH_Instr_Regs_value_a0[6][19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[18] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_2_O Q=FETCH_Instr_Regs_value_a0[6][18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[17] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_2_O Q=FETCH_Instr_Regs_value_a0[6][17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[16] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_2_O Q=FETCH_Instr_Regs_value_a0[6][16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[15] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_2_O Q=FETCH_Instr_Regs_value_a0[6][15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[14] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_2_O Q=FETCH_Instr_Regs_value_a0[6][14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[13] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_2_O Q=FETCH_Instr_Regs_value_a0[6][13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[12] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_2_O Q=FETCH_Instr_Regs_value_a0[6][12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[29] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_2_O Q=FETCH_Instr_Regs_value_a0[6][29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[11] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_2_O Q=FETCH_Instr_Regs_value_a0[6][11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[10] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_2_O Q=FETCH_Instr_Regs_value_a0[6][10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[9] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_2_O Q=FETCH_Instr_Regs_value_a0[6][9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[8] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_2_O Q=FETCH_Instr_Regs_value_a0[6][8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[7] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_2_O Q=FETCH_Instr_Regs_value_a0[6][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[6] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_2_O Q=FETCH_Instr_Regs_value_a0[6][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[5] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_2_O Q=FETCH_Instr_Regs_value_a0[6][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[4] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_2_O Q=FETCH_Instr_Regs_value_a0[6][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[3] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_2_O Q=FETCH_Instr_Regs_value_a0[6][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[2] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_2_O Q=FETCH_Instr_Regs_value_a0[6][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[28] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_2_O Q=FETCH_Instr_Regs_value_a0[6][28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[1] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_2_O Q=FETCH_Instr_Regs_value_a0[6][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[0] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_2_O Q=FETCH_Instr_Regs_value_a0[6][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[27] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_2_O Q=FETCH_Instr_Regs_value_a0[6][27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[26] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_2_O Q=FETCH_Instr_Regs_value_a0[6][26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[25] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_2_O Q=FETCH_Instr_Regs_value_a0[6][25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[24] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_2_O Q=FETCH_Instr_Regs_value_a0[6][24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[23] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_2_O Q=FETCH_Instr_Regs_value_a0[6][23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[22] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_2_O Q=FETCH_Instr_Regs_value_a0[6][22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[31] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_2_O Q=FETCH_Instr_Regs_value_a0[7][31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[30] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_2_O Q=FETCH_Instr_Regs_value_a0[7][30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[21] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_2_O Q=FETCH_Instr_Regs_value_a0[7][21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[20] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_2_O Q=FETCH_Instr_Regs_value_a0[7][20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[19] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_2_O Q=FETCH_Instr_Regs_value_a0[7][19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[18] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_2_O Q=FETCH_Instr_Regs_value_a0[7][18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[17] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_2_O Q=FETCH_Instr_Regs_value_a0[7][17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[16] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_2_O Q=FETCH_Instr_Regs_value_a0[7][16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[15] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_2_O Q=FETCH_Instr_Regs_value_a0[7][15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[14] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_2_O Q=FETCH_Instr_Regs_value_a0[7][14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[13] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_2_O Q=FETCH_Instr_Regs_value_a0[7][13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[12] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_2_O Q=FETCH_Instr_Regs_value_a0[7][12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[29] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_2_O Q=FETCH_Instr_Regs_value_a0[7][29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[11] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_2_O Q=FETCH_Instr_Regs_value_a0[7][11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[10] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_2_O Q=FETCH_Instr_Regs_value_a0[7][10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[9] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_2_O Q=FETCH_Instr_Regs_value_a0[7][9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[8] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_2_O Q=FETCH_Instr_Regs_value_a0[7][8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[7] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_2_O Q=FETCH_Instr_Regs_value_a0[7][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[6] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_2_O Q=FETCH_Instr_Regs_value_a0[7][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[5] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_2_O Q=FETCH_Instr_Regs_value_a0[7][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[4] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_2_O Q=FETCH_Instr_Regs_value_a0[7][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[3] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_2_O Q=FETCH_Instr_Regs_value_a0[7][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[2] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_2_O Q=FETCH_Instr_Regs_value_a0[7][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[28] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_2_O Q=FETCH_Instr_Regs_value_a0[7][28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[1] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_2_O Q=FETCH_Instr_Regs_value_a0[7][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[0] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_2_O Q=FETCH_Instr_Regs_value_a0[7][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[27] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_2_O Q=FETCH_Instr_Regs_value_a0[7][27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[26] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_2_O Q=FETCH_Instr_Regs_value_a0[7][26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[25] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_2_O Q=FETCH_Instr_Regs_value_a0[7][25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[24] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_2_O Q=FETCH_Instr_Regs_value_a0[7][24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[23] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_2_O Q=FETCH_Instr_Regs_value_a0[7][23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[22] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_2_O Q=FETCH_Instr_Regs_value_a0[7][22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[31] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_O Q=FETCH_Instr_Regs_value_a0[8][31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[30] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_O Q=FETCH_Instr_Regs_value_a0[8][30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[21] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_O Q=FETCH_Instr_Regs_value_a0[8][21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[20] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_O Q=FETCH_Instr_Regs_value_a0[8][20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[19] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_O Q=FETCH_Instr_Regs_value_a0[8][19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[18] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_O Q=FETCH_Instr_Regs_value_a0[8][18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[17] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_O Q=FETCH_Instr_Regs_value_a0[8][17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[16] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_O Q=FETCH_Instr_Regs_value_a0[8][16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[15] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_O Q=FETCH_Instr_Regs_value_a0[8][15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[14] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_O Q=FETCH_Instr_Regs_value_a0[8][14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[13] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_O Q=FETCH_Instr_Regs_value_a0[8][13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[12] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_O Q=FETCH_Instr_Regs_value_a0[8][12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[29] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_O Q=FETCH_Instr_Regs_value_a0[8][29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[11] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_O Q=FETCH_Instr_Regs_value_a0[8][11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[10] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_O Q=FETCH_Instr_Regs_value_a0[8][10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[9] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_O Q=FETCH_Instr_Regs_value_a0[8][9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[8] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_O Q=FETCH_Instr_Regs_value_a0[8][8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[7] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_O Q=FETCH_Instr_Regs_value_a0[8][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[6] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_O Q=FETCH_Instr_Regs_value_a0[8][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[5] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_O Q=FETCH_Instr_Regs_value_a0[8][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[4] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_O Q=FETCH_Instr_Regs_value_a0[8][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[3] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_O Q=FETCH_Instr_Regs_value_a0[8][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[2] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_O Q=FETCH_Instr_Regs_value_a0[8][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[28] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_O Q=FETCH_Instr_Regs_value_a0[8][28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[1] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_O Q=FETCH_Instr_Regs_value_a0[8][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[0] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_O Q=FETCH_Instr_Regs_value_a0[8][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[27] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_O Q=FETCH_Instr_Regs_value_a0[8][27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[26] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_O Q=FETCH_Instr_Regs_value_a0[8][26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[25] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_O Q=FETCH_Instr_Regs_value_a0[8][25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[24] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_O Q=FETCH_Instr_Regs_value_a0[8][24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[23] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_O Q=FETCH_Instr_Regs_value_a0[8][23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[22] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_O Q=FETCH_Instr_Regs_value_a0[8][22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[31] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_I2_O Q=FETCH_Instr_Regs_value_a0[9][31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[30] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_I2_O Q=FETCH_Instr_Regs_value_a0[9][30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[21] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_I2_O Q=FETCH_Instr_Regs_value_a0[9][21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[20] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_I2_O Q=FETCH_Instr_Regs_value_a0[9][20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[19] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_I2_O Q=FETCH_Instr_Regs_value_a0[9][19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[18] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_I2_O Q=FETCH_Instr_Regs_value_a0[9][18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[17] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_I2_O Q=FETCH_Instr_Regs_value_a0[9][17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[16] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_I2_O Q=FETCH_Instr_Regs_value_a0[9][16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[15] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_I2_O Q=FETCH_Instr_Regs_value_a0[9][15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[14] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_I2_O Q=FETCH_Instr_Regs_value_a0[9][14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[13] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_I2_O Q=FETCH_Instr_Regs_value_a0[9][13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[12] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_I2_O Q=FETCH_Instr_Regs_value_a0[9][12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[29] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_I2_O Q=FETCH_Instr_Regs_value_a0[9][29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[11] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_I2_O Q=FETCH_Instr_Regs_value_a0[9][11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[10] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_I2_O Q=FETCH_Instr_Regs_value_a0[9][10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[9] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_I2_O Q=FETCH_Instr_Regs_value_a0[9][9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[8] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_I2_O Q=FETCH_Instr_Regs_value_a0[9][8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[7] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_I2_O Q=FETCH_Instr_Regs_value_a0[9][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[6] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_I2_O Q=FETCH_Instr_Regs_value_a0[9][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[5] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_I2_O Q=FETCH_Instr_Regs_value_a0[9][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[4] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_I2_O Q=FETCH_Instr_Regs_value_a0[9][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[3] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_I2_O Q=FETCH_Instr_Regs_value_a0[9][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[2] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_I2_O Q=FETCH_Instr_Regs_value_a0[9][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[28] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_I2_O Q=FETCH_Instr_Regs_value_a0[9][28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[1] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_I2_O Q=FETCH_Instr_Regs_value_a0[9][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[0] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_I2_O Q=FETCH_Instr_Regs_value_a0[9][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[27] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_I2_O Q=FETCH_Instr_Regs_value_a0[9][27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[26] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_I2_O Q=FETCH_Instr_Regs_value_a0[9][26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[25] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_I2_O Q=FETCH_Instr_Regs_value_a0[9][25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[24] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_I2_O Q=FETCH_Instr_Regs_value_a0[9][24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[23] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_I2_O Q=FETCH_Instr_Regs_value_a0[9][23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=FETCH_Instr_rslt_a0[22] E=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_I2_O Q=FETCH_Instr_Regs_value_a0[9][22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_aborting_trap_a0 I3=FETCH_Instr_replay_a0_SB_LUT4_O_I3 O=FETCH_Instr_aborting_trap_a0_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_I0_O I2=FETCH_Instr_aborting_trap_a0_SB_LUT4_I2_O I3=FETCH_Instr_replay_a0_SB_LUT4_I0_I3 O=FETCH_Instr_aborting_trap_a0_SB_LUT4_I2_O_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_addr_a0[1] I2=FETCH_Instr_addr_a0[0] I3=FETCH_Instr_ld_st_word_a0 O=FETCH_Instr_aborting_trap_a0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000000000
.gate SB_DFF C=clk D=FETCH_Instr_aborting_trap_a0 Q=FETCH_Instr_aborting_trap_a1
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage_gen.sv:1056|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=FETCH_Instr_non_aborting_trap_a1 I2=FETCH_Instr_aborting_trap_a1 I3=FETCH_Instr_replay_a1_SB_LUT4_I2_O O=FETCH_Instr_aborting_trap_a1_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000000000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_raw_aq_a0 I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a0[9] I3=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_1_CO[9] O=FETCH_Instr_addi_rslt_a0[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:1052|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=FETCH_Instr_raw_aq_a0 I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a0[8] I3=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_1_CO[8] O=FETCH_Instr_addi_rslt_a0[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:1052|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_ori_rslt_a0[29] I3=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_1_CO[29] O=FETCH_Instr_addi_rslt_a0[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:1052|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_ori_rslt_a0[28] I3=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_1_CO[28] O=FETCH_Instr_addi_rslt_a0[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:1052|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_ori_rslt_a0[27] I3=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_1_CO[27] O=FETCH_Instr_addi_rslt_a0[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:1052|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_ori_rslt_a0[26] I3=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_1_CO[26] O=FETCH_Instr_addi_rslt_a0[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:1052|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_ori_rslt_a0[25] I3=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_1_CO[25] O=FETCH_Instr_addi_rslt_a0[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:1052|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_ori_rslt_a0[24] I3=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_1_CO[24] O=FETCH_Instr_addi_rslt_a0[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:1052|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_ori_rslt_a0[23] I3=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_1_CO[23] O=FETCH_Instr_addi_rslt_a0[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:1052|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_ori_rslt_a0[22] I3=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_1_CO[22] O=FETCH_Instr_addi_rslt_a0[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:1052|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_ori_rslt_a0[21] I3=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_1_CO[21] O=FETCH_Instr_addi_rslt_a0[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:1052|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_ori_rslt_a0[20] I3=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_1_CO[20] O=FETCH_Instr_addi_rslt_a0[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:1052|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=FETCH_Instr_raw_a0[27] I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a0[7] I3=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_1_CO[7] O=FETCH_Instr_addi_rslt_a0[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:1052|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_ori_rslt_a0[19] I3=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_1_CO[19] O=FETCH_Instr_addi_rslt_a0[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:1052|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_ori_rslt_a0[18] I3=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_1_CO[18] O=FETCH_Instr_addi_rslt_a0[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:1052|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_ori_rslt_a0[17] I3=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_1_CO[17] O=FETCH_Instr_addi_rslt_a0[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:1052|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_ori_rslt_a0[16] I3=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_1_CO[16] O=FETCH_Instr_addi_rslt_a0[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:1052|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_ori_rslt_a0[15] I3=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_1_CO[15] O=FETCH_Instr_addi_rslt_a0[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:1052|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_ori_rslt_a0[14] I3=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_1_CO[14] O=FETCH_Instr_addi_rslt_a0[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:1052|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_ori_rslt_a0[13] I3=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_1_CO[13] O=FETCH_Instr_addi_rslt_a0[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:1052|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_ori_rslt_a0[12] I3=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_1_CO[12] O=FETCH_Instr_addi_rslt_a0[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:1052|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_ori_rslt_a0[11] I3=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_1_CO[11] O=FETCH_Instr_addi_rslt_a0[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:1052|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=FETCH_Instr_raw_aq_a0 I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a0[10] I3=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_1_CO[10] O=FETCH_Instr_addi_rslt_a0[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:1052|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=FETCH_Instr_raw_aq_a0 I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a0[6] I3=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_1_CO[6] O=FETCH_Instr_addi_rslt_a0[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:1052|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=FETCH_Instr_raw_a0[20] I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a0[0] I3=$false O=FETCH_Instr_addi_rslt_a0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:1052|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=FETCH_Instr_raw_rl_a0 I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a0[5] I3=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_1_CO[5] O=FETCH_Instr_addi_rslt_a0[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:1052|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_ori_rslt_a0[4] I3=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_1_CO[4] O=FETCH_Instr_addi_rslt_a0[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:1052|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=FETCH_Instr_raw_a0[23] I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a0[3] I3=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_1_CO[3] O=FETCH_Instr_addi_rslt_a0[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:1052|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_ori_rslt_a0[31] I3=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_1_CO[31] O=FETCH_Instr_addi_rslt_a0[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:1052|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_ori_rslt_a0[30] I3=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_1_CO[30] O=FETCH_Instr_addi_rslt_a0[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:1052|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=FETCH_Instr_raw_a0[22] I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a0[2] I3=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_1_CO[2] O=FETCH_Instr_addi_rslt_a0[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:1052|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a0[6] I2=FETCH_Instr_raw_aq_a0 I3=FETCH_Instr_addr_a0_SB_LUT4_O_6_I2_SB_CARRY_I1_CO[6] O=FETCH_Instr_addr_a0[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:1558|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a0[5] I2=FETCH_Instr_raw_rl_a0 I3=FETCH_Instr_addr_a0_SB_LUT4_O_6_I2_SB_CARRY_I1_CO[5] O=FETCH_Instr_addr_a0[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:1558|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=FETCH_Instr_ori_rslt_a0[4] I2=FETCH_Instr_raw_aq_a0 I3=FETCH_Instr_addr_a0_SB_LUT4_O_6_I2_SB_CARRY_I1_CO[4] O=FETCH_Instr_addr_a0[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:1558|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a0[3] I2=FETCH_Instr_raw_a0[10] I3=FETCH_Instr_addr_a0_SB_LUT4_O_6_I2_SB_CARRY_I1_CO[3] O=FETCH_Instr_addr_a0[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:1558|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a0[2] I2=FETCH_Instr_addr_a0_SB_LUT4_O_4_I2 I3=FETCH_Instr_addr_a0_SB_LUT4_O_6_I2_SB_CARRY_I1_CO[2] O=FETCH_Instr_addr_a0[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:1558|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=FETCH_Instr_addr_a0_SB_LUT4_O_6_I2_SB_CARRY_I1_CO[2] CO=FETCH_Instr_addr_a0_SB_LUT4_O_6_I2_SB_CARRY_I1_CO[3] I0=L1b_FETCH_Instr_Src[1].L1_reg_value_a0[2] I1=FETCH_Instr_addr_a0_SB_LUT4_O_4_I2
.attr src "warp-v_risc-v_1-stage.sv:1558|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_valid_ld_a0_SB_LUT4_O_I3 I3=FETCH_Instr_raw_a0[9] O=FETCH_Instr_addr_a0_SB_LUT4_O_4_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a0[1] I2=FETCH_Instr_addr_a0_SB_LUT4_O_5_I2 I3=FETCH_Instr_addr_a0_SB_LUT4_O_6_I2_SB_CARRY_I1_CO[1] O=FETCH_Instr_addr_a0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:1558|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=FETCH_Instr_addr_a0_SB_LUT4_O_6_I2_SB_CARRY_I1_CO[1] CO=FETCH_Instr_addr_a0_SB_LUT4_O_6_I2_SB_CARRY_I1_CO[2] I0=L1b_FETCH_Instr_Src[1].L1_reg_value_a0[1] I1=FETCH_Instr_addr_a0_SB_LUT4_O_5_I2
.attr src "warp-v_risc-v_1-stage.sv:1558|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=FETCH_Instr_Pc_a0[4] I1=FETCH_Instr_Pc_a0[2] I2=FETCH_Instr_Pc_a0[5] I3=FETCH_Instr_Pc_a0[3] O=FETCH_Instr_addr_a0_SB_LUT4_O_5_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100010100110010
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a0[0] I2=FETCH_Instr_addr_a0_SB_LUT4_O_6_I2 I3=$false O=FETCH_Instr_addr_a0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:1558|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$false CO=FETCH_Instr_addr_a0_SB_LUT4_O_6_I2_SB_CARRY_I1_CO[1] I0=L1b_FETCH_Instr_Src[1].L1_reg_value_a0[0] I1=FETCH_Instr_addr_a0_SB_LUT4_O_6_I2
.attr src "warp-v_risc-v_1-stage.sv:1558|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_addr_a0_SB_LUT4_O_6_I2_SB_CARRY_I1_CO[5] CO=FETCH_Instr_addr_a0_SB_LUT4_O_6_I2_SB_CARRY_I1_CO[6] I0=L1b_FETCH_Instr_Src[1].L1_reg_value_a0[5] I1=FETCH_Instr_raw_rl_a0
.attr src "warp-v_risc-v_1-stage.sv:1558|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_addr_a0_SB_LUT4_O_6_I2_SB_CARRY_I1_CO[4] CO=FETCH_Instr_addr_a0_SB_LUT4_O_6_I2_SB_CARRY_I1_CO[5] I0=FETCH_Instr_ori_rslt_a0[4] I1=FETCH_Instr_raw_aq_a0
.attr src "warp-v_risc-v_1-stage.sv:1558|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_addr_a0_SB_LUT4_O_6_I2_SB_CARRY_I1_CO[3] CO=FETCH_Instr_addr_a0_SB_LUT4_O_6_I2_SB_CARRY_I1_CO[4] I0=L1b_FETCH_Instr_Src[1].L1_reg_value_a0[3] I1=FETCH_Instr_raw_a0[10]
.attr src "warp-v_risc-v_1-stage.sv:1558|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_valid_ld_a0_SB_LUT4_O_I3 I3=FETCH_Instr_raw_a0[7] O=FETCH_Instr_addr_a0_SB_LUT4_O_6_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_raw_a0[7] I2=FETCH_Instr_Pc_a0[11] I3=FETCH_Instr_raw_rl_a0_SB_CARRY_I0_CO[9] O=FETCH_Instr_branch_redir_pc_a0[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:920|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=FETCH_Instr_raw_aq_a0 I2=FETCH_Instr_Pc_a0[10] I3=FETCH_Instr_raw_rl_a0_SB_CARRY_I0_CO[8] O=FETCH_Instr_branch_redir_pc_a0[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:920|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_Pc_a0[29] I3=FETCH_Instr_raw_rl_a0_SB_CARRY_I0_CO[27] O=FETCH_Instr_branch_redir_pc_a0[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:920|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_Pc_a0[28] I3=FETCH_Instr_raw_rl_a0_SB_CARRY_I0_CO[26] O=FETCH_Instr_branch_redir_pc_a0[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:920|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_Pc_a0[27] I3=FETCH_Instr_raw_rl_a0_SB_CARRY_I0_CO[25] O=FETCH_Instr_branch_redir_pc_a0[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:920|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_Pc_a0[26] I3=FETCH_Instr_raw_rl_a0_SB_CARRY_I0_CO[24] O=FETCH_Instr_branch_redir_pc_a0[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:920|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_Pc_a0[25] I3=FETCH_Instr_raw_rl_a0_SB_CARRY_I0_CO[23] O=FETCH_Instr_branch_redir_pc_a0[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:920|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_Pc_a0[24] I3=FETCH_Instr_raw_rl_a0_SB_CARRY_I0_CO[22] O=FETCH_Instr_branch_redir_pc_a0[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:920|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_Pc_a0[23] I3=FETCH_Instr_raw_rl_a0_SB_CARRY_I0_CO[21] O=FETCH_Instr_branch_redir_pc_a0[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:920|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_Pc_a0[22] I3=FETCH_Instr_raw_rl_a0_SB_CARRY_I0_CO[20] O=FETCH_Instr_branch_redir_pc_a0[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:920|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=FETCH_Instr_raw_a0[10] I2=FETCH_Instr_Pc_a0[3] I3=FETCH_Instr_raw_rl_a0_SB_CARRY_I0_CO[1] O=FETCH_Instr_branch_redir_pc_a0[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:920|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_Pc_a0[21] I3=FETCH_Instr_raw_rl_a0_SB_CARRY_I0_CO[19] O=FETCH_Instr_branch_redir_pc_a0[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:920|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=FETCH_Instr_raw_aq_a0 I2=FETCH_Instr_Pc_a0[9] I3=FETCH_Instr_raw_rl_a0_SB_CARRY_I0_CO[7] O=FETCH_Instr_branch_redir_pc_a0[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:920|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_Pc_a0[20] I3=FETCH_Instr_raw_rl_a0_SB_CARRY_I0_CO[18] O=FETCH_Instr_branch_redir_pc_a0[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:920|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_Pc_a0[19] I3=FETCH_Instr_raw_rl_a0_SB_CARRY_I0_CO[17] O=FETCH_Instr_branch_redir_pc_a0[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:920|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_Pc_a0[18] I3=FETCH_Instr_raw_rl_a0_SB_CARRY_I0_CO[16] O=FETCH_Instr_branch_redir_pc_a0[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:920|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_Pc_a0[17] I3=FETCH_Instr_raw_rl_a0_SB_CARRY_I0_CO[15] O=FETCH_Instr_branch_redir_pc_a0[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:920|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_Pc_a0[16] I3=FETCH_Instr_raw_rl_a0_SB_CARRY_I0_CO[14] O=FETCH_Instr_branch_redir_pc_a0[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:920|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_Pc_a0[15] I3=FETCH_Instr_raw_rl_a0_SB_CARRY_I0_CO[13] O=FETCH_Instr_branch_redir_pc_a0[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:920|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_Pc_a0[14] I3=FETCH_Instr_raw_rl_a0_SB_CARRY_I0_CO[12] O=FETCH_Instr_branch_redir_pc_a0[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:920|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_Pc_a0[13] I3=FETCH_Instr_raw_rl_a0_SB_CARRY_I0_CO[11] O=FETCH_Instr_branch_redir_pc_a0[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:920|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_Pc_a0[12] I3=FETCH_Instr_raw_rl_a0_SB_CARRY_I0_CO[10] O=FETCH_Instr_branch_redir_pc_a0[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:920|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=FETCH_Instr_raw_aq_a0 I2=FETCH_Instr_Pc_a0[8] I3=FETCH_Instr_raw_rl_a0_SB_CARRY_I0_CO[6] O=FETCH_Instr_branch_redir_pc_a0[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:920|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=FETCH_Instr_raw_a0[27] I2=FETCH_Instr_Pc_a0[7] I3=FETCH_Instr_raw_rl_a0_SB_CARRY_I0_CO[5] O=FETCH_Instr_branch_redir_pc_a0[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:920|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=FETCH_Instr_raw_aq_a0 I2=FETCH_Instr_Pc_a0[6] I3=FETCH_Instr_raw_rl_a0_SB_CARRY_I0_CO[4] O=FETCH_Instr_branch_redir_pc_a0[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:920|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=FETCH_Instr_raw_rl_a0 I2=FETCH_Instr_Pc_a0[5] I3=FETCH_Instr_raw_rl_a0_SB_CARRY_I0_CO[3] O=FETCH_Instr_branch_redir_pc_a0[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:920|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=FETCH_Instr_raw_aq_a0 I2=FETCH_Instr_Pc_a0[4] I3=FETCH_Instr_raw_rl_a0_SB_CARRY_I0_CO[2] O=FETCH_Instr_branch_redir_pc_a0[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:920|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_Pc_a0[31] I3=FETCH_Instr_raw_rl_a0_SB_CARRY_I0_CO[29] O=FETCH_Instr_branch_redir_pc_a0[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:920|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_Pc_a0[30] I3=FETCH_Instr_raw_rl_a0_SB_CARRY_I0_CO[28] O=FETCH_Instr_branch_redir_pc_a0[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:920|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_DFFSR C=clk D=FETCH_Instr_div_in1_a1_SB_DFFSR_Q_D Q=FETCH_Instr_div_in1_a1[31] R=FETCH_Instr_reset_a0
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage_gen.sv:1077|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=FETCH_Instr_div_in1_a1_SB_DFFSR_Q_1_D Q=FETCH_Instr_div_in1_a1[30] R=FETCH_Instr_reset_a0
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage_gen.sv:1077|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=FETCH_Instr_div_in1_a1_SB_DFFSR_Q_10_D Q=FETCH_Instr_div_in1_a1[21] R=FETCH_Instr_reset_a0
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage_gen.sv:1077|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_reset_a0 I3=FETCH_Instr_div_in1_a1_SB_DFFSR_Q_10_D O=FETCH_Instr_div_in1_a1_SB_DFFSR_Q_10_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000011111111
.gate SB_CARRY CI=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I0_SB_CARRY_CI_CO[21] CO=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I0_SB_CARRY_CI_CO[22] I0=$false I1=FETCH_Instr_div_in1_a1_SB_DFFSR_Q_10_D_SB_LUT4_I3_O
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:76|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_div_in1_a1_SB_DFFSR_Q_10_D_SB_LUT4_I3_O I3=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I0_SB_CARRY_CI_CO[21] O=div.dividend_SB_DFFE_Q_10_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:76|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=FETCH_Instr_div_in1_a1[21] I2=FETCH_Instr_ori_rslt_a0[21] I3=FETCH_Instr_raw_a0_SB_LUT4_O_3_I3_SB_LUT4_I0_O O=FETCH_Instr_div_in1_a1_SB_DFFSR_Q_10_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_DFFSR C=clk D=FETCH_Instr_div_in1_a1_SB_DFFSR_Q_11_D Q=FETCH_Instr_div_in1_a1[20] R=FETCH_Instr_reset_a0
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage_gen.sv:1077|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_reset_a0 I3=FETCH_Instr_div_in1_a1_SB_DFFSR_Q_11_D O=FETCH_Instr_div_in1_a1_SB_DFFSR_Q_11_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000011111111
.gate SB_CARRY CI=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I0_SB_CARRY_CI_CO[20] CO=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I0_SB_CARRY_CI_CO[21] I0=$false I1=FETCH_Instr_div_in1_a1_SB_DFFSR_Q_11_D_SB_LUT4_I3_O
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:76|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_div_in1_a1_SB_DFFSR_Q_11_D_SB_LUT4_I3_O I3=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I0_SB_CARRY_CI_CO[20] O=div.dividend_SB_DFFE_Q_11_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:76|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=FETCH_Instr_div_in1_a1[20] I2=FETCH_Instr_ori_rslt_a0[20] I3=FETCH_Instr_raw_a0_SB_LUT4_O_3_I3_SB_LUT4_I0_O O=FETCH_Instr_div_in1_a1_SB_DFFSR_Q_11_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_DFFSR C=clk D=FETCH_Instr_div_in1_a1_SB_DFFSR_Q_12_D Q=FETCH_Instr_div_in1_a1[19] R=FETCH_Instr_reset_a0
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage_gen.sv:1077|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_reset_a0 I3=FETCH_Instr_div_in1_a1_SB_DFFSR_Q_12_D O=FETCH_Instr_div_in1_a1_SB_DFFSR_Q_12_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000011111111
.gate SB_CARRY CI=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I0_SB_CARRY_CI_CO[19] CO=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I0_SB_CARRY_CI_CO[20] I0=$false I1=FETCH_Instr_div_in1_a1_SB_DFFSR_Q_12_D_SB_LUT4_I3_O
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:76|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_div_in1_a1_SB_DFFSR_Q_12_D_SB_LUT4_I3_O I3=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I0_SB_CARRY_CI_CO[19] O=div.dividend_SB_DFFE_Q_12_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:76|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=FETCH_Instr_div_in1_a1[19] I2=FETCH_Instr_ori_rslt_a0[19] I3=FETCH_Instr_raw_a0_SB_LUT4_O_3_I3_SB_LUT4_I0_O O=FETCH_Instr_div_in1_a1_SB_DFFSR_Q_12_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_DFFSR C=clk D=FETCH_Instr_div_in1_a1_SB_DFFSR_Q_13_D Q=FETCH_Instr_div_in1_a1[18] R=FETCH_Instr_reset_a0
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage_gen.sv:1077|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_reset_a0 I3=FETCH_Instr_div_in1_a1_SB_DFFSR_Q_13_D O=FETCH_Instr_div_in1_a1_SB_DFFSR_Q_13_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000011111111
.gate SB_CARRY CI=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I0_SB_CARRY_CI_CO[18] CO=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I0_SB_CARRY_CI_CO[19] I0=$false I1=FETCH_Instr_div_in1_a1_SB_DFFSR_Q_13_D_SB_LUT4_I3_O
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:76|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_div_in1_a1_SB_DFFSR_Q_13_D_SB_LUT4_I3_O I3=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I0_SB_CARRY_CI_CO[18] O=div.dividend_SB_DFFE_Q_13_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:76|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=FETCH_Instr_div_in1_a1[18] I2=FETCH_Instr_ori_rslt_a0[18] I3=FETCH_Instr_raw_a0_SB_LUT4_O_3_I3_SB_LUT4_I0_O O=FETCH_Instr_div_in1_a1_SB_DFFSR_Q_13_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_DFFSR C=clk D=FETCH_Instr_div_in1_a1_SB_DFFSR_Q_14_D Q=FETCH_Instr_div_in1_a1[17] R=FETCH_Instr_reset_a0
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage_gen.sv:1077|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_reset_a0 I3=FETCH_Instr_div_in1_a1_SB_DFFSR_Q_14_D O=FETCH_Instr_div_in1_a1_SB_DFFSR_Q_14_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000011111111
.gate SB_CARRY CI=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I0_SB_CARRY_CI_CO[17] CO=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I0_SB_CARRY_CI_CO[18] I0=$false I1=FETCH_Instr_div_in1_a1_SB_DFFSR_Q_14_D_SB_LUT4_I3_O
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:76|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_div_in1_a1_SB_DFFSR_Q_14_D_SB_LUT4_I3_O I3=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I0_SB_CARRY_CI_CO[17] O=div.dividend_SB_DFFE_Q_14_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:76|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=FETCH_Instr_div_in1_a1[17] I2=FETCH_Instr_ori_rslt_a0[17] I3=FETCH_Instr_raw_a0_SB_LUT4_O_3_I3_SB_LUT4_I0_O O=FETCH_Instr_div_in1_a1_SB_DFFSR_Q_14_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_DFFSR C=clk D=FETCH_Instr_div_in1_a1_SB_DFFSR_Q_15_D Q=FETCH_Instr_div_in1_a1[16] R=FETCH_Instr_reset_a0
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage_gen.sv:1077|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_reset_a0 I3=FETCH_Instr_div_in1_a1_SB_DFFSR_Q_15_D O=FETCH_Instr_div_in1_a1_SB_DFFSR_Q_15_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000011111111
.gate SB_CARRY CI=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I0_SB_CARRY_CI_CO[16] CO=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I0_SB_CARRY_CI_CO[17] I0=$false I1=FETCH_Instr_div_in1_a1_SB_DFFSR_Q_15_D_SB_LUT4_I3_O
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:76|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_div_in1_a1_SB_DFFSR_Q_15_D_SB_LUT4_I3_O I3=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I0_SB_CARRY_CI_CO[16] O=div.dividend_SB_DFFE_Q_15_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:76|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=FETCH_Instr_div_in1_a1[16] I2=FETCH_Instr_ori_rslt_a0[16] I3=FETCH_Instr_raw_a0_SB_LUT4_O_3_I3_SB_LUT4_I0_O O=FETCH_Instr_div_in1_a1_SB_DFFSR_Q_15_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_DFFSR C=clk D=FETCH_Instr_div_in1_a1_SB_DFFSR_Q_16_D Q=FETCH_Instr_div_in1_a1[15] R=FETCH_Instr_reset_a0
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage_gen.sv:1077|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_reset_a0 I3=FETCH_Instr_div_in1_a1_SB_DFFSR_Q_16_D O=FETCH_Instr_div_in1_a1_SB_DFFSR_Q_16_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000011111111
.gate SB_CARRY CI=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I0_SB_CARRY_CI_CO[15] CO=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I0_SB_CARRY_CI_CO[16] I0=$false I1=FETCH_Instr_div_in1_a1_SB_DFFSR_Q_16_D_SB_LUT4_I3_O
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:76|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_div_in1_a1_SB_DFFSR_Q_16_D_SB_LUT4_I3_O I3=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I0_SB_CARRY_CI_CO[15] O=div.dividend_SB_DFFE_Q_16_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:76|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=FETCH_Instr_div_in1_a1[15] I2=FETCH_Instr_ori_rslt_a0[15] I3=FETCH_Instr_raw_a0_SB_LUT4_O_3_I3_SB_LUT4_I0_O O=FETCH_Instr_div_in1_a1_SB_DFFSR_Q_16_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_DFFSR C=clk D=FETCH_Instr_div_in1_a1_SB_DFFSR_Q_17_D Q=FETCH_Instr_div_in1_a1[14] R=FETCH_Instr_reset_a0
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage_gen.sv:1077|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_reset_a0 I3=FETCH_Instr_div_in1_a1_SB_DFFSR_Q_17_D O=FETCH_Instr_div_in1_a1_SB_DFFSR_Q_17_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000011111111
.gate SB_CARRY CI=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I0_SB_CARRY_CI_CO[14] CO=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I0_SB_CARRY_CI_CO[15] I0=$false I1=FETCH_Instr_div_in1_a1_SB_DFFSR_Q_17_D_SB_LUT4_I3_O
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:76|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_div_in1_a1_SB_DFFSR_Q_17_D_SB_LUT4_I3_O I3=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I0_SB_CARRY_CI_CO[14] O=div.dividend_SB_DFFE_Q_17_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:76|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=FETCH_Instr_div_in1_a1[14] I2=FETCH_Instr_ori_rslt_a0[14] I3=FETCH_Instr_raw_a0_SB_LUT4_O_3_I3_SB_LUT4_I0_O O=FETCH_Instr_div_in1_a1_SB_DFFSR_Q_17_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_DFFSR C=clk D=FETCH_Instr_div_in1_a1_SB_DFFSR_Q_18_D Q=FETCH_Instr_div_in1_a1[13] R=FETCH_Instr_reset_a0
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage_gen.sv:1077|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_reset_a0 I3=FETCH_Instr_div_in1_a1_SB_DFFSR_Q_18_D O=FETCH_Instr_div_in1_a1_SB_DFFSR_Q_18_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000011111111
.gate SB_CARRY CI=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I0_SB_CARRY_CI_CO[13] CO=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I0_SB_CARRY_CI_CO[14] I0=$false I1=FETCH_Instr_div_in1_a1_SB_DFFSR_Q_18_D_SB_LUT4_I3_O
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:76|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_div_in1_a1_SB_DFFSR_Q_18_D_SB_LUT4_I3_O I3=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I0_SB_CARRY_CI_CO[13] O=div.dividend_SB_DFFE_Q_18_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:76|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=FETCH_Instr_div_in1_a1[13] I2=FETCH_Instr_ori_rslt_a0[13] I3=FETCH_Instr_raw_a0_SB_LUT4_O_3_I3_SB_LUT4_I0_O O=FETCH_Instr_div_in1_a1_SB_DFFSR_Q_18_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_DFFSR C=clk D=FETCH_Instr_div_in1_a1_SB_DFFSR_Q_19_D Q=FETCH_Instr_div_in1_a1[12] R=FETCH_Instr_reset_a0
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage_gen.sv:1077|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_reset_a0 I3=FETCH_Instr_div_in1_a1_SB_DFFSR_Q_19_D O=FETCH_Instr_div_in1_a1_SB_DFFSR_Q_19_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000011111111
.gate SB_CARRY CI=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I0_SB_CARRY_CI_CO[12] CO=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I0_SB_CARRY_CI_CO[13] I0=$false I1=FETCH_Instr_div_in1_a1_SB_DFFSR_Q_19_D_SB_LUT4_I3_O
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:76|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_div_in1_a1_SB_DFFSR_Q_19_D_SB_LUT4_I3_O I3=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I0_SB_CARRY_CI_CO[12] O=div.dividend_SB_DFFE_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:76|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=FETCH_Instr_div_in1_a1[12] I2=FETCH_Instr_ori_rslt_a0[12] I3=FETCH_Instr_raw_a0_SB_LUT4_O_3_I3_SB_LUT4_I0_O O=FETCH_Instr_div_in1_a1_SB_DFFSR_Q_19_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_reset_a0 I3=FETCH_Instr_div_in1_a1_SB_DFFSR_Q_1_D O=FETCH_Instr_div_in1_a1_SB_DFFSR_Q_1_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000011111111
.gate SB_CARRY CI=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I0_SB_CARRY_CI_CO[30] CO=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I0_SB_CARRY_CI_CO[31] I0=$false I1=FETCH_Instr_div_in1_a1_SB_DFFSR_Q_1_D_SB_LUT4_I3_O
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:76|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_div_in1_a1_SB_DFFSR_Q_1_D_SB_LUT4_I3_O I3=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I0_SB_CARRY_CI_CO[30] O=div.dividend_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:76|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=FETCH_Instr_div_in1_a1[30] I2=FETCH_Instr_ori_rslt_a0[30] I3=FETCH_Instr_raw_a0_SB_LUT4_O_3_I3_SB_LUT4_I0_O O=FETCH_Instr_div_in1_a1_SB_DFFSR_Q_1_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_DFFSR C=clk D=FETCH_Instr_div_in1_a1_SB_DFFSR_Q_2_D Q=FETCH_Instr_div_in1_a1[29] R=FETCH_Instr_reset_a0
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage_gen.sv:1077|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=FETCH_Instr_div_in1_a1_SB_DFFSR_Q_20_D Q=FETCH_Instr_div_in1_a1[11] R=FETCH_Instr_reset_a0
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage_gen.sv:1077|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_reset_a0 I3=FETCH_Instr_div_in1_a1_SB_DFFSR_Q_20_D O=FETCH_Instr_div_in1_a1_SB_DFFSR_Q_20_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000011111111
.gate SB_CARRY CI=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I0_SB_CARRY_CI_CO[11] CO=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I0_SB_CARRY_CI_CO[12] I0=$false I1=FETCH_Instr_div_in1_a1_SB_DFFSR_Q_20_D_SB_LUT4_I3_O
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:76|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_div_in1_a1_SB_DFFSR_Q_20_D_SB_LUT4_I3_O I3=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I0_SB_CARRY_CI_CO[11] O=div.dividend_SB_DFFE_Q_20_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:76|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=FETCH_Instr_div_in1_a1[11] I2=FETCH_Instr_ori_rslt_a0[11] I3=FETCH_Instr_raw_a0_SB_LUT4_O_3_I3_SB_LUT4_I0_O O=FETCH_Instr_div_in1_a1_SB_DFFSR_Q_20_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_DFFSR C=clk D=FETCH_Instr_div_in1_a1_SB_DFFSR_Q_21_D Q=FETCH_Instr_div_in1_a1[10] R=FETCH_Instr_reset_a0
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage_gen.sv:1077|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_reset_a0 I3=FETCH_Instr_div_in1_a1_SB_DFFSR_Q_21_D O=FETCH_Instr_div_in1_a1_SB_DFFSR_Q_21_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000011111111
.gate SB_CARRY CI=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I0_SB_CARRY_CI_CO[10] CO=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I0_SB_CARRY_CI_CO[11] I0=$false I1=FETCH_Instr_div_in1_a1_SB_DFFSR_Q_21_D_SB_LUT4_I3_O
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:76|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_div_in1_a1_SB_DFFSR_Q_21_D_SB_LUT4_I3_O I3=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I0_SB_CARRY_CI_CO[10] O=div.dividend_SB_DFFE_Q_21_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:76|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=FETCH_Instr_div_in1_a1[10] I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a0[10] I3=FETCH_Instr_raw_a0_SB_LUT4_O_3_I3_SB_LUT4_I0_O O=FETCH_Instr_div_in1_a1_SB_DFFSR_Q_21_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_DFFSR C=clk D=FETCH_Instr_div_in1_a1_SB_DFFSR_Q_22_D Q=FETCH_Instr_div_in1_a1[9] R=FETCH_Instr_reset_a0
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage_gen.sv:1077|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_reset_a0 I3=FETCH_Instr_div_in1_a1_SB_DFFSR_Q_22_D O=FETCH_Instr_div_in1_a1_SB_DFFSR_Q_22_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000011111111
.gate SB_CARRY CI=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I0_SB_CARRY_CI_CO[9] CO=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I0_SB_CARRY_CI_CO[10] I0=$false I1=FETCH_Instr_div_in1_a1_SB_DFFSR_Q_22_D_SB_LUT4_I3_O
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:76|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_div_in1_a1_SB_DFFSR_Q_22_D_SB_LUT4_I3_O I3=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I0_SB_CARRY_CI_CO[9] O=div.dividend_SB_DFFE_Q_22_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:76|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=FETCH_Instr_div_in1_a1[9] I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a0[9] I3=FETCH_Instr_raw_a0_SB_LUT4_O_3_I3_SB_LUT4_I0_O O=FETCH_Instr_div_in1_a1_SB_DFFSR_Q_22_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_DFFSR C=clk D=FETCH_Instr_div_in1_a1_SB_DFFSR_Q_23_D Q=FETCH_Instr_div_in1_a1[8] R=FETCH_Instr_reset_a0
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage_gen.sv:1077|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_reset_a0 I3=FETCH_Instr_div_in1_a1_SB_DFFSR_Q_23_D O=FETCH_Instr_div_in1_a1_SB_DFFSR_Q_23_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000011111111
.gate SB_CARRY CI=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I0_SB_CARRY_CI_CO[8] CO=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I0_SB_CARRY_CI_CO[9] I0=$false I1=FETCH_Instr_div_in1_a1_SB_DFFSR_Q_23_D_SB_LUT4_I3_O
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:76|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_div_in1_a1_SB_DFFSR_Q_23_D_SB_LUT4_I3_O I3=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I0_SB_CARRY_CI_CO[8] O=div.dividend_SB_DFFE_Q_23_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:76|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=FETCH_Instr_div_in1_a1[8] I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a0[8] I3=FETCH_Instr_raw_a0_SB_LUT4_O_3_I3_SB_LUT4_I0_O O=FETCH_Instr_div_in1_a1_SB_DFFSR_Q_23_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_DFFSR C=clk D=FETCH_Instr_div_in1_a1_SB_DFFSR_Q_24_D Q=FETCH_Instr_div_in1_a1[7] R=FETCH_Instr_reset_a0
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage_gen.sv:1077|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_reset_a0 I3=FETCH_Instr_div_in1_a1_SB_DFFSR_Q_24_D O=FETCH_Instr_div_in1_a1_SB_DFFSR_Q_24_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000011111111
.gate SB_CARRY CI=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I0_SB_CARRY_CI_CO[7] CO=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I0_SB_CARRY_CI_CO[8] I0=$false I1=FETCH_Instr_div_in1_a1_SB_DFFSR_Q_24_D_SB_LUT4_I3_O
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:76|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_div_in1_a1_SB_DFFSR_Q_24_D_SB_LUT4_I3_O I3=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I0_SB_CARRY_CI_CO[7] O=div.dividend_SB_DFFE_Q_24_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:76|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=FETCH_Instr_div_in1_a1[7] I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a0[7] I3=FETCH_Instr_raw_a0_SB_LUT4_O_3_I3_SB_LUT4_I0_O O=FETCH_Instr_div_in1_a1_SB_DFFSR_Q_24_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_DFFSR C=clk D=FETCH_Instr_div_in1_a1_SB_DFFSR_Q_25_D Q=FETCH_Instr_div_in1_a1[6] R=FETCH_Instr_reset_a0
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage_gen.sv:1077|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_reset_a0 I3=FETCH_Instr_div_in1_a1_SB_DFFSR_Q_25_D O=FETCH_Instr_div_in1_a1_SB_DFFSR_Q_25_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000011111111
.gate SB_CARRY CI=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I0_SB_CARRY_CI_CO[6] CO=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I0_SB_CARRY_CI_CO[7] I0=$false I1=FETCH_Instr_div_in1_a1_SB_DFFSR_Q_25_D_SB_LUT4_I3_O
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:76|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_div_in1_a1_SB_DFFSR_Q_25_D_SB_LUT4_I3_O I3=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I0_SB_CARRY_CI_CO[6] O=div.dividend_SB_DFFE_Q_25_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:76|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=FETCH_Instr_div_in1_a1[6] I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a0[6] I3=FETCH_Instr_raw_a0_SB_LUT4_O_3_I3_SB_LUT4_I0_O O=FETCH_Instr_div_in1_a1_SB_DFFSR_Q_25_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_DFFSR C=clk D=FETCH_Instr_div_in1_a1_SB_DFFSR_Q_26_D Q=FETCH_Instr_div_in1_a1[5] R=FETCH_Instr_reset_a0
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage_gen.sv:1077|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_reset_a0 I3=FETCH_Instr_div_in1_a1_SB_DFFSR_Q_26_D O=FETCH_Instr_div_in1_a1_SB_DFFSR_Q_26_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000011111111
.gate SB_CARRY CI=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I0_SB_CARRY_CI_CO[5] CO=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I0_SB_CARRY_CI_CO[6] I0=$false I1=FETCH_Instr_div_in1_a1_SB_DFFSR_Q_26_D_SB_LUT4_I3_O
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:76|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_div_in1_a1_SB_DFFSR_Q_26_D_SB_LUT4_I3_O I3=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I0_SB_CARRY_CI_CO[5] O=div.dividend_SB_DFFE_Q_26_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:76|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=FETCH_Instr_div_in1_a1[5] I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a0[5] I3=FETCH_Instr_raw_a0_SB_LUT4_O_3_I3_SB_LUT4_I0_O O=FETCH_Instr_div_in1_a1_SB_DFFSR_Q_26_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_DFFSR C=clk D=FETCH_Instr_div_in1_a1_SB_DFFSR_Q_27_D Q=FETCH_Instr_div_in1_a1[4] R=FETCH_Instr_reset_a0
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage_gen.sv:1077|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_reset_a0 I3=FETCH_Instr_div_in1_a1_SB_DFFSR_Q_27_D O=FETCH_Instr_div_in1_a1_SB_DFFSR_Q_27_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000011111111
.gate SB_CARRY CI=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I0_SB_CARRY_CI_CO[4] CO=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I0_SB_CARRY_CI_CO[5] I0=$false I1=FETCH_Instr_div_in1_a1_SB_DFFSR_Q_27_D_SB_LUT4_I3_O
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:76|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_div_in1_a1_SB_DFFSR_Q_27_D_SB_LUT4_I3_O I3=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I0_SB_CARRY_CI_CO[4] O=div.dividend_SB_DFFE_Q_27_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:76|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=FETCH_Instr_div_in1_a1[4] I2=FETCH_Instr_ori_rslt_a0[4] I3=FETCH_Instr_raw_a0_SB_LUT4_O_3_I3_SB_LUT4_I0_O O=FETCH_Instr_div_in1_a1_SB_DFFSR_Q_27_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_DFFSR C=clk D=FETCH_Instr_div_in1_a1_SB_DFFSR_Q_28_D Q=FETCH_Instr_div_in1_a1[3] R=FETCH_Instr_reset_a0
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage_gen.sv:1077|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_reset_a0 I3=FETCH_Instr_div_in1_a1_SB_DFFSR_Q_28_D O=FETCH_Instr_div_in1_a1_SB_DFFSR_Q_28_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000011111111
.gate SB_CARRY CI=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I0_SB_CARRY_CI_CO[3] CO=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I0_SB_CARRY_CI_CO[4] I0=$false I1=FETCH_Instr_div_in1_a1_SB_DFFSR_Q_28_D_SB_LUT4_I3_O
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:76|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_div_in1_a1_SB_DFFSR_Q_28_D_SB_LUT4_I3_O I3=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I0_SB_CARRY_CI_CO[3] O=div.dividend_SB_DFFE_Q_28_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:76|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=FETCH_Instr_div_in1_a1[3] I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a0[3] I3=FETCH_Instr_raw_a0_SB_LUT4_O_3_I3_SB_LUT4_I0_O O=FETCH_Instr_div_in1_a1_SB_DFFSR_Q_28_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_DFFSR C=clk D=FETCH_Instr_div_in1_a1_SB_DFFSR_Q_29_D Q=FETCH_Instr_div_in1_a1[2] R=FETCH_Instr_reset_a0
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage_gen.sv:1077|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_reset_a0 I3=FETCH_Instr_div_in1_a1_SB_DFFSR_Q_29_D O=FETCH_Instr_div_in1_a1_SB_DFFSR_Q_29_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000011111111
.gate SB_CARRY CI=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I0_SB_CARRY_CI_CO[2] CO=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I0_SB_CARRY_CI_CO[3] I0=$false I1=FETCH_Instr_div_in1_a1_SB_DFFSR_Q_29_D_SB_LUT4_I3_O
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:76|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_div_in1_a1_SB_DFFSR_Q_29_D_SB_LUT4_I3_O I3=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I0_SB_CARRY_CI_CO[2] O=div.dividend_SB_DFFE_Q_29_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:76|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=FETCH_Instr_div_in1_a1[2] I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a0[2] I3=FETCH_Instr_raw_a0_SB_LUT4_O_3_I3_SB_LUT4_I0_O O=FETCH_Instr_div_in1_a1_SB_DFFSR_Q_29_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_reset_a0 I3=FETCH_Instr_div_in1_a1_SB_DFFSR_Q_2_D O=FETCH_Instr_div_in1_a1_SB_DFFSR_Q_2_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000011111111
.gate SB_CARRY CI=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I0_SB_CARRY_CI_CO[29] CO=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I0_SB_CARRY_CI_CO[30] I0=$false I1=FETCH_Instr_div_in1_a1_SB_DFFSR_Q_2_D_SB_LUT4_I3_O
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:76|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_div_in1_a1_SB_DFFSR_Q_2_D_SB_LUT4_I3_O I3=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I0_SB_CARRY_CI_CO[29] O=div.dividend_SB_DFFE_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:76|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=FETCH_Instr_div_in1_a1[29] I2=FETCH_Instr_ori_rslt_a0[29] I3=FETCH_Instr_raw_a0_SB_LUT4_O_3_I3_SB_LUT4_I0_O O=FETCH_Instr_div_in1_a1_SB_DFFSR_Q_2_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_DFFSR C=clk D=FETCH_Instr_div_in1_a1_SB_DFFSR_Q_3_D Q=FETCH_Instr_div_in1_a1[28] R=FETCH_Instr_reset_a0
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage_gen.sv:1077|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=FETCH_Instr_div_in1_a1_SB_DFFSR_Q_30_D Q=FETCH_Instr_div_in1_a1[1] R=FETCH_Instr_reset_a0
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage_gen.sv:1077|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_reset_a0 I3=FETCH_Instr_div_in1_a1_SB_DFFSR_Q_30_D O=FETCH_Instr_div_in1_a1_SB_DFFSR_Q_30_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000011111111
.gate SB_LUT4 I0=$false I1=FETCH_Instr_div_in1_a1[1] I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a0[1] I3=FETCH_Instr_raw_a0_SB_LUT4_O_3_I3_SB_LUT4_I0_O O=FETCH_Instr_div_in1_a1_SB_DFFSR_Q_30_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_DFFSR C=clk D=FETCH_Instr_div_in1_a1_SB_DFFSR_Q_31_D Q=FETCH_Instr_div_in1_a1[0] R=FETCH_Instr_reset_a0
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage_gen.sv:1077|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_reset_a0 I3=FETCH_Instr_div_in1_a1_SB_DFFSR_Q_31_D O=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000011111111
.gate SB_LUT4 I0=$false I1=FETCH_Instr_div_in1_a1[0] I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a0[0] I3=FETCH_Instr_raw_a0_SB_LUT4_O_3_I3_SB_LUT4_I0_O O=FETCH_Instr_div_in1_a1_SB_DFFSR_Q_31_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_reset_a0 I3=FETCH_Instr_div_in1_a1_SB_DFFSR_Q_3_D O=FETCH_Instr_div_in1_a1_SB_DFFSR_Q_3_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000011111111
.gate SB_CARRY CI=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I0_SB_CARRY_CI_CO[28] CO=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I0_SB_CARRY_CI_CO[29] I0=$false I1=FETCH_Instr_div_in1_a1_SB_DFFSR_Q_3_D_SB_LUT4_I3_O
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:76|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_div_in1_a1_SB_DFFSR_Q_3_D_SB_LUT4_I3_O I3=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I0_SB_CARRY_CI_CO[28] O=div.dividend_SB_DFFE_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:76|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=FETCH_Instr_div_in1_a1[28] I2=FETCH_Instr_ori_rslt_a0[28] I3=FETCH_Instr_raw_a0_SB_LUT4_O_3_I3_SB_LUT4_I0_O O=FETCH_Instr_div_in1_a1_SB_DFFSR_Q_3_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_DFFSR C=clk D=FETCH_Instr_div_in1_a1_SB_DFFSR_Q_4_D Q=FETCH_Instr_div_in1_a1[27] R=FETCH_Instr_reset_a0
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage_gen.sv:1077|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_reset_a0 I3=FETCH_Instr_div_in1_a1_SB_DFFSR_Q_4_D O=FETCH_Instr_div_in1_a1_SB_DFFSR_Q_4_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000011111111
.gate SB_CARRY CI=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I0_SB_CARRY_CI_CO[27] CO=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I0_SB_CARRY_CI_CO[28] I0=$false I1=FETCH_Instr_div_in1_a1_SB_DFFSR_Q_4_D_SB_LUT4_I3_O
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:76|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_div_in1_a1_SB_DFFSR_Q_4_D_SB_LUT4_I3_O I3=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I0_SB_CARRY_CI_CO[27] O=div.dividend_SB_DFFE_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:76|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=FETCH_Instr_div_in1_a1[27] I2=FETCH_Instr_ori_rslt_a0[27] I3=FETCH_Instr_raw_a0_SB_LUT4_O_3_I3_SB_LUT4_I0_O O=FETCH_Instr_div_in1_a1_SB_DFFSR_Q_4_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_DFFSR C=clk D=FETCH_Instr_div_in1_a1_SB_DFFSR_Q_5_D Q=FETCH_Instr_div_in1_a1[26] R=FETCH_Instr_reset_a0
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage_gen.sv:1077|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_reset_a0 I3=FETCH_Instr_div_in1_a1_SB_DFFSR_Q_5_D O=FETCH_Instr_div_in1_a1_SB_DFFSR_Q_5_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000011111111
.gate SB_CARRY CI=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I0_SB_CARRY_CI_CO[26] CO=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I0_SB_CARRY_CI_CO[27] I0=$false I1=FETCH_Instr_div_in1_a1_SB_DFFSR_Q_5_D_SB_LUT4_I3_O
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:76|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_div_in1_a1_SB_DFFSR_Q_5_D_SB_LUT4_I3_O I3=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I0_SB_CARRY_CI_CO[26] O=div.dividend_SB_DFFE_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:76|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=FETCH_Instr_div_in1_a1[26] I2=FETCH_Instr_ori_rslt_a0[26] I3=FETCH_Instr_raw_a0_SB_LUT4_O_3_I3_SB_LUT4_I0_O O=FETCH_Instr_div_in1_a1_SB_DFFSR_Q_5_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_DFFSR C=clk D=FETCH_Instr_div_in1_a1_SB_DFFSR_Q_6_D Q=FETCH_Instr_div_in1_a1[25] R=FETCH_Instr_reset_a0
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage_gen.sv:1077|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_reset_a0 I3=FETCH_Instr_div_in1_a1_SB_DFFSR_Q_6_D O=FETCH_Instr_div_in1_a1_SB_DFFSR_Q_6_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000011111111
.gate SB_CARRY CI=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I0_SB_CARRY_CI_CO[25] CO=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I0_SB_CARRY_CI_CO[26] I0=$false I1=FETCH_Instr_div_in1_a1_SB_DFFSR_Q_6_D_SB_LUT4_I3_O
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:76|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_div_in1_a1_SB_DFFSR_Q_6_D_SB_LUT4_I3_O I3=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I0_SB_CARRY_CI_CO[25] O=div.dividend_SB_DFFE_Q_6_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:76|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=FETCH_Instr_div_in1_a1[25] I2=FETCH_Instr_ori_rslt_a0[25] I3=FETCH_Instr_raw_a0_SB_LUT4_O_3_I3_SB_LUT4_I0_O O=FETCH_Instr_div_in1_a1_SB_DFFSR_Q_6_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_DFFSR C=clk D=FETCH_Instr_div_in1_a1_SB_DFFSR_Q_7_D Q=FETCH_Instr_div_in1_a1[24] R=FETCH_Instr_reset_a0
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage_gen.sv:1077|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_reset_a0 I3=FETCH_Instr_div_in1_a1_SB_DFFSR_Q_7_D O=FETCH_Instr_div_in1_a1_SB_DFFSR_Q_7_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000011111111
.gate SB_CARRY CI=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I0_SB_CARRY_CI_CO[24] CO=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I0_SB_CARRY_CI_CO[25] I0=$false I1=FETCH_Instr_div_in1_a1_SB_DFFSR_Q_7_D_SB_LUT4_I3_O
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:76|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_div_in1_a1_SB_DFFSR_Q_7_D_SB_LUT4_I3_O I3=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I0_SB_CARRY_CI_CO[24] O=div.dividend_SB_DFFE_Q_7_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:76|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=FETCH_Instr_div_in1_a1[24] I2=FETCH_Instr_ori_rslt_a0[24] I3=FETCH_Instr_raw_a0_SB_LUT4_O_3_I3_SB_LUT4_I0_O O=FETCH_Instr_div_in1_a1_SB_DFFSR_Q_7_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_DFFSR C=clk D=FETCH_Instr_div_in1_a1_SB_DFFSR_Q_8_D Q=FETCH_Instr_div_in1_a1[23] R=FETCH_Instr_reset_a0
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage_gen.sv:1077|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_reset_a0 I3=FETCH_Instr_div_in1_a1_SB_DFFSR_Q_8_D O=FETCH_Instr_div_in1_a1_SB_DFFSR_Q_8_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000011111111
.gate SB_CARRY CI=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I0_SB_CARRY_CI_CO[23] CO=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I0_SB_CARRY_CI_CO[24] I0=$false I1=FETCH_Instr_div_in1_a1_SB_DFFSR_Q_8_D_SB_LUT4_I3_O
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:76|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_div_in1_a1_SB_DFFSR_Q_8_D_SB_LUT4_I3_O I3=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I0_SB_CARRY_CI_CO[23] O=div.dividend_SB_DFFE_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:76|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=FETCH_Instr_div_in1_a1[23] I2=FETCH_Instr_ori_rslt_a0[23] I3=FETCH_Instr_raw_a0_SB_LUT4_O_3_I3_SB_LUT4_I0_O O=FETCH_Instr_div_in1_a1_SB_DFFSR_Q_8_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_DFFSR C=clk D=FETCH_Instr_div_in1_a1_SB_DFFSR_Q_9_D Q=FETCH_Instr_div_in1_a1[22] R=FETCH_Instr_reset_a0
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage_gen.sv:1077|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_reset_a0 I3=FETCH_Instr_div_in1_a1_SB_DFFSR_Q_9_D O=FETCH_Instr_div_in1_a1_SB_DFFSR_Q_9_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000011111111
.gate SB_CARRY CI=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I0_SB_CARRY_CI_CO[22] CO=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I0_SB_CARRY_CI_CO[23] I0=$false I1=FETCH_Instr_div_in1_a1_SB_DFFSR_Q_9_D_SB_LUT4_I3_O
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:76|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_div_in1_a1_SB_DFFSR_Q_9_D_SB_LUT4_I3_O I3=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I0_SB_CARRY_CI_CO[22] O=div.dividend_SB_DFFE_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:76|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=FETCH_Instr_div_in1_a1[22] I2=FETCH_Instr_ori_rslt_a0[22] I3=FETCH_Instr_raw_a0_SB_LUT4_O_3_I3_SB_LUT4_I0_O O=FETCH_Instr_div_in1_a1_SB_DFFSR_Q_9_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_reset_a0 I3=FETCH_Instr_div_in1_a1_SB_DFFSR_Q_D O=FETCH_Instr_div_in1_a1_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000011111111
.gate SB_LUT4 I0=$false I1=FETCH_Instr_div_in1_a1[31] I2=FETCH_Instr_ori_rslt_a0[31] I3=FETCH_Instr_raw_a0_SB_LUT4_O_3_I3_SB_LUT4_I0_O O=FETCH_Instr_div_in1_a1_SB_DFFSR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_DFFSR C=clk D=FETCH_Instr_div_in2_a1_SB_DFFSR_Q_D Q=FETCH_Instr_div_in2_a1[31] R=FETCH_Instr_reset_a0
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage_gen.sv:1080|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=FETCH_Instr_div_in2_a1_SB_DFFSR_Q_1_D Q=FETCH_Instr_div_in2_a1[30] R=FETCH_Instr_reset_a0
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage_gen.sv:1080|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=FETCH_Instr_div_in2_a1_SB_DFFSR_Q_10_D Q=FETCH_Instr_div_in2_a1[21] R=FETCH_Instr_reset_a0
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage_gen.sv:1080|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=FETCH_Instr_div_in2_a1[21] I2=FETCH_Instr_st_reg_value_a0[21] I3=FETCH_Instr_raw_a0_SB_LUT4_O_3_I3_SB_LUT4_I0_O O=FETCH_Instr_div_in2_a1_SB_DFFSR_Q_10_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_DFFSR C=clk D=FETCH_Instr_div_in2_a1_SB_DFFSR_Q_11_D Q=FETCH_Instr_div_in2_a1[20] R=FETCH_Instr_reset_a0
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage_gen.sv:1080|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=FETCH_Instr_div_in2_a1[20] I2=FETCH_Instr_st_reg_value_a0[20] I3=FETCH_Instr_raw_a0_SB_LUT4_O_3_I3_SB_LUT4_I0_O O=FETCH_Instr_div_in2_a1_SB_DFFSR_Q_11_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_DFFSR C=clk D=FETCH_Instr_div_in2_a1_SB_DFFSR_Q_12_D Q=FETCH_Instr_div_in2_a1[19] R=FETCH_Instr_reset_a0
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage_gen.sv:1080|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=FETCH_Instr_div_in2_a1[19] I2=FETCH_Instr_st_reg_value_a0[19] I3=FETCH_Instr_raw_a0_SB_LUT4_O_3_I3_SB_LUT4_I0_O O=FETCH_Instr_div_in2_a1_SB_DFFSR_Q_12_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_DFFSR C=clk D=FETCH_Instr_div_in2_a1_SB_DFFSR_Q_13_D Q=FETCH_Instr_div_in2_a1[18] R=FETCH_Instr_reset_a0
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage_gen.sv:1080|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=FETCH_Instr_div_in2_a1[18] I2=FETCH_Instr_st_reg_value_a0[18] I3=FETCH_Instr_raw_a0_SB_LUT4_O_3_I3_SB_LUT4_I0_O O=FETCH_Instr_div_in2_a1_SB_DFFSR_Q_13_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_DFFSR C=clk D=FETCH_Instr_div_in2_a1_SB_DFFSR_Q_14_D Q=FETCH_Instr_div_in2_a1[17] R=FETCH_Instr_reset_a0
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage_gen.sv:1080|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=FETCH_Instr_div_in2_a1[17] I2=FETCH_Instr_st_reg_value_a0[17] I3=FETCH_Instr_raw_a0_SB_LUT4_O_3_I3_SB_LUT4_I0_O O=FETCH_Instr_div_in2_a1_SB_DFFSR_Q_14_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_DFFSR C=clk D=FETCH_Instr_div_in2_a1_SB_DFFSR_Q_15_D Q=FETCH_Instr_div_in2_a1[16] R=FETCH_Instr_reset_a0
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage_gen.sv:1080|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=FETCH_Instr_div_in2_a1[16] I2=FETCH_Instr_st_reg_value_a0[16] I3=FETCH_Instr_raw_a0_SB_LUT4_O_3_I3_SB_LUT4_I0_O O=FETCH_Instr_div_in2_a1_SB_DFFSR_Q_15_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_DFFSR C=clk D=FETCH_Instr_div_in2_a1_SB_DFFSR_Q_16_D Q=FETCH_Instr_div_in2_a1[15] R=FETCH_Instr_reset_a0
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage_gen.sv:1080|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=FETCH_Instr_div_in2_a1[15] I2=FETCH_Instr_st_reg_value_a0[15] I3=FETCH_Instr_raw_a0_SB_LUT4_O_3_I3_SB_LUT4_I0_O O=FETCH_Instr_div_in2_a1_SB_DFFSR_Q_16_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_DFFSR C=clk D=FETCH_Instr_div_in2_a1_SB_DFFSR_Q_17_D Q=FETCH_Instr_div_in2_a1[14] R=FETCH_Instr_reset_a0
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage_gen.sv:1080|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=FETCH_Instr_div_in2_a1[14] I2=FETCH_Instr_st_reg_value_a0[14] I3=FETCH_Instr_raw_a0_SB_LUT4_O_3_I3_SB_LUT4_I0_O O=FETCH_Instr_div_in2_a1_SB_DFFSR_Q_17_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_DFFSR C=clk D=FETCH_Instr_div_in2_a1_SB_DFFSR_Q_18_D Q=FETCH_Instr_div_in2_a1[13] R=FETCH_Instr_reset_a0
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage_gen.sv:1080|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=FETCH_Instr_div_in2_a1[13] I2=FETCH_Instr_st_reg_value_a0[13] I3=FETCH_Instr_raw_a0_SB_LUT4_O_3_I3_SB_LUT4_I0_O O=FETCH_Instr_div_in2_a1_SB_DFFSR_Q_18_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_DFFSR C=clk D=FETCH_Instr_div_in2_a1_SB_DFFSR_Q_19_D Q=FETCH_Instr_div_in2_a1[12] R=FETCH_Instr_reset_a0
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage_gen.sv:1080|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=FETCH_Instr_div_in2_a1[12] I2=FETCH_Instr_st_reg_value_a0[12] I3=FETCH_Instr_raw_a0_SB_LUT4_O_3_I3_SB_LUT4_I0_O O=FETCH_Instr_div_in2_a1_SB_DFFSR_Q_19_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=FETCH_Instr_div_in2_a1[30] I2=FETCH_Instr_st_reg_value_a0[30] I3=FETCH_Instr_raw_a0_SB_LUT4_O_3_I3_SB_LUT4_I0_O O=FETCH_Instr_div_in2_a1_SB_DFFSR_Q_1_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_DFFSR C=clk D=FETCH_Instr_div_in2_a1_SB_DFFSR_Q_2_D Q=FETCH_Instr_div_in2_a1[29] R=FETCH_Instr_reset_a0
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage_gen.sv:1080|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=FETCH_Instr_div_in2_a1_SB_DFFSR_Q_20_D Q=FETCH_Instr_div_in2_a1[11] R=FETCH_Instr_reset_a0
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage_gen.sv:1080|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=FETCH_Instr_div_in2_a1[11] I2=FETCH_Instr_st_reg_value_a0[11] I3=FETCH_Instr_raw_a0_SB_LUT4_O_3_I3_SB_LUT4_I0_O O=FETCH_Instr_div_in2_a1_SB_DFFSR_Q_20_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_DFFSR C=clk D=FETCH_Instr_div_in2_a1_SB_DFFSR_Q_21_D Q=FETCH_Instr_div_in2_a1[10] R=FETCH_Instr_reset_a0
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage_gen.sv:1080|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=FETCH_Instr_div_in2_a1[10] I2=FETCH_Instr_st_reg_value_a0[10] I3=FETCH_Instr_raw_a0_SB_LUT4_O_3_I3_SB_LUT4_I0_O O=FETCH_Instr_div_in2_a1_SB_DFFSR_Q_21_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_DFFSR C=clk D=FETCH_Instr_div_in2_a1_SB_DFFSR_Q_22_D Q=FETCH_Instr_div_in2_a1[9] R=FETCH_Instr_reset_a0
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage_gen.sv:1080|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=FETCH_Instr_div_in2_a1[9] I2=FETCH_Instr_st_reg_value_a0[9] I3=FETCH_Instr_raw_a0_SB_LUT4_O_3_I3_SB_LUT4_I0_O O=FETCH_Instr_div_in2_a1_SB_DFFSR_Q_22_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_DFFSR C=clk D=FETCH_Instr_div_in2_a1_SB_DFFSR_Q_23_D Q=FETCH_Instr_div_in2_a1[8] R=FETCH_Instr_reset_a0
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage_gen.sv:1080|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=FETCH_Instr_div_in2_a1[8] I2=FETCH_Instr_st_reg_value_a0[8] I3=FETCH_Instr_raw_a0_SB_LUT4_O_3_I3_SB_LUT4_I0_O O=FETCH_Instr_div_in2_a1_SB_DFFSR_Q_23_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_DFFSR C=clk D=FETCH_Instr_div_in2_a1_SB_DFFSR_Q_24_D Q=FETCH_Instr_div_in2_a1[7] R=FETCH_Instr_reset_a0
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage_gen.sv:1080|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=FETCH_Instr_div_in2_a1[7] I2=FETCH_Instr_st_reg_value_a0[7] I3=FETCH_Instr_raw_a0_SB_LUT4_O_3_I3_SB_LUT4_I0_O O=FETCH_Instr_div_in2_a1_SB_DFFSR_Q_24_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_DFFSR C=clk D=FETCH_Instr_div_in2_a1_SB_DFFSR_Q_25_D Q=FETCH_Instr_div_in2_a1[6] R=FETCH_Instr_reset_a0
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage_gen.sv:1080|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=FETCH_Instr_div_in2_a1[6] I2=FETCH_Instr_st_reg_value_a0[6] I3=FETCH_Instr_raw_a0_SB_LUT4_O_3_I3_SB_LUT4_I0_O O=FETCH_Instr_div_in2_a1_SB_DFFSR_Q_25_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_DFFSR C=clk D=FETCH_Instr_div_in2_a1_SB_DFFSR_Q_26_D Q=FETCH_Instr_div_in2_a1[5] R=FETCH_Instr_reset_a0
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage_gen.sv:1080|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=FETCH_Instr_div_in2_a1[5] I2=FETCH_Instr_st_reg_value_a0[5] I3=FETCH_Instr_raw_a0_SB_LUT4_O_3_I3_SB_LUT4_I0_O O=FETCH_Instr_div_in2_a1_SB_DFFSR_Q_26_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_DFFSR C=clk D=FETCH_Instr_div_in2_a1_SB_DFFSR_Q_27_D Q=FETCH_Instr_div_in2_a1[4] R=FETCH_Instr_reset_a0
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage_gen.sv:1080|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=FETCH_Instr_div_in2_a1[4] I2=FETCH_Instr_st_reg_value_a0[4] I3=FETCH_Instr_raw_a0_SB_LUT4_O_3_I3_SB_LUT4_I0_O O=FETCH_Instr_div_in2_a1_SB_DFFSR_Q_27_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_DFFSR C=clk D=FETCH_Instr_div_in2_a1_SB_DFFSR_Q_28_D Q=FETCH_Instr_div_in2_a1[3] R=FETCH_Instr_reset_a0
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage_gen.sv:1080|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=FETCH_Instr_div_in2_a1[3] I2=FETCH_Instr_st_reg_value_a0[3] I3=FETCH_Instr_raw_a0_SB_LUT4_O_3_I3_SB_LUT4_I0_O O=FETCH_Instr_div_in2_a1_SB_DFFSR_Q_28_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_DFFSR C=clk D=FETCH_Instr_div_in2_a1_SB_DFFSR_Q_29_D Q=FETCH_Instr_div_in2_a1[2] R=FETCH_Instr_reset_a0
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage_gen.sv:1080|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=FETCH_Instr_div_in2_a1[2] I2=FETCH_Instr_st_reg_value_a0[2] I3=FETCH_Instr_raw_a0_SB_LUT4_O_3_I3_SB_LUT4_I0_O O=FETCH_Instr_div_in2_a1_SB_DFFSR_Q_29_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=FETCH_Instr_div_in2_a1[29] I2=FETCH_Instr_st_reg_value_a0[29] I3=FETCH_Instr_raw_a0_SB_LUT4_O_3_I3_SB_LUT4_I0_O O=FETCH_Instr_div_in2_a1_SB_DFFSR_Q_2_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_DFFSR C=clk D=FETCH_Instr_div_in2_a1_SB_DFFSR_Q_3_D Q=FETCH_Instr_div_in2_a1[28] R=FETCH_Instr_reset_a0
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage_gen.sv:1080|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=FETCH_Instr_div_in2_a1_SB_DFFSR_Q_30_D Q=FETCH_Instr_div_in2_a1[1] R=FETCH_Instr_reset_a0
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage_gen.sv:1080|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=FETCH_Instr_div_in2_a1[1] I2=FETCH_Instr_st_reg_value_a0[1] I3=FETCH_Instr_raw_a0_SB_LUT4_O_3_I3_SB_LUT4_I0_O O=FETCH_Instr_div_in2_a1_SB_DFFSR_Q_30_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_DFFSR C=clk D=FETCH_Instr_div_in2_a1_SB_DFFSR_Q_31_D Q=FETCH_Instr_div_in2_a1[0] R=FETCH_Instr_reset_a0
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage_gen.sv:1080|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=FETCH_Instr_div_in2_a1[0] I2=FETCH_Instr_st_reg_value_a0[0] I3=FETCH_Instr_raw_a0_SB_LUT4_O_3_I3_SB_LUT4_I0_O O=FETCH_Instr_div_in2_a1_SB_DFFSR_Q_31_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=FETCH_Instr_div_in2_a1[28] I2=FETCH_Instr_st_reg_value_a0[28] I3=FETCH_Instr_raw_a0_SB_LUT4_O_3_I3_SB_LUT4_I0_O O=FETCH_Instr_div_in2_a1_SB_DFFSR_Q_3_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_DFFSR C=clk D=FETCH_Instr_div_in2_a1_SB_DFFSR_Q_4_D Q=FETCH_Instr_div_in2_a1[27] R=FETCH_Instr_reset_a0
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage_gen.sv:1080|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=FETCH_Instr_div_in2_a1[27] I2=FETCH_Instr_st_reg_value_a0[27] I3=FETCH_Instr_raw_a0_SB_LUT4_O_3_I3_SB_LUT4_I0_O O=FETCH_Instr_div_in2_a1_SB_DFFSR_Q_4_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_DFFSR C=clk D=FETCH_Instr_div_in2_a1_SB_DFFSR_Q_5_D Q=FETCH_Instr_div_in2_a1[26] R=FETCH_Instr_reset_a0
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage_gen.sv:1080|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=FETCH_Instr_div_in2_a1[26] I2=FETCH_Instr_st_reg_value_a0[26] I3=FETCH_Instr_raw_a0_SB_LUT4_O_3_I3_SB_LUT4_I0_O O=FETCH_Instr_div_in2_a1_SB_DFFSR_Q_5_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_DFFSR C=clk D=FETCH_Instr_div_in2_a1_SB_DFFSR_Q_6_D Q=FETCH_Instr_div_in2_a1[25] R=FETCH_Instr_reset_a0
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage_gen.sv:1080|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=FETCH_Instr_div_in2_a1[25] I2=FETCH_Instr_st_reg_value_a0[25] I3=FETCH_Instr_raw_a0_SB_LUT4_O_3_I3_SB_LUT4_I0_O O=FETCH_Instr_div_in2_a1_SB_DFFSR_Q_6_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_DFFSR C=clk D=FETCH_Instr_div_in2_a1_SB_DFFSR_Q_7_D Q=FETCH_Instr_div_in2_a1[24] R=FETCH_Instr_reset_a0
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage_gen.sv:1080|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=FETCH_Instr_div_in2_a1[24] I2=FETCH_Instr_st_reg_value_a0[24] I3=FETCH_Instr_raw_a0_SB_LUT4_O_3_I3_SB_LUT4_I0_O O=FETCH_Instr_div_in2_a1_SB_DFFSR_Q_7_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_DFFSR C=clk D=FETCH_Instr_div_in2_a1_SB_DFFSR_Q_8_D Q=FETCH_Instr_div_in2_a1[23] R=FETCH_Instr_reset_a0
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage_gen.sv:1080|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=FETCH_Instr_div_in2_a1[23] I2=FETCH_Instr_st_reg_value_a0[23] I3=FETCH_Instr_raw_a0_SB_LUT4_O_3_I3_SB_LUT4_I0_O O=FETCH_Instr_div_in2_a1_SB_DFFSR_Q_8_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_DFFSR C=clk D=FETCH_Instr_div_in2_a1_SB_DFFSR_Q_9_D Q=FETCH_Instr_div_in2_a1[22] R=FETCH_Instr_reset_a0
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage_gen.sv:1080|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=FETCH_Instr_div_in2_a1[22] I2=FETCH_Instr_st_reg_value_a0[22] I3=FETCH_Instr_raw_a0_SB_LUT4_O_3_I3_SB_LUT4_I0_O O=FETCH_Instr_div_in2_a1_SB_DFFSR_Q_9_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=FETCH_Instr_reset_a0 I1=FETCH_Instr_div_in1_a1_SB_DFFSR_Q_D I2=FETCH_Instr_div_in2_a1_SB_DFFSR_Q_D I3=div.instr_div O=div.outsign_SB_DFFE_Q_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001010000000000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_div_in2_a1[31] I2=FETCH_Instr_st_reg_value_a0[31] I3=FETCH_Instr_raw_a0_SB_LUT4_O_3_I3_SB_LUT4_I0_O O=FETCH_Instr_div_in2_a1_SB_DFFSR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_aborting_trap_a0_SB_LUT4_I2_O_SB_LUT4_I2_O I3=FETCH_Instr_div_mul_a0 O=FETCH_Instr_div_mul_a0_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=FETCH_Instr_Pc_a0[2] I1=FETCH_Instr_Pc_a0[5] I2=FETCH_Instr_Pc_a0[3] I3=FETCH_Instr_Pc_a0[4] O=FETCH_Instr_div_mul_a0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001010011100000
.gate SB_DFFSR C=clk D=FETCH_Instr_div_stall_a1_SB_DFFSR_Q_D Q=FETCH_Instr_div_stall_a1 R=FETCH_Instr_reset_a0
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage_gen.sv:1083|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=FETCH_Instr_div_stall_a1_SB_DFFSR_Q_D I2=FETCH_Instr_aborting_trap_a0_SB_LUT4_I2_O_SB_LUT4_I2_O I3=FETCH_Instr_mulblk_valid_a0 O=FETCH_Instr_div_stall_a1_SB_DFFSR_Q_D_SB_LUT4_I1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111111111000000
.gate SB_LUT4 I0=FETCH_Instr_div_mul_a0_SB_LUT4_I3_O I1=FETCH_Instr_div_stall_a1 I2=FETCH_Instr_raw_a0_SB_LUT4_O_3_I3_SB_LUT4_I0_O I3=FETCH_Instr_trigger_next_pc_div_mul_second_issue_a1 O=FETCH_Instr_div_stall_a1_SB_DFFSR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000011110100
.gate SB_DFFSR C=clk D=FETCH_Instr_instr_type_div_a1_SB_DFFSR_Q_D Q=FETCH_Instr_instr_type_div_a1[3] R=FETCH_Instr_reset_a0
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage_gen.sv:1086|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=FETCH_Instr_instr_type_div_a1_SB_DFFSR_Q_1_D Q=FETCH_Instr_instr_type_div_a1[2] R=FETCH_Instr_reset_a0
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage_gen.sv:1086|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_raw_a0_SB_LUT4_O_3_I3_SB_LUT4_I0_O I3=FETCH_Instr_instr_type_div_a1[2] O=FETCH_Instr_instr_type_div_a1_SB_DFFSR_Q_1_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111100000000
.gate SB_DFFSR C=clk D=FETCH_Instr_instr_type_div_a1_SB_DFFSR_Q_2_D Q=FETCH_Instr_instr_type_div_a1[1] R=FETCH_Instr_reset_a0
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage_gen.sv:1086|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_raw_a0_SB_LUT4_O_3_I3_SB_LUT4_I0_O I3=FETCH_Instr_instr_type_div_a1[1] O=FETCH_Instr_instr_type_div_a1_SB_DFFSR_Q_2_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111100000000
.gate SB_DFFSR C=clk D=div.instr_rem_SB_DFFSR_Q_D_SB_LUT4_O_I2 Q=FETCH_Instr_instr_type_div_a1[0] R=FETCH_Instr_reset_a0
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage_gen.sv:1086|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_raw_a0_SB_LUT4_O_3_I3_SB_LUT4_I0_O I3=FETCH_Instr_instr_type_div_a1[3] O=FETCH_Instr_instr_type_div_a1_SB_DFFSR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111100000000
.gate SB_DFFSR C=clk D=FETCH_Instr_instr_type_mul_a1_SB_DFFSR_Q_D Q=FETCH_Instr_instr_type_mul_a1[3] R=FETCH_Instr_reset_a0
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage_gen.sv:1089|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=FETCH_Instr_instr_type_mul_a1_SB_DFFSR_Q_1_D Q=FETCH_Instr_instr_type_mul_a1[2] R=FETCH_Instr_reset_a0
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage_gen.sv:1089|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_mulblk_valid_a0 I3=FETCH_Instr_instr_type_mul_a1[2] O=FETCH_Instr_instr_type_mul_a1_SB_DFFSR_Q_1_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111100000000
.gate SB_DFFSR C=clk D=FETCH_Instr_instr_type_mul_a1_SB_DFFSR_Q_2_D Q=FETCH_Instr_instr_type_mul_a1[1] R=FETCH_Instr_reset_a0
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage_gen.sv:1089|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_mulblk_valid_a0 I3=FETCH_Instr_instr_type_mul_a1[1] O=FETCH_Instr_instr_type_mul_a1_SB_DFFSR_Q_2_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111100000000
.gate SB_DFFSR C=clk D=mul.instr_any_mulh_SB_LUT4_O_I1 Q=FETCH_Instr_instr_type_mul_a1[0] R=FETCH_Instr_reset_a0
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage_gen.sv:1089|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_mulblk_valid_a0 I3=FETCH_Instr_instr_type_mul_a1[3] O=FETCH_Instr_instr_type_mul_a1_SB_DFFSR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=FETCH_Instr_Pc_a0[3] I1=FETCH_Instr_Pc_a0[4] I2=FETCH_Instr_Pc_a0[5] I3=FETCH_Instr_Pc_a0[2] O=FETCH_Instr_ld_st_word_a0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0101110000000000
.gate SB_CARRY CI=FETCH_Instr_lui_rslt_a0_SB_CARRY_I0_2_CO[3] CO=FETCH_Instr_lui_rslt_a0_SB_CARRY_I0_CO I0=FETCH_Instr_lui_rslt_a0[18] I1=$true
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_lui_rslt_a0_SB_CARRY_I0_2_CO[2] CO=FETCH_Instr_lui_rslt_a0_SB_CARRY_I0_2_CO[3] I0=FETCH_Instr_lui_rslt_a0[17] I1=$true
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_raw_a0[15] CO=FETCH_Instr_lui_rslt_a0_SB_CARRY_I0_2_CO[2] I0=FETCH_Instr_lui_rslt_a0[16] I1=$true
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=FETCH_Instr_lui_rslt_a0[18] I2=$true I3=FETCH_Instr_lui_rslt_a0_SB_CARRY_I0_2_CO[3] O=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=FETCH_Instr_lui_rslt_a0[17] I2=$true I3=FETCH_Instr_lui_rslt_a0_SB_CARRY_I0_2_CO[2] O=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=FETCH_Instr_lui_rslt_a0[16] I2=$true I3=FETCH_Instr_raw_a0[15] O=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_lui_rslt_a0[18] I3=FETCH_Instr_lui_rslt_a0[17] O=FETCH_Instr_lui_rslt_a0_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=FETCH_Instr_Pc_a0[3] I1=FETCH_Instr_Pc_a0[4] I2=FETCH_Instr_Pc_a0[2] I3=FETCH_Instr_Pc_a0[5] O=FETCH_Instr_lui_rslt_a0[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111000111000000
.gate SB_LUT4 I0=FETCH_Instr_Pc_a0[2] I1=FETCH_Instr_Pc_a0[4] I2=FETCH_Instr_Pc_a0[3] I3=FETCH_Instr_Pc_a0[5] O=FETCH_Instr_lui_rslt_a0[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000111110001000
.gate SB_LUT4 I0=FETCH_Instr_Pc_a0[2] I1=FETCH_Instr_Pc_a0[5] I2=FETCH_Instr_Pc_a0[4] I3=FETCH_Instr_Pc_a0[3] O=FETCH_Instr_lui_rslt_a0[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1001111001000000
.gate SB_LUT4 I0=FETCH_Instr_replay_a0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O I1=FETCH_Instr_misaligned_indirect_jump_target_a0 I2=FETCH_Instr_misaligned_indirect_jump_target_a0_SB_LUT4_I1_I2 I3=FETCH_Instr_stall_cnt_upper_mul_a1_SB_LUT4_I3_O O=FETCH_Instr_misaligned_indirect_jump_target_a0_SB_LUT4_I1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000011111000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Pc_a0[3] I2=FETCH_Instr_Pc_a0[2] I3=FETCH_Instr_raw_a0_SB_LUT4_O_I2 O=FETCH_Instr_misaligned_indirect_jump_target_a0_SB_LUT4_I1_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100000000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_misaligned_jump_target_a0 I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a0[1] I3=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_1_CO[1] O=FETCH_Instr_misaligned_indirect_jump_target_a0
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:1052|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=FETCH_Instr_raw_a0[20] CO=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO[2] I0=FETCH_Instr_misaligned_jump_target_a0 I1=$true
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_1_CO[1] CO=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_1_CO[2] I0=FETCH_Instr_misaligned_jump_target_a0 I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a0[1]
.attr src "warp-v_risc-v_1-stage.sv:1052|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_1_CO[9] CO=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_1_CO[10] I0=FETCH_Instr_raw_aq_a0 I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a0[9]
.attr src "warp-v_risc-v_1-stage.sv:1052|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_1_CO[8] CO=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_1_CO[9] I0=FETCH_Instr_raw_aq_a0 I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a0[8]
.attr src "warp-v_risc-v_1-stage.sv:1052|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_1_CO[28] CO=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_1_CO[29] I0=$false I1=FETCH_Instr_ori_rslt_a0[28]
.attr src "warp-v_risc-v_1-stage.sv:1052|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_1_CO[27] CO=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_1_CO[28] I0=$false I1=FETCH_Instr_ori_rslt_a0[27]
.attr src "warp-v_risc-v_1-stage.sv:1052|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_1_CO[26] CO=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_1_CO[27] I0=$false I1=FETCH_Instr_ori_rslt_a0[26]
.attr src "warp-v_risc-v_1-stage.sv:1052|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_1_CO[25] CO=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_1_CO[26] I0=$false I1=FETCH_Instr_ori_rslt_a0[25]
.attr src "warp-v_risc-v_1-stage.sv:1052|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_1_CO[24] CO=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_1_CO[25] I0=$false I1=FETCH_Instr_ori_rslt_a0[24]
.attr src "warp-v_risc-v_1-stage.sv:1052|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_1_CO[23] CO=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_1_CO[24] I0=$false I1=FETCH_Instr_ori_rslt_a0[23]
.attr src "warp-v_risc-v_1-stage.sv:1052|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_1_CO[22] CO=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_1_CO[23] I0=$false I1=FETCH_Instr_ori_rslt_a0[22]
.attr src "warp-v_risc-v_1-stage.sv:1052|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_1_CO[21] CO=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_1_CO[22] I0=$false I1=FETCH_Instr_ori_rslt_a0[21]
.attr src "warp-v_risc-v_1-stage.sv:1052|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_1_CO[20] CO=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_1_CO[21] I0=$false I1=FETCH_Instr_ori_rslt_a0[20]
.attr src "warp-v_risc-v_1-stage.sv:1052|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_1_CO[19] CO=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_1_CO[20] I0=$false I1=FETCH_Instr_ori_rslt_a0[19]
.attr src "warp-v_risc-v_1-stage.sv:1052|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_1_CO[7] CO=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_1_CO[8] I0=FETCH_Instr_raw_a0[27] I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a0[7]
.attr src "warp-v_risc-v_1-stage.sv:1052|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_1_CO[18] CO=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_1_CO[19] I0=$false I1=FETCH_Instr_ori_rslt_a0[18]
.attr src "warp-v_risc-v_1-stage.sv:1052|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_1_CO[17] CO=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_1_CO[18] I0=$false I1=FETCH_Instr_ori_rslt_a0[17]
.attr src "warp-v_risc-v_1-stage.sv:1052|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_1_CO[16] CO=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_1_CO[17] I0=$false I1=FETCH_Instr_ori_rslt_a0[16]
.attr src "warp-v_risc-v_1-stage.sv:1052|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_1_CO[15] CO=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_1_CO[16] I0=$false I1=FETCH_Instr_ori_rslt_a0[15]
.attr src "warp-v_risc-v_1-stage.sv:1052|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_1_CO[14] CO=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_1_CO[15] I0=$false I1=FETCH_Instr_ori_rslt_a0[14]
.attr src "warp-v_risc-v_1-stage.sv:1052|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_1_CO[13] CO=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_1_CO[14] I0=$false I1=FETCH_Instr_ori_rslt_a0[13]
.attr src "warp-v_risc-v_1-stage.sv:1052|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_1_CO[12] CO=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_1_CO[13] I0=$false I1=FETCH_Instr_ori_rslt_a0[12]
.attr src "warp-v_risc-v_1-stage.sv:1052|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_1_CO[11] CO=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_1_CO[12] I0=$false I1=FETCH_Instr_ori_rslt_a0[11]
.attr src "warp-v_risc-v_1-stage.sv:1052|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_1_CO[10] CO=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_1_CO[11] I0=FETCH_Instr_raw_aq_a0 I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a0[10]
.attr src "warp-v_risc-v_1-stage.sv:1052|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$false CO=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_1_CO[1] I0=FETCH_Instr_raw_a0[20] I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a0[0]
.attr src "warp-v_risc-v_1-stage.sv:1052|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_1_CO[6] CO=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_1_CO[7] I0=FETCH_Instr_raw_aq_a0 I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a0[6]
.attr src "warp-v_risc-v_1-stage.sv:1052|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_1_CO[5] CO=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_1_CO[6] I0=FETCH_Instr_raw_rl_a0 I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a0[5]
.attr src "warp-v_risc-v_1-stage.sv:1052|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_1_CO[4] CO=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_1_CO[5] I0=$false I1=FETCH_Instr_ori_rslt_a0[4]
.attr src "warp-v_risc-v_1-stage.sv:1052|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_1_CO[3] CO=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_1_CO[4] I0=FETCH_Instr_raw_a0[23] I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a0[3]
.attr src "warp-v_risc-v_1-stage.sv:1052|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_1_CO[30] CO=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_1_CO[31] I0=$false I1=FETCH_Instr_ori_rslt_a0[30]
.attr src "warp-v_risc-v_1-stage.sv:1052|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_1_CO[2] CO=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_1_CO[3] I0=FETCH_Instr_raw_a0[22] I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a0[2]
.attr src "warp-v_risc-v_1-stage.sv:1052|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_1_CO[29] CO=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_1_CO[30] I0=$false I1=FETCH_Instr_ori_rslt_a0[29]
.attr src "warp-v_risc-v_1-stage.sv:1052|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO[3] CO=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_CARRY_CI_CO I0=FETCH_Instr_raw_a0[23] I1=$true
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO[2] CO=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO[3] I0=FETCH_Instr_raw_a0[22] I1=$true
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=FETCH_Instr_raw_a0[23] I2=$true I3=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO[3] O=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=FETCH_Instr_raw_a0[22] I2=$true I3=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO[2] O=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=FETCH_Instr_misaligned_jump_target_a0 I2=$true I3=FETCH_Instr_raw_a0[20] O=FETCH_Instr_misaligned_jump_target_a0_SB_LUT4_I1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=FETCH_Instr_Pc_a0[4] I1=FETCH_Instr_Pc_a0[2] I2=FETCH_Instr_Pc_a0[5] I3=FETCH_Instr_Pc_a0[3] O=FETCH_Instr_misaligned_jump_target_a0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001001100101101
.gate SB_DFFSR C=clk D=mul.rs1_SB_DFFESR_Q_1_D Q=FETCH_Instr_mul_in1_a1[31] R=FETCH_Instr_reset_a0
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage_gen.sv:1092|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=mul.rs1_SB_DFFESR_Q_2_D Q=FETCH_Instr_mul_in1_a1[30] R=FETCH_Instr_reset_a0
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage_gen.sv:1092|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=mul.rs1_SB_DFFESR_Q_11_D Q=FETCH_Instr_mul_in1_a1[21] R=FETCH_Instr_reset_a0
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage_gen.sv:1092|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=mul.rs1_SB_DFFESR_Q_12_D Q=FETCH_Instr_mul_in1_a1[20] R=FETCH_Instr_reset_a0
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage_gen.sv:1092|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=mul.rs1_SB_DFFESR_Q_13_D Q=FETCH_Instr_mul_in1_a1[19] R=FETCH_Instr_reset_a0
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage_gen.sv:1092|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=mul.rs1_SB_DFFESR_Q_14_D Q=FETCH_Instr_mul_in1_a1[18] R=FETCH_Instr_reset_a0
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage_gen.sv:1092|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=mul.rs1_SB_DFFESR_Q_15_D Q=FETCH_Instr_mul_in1_a1[17] R=FETCH_Instr_reset_a0
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage_gen.sv:1092|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=mul.rs1_SB_DFFESR_Q_16_D Q=FETCH_Instr_mul_in1_a1[16] R=FETCH_Instr_reset_a0
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage_gen.sv:1092|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=mul.rs1_SB_DFFESR_Q_17_D Q=FETCH_Instr_mul_in1_a1[15] R=FETCH_Instr_reset_a0
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage_gen.sv:1092|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=mul.rs1_SB_DFFESR_Q_18_D Q=FETCH_Instr_mul_in1_a1[14] R=FETCH_Instr_reset_a0
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage_gen.sv:1092|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=mul.rs1_SB_DFFESR_Q_19_D Q=FETCH_Instr_mul_in1_a1[13] R=FETCH_Instr_reset_a0
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage_gen.sv:1092|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=mul.rs1_SB_DFFESR_Q_20_D Q=FETCH_Instr_mul_in1_a1[12] R=FETCH_Instr_reset_a0
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage_gen.sv:1092|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=mul.rs1_SB_DFFESR_Q_3_D Q=FETCH_Instr_mul_in1_a1[29] R=FETCH_Instr_reset_a0
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage_gen.sv:1092|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=mul.rs1_SB_DFFESR_Q_21_D Q=FETCH_Instr_mul_in1_a1[11] R=FETCH_Instr_reset_a0
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage_gen.sv:1092|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=mul.rs1_SB_DFFESR_Q_22_D Q=FETCH_Instr_mul_in1_a1[10] R=FETCH_Instr_reset_a0
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage_gen.sv:1092|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=mul.rs1_SB_DFFESR_Q_23_D Q=FETCH_Instr_mul_in1_a1[9] R=FETCH_Instr_reset_a0
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage_gen.sv:1092|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=mul.rs1_SB_DFFESR_Q_24_D Q=FETCH_Instr_mul_in1_a1[8] R=FETCH_Instr_reset_a0
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage_gen.sv:1092|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=mul.rs1_SB_DFFESR_Q_25_D Q=FETCH_Instr_mul_in1_a1[7] R=FETCH_Instr_reset_a0
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage_gen.sv:1092|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=mul.rs1_SB_DFFESR_Q_26_D Q=FETCH_Instr_mul_in1_a1[6] R=FETCH_Instr_reset_a0
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage_gen.sv:1092|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=mul.rs1_SB_DFFESR_Q_27_D Q=FETCH_Instr_mul_in1_a1[5] R=FETCH_Instr_reset_a0
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage_gen.sv:1092|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=mul.rs1_SB_DFFESR_Q_28_D Q=FETCH_Instr_mul_in1_a1[4] R=FETCH_Instr_reset_a0
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage_gen.sv:1092|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=mul.rs1_SB_DFFESR_Q_29_D Q=FETCH_Instr_mul_in1_a1[3] R=FETCH_Instr_reset_a0
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage_gen.sv:1092|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=mul.rs1_SB_DFFESR_Q_30_D Q=FETCH_Instr_mul_in1_a1[2] R=FETCH_Instr_reset_a0
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage_gen.sv:1092|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=mul.rs1_SB_DFFESR_Q_4_D Q=FETCH_Instr_mul_in1_a1[28] R=FETCH_Instr_reset_a0
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage_gen.sv:1092|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=mul.rs1_SB_DFFESR_Q_31_D Q=FETCH_Instr_mul_in1_a1[1] R=FETCH_Instr_reset_a0
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage_gen.sv:1092|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=mul.rs1_SB_DFFESR_Q_32_D Q=FETCH_Instr_mul_in1_a1[0] R=FETCH_Instr_reset_a0
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage_gen.sv:1092|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=mul.rs1_SB_DFFESR_Q_5_D Q=FETCH_Instr_mul_in1_a1[27] R=FETCH_Instr_reset_a0
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage_gen.sv:1092|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=mul.rs1_SB_DFFESR_Q_6_D Q=FETCH_Instr_mul_in1_a1[26] R=FETCH_Instr_reset_a0
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage_gen.sv:1092|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=mul.rs1_SB_DFFESR_Q_7_D Q=FETCH_Instr_mul_in1_a1[25] R=FETCH_Instr_reset_a0
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage_gen.sv:1092|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=mul.rs1_SB_DFFESR_Q_8_D Q=FETCH_Instr_mul_in1_a1[24] R=FETCH_Instr_reset_a0
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage_gen.sv:1092|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=mul.rs1_SB_DFFESR_Q_9_D Q=FETCH_Instr_mul_in1_a1[23] R=FETCH_Instr_reset_a0
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage_gen.sv:1092|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=mul.rs1_SB_DFFESR_Q_10_D Q=FETCH_Instr_mul_in1_a1[22] R=FETCH_Instr_reset_a0
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage_gen.sv:1092|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_reset_a0 I3=mul.rs2_SB_DFFESR_Q_1_D O=FETCH_Instr_mul_in2_a0[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111100000000
.gate SB_DFFSR C=clk D=mul.rs2_SB_DFFESR_Q_1_D Q=FETCH_Instr_mul_in2_a1[31] R=FETCH_Instr_reset_a0
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage_gen.sv:1095|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=mul.rs2_SB_DFFESR_Q_2_D Q=FETCH_Instr_mul_in2_a1[30] R=FETCH_Instr_reset_a0
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage_gen.sv:1095|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=mul.rs2_SB_DFFESR_Q_11_D Q=FETCH_Instr_mul_in2_a1[21] R=FETCH_Instr_reset_a0
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage_gen.sv:1095|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=mul.rs2_SB_DFFESR_Q_12_D Q=FETCH_Instr_mul_in2_a1[20] R=FETCH_Instr_reset_a0
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage_gen.sv:1095|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=mul.rs2_SB_DFFESR_Q_13_D Q=FETCH_Instr_mul_in2_a1[19] R=FETCH_Instr_reset_a0
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage_gen.sv:1095|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=mul.rs2_SB_DFFESR_Q_14_D Q=FETCH_Instr_mul_in2_a1[18] R=FETCH_Instr_reset_a0
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage_gen.sv:1095|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=mul.rs2_SB_DFFESR_Q_15_D Q=FETCH_Instr_mul_in2_a1[17] R=FETCH_Instr_reset_a0
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage_gen.sv:1095|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=mul.rs2_SB_DFFESR_Q_16_D Q=FETCH_Instr_mul_in2_a1[16] R=FETCH_Instr_reset_a0
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage_gen.sv:1095|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=mul.rs2_SB_DFFESR_Q_17_D Q=FETCH_Instr_mul_in2_a1[15] R=FETCH_Instr_reset_a0
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage_gen.sv:1095|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=mul.rs2_SB_DFFESR_Q_18_D Q=FETCH_Instr_mul_in2_a1[14] R=FETCH_Instr_reset_a0
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage_gen.sv:1095|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=mul.rs2_SB_DFFESR_Q_19_D Q=FETCH_Instr_mul_in2_a1[13] R=FETCH_Instr_reset_a0
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage_gen.sv:1095|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=mul.rs2_SB_DFFESR_Q_20_D Q=FETCH_Instr_mul_in2_a1[12] R=FETCH_Instr_reset_a0
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage_gen.sv:1095|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=mul.rs2_SB_DFFESR_Q_3_D Q=FETCH_Instr_mul_in2_a1[29] R=FETCH_Instr_reset_a0
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage_gen.sv:1095|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=mul.rs2_SB_DFFESR_Q_21_D Q=FETCH_Instr_mul_in2_a1[11] R=FETCH_Instr_reset_a0
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage_gen.sv:1095|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=mul.rs2_SB_DFFESR_Q_22_D Q=FETCH_Instr_mul_in2_a1[10] R=FETCH_Instr_reset_a0
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage_gen.sv:1095|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=mul.rs2_SB_DFFESR_Q_23_D Q=FETCH_Instr_mul_in2_a1[9] R=FETCH_Instr_reset_a0
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage_gen.sv:1095|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=mul.rs2_SB_DFFESR_Q_24_D Q=FETCH_Instr_mul_in2_a1[8] R=FETCH_Instr_reset_a0
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage_gen.sv:1095|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=mul.rs2_SB_DFFESR_Q_25_D Q=FETCH_Instr_mul_in2_a1[7] R=FETCH_Instr_reset_a0
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage_gen.sv:1095|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=mul.rs2_SB_DFFESR_Q_26_D Q=FETCH_Instr_mul_in2_a1[6] R=FETCH_Instr_reset_a0
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage_gen.sv:1095|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=mul.rs2_SB_DFFESR_Q_27_D Q=FETCH_Instr_mul_in2_a1[5] R=FETCH_Instr_reset_a0
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage_gen.sv:1095|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=mul.rs2_SB_DFFESR_Q_28_D Q=FETCH_Instr_mul_in2_a1[4] R=FETCH_Instr_reset_a0
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage_gen.sv:1095|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=mul.rs2_SB_DFFESR_Q_29_D Q=FETCH_Instr_mul_in2_a1[3] R=FETCH_Instr_reset_a0
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage_gen.sv:1095|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=mul.rs2_SB_DFFESR_Q_30_D Q=FETCH_Instr_mul_in2_a1[2] R=FETCH_Instr_reset_a0
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage_gen.sv:1095|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=mul.rs2_SB_DFFESR_Q_4_D Q=FETCH_Instr_mul_in2_a1[28] R=FETCH_Instr_reset_a0
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage_gen.sv:1095|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=mul.rs2_SB_DFFESR_Q_31_D Q=FETCH_Instr_mul_in2_a1[1] R=FETCH_Instr_reset_a0
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage_gen.sv:1095|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=mul.rs2_SB_DFFESR_Q_32_D Q=FETCH_Instr_mul_in2_a1[0] R=FETCH_Instr_reset_a0
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage_gen.sv:1095|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=mul.rs2_SB_DFFESR_Q_5_D Q=FETCH_Instr_mul_in2_a1[27] R=FETCH_Instr_reset_a0
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage_gen.sv:1095|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=mul.rs2_SB_DFFESR_Q_6_D Q=FETCH_Instr_mul_in2_a1[26] R=FETCH_Instr_reset_a0
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage_gen.sv:1095|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=mul.rs2_SB_DFFESR_Q_7_D Q=FETCH_Instr_mul_in2_a1[25] R=FETCH_Instr_reset_a0
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage_gen.sv:1095|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=mul.rs2_SB_DFFESR_Q_8_D Q=FETCH_Instr_mul_in2_a1[24] R=FETCH_Instr_reset_a0
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage_gen.sv:1095|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=mul.rs2_SB_DFFESR_Q_9_D Q=FETCH_Instr_mul_in2_a1[23] R=FETCH_Instr_reset_a0
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage_gen.sv:1095|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=mul.rs2_SB_DFFESR_Q_10_D Q=FETCH_Instr_mul_in2_a1[22] R=FETCH_Instr_reset_a0
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage_gen.sv:1095|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=FETCH_Instr_mul_stall_a1_SB_DFFSR_Q_D Q=FETCH_Instr_mul_stall_a1 R=FETCH_Instr_reset_a0
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage_gen.sv:1098|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=FETCH_Instr_mul_stall_a1_SB_LUT4_I3_O I2=FETCH_Instr_mulblk_valid_a0 I3=FETCH_Instr_trigger_next_pc_div_mul_second_issue_a1 O=FETCH_Instr_mul_stall_a1_SB_DFFSR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011111100
.gate SB_LUT4 I0=$false I1=FETCH_Instr_div_mul_a0_SB_LUT4_I3_O I2=FETCH_Instr_div_stall_a1 I3=FETCH_Instr_mul_stall_a1 O=FETCH_Instr_mul_stall_a1_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100000000
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_div_stall_a1 I3=FETCH_Instr_mul_stall_a1 O=FETCH_Instr_mul_stall_a1_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=FETCH_Instr_div_mul_a0 I1=FETCH_Instr_aborting_trap_a0_SB_LUT4_I2_O_SB_LUT4_I2_O I2=FETCH_Instr_mul_stall_a1_SB_LUT4_I3_1_O I3=FETCH_Instr_mul_stall_a1_SB_LUT4_I3_1_O_SB_LUT4_I2_I3 O=FETCH_Instr_stall_cnt_a1_SB_DFFSR_Q_4_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000011100000000
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_mul_stall_a1_SB_LUT4_I3_1_O I3=FETCH_Instr_trigger_next_pc_div_mul_second_issue_a1 O=FETCH_Instr_mul_stall_a1_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_stall_cnt_a1[1] I3=FETCH_Instr_stall_cnt_a1[0] O=FETCH_Instr_mul_stall_a1_SB_LUT4_I3_1_O_SB_LUT4_I2_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:904|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_div_mul_a0_SB_LUT4_I3_O I3=FETCH_Instr_mulblk_valid_a0_SB_LUT4_O_I3 O=FETCH_Instr_mulblk_valid_a0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=FETCH_Instr_Pc_a0[5] I1=FETCH_Instr_Pc_a0[3] I2=FETCH_Instr_Pc_a0[4] I3=FETCH_Instr_Pc_a0[2] O=FETCH_Instr_mulblk_valid_a0_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000010011001010
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_I0_O I3=FETCH_Instr_replay_a0_SB_LUT4_I0_I3 O=FETCH_Instr_next_good_path_mask_a0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_non_aborting_isa_trap_a0 I3=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_I0_O O=FETCH_Instr_non_aborting_isa_trap_a0_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=FETCH_Instr_ori_rslt_a0[31] I1=FETCH_Instr_st_reg_value_a0[31] I2=FETCH_Instr_non_aborting_isa_trap_a0_SB_LUT4_O_I2 I3=FETCH_Instr_raw_aq_a0 O=FETCH_Instr_non_aborting_isa_trap_a0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1001011000000000
.gate SB_CARRY CI=FETCH_Instr_non_aborting_isa_trap_a0_SB_LUT4_O_I2_SB_CARRY_CO_CI[31] CO=FETCH_Instr_non_aborting_isa_trap_a0_SB_LUT4_O_I2 I0=FETCH_Instr_ori_rslt_a0[31] I1=FETCH_Instr_non_aborting_isa_trap_a0_SB_LUT4_O_I2_SB_CARRY_CO_I1
.attr src "warp-v_risc-v_1-stage.sv:1047|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_non_aborting_isa_trap_a0_SB_LUT4_O_I2_SB_CARRY_CO_CI[4] CO=FETCH_Instr_non_aborting_isa_trap_a0_SB_LUT4_O_I2_SB_CARRY_CO_CI[5] I0=FETCH_Instr_ori_rslt_a0[4] I1=FETCH_Instr_non_aborting_isa_trap_a0_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.attr src "warp-v_risc-v_1-stage.sv:1047|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_non_aborting_isa_trap_a0_SB_LUT4_O_I2_SB_CARRY_CO_CI[30] CO=FETCH_Instr_non_aborting_isa_trap_a0_SB_LUT4_O_I2_SB_CARRY_CO_CI[31] I0=FETCH_Instr_ori_rslt_a0[30] I1=FETCH_Instr_non_aborting_isa_trap_a0_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.attr src "warp-v_risc-v_1-stage.sv:1047|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_non_aborting_isa_trap_a0_SB_LUT4_O_I2_SB_CARRY_CO_CI[21] CO=FETCH_Instr_non_aborting_isa_trap_a0_SB_LUT4_O_I2_SB_CARRY_CO_CI[22] I0=FETCH_Instr_ori_rslt_a0[21] I1=FETCH_Instr_non_aborting_isa_trap_a0_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_10_I1
.attr src "warp-v_risc-v_1-stage.sv:1047|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=FETCH_Instr_st_reg_value_a0[21] O=FETCH_Instr_non_aborting_isa_trap_a0_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_10_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_CARRY CI=FETCH_Instr_non_aborting_isa_trap_a0_SB_LUT4_O_I2_SB_CARRY_CO_CI[20] CO=FETCH_Instr_non_aborting_isa_trap_a0_SB_LUT4_O_I2_SB_CARRY_CO_CI[21] I0=FETCH_Instr_ori_rslt_a0[20] I1=FETCH_Instr_non_aborting_isa_trap_a0_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_11_I1
.attr src "warp-v_risc-v_1-stage.sv:1047|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=FETCH_Instr_st_reg_value_a0[20] O=FETCH_Instr_non_aborting_isa_trap_a0_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_11_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_CARRY CI=FETCH_Instr_non_aborting_isa_trap_a0_SB_LUT4_O_I2_SB_CARRY_CO_CI[19] CO=FETCH_Instr_non_aborting_isa_trap_a0_SB_LUT4_O_I2_SB_CARRY_CO_CI[20] I0=FETCH_Instr_ori_rslt_a0[19] I1=FETCH_Instr_non_aborting_isa_trap_a0_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_12_I1
.attr src "warp-v_risc-v_1-stage.sv:1047|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=FETCH_Instr_st_reg_value_a0[19] O=FETCH_Instr_non_aborting_isa_trap_a0_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_12_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_CARRY CI=FETCH_Instr_non_aborting_isa_trap_a0_SB_LUT4_O_I2_SB_CARRY_CO_CI[18] CO=FETCH_Instr_non_aborting_isa_trap_a0_SB_LUT4_O_I2_SB_CARRY_CO_CI[19] I0=FETCH_Instr_ori_rslt_a0[18] I1=FETCH_Instr_non_aborting_isa_trap_a0_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_13_I1
.attr src "warp-v_risc-v_1-stage.sv:1047|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=FETCH_Instr_st_reg_value_a0[18] O=FETCH_Instr_non_aborting_isa_trap_a0_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_13_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_CARRY CI=FETCH_Instr_non_aborting_isa_trap_a0_SB_LUT4_O_I2_SB_CARRY_CO_CI[17] CO=FETCH_Instr_non_aborting_isa_trap_a0_SB_LUT4_O_I2_SB_CARRY_CO_CI[18] I0=FETCH_Instr_ori_rslt_a0[17] I1=FETCH_Instr_non_aborting_isa_trap_a0_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_14_I1
.attr src "warp-v_risc-v_1-stage.sv:1047|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=FETCH_Instr_st_reg_value_a0[17] O=FETCH_Instr_non_aborting_isa_trap_a0_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_14_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_CARRY CI=FETCH_Instr_non_aborting_isa_trap_a0_SB_LUT4_O_I2_SB_CARRY_CO_CI[16] CO=FETCH_Instr_non_aborting_isa_trap_a0_SB_LUT4_O_I2_SB_CARRY_CO_CI[17] I0=FETCH_Instr_ori_rslt_a0[16] I1=FETCH_Instr_non_aborting_isa_trap_a0_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_15_I1
.attr src "warp-v_risc-v_1-stage.sv:1047|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=FETCH_Instr_st_reg_value_a0[16] O=FETCH_Instr_non_aborting_isa_trap_a0_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_15_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_CARRY CI=FETCH_Instr_non_aborting_isa_trap_a0_SB_LUT4_O_I2_SB_CARRY_CO_CI[15] CO=FETCH_Instr_non_aborting_isa_trap_a0_SB_LUT4_O_I2_SB_CARRY_CO_CI[16] I0=FETCH_Instr_ori_rslt_a0[15] I1=FETCH_Instr_non_aborting_isa_trap_a0_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_16_I1
.attr src "warp-v_risc-v_1-stage.sv:1047|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=FETCH_Instr_st_reg_value_a0[15] O=FETCH_Instr_non_aborting_isa_trap_a0_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_16_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_CARRY CI=FETCH_Instr_non_aborting_isa_trap_a0_SB_LUT4_O_I2_SB_CARRY_CO_CI[14] CO=FETCH_Instr_non_aborting_isa_trap_a0_SB_LUT4_O_I2_SB_CARRY_CO_CI[15] I0=FETCH_Instr_ori_rslt_a0[14] I1=FETCH_Instr_non_aborting_isa_trap_a0_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_17_I1
.attr src "warp-v_risc-v_1-stage.sv:1047|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=FETCH_Instr_st_reg_value_a0[14] O=FETCH_Instr_non_aborting_isa_trap_a0_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_17_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_CARRY CI=FETCH_Instr_non_aborting_isa_trap_a0_SB_LUT4_O_I2_SB_CARRY_CO_CI[13] CO=FETCH_Instr_non_aborting_isa_trap_a0_SB_LUT4_O_I2_SB_CARRY_CO_CI[14] I0=FETCH_Instr_ori_rslt_a0[13] I1=FETCH_Instr_non_aborting_isa_trap_a0_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_18_I1
.attr src "warp-v_risc-v_1-stage.sv:1047|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=FETCH_Instr_st_reg_value_a0[13] O=FETCH_Instr_non_aborting_isa_trap_a0_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_18_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_CARRY CI=FETCH_Instr_non_aborting_isa_trap_a0_SB_LUT4_O_I2_SB_CARRY_CO_CI[12] CO=FETCH_Instr_non_aborting_isa_trap_a0_SB_LUT4_O_I2_SB_CARRY_CO_CI[13] I0=FETCH_Instr_ori_rslt_a0[12] I1=FETCH_Instr_non_aborting_isa_trap_a0_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_19_I1
.attr src "warp-v_risc-v_1-stage.sv:1047|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=FETCH_Instr_st_reg_value_a0[12] O=FETCH_Instr_non_aborting_isa_trap_a0_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_19_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=FETCH_Instr_st_reg_value_a0[30] O=FETCH_Instr_non_aborting_isa_trap_a0_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_CARRY CI=FETCH_Instr_non_aborting_isa_trap_a0_SB_LUT4_O_I2_SB_CARRY_CO_CI[29] CO=FETCH_Instr_non_aborting_isa_trap_a0_SB_LUT4_O_I2_SB_CARRY_CO_CI[30] I0=FETCH_Instr_ori_rslt_a0[29] I1=FETCH_Instr_non_aborting_isa_trap_a0_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.attr src "warp-v_risc-v_1-stage.sv:1047|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_non_aborting_isa_trap_a0_SB_LUT4_O_I2_SB_CARRY_CO_CI[11] CO=FETCH_Instr_non_aborting_isa_trap_a0_SB_LUT4_O_I2_SB_CARRY_CO_CI[12] I0=FETCH_Instr_ori_rslt_a0[11] I1=FETCH_Instr_non_aborting_isa_trap_a0_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_20_I1
.attr src "warp-v_risc-v_1-stage.sv:1047|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=FETCH_Instr_st_reg_value_a0[11] O=FETCH_Instr_non_aborting_isa_trap_a0_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_20_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=FETCH_Instr_st_reg_value_a0[29] O=FETCH_Instr_non_aborting_isa_trap_a0_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_CARRY CI=FETCH_Instr_non_aborting_isa_trap_a0_SB_LUT4_O_I2_SB_CARRY_CO_CI[28] CO=FETCH_Instr_non_aborting_isa_trap_a0_SB_LUT4_O_I2_SB_CARRY_CO_CI[29] I0=FETCH_Instr_ori_rslt_a0[28] I1=FETCH_Instr_non_aborting_isa_trap_a0_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.attr src "warp-v_risc-v_1-stage.sv:1047|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=FETCH_Instr_st_reg_value_a0[28] O=FETCH_Instr_non_aborting_isa_trap_a0_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_CARRY CI=FETCH_Instr_non_aborting_isa_trap_a0_SB_LUT4_O_I2_SB_CARRY_CO_CI[27] CO=FETCH_Instr_non_aborting_isa_trap_a0_SB_LUT4_O_I2_SB_CARRY_CO_CI[28] I0=FETCH_Instr_ori_rslt_a0[27] I1=FETCH_Instr_non_aborting_isa_trap_a0_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.attr src "warp-v_risc-v_1-stage.sv:1047|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=FETCH_Instr_st_reg_value_a0[27] O=FETCH_Instr_non_aborting_isa_trap_a0_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_CARRY CI=FETCH_Instr_non_aborting_isa_trap_a0_SB_LUT4_O_I2_SB_CARRY_CO_CI[26] CO=FETCH_Instr_non_aborting_isa_trap_a0_SB_LUT4_O_I2_SB_CARRY_CO_CI[27] I0=FETCH_Instr_ori_rslt_a0[26] I1=FETCH_Instr_non_aborting_isa_trap_a0_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.attr src "warp-v_risc-v_1-stage.sv:1047|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=FETCH_Instr_st_reg_value_a0[26] O=FETCH_Instr_non_aborting_isa_trap_a0_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_CARRY CI=FETCH_Instr_non_aborting_isa_trap_a0_SB_LUT4_O_I2_SB_CARRY_CO_CI[25] CO=FETCH_Instr_non_aborting_isa_trap_a0_SB_LUT4_O_I2_SB_CARRY_CO_CI[26] I0=FETCH_Instr_ori_rslt_a0[25] I1=FETCH_Instr_non_aborting_isa_trap_a0_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.attr src "warp-v_risc-v_1-stage.sv:1047|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=FETCH_Instr_st_reg_value_a0[25] O=FETCH_Instr_non_aborting_isa_trap_a0_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_CARRY CI=FETCH_Instr_non_aborting_isa_trap_a0_SB_LUT4_O_I2_SB_CARRY_CO_CI[24] CO=FETCH_Instr_non_aborting_isa_trap_a0_SB_LUT4_O_I2_SB_CARRY_CO_CI[25] I0=FETCH_Instr_ori_rslt_a0[24] I1=FETCH_Instr_non_aborting_isa_trap_a0_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_7_I1
.attr src "warp-v_risc-v_1-stage.sv:1047|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=FETCH_Instr_st_reg_value_a0[24] O=FETCH_Instr_non_aborting_isa_trap_a0_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_7_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_CARRY CI=FETCH_Instr_non_aborting_isa_trap_a0_SB_LUT4_O_I2_SB_CARRY_CO_CI[23] CO=FETCH_Instr_non_aborting_isa_trap_a0_SB_LUT4_O_I2_SB_CARRY_CO_CI[24] I0=FETCH_Instr_ori_rslt_a0[23] I1=FETCH_Instr_non_aborting_isa_trap_a0_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_8_I1
.attr src "warp-v_risc-v_1-stage.sv:1047|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=FETCH_Instr_st_reg_value_a0[23] O=FETCH_Instr_non_aborting_isa_trap_a0_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_8_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_CARRY CI=FETCH_Instr_non_aborting_isa_trap_a0_SB_LUT4_O_I2_SB_CARRY_CO_CI[22] CO=FETCH_Instr_non_aborting_isa_trap_a0_SB_LUT4_O_I2_SB_CARRY_CO_CI[23] I0=FETCH_Instr_ori_rslt_a0[22] I1=FETCH_Instr_non_aborting_isa_trap_a0_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_9_I1
.attr src "warp-v_risc-v_1-stage.sv:1047|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=FETCH_Instr_st_reg_value_a0[22] O=FETCH_Instr_non_aborting_isa_trap_a0_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_9_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=FETCH_Instr_st_reg_value_a0[4] O=FETCH_Instr_non_aborting_isa_trap_a0_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=FETCH_Instr_st_reg_value_a0[31] O=FETCH_Instr_non_aborting_isa_trap_a0_SB_LUT4_O_I2_SB_CARRY_CO_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_DFF C=clk D=FETCH_Instr_non_aborting_isa_trap_a0 Q=FETCH_Instr_non_aborting_trap_a1
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage_gen.sv:1101|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=FETCH_Instr_div_mul_a0 Q=FETCH_Instr_non_pipelined_a1
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage_gen.sv:1104|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_replay_a1_SB_LUT4_I2_O I3=FETCH_Instr_non_pipelined_a1 O=FETCH_Instr_non_pipelined_a1_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_I0 I1=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_I1 I2=FETCH_Instr_lui_rslt_a0_SB_LUT4_I2_O I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_O O=FETCH_Instr_ori_rslt_a0[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_1_I0 I1=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_1_I1 I2=FETCH_Instr_lui_rslt_a0_SB_LUT4_I2_O I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_O O=FETCH_Instr_ori_rslt_a0[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000001100000101
.gate SB_LUT4 I0=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_10_I0 I1=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_10_I1 I2=FETCH_Instr_lui_rslt_a0_SB_LUT4_I2_O I3=FETCH_Instr_lui_rslt_a0_SB_CARRY_I0_CO O=FETCH_Instr_ori_rslt_a0[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000001100000101
.gate SB_LUT4 I0=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_10_I0_SB_LUT4_O_I0 I1=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_10_I0_SB_LUT4_O_I1 I2=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_10_I0_SB_LUT4_O_I2 I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_2_O O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_10_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001000111110000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[30][22] I1=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O I2=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_10_I0_SB_LUT4_O_I0_SB_LUT4_O_I2 I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_O O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_10_I0_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111100000000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[27][22] I1=FETCH_Instr_Regs_value_a0[26][22] I2=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O I3=FETCH_Instr_raw_a0[15] O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_10_I0_SB_LUT4_O_I0_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_10_I0_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_10_I0_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_O I3=FETCH_Instr_raw_a0[15] O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_10_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a0[23][22] I2=FETCH_Instr_Regs_value_a0[19][22] I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_10_I0_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a0[22][22] I2=FETCH_Instr_Regs_value_a0[18][22] I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_10_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_10_I0_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_10_I0_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_10_I0_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_O O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_10_I0_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1110111011110000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[29][22] I1=FETCH_Instr_Regs_value_a0[25][22] I2=FETCH_Instr_raw_a0[15] I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_10_I0_SB_LUT4_O_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000010100000011
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[28][22] I1=FETCH_Instr_Regs_value_a0[24][22] I2=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O I3=FETCH_Instr_raw_a0[15] O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_10_I0_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0101001100000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[17][22] I1=FETCH_Instr_Regs_value_a0[16][22] I2=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O I3=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_10_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_10_I0_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111001100000101
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[21][22] I1=FETCH_Instr_Regs_value_a0[20][22] I2=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O I3=FETCH_Instr_raw_a0[15] O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_10_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0011111101010000
.gate SB_LUT4 I0=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_10_I1_SB_LUT4_O_I0 I1=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_10_I1_SB_LUT4_O_I1 I2=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_10_I1_SB_LUT4_O_I2 I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_2_O O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_10_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001000111110000
.gate SB_LUT4 I0=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_10_I1_SB_LUT4_O_I0_SB_LUT4_O_I0 I1=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_10_I1_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=FETCH_Instr_raw_a0[15] I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_O O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_10_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a0[11][22] I2=FETCH_Instr_Regs_value_a0[15][22] I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_10_I1_SB_LUT4_O_I0_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a0[10][22] I2=FETCH_Instr_Regs_value_a0[14][22] I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_10_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_10_I1_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_10_I1_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_O I3=FETCH_Instr_raw_a0[15] O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_10_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a0[7][22] I2=FETCH_Instr_Regs_value_a0[3][22] I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_10_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a0[2][22] I2=FETCH_Instr_Regs_value_a0[6][22] I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_10_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_10_I1_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_10_I1_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_10_I1_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_O O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_10_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001000111110000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[13][22] I1=FETCH_Instr_Regs_value_a0[12][22] I2=FETCH_Instr_raw_a0[15] I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_10_I1_SB_LUT4_O_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[9][22] I1=FETCH_Instr_Regs_value_a0[8][22] I2=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O I3=FETCH_Instr_raw_a0[15] O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_10_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[1][22] I1=FETCH_Instr_Regs_value_a0[0][22] I2=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O I3=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_10_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_10_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111001100000101
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[5][22] I1=FETCH_Instr_Regs_value_a0[4][22] I2=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O I3=FETCH_Instr_raw_a0[15] O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_10_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0011111101010000
.gate SB_LUT4 I0=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_11_I0 I1=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_11_I1 I2=FETCH_Instr_lui_rslt_a0_SB_LUT4_I2_O I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_O O=FETCH_Instr_ori_rslt_a0[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=$false I1=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_11_I0_SB_LUT4_O_I1 I2=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_11_I0_SB_LUT4_O_I2 I3=FETCH_Instr_lui_rslt_a0_SB_CARRY_I0_CO O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_11_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_11_I0_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_11_I0_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_11_I0_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_2_O O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_11_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001000111110000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[22][21] I1=FETCH_Instr_Regs_value_a0[18][21] I2=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O I3=FETCH_Instr_raw_a0[15] O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_11_I0_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0101001100000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[23][21] I1=FETCH_Instr_Regs_value_a0[19][21] I2=FETCH_Instr_raw_a0[15] I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_11_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000010100000011
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[17][21] I1=FETCH_Instr_Regs_value_a0[16][21] I2=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O I3=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_11_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_11_I0_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111110000001010
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[21][21] I1=FETCH_Instr_Regs_value_a0[20][21] I2=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O I3=FETCH_Instr_raw_a0[15] O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_11_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100111110100000
.gate SB_LUT4 I0=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_11_I0_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_11_I0_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_11_I0_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_2_O O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_11_I0_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001000111110000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[2][21] I1=FETCH_Instr_Regs_value_a0[6][21] I2=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O I3=FETCH_Instr_raw_a0[15] O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_11_I0_SB_LUT4_O_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[7][21] I1=FETCH_Instr_Regs_value_a0[3][21] I2=FETCH_Instr_raw_a0[15] I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_11_I0_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000010100000011
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[1][21] I1=FETCH_Instr_Regs_value_a0[0][21] I2=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O I3=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_11_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_11_I0_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111110000001010
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[5][21] I1=FETCH_Instr_Regs_value_a0[4][21] I2=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O I3=FETCH_Instr_raw_a0[15] O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_11_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100111110100000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_11_I1_SB_LUT4_O_I1 I2=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_11_I1_SB_LUT4_O_I2 I3=FETCH_Instr_lui_rslt_a0_SB_CARRY_I0_CO O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_11_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_11_I1_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_11_I1_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_11_I1_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_2_O O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_11_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1110111011110000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[15][21] I1=FETCH_Instr_Regs_value_a0[14][21] I2=FETCH_Instr_raw_a0[15] I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_11_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[11][21] I1=FETCH_Instr_Regs_value_a0[10][21] I2=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O I3=FETCH_Instr_raw_a0[15] O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_11_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[9][21] I1=FETCH_Instr_Regs_value_a0[8][21] I2=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O I3=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_11_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_11_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111110000001010
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[13][21] I1=FETCH_Instr_Regs_value_a0[12][21] I2=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O I3=FETCH_Instr_raw_a0[15] O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_11_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100111110100000
.gate SB_LUT4 I0=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_11_I1_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_11_I1_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_11_I1_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_2_O O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_11_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111000000010001
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[25][21] I1=FETCH_Instr_Regs_value_a0[24][21] I2=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O I3=FETCH_Instr_raw_a0[15] O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_11_I1_SB_LUT4_O_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000001100000101
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[29][21] I1=FETCH_Instr_Regs_value_a0[28][21] I2=FETCH_Instr_raw_a0[15] I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_11_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a0[30][21] I2=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_11_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_11_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110000001111
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a0[27][21] I2=FETCH_Instr_Regs_value_a0[26][21] I3=FETCH_Instr_raw_a0[15] O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_11_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_12_I0 I1=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_12_I1 I2=FETCH_Instr_lui_rslt_a0_SB_LUT4_I2_O I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_O O=FETCH_Instr_ori_rslt_a0[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=$false I1=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_12_I0_SB_LUT4_O_I1 I2=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_12_I0_SB_LUT4_O_I2 I3=FETCH_Instr_lui_rslt_a0_SB_CARRY_I0_CO O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_12_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_12_I0_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_12_I0_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_12_I0_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_2_O O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_12_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001000111110000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[22][20] I1=FETCH_Instr_Regs_value_a0[18][20] I2=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O I3=FETCH_Instr_raw_a0[15] O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_12_I0_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0101001100000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[23][20] I1=FETCH_Instr_Regs_value_a0[19][20] I2=FETCH_Instr_raw_a0[15] I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_12_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000010100000011
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[17][20] I1=FETCH_Instr_Regs_value_a0[16][20] I2=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O I3=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_12_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_12_I0_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111110000001010
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[21][20] I1=FETCH_Instr_Regs_value_a0[20][20] I2=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O I3=FETCH_Instr_raw_a0[15] O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_12_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100111110100000
.gate SB_LUT4 I0=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_12_I0_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_12_I0_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_12_I0_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_2_O O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_12_I0_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001000111110000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[2][20] I1=FETCH_Instr_Regs_value_a0[6][20] I2=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O I3=FETCH_Instr_raw_a0[15] O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_12_I0_SB_LUT4_O_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[7][20] I1=FETCH_Instr_Regs_value_a0[3][20] I2=FETCH_Instr_raw_a0[15] I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_12_I0_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000010100000011
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[1][20] I1=FETCH_Instr_Regs_value_a0[0][20] I2=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O I3=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_12_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_12_I0_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111110000001010
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[5][20] I1=FETCH_Instr_Regs_value_a0[4][20] I2=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O I3=FETCH_Instr_raw_a0[15] O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_12_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100111110100000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_12_I1_SB_LUT4_O_I1 I2=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_12_I1_SB_LUT4_O_I2 I3=FETCH_Instr_lui_rslt_a0_SB_CARRY_I0_CO O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_12_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_12_I1_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_12_I1_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_12_I1_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_2_O O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_12_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1110111011110000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[15][20] I1=FETCH_Instr_Regs_value_a0[14][20] I2=FETCH_Instr_raw_a0[15] I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_12_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[11][20] I1=FETCH_Instr_Regs_value_a0[10][20] I2=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O I3=FETCH_Instr_raw_a0[15] O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_12_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[9][20] I1=FETCH_Instr_Regs_value_a0[8][20] I2=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O I3=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_12_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_12_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111110000001010
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[13][20] I1=FETCH_Instr_Regs_value_a0[12][20] I2=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O I3=FETCH_Instr_raw_a0[15] O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_12_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100111110100000
.gate SB_LUT4 I0=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_12_I1_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_12_I1_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_12_I1_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_2_O O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_12_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111000000010001
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[25][20] I1=FETCH_Instr_Regs_value_a0[24][20] I2=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O I3=FETCH_Instr_raw_a0[15] O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_12_I1_SB_LUT4_O_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000001100000101
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[29][20] I1=FETCH_Instr_Regs_value_a0[28][20] I2=FETCH_Instr_raw_a0[15] I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_12_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a0[30][20] I2=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_12_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_12_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110000001111
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a0[27][20] I2=FETCH_Instr_Regs_value_a0[26][20] I3=FETCH_Instr_raw_a0[15] O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_12_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_13_I0 I1=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_13_I1 I2=FETCH_Instr_lui_rslt_a0_SB_LUT4_I2_O I3=FETCH_Instr_lui_rslt_a0_SB_CARRY_I0_CO O=FETCH_Instr_ori_rslt_a0[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000010100000011
.gate SB_LUT4 I0=$false I1=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_13_I0_SB_LUT4_O_I1 I2=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_13_I0_SB_LUT4_O_I2 I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_O O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_13_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_13_I0_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_13_I0_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_13_I0_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_2_O O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_13_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111000011101110
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[1][19] I1=FETCH_Instr_Regs_value_a0[5][19] I2=FETCH_Instr_raw_a0[15] I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_13_I0_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000001100000101
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[0][19] I1=FETCH_Instr_Regs_value_a0[4][19] I2=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O I3=FETCH_Instr_raw_a0[15] O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_13_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[3][19] I1=FETCH_Instr_Regs_value_a0[2][19] I2=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O I3=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_13_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_13_I0_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111001100000101
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[7][19] I1=FETCH_Instr_Regs_value_a0[6][19] I2=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O I3=FETCH_Instr_raw_a0[15] O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_13_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0011111101010000
.gate SB_LUT4 I0=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_13_I0_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_13_I0_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_13_I0_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_2_O O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_13_I0_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001000100001111
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[11][19] I1=FETCH_Instr_Regs_value_a0[10][19] I2=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O I3=FETCH_Instr_raw_a0[15] O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_13_I0_SB_LUT4_O_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[15][19] I1=FETCH_Instr_Regs_value_a0[14][19] I2=FETCH_Instr_raw_a0[15] I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_13_I0_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[9][19] I1=FETCH_Instr_Regs_value_a0[8][19] I2=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O I3=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_13_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_13_I0_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111110000001010
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[13][19] I1=FETCH_Instr_Regs_value_a0[12][19] I2=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O I3=FETCH_Instr_raw_a0[15] O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_13_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100111110100000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_13_I1_SB_LUT4_O_I1 I2=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_13_I1_SB_LUT4_O_I2 I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_O O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_13_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_13_I1_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_13_I1_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_13_I1_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_2_O O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_13_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001000111110000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[23][19] I1=FETCH_Instr_Regs_value_a0[19][19] I2=FETCH_Instr_raw_a0[15] I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_13_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000101000001100
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[22][19] I1=FETCH_Instr_Regs_value_a0[18][19] I2=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O I3=FETCH_Instr_raw_a0[15] O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_13_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[17][19] I1=FETCH_Instr_Regs_value_a0[16][19] I2=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O I3=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_13_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_13_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111001100000101
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[21][19] I1=FETCH_Instr_Regs_value_a0[20][19] I2=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O I3=FETCH_Instr_raw_a0[15] O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_13_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0011111101010000
.gate SB_LUT4 I0=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_13_I1_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_13_I1_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_13_I1_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_2_O O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_13_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111000011101110
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[29][19] I1=FETCH_Instr_Regs_value_a0[28][19] I2=FETCH_Instr_raw_a0[15] I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_13_I1_SB_LUT4_O_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[25][19] I1=FETCH_Instr_Regs_value_a0[24][19] I2=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O I3=FETCH_Instr_raw_a0[15] O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_13_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000001100000101
.gate SB_LUT4 I0=$false I1=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O I2=FETCH_Instr_Regs_value_a0[30][19] I3=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_13_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_13_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000111111
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[27][19] I1=FETCH_Instr_Regs_value_a0[26][19] I2=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O I3=FETCH_Instr_raw_a0[15] O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_13_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_14_I0 I1=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_14_I1 I2=FETCH_Instr_lui_rslt_a0_SB_LUT4_I2_O I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_O O=FETCH_Instr_ori_rslt_a0[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000001100000101
.gate SB_LUT4 I0=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_14_I0_SB_LUT4_O_I0 I1=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_14_I0_SB_LUT4_O_I1 I2=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_14_I0_SB_LUT4_O_I2 I3=FETCH_Instr_lui_rslt_a0_SB_CARRY_I0_CO O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_14_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001000111110000
.gate SB_LUT4 I0=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_14_I0_SB_LUT4_O_I0_SB_LUT4_O_I0 I1=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_14_I0_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_2_O I3=FETCH_Instr_raw_a0[15] O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_14_I0_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000001100000101
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a0[1][18] I2=FETCH_Instr_Regs_value_a0[5][18] I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_14_I0_SB_LUT4_O_I0_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a0[0][18] I2=FETCH_Instr_Regs_value_a0[4][18] I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_14_I0_SB_LUT4_O_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_14_I0_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_14_I0_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=FETCH_Instr_raw_a0[15] I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_2_O O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_14_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a0[7][18] I2=FETCH_Instr_Regs_value_a0[3][18] I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_14_I0_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a0[2][18] I2=FETCH_Instr_Regs_value_a0[6][18] I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_14_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_14_I0_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_14_I0_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_14_I0_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_2_O O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_14_I0_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1110111011110000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[23][18] I1=FETCH_Instr_Regs_value_a0[19][18] I2=FETCH_Instr_raw_a0[15] I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_14_I0_SB_LUT4_O_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000010100000011
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[22][18] I1=FETCH_Instr_Regs_value_a0[18][18] I2=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O I3=FETCH_Instr_raw_a0[15] O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_14_I0_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0101001100000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[17][18] I1=FETCH_Instr_Regs_value_a0[16][18] I2=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O I3=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_14_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_14_I0_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111001100000101
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[21][18] I1=FETCH_Instr_Regs_value_a0[20][18] I2=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O I3=FETCH_Instr_raw_a0[15] O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_14_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0011111101010000
.gate SB_LUT4 I0=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_14_I1_SB_LUT4_O_I0 I1=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_14_I1_SB_LUT4_O_I1 I2=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_14_I1_SB_LUT4_O_I2 I3=FETCH_Instr_lui_rslt_a0_SB_CARRY_I0_CO O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_14_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001000111110000
.gate SB_LUT4 I0=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_14_I1_SB_LUT4_O_I0_SB_LUT4_O_I0 I1=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_14_I1_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_2_O I3=FETCH_Instr_raw_a0[15] O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_14_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000001100000101
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a0[9][18] I2=FETCH_Instr_Regs_value_a0[13][18] I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_14_I1_SB_LUT4_O_I0_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a0[8][18] I2=FETCH_Instr_Regs_value_a0[12][18] I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_14_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_14_I1_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_14_I1_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=FETCH_Instr_raw_a0[15] I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_2_O O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_14_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a0[11][18] I2=FETCH_Instr_Regs_value_a0[15][18] I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_14_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a0[10][18] I2=FETCH_Instr_Regs_value_a0[14][18] I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_14_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_14_I1_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_14_I1_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_14_I1_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_2_O O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_14_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111000000010001
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[25][18] I1=FETCH_Instr_Regs_value_a0[24][18] I2=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O I3=FETCH_Instr_raw_a0[15] O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_14_I1_SB_LUT4_O_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[29][18] I1=FETCH_Instr_Regs_value_a0[28][18] I2=FETCH_Instr_raw_a0[15] I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_14_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a0[30][18] I2=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_14_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_14_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001100001111
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a0[27][18] I2=FETCH_Instr_Regs_value_a0[26][18] I3=FETCH_Instr_raw_a0[15] O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_14_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_15_I0 I1=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_15_I1 I2=FETCH_Instr_lui_rslt_a0_SB_LUT4_I2_O I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_O O=FETCH_Instr_ori_rslt_a0[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000001100000101
.gate SB_LUT4 I0=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_15_I0_SB_LUT4_O_I0 I1=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_15_I0_SB_LUT4_O_I1 I2=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_15_I0_SB_LUT4_O_I2 I3=FETCH_Instr_lui_rslt_a0_SB_CARRY_I0_CO O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_15_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001000111110000
.gate SB_LUT4 I0=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_15_I0_SB_LUT4_O_I0_SB_LUT4_O_I0 I1=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_15_I0_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_2_O I3=FETCH_Instr_raw_a0[15] O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_15_I0_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000001100000101
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a0[1][17] I2=FETCH_Instr_Regs_value_a0[5][17] I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_15_I0_SB_LUT4_O_I0_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a0[0][17] I2=FETCH_Instr_Regs_value_a0[4][17] I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_15_I0_SB_LUT4_O_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_15_I0_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_15_I0_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=FETCH_Instr_raw_a0[15] I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_2_O O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_15_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a0[7][17] I2=FETCH_Instr_Regs_value_a0[3][17] I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_15_I0_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a0[2][17] I2=FETCH_Instr_Regs_value_a0[6][17] I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_15_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_15_I0_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_15_I0_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_15_I0_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_2_O O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_15_I0_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1110111011110000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[23][17] I1=FETCH_Instr_Regs_value_a0[19][17] I2=FETCH_Instr_raw_a0[15] I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_15_I0_SB_LUT4_O_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000010100000011
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[22][17] I1=FETCH_Instr_Regs_value_a0[18][17] I2=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O I3=FETCH_Instr_raw_a0[15] O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_15_I0_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0101001100000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[17][17] I1=FETCH_Instr_Regs_value_a0[16][17] I2=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O I3=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_15_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_15_I0_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111001100000101
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[21][17] I1=FETCH_Instr_Regs_value_a0[20][17] I2=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O I3=FETCH_Instr_raw_a0[15] O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_15_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0011111101010000
.gate SB_LUT4 I0=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_15_I1_SB_LUT4_O_I0 I1=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_15_I1_SB_LUT4_O_I1 I2=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_15_I1_SB_LUT4_O_I2 I3=FETCH_Instr_lui_rslt_a0_SB_CARRY_I0_CO O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_15_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001000111110000
.gate SB_LUT4 I0=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_15_I1_SB_LUT4_O_I0_SB_LUT4_O_I0 I1=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_15_I1_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=FETCH_Instr_raw_a0[15] I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_2_O O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_15_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a0[11][17] I2=FETCH_Instr_Regs_value_a0[15][17] I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_15_I1_SB_LUT4_O_I0_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a0[10][17] I2=FETCH_Instr_Regs_value_a0[14][17] I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_15_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_2_O I3=FETCH_Instr_raw_a0[15] O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_15_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a0[9][17] I2=FETCH_Instr_Regs_value_a0[13][17] I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a0[8][17] I2=FETCH_Instr_Regs_value_a0[12][17] I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_15_I1_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_15_I1_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_15_I1_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_2_O O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_15_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111000000010001
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[29][17] I1=FETCH_Instr_Regs_value_a0[28][17] I2=FETCH_Instr_raw_a0[15] I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_15_I1_SB_LUT4_O_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[25][17] I1=FETCH_Instr_Regs_value_a0[24][17] I2=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O I3=FETCH_Instr_raw_a0[15] O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_15_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a0[30][17] I2=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_15_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_15_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001100001111
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a0[27][17] I2=FETCH_Instr_Regs_value_a0[26][17] I3=FETCH_Instr_raw_a0[15] O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_15_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_16_I0 I1=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_16_I1 I2=FETCH_Instr_lui_rslt_a0_SB_LUT4_I2_O I3=FETCH_Instr_lui_rslt_a0_SB_CARRY_I0_CO O=FETCH_Instr_ori_rslt_a0[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000010100000011
.gate SB_LUT4 I0=$false I1=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_16_I0_SB_LUT4_O_I1 I2=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_16_I0_SB_LUT4_O_I2 I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_O O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_16_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_16_I0_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_16_I0_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_16_I0_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_2_O O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_16_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001000111110000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[7][16] I1=FETCH_Instr_Regs_value_a0[3][16] I2=FETCH_Instr_raw_a0[15] I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_16_I0_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000101000001100
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[2][16] I1=FETCH_Instr_Regs_value_a0[6][16] I2=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O I3=FETCH_Instr_raw_a0[15] O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_16_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[1][16] I1=FETCH_Instr_Regs_value_a0[0][16] I2=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O I3=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_16_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_16_I0_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111001100000101
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[5][16] I1=FETCH_Instr_Regs_value_a0[4][16] I2=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O I3=FETCH_Instr_raw_a0[15] O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_16_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0011111101010000
.gate SB_LUT4 I0=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_16_I0_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_16_I0_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_16_I0_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_2_O O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_16_I0_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1110111011110000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[11][16] I1=FETCH_Instr_Regs_value_a0[15][16] I2=FETCH_Instr_raw_a0[15] I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_16_I0_SB_LUT4_O_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000001100000101
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[10][16] I1=FETCH_Instr_Regs_value_a0[14][16] I2=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O I3=FETCH_Instr_raw_a0[15] O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_16_I0_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[9][16] I1=FETCH_Instr_Regs_value_a0[8][16] I2=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O I3=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_16_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_16_I0_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111001100000101
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[13][16] I1=FETCH_Instr_Regs_value_a0[12][16] I2=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O I3=FETCH_Instr_raw_a0[15] O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_16_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0011111101010000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_16_I1_SB_LUT4_O_I1 I2=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_16_I1_SB_LUT4_O_I2 I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_O O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_16_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_16_I1_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_16_I1_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_16_I1_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_2_O O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_16_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001000111110000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[23][16] I1=FETCH_Instr_Regs_value_a0[19][16] I2=FETCH_Instr_raw_a0[15] I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_16_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000101000001100
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[22][16] I1=FETCH_Instr_Regs_value_a0[18][16] I2=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O I3=FETCH_Instr_raw_a0[15] O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_16_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[17][16] I1=FETCH_Instr_Regs_value_a0[16][16] I2=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O I3=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_16_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_16_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111001100000101
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[21][16] I1=FETCH_Instr_Regs_value_a0[20][16] I2=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O I3=FETCH_Instr_raw_a0[15] O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_16_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0011111101010000
.gate SB_LUT4 I0=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_16_I1_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_16_I1_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_16_I1_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_2_O O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_16_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111000011101110
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[29][16] I1=FETCH_Instr_Regs_value_a0[28][16] I2=FETCH_Instr_raw_a0[15] I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_16_I1_SB_LUT4_O_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[25][16] I1=FETCH_Instr_Regs_value_a0[24][16] I2=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O I3=FETCH_Instr_raw_a0[15] O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_16_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000001100000101
.gate SB_LUT4 I0=$false I1=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O I2=FETCH_Instr_Regs_value_a0[30][16] I3=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_16_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_16_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000111111
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[27][16] I1=FETCH_Instr_Regs_value_a0[26][16] I2=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O I3=FETCH_Instr_raw_a0[15] O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_16_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_17_I0 I1=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_17_I1 I2=FETCH_Instr_lui_rslt_a0_SB_LUT4_I2_O I3=FETCH_Instr_lui_rslt_a0_SB_CARRY_I0_CO O=FETCH_Instr_ori_rslt_a0[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000010100000011
.gate SB_LUT4 I0=$false I1=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_17_I0_SB_LUT4_O_I1 I2=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_17_I0_SB_LUT4_O_I2 I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_O O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_17_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_17_I0_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_17_I0_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_17_I0_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_2_O O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_17_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111000011101110
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[1][15] I1=FETCH_Instr_Regs_value_a0[5][15] I2=FETCH_Instr_raw_a0[15] I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_17_I0_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000001100000101
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[0][15] I1=FETCH_Instr_Regs_value_a0[4][15] I2=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O I3=FETCH_Instr_raw_a0[15] O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_17_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[3][15] I1=FETCH_Instr_Regs_value_a0[2][15] I2=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O I3=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_17_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_17_I0_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111001100000101
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[7][15] I1=FETCH_Instr_Regs_value_a0[6][15] I2=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O I3=FETCH_Instr_raw_a0[15] O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_17_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0011111101010000
.gate SB_LUT4 I0=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_17_I0_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_17_I0_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_17_I0_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_2_O O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_17_I0_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001000100001111
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[11][15] I1=FETCH_Instr_Regs_value_a0[10][15] I2=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O I3=FETCH_Instr_raw_a0[15] O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_17_I0_SB_LUT4_O_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[15][15] I1=FETCH_Instr_Regs_value_a0[14][15] I2=FETCH_Instr_raw_a0[15] I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_17_I0_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[9][15] I1=FETCH_Instr_Regs_value_a0[8][15] I2=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O I3=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_17_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_17_I0_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111110000001010
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[13][15] I1=FETCH_Instr_Regs_value_a0[12][15] I2=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O I3=FETCH_Instr_raw_a0[15] O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_17_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100111110100000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_17_I1_SB_LUT4_O_I1 I2=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_17_I1_SB_LUT4_O_I2 I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_O O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_17_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_17_I1_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_17_I1_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_17_I1_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_2_O O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_17_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001000111110000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[23][15] I1=FETCH_Instr_Regs_value_a0[19][15] I2=FETCH_Instr_raw_a0[15] I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_17_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000101000001100
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[22][15] I1=FETCH_Instr_Regs_value_a0[18][15] I2=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O I3=FETCH_Instr_raw_a0[15] O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_17_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[17][15] I1=FETCH_Instr_Regs_value_a0[16][15] I2=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O I3=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_17_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_17_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111001100000101
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[21][15] I1=FETCH_Instr_Regs_value_a0[20][15] I2=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O I3=FETCH_Instr_raw_a0[15] O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_17_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0011111101010000
.gate SB_LUT4 I0=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_17_I1_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_17_I1_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_17_I1_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_2_O O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_17_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111000011101110
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[29][15] I1=FETCH_Instr_Regs_value_a0[28][15] I2=FETCH_Instr_raw_a0[15] I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_17_I1_SB_LUT4_O_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[25][15] I1=FETCH_Instr_Regs_value_a0[24][15] I2=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O I3=FETCH_Instr_raw_a0[15] O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_17_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000001100000101
.gate SB_LUT4 I0=$false I1=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O I2=FETCH_Instr_Regs_value_a0[30][15] I3=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_17_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_17_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000111111
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[27][15] I1=FETCH_Instr_Regs_value_a0[26][15] I2=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O I3=FETCH_Instr_raw_a0[15] O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_17_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_18_I0 I1=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_18_I1 I2=FETCH_Instr_lui_rslt_a0_SB_LUT4_I2_O I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_O O=FETCH_Instr_ori_rslt_a0[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=$false I1=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_18_I0_SB_LUT4_O_I1 I2=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_18_I0_SB_LUT4_O_I2 I3=FETCH_Instr_lui_rslt_a0_SB_CARRY_I0_CO O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_18_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_18_I0_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_18_I0_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_18_I0_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_2_O O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_18_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111000000010001
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[16][14] I1=FETCH_Instr_Regs_value_a0[20][14] I2=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O I3=FETCH_Instr_raw_a0[15] O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_18_I0_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[17][14] I1=FETCH_Instr_Regs_value_a0[21][14] I2=FETCH_Instr_raw_a0[15] I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_18_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000001100000101
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[19][14] I1=FETCH_Instr_Regs_value_a0[18][14] I2=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O I3=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_18_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_18_I0_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111110000001010
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[23][14] I1=FETCH_Instr_Regs_value_a0[22][14] I2=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O I3=FETCH_Instr_raw_a0[15] O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_18_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100111110100000
.gate SB_LUT4 I0=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_18_I0_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_18_I0_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_18_I0_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_2_O O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_18_I0_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001000111110000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[2][14] I1=FETCH_Instr_Regs_value_a0[6][14] I2=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O I3=FETCH_Instr_raw_a0[15] O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_18_I0_SB_LUT4_O_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[7][14] I1=FETCH_Instr_Regs_value_a0[3][14] I2=FETCH_Instr_raw_a0[15] I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_18_I0_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000010100000011
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[1][14] I1=FETCH_Instr_Regs_value_a0[0][14] I2=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O I3=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_18_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_18_I0_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111110000001010
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[5][14] I1=FETCH_Instr_Regs_value_a0[4][14] I2=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O I3=FETCH_Instr_raw_a0[15] O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_18_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100111110100000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_18_I1_SB_LUT4_O_I1 I2=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_18_I1_SB_LUT4_O_I2 I3=FETCH_Instr_lui_rslt_a0_SB_CARRY_I0_CO O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_18_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_18_I1_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_18_I1_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_18_I1_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_2_O O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_18_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1110111011110000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[15][14] I1=FETCH_Instr_Regs_value_a0[14][14] I2=FETCH_Instr_raw_a0[15] I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_18_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[11][14] I1=FETCH_Instr_Regs_value_a0[10][14] I2=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O I3=FETCH_Instr_raw_a0[15] O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_18_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[9][14] I1=FETCH_Instr_Regs_value_a0[8][14] I2=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O I3=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_18_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_18_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111110000001010
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[13][14] I1=FETCH_Instr_Regs_value_a0[12][14] I2=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O I3=FETCH_Instr_raw_a0[15] O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_18_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100111110100000
.gate SB_LUT4 I0=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_18_I1_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_18_I1_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_18_I1_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_2_O O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_18_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111000000010001
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[25][14] I1=FETCH_Instr_Regs_value_a0[24][14] I2=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O I3=FETCH_Instr_raw_a0[15] O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_18_I1_SB_LUT4_O_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000001100000101
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[29][14] I1=FETCH_Instr_Regs_value_a0[28][14] I2=FETCH_Instr_raw_a0[15] I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_18_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a0[30][14] I2=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_18_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_18_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110000001111
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a0[27][14] I2=FETCH_Instr_Regs_value_a0[26][14] I3=FETCH_Instr_raw_a0[15] O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_18_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_19_I0 I1=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_19_I1 I2=FETCH_Instr_lui_rslt_a0_SB_LUT4_I2_O I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_O O=FETCH_Instr_ori_rslt_a0[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=$false I1=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_19_I0_SB_LUT4_O_I1 I2=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_19_I0_SB_LUT4_O_I2 I3=FETCH_Instr_lui_rslt_a0_SB_CARRY_I0_CO O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_19_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_19_I0_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_19_I0_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_19_I0_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_2_O O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_19_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111000000010001
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[16][13] I1=FETCH_Instr_Regs_value_a0[20][13] I2=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O I3=FETCH_Instr_raw_a0[15] O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_19_I0_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[17][13] I1=FETCH_Instr_Regs_value_a0[21][13] I2=FETCH_Instr_raw_a0[15] I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_19_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000001100000101
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[19][13] I1=FETCH_Instr_Regs_value_a0[18][13] I2=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O I3=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_19_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_19_I0_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111110000001010
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[23][13] I1=FETCH_Instr_Regs_value_a0[22][13] I2=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O I3=FETCH_Instr_raw_a0[15] O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_19_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100111110100000
.gate SB_LUT4 I0=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_19_I0_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_19_I0_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_19_I0_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_2_O O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_19_I0_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001000111110000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[2][13] I1=FETCH_Instr_Regs_value_a0[6][13] I2=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O I3=FETCH_Instr_raw_a0[15] O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_19_I0_SB_LUT4_O_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[7][13] I1=FETCH_Instr_Regs_value_a0[3][13] I2=FETCH_Instr_raw_a0[15] I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_19_I0_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000010100000011
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[1][13] I1=FETCH_Instr_Regs_value_a0[0][13] I2=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O I3=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_19_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_19_I0_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111110000001010
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[5][13] I1=FETCH_Instr_Regs_value_a0[4][13] I2=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O I3=FETCH_Instr_raw_a0[15] O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_19_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100111110100000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_19_I1_SB_LUT4_O_I1 I2=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_19_I1_SB_LUT4_O_I2 I3=FETCH_Instr_lui_rslt_a0_SB_CARRY_I0_CO O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_19_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_19_I1_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_19_I1_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_19_I1_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_2_O O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_19_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1110111011110000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[15][13] I1=FETCH_Instr_Regs_value_a0[14][13] I2=FETCH_Instr_raw_a0[15] I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_19_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[11][13] I1=FETCH_Instr_Regs_value_a0[10][13] I2=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O I3=FETCH_Instr_raw_a0[15] O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_19_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[9][13] I1=FETCH_Instr_Regs_value_a0[8][13] I2=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O I3=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_19_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_19_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111110000001010
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[13][13] I1=FETCH_Instr_Regs_value_a0[12][13] I2=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O I3=FETCH_Instr_raw_a0[15] O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_19_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100111110100000
.gate SB_LUT4 I0=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_19_I1_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_19_I1_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_19_I1_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_2_O O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_19_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111000000010001
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[25][13] I1=FETCH_Instr_Regs_value_a0[24][13] I2=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O I3=FETCH_Instr_raw_a0[15] O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_19_I1_SB_LUT4_O_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000001100000101
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[29][13] I1=FETCH_Instr_Regs_value_a0[28][13] I2=FETCH_Instr_raw_a0[15] I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_19_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a0[30][13] I2=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_19_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_19_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110000001111
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a0[27][13] I2=FETCH_Instr_Regs_value_a0[26][13] I3=FETCH_Instr_raw_a0[15] O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_19_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_1_I0_SB_LUT4_O_I0 I1=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_1_I0_SB_LUT4_O_I1 I2=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_1_I0_SB_LUT4_O_I2 I3=FETCH_Instr_lui_rslt_a0_SB_CARRY_I0_CO O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_1_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001000111110000
.gate SB_LUT4 I0=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0 I1=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=FETCH_Instr_raw_a0[15] I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_2_O O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_1_I0_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a0[7][31] I2=FETCH_Instr_Regs_value_a0[3][31] I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001100001111
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a0[2][31] I2=FETCH_Instr_Regs_value_a0[6][31] I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_2_O I3=FETCH_Instr_raw_a0[15] O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_1_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a0[1][31] I2=FETCH_Instr_Regs_value_a0[5][31] I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a0[0][31] I2=FETCH_Instr_Regs_value_a0[4][31] I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_2_O O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_1_I0_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111000011101110
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[17][31] I1=FETCH_Instr_Regs_value_a0[16][31] I2=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O I3=FETCH_Instr_raw_a0[15] O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000001100000101
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[21][31] I1=FETCH_Instr_Regs_value_a0[20][31] I2=FETCH_Instr_raw_a0[15] I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[19][31] I1=FETCH_Instr_Regs_value_a0[18][31] I2=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O I3=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111001100000101
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[23][31] I1=FETCH_Instr_Regs_value_a0[22][31] I2=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O I3=FETCH_Instr_raw_a0[15] O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0011111101010000
.gate SB_LUT4 I0=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_1_I1_SB_LUT4_O_I0 I1=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_1_I1_SB_LUT4_O_I1 I2=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_1_I1_SB_LUT4_O_I2 I3=FETCH_Instr_lui_rslt_a0_SB_CARRY_I0_CO O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_1_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001000111110000
.gate SB_LUT4 I0=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0 I1=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=FETCH_Instr_raw_a0[15] I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_2_O O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_1_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a0[11][31] I2=FETCH_Instr_Regs_value_a0[15][31] I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a0[10][31] I2=FETCH_Instr_Regs_value_a0[14][31] I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_2_O I3=FETCH_Instr_raw_a0[15] O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_1_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a0[9][31] I2=FETCH_Instr_Regs_value_a0[13][31] I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a0[8][31] I2=FETCH_Instr_Regs_value_a0[12][31] I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_2_O O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_1_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111000000010001
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[29][31] I1=FETCH_Instr_Regs_value_a0[28][31] I2=FETCH_Instr_raw_a0[15] I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[25][31] I1=FETCH_Instr_Regs_value_a0[24][31] I2=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O I3=FETCH_Instr_raw_a0[15] O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a0[30][31] I2=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001100001111
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a0[27][31] I2=FETCH_Instr_Regs_value_a0[26][31] I3=FETCH_Instr_raw_a0[15] O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_2_I0 I1=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_2_I1 I2=FETCH_Instr_lui_rslt_a0_SB_LUT4_I2_O I3=FETCH_Instr_lui_rslt_a0_SB_CARRY_I0_CO O=FETCH_Instr_ori_rslt_a0[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000010100000011
.gate SB_LUT4 I0=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_20_I0 I1=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_20_I1 I2=FETCH_Instr_lui_rslt_a0_SB_LUT4_I2_O I3=FETCH_Instr_lui_rslt_a0_SB_CARRY_I0_CO O=FETCH_Instr_ori_rslt_a0[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000010100000011
.gate SB_LUT4 I0=$false I1=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_20_I0_SB_LUT4_O_I1 I2=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_20_I0_SB_LUT4_O_I2 I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_O O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_20_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_20_I0_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_20_I0_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_20_I0_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_2_O O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_20_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111000011101110
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[1][12] I1=FETCH_Instr_Regs_value_a0[5][12] I2=FETCH_Instr_raw_a0[15] I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_20_I0_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000001100000101
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[0][12] I1=FETCH_Instr_Regs_value_a0[4][12] I2=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O I3=FETCH_Instr_raw_a0[15] O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_20_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[3][12] I1=FETCH_Instr_Regs_value_a0[2][12] I2=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O I3=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_20_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_20_I0_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111001100000101
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[7][12] I1=FETCH_Instr_Regs_value_a0[6][12] I2=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O I3=FETCH_Instr_raw_a0[15] O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_20_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0011111101010000
.gate SB_LUT4 I0=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_20_I0_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_20_I0_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_20_I0_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_2_O O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_20_I0_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001000100001111
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[11][12] I1=FETCH_Instr_Regs_value_a0[10][12] I2=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O I3=FETCH_Instr_raw_a0[15] O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_20_I0_SB_LUT4_O_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[15][12] I1=FETCH_Instr_Regs_value_a0[14][12] I2=FETCH_Instr_raw_a0[15] I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_20_I0_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[9][12] I1=FETCH_Instr_Regs_value_a0[8][12] I2=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O I3=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_20_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_20_I0_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111110000001010
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[13][12] I1=FETCH_Instr_Regs_value_a0[12][12] I2=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O I3=FETCH_Instr_raw_a0[15] O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_20_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100111110100000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_20_I1_SB_LUT4_O_I1 I2=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_20_I1_SB_LUT4_O_I2 I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_O O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_20_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_20_I1_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_20_I1_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_20_I1_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_2_O O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_20_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001000111110000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[23][12] I1=FETCH_Instr_Regs_value_a0[19][12] I2=FETCH_Instr_raw_a0[15] I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_20_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000101000001100
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[22][12] I1=FETCH_Instr_Regs_value_a0[18][12] I2=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O I3=FETCH_Instr_raw_a0[15] O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_20_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[17][12] I1=FETCH_Instr_Regs_value_a0[16][12] I2=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O I3=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_20_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_20_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111001100000101
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[21][12] I1=FETCH_Instr_Regs_value_a0[20][12] I2=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O I3=FETCH_Instr_raw_a0[15] O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_20_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0011111101010000
.gate SB_LUT4 I0=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_20_I1_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_20_I1_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_20_I1_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_2_O O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_20_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111000011101110
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[29][12] I1=FETCH_Instr_Regs_value_a0[28][12] I2=FETCH_Instr_raw_a0[15] I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_20_I1_SB_LUT4_O_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[25][12] I1=FETCH_Instr_Regs_value_a0[24][12] I2=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O I3=FETCH_Instr_raw_a0[15] O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_20_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000001100000101
.gate SB_LUT4 I0=$false I1=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O I2=FETCH_Instr_Regs_value_a0[30][12] I3=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_20_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_20_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000111111
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[27][12] I1=FETCH_Instr_Regs_value_a0[26][12] I2=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O I3=FETCH_Instr_raw_a0[15] O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_20_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_21_I0 I1=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_21_I1 I2=FETCH_Instr_lui_rslt_a0_SB_LUT4_I2_O I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_O O=FETCH_Instr_ori_rslt_a0[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000001100000101
.gate SB_LUT4 I0=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_21_I0_SB_LUT4_O_I0 I1=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_21_I0_SB_LUT4_O_I1 I2=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_21_I0_SB_LUT4_O_I2 I3=FETCH_Instr_lui_rslt_a0_SB_CARRY_I0_CO O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_21_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001000111110000
.gate SB_LUT4 I0=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_21_I0_SB_LUT4_O_I0_SB_LUT4_O_I0 I1=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_21_I0_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_2_O I3=FETCH_Instr_raw_a0[15] O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_21_I0_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000001100000101
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a0[1][11] I2=FETCH_Instr_Regs_value_a0[5][11] I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_21_I0_SB_LUT4_O_I0_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a0[0][11] I2=FETCH_Instr_Regs_value_a0[4][11] I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_21_I0_SB_LUT4_O_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_21_I0_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_21_I0_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=FETCH_Instr_raw_a0[15] I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_2_O O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_21_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a0[7][11] I2=FETCH_Instr_Regs_value_a0[3][11] I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_21_I0_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a0[2][11] I2=FETCH_Instr_Regs_value_a0[6][11] I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_21_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_21_I0_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_21_I0_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_21_I0_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_2_O O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_21_I0_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1110111011110000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[23][11] I1=FETCH_Instr_Regs_value_a0[19][11] I2=FETCH_Instr_raw_a0[15] I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_21_I0_SB_LUT4_O_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000010100000011
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[22][11] I1=FETCH_Instr_Regs_value_a0[18][11] I2=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O I3=FETCH_Instr_raw_a0[15] O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_21_I0_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0101001100000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[17][11] I1=FETCH_Instr_Regs_value_a0[16][11] I2=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O I3=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_21_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_21_I0_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111001100000101
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[21][11] I1=FETCH_Instr_Regs_value_a0[20][11] I2=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O I3=FETCH_Instr_raw_a0[15] O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_21_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0011111101010000
.gate SB_LUT4 I0=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_21_I1_SB_LUT4_O_I0 I1=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_21_I1_SB_LUT4_O_I1 I2=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_21_I1_SB_LUT4_O_I2 I3=FETCH_Instr_lui_rslt_a0_SB_CARRY_I0_CO O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_21_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001000111110000
.gate SB_LUT4 I0=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_21_I1_SB_LUT4_O_I0_SB_LUT4_O_I0 I1=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_21_I1_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_2_O I3=FETCH_Instr_raw_a0[15] O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_21_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000001100000101
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a0[9][11] I2=FETCH_Instr_Regs_value_a0[13][11] I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_21_I1_SB_LUT4_O_I0_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a0[8][11] I2=FETCH_Instr_Regs_value_a0[12][11] I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_21_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_21_I1_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_21_I1_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=FETCH_Instr_raw_a0[15] I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_2_O O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_21_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a0[11][11] I2=FETCH_Instr_Regs_value_a0[15][11] I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_21_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a0[10][11] I2=FETCH_Instr_Regs_value_a0[14][11] I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_21_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_21_I1_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_21_I1_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_21_I1_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_2_O O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_21_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111000000010001
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[25][11] I1=FETCH_Instr_Regs_value_a0[24][11] I2=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O I3=FETCH_Instr_raw_a0[15] O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_21_I1_SB_LUT4_O_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[29][11] I1=FETCH_Instr_Regs_value_a0[28][11] I2=FETCH_Instr_raw_a0[15] I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_21_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a0[30][11] I2=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_21_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_21_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001100001111
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a0[27][11] I2=FETCH_Instr_Regs_value_a0[26][11] I3=FETCH_Instr_raw_a0[15] O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_21_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_2_I0_SB_LUT4_O_I1 I2=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_2_I0_SB_LUT4_O_I2 I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_O O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_2_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_2_O O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_2_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111000011101110
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[1][30] I1=FETCH_Instr_Regs_value_a0[5][30] I2=FETCH_Instr_raw_a0[15] I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000001100000101
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[0][30] I1=FETCH_Instr_Regs_value_a0[4][30] I2=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O I3=FETCH_Instr_raw_a0[15] O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[3][30] I1=FETCH_Instr_Regs_value_a0[2][30] I2=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O I3=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111001100000101
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[7][30] I1=FETCH_Instr_Regs_value_a0[6][30] I2=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O I3=FETCH_Instr_raw_a0[15] O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0011111101010000
.gate SB_LUT4 I0=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_2_O O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_2_I0_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001000100001111
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[11][30] I1=FETCH_Instr_Regs_value_a0[10][30] I2=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O I3=FETCH_Instr_raw_a0[15] O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[15][30] I1=FETCH_Instr_Regs_value_a0[14][30] I2=FETCH_Instr_raw_a0[15] I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[9][30] I1=FETCH_Instr_Regs_value_a0[8][30] I2=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O I3=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111110000001010
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[13][30] I1=FETCH_Instr_Regs_value_a0[12][30] I2=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O I3=FETCH_Instr_raw_a0[15] O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100111110100000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_2_I1_SB_LUT4_O_I1 I2=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_2_I1_SB_LUT4_O_I2 I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_O O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_2_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_2_O O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_2_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001000111110000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[23][30] I1=FETCH_Instr_Regs_value_a0[19][30] I2=FETCH_Instr_raw_a0[15] I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000101000001100
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[22][30] I1=FETCH_Instr_Regs_value_a0[18][30] I2=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O I3=FETCH_Instr_raw_a0[15] O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[17][30] I1=FETCH_Instr_Regs_value_a0[16][30] I2=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O I3=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111001100000101
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[21][30] I1=FETCH_Instr_Regs_value_a0[20][30] I2=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O I3=FETCH_Instr_raw_a0[15] O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0011111101010000
.gate SB_LUT4 I0=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_2_O O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_2_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111000011101110
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[29][30] I1=FETCH_Instr_Regs_value_a0[28][30] I2=FETCH_Instr_raw_a0[15] I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[25][30] I1=FETCH_Instr_Regs_value_a0[24][30] I2=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O I3=FETCH_Instr_raw_a0[15] O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000001100000101
.gate SB_LUT4 I0=$false I1=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O I2=FETCH_Instr_Regs_value_a0[30][30] I3=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000111111
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[27][30] I1=FETCH_Instr_Regs_value_a0[26][30] I2=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O I3=FETCH_Instr_raw_a0[15] O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_3_I0 I1=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_3_I1 I2=FETCH_Instr_lui_rslt_a0_SB_LUT4_I2_O I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_O O=FETCH_Instr_ori_rslt_a0[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000001100000101
.gate SB_LUT4 I0=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_3_I0_SB_LUT4_O_I0 I1=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_3_I0_SB_LUT4_O_I1 I2=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_3_I0_SB_LUT4_O_I2 I3=FETCH_Instr_lui_rslt_a0_SB_CARRY_I0_CO O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_3_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001000111110000
.gate SB_LUT4 I0=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_3_I0_SB_LUT4_O_I0_SB_LUT4_O_I0 I1=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_3_I0_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_2_O I3=FETCH_Instr_raw_a0[15] O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_3_I0_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000001100000101
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a0[1][29] I2=FETCH_Instr_Regs_value_a0[5][29] I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_3_I0_SB_LUT4_O_I0_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a0[0][29] I2=FETCH_Instr_Regs_value_a0[4][29] I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_3_I0_SB_LUT4_O_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_3_I0_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_3_I0_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=FETCH_Instr_raw_a0[15] I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_2_O O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_3_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a0[7][29] I2=FETCH_Instr_Regs_value_a0[3][29] I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_3_I0_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a0[2][29] I2=FETCH_Instr_Regs_value_a0[6][29] I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_3_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_2_O O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_3_I0_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111000011101110
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[16][29] I1=FETCH_Instr_Regs_value_a0[20][29] I2=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O I3=FETCH_Instr_raw_a0[15] O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[17][29] I1=FETCH_Instr_Regs_value_a0[21][29] I2=FETCH_Instr_raw_a0[15] I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000001100000101
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[19][29] I1=FETCH_Instr_Regs_value_a0[18][29] I2=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O I3=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111001100000101
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[23][29] I1=FETCH_Instr_Regs_value_a0[22][29] I2=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O I3=FETCH_Instr_raw_a0[15] O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0011111101010000
.gate SB_LUT4 I0=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_3_I1_SB_LUT4_O_I0 I1=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_3_I1_SB_LUT4_O_I1 I2=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_3_I1_SB_LUT4_O_I2 I3=FETCH_Instr_lui_rslt_a0_SB_CARRY_I0_CO O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_3_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001000111110000
.gate SB_LUT4 I0=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_O_I0 I1=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=FETCH_Instr_raw_a0[15] I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_2_O O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_3_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a0[11][29] I2=FETCH_Instr_Regs_value_a0[15][29] I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a0[10][29] I2=FETCH_Instr_Regs_value_a0[14][29] I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_3_I1_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_3_I1_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_2_O I3=FETCH_Instr_raw_a0[15] O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_3_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a0[9][29] I2=FETCH_Instr_Regs_value_a0[13][29] I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_3_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a0[8][29] I2=FETCH_Instr_Regs_value_a0[12][29] I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_3_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_2_O O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_3_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111000000010001
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[25][29] I1=FETCH_Instr_Regs_value_a0[24][29] I2=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O I3=FETCH_Instr_raw_a0[15] O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[29][29] I1=FETCH_Instr_Regs_value_a0[28][29] I2=FETCH_Instr_raw_a0[15] I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a0[30][29] I2=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001100001111
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a0[27][29] I2=FETCH_Instr_Regs_value_a0[26][29] I3=FETCH_Instr_raw_a0[15] O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_4_I0 I1=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_4_I1 I2=FETCH_Instr_lui_rslt_a0_SB_LUT4_I2_O I3=FETCH_Instr_lui_rslt_a0_SB_CARRY_I0_CO O=FETCH_Instr_ori_rslt_a0[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000010100000011
.gate SB_LUT4 I0=$false I1=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_4_I0_SB_LUT4_O_I1 I2=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_4_I0_SB_LUT4_O_I2 I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_O O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_4_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_4_I0_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_4_I0_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_4_I0_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_2_O O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_4_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001000100001111
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[3][28] I1=FETCH_Instr_Regs_value_a0[2][28] I2=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O I3=FETCH_Instr_raw_a0[15] O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_4_I0_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[7][28] I1=FETCH_Instr_Regs_value_a0[6][28] I2=FETCH_Instr_raw_a0[15] I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_4_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[1][28] I1=FETCH_Instr_Regs_value_a0[0][28] I2=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O I3=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_4_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_4_I0_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111110000001010
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[5][28] I1=FETCH_Instr_Regs_value_a0[4][28] I2=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O I3=FETCH_Instr_raw_a0[15] O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_4_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100111110100000
.gate SB_LUT4 I0=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_4_I0_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_4_I0_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_4_I0_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_2_O O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_4_I0_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111000011101110
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[9][28] I1=FETCH_Instr_Regs_value_a0[13][28] I2=FETCH_Instr_raw_a0[15] I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_4_I0_SB_LUT4_O_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000001100000101
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[8][28] I1=FETCH_Instr_Regs_value_a0[12][28] I2=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O I3=FETCH_Instr_raw_a0[15] O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_4_I0_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[11][28] I1=FETCH_Instr_Regs_value_a0[10][28] I2=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O I3=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_4_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_4_I0_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111001100000101
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[15][28] I1=FETCH_Instr_Regs_value_a0[14][28] I2=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O I3=FETCH_Instr_raw_a0[15] O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_4_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0011111101010000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_4_I1_SB_LUT4_O_I1 I2=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_4_I1_SB_LUT4_O_I2 I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_O O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_4_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_4_I1_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_4_I1_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_4_I1_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_2_O O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_4_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001000111110000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[23][28] I1=FETCH_Instr_Regs_value_a0[19][28] I2=FETCH_Instr_raw_a0[15] I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_4_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000101000001100
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[22][28] I1=FETCH_Instr_Regs_value_a0[18][28] I2=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O I3=FETCH_Instr_raw_a0[15] O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_4_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[17][28] I1=FETCH_Instr_Regs_value_a0[16][28] I2=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O I3=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_4_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_4_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111001100000101
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[21][28] I1=FETCH_Instr_Regs_value_a0[20][28] I2=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O I3=FETCH_Instr_raw_a0[15] O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_4_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0011111101010000
.gate SB_LUT4 I0=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_2_O O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_4_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111000011101110
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[29][28] I1=FETCH_Instr_Regs_value_a0[28][28] I2=FETCH_Instr_raw_a0[15] I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[25][28] I1=FETCH_Instr_Regs_value_a0[24][28] I2=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O I3=FETCH_Instr_raw_a0[15] O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000001100000101
.gate SB_LUT4 I0=$false I1=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O I2=FETCH_Instr_Regs_value_a0[30][28] I3=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000111111
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[27][28] I1=FETCH_Instr_Regs_value_a0[26][28] I2=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O I3=FETCH_Instr_raw_a0[15] O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_5_I0 I1=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_5_I1 I2=FETCH_Instr_lui_rslt_a0_SB_LUT4_I2_O I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_O O=FETCH_Instr_ori_rslt_a0[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000001100000101
.gate SB_LUT4 I0=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_5_I0_SB_LUT4_O_I0 I1=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_5_I0_SB_LUT4_O_I1 I2=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_5_I0_SB_LUT4_O_I2 I3=FETCH_Instr_lui_rslt_a0_SB_CARRY_I0_CO O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_5_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001000111110000
.gate SB_LUT4 I0=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_5_I0_SB_LUT4_O_I0_SB_LUT4_O_I0 I1=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_5_I0_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_2_O I3=FETCH_Instr_raw_a0[15] O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_5_I0_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000001100000101
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a0[1][27] I2=FETCH_Instr_Regs_value_a0[5][27] I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_5_I0_SB_LUT4_O_I0_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a0[0][27] I2=FETCH_Instr_Regs_value_a0[4][27] I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_5_I0_SB_LUT4_O_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_5_I0_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_5_I0_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=FETCH_Instr_raw_a0[15] I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_2_O O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_5_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a0[7][27] I2=FETCH_Instr_Regs_value_a0[3][27] I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_5_I0_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a0[2][27] I2=FETCH_Instr_Regs_value_a0[6][27] I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_5_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_5_I0_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_5_I0_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_5_I0_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_2_O O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_5_I0_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1110111011110000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[23][27] I1=FETCH_Instr_Regs_value_a0[19][27] I2=FETCH_Instr_raw_a0[15] I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_5_I0_SB_LUT4_O_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000010100000011
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[22][27] I1=FETCH_Instr_Regs_value_a0[18][27] I2=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O I3=FETCH_Instr_raw_a0[15] O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_5_I0_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0101001100000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[17][27] I1=FETCH_Instr_Regs_value_a0[16][27] I2=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O I3=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_5_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_5_I0_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111001100000101
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[21][27] I1=FETCH_Instr_Regs_value_a0[20][27] I2=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O I3=FETCH_Instr_raw_a0[15] O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_5_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0011111101010000
.gate SB_LUT4 I0=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_5_I1_SB_LUT4_O_I0 I1=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_5_I1_SB_LUT4_O_I1 I2=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_5_I1_SB_LUT4_O_I2 I3=FETCH_Instr_lui_rslt_a0_SB_CARRY_I0_CO O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_5_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001000111110000
.gate SB_LUT4 I0=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_5_I1_SB_LUT4_O_I0_SB_LUT4_O_I0 I1=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_5_I1_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=FETCH_Instr_raw_a0[15] I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_2_O O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_5_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a0[11][27] I2=FETCH_Instr_Regs_value_a0[15][27] I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_5_I1_SB_LUT4_O_I0_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a0[10][27] I2=FETCH_Instr_Regs_value_a0[14][27] I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_5_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_5_I1_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_5_I1_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_2_O I3=FETCH_Instr_raw_a0[15] O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_5_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a0[9][27] I2=FETCH_Instr_Regs_value_a0[13][27] I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_5_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a0[8][27] I2=FETCH_Instr_Regs_value_a0[12][27] I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_5_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_5_I1_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_5_I1_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_5_I1_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_2_O O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_5_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111000000010001
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[25][27] I1=FETCH_Instr_Regs_value_a0[24][27] I2=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O I3=FETCH_Instr_raw_a0[15] O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_5_I1_SB_LUT4_O_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[29][27] I1=FETCH_Instr_Regs_value_a0[28][27] I2=FETCH_Instr_raw_a0[15] I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_5_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a0[30][27] I2=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_5_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_5_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001100001111
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a0[27][27] I2=FETCH_Instr_Regs_value_a0[26][27] I3=FETCH_Instr_raw_a0[15] O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_5_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_6_I0 I1=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_6_I1 I2=FETCH_Instr_lui_rslt_a0_SB_LUT4_I2_O I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_O O=FETCH_Instr_ori_rslt_a0[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000001100000101
.gate SB_LUT4 I0=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_6_I0_SB_LUT4_O_I0 I1=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_6_I0_SB_LUT4_O_I1 I2=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_6_I0_SB_LUT4_O_I2 I3=FETCH_Instr_lui_rslt_a0_SB_CARRY_I0_CO O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_6_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001000111110000
.gate SB_LUT4 I0=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_6_I0_SB_LUT4_O_I0_SB_LUT4_O_I0 I1=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_6_I0_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=FETCH_Instr_raw_a0[15] I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_2_O O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_6_I0_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a0[7][26] I2=FETCH_Instr_Regs_value_a0[3][26] I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_6_I0_SB_LUT4_O_I0_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001100001111
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a0[2][26] I2=FETCH_Instr_Regs_value_a0[6][26] I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_6_I0_SB_LUT4_O_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_6_I0_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_6_I0_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_2_O I3=FETCH_Instr_raw_a0[15] O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_6_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a0[1][26] I2=FETCH_Instr_Regs_value_a0[5][26] I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_6_I0_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a0[0][26] I2=FETCH_Instr_Regs_value_a0[4][26] I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_6_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_6_I0_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_6_I0_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_6_I0_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_2_O O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_6_I0_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111000011101110
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[17][26] I1=FETCH_Instr_Regs_value_a0[16][26] I2=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O I3=FETCH_Instr_raw_a0[15] O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_6_I0_SB_LUT4_O_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000001100000101
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[21][26] I1=FETCH_Instr_Regs_value_a0[20][26] I2=FETCH_Instr_raw_a0[15] I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_6_I0_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[19][26] I1=FETCH_Instr_Regs_value_a0[18][26] I2=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O I3=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_6_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_6_I0_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111001100000101
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[23][26] I1=FETCH_Instr_Regs_value_a0[22][26] I2=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O I3=FETCH_Instr_raw_a0[15] O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_6_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0011111101010000
.gate SB_LUT4 I0=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_6_I1_SB_LUT4_O_I0 I1=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_6_I1_SB_LUT4_O_I1 I2=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_6_I1_SB_LUT4_O_I2 I3=FETCH_Instr_lui_rslt_a0_SB_CARRY_I0_CO O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_6_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001000111110000
.gate SB_LUT4 I0=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_6_I1_SB_LUT4_O_I0_SB_LUT4_O_I0 I1=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_6_I1_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_2_O I3=FETCH_Instr_raw_a0[15] O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_6_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000001100000101
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a0[9][26] I2=FETCH_Instr_Regs_value_a0[13][26] I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_6_I1_SB_LUT4_O_I0_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a0[8][26] I2=FETCH_Instr_Regs_value_a0[12][26] I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_6_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_6_I1_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_6_I1_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=FETCH_Instr_raw_a0[15] I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_2_O O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_6_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a0[11][26] I2=FETCH_Instr_Regs_value_a0[15][26] I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_6_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a0[10][26] I2=FETCH_Instr_Regs_value_a0[14][26] I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_6_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_6_I1_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_6_I1_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_6_I1_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_2_O O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_6_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111000000010001
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[29][26] I1=FETCH_Instr_Regs_value_a0[28][26] I2=FETCH_Instr_raw_a0[15] I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_6_I1_SB_LUT4_O_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[25][26] I1=FETCH_Instr_Regs_value_a0[24][26] I2=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O I3=FETCH_Instr_raw_a0[15] O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_6_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a0[30][26] I2=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_6_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_6_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001100001111
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a0[27][26] I2=FETCH_Instr_Regs_value_a0[26][26] I3=FETCH_Instr_raw_a0[15] O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_6_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_7_I0 I1=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_7_I1 I2=FETCH_Instr_lui_rslt_a0_SB_LUT4_I2_O I3=FETCH_Instr_lui_rslt_a0_SB_CARRY_I0_CO O=FETCH_Instr_ori_rslt_a0[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000010100000011
.gate SB_LUT4 I0=$false I1=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_7_I0_SB_LUT4_O_I1 I2=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_7_I0_SB_LUT4_O_I2 I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_O O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_7_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_7_I0_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_7_I0_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_7_I0_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_2_O O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_7_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111000011101110
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[1][25] I1=FETCH_Instr_Regs_value_a0[5][25] I2=FETCH_Instr_raw_a0[15] I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_7_I0_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000001100000101
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[0][25] I1=FETCH_Instr_Regs_value_a0[4][25] I2=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O I3=FETCH_Instr_raw_a0[15] O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_7_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[3][25] I1=FETCH_Instr_Regs_value_a0[2][25] I2=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O I3=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_7_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_7_I0_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111001100000101
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[7][25] I1=FETCH_Instr_Regs_value_a0[6][25] I2=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O I3=FETCH_Instr_raw_a0[15] O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_7_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0011111101010000
.gate SB_LUT4 I0=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_7_I0_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_7_I0_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_7_I0_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_2_O O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_7_I0_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001000100001111
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[11][25] I1=FETCH_Instr_Regs_value_a0[10][25] I2=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O I3=FETCH_Instr_raw_a0[15] O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_7_I0_SB_LUT4_O_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[15][25] I1=FETCH_Instr_Regs_value_a0[14][25] I2=FETCH_Instr_raw_a0[15] I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_7_I0_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[9][25] I1=FETCH_Instr_Regs_value_a0[8][25] I2=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O I3=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_7_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_7_I0_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111110000001010
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[13][25] I1=FETCH_Instr_Regs_value_a0[12][25] I2=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O I3=FETCH_Instr_raw_a0[15] O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_7_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100111110100000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_7_I1_SB_LUT4_O_I1 I2=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_7_I1_SB_LUT4_O_I2 I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_O O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_7_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_7_I1_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_7_I1_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_7_I1_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_2_O O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_7_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001000111110000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[23][25] I1=FETCH_Instr_Regs_value_a0[19][25] I2=FETCH_Instr_raw_a0[15] I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_7_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000101000001100
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[22][25] I1=FETCH_Instr_Regs_value_a0[18][25] I2=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O I3=FETCH_Instr_raw_a0[15] O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_7_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[17][25] I1=FETCH_Instr_Regs_value_a0[16][25] I2=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O I3=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_7_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_7_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111001100000101
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[21][25] I1=FETCH_Instr_Regs_value_a0[20][25] I2=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O I3=FETCH_Instr_raw_a0[15] O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_7_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0011111101010000
.gate SB_LUT4 I0=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_7_I1_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_7_I1_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_7_I1_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_2_O O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_7_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111000011101110
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[29][25] I1=FETCH_Instr_Regs_value_a0[28][25] I2=FETCH_Instr_raw_a0[15] I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_7_I1_SB_LUT4_O_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[25][25] I1=FETCH_Instr_Regs_value_a0[24][25] I2=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O I3=FETCH_Instr_raw_a0[15] O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_7_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000001100000101
.gate SB_LUT4 I0=$false I1=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O I2=FETCH_Instr_Regs_value_a0[30][25] I3=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_7_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_7_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000111111
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[27][25] I1=FETCH_Instr_Regs_value_a0[26][25] I2=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O I3=FETCH_Instr_raw_a0[15] O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_7_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_8_I0 I1=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_8_I1 I2=FETCH_Instr_lui_rslt_a0_SB_LUT4_I2_O I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_O O=FETCH_Instr_ori_rslt_a0[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000001100000101
.gate SB_LUT4 I0=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_8_I0_SB_LUT4_O_I0 I1=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_8_I0_SB_LUT4_O_I1 I2=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_8_I0_SB_LUT4_O_I2 I3=FETCH_Instr_lui_rslt_a0_SB_CARRY_I0_CO O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_8_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001000111110000
.gate SB_LUT4 I0=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_8_I0_SB_LUT4_O_I0_SB_LUT4_O_I0 I1=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_8_I0_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_2_O I3=FETCH_Instr_raw_a0[15] O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_8_I0_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000001100000101
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a0[1][24] I2=FETCH_Instr_Regs_value_a0[5][24] I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_8_I0_SB_LUT4_O_I0_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a0[0][24] I2=FETCH_Instr_Regs_value_a0[4][24] I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_8_I0_SB_LUT4_O_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_8_I0_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_8_I0_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=FETCH_Instr_raw_a0[15] I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_2_O O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_8_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a0[7][24] I2=FETCH_Instr_Regs_value_a0[3][24] I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_8_I0_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a0[2][24] I2=FETCH_Instr_Regs_value_a0[6][24] I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_8_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_8_I0_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_8_I0_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_8_I0_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_2_O O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_8_I0_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111000011101110
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[17][24] I1=FETCH_Instr_Regs_value_a0[21][24] I2=FETCH_Instr_raw_a0[15] I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_8_I0_SB_LUT4_O_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000001100000101
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[16][24] I1=FETCH_Instr_Regs_value_a0[20][24] I2=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O I3=FETCH_Instr_raw_a0[15] O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_8_I0_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[19][24] I1=FETCH_Instr_Regs_value_a0[18][24] I2=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O I3=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_8_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_8_I0_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111001100000101
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[23][24] I1=FETCH_Instr_Regs_value_a0[22][24] I2=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O I3=FETCH_Instr_raw_a0[15] O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_8_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0011111101010000
.gate SB_LUT4 I0=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_8_I1_SB_LUT4_O_I0 I1=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_8_I1_SB_LUT4_O_I1 I2=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_8_I1_SB_LUT4_O_I2 I3=FETCH_Instr_lui_rslt_a0_SB_CARRY_I0_CO O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_8_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001000111110000
.gate SB_LUT4 I0=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_8_I1_SB_LUT4_O_I0_SB_LUT4_O_I0 I1=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_8_I1_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=FETCH_Instr_raw_a0[15] I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_2_O O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_8_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a0[11][24] I2=FETCH_Instr_Regs_value_a0[15][24] I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_8_I1_SB_LUT4_O_I0_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a0[10][24] I2=FETCH_Instr_Regs_value_a0[14][24] I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_8_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_8_I1_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_8_I1_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_2_O I3=FETCH_Instr_raw_a0[15] O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_8_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a0[9][24] I2=FETCH_Instr_Regs_value_a0[13][24] I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_8_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a0[8][24] I2=FETCH_Instr_Regs_value_a0[12][24] I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_8_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_8_I1_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_8_I1_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_8_I1_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_2_O O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_8_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111000000010001
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[25][24] I1=FETCH_Instr_Regs_value_a0[24][24] I2=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O I3=FETCH_Instr_raw_a0[15] O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_8_I1_SB_LUT4_O_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[29][24] I1=FETCH_Instr_Regs_value_a0[28][24] I2=FETCH_Instr_raw_a0[15] I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_8_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a0[30][24] I2=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_8_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_8_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001100001111
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a0[27][24] I2=FETCH_Instr_Regs_value_a0[26][24] I3=FETCH_Instr_raw_a0[15] O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_8_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_9_I0 I1=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_9_I1 I2=FETCH_Instr_lui_rslt_a0_SB_LUT4_I2_O I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_O O=FETCH_Instr_ori_rslt_a0[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000001100000101
.gate SB_LUT4 I0=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_9_I0_SB_LUT4_O_I0 I1=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_9_I0_SB_LUT4_O_I1 I2=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_9_I0_SB_LUT4_O_I2 I3=FETCH_Instr_lui_rslt_a0_SB_CARRY_I0_CO O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_9_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001000111110000
.gate SB_LUT4 I0=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_9_I0_SB_LUT4_O_I0_SB_LUT4_O_I0 I1=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_9_I0_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_2_O I3=FETCH_Instr_raw_a0[15] O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_9_I0_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000001100000101
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a0[1][23] I2=FETCH_Instr_Regs_value_a0[5][23] I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_9_I0_SB_LUT4_O_I0_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a0[0][23] I2=FETCH_Instr_Regs_value_a0[4][23] I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_9_I0_SB_LUT4_O_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_9_I0_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_9_I0_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=FETCH_Instr_raw_a0[15] I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_2_O O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_9_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a0[7][23] I2=FETCH_Instr_Regs_value_a0[3][23] I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_9_I0_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a0[2][23] I2=FETCH_Instr_Regs_value_a0[6][23] I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_9_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_9_I0_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_9_I0_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_9_I0_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_2_O O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_9_I0_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1110111011110000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[23][23] I1=FETCH_Instr_Regs_value_a0[19][23] I2=FETCH_Instr_raw_a0[15] I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_9_I0_SB_LUT4_O_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000010100000011
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[22][23] I1=FETCH_Instr_Regs_value_a0[18][23] I2=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O I3=FETCH_Instr_raw_a0[15] O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_9_I0_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0101001100000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[17][23] I1=FETCH_Instr_Regs_value_a0[16][23] I2=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O I3=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_9_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_9_I0_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111001100000101
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[21][23] I1=FETCH_Instr_Regs_value_a0[20][23] I2=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O I3=FETCH_Instr_raw_a0[15] O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_9_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0011111101010000
.gate SB_LUT4 I0=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_9_I1_SB_LUT4_O_I0 I1=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_9_I1_SB_LUT4_O_I1 I2=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_9_I1_SB_LUT4_O_I2 I3=FETCH_Instr_lui_rslt_a0_SB_CARRY_I0_CO O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_9_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001000111110000
.gate SB_LUT4 I0=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_9_I1_SB_LUT4_O_I0_SB_LUT4_O_I0 I1=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_9_I1_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=FETCH_Instr_raw_a0[15] I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_2_O O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_9_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a0[11][23] I2=FETCH_Instr_Regs_value_a0[15][23] I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_9_I1_SB_LUT4_O_I0_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a0[10][23] I2=FETCH_Instr_Regs_value_a0[14][23] I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_9_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_9_I1_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_9_I1_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_2_O I3=FETCH_Instr_raw_a0[15] O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_9_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a0[9][23] I2=FETCH_Instr_Regs_value_a0[13][23] I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_9_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a0[8][23] I2=FETCH_Instr_Regs_value_a0[12][23] I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_9_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_9_I1_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_9_I1_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_9_I1_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_2_O O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_9_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111000000010001
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[25][23] I1=FETCH_Instr_Regs_value_a0[24][23] I2=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O I3=FETCH_Instr_raw_a0[15] O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_9_I1_SB_LUT4_O_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[29][23] I1=FETCH_Instr_Regs_value_a0[28][23] I2=FETCH_Instr_raw_a0[15] I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_9_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a0[30][23] I2=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_9_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_9_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001100001111
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a0[27][23] I2=FETCH_Instr_Regs_value_a0[26][23] I3=FETCH_Instr_raw_a0[15] O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_9_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_I0_SB_LUT4_O_I2 I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_2_O O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=FETCH_Instr_lui_rslt_a0_SB_CARRY_I0_CO O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1110111011110000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[7][4] I1=FETCH_Instr_Regs_value_a0[3][4] I2=FETCH_Instr_raw_a0[15] I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000101000001100
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[2][4] I1=FETCH_Instr_Regs_value_a0[6][4] I2=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O I3=FETCH_Instr_raw_a0[15] O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[19][4] I1=FETCH_Instr_Regs_value_a0[18][4] I2=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O I3=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111110000001010
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[23][4] I1=FETCH_Instr_Regs_value_a0[22][4] I2=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O I3=FETCH_Instr_raw_a0[15] O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100111110100000
.gate SB_LUT4 I0=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=FETCH_Instr_lui_rslt_a0_SB_CARRY_I0_CO O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_I0_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111000000010001
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[17][4] I1=FETCH_Instr_Regs_value_a0[21][4] I2=FETCH_Instr_raw_a0[15] I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000001100000101
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[16][4] I1=FETCH_Instr_Regs_value_a0[20][4] I2=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O I3=FETCH_Instr_raw_a0[15] O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[1][4] I1=FETCH_Instr_Regs_value_a0[0][4] I2=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O I3=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111110000001010
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[5][4] I1=FETCH_Instr_Regs_value_a0[4][4] I2=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O I3=FETCH_Instr_raw_a0[15] O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100111110100000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_2_O O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=FETCH_Instr_lui_rslt_a0_SB_CARRY_I0_CO O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111000000010001
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[29][4] I1=FETCH_Instr_Regs_value_a0[28][4] I2=FETCH_Instr_raw_a0[15] I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[25][4] I1=FETCH_Instr_Regs_value_a0[24][4] I2=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O I3=FETCH_Instr_raw_a0[15] O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000001100000101
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[9][4] I1=FETCH_Instr_Regs_value_a0[8][4] I2=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O I3=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111110000001010
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[13][4] I1=FETCH_Instr_Regs_value_a0[12][4] I2=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O I3=FETCH_Instr_raw_a0[15] O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100111110100000
.gate SB_LUT4 I0=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=FETCH_Instr_Regs_value_a0[30][4] I2=FETCH_Instr_lui_rslt_a0_SB_CARRY_I0_CO I3=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111110000001010
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a0[27][4] I2=FETCH_Instr_Regs_value_a0[26][4] I3=FETCH_Instr_raw_a0[15] O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=FETCH_Instr_raw_a0[15] I3=FETCH_Instr_lui_rslt_a0_SB_CARRY_I0_CO O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100010111001100
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a0[11][4] I2=FETCH_Instr_Regs_value_a0[15][4] I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[10][4] I1=FETCH_Instr_Regs_value_a0[14][4] I2=FETCH_Instr_lui_rslt_a0_SB_CARRY_I0_CO I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O O=FETCH_Instr_ori_rslt_a0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100111110100000
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_Pc_a0[11] I3=FETCH_Instr_pc_inc_a0_SB_LUT4_O_I3[9] O=FETCH_Instr_pc_inc_a0[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:1062|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_Pc_a0[10] I3=FETCH_Instr_pc_inc_a0_SB_LUT4_O_I3[8] O=FETCH_Instr_pc_inc_a0[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:1062|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_Pc_a0[29] I3=FETCH_Instr_pc_inc_a0_SB_LUT4_O_I3[27] O=FETCH_Instr_pc_inc_a0[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:1062|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_Pc_a0[28] I3=FETCH_Instr_pc_inc_a0_SB_LUT4_O_I3[26] O=FETCH_Instr_pc_inc_a0[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:1062|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_Pc_a0[27] I3=FETCH_Instr_pc_inc_a0_SB_LUT4_O_I3[25] O=FETCH_Instr_pc_inc_a0[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:1062|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_Pc_a0[26] I3=FETCH_Instr_pc_inc_a0_SB_LUT4_O_I3[24] O=FETCH_Instr_pc_inc_a0[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:1062|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_Pc_a0[25] I3=FETCH_Instr_pc_inc_a0_SB_LUT4_O_I3[23] O=FETCH_Instr_pc_inc_a0[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:1062|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_Pc_a0[24] I3=FETCH_Instr_pc_inc_a0_SB_LUT4_O_I3[22] O=FETCH_Instr_pc_inc_a0[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:1062|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_Pc_a0[23] I3=FETCH_Instr_pc_inc_a0_SB_LUT4_O_I3[21] O=FETCH_Instr_pc_inc_a0[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:1062|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_Pc_a0[22] I3=FETCH_Instr_pc_inc_a0_SB_LUT4_O_I3[20] O=FETCH_Instr_pc_inc_a0[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:1062|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_Pc_a0[3] I3=FETCH_Instr_Pc_a0[2] O=FETCH_Instr_pc_inc_a0[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:1062|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_Pc_a0[21] I3=FETCH_Instr_pc_inc_a0_SB_LUT4_O_I3[19] O=FETCH_Instr_pc_inc_a0[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:1062|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_Pc_a0[9] I3=FETCH_Instr_pc_inc_a0_SB_LUT4_O_I3[7] O=FETCH_Instr_pc_inc_a0[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:1062|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_Pc_a0[20] I3=FETCH_Instr_pc_inc_a0_SB_LUT4_O_I3[18] O=FETCH_Instr_pc_inc_a0[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:1062|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_Pc_a0[19] I3=FETCH_Instr_pc_inc_a0_SB_LUT4_O_I3[17] O=FETCH_Instr_pc_inc_a0[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:1062|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_Pc_a0[18] I3=FETCH_Instr_pc_inc_a0_SB_LUT4_O_I3[16] O=FETCH_Instr_pc_inc_a0[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:1062|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_Pc_a0[17] I3=FETCH_Instr_pc_inc_a0_SB_LUT4_O_I3[15] O=FETCH_Instr_pc_inc_a0[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:1062|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_Pc_a0[16] I3=FETCH_Instr_pc_inc_a0_SB_LUT4_O_I3[14] O=FETCH_Instr_pc_inc_a0[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:1062|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_Pc_a0[15] I3=FETCH_Instr_pc_inc_a0_SB_LUT4_O_I3[13] O=FETCH_Instr_pc_inc_a0[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:1062|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_Pc_a0[14] I3=FETCH_Instr_pc_inc_a0_SB_LUT4_O_I3[12] O=FETCH_Instr_pc_inc_a0[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:1062|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_Pc_a0[13] I3=FETCH_Instr_pc_inc_a0_SB_LUT4_O_I3[11] O=FETCH_Instr_pc_inc_a0[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:1062|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_Pc_a0[12] I3=FETCH_Instr_pc_inc_a0_SB_LUT4_O_I3[10] O=FETCH_Instr_pc_inc_a0[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:1062|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_Pc_a0[8] I3=FETCH_Instr_pc_inc_a0_SB_LUT4_O_I3[6] O=FETCH_Instr_pc_inc_a0[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:1062|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_Pc_a0[7] I3=FETCH_Instr_pc_inc_a0_SB_LUT4_O_I3[5] O=FETCH_Instr_pc_inc_a0[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:1062|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_Pc_a0[6] I3=FETCH_Instr_pc_inc_a0_SB_LUT4_O_I3[4] O=FETCH_Instr_pc_inc_a0[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:1062|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_Pc_a0[5] I3=FETCH_Instr_pc_inc_a0_SB_LUT4_O_I3[3] O=FETCH_Instr_pc_inc_a0[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:1062|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_Pc_a0[4] I3=FETCH_Instr_pc_inc_a0_SB_LUT4_O_I3[2] O=FETCH_Instr_pc_inc_a0[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:1062|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_Pc_a0[31] I3=FETCH_Instr_pc_inc_a0_SB_LUT4_O_I3[29] O=FETCH_Instr_pc_inc_a0[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:1062|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_Pc_a0[30] I3=FETCH_Instr_pc_inc_a0_SB_LUT4_O_I3[28] O=FETCH_Instr_pc_inc_a0[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:1062|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=FETCH_Instr_pc_inc_a0_SB_LUT4_O_I3[9] CO=FETCH_Instr_pc_inc_a0_SB_LUT4_O_I3[10] I0=$false I1=FETCH_Instr_Pc_a0[11]
.attr src "warp-v_risc-v_1-stage.sv:1062|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_pc_inc_a0_SB_LUT4_O_I3[8] CO=FETCH_Instr_pc_inc_a0_SB_LUT4_O_I3[9] I0=$false I1=FETCH_Instr_Pc_a0[10]
.attr src "warp-v_risc-v_1-stage.sv:1062|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_pc_inc_a0_SB_LUT4_O_I3[26] CO=FETCH_Instr_pc_inc_a0_SB_LUT4_O_I3[27] I0=$false I1=FETCH_Instr_Pc_a0[28]
.attr src "warp-v_risc-v_1-stage.sv:1062|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_pc_inc_a0_SB_LUT4_O_I3[25] CO=FETCH_Instr_pc_inc_a0_SB_LUT4_O_I3[26] I0=$false I1=FETCH_Instr_Pc_a0[27]
.attr src "warp-v_risc-v_1-stage.sv:1062|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_pc_inc_a0_SB_LUT4_O_I3[24] CO=FETCH_Instr_pc_inc_a0_SB_LUT4_O_I3[25] I0=$false I1=FETCH_Instr_Pc_a0[26]
.attr src "warp-v_risc-v_1-stage.sv:1062|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_pc_inc_a0_SB_LUT4_O_I3[23] CO=FETCH_Instr_pc_inc_a0_SB_LUT4_O_I3[24] I0=$false I1=FETCH_Instr_Pc_a0[25]
.attr src "warp-v_risc-v_1-stage.sv:1062|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_pc_inc_a0_SB_LUT4_O_I3[22] CO=FETCH_Instr_pc_inc_a0_SB_LUT4_O_I3[23] I0=$false I1=FETCH_Instr_Pc_a0[24]
.attr src "warp-v_risc-v_1-stage.sv:1062|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_pc_inc_a0_SB_LUT4_O_I3[21] CO=FETCH_Instr_pc_inc_a0_SB_LUT4_O_I3[22] I0=$false I1=FETCH_Instr_Pc_a0[23]
.attr src "warp-v_risc-v_1-stage.sv:1062|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_pc_inc_a0_SB_LUT4_O_I3[20] CO=FETCH_Instr_pc_inc_a0_SB_LUT4_O_I3[21] I0=$false I1=FETCH_Instr_Pc_a0[22]
.attr src "warp-v_risc-v_1-stage.sv:1062|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_Pc_a0[2] CO=FETCH_Instr_pc_inc_a0_SB_LUT4_O_I3[2] I0=$false I1=FETCH_Instr_Pc_a0[3]
.attr src "warp-v_risc-v_1-stage.sv:1062|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_pc_inc_a0_SB_LUT4_O_I3[19] CO=FETCH_Instr_pc_inc_a0_SB_LUT4_O_I3[20] I0=$false I1=FETCH_Instr_Pc_a0[21]
.attr src "warp-v_risc-v_1-stage.sv:1062|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_pc_inc_a0_SB_LUT4_O_I3[18] CO=FETCH_Instr_pc_inc_a0_SB_LUT4_O_I3[19] I0=$false I1=FETCH_Instr_Pc_a0[20]
.attr src "warp-v_risc-v_1-stage.sv:1062|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_pc_inc_a0_SB_LUT4_O_I3[7] CO=FETCH_Instr_pc_inc_a0_SB_LUT4_O_I3[8] I0=$false I1=FETCH_Instr_Pc_a0[9]
.attr src "warp-v_risc-v_1-stage.sv:1062|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_pc_inc_a0_SB_LUT4_O_I3[17] CO=FETCH_Instr_pc_inc_a0_SB_LUT4_O_I3[18] I0=$false I1=FETCH_Instr_Pc_a0[19]
.attr src "warp-v_risc-v_1-stage.sv:1062|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_pc_inc_a0_SB_LUT4_O_I3[16] CO=FETCH_Instr_pc_inc_a0_SB_LUT4_O_I3[17] I0=$false I1=FETCH_Instr_Pc_a0[18]
.attr src "warp-v_risc-v_1-stage.sv:1062|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_pc_inc_a0_SB_LUT4_O_I3[15] CO=FETCH_Instr_pc_inc_a0_SB_LUT4_O_I3[16] I0=$false I1=FETCH_Instr_Pc_a0[17]
.attr src "warp-v_risc-v_1-stage.sv:1062|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_pc_inc_a0_SB_LUT4_O_I3[14] CO=FETCH_Instr_pc_inc_a0_SB_LUT4_O_I3[15] I0=$false I1=FETCH_Instr_Pc_a0[16]
.attr src "warp-v_risc-v_1-stage.sv:1062|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_pc_inc_a0_SB_LUT4_O_I3[13] CO=FETCH_Instr_pc_inc_a0_SB_LUT4_O_I3[14] I0=$false I1=FETCH_Instr_Pc_a0[15]
.attr src "warp-v_risc-v_1-stage.sv:1062|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_pc_inc_a0_SB_LUT4_O_I3[12] CO=FETCH_Instr_pc_inc_a0_SB_LUT4_O_I3[13] I0=$false I1=FETCH_Instr_Pc_a0[14]
.attr src "warp-v_risc-v_1-stage.sv:1062|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_pc_inc_a0_SB_LUT4_O_I3[11] CO=FETCH_Instr_pc_inc_a0_SB_LUT4_O_I3[12] I0=$false I1=FETCH_Instr_Pc_a0[13]
.attr src "warp-v_risc-v_1-stage.sv:1062|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_pc_inc_a0_SB_LUT4_O_I3[10] CO=FETCH_Instr_pc_inc_a0_SB_LUT4_O_I3[11] I0=$false I1=FETCH_Instr_Pc_a0[12]
.attr src "warp-v_risc-v_1-stage.sv:1062|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_pc_inc_a0_SB_LUT4_O_I3[6] CO=FETCH_Instr_pc_inc_a0_SB_LUT4_O_I3[7] I0=$false I1=FETCH_Instr_Pc_a0[8]
.attr src "warp-v_risc-v_1-stage.sv:1062|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_pc_inc_a0_SB_LUT4_O_I3[5] CO=FETCH_Instr_pc_inc_a0_SB_LUT4_O_I3[6] I0=$false I1=FETCH_Instr_Pc_a0[7]
.attr src "warp-v_risc-v_1-stage.sv:1062|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_pc_inc_a0_SB_LUT4_O_I3[4] CO=FETCH_Instr_pc_inc_a0_SB_LUT4_O_I3[5] I0=$false I1=FETCH_Instr_Pc_a0[6]
.attr src "warp-v_risc-v_1-stage.sv:1062|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_pc_inc_a0_SB_LUT4_O_I3[3] CO=FETCH_Instr_pc_inc_a0_SB_LUT4_O_I3[4] I0=$false I1=FETCH_Instr_Pc_a0[5]
.attr src "warp-v_risc-v_1-stage.sv:1062|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_pc_inc_a0_SB_LUT4_O_I3[2] CO=FETCH_Instr_pc_inc_a0_SB_LUT4_O_I3[3] I0=$false I1=FETCH_Instr_Pc_a0[4]
.attr src "warp-v_risc-v_1-stage.sv:1062|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_pc_inc_a0_SB_LUT4_O_I3[28] CO=FETCH_Instr_pc_inc_a0_SB_LUT4_O_I3[29] I0=$false I1=FETCH_Instr_Pc_a0[30]
.attr src "warp-v_risc-v_1-stage.sv:1062|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_pc_inc_a0_SB_LUT4_O_I3[27] CO=FETCH_Instr_pc_inc_a0_SB_LUT4_O_I3[28] I0=$false I1=FETCH_Instr_Pc_a0[29]
.attr src "warp-v_risc-v_1-stage.sv:1062|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=FETCH_Instr_raw_a0_SB_LUT4_O_I1 I2=FETCH_Instr_raw_a0_SB_LUT4_O_I2 I3=FETCH_Instr_raw_aq_a0 O=FETCH_Instr_raw_a0[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111111111000000
.gate SB_LUT4 I0=FETCH_Instr_Pc_a0[2] I1=FETCH_Instr_Pc_a0[4] I2=FETCH_Instr_Pc_a0[3] I3=FETCH_Instr_Pc_a0[5] O=FETCH_Instr_raw_a0[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0100001100000000
.gate SB_LUT4 I0=FETCH_Instr_Pc_a0[3] I1=FETCH_Instr_Pc_a0[2] I2=FETCH_Instr_Pc_a0[4] I3=FETCH_Instr_Pc_a0[5] O=FETCH_Instr_raw_a0[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1011111001101111
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_raw_a0_SB_LUT4_O_3_I2 I3=FETCH_Instr_raw_a0_SB_LUT4_O_3_I3 O=FETCH_Instr_raw_a0[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000011111111
.gate SB_LUT4 I0=FETCH_Instr_raw_a0_SB_LUT4_O_3_I3_SB_LUT4_O_I3 I1=FETCH_Instr_Regs_pending_a0[13] I2=FETCH_Instr_raw_a0_SB_LUT4_O_3_I2 I3=FETCH_Instr_Regs_pending_a0[9] O=FETCH_Instr_raw_a0_SB_LUT4_O_3_I2_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Pc_a0[5] I2=FETCH_Instr_Pc_a0[4] I3=FETCH_Instr_raw_a0_SB_LUT4_O_I1 O=FETCH_Instr_raw_a0_SB_LUT4_O_3_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011000000000000
.gate SB_LUT4 I0=FETCH_Instr_raw_a0_SB_LUT4_O_3_I3 I1=FETCH_Instr_aborting_trap_a0_SB_LUT4_I2_O I2=FETCH_Instr_replay_a0_SB_LUT4_I0_I3 I3=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_I0_O O=FETCH_Instr_raw_a0_SB_LUT4_O_3_I3_SB_LUT4_I0_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_raw_a0_SB_LUT4_O_3_I3_SB_LUT4_O_I2 I3=FETCH_Instr_raw_a0_SB_LUT4_O_3_I3_SB_LUT4_O_I3 O=FETCH_Instr_raw_a0_SB_LUT4_O_3_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=FETCH_Instr_Pc_a0[4] I1=FETCH_Instr_Pc_a0[2] I2=FETCH_Instr_Pc_a0[3] I3=FETCH_Instr_Pc_a0[5] O=FETCH_Instr_raw_a0_SB_LUT4_O_3_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=FETCH_Instr_Pc_a0[2] I1=FETCH_Instr_Pc_a0[3] I2=FETCH_Instr_Pc_a0[4] I3=FETCH_Instr_Pc_a0[5] O=FETCH_Instr_raw_a0_SB_LUT4_O_3_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=FETCH_Instr_Pc_a0[2] I1=FETCH_Instr_Pc_a0[5] I2=FETCH_Instr_Pc_a0[4] I3=FETCH_Instr_Pc_a0[3] O=FETCH_Instr_raw_a0[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100001000100001
.gate SB_LUT4 I0=FETCH_Instr_Pc_a0[4] I1=FETCH_Instr_Pc_a0[5] I2=FETCH_Instr_Pc_a0[3] I3=FETCH_Instr_Pc_a0[2] O=FETCH_Instr_raw_a0[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1110100011101110
.gate SB_LUT4 I0=FETCH_Instr_Pc_a0[2] I1=FETCH_Instr_Pc_a0[4] I2=FETCH_Instr_Pc_a0[3] I3=FETCH_Instr_Pc_a0[5] O=FETCH_Instr_raw_a0[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1011010001110011
.gate SB_LUT4 I0=FETCH_Instr_Pc_a0[3] I1=FETCH_Instr_Pc_a0[2] I2=FETCH_Instr_Pc_a0[4] I3=FETCH_Instr_Pc_a0[5] O=FETCH_Instr_raw_a0[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1101001000001100
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_Pc_a0[2] I3=FETCH_Instr_Pc_a0[3] O=FETCH_Instr_raw_a0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_Pc_a0[4] I3=FETCH_Instr_Pc_a0[5] O=FETCH_Instr_raw_a0_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=FETCH_Instr_Pc_a0[4] I1=FETCH_Instr_Pc_a0[2] I2=FETCH_Instr_Pc_a0[3] I3=FETCH_Instr_Pc_a0[5] O=FETCH_Instr_raw_aq_a0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000000000000000
.gate SB_CARRY CI=FETCH_Instr_raw_rl_a0_SB_CARRY_I0_CO[3] CO=FETCH_Instr_raw_rl_a0_SB_CARRY_I0_CO[4] I0=FETCH_Instr_raw_rl_a0 I1=FETCH_Instr_Pc_a0[5]
.attr src "warp-v_risc-v_1-stage.sv:920|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_raw_rl_a0_SB_CARRY_I0_CO[9] CO=FETCH_Instr_raw_rl_a0_SB_CARRY_I0_CO[10] I0=FETCH_Instr_raw_a0[7] I1=FETCH_Instr_Pc_a0[11]
.attr src "warp-v_risc-v_1-stage.sv:920|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_raw_rl_a0_SB_CARRY_I0_CO[8] CO=FETCH_Instr_raw_rl_a0_SB_CARRY_I0_CO[9] I0=FETCH_Instr_raw_aq_a0 I1=FETCH_Instr_Pc_a0[10]
.attr src "warp-v_risc-v_1-stage.sv:920|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_raw_rl_a0_SB_CARRY_I0_CO[25] CO=FETCH_Instr_raw_rl_a0_SB_CARRY_I0_CO[26] I0=$false I1=FETCH_Instr_Pc_a0[27]
.attr src "warp-v_risc-v_1-stage.sv:920|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_raw_rl_a0_SB_CARRY_I0_CO[24] CO=FETCH_Instr_raw_rl_a0_SB_CARRY_I0_CO[25] I0=$false I1=FETCH_Instr_Pc_a0[26]
.attr src "warp-v_risc-v_1-stage.sv:920|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_raw_rl_a0_SB_CARRY_I0_CO[23] CO=FETCH_Instr_raw_rl_a0_SB_CARRY_I0_CO[24] I0=$false I1=FETCH_Instr_Pc_a0[25]
.attr src "warp-v_risc-v_1-stage.sv:920|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_raw_rl_a0_SB_CARRY_I0_CO[22] CO=FETCH_Instr_raw_rl_a0_SB_CARRY_I0_CO[23] I0=$false I1=FETCH_Instr_Pc_a0[24]
.attr src "warp-v_risc-v_1-stage.sv:920|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_raw_rl_a0_SB_CARRY_I0_CO[21] CO=FETCH_Instr_raw_rl_a0_SB_CARRY_I0_CO[22] I0=$false I1=FETCH_Instr_Pc_a0[23]
.attr src "warp-v_risc-v_1-stage.sv:920|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_raw_rl_a0_SB_CARRY_I0_CO[20] CO=FETCH_Instr_raw_rl_a0_SB_CARRY_I0_CO[21] I0=$false I1=FETCH_Instr_Pc_a0[22]
.attr src "warp-v_risc-v_1-stage.sv:920|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_raw_rl_a0_SB_CARRY_I0_CO[1] CO=FETCH_Instr_raw_rl_a0_SB_CARRY_I0_CO[2] I0=FETCH_Instr_raw_a0[10] I1=FETCH_Instr_Pc_a0[3]
.attr src "warp-v_risc-v_1-stage.sv:920|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_raw_rl_a0_SB_CARRY_I0_CO[19] CO=FETCH_Instr_raw_rl_a0_SB_CARRY_I0_CO[20] I0=$false I1=FETCH_Instr_Pc_a0[21]
.attr src "warp-v_risc-v_1-stage.sv:920|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_raw_rl_a0_SB_CARRY_I0_CO[18] CO=FETCH_Instr_raw_rl_a0_SB_CARRY_I0_CO[19] I0=$false I1=FETCH_Instr_Pc_a0[20]
.attr src "warp-v_risc-v_1-stage.sv:920|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_raw_rl_a0_SB_CARRY_I0_CO[17] CO=FETCH_Instr_raw_rl_a0_SB_CARRY_I0_CO[18] I0=$false I1=FETCH_Instr_Pc_a0[19]
.attr src "warp-v_risc-v_1-stage.sv:920|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_raw_rl_a0_SB_CARRY_I0_CO[7] CO=FETCH_Instr_raw_rl_a0_SB_CARRY_I0_CO[8] I0=FETCH_Instr_raw_aq_a0 I1=FETCH_Instr_Pc_a0[9]
.attr src "warp-v_risc-v_1-stage.sv:920|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_raw_rl_a0_SB_CARRY_I0_CO[16] CO=FETCH_Instr_raw_rl_a0_SB_CARRY_I0_CO[17] I0=$false I1=FETCH_Instr_Pc_a0[18]
.attr src "warp-v_risc-v_1-stage.sv:920|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_raw_rl_a0_SB_CARRY_I0_CO[15] CO=FETCH_Instr_raw_rl_a0_SB_CARRY_I0_CO[16] I0=$false I1=FETCH_Instr_Pc_a0[17]
.attr src "warp-v_risc-v_1-stage.sv:920|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_raw_rl_a0_SB_CARRY_I0_CO[14] CO=FETCH_Instr_raw_rl_a0_SB_CARRY_I0_CO[15] I0=$false I1=FETCH_Instr_Pc_a0[16]
.attr src "warp-v_risc-v_1-stage.sv:920|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_raw_rl_a0_SB_CARRY_I0_CO[13] CO=FETCH_Instr_raw_rl_a0_SB_CARRY_I0_CO[14] I0=$false I1=FETCH_Instr_Pc_a0[15]
.attr src "warp-v_risc-v_1-stage.sv:920|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_raw_rl_a0_SB_CARRY_I0_CO[12] CO=FETCH_Instr_raw_rl_a0_SB_CARRY_I0_CO[13] I0=$false I1=FETCH_Instr_Pc_a0[14]
.attr src "warp-v_risc-v_1-stage.sv:920|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_raw_rl_a0_SB_CARRY_I0_CO[11] CO=FETCH_Instr_raw_rl_a0_SB_CARRY_I0_CO[12] I0=$false I1=FETCH_Instr_Pc_a0[13]
.attr src "warp-v_risc-v_1-stage.sv:920|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_raw_rl_a0_SB_CARRY_I0_CO[10] CO=FETCH_Instr_raw_rl_a0_SB_CARRY_I0_CO[11] I0=$false I1=FETCH_Instr_Pc_a0[12]
.attr src "warp-v_risc-v_1-stage.sv:920|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$false CO=FETCH_Instr_raw_rl_a0_SB_CARRY_I0_CO[1] I0=FETCH_Instr_raw_a0[9] I1=FETCH_Instr_Pc_a0[2]
.attr src "warp-v_risc-v_1-stage.sv:920|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_raw_rl_a0_SB_CARRY_I0_CO[6] CO=FETCH_Instr_raw_rl_a0_SB_CARRY_I0_CO[7] I0=FETCH_Instr_raw_aq_a0 I1=FETCH_Instr_Pc_a0[8]
.attr src "warp-v_risc-v_1-stage.sv:920|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_raw_rl_a0_SB_CARRY_I0_CO[5] CO=FETCH_Instr_raw_rl_a0_SB_CARRY_I0_CO[6] I0=FETCH_Instr_raw_a0[27] I1=FETCH_Instr_Pc_a0[7]
.attr src "warp-v_risc-v_1-stage.sv:920|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_raw_rl_a0_SB_CARRY_I0_CO[4] CO=FETCH_Instr_raw_rl_a0_SB_CARRY_I0_CO[5] I0=FETCH_Instr_raw_aq_a0 I1=FETCH_Instr_Pc_a0[6]
.attr src "warp-v_risc-v_1-stage.sv:920|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_raw_rl_a0_SB_CARRY_I0_CO[2] CO=FETCH_Instr_raw_rl_a0_SB_CARRY_I0_CO[3] I0=FETCH_Instr_raw_aq_a0 I1=FETCH_Instr_Pc_a0[4]
.attr src "warp-v_risc-v_1-stage.sv:920|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_raw_rl_a0_SB_CARRY_I0_CO[28] CO=FETCH_Instr_raw_rl_a0_SB_CARRY_I0_CO[29] I0=$false I1=FETCH_Instr_Pc_a0[30]
.attr src "warp-v_risc-v_1-stage.sv:920|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_raw_rl_a0_SB_CARRY_I0_CO[27] CO=FETCH_Instr_raw_rl_a0_SB_CARRY_I0_CO[28] I0=$false I1=FETCH_Instr_Pc_a0[29]
.attr src "warp-v_risc-v_1-stage.sv:920|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_raw_rl_a0_SB_CARRY_I0_CO[26] CO=FETCH_Instr_raw_rl_a0_SB_CARRY_I0_CO[27] I0=$false I1=FETCH_Instr_Pc_a0[28]
.attr src "warp-v_risc-v_1-stage.sv:920|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=FETCH_Instr_Pc_a0[2] I1=FETCH_Instr_Pc_a0[4] I2=FETCH_Instr_Pc_a0[5] I3=FETCH_Instr_Pc_a0[3] O=FETCH_Instr_raw_rl_a0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111011101000000
.gate SB_DFFSR C=clk D=mul.active[2] Q=FETCH_Instr_readym_a0 R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:951|out/sv_url_inc/picorv32_pcpi_fast_mul.sv:80|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=mul.active[0] I1=mul.active[1] I2=mul.active[2] I3=FETCH_Instr_readym_a0 O=FETCH_Instr_readym_a0_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$false I1=$false I2=mul.pcpi_insn_valid_q_SB_LUT4_I3_O I3=FETCH_Instr_readym_a0_SB_LUT4_I3_O O=FETCH_Instr_readym_a0_SB_LUT4_I3_O_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=FETCH_Instr_replay_a0 I1=FETCH_Instr_replay_a0_SB_LUT4_I0_I1 I2=FETCH_Instr_replay_a0_SB_LUT4_I0_I2 I3=FETCH_Instr_replay_a0_SB_LUT4_I0_I3 O=FETCH_Instr_replay_a0_SB_LUT4_I0_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000011111111111
.gate SB_LUT4 I0=$false I1=FETCH_Instr_second_issue_a0 I2=FETCH_Instr_NoFetch_a0 I3=FETCH_Instr_GoodPathMask_a0[0] O=FETCH_Instr_replay_a0_SB_LUT4_I0_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100000000
.gate SB_LUT4 I0=MEM_Data_valid_ld_a1 I1=FETCH_Instr_NoFetch_a0_SB_DFFSR_Q_D_SB_LUT4_O_I0 I2=FETCH_Instr_reset_a0 I3=FETCH_Instr_GoodPathMask_a0[0] O=FETCH_Instr_replay_a0_SB_LUT4_I0_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000111000000000
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_non_pipelined_a1_SB_LUT4_I3_O I3=FETCH_Instr_aborting_trap_a1_SB_LUT4_I2_O O=FETCH_Instr_replay_a0_SB_LUT4_I0_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=$false I1=FETCH_Instr_replay_a0_SB_LUT4_O_I1 I2=FETCH_Instr_replay_a0_SB_LUT4_O_I2 I3=FETCH_Instr_replay_a0_SB_LUT4_O_I3 O=FETCH_Instr_replay_a0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001100000000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_replay_a0_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=FETCH_Instr_replay_a0_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=FETCH_Instr_replay_a0_SB_LUT4_O_I1_SB_LUT4_O_I3 O=FETCH_Instr_replay_a0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000000000
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_mulblk_valid_a0_SB_LUT4_O_I3 I3=FETCH_Instr_replay_a0_SB_LUT4_O_I1_SB_LUT4_O_I1 O=FETCH_Instr_replay_a0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=FETCH_Instr_Pc_a0[2] I1=FETCH_Instr_Pc_a0[3] I2=FETCH_Instr_Pc_a0[5] I3=FETCH_Instr_Pc_a0[4] O=FETCH_Instr_replay_a0_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100100010111
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_pending_a0[4]_SB_LUT4_I0_O I2=FETCH_Instr_replay_a0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=FETCH_Instr_Regs_pending_a0[10]_SB_LUT4_I0_O O=FETCH_Instr_replay_a0_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000111111
.gate SB_LUT4 I0=FETCH_Instr_Regs_pending_a0[9] I1=FETCH_Instr_Regs_pending_a0[8] I2=FETCH_Instr_Pc_a0[3] I3=FETCH_Instr_replay_a0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=FETCH_Instr_replay_a0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100111110100000
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_Pc_a0[4] I3=FETCH_Instr_Pc_a0[5] O=FETCH_Instr_replay_a0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_pending_a0[11] I1=FETCH_Instr_raw_a0_SB_LUT4_O_3_I3_SB_LUT4_O_I2 I2=FETCH_Instr_Regs_pending_a0[6]_SB_LUT4_I0_O I3=FETCH_Instr_raw_a0_SB_LUT4_O_3_I2_SB_LUT4_I2_O O=FETCH_Instr_replay_a0_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000011100000000
.gate SB_LUT4 I0=FETCH_Instr_replay_a0_SB_LUT4_O_I2 I1=FETCH_Instr_replay_a0_SB_LUT4_O_I1 I2=FETCH_Instr_replay_a0_SB_LUT4_O_I3 I3=FETCH_Instr_replay_a0_SB_LUT4_I0_I1 O=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_I0_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0100111100000000
.gate SB_LUT4 I0=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3 O=FETCH_Instr_replay_a0_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111111100000000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3 I2=FETCH_Instr_aborting_trap_a0_SB_LUT4_I2_O_SB_LUT4_I2_O I3=FETCH_Instr_second_issue_a0 O=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000111111
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O I3=FETCH_Instr_reset_a0 O=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=$false I1=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O I2=FETCH_Instr_HoldInst_dest_reg_a0[0] I3=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_I3 O=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_HoldInst_dest_reg_a0[1] I2=$true I3=FETCH_Instr_HoldInst_dest_reg_a0[0] O=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O I1=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_1_I1 I2=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_1_I0 I3=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_1_I3 O=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I0_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_1_I1 I1=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O I2=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_1_I0 I3=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_1_I3 O=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_1_I1 I1=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_1_I0 I2=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O I3=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_1_I3 O=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_1_I0 I1=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_1_I3 I2=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O I3=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_1_I1 O=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_1_I1 I1=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_1_I0 I2=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_1_I3 I3=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O O=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_1_I3 I1=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_1_I1 I2=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_1_I0 I3=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O O=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_1_I1 I1=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_1_I3 I2=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_1_I0 I3=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O O=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_HoldInst_dest_reg_a0[0] I2=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O I3=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_I3 O=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011000000000000
.gate SB_LUT4 I0=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_1_I0 I1=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_1_I1 I2=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O I3=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_1_I3 O=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_HoldInst_dest_reg_a0[2] I2=$true I3=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_1_I0_SB_LUT4_O_I3[2] O=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_1_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_1_I0_SB_LUT4_O_I3[3] CO=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_1_I0_SB_LUT4_O_I3[4] I0=FETCH_Instr_HoldInst_dest_reg_a0[3] I1=$true
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_1_I0_SB_LUT4_O_I3[2] CO=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_1_I0_SB_LUT4_O_I3[3] I0=FETCH_Instr_HoldInst_dest_reg_a0[2] I1=$true
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_HoldInst_dest_reg_a0[0] CO=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_1_I0_SB_LUT4_O_I3[2] I0=FETCH_Instr_HoldInst_dest_reg_a0[1] I1=$true
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=FETCH_Instr_HoldInst_dest_reg_a0[3] I2=$true I3=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_1_I0_SB_LUT4_O_I3[3] O=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_1_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=FETCH_Instr_HoldInst_dest_reg_a0[4] I2=$true I3=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_1_I0_SB_LUT4_O_I3[4] O=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_1_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O I2=FETCH_Instr_HoldInst_dest_reg_a0[0] I3=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_I3 O=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_HoldInst_dest_reg_a0[0] I2=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O I3=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_I3 O=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011000000000000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_I3 I2=FETCH_Instr_HoldInst_dest_reg_a0[0] I3=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O O=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011000000000000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_HoldInst_dest_reg_a0[0] I2=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_I3 I3=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O O=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100000000
.gate SB_LUT4 I0=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_1_I1 I1=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O I2=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_1_I0 I3=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_1_I3 O=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_1_I0 I1=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_1_I3 I2=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O I3=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_1_I1 O=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_1_I1 I1=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_1_I0 I2=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O I3=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_1_I3 O=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_1_I3 I1=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_1_I1 I2=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_1_I0 I3=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O O=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_1_I1 I1=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_1_I0 I2=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_1_I3 I3=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O O=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_1_I1 I1=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_1_I3 I2=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_1_I0 I3=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O O=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_I3 I2=FETCH_Instr_HoldInst_dest_reg_a0[0] I3=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O O=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011000000000000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_HoldInst_dest_reg_a0[0] I2=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_I3 I3=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O O=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100000000
.gate SB_LUT4 I0=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O I1=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_1_I1 I2=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_1_I0 I3=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_1_I3 O=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_I0_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_1_I1 I1=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O I2=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_1_I0 I3=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_1_I3 O=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_I1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_1_I0 I1=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_1_I3 I2=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O I3=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_1_I1 O=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_1_I1 I1=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_1_I0 I2=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O I3=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_1_I3 O=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_1_I1 I1=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_1_I0 I2=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_1_I3 I3=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O O=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_1_I3 I1=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_1_I1 I2=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_1_I0 I3=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O O=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_1_I1 I1=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_1_I3 I2=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_1_I0 I3=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O O=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_I3_2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O I1=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_1_I1 I2=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_1_I0 I3=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_1_I3 O=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I0_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_1_I1 I1=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O I2=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_1_I0 I3=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_1_I3 O=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_1_I0 I1=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_1_I3 I2=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O I3=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_1_I1 O=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_1_I1 I1=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_1_I0 I2=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O I3=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_1_I3 O=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_1_I3 I1=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_1_I1 I2=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_1_I0 I3=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O O=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_1_I1 I1=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_1_I0 I2=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_1_I3 I3=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O O=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_1_I1 I1=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_1_I3 I2=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_1_I0 I3=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O O=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=FETCH_Instr_HoldInst_dest_reg_a0[4] I1=FETCH_Instr_Regs_pending_a0[16]_SB_LUT4_I3_I1 I2=FETCH_Instr_Regs_pending_a0[4]_SB_LUT4_I1_I3 I3=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 O=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000010111111
.gate SB_LUT4 I0=$false I1=FETCH_Instr_raw_aq_a0 I2=FETCH_Instr_replay_a0_SB_LUT4_O_I3 I3=FETCH_Instr_second_issue_a0 O=FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011001111
.gate SB_DFF C=clk D=FETCH_Instr_replay_a0 Q=FETCH_Instr_replay_a1
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage_gen.sv:1107|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=FETCH_Instr_second_issue_a1 I1=FETCH_Instr_NoFetch_a1 I2=FETCH_Instr_replay_a1 I3=FETCH_Instr_GoodPathMask_a0[1] O=FETCH_Instr_replay_a1_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000100000000
.gate SB_DFF C=clk D=FETCH_Instr_reset_n1 Q=FETCH_Instr_reset_a0
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage_gen.sv:1110|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=FETCH_Instr_GoodPathMask_n1[0] O=FETCH_Instr_reset_n1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=FETCH_Instr_rslt_a0_SB_LUT4_O_I1 I2=FETCH_Instr_rslt_a0_SB_LUT4_O_I2 I3=MEM_Data_valid_ld_a1 O=FETCH_Instr_rslt_a0[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=FETCH_Instr_rslt_a0_SB_LUT4_O_1_I1 I2=FETCH_Instr_rslt_a0_SB_LUT4_O_1_I2 I3=MEM_Data_valid_ld_a1 O=FETCH_Instr_rslt_a0[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000111111001100
.gate SB_LUT4 I0=$false I1=FETCH_Instr_rslt_a0_SB_LUT4_O_10_I1 I2=FETCH_Instr_rslt_a0_SB_LUT4_O_10_I2 I3=MEM_Data_valid_ld_a1 O=FETCH_Instr_rslt_a0[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000111111001100
.gate SB_LUT4 I0=$false I1=FETCH_Instr_rslt_a0_SB_LUT4_O_10_I1_SB_LUT4_O_I1 I2=div.pcpi_rd[22] I3=FETCH_Instr_stall_cnt_upper_div_a1_SB_LUT4_I3_O O=FETCH_Instr_rslt_a0_SB_LUT4_O_10_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=FETCH_Instr_addi_rslt_a0[22] I1=FETCH_Instr_replay_a0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O I2=FETCH_Instr_rslt_a0_SB_LUT4_O_10_I1_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=FETCH_Instr_stall_cnt_upper_mul_a1_SB_LUT4_I3_O O=FETCH_Instr_rslt_a0_SB_LUT4_O_10_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111000010001000
.gate SB_LUT4 I0=$false I1=mul.rd_q[22] I2=mul.rd_q[54] I3=mul.shift_out O=FETCH_Instr_rslt_a0_SB_LUT4_O_10_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=MEM_Data_ld_value_a1[22] I2=MEM_Data_ld_st_word_a1 I3=MEM_Data_raw_funct3_a1_SB_LUT4_I2_O O=FETCH_Instr_rslt_a0_SB_LUT4_O_10_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000111111
.gate SB_LUT4 I0=$false I1=FETCH_Instr_rslt_a0_SB_LUT4_O_11_I1 I2=FETCH_Instr_rslt_a0_SB_LUT4_O_11_I2 I3=MEM_Data_valid_ld_a1 O=FETCH_Instr_rslt_a0[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000111111001100
.gate SB_LUT4 I0=$false I1=FETCH_Instr_rslt_a0_SB_LUT4_O_11_I1_SB_LUT4_O_I1 I2=div.pcpi_rd[21] I3=FETCH_Instr_stall_cnt_upper_div_a1_SB_LUT4_I3_O O=FETCH_Instr_rslt_a0_SB_LUT4_O_11_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=FETCH_Instr_addi_rslt_a0[21] I1=FETCH_Instr_replay_a0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O I2=FETCH_Instr_rslt_a0_SB_LUT4_O_11_I1_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=FETCH_Instr_stall_cnt_upper_mul_a1_SB_LUT4_I3_O O=FETCH_Instr_rslt_a0_SB_LUT4_O_11_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111000010001000
.gate SB_LUT4 I0=$false I1=mul.rd_q[21] I2=mul.rd_q[53] I3=mul.shift_out O=FETCH_Instr_rslt_a0_SB_LUT4_O_11_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=MEM_Data_ld_value_a1[21] I2=MEM_Data_ld_st_word_a1 I3=MEM_Data_raw_funct3_a1_SB_LUT4_I2_O O=FETCH_Instr_rslt_a0_SB_LUT4_O_11_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000111111
.gate SB_LUT4 I0=$false I1=FETCH_Instr_rslt_a0_SB_LUT4_O_12_I1 I2=FETCH_Instr_rslt_a0_SB_LUT4_O_12_I2 I3=MEM_Data_valid_ld_a1 O=FETCH_Instr_rslt_a0[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000111111001100
.gate SB_LUT4 I0=$false I1=FETCH_Instr_rslt_a0_SB_LUT4_O_12_I1_SB_LUT4_O_I1 I2=div.pcpi_rd[20] I3=FETCH_Instr_stall_cnt_upper_div_a1_SB_LUT4_I3_O O=FETCH_Instr_rslt_a0_SB_LUT4_O_12_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=FETCH_Instr_addi_rslt_a0[20] I1=FETCH_Instr_replay_a0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O I2=FETCH_Instr_rslt_a0_SB_LUT4_O_12_I1_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=FETCH_Instr_stall_cnt_upper_mul_a1_SB_LUT4_I3_O O=FETCH_Instr_rslt_a0_SB_LUT4_O_12_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111000010001000
.gate SB_LUT4 I0=$false I1=mul.rd_q[20] I2=mul.rd_q[52] I3=mul.shift_out O=FETCH_Instr_rslt_a0_SB_LUT4_O_12_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=MEM_Data_ld_value_a1[20] I2=MEM_Data_ld_st_word_a1 I3=MEM_Data_raw_funct3_a1_SB_LUT4_I2_O O=FETCH_Instr_rslt_a0_SB_LUT4_O_12_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000111111
.gate SB_LUT4 I0=$false I1=FETCH_Instr_rslt_a0_SB_LUT4_O_13_I1 I2=FETCH_Instr_rslt_a0_SB_LUT4_O_13_I2 I3=MEM_Data_valid_ld_a1 O=FETCH_Instr_rslt_a0[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000111111001100
.gate SB_LUT4 I0=$false I1=FETCH_Instr_rslt_a0_SB_LUT4_O_13_I1_SB_LUT4_O_I1 I2=div.pcpi_rd[19] I3=FETCH_Instr_stall_cnt_upper_div_a1_SB_LUT4_I3_O O=FETCH_Instr_rslt_a0_SB_LUT4_O_13_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=FETCH_Instr_addi_rslt_a0[19] I1=FETCH_Instr_replay_a0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O I2=FETCH_Instr_rslt_a0_SB_LUT4_O_13_I1_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=FETCH_Instr_stall_cnt_upper_mul_a1_SB_LUT4_I3_O O=FETCH_Instr_rslt_a0_SB_LUT4_O_13_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111000010001000
.gate SB_LUT4 I0=$false I1=mul.rd_q[19] I2=mul.rd_q[51] I3=mul.shift_out O=FETCH_Instr_rslt_a0_SB_LUT4_O_13_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=MEM_Data_ld_value_a1[19] I2=MEM_Data_ld_st_word_a1 I3=MEM_Data_raw_funct3_a1_SB_LUT4_I2_O O=FETCH_Instr_rslt_a0_SB_LUT4_O_13_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000111111
.gate SB_LUT4 I0=$false I1=FETCH_Instr_rslt_a0_SB_LUT4_O_14_I1 I2=FETCH_Instr_rslt_a0_SB_LUT4_O_14_I2 I3=MEM_Data_valid_ld_a1 O=FETCH_Instr_rslt_a0[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000111111001100
.gate SB_LUT4 I0=$false I1=FETCH_Instr_rslt_a0_SB_LUT4_O_14_I1_SB_LUT4_O_I1 I2=div.pcpi_rd[18] I3=FETCH_Instr_stall_cnt_upper_div_a1_SB_LUT4_I3_O O=FETCH_Instr_rslt_a0_SB_LUT4_O_14_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=FETCH_Instr_addi_rslt_a0[18] I1=FETCH_Instr_replay_a0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O I2=FETCH_Instr_rslt_a0_SB_LUT4_O_14_I1_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=FETCH_Instr_stall_cnt_upper_mul_a1_SB_LUT4_I3_O O=FETCH_Instr_rslt_a0_SB_LUT4_O_14_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111000010001000
.gate SB_LUT4 I0=$false I1=mul.rd_q[18] I2=mul.rd_q[50] I3=mul.shift_out O=FETCH_Instr_rslt_a0_SB_LUT4_O_14_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=MEM_Data_ld_value_a1[18] I2=MEM_Data_ld_st_word_a1 I3=MEM_Data_raw_funct3_a1_SB_LUT4_I2_O O=FETCH_Instr_rslt_a0_SB_LUT4_O_14_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000111111
.gate SB_LUT4 I0=$false I1=FETCH_Instr_rslt_a0_SB_LUT4_O_15_I1 I2=FETCH_Instr_rslt_a0_SB_LUT4_O_15_I2 I3=MEM_Data_valid_ld_a1 O=FETCH_Instr_rslt_a0[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000111111001100
.gate SB_LUT4 I0=$false I1=FETCH_Instr_rslt_a0_SB_LUT4_O_15_I1_SB_LUT4_O_I1 I2=div.pcpi_rd[17] I3=FETCH_Instr_stall_cnt_upper_div_a1_SB_LUT4_I3_O O=FETCH_Instr_rslt_a0_SB_LUT4_O_15_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=FETCH_Instr_addi_rslt_a0[17] I1=FETCH_Instr_replay_a0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O I2=FETCH_Instr_rslt_a0_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=FETCH_Instr_stall_cnt_upper_mul_a1_SB_LUT4_I3_O O=FETCH_Instr_rslt_a0_SB_LUT4_O_15_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111000010001000
.gate SB_LUT4 I0=$false I1=mul.rd_q[17] I2=mul.rd_q[49] I3=mul.shift_out O=FETCH_Instr_rslt_a0_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=MEM_Data_ld_value_a1[17] I2=MEM_Data_ld_st_word_a1 I3=MEM_Data_raw_funct3_a1_SB_LUT4_I2_O O=FETCH_Instr_rslt_a0_SB_LUT4_O_15_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000111111
.gate SB_LUT4 I0=$false I1=FETCH_Instr_rslt_a0_SB_LUT4_O_16_I1 I2=FETCH_Instr_rslt_a0_SB_LUT4_O_16_I2 I3=MEM_Data_valid_ld_a1 O=FETCH_Instr_rslt_a0[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000111111001100
.gate SB_LUT4 I0=$false I1=FETCH_Instr_rslt_a0_SB_LUT4_O_16_I1_SB_LUT4_O_I1 I2=div.pcpi_rd[16] I3=FETCH_Instr_stall_cnt_upper_div_a1_SB_LUT4_I3_O O=FETCH_Instr_rslt_a0_SB_LUT4_O_16_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=FETCH_Instr_addi_rslt_a0[16] I1=FETCH_Instr_replay_a0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O I2=FETCH_Instr_rslt_a0_SB_LUT4_O_16_I1_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=FETCH_Instr_stall_cnt_upper_mul_a1_SB_LUT4_I3_O O=FETCH_Instr_rslt_a0_SB_LUT4_O_16_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111000010001000
.gate SB_LUT4 I0=$false I1=mul.rd_q[16] I2=mul.rd_q[48] I3=mul.shift_out O=FETCH_Instr_rslt_a0_SB_LUT4_O_16_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=MEM_Data_ld_value_a1[16] I2=MEM_Data_ld_st_word_a1 I3=MEM_Data_raw_funct3_a1_SB_LUT4_I2_O O=FETCH_Instr_rslt_a0_SB_LUT4_O_16_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000111111
.gate SB_LUT4 I0=$false I1=FETCH_Instr_rslt_a0_SB_LUT4_O_17_I1 I2=FETCH_Instr_rslt_a0_SB_LUT4_O_17_I2 I3=MEM_Data_valid_ld_a1 O=FETCH_Instr_rslt_a0[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=FETCH_Instr_rslt_a0_SB_LUT4_O_17_I1_SB_LUT4_O_I0 I1=FETCH_Instr_rslt_a0_SB_LUT4_O_17_I1_SB_LUT4_O_I1 I2=div.pcpi_rd[7] I3=FETCH_Instr_stall_cnt_upper_div_a1_SB_LUT4_I3_O O=FETCH_Instr_rslt_a0_SB_LUT4_O_17_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111000011101110
.gate SB_LUT4 I0=mul.rd_q[7] I1=mul.rd_q[39] I2=mul.shift_out I3=FETCH_Instr_stall_cnt_upper_mul_a1_SB_LUT4_I3_O O=FETCH_Instr_rslt_a0_SB_LUT4_O_17_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_rslt_a0_SB_LUT4_O_17_I1_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=FETCH_Instr_stall_cnt_upper_mul_a1_SB_LUT4_I3_O O=FETCH_Instr_rslt_a0_SB_LUT4_O_17_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=FETCH_Instr_raw_a0_SB_LUT4_O_I1 I1=FETCH_Instr_raw_a0_SB_LUT4_O_I2 I2=FETCH_Instr_replay_a0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O I3=FETCH_Instr_addi_rslt_a0[7] O=FETCH_Instr_rslt_a0_SB_LUT4_O_17_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$false I1=FETCH_Instr_rslt_a0_SB_LUT4_O_17_I2_SB_LUT4_O_I1 I2=MEM_Data_ld_value_a1[7] I3=MEM_Data_ld_st_word_a1 O=FETCH_Instr_rslt_a0_SB_LUT4_O_17_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000000110011
.gate SB_LUT4 I0=$false I1=MEM_Data_raw_funct3_a1_SB_LUT4_I2_I0_SB_LUT4_O_I3 I2=MEM_Data_raw_funct3_a1_SB_LUT4_I2_I1_SB_LUT4_O_I3 I3=MEM_Data_ld_st_half_a1_SB_LUT4_I2_O O=FETCH_Instr_rslt_a0_SB_LUT4_O_17_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=FETCH_Instr_rslt_a0_SB_LUT4_O_18_I1 I2=FETCH_Instr_rslt_a0_SB_LUT4_O_18_I2 I3=MEM_Data_valid_ld_a1 O=FETCH_Instr_rslt_a0[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000111111001100
.gate SB_LUT4 I0=$false I1=FETCH_Instr_rslt_a0_SB_LUT4_O_18_I1_SB_LUT4_O_I1 I2=div.pcpi_rd[6] I3=FETCH_Instr_stall_cnt_upper_div_a1_SB_LUT4_I3_O O=FETCH_Instr_rslt_a0_SB_LUT4_O_18_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=FETCH_Instr_addi_rslt_a0[6] I1=FETCH_Instr_replay_a0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O I2=FETCH_Instr_rslt_a0_SB_LUT4_O_18_I1_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=FETCH_Instr_stall_cnt_upper_mul_a1_SB_LUT4_I3_O O=FETCH_Instr_rslt_a0_SB_LUT4_O_18_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111000010001000
.gate SB_LUT4 I0=$false I1=mul.rd_q[6] I2=mul.rd_q[38] I3=mul.shift_out O=FETCH_Instr_rslt_a0_SB_LUT4_O_18_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=FETCH_Instr_rslt_a0_SB_LUT4_O_18_I2_SB_LUT4_O_I1 I2=MEM_Data_ld_st_half_a1_SB_LUT4_I2_O I3=FETCH_Instr_rslt_a0_SB_LUT4_O_18_I2_SB_LUT4_O_I3 O=FETCH_Instr_rslt_a0_SB_LUT4_O_18_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000000000
.gate SB_LUT4 I0=MEM_Data_ld_st_word_a1 I1=MEM_Data_ld_value_a1[22] I2=MEM_Data_ld_value_a1[6] I3=MEM_Data_addr_a1[1] O=FETCH_Instr_rslt_a0_SB_LUT4_O_18_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1011101100001111
.gate SB_LUT4 I0=FETCH_Instr_rslt_a0_SB_LUT4_O_18_I2_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=MEM_Data_ld_st_half_a1_SB_LUT4_I2_O I2=MEM_Data_ld_value_a1[6] I3=MEM_Data_ld_st_word_a1 O=FETCH_Instr_rslt_a0_SB_LUT4_O_18_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000111110111011
.gate SB_LUT4 I0=$false I1=MEM_Data_ld_value_a1[14] I2=MEM_Data_ld_value_a1[30] I3=MEM_Data_addr_a1[1] O=FETCH_Instr_rslt_a0_SB_LUT4_O_18_I2_SB_LUT4_O_I3_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=$false I1=FETCH_Instr_rslt_a0_SB_LUT4_O_19_I1 I2=FETCH_Instr_rslt_a0_SB_LUT4_O_19_I2 I3=MEM_Data_valid_ld_a1 O=FETCH_Instr_rslt_a0[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000111111001100
.gate SB_LUT4 I0=$false I1=FETCH_Instr_rslt_a0_SB_LUT4_O_19_I1_SB_LUT4_O_I1 I2=div.pcpi_rd[4] I3=FETCH_Instr_stall_cnt_upper_div_a1_SB_LUT4_I3_O O=FETCH_Instr_rslt_a0_SB_LUT4_O_19_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=FETCH_Instr_addi_rslt_a0[4] I1=FETCH_Instr_replay_a0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O I2=FETCH_Instr_rslt_a0_SB_LUT4_O_19_I1_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=FETCH_Instr_stall_cnt_upper_mul_a1_SB_LUT4_I3_O O=FETCH_Instr_rslt_a0_SB_LUT4_O_19_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111000010001000
.gate SB_LUT4 I0=$false I1=mul.rd_q[4] I2=mul.rd_q[36] I3=mul.shift_out O=FETCH_Instr_rslt_a0_SB_LUT4_O_19_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=FETCH_Instr_rslt_a0_SB_LUT4_O_19_I2_SB_LUT4_O_I1 I2=MEM_Data_ld_st_half_a1_SB_LUT4_I2_O I3=FETCH_Instr_rslt_a0_SB_LUT4_O_19_I2_SB_LUT4_O_I3 O=FETCH_Instr_rslt_a0_SB_LUT4_O_19_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000000000
.gate SB_LUT4 I0=MEM_Data_ld_st_word_a1 I1=MEM_Data_ld_value_a1[20] I2=MEM_Data_ld_value_a1[4] I3=MEM_Data_addr_a1[1] O=FETCH_Instr_rslt_a0_SB_LUT4_O_19_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1011101100001111
.gate SB_LUT4 I0=FETCH_Instr_rslt_a0_SB_LUT4_O_19_I2_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=MEM_Data_ld_st_half_a1_SB_LUT4_I2_O I2=MEM_Data_ld_value_a1[4] I3=MEM_Data_ld_st_word_a1 O=FETCH_Instr_rslt_a0_SB_LUT4_O_19_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000111110111011
.gate SB_LUT4 I0=$false I1=MEM_Data_ld_value_a1[12] I2=MEM_Data_ld_value_a1[28] I3=MEM_Data_addr_a1[1] O=FETCH_Instr_rslt_a0_SB_LUT4_O_19_I2_SB_LUT4_O_I3_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=$false I1=FETCH_Instr_rslt_a0_SB_LUT4_O_1_I1_SB_LUT4_O_I1 I2=div.pcpi_rd[31] I3=FETCH_Instr_stall_cnt_upper_div_a1_SB_LUT4_I3_O O=FETCH_Instr_rslt_a0_SB_LUT4_O_1_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=FETCH_Instr_addi_rslt_a0[31] I1=FETCH_Instr_replay_a0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O I2=FETCH_Instr_rslt_a0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=FETCH_Instr_stall_cnt_upper_mul_a1_SB_LUT4_I3_O O=FETCH_Instr_rslt_a0_SB_LUT4_O_1_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111000010001000
.gate SB_LUT4 I0=$false I1=mul.rd_q[31] I2=mul.rd_q[63] I3=mul.shift_out O=FETCH_Instr_rslt_a0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=MEM_Data_ld_st_word_a1 I2=MEM_Data_ld_value_a1[31] I3=MEM_Data_raw_funct3_a1_SB_LUT4_I2_O O=FETCH_Instr_rslt_a0_SB_LUT4_O_1_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000111111
.gate SB_LUT4 I0=$false I1=FETCH_Instr_rslt_a0_SB_LUT4_O_2_I1 I2=FETCH_Instr_rslt_a0_SB_LUT4_O_2_I2 I3=MEM_Data_valid_ld_a1 O=FETCH_Instr_rslt_a0[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000111111001100
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_rslt_a0_SB_LUT4_O_20_I2 I3=FETCH_Instr_rslt_a0_SB_LUT4_O_20_I3 O=FETCH_Instr_rslt_a0[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111111110000
.gate SB_LUT4 I0=MEM_Data_ld_st_word_a1 I1=MEM_Data_ld_value_a1[15] I2=FETCH_Instr_rslt_a0_SB_LUT4_O_20_I2_SB_LUT4_O_I2 I3=MEM_Data_valid_ld_a1 O=FETCH_Instr_rslt_a0_SB_LUT4_O_20_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110100000000
.gate SB_LUT4 I0=MEM_Data_ld_st_half_a1 I1=MEM_Data_raw_funct3_a1_SB_LUT4_I2_I1_SB_LUT4_O_I3 I2=MEM_Data_raw_funct3_a1_SB_LUT4_I2_1_O I3=MEM_Data_ld_st_word_a1 O=FETCH_Instr_rslt_a0_SB_LUT4_O_20_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000000001101
.gate SB_LUT4 I0=div.pcpi_rd[15] I1=FETCH_Instr_rslt_a0_SB_LUT4_O_20_I3_SB_LUT4_O_I1 I2=MEM_Data_valid_ld_a1 I3=FETCH_Instr_stall_cnt_upper_div_a1_SB_LUT4_I3_O O=FETCH_Instr_rslt_a0_SB_LUT4_O_20_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000101000000011
.gate SB_LUT4 I0=FETCH_Instr_stall_cnt_upper_mul_a1_SB_LUT4_I3_O I1=FETCH_Instr_replay_a0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O I2=FETCH_Instr_addi_rslt_a0[15] I3=FETCH_Instr_rslt_a0_SB_LUT4_O_20_I3_SB_LUT4_O_I1_SB_LUT4_O_I3 O=FETCH_Instr_rslt_a0_SB_LUT4_O_20_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000010111111
.gate SB_LUT4 I0=mul.rd_q[15] I1=mul.rd_q[47] I2=mul.shift_out I3=FETCH_Instr_stall_cnt_upper_mul_a1_SB_LUT4_I3_O O=FETCH_Instr_rslt_a0_SB_LUT4_O_20_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_rslt_a0_SB_LUT4_O_21_I2 I3=FETCH_Instr_rslt_a0_SB_LUT4_O_21_I3 O=FETCH_Instr_rslt_a0[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111111110000
.gate SB_LUT4 I0=MEM_Data_ld_value_a1[14] I1=MEM_Data_ld_st_word_a1 I2=FETCH_Instr_rslt_a0_SB_LUT4_O_21_I2_SB_LUT4_O_I2 I3=MEM_Data_valid_ld_a1 O=FETCH_Instr_rslt_a0_SB_LUT4_O_21_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000101100000000
.gate SB_LUT4 I0=MEM_Data_ld_st_half_a1 I1=FETCH_Instr_rslt_a0_SB_LUT4_O_18_I2_SB_LUT4_O_I3_SB_LUT4_O_I0 I2=MEM_Data_raw_funct3_a1_SB_LUT4_I2_1_O I3=MEM_Data_ld_st_word_a1 O=FETCH_Instr_rslt_a0_SB_LUT4_O_21_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000000001101
.gate SB_LUT4 I0=div.pcpi_rd[14] I1=FETCH_Instr_rslt_a0_SB_LUT4_O_21_I3_SB_LUT4_O_I1 I2=MEM_Data_valid_ld_a1 I3=FETCH_Instr_stall_cnt_upper_div_a1_SB_LUT4_I3_O O=FETCH_Instr_rslt_a0_SB_LUT4_O_21_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000101000000011
.gate SB_LUT4 I0=FETCH_Instr_stall_cnt_upper_mul_a1_SB_LUT4_I3_O I1=FETCH_Instr_replay_a0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O I2=FETCH_Instr_addi_rslt_a0[14] I3=FETCH_Instr_rslt_a0_SB_LUT4_O_21_I3_SB_LUT4_O_I1_SB_LUT4_O_I3 O=FETCH_Instr_rslt_a0_SB_LUT4_O_21_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000010111111
.gate SB_LUT4 I0=mul.rd_q[14] I1=mul.rd_q[46] I2=mul.shift_out I3=FETCH_Instr_stall_cnt_upper_mul_a1_SB_LUT4_I3_O O=FETCH_Instr_rslt_a0_SB_LUT4_O_21_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_rslt_a0_SB_LUT4_O_22_I2 I3=FETCH_Instr_rslt_a0_SB_LUT4_O_22_I3 O=FETCH_Instr_rslt_a0[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111111110000
.gate SB_LUT4 I0=MEM_Data_ld_value_a1[13] I1=MEM_Data_ld_st_word_a1 I2=FETCH_Instr_rslt_a0_SB_LUT4_O_22_I2_SB_LUT4_O_I2 I3=MEM_Data_valid_ld_a1 O=FETCH_Instr_rslt_a0_SB_LUT4_O_22_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000101100000000
.gate SB_LUT4 I0=MEM_Data_ld_st_half_a1 I1=FETCH_Instr_rslt_a0_SB_LUT4_O_28_I1_SB_LUT4_O_I3_SB_LUT4_O_I0 I2=MEM_Data_raw_funct3_a1_SB_LUT4_I2_1_O I3=MEM_Data_ld_st_word_a1 O=FETCH_Instr_rslt_a0_SB_LUT4_O_22_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000000001101
.gate SB_LUT4 I0=div.pcpi_rd[13] I1=FETCH_Instr_rslt_a0_SB_LUT4_O_22_I3_SB_LUT4_O_I1 I2=MEM_Data_valid_ld_a1 I3=FETCH_Instr_stall_cnt_upper_div_a1_SB_LUT4_I3_O O=FETCH_Instr_rslt_a0_SB_LUT4_O_22_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000101000000011
.gate SB_LUT4 I0=FETCH_Instr_stall_cnt_upper_mul_a1_SB_LUT4_I3_O I1=FETCH_Instr_replay_a0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O I2=FETCH_Instr_addi_rslt_a0[13] I3=FETCH_Instr_rslt_a0_SB_LUT4_O_22_I3_SB_LUT4_O_I1_SB_LUT4_O_I3 O=FETCH_Instr_rslt_a0_SB_LUT4_O_22_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000010111111
.gate SB_LUT4 I0=mul.rd_q[13] I1=mul.rd_q[45] I2=mul.shift_out I3=FETCH_Instr_stall_cnt_upper_mul_a1_SB_LUT4_I3_O O=FETCH_Instr_rslt_a0_SB_LUT4_O_22_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_rslt_a0_SB_LUT4_O_23_I2 I3=FETCH_Instr_rslt_a0_SB_LUT4_O_23_I3 O=FETCH_Instr_rslt_a0[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111111110000
.gate SB_LUT4 I0=MEM_Data_ld_value_a1[12] I1=MEM_Data_ld_st_word_a1 I2=FETCH_Instr_rslt_a0_SB_LUT4_O_23_I2_SB_LUT4_O_I2 I3=MEM_Data_valid_ld_a1 O=FETCH_Instr_rslt_a0_SB_LUT4_O_23_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000101100000000
.gate SB_LUT4 I0=MEM_Data_ld_st_half_a1 I1=FETCH_Instr_rslt_a0_SB_LUT4_O_19_I2_SB_LUT4_O_I3_SB_LUT4_O_I0 I2=MEM_Data_raw_funct3_a1_SB_LUT4_I2_1_O I3=MEM_Data_ld_st_word_a1 O=FETCH_Instr_rslt_a0_SB_LUT4_O_23_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000000001101
.gate SB_LUT4 I0=div.pcpi_rd[12] I1=FETCH_Instr_rslt_a0_SB_LUT4_O_23_I3_SB_LUT4_O_I1 I2=MEM_Data_valid_ld_a1 I3=FETCH_Instr_stall_cnt_upper_div_a1_SB_LUT4_I3_O O=FETCH_Instr_rslt_a0_SB_LUT4_O_23_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000101000000011
.gate SB_LUT4 I0=FETCH_Instr_stall_cnt_upper_mul_a1_SB_LUT4_I3_O I1=FETCH_Instr_replay_a0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O I2=FETCH_Instr_addi_rslt_a0[12] I3=FETCH_Instr_rslt_a0_SB_LUT4_O_23_I3_SB_LUT4_O_I1_SB_LUT4_O_I3 O=FETCH_Instr_rslt_a0_SB_LUT4_O_23_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000010111111
.gate SB_LUT4 I0=mul.rd_q[12] I1=mul.rd_q[44] I2=mul.shift_out I3=FETCH_Instr_stall_cnt_upper_mul_a1_SB_LUT4_I3_O O=FETCH_Instr_rslt_a0_SB_LUT4_O_23_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_rslt_a0_SB_LUT4_O_24_I2 I3=FETCH_Instr_rslt_a0_SB_LUT4_O_24_I3 O=FETCH_Instr_rslt_a0[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111111110000
.gate SB_LUT4 I0=MEM_Data_ld_value_a1[11] I1=MEM_Data_ld_st_word_a1 I2=FETCH_Instr_rslt_a0_SB_LUT4_O_24_I2_SB_LUT4_O_I2 I3=MEM_Data_valid_ld_a1 O=FETCH_Instr_rslt_a0_SB_LUT4_O_24_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000101100000000
.gate SB_LUT4 I0=MEM_Data_ld_st_half_a1 I1=FETCH_Instr_rslt_a0_SB_LUT4_O_29_I1_SB_LUT4_O_I3_SB_LUT4_O_I0 I2=MEM_Data_raw_funct3_a1_SB_LUT4_I2_1_O I3=MEM_Data_ld_st_word_a1 O=FETCH_Instr_rslt_a0_SB_LUT4_O_24_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000000001101
.gate SB_LUT4 I0=div.pcpi_rd[11] I1=FETCH_Instr_rslt_a0_SB_LUT4_O_24_I3_SB_LUT4_O_I1 I2=MEM_Data_valid_ld_a1 I3=FETCH_Instr_stall_cnt_upper_div_a1_SB_LUT4_I3_O O=FETCH_Instr_rslt_a0_SB_LUT4_O_24_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000101000000011
.gate SB_LUT4 I0=FETCH_Instr_stall_cnt_upper_mul_a1_SB_LUT4_I3_O I1=FETCH_Instr_replay_a0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O I2=FETCH_Instr_addi_rslt_a0[11] I3=FETCH_Instr_rslt_a0_SB_LUT4_O_24_I3_SB_LUT4_O_I1_SB_LUT4_O_I3 O=FETCH_Instr_rslt_a0_SB_LUT4_O_24_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000010111111
.gate SB_LUT4 I0=mul.rd_q[11] I1=mul.rd_q[43] I2=mul.shift_out I3=FETCH_Instr_stall_cnt_upper_mul_a1_SB_LUT4_I3_O O=FETCH_Instr_rslt_a0_SB_LUT4_O_24_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=MEM_Data_ld_value_a1[10] I1=MEM_Data_ld_st_word_a1 I2=FETCH_Instr_rslt_a0_SB_LUT4_O_25_I2 I3=FETCH_Instr_rslt_a0_SB_LUT4_O_25_I3 O=FETCH_Instr_rslt_a0[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111111110110000
.gate SB_LUT4 I0=MEM_Data_ld_st_word_a1 I1=FETCH_Instr_rslt_a0_SB_LUT4_O_25_I2_SB_LUT4_O_I1 I2=MEM_Data_raw_funct3_a1_SB_LUT4_I2_1_O I3=MEM_Data_valid_ld_a1 O=FETCH_Instr_rslt_a0_SB_LUT4_O_25_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111111000000000
.gate SB_LUT4 I0=MEM_Data_ld_value_a1[10] I1=MEM_Data_ld_value_a1[26] I2=MEM_Data_addr_a1[1] I3=MEM_Data_ld_st_half_a1 O=FETCH_Instr_rslt_a0_SB_LUT4_O_25_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=div.pcpi_rd[10] I1=FETCH_Instr_rslt_a0_SB_LUT4_O_25_I3_SB_LUT4_O_I1 I2=MEM_Data_valid_ld_a1 I3=FETCH_Instr_stall_cnt_upper_div_a1_SB_LUT4_I3_O O=FETCH_Instr_rslt_a0_SB_LUT4_O_25_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000101000000011
.gate SB_LUT4 I0=FETCH_Instr_stall_cnt_upper_mul_a1_SB_LUT4_I3_O I1=FETCH_Instr_replay_a0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O I2=FETCH_Instr_addi_rslt_a0[10] I3=FETCH_Instr_rslt_a0_SB_LUT4_O_25_I3_SB_LUT4_O_I1_SB_LUT4_O_I3 O=FETCH_Instr_rslt_a0_SB_LUT4_O_25_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000010111111
.gate SB_LUT4 I0=mul.rd_q[10] I1=mul.rd_q[42] I2=mul.shift_out I3=FETCH_Instr_stall_cnt_upper_mul_a1_SB_LUT4_I3_O O=FETCH_Instr_rslt_a0_SB_LUT4_O_25_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_rslt_a0_SB_LUT4_O_26_I2 I3=FETCH_Instr_rslt_a0_SB_LUT4_O_26_I3 O=FETCH_Instr_rslt_a0[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111111110000
.gate SB_LUT4 I0=MEM_Data_ld_value_a1[9] I1=MEM_Data_ld_st_word_a1 I2=FETCH_Instr_rslt_a0_SB_LUT4_O_26_I2_SB_LUT4_O_I2 I3=MEM_Data_valid_ld_a1 O=FETCH_Instr_rslt_a0_SB_LUT4_O_26_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000101100000000
.gate SB_LUT4 I0=MEM_Data_ld_st_half_a1 I1=FETCH_Instr_rslt_a0_SB_LUT4_O_30_I1_SB_LUT4_O_I3_SB_LUT4_O_I0 I2=MEM_Data_raw_funct3_a1_SB_LUT4_I2_1_O I3=MEM_Data_ld_st_word_a1 O=FETCH_Instr_rslt_a0_SB_LUT4_O_26_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000000001101
.gate SB_LUT4 I0=div.pcpi_rd[9] I1=FETCH_Instr_rslt_a0_SB_LUT4_O_26_I3_SB_LUT4_O_I1 I2=MEM_Data_valid_ld_a1 I3=FETCH_Instr_stall_cnt_upper_div_a1_SB_LUT4_I3_O O=FETCH_Instr_rslt_a0_SB_LUT4_O_26_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000101000000011
.gate SB_LUT4 I0=FETCH_Instr_stall_cnt_upper_mul_a1_SB_LUT4_I3_O I1=FETCH_Instr_replay_a0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O I2=FETCH_Instr_addi_rslt_a0[9] I3=FETCH_Instr_rslt_a0_SB_LUT4_O_26_I3_SB_LUT4_O_I1_SB_LUT4_O_I3 O=FETCH_Instr_rslt_a0_SB_LUT4_O_26_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000010111111
.gate SB_LUT4 I0=mul.rd_q[9] I1=mul.rd_q[41] I2=mul.shift_out I3=FETCH_Instr_stall_cnt_upper_mul_a1_SB_LUT4_I3_O O=FETCH_Instr_rslt_a0_SB_LUT4_O_26_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_rslt_a0_SB_LUT4_O_27_I2 I3=FETCH_Instr_rslt_a0_SB_LUT4_O_27_I3 O=FETCH_Instr_rslt_a0[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111111110000
.gate SB_LUT4 I0=MEM_Data_ld_value_a1[8] I1=MEM_Data_ld_st_word_a1 I2=FETCH_Instr_rslt_a0_SB_LUT4_O_27_I2_SB_LUT4_O_I2 I3=MEM_Data_valid_ld_a1 O=FETCH_Instr_rslt_a0_SB_LUT4_O_27_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000101100000000
.gate SB_LUT4 I0=MEM_Data_ld_st_half_a1 I1=FETCH_Instr_rslt_a0_SB_LUT4_O_31_I1_SB_LUT4_O_I3_SB_LUT4_O_I0 I2=MEM_Data_raw_funct3_a1_SB_LUT4_I2_1_O I3=MEM_Data_ld_st_word_a1 O=FETCH_Instr_rslt_a0_SB_LUT4_O_27_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000000001101
.gate SB_LUT4 I0=div.pcpi_rd[8] I1=FETCH_Instr_rslt_a0_SB_LUT4_O_27_I3_SB_LUT4_O_I1 I2=MEM_Data_valid_ld_a1 I3=FETCH_Instr_stall_cnt_upper_div_a1_SB_LUT4_I3_O O=FETCH_Instr_rslt_a0_SB_LUT4_O_27_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000101000000011
.gate SB_LUT4 I0=FETCH_Instr_stall_cnt_upper_mul_a1_SB_LUT4_I3_O I1=FETCH_Instr_replay_a0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O I2=FETCH_Instr_addi_rslt_a0[8] I3=FETCH_Instr_rslt_a0_SB_LUT4_O_27_I3_SB_LUT4_O_I1_SB_LUT4_O_I3 O=FETCH_Instr_rslt_a0_SB_LUT4_O_27_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000010111111
.gate SB_LUT4 I0=mul.rd_q[8] I1=mul.rd_q[40] I2=mul.shift_out I3=FETCH_Instr_stall_cnt_upper_mul_a1_SB_LUT4_I3_O O=FETCH_Instr_rslt_a0_SB_LUT4_O_27_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_rslt_a0_SB_LUT4_O_28_I1 I2=FETCH_Instr_rslt_a0_SB_LUT4_O_28_I2 I3=MEM_Data_valid_ld_a1 O=FETCH_Instr_rslt_a0[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001111110000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_rslt_a0_SB_LUT4_O_28_I1_SB_LUT4_O_I1 I2=MEM_Data_ld_st_half_a1_SB_LUT4_I2_O I3=FETCH_Instr_rslt_a0_SB_LUT4_O_28_I1_SB_LUT4_O_I3 O=FETCH_Instr_rslt_a0_SB_LUT4_O_28_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000000000
.gate SB_LUT4 I0=MEM_Data_ld_st_word_a1 I1=MEM_Data_ld_value_a1[21] I2=MEM_Data_ld_value_a1[5] I3=MEM_Data_addr_a1[1] O=FETCH_Instr_rslt_a0_SB_LUT4_O_28_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1011101100001111
.gate SB_LUT4 I0=FETCH_Instr_rslt_a0_SB_LUT4_O_28_I1_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=MEM_Data_ld_st_half_a1_SB_LUT4_I2_O I2=MEM_Data_ld_value_a1[5] I3=MEM_Data_ld_st_word_a1 O=FETCH_Instr_rslt_a0_SB_LUT4_O_28_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000111110111011
.gate SB_LUT4 I0=$false I1=MEM_Data_ld_value_a1[13] I2=MEM_Data_ld_value_a1[29] I3=MEM_Data_addr_a1[1] O=FETCH_Instr_rslt_a0_SB_LUT4_O_28_I1_SB_LUT4_O_I3_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=FETCH_Instr_rslt_a0_SB_LUT4_O_28_I2_SB_LUT4_O_I0 I1=FETCH_Instr_rslt_a0_SB_LUT4_O_28_I2_SB_LUT4_O_I1 I2=div.pcpi_rd[5] I3=FETCH_Instr_stall_cnt_upper_div_a1_SB_LUT4_I3_O O=FETCH_Instr_rslt_a0_SB_LUT4_O_28_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111000011101110
.gate SB_LUT4 I0=mul.rd_q[5] I1=mul.rd_q[37] I2=mul.shift_out I3=FETCH_Instr_stall_cnt_upper_mul_a1_SB_LUT4_I3_O O=FETCH_Instr_rslt_a0_SB_LUT4_O_28_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_rslt_a0_SB_LUT4_O_28_I2_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=FETCH_Instr_stall_cnt_upper_mul_a1_SB_LUT4_I3_O O=FETCH_Instr_rslt_a0_SB_LUT4_O_28_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=FETCH_Instr_raw_a0_SB_LUT4_O_I1 I1=FETCH_Instr_raw_a0_SB_LUT4_O_I2 I2=FETCH_Instr_replay_a0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O I3=FETCH_Instr_addi_rslt_a0[5] O=FETCH_Instr_rslt_a0_SB_LUT4_O_28_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$false I1=FETCH_Instr_rslt_a0_SB_LUT4_O_29_I1 I2=FETCH_Instr_rslt_a0_SB_LUT4_O_29_I2 I3=MEM_Data_valid_ld_a1 O=FETCH_Instr_rslt_a0[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001111110000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_rslt_a0_SB_LUT4_O_29_I1_SB_LUT4_O_I1 I2=MEM_Data_ld_st_half_a1_SB_LUT4_I2_O I3=FETCH_Instr_rslt_a0_SB_LUT4_O_29_I1_SB_LUT4_O_I3 O=FETCH_Instr_rslt_a0_SB_LUT4_O_29_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000000000
.gate SB_LUT4 I0=MEM_Data_ld_st_word_a1 I1=MEM_Data_ld_value_a1[19] I2=MEM_Data_ld_value_a1[3] I3=MEM_Data_addr_a1[1] O=FETCH_Instr_rslt_a0_SB_LUT4_O_29_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1011101100001111
.gate SB_LUT4 I0=FETCH_Instr_rslt_a0_SB_LUT4_O_29_I1_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=MEM_Data_ld_st_half_a1_SB_LUT4_I2_O I2=MEM_Data_ld_value_a1[3] I3=MEM_Data_ld_st_word_a1 O=FETCH_Instr_rslt_a0_SB_LUT4_O_29_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000111110111011
.gate SB_LUT4 I0=$false I1=MEM_Data_ld_value_a1[11] I2=MEM_Data_ld_value_a1[27] I3=MEM_Data_addr_a1[1] O=FETCH_Instr_rslt_a0_SB_LUT4_O_29_I1_SB_LUT4_O_I3_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=FETCH_Instr_rslt_a0_SB_LUT4_O_29_I2_SB_LUT4_O_I0 I1=FETCH_Instr_rslt_a0_SB_LUT4_O_29_I2_SB_LUT4_O_I1 I2=div.pcpi_rd[3] I3=FETCH_Instr_stall_cnt_upper_div_a1_SB_LUT4_I3_O O=FETCH_Instr_rslt_a0_SB_LUT4_O_29_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111000011101110
.gate SB_LUT4 I0=mul.rd_q[3] I1=mul.rd_q[35] I2=mul.shift_out I3=FETCH_Instr_stall_cnt_upper_mul_a1_SB_LUT4_I3_O O=FETCH_Instr_rslt_a0_SB_LUT4_O_29_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=FETCH_Instr_replay_a0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O I1=FETCH_Instr_addi_rslt_a0[3] I2=FETCH_Instr_misaligned_indirect_jump_target_a0_SB_LUT4_I1_I2 I3=FETCH_Instr_stall_cnt_upper_mul_a1_SB_LUT4_I3_O O=FETCH_Instr_rslt_a0_SB_LUT4_O_29_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000011111000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_rslt_a0_SB_LUT4_O_2_I1_SB_LUT4_O_I1 I2=div.pcpi_rd[30] I3=FETCH_Instr_stall_cnt_upper_div_a1_SB_LUT4_I3_O O=FETCH_Instr_rslt_a0_SB_LUT4_O_2_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=FETCH_Instr_addi_rslt_a0[30] I1=FETCH_Instr_replay_a0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O I2=FETCH_Instr_rslt_a0_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=FETCH_Instr_stall_cnt_upper_mul_a1_SB_LUT4_I3_O O=FETCH_Instr_rslt_a0_SB_LUT4_O_2_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111000010001000
.gate SB_LUT4 I0=$false I1=mul.rd_q[30] I2=mul.rd_q[62] I3=mul.shift_out O=FETCH_Instr_rslt_a0_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=MEM_Data_ld_value_a1[30] I2=MEM_Data_ld_st_word_a1 I3=MEM_Data_raw_funct3_a1_SB_LUT4_I2_O O=FETCH_Instr_rslt_a0_SB_LUT4_O_2_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000111111
.gate SB_LUT4 I0=$false I1=FETCH_Instr_rslt_a0_SB_LUT4_O_3_I1 I2=FETCH_Instr_rslt_a0_SB_LUT4_O_3_I2 I3=MEM_Data_valid_ld_a1 O=FETCH_Instr_rslt_a0[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000111111001100
.gate SB_LUT4 I0=$false I1=FETCH_Instr_rslt_a0_SB_LUT4_O_30_I1 I2=FETCH_Instr_rslt_a0_SB_LUT4_O_30_I2 I3=MEM_Data_valid_ld_a1 O=FETCH_Instr_rslt_a0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001111110000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_rslt_a0_SB_LUT4_O_30_I1_SB_LUT4_O_I1 I2=MEM_Data_ld_st_half_a1_SB_LUT4_I2_O I3=FETCH_Instr_rslt_a0_SB_LUT4_O_30_I1_SB_LUT4_O_I3 O=FETCH_Instr_rslt_a0_SB_LUT4_O_30_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000000000
.gate SB_LUT4 I0=MEM_Data_ld_st_word_a1 I1=MEM_Data_ld_value_a1[17] I2=MEM_Data_ld_value_a1[1] I3=MEM_Data_addr_a1[1] O=FETCH_Instr_rslt_a0_SB_LUT4_O_30_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1011101100001111
.gate SB_LUT4 I0=FETCH_Instr_rslt_a0_SB_LUT4_O_30_I1_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=MEM_Data_ld_st_half_a1_SB_LUT4_I2_O I2=MEM_Data_ld_value_a1[1] I3=MEM_Data_ld_st_word_a1 O=FETCH_Instr_rslt_a0_SB_LUT4_O_30_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000111110111011
.gate SB_LUT4 I0=$false I1=MEM_Data_ld_value_a1[9] I2=MEM_Data_ld_value_a1[25] I3=MEM_Data_addr_a1[1] O=FETCH_Instr_rslt_a0_SB_LUT4_O_30_I1_SB_LUT4_O_I3_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=FETCH_Instr_rslt_a0_SB_LUT4_O_30_I2_SB_LUT4_O_I0 I1=FETCH_Instr_misaligned_indirect_jump_target_a0_SB_LUT4_I1_O I2=div.pcpi_rd[1] I3=FETCH_Instr_stall_cnt_upper_div_a1_SB_LUT4_I3_O O=FETCH_Instr_rslt_a0_SB_LUT4_O_30_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111000011101110
.gate SB_LUT4 I0=mul.rd_q[1] I1=mul.rd_q[33] I2=mul.shift_out I3=FETCH_Instr_stall_cnt_upper_mul_a1_SB_LUT4_I3_O O=FETCH_Instr_rslt_a0_SB_LUT4_O_30_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_rslt_a0_SB_LUT4_O_31_I1 I2=FETCH_Instr_rslt_a0_SB_LUT4_O_31_I2 I3=MEM_Data_valid_ld_a1 O=FETCH_Instr_rslt_a0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001111110000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_rslt_a0_SB_LUT4_O_31_I1_SB_LUT4_O_I1 I2=MEM_Data_ld_st_half_a1_SB_LUT4_I2_O I3=FETCH_Instr_rslt_a0_SB_LUT4_O_31_I1_SB_LUT4_O_I3 O=FETCH_Instr_rslt_a0_SB_LUT4_O_31_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000000000
.gate SB_LUT4 I0=MEM_Data_ld_st_word_a1 I1=MEM_Data_ld_value_a1[16] I2=MEM_Data_ld_value_a1[0] I3=MEM_Data_addr_a1[1] O=FETCH_Instr_rslt_a0_SB_LUT4_O_31_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1011101100001111
.gate SB_LUT4 I0=FETCH_Instr_rslt_a0_SB_LUT4_O_31_I1_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=MEM_Data_ld_st_half_a1_SB_LUT4_I2_O I2=MEM_Data_ld_value_a1[0] I3=MEM_Data_ld_st_word_a1 O=FETCH_Instr_rslt_a0_SB_LUT4_O_31_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000111110111011
.gate SB_LUT4 I0=$false I1=MEM_Data_ld_value_a1[8] I2=MEM_Data_ld_value_a1[24] I3=MEM_Data_addr_a1[1] O=FETCH_Instr_rslt_a0_SB_LUT4_O_31_I1_SB_LUT4_O_I3_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=FETCH_Instr_rslt_a0_SB_LUT4_O_31_I2_SB_LUT4_O_I0 I1=FETCH_Instr_rslt_a0_SB_LUT4_O_31_I2_SB_LUT4_O_I1 I2=div.pcpi_rd[0] I3=FETCH_Instr_stall_cnt_upper_div_a1_SB_LUT4_I3_O O=FETCH_Instr_rslt_a0_SB_LUT4_O_31_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111000011101110
.gate SB_LUT4 I0=mul.rd_q[32] I1=mul.rd_q[0] I2=mul.shift_out I3=FETCH_Instr_stall_cnt_upper_mul_a1_SB_LUT4_I3_O O=FETCH_Instr_rslt_a0_SB_LUT4_O_31_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_rslt_a0_SB_LUT4_O_3_I1_SB_LUT4_O_I1 I2=div.pcpi_rd[29] I3=FETCH_Instr_stall_cnt_upper_div_a1_SB_LUT4_I3_O O=FETCH_Instr_rslt_a0_SB_LUT4_O_3_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=FETCH_Instr_addi_rslt_a0[29] I1=FETCH_Instr_replay_a0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O I2=FETCH_Instr_rslt_a0_SB_LUT4_O_3_I1_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=FETCH_Instr_stall_cnt_upper_mul_a1_SB_LUT4_I3_O O=FETCH_Instr_rslt_a0_SB_LUT4_O_3_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111000010001000
.gate SB_LUT4 I0=$false I1=mul.rd_q[29] I2=mul.rd_q[61] I3=mul.shift_out O=FETCH_Instr_rslt_a0_SB_LUT4_O_3_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=MEM_Data_ld_value_a1[29] I2=MEM_Data_ld_st_word_a1 I3=MEM_Data_raw_funct3_a1_SB_LUT4_I2_O O=FETCH_Instr_rslt_a0_SB_LUT4_O_3_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000111111
.gate SB_LUT4 I0=$false I1=FETCH_Instr_rslt_a0_SB_LUT4_O_4_I1 I2=FETCH_Instr_rslt_a0_SB_LUT4_O_4_I2 I3=MEM_Data_valid_ld_a1 O=FETCH_Instr_rslt_a0[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000111111001100
.gate SB_LUT4 I0=$false I1=FETCH_Instr_rslt_a0_SB_LUT4_O_4_I1_SB_LUT4_O_I1 I2=div.pcpi_rd[28] I3=FETCH_Instr_stall_cnt_upper_div_a1_SB_LUT4_I3_O O=FETCH_Instr_rslt_a0_SB_LUT4_O_4_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=FETCH_Instr_addi_rslt_a0[28] I1=FETCH_Instr_replay_a0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O I2=FETCH_Instr_rslt_a0_SB_LUT4_O_4_I1_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=FETCH_Instr_stall_cnt_upper_mul_a1_SB_LUT4_I3_O O=FETCH_Instr_rslt_a0_SB_LUT4_O_4_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111000010001000
.gate SB_LUT4 I0=$false I1=mul.rd_q[28] I2=mul.rd_q[60] I3=mul.shift_out O=FETCH_Instr_rslt_a0_SB_LUT4_O_4_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=MEM_Data_ld_value_a1[28] I2=MEM_Data_ld_st_word_a1 I3=MEM_Data_raw_funct3_a1_SB_LUT4_I2_O O=FETCH_Instr_rslt_a0_SB_LUT4_O_4_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000111111
.gate SB_LUT4 I0=$false I1=FETCH_Instr_rslt_a0_SB_LUT4_O_5_I1 I2=FETCH_Instr_rslt_a0_SB_LUT4_O_5_I2 I3=MEM_Data_valid_ld_a1 O=FETCH_Instr_rslt_a0[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000111111001100
.gate SB_LUT4 I0=$false I1=FETCH_Instr_rslt_a0_SB_LUT4_O_5_I1_SB_LUT4_O_I1 I2=div.pcpi_rd[27] I3=FETCH_Instr_stall_cnt_upper_div_a1_SB_LUT4_I3_O O=FETCH_Instr_rslt_a0_SB_LUT4_O_5_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=FETCH_Instr_addi_rslt_a0[27] I1=FETCH_Instr_replay_a0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O I2=FETCH_Instr_rslt_a0_SB_LUT4_O_5_I1_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=FETCH_Instr_stall_cnt_upper_mul_a1_SB_LUT4_I3_O O=FETCH_Instr_rslt_a0_SB_LUT4_O_5_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111000010001000
.gate SB_LUT4 I0=$false I1=mul.rd_q[27] I2=mul.rd_q[59] I3=mul.shift_out O=FETCH_Instr_rslt_a0_SB_LUT4_O_5_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=MEM_Data_ld_value_a1[27] I2=MEM_Data_ld_st_word_a1 I3=MEM_Data_raw_funct3_a1_SB_LUT4_I2_O O=FETCH_Instr_rslt_a0_SB_LUT4_O_5_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000111111
.gate SB_LUT4 I0=$false I1=FETCH_Instr_rslt_a0_SB_LUT4_O_6_I1 I2=FETCH_Instr_rslt_a0_SB_LUT4_O_6_I2 I3=MEM_Data_valid_ld_a1 O=FETCH_Instr_rslt_a0[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000111111001100
.gate SB_LUT4 I0=$false I1=FETCH_Instr_rslt_a0_SB_LUT4_O_6_I1_SB_LUT4_O_I1 I2=div.pcpi_rd[26] I3=FETCH_Instr_stall_cnt_upper_div_a1_SB_LUT4_I3_O O=FETCH_Instr_rslt_a0_SB_LUT4_O_6_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=FETCH_Instr_addi_rslt_a0[26] I1=FETCH_Instr_replay_a0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O I2=FETCH_Instr_rslt_a0_SB_LUT4_O_6_I1_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=FETCH_Instr_stall_cnt_upper_mul_a1_SB_LUT4_I3_O O=FETCH_Instr_rslt_a0_SB_LUT4_O_6_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111000010001000
.gate SB_LUT4 I0=$false I1=mul.rd_q[26] I2=mul.rd_q[58] I3=mul.shift_out O=FETCH_Instr_rslt_a0_SB_LUT4_O_6_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=MEM_Data_ld_value_a1[26] I2=MEM_Data_ld_st_word_a1 I3=MEM_Data_raw_funct3_a1_SB_LUT4_I2_O O=FETCH_Instr_rslt_a0_SB_LUT4_O_6_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000111111
.gate SB_LUT4 I0=$false I1=FETCH_Instr_rslt_a0_SB_LUT4_O_7_I1 I2=FETCH_Instr_rslt_a0_SB_LUT4_O_7_I2 I3=MEM_Data_valid_ld_a1 O=FETCH_Instr_rslt_a0[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000111111001100
.gate SB_LUT4 I0=$false I1=FETCH_Instr_rslt_a0_SB_LUT4_O_7_I1_SB_LUT4_O_I1 I2=div.pcpi_rd[25] I3=FETCH_Instr_stall_cnt_upper_div_a1_SB_LUT4_I3_O O=FETCH_Instr_rslt_a0_SB_LUT4_O_7_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=FETCH_Instr_addi_rslt_a0[25] I1=FETCH_Instr_replay_a0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O I2=FETCH_Instr_rslt_a0_SB_LUT4_O_7_I1_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=FETCH_Instr_stall_cnt_upper_mul_a1_SB_LUT4_I3_O O=FETCH_Instr_rslt_a0_SB_LUT4_O_7_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111000010001000
.gate SB_LUT4 I0=$false I1=mul.rd_q[25] I2=mul.rd_q[57] I3=mul.shift_out O=FETCH_Instr_rslt_a0_SB_LUT4_O_7_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=MEM_Data_ld_value_a1[25] I2=MEM_Data_ld_st_word_a1 I3=MEM_Data_raw_funct3_a1_SB_LUT4_I2_O O=FETCH_Instr_rslt_a0_SB_LUT4_O_7_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000111111
.gate SB_LUT4 I0=$false I1=FETCH_Instr_rslt_a0_SB_LUT4_O_8_I1 I2=FETCH_Instr_rslt_a0_SB_LUT4_O_8_I2 I3=MEM_Data_valid_ld_a1 O=FETCH_Instr_rslt_a0[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000111111001100
.gate SB_LUT4 I0=$false I1=FETCH_Instr_rslt_a0_SB_LUT4_O_8_I1_SB_LUT4_O_I1 I2=div.pcpi_rd[24] I3=FETCH_Instr_stall_cnt_upper_div_a1_SB_LUT4_I3_O O=FETCH_Instr_rslt_a0_SB_LUT4_O_8_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=FETCH_Instr_addi_rslt_a0[24] I1=FETCH_Instr_replay_a0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O I2=FETCH_Instr_rslt_a0_SB_LUT4_O_8_I1_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=FETCH_Instr_stall_cnt_upper_mul_a1_SB_LUT4_I3_O O=FETCH_Instr_rslt_a0_SB_LUT4_O_8_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111000010001000
.gate SB_LUT4 I0=$false I1=mul.rd_q[24] I2=mul.rd_q[56] I3=mul.shift_out O=FETCH_Instr_rslt_a0_SB_LUT4_O_8_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=MEM_Data_ld_value_a1[24] I2=MEM_Data_ld_st_word_a1 I3=MEM_Data_raw_funct3_a1_SB_LUT4_I2_O O=FETCH_Instr_rslt_a0_SB_LUT4_O_8_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000111111
.gate SB_LUT4 I0=$false I1=FETCH_Instr_rslt_a0_SB_LUT4_O_9_I1 I2=FETCH_Instr_rslt_a0_SB_LUT4_O_9_I2 I3=MEM_Data_valid_ld_a1 O=FETCH_Instr_rslt_a0[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000111111001100
.gate SB_LUT4 I0=$false I1=FETCH_Instr_rslt_a0_SB_LUT4_O_9_I1_SB_LUT4_O_I1 I2=div.pcpi_rd[23] I3=FETCH_Instr_stall_cnt_upper_div_a1_SB_LUT4_I3_O O=FETCH_Instr_rslt_a0_SB_LUT4_O_9_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=FETCH_Instr_addi_rslt_a0[23] I1=FETCH_Instr_replay_a0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O I2=FETCH_Instr_rslt_a0_SB_LUT4_O_9_I1_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=FETCH_Instr_stall_cnt_upper_mul_a1_SB_LUT4_I3_O O=FETCH_Instr_rslt_a0_SB_LUT4_O_9_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111000010001000
.gate SB_LUT4 I0=$false I1=mul.rd_q[23] I2=mul.rd_q[55] I3=mul.shift_out O=FETCH_Instr_rslt_a0_SB_LUT4_O_9_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=MEM_Data_ld_st_word_a1 I2=MEM_Data_ld_value_a1[23] I3=MEM_Data_raw_funct3_a1_SB_LUT4_I2_O O=FETCH_Instr_rslt_a0_SB_LUT4_O_9_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000111111
.gate SB_LUT4 I0=FETCH_Instr_rslt_a0_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=FETCH_Instr_rslt_a0_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=div.pcpi_rd[2] I3=FETCH_Instr_stall_cnt_upper_div_a1_SB_LUT4_I3_O O=FETCH_Instr_rslt_a0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111000011101110
.gate SB_LUT4 I0=$false I1=FETCH_Instr_stall_cnt_upper_mul_a1_SB_LUT4_I3_O I2=FETCH_Instr_replay_a0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O I3=FETCH_Instr_addi_rslt_a0[2] O=FETCH_Instr_rslt_a0_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011000000000000
.gate SB_LUT4 I0=mul.rd_q[2] I1=mul.rd_q[34] I2=mul.shift_out I3=FETCH_Instr_stall_cnt_upper_mul_a1_SB_LUT4_I3_O O=FETCH_Instr_rslt_a0_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$false I1=MEM_Data_ld_value_a1[2] I2=FETCH_Instr_rslt_a0_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=MEM_Data_ld_st_word_a1 O=FETCH_Instr_rslt_a0_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=MEM_Data_ld_value_a1[2] I1=MEM_Data_ld_value_a1[10] I2=MEM_Data_addr_a1[1] I3=FETCH_Instr_rslt_a0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=FETCH_Instr_rslt_a0_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111110000001010
.gate SB_LUT4 I0=MEM_Data_ld_value_a1[18] I1=MEM_Data_ld_value_a1[26] I2=MEM_Data_addr_a1[1] I3=MEM_Data_ld_st_half_a1_SB_LUT4_I2_O O=FETCH_Instr_rslt_a0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100111110100000
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_trigger_next_pc_div_mul_second_issue_a1 I3=MEM_Data_valid_ld_a1 O=FETCH_Instr_second_issue_a0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111111110000
.gate SB_DFF C=clk D=FETCH_Instr_second_issue_a0 Q=FETCH_Instr_second_issue_a1
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage_gen.sv:1113|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_I0 I1=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_I1 I2=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_I2 I3=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_CARRY_CI_CO O=FETCH_Instr_st_reg_value_a0[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000101000000011
.gate SB_LUT4 I0=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_1_I0 I1=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_1_I1 I2=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_I2 I3=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_CARRY_CI_CO O=FETCH_Instr_st_reg_value_a0[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000101000000011
.gate SB_LUT4 I0=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_10_I0 I1=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_10_I1 I2=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_I2 I3=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_CARRY_CI_CO O=FETCH_Instr_st_reg_value_a0[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000101000001100
.gate SB_LUT4 I0=$false I1=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_10_I0_SB_LUT4_O_I1 I2=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_10_I0_SB_LUT4_O_I2 I3=FETCH_Instr_misaligned_jump_target_a0_SB_LUT4_I1_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_10_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_10_I0_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_10_I0_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_10_I0_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_10_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111000000010001
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[0][30] I1=FETCH_Instr_Regs_value_a0[4][30] I2=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O I3=FETCH_Instr_raw_a0[20] O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_10_I0_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[1][30] I1=FETCH_Instr_Regs_value_a0[5][30] I2=FETCH_Instr_raw_a0[20] I3=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_10_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000001100000101
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[9][30] I1=FETCH_Instr_Regs_value_a0[8][30] I2=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O I3=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_10_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_10_I0_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111110000001010
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[13][30] I1=FETCH_Instr_Regs_value_a0[12][30] I2=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O I3=FETCH_Instr_raw_a0[20] O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_10_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100111110100000
.gate SB_LUT4 I0=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_10_I0_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_10_I0_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_10_I0_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_10_I0_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111000000010001
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[2][30] I1=FETCH_Instr_Regs_value_a0[6][30] I2=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O I3=FETCH_Instr_raw_a0[20] O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_10_I0_SB_LUT4_O_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[7][30] I1=FETCH_Instr_Regs_value_a0[3][30] I2=FETCH_Instr_raw_a0[20] I3=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_10_I0_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000010100000011
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[11][30] I1=FETCH_Instr_Regs_value_a0[10][30] I2=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O I3=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_10_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_10_I0_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111110000001010
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[15][30] I1=FETCH_Instr_Regs_value_a0[14][30] I2=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O I3=FETCH_Instr_raw_a0[20] O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_10_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100111110100000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_10_I1_SB_LUT4_O_I1 I2=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_10_I1_SB_LUT4_O_I2 I3=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_10_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000000110011
.gate SB_LUT4 I0=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_10_I1_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_10_I1_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_10_I1_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=FETCH_Instr_misaligned_jump_target_a0_SB_LUT4_I1_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_10_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1110111000001111
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[23][30] I1=FETCH_Instr_Regs_value_a0[19][30] I2=FETCH_Instr_raw_a0[20] I3=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_10_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000010100000011
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[22][30] I1=FETCH_Instr_Regs_value_a0[18][30] I2=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O I3=FETCH_Instr_raw_a0[20] O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_10_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0101001100000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[17][30] I1=FETCH_Instr_Regs_value_a0[16][30] I2=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O I3=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_10_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_10_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111110000001010
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[21][30] I1=FETCH_Instr_Regs_value_a0[20][30] I2=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O I3=FETCH_Instr_raw_a0[20] O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_10_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100111110100000
.gate SB_LUT4 I0=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_10_I1_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_10_I1_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O I3=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_10_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_10_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111110000001010
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a0[27][30] I2=FETCH_Instr_Regs_value_a0[25][30] I3=FETCH_Instr_misaligned_jump_target_a0_SB_LUT4_I1_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_10_I1_SB_LUT4_O_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a0[26][30] I2=FETCH_Instr_Regs_value_a0[24][30] I3=FETCH_Instr_misaligned_jump_target_a0_SB_LUT4_I1_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_10_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[30][30] I1=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_10_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=FETCH_Instr_misaligned_jump_target_a0_SB_LUT4_I1_O I3=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_10_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1010110011001100
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[29][30] I1=FETCH_Instr_Regs_value_a0[28][30] I2=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O I3=FETCH_Instr_raw_a0[20] O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_10_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100111110100000
.gate SB_LUT4 I0=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_11_I0 I1=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_11_I1 I2=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_I2 I3=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_CARRY_CI_CO O=FETCH_Instr_st_reg_value_a0[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000101000000011
.gate SB_LUT4 I0=$false I1=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_11_I0_SB_LUT4_O_I1 I2=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_11_I0_SB_LUT4_O_I2 I3=FETCH_Instr_misaligned_jump_target_a0_SB_LUT4_I1_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_11_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_11_I0_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_11_I0_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_11_I0_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_11_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111000000010001
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[1][24] I1=FETCH_Instr_Regs_value_a0[5][24] I2=FETCH_Instr_raw_a0[20] I3=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_11_I0_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000001100000101
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[0][24] I1=FETCH_Instr_Regs_value_a0[4][24] I2=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O I3=FETCH_Instr_raw_a0[20] O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_11_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[9][24] I1=FETCH_Instr_Regs_value_a0[8][24] I2=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O I3=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_11_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_11_I0_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111110000001010
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[13][24] I1=FETCH_Instr_Regs_value_a0[12][24] I2=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O I3=FETCH_Instr_raw_a0[20] O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_11_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100111110100000
.gate SB_LUT4 I0=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_11_I0_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_11_I0_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_11_I0_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_11_I0_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111000000010001
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[2][24] I1=FETCH_Instr_Regs_value_a0[6][24] I2=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O I3=FETCH_Instr_raw_a0[20] O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_11_I0_SB_LUT4_O_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[7][24] I1=FETCH_Instr_Regs_value_a0[3][24] I2=FETCH_Instr_raw_a0[20] I3=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_11_I0_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000010100000011
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[11][24] I1=FETCH_Instr_Regs_value_a0[10][24] I2=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O I3=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_11_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_11_I0_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111110000001010
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[15][24] I1=FETCH_Instr_Regs_value_a0[14][24] I2=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O I3=FETCH_Instr_raw_a0[20] O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_11_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100111110100000
.gate SB_LUT4 I0=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_11_I1_SB_LUT4_O_I0 I1=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_11_I1_SB_LUT4_O_I1 I2=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O I3=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_11_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0011010100110011
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[25][24] I1=FETCH_Instr_Regs_value_a0[24][24] I2=FETCH_Instr_misaligned_jump_target_a0_SB_LUT4_I1_O I3=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_11_I1_SB_LUT4_O_I0_SB_LUT4_O_I3 O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_11_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111110000001010
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[27][24] I1=FETCH_Instr_Regs_value_a0[26][24] I2=FETCH_Instr_misaligned_jump_target_a0_SB_LUT4_I1_O I3=FETCH_Instr_raw_a0[20] O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_11_I1_SB_LUT4_O_I0_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100111110100000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_11_I1_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_11_I1_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=FETCH_Instr_misaligned_jump_target_a0_SB_LUT4_I1_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_11_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_11_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_11_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_O I3=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_11_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3 O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_11_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111110000001010
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a0[17][24] I2=FETCH_Instr_Regs_value_a0[21][24] I3=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_11_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a0[16][24] I2=FETCH_Instr_Regs_value_a0[20][24] I3=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_11_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[29][24] I1=FETCH_Instr_Regs_value_a0[28][24] I2=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_O I3=FETCH_Instr_raw_a0[20] O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_11_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100111110100000
.gate SB_LUT4 I0=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_11_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_11_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=FETCH_Instr_Regs_value_a0[30][24] I3=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_11_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111000000010001
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[22][24] I1=FETCH_Instr_Regs_value_a0[18][24] I2=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O I3=FETCH_Instr_raw_a0[20] O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_11_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0101001100000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[23][24] I1=FETCH_Instr_Regs_value_a0[19][24] I2=FETCH_Instr_raw_a0[20] I3=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_11_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000010100000011
.gate SB_LUT4 I0=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_12_I0 I1=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_12_I1 I2=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_I2 I3=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_CARRY_CI_CO O=FETCH_Instr_st_reg_value_a0[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000101000000011
.gate SB_LUT4 I0=$false I1=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_12_I0_SB_LUT4_O_I1 I2=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_12_I0_SB_LUT4_O_I2 I3=FETCH_Instr_misaligned_jump_target_a0_SB_LUT4_I1_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_12_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_12_I0_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_12_I0_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_12_I0_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_12_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111000000010001
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[0][27] I1=FETCH_Instr_Regs_value_a0[4][27] I2=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O I3=FETCH_Instr_raw_a0[20] O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_12_I0_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[1][27] I1=FETCH_Instr_Regs_value_a0[5][27] I2=FETCH_Instr_raw_a0[20] I3=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_12_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000001100000101
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[9][27] I1=FETCH_Instr_Regs_value_a0[8][27] I2=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O I3=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_12_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_12_I0_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111110000001010
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[13][27] I1=FETCH_Instr_Regs_value_a0[12][27] I2=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O I3=FETCH_Instr_raw_a0[20] O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_12_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100111110100000
.gate SB_LUT4 I0=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_12_I0_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_12_I0_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_12_I0_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_12_I0_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111000000010001
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[7][27] I1=FETCH_Instr_Regs_value_a0[3][27] I2=FETCH_Instr_raw_a0[20] I3=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_12_I0_SB_LUT4_O_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000010100000011
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[2][27] I1=FETCH_Instr_Regs_value_a0[6][27] I2=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O I3=FETCH_Instr_raw_a0[20] O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_12_I0_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[11][27] I1=FETCH_Instr_Regs_value_a0[10][27] I2=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O I3=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_12_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_12_I0_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111110000001010
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[15][27] I1=FETCH_Instr_Regs_value_a0[14][27] I2=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O I3=FETCH_Instr_raw_a0[20] O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_12_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100111110100000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_12_I1_SB_LUT4_O_I1 I2=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_12_I1_SB_LUT4_O_I2 I3=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_12_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_12_I1_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_12_I1_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_12_I1_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_12_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111000000010001
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[25][27] I1=FETCH_Instr_Regs_value_a0[24][27] I2=FETCH_Instr_misaligned_jump_target_a0_SB_LUT4_I1_O I3=FETCH_Instr_raw_a0[20] O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_12_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[27][27] I1=FETCH_Instr_Regs_value_a0[26][27] I2=FETCH_Instr_raw_a0[20] I3=FETCH_Instr_misaligned_jump_target_a0_SB_LUT4_I1_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_12_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a0[30][27] I2=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_12_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=FETCH_Instr_misaligned_jump_target_a0_SB_LUT4_I1_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_12_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001111110000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a0[29][27] I2=FETCH_Instr_Regs_value_a0[28][27] I3=FETCH_Instr_raw_a0[20] O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_12_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=$false I1=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_12_I1_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_12_I1_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=FETCH_Instr_misaligned_jump_target_a0_SB_LUT4_I1_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_12_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[16][27] I1=FETCH_Instr_Regs_value_a0[17][27] I2=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O I3=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_12_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3 O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_12_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000010111110011
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[21][27] I1=FETCH_Instr_Regs_value_a0[20][27] I2=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O I3=FETCH_Instr_raw_a0[20] O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_12_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100111110100000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[18][27] I1=FETCH_Instr_Regs_value_a0[19][27] I2=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O I3=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_12_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_12_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000010111110011
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[23][27] I1=FETCH_Instr_Regs_value_a0[22][27] I2=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O I3=FETCH_Instr_raw_a0[20] O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_12_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100111110100000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_I2 I2=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_13_I2 I3=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_13_I3 O=FETCH_Instr_st_reg_value_a0[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100000000
.gate SB_LUT4 I0=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_13_I2_SB_LUT4_O_I0 I1=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_13_I2_SB_LUT4_O_I1 I2=FETCH_Instr_misaligned_jump_target_a0_SB_LUT4_I1_O I3=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_CARRY_CI_CO O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_13_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_13_I2_SB_LUT4_O_I0_SB_LUT4_O_I0 I1=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_13_I2_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_13_I2_SB_LUT4_O_I0_SB_LUT4_O_I2 I3=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_13_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111000000010001
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[1][12] I1=FETCH_Instr_Regs_value_a0[5][12] I2=FETCH_Instr_raw_a0[20] I3=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_13_I2_SB_LUT4_O_I0_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000001100000101
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[0][12] I1=FETCH_Instr_Regs_value_a0[4][12] I2=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O I3=FETCH_Instr_raw_a0[20] O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_13_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[9][12] I1=FETCH_Instr_Regs_value_a0[8][12] I2=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O I3=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_13_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3 O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_13_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111110000001010
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[13][12] I1=FETCH_Instr_Regs_value_a0[12][12] I2=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O I3=FETCH_Instr_raw_a0[20] O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_13_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100111110100000
.gate SB_LUT4 I0=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_13_I2_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_13_I2_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_13_I2_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_13_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111000000010001
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[7][12] I1=FETCH_Instr_Regs_value_a0[3][12] I2=FETCH_Instr_raw_a0[20] I3=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_13_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000010100000011
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[2][12] I1=FETCH_Instr_Regs_value_a0[6][12] I2=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O I3=FETCH_Instr_raw_a0[20] O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_13_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[11][12] I1=FETCH_Instr_Regs_value_a0[10][12] I2=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O I3=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_13_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_13_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111110000001010
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[15][12] I1=FETCH_Instr_Regs_value_a0[14][12] I2=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O I3=FETCH_Instr_raw_a0[20] O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_13_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100111110100000
.gate SB_LUT4 I0=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_13_I3_SB_LUT4_O_I0 I1=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_13_I3_SB_LUT4_O_I1 I2=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_CARRY_CI_CO I3=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_13_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111001111110101
.gate SB_LUT4 I0=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_13_I3_SB_LUT4_O_I0_SB_LUT4_O_I0 I1=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_13_I3_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_13_I3_SB_LUT4_O_I0_SB_LUT4_O_I2 I3=FETCH_Instr_misaligned_jump_target_a0_SB_LUT4_I1_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_13_I3_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001000111110000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[23][12] I1=FETCH_Instr_Regs_value_a0[19][12] I2=FETCH_Instr_raw_a0[20] I3=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_13_I3_SB_LUT4_O_I0_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000101000001100
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[22][12] I1=FETCH_Instr_Regs_value_a0[18][12] I2=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O I3=FETCH_Instr_raw_a0[20] O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_13_I3_SB_LUT4_O_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[17][12] I1=FETCH_Instr_Regs_value_a0[16][12] I2=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O I3=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_13_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3 O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_13_I3_SB_LUT4_O_I0_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111001100000101
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[21][12] I1=FETCH_Instr_Regs_value_a0[20][12] I2=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O I3=FETCH_Instr_raw_a0[20] O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_13_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0011111101010000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_13_I3_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_13_I3_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_13_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110000001111
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a0[30][12] I2=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_13_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=FETCH_Instr_misaligned_jump_target_a0_SB_LUT4_I1_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_13_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001111110000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a0[29][12] I2=FETCH_Instr_Regs_value_a0[28][12] I3=FETCH_Instr_raw_a0[20] O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_13_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[25][12] I1=FETCH_Instr_Regs_value_a0[24][12] I2=FETCH_Instr_misaligned_jump_target_a0_SB_LUT4_I1_O I3=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_13_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_13_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111110000001010
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[27][12] I1=FETCH_Instr_Regs_value_a0[26][12] I2=FETCH_Instr_misaligned_jump_target_a0_SB_LUT4_I1_O I3=FETCH_Instr_raw_a0[20] O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_13_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100111110100000
.gate SB_LUT4 I0=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_CARRY_CI_CO I1=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_14_I1 I2=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_I2 I3=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_14_I3 O=FETCH_Instr_st_reg_value_a0[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000000001011
.gate SB_LUT4 I0=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_14_I1_SB_LUT4_O_I0 I1=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_14_I1_SB_LUT4_O_I1 I2=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_14_I1_SB_LUT4_O_I2 I3=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_14_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111000000010001
.gate SB_LUT4 I0=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_14_I1_SB_LUT4_O_I0_SB_LUT4_O_I0 I1=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_14_I1_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=FETCH_Instr_misaligned_jump_target_a0_SB_LUT4_I1_O I3=FETCH_Instr_raw_a0[20] O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_14_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a0[17][13] I2=FETCH_Instr_Regs_value_a0[21][13] I3=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_14_I1_SB_LUT4_O_I0_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a0[16][13] I2=FETCH_Instr_Regs_value_a0[20][13] I3=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_14_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_14_I1_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_14_I1_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=FETCH_Instr_raw_a0[20] I3=FETCH_Instr_misaligned_jump_target_a0_SB_LUT4_I1_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_14_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a0[23][13] I2=FETCH_Instr_Regs_value_a0[19][13] I3=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_14_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a0[22][13] I2=FETCH_Instr_Regs_value_a0[18][13] I3=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_14_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_14_I1_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_14_I1_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_14_I1_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_14_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111000000010001
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[27][13] I1=FETCH_Instr_Regs_value_a0[26][13] I2=FETCH_Instr_raw_a0[20] I3=FETCH_Instr_misaligned_jump_target_a0_SB_LUT4_I1_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_14_I1_SB_LUT4_O_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[25][13] I1=FETCH_Instr_Regs_value_a0[24][13] I2=FETCH_Instr_misaligned_jump_target_a0_SB_LUT4_I1_O I3=FETCH_Instr_raw_a0[20] O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_14_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a0[30][13] I2=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_14_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=FETCH_Instr_misaligned_jump_target_a0_SB_LUT4_I1_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_14_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001111110000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a0[29][13] I2=FETCH_Instr_Regs_value_a0[28][13] I3=FETCH_Instr_raw_a0[20] O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_14_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_14_I3_SB_LUT4_O_I0 I1=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_14_I3_SB_LUT4_O_I1 I2=FETCH_Instr_misaligned_jump_target_a0_SB_LUT4_I1_O I3=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_14_I3_SB_LUT4_O_I3 O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_14_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111000100000000
.gate SB_LUT4 I0=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_14_I3_SB_LUT4_O_I0_SB_LUT4_O_I0 I1=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_14_I3_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=FETCH_Instr_raw_a0[20] I3=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_14_I3_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a0[9][13] I2=FETCH_Instr_Regs_value_a0[13][13] I3=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_14_I3_SB_LUT4_O_I0_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a0[8][13] I2=FETCH_Instr_Regs_value_a0[12][13] I3=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_14_I3_SB_LUT4_O_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_14_I3_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_14_I3_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_O I3=FETCH_Instr_raw_a0[20] O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_14_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000001100000101
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a0[1][13] I2=FETCH_Instr_Regs_value_a0[5][13] I3=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_14_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a0[0][13] I2=FETCH_Instr_Regs_value_a0[4][13] I3=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_14_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_14_I3_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_14_I3_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=FETCH_Instr_misaligned_jump_target_a0_SB_LUT4_I1_O I3=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_CARRY_CI_CO O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_14_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001111100000000
.gate SB_LUT4 I0=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_14_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0 I1=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_14_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=FETCH_Instr_raw_a0[20] I3=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_14_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a0[11][13] I2=FETCH_Instr_Regs_value_a0[15][13] I3=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_14_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a0[10][13] I2=FETCH_Instr_Regs_value_a0[14][13] I3=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_14_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_14_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_14_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_O I3=FETCH_Instr_raw_a0[20] O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_14_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000001100000101
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a0[7][13] I2=FETCH_Instr_Regs_value_a0[3][13] I3=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_14_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001100001111
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a0[2][13] I2=FETCH_Instr_Regs_value_a0[6][13] I3=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_14_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_CARRY_CI_CO I1=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_15_I1 I2=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_I2 I3=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_15_I3 O=FETCH_Instr_st_reg_value_a0[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000000001011
.gate SB_LUT4 I0=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_15_I1_SB_LUT4_O_I0 I1=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_15_I1_SB_LUT4_O_I1 I2=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_15_I1_SB_LUT4_O_I2 I3=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_15_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111000000010001
.gate SB_LUT4 I0=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_15_I1_SB_LUT4_O_I0_SB_LUT4_O_I0 I1=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_15_I1_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=FETCH_Instr_misaligned_jump_target_a0_SB_LUT4_I1_O I3=FETCH_Instr_raw_a0[20] O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_15_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000001100000101
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a0[17][22] I2=FETCH_Instr_Regs_value_a0[21][22] I3=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_15_I1_SB_LUT4_O_I0_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a0[16][22] I2=FETCH_Instr_Regs_value_a0[20][22] I3=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_15_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=FETCH_Instr_raw_a0[20] I3=FETCH_Instr_misaligned_jump_target_a0_SB_LUT4_I1_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_15_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a0[23][22] I2=FETCH_Instr_Regs_value_a0[19][22] I3=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001100001111
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a0[22][22] I2=FETCH_Instr_Regs_value_a0[18][22] I3=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_15_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001100001111
.gate SB_LUT4 I0=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_15_I1_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_15_I1_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_15_I1_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_15_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111000000010001
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[25][22] I1=FETCH_Instr_Regs_value_a0[24][22] I2=FETCH_Instr_misaligned_jump_target_a0_SB_LUT4_I1_O I3=FETCH_Instr_raw_a0[20] O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_15_I1_SB_LUT4_O_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[27][22] I1=FETCH_Instr_Regs_value_a0[26][22] I2=FETCH_Instr_raw_a0[20] I3=FETCH_Instr_misaligned_jump_target_a0_SB_LUT4_I1_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_15_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a0[30][22] I2=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_15_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=FETCH_Instr_misaligned_jump_target_a0_SB_LUT4_I1_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_15_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001111110000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a0[29][22] I2=FETCH_Instr_Regs_value_a0[28][22] I3=FETCH_Instr_raw_a0[20] O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_15_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_15_I3_SB_LUT4_O_I0 I1=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_15_I3_SB_LUT4_O_I1 I2=FETCH_Instr_misaligned_jump_target_a0_SB_LUT4_I1_O I3=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_CARRY_CI_CO O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_15_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_15_I3_SB_LUT4_O_I0_SB_LUT4_O_I0 I1=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_15_I3_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_15_I3_SB_LUT4_O_I0_SB_LUT4_O_I2 I3=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_15_I3_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111000000010001
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[1][22] I1=FETCH_Instr_Regs_value_a0[5][22] I2=FETCH_Instr_raw_a0[20] I3=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_15_I3_SB_LUT4_O_I0_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000001100000101
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[0][22] I1=FETCH_Instr_Regs_value_a0[4][22] I2=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O I3=FETCH_Instr_raw_a0[20] O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_15_I3_SB_LUT4_O_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[9][22] I1=FETCH_Instr_Regs_value_a0[8][22] I2=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O I3=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_15_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3 O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_15_I3_SB_LUT4_O_I0_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111110000001010
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[13][22] I1=FETCH_Instr_Regs_value_a0[12][22] I2=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O I3=FETCH_Instr_raw_a0[20] O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_15_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100111110100000
.gate SB_LUT4 I0=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_15_I3_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_15_I3_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_15_I3_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_15_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111000000010001
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[7][22] I1=FETCH_Instr_Regs_value_a0[3][22] I2=FETCH_Instr_raw_a0[20] I3=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_15_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000010100000011
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[2][22] I1=FETCH_Instr_Regs_value_a0[6][22] I2=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O I3=FETCH_Instr_raw_a0[20] O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_15_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[11][22] I1=FETCH_Instr_Regs_value_a0[10][22] I2=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O I3=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_15_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_15_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111110000001010
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[15][22] I1=FETCH_Instr_Regs_value_a0[14][22] I2=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O I3=FETCH_Instr_raw_a0[20] O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_15_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100111110100000
.gate SB_LUT4 I0=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_16_I0 I1=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_16_I1 I2=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_I2 I3=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_CARRY_CI_CO O=FETCH_Instr_st_reg_value_a0[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000101000001100
.gate SB_LUT4 I0=$false I1=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_16_I0_SB_LUT4_O_I1 I2=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_16_I0_SB_LUT4_O_I2 I3=FETCH_Instr_misaligned_jump_target_a0_SB_LUT4_I1_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_16_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_16_I0_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_16_I0_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_16_I0_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_16_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111000000010001
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[1][25] I1=FETCH_Instr_Regs_value_a0[5][25] I2=FETCH_Instr_raw_a0[20] I3=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_16_I0_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000001100000101
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[0][25] I1=FETCH_Instr_Regs_value_a0[4][25] I2=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O I3=FETCH_Instr_raw_a0[20] O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_16_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[9][25] I1=FETCH_Instr_Regs_value_a0[8][25] I2=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O I3=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_16_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_16_I0_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111110000001010
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[13][25] I1=FETCH_Instr_Regs_value_a0[12][25] I2=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O I3=FETCH_Instr_raw_a0[20] O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_16_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100111110100000
.gate SB_LUT4 I0=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_16_I0_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_16_I0_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_16_I0_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_16_I0_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111000000010001
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[7][25] I1=FETCH_Instr_Regs_value_a0[3][25] I2=FETCH_Instr_raw_a0[20] I3=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_16_I0_SB_LUT4_O_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000010100000011
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[2][25] I1=FETCH_Instr_Regs_value_a0[6][25] I2=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O I3=FETCH_Instr_raw_a0[20] O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_16_I0_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[11][25] I1=FETCH_Instr_Regs_value_a0[10][25] I2=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O I3=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_16_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_16_I0_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111110000001010
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[15][25] I1=FETCH_Instr_Regs_value_a0[14][25] I2=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O I3=FETCH_Instr_raw_a0[20] O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_16_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100111110100000
.gate SB_LUT4 I0=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_16_I1_SB_LUT4_O_I0 I1=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_16_I1_SB_LUT4_O_I1 I2=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_16_I1_SB_LUT4_O_I2 I3=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_16_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111000010111010
.gate SB_LUT4 I0=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_16_I1_SB_LUT4_O_I0_SB_LUT4_O_I0 I1=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_16_I1_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=FETCH_Instr_raw_a0[20] I3=FETCH_Instr_misaligned_jump_target_a0_SB_LUT4_I1_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_16_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a0[23][25] I2=FETCH_Instr_Regs_value_a0[19][25] I3=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_16_I1_SB_LUT4_O_I0_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001100001111
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a0[22][25] I2=FETCH_Instr_Regs_value_a0[18][25] I3=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_16_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001100001111
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[17][25] I1=FETCH_Instr_Regs_value_a0[16][25] I2=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O I3=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_16_I1_SB_LUT4_O_I1_SB_LUT4_O_I3 O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_16_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111001100000101
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[21][25] I1=FETCH_Instr_Regs_value_a0[20][25] I2=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O I3=FETCH_Instr_raw_a0[20] O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_16_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0011111101010000
.gate SB_LUT4 I0=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_16_I1_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_16_I1_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O I3=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_16_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100010111001100
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[25][25] I1=FETCH_Instr_Regs_value_a0[24][25] I2=FETCH_Instr_misaligned_jump_target_a0_SB_LUT4_I1_O I3=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_16_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3 O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_16_I1_SB_LUT4_O_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111001100000101
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[27][25] I1=FETCH_Instr_Regs_value_a0[26][25] I2=FETCH_Instr_misaligned_jump_target_a0_SB_LUT4_I1_O I3=FETCH_Instr_raw_a0[20] O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_16_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0011111101010000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[30][25] I1=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_16_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_O I3=FETCH_Instr_misaligned_jump_target_a0_SB_LUT4_I1_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_16_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1010000000111111
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a0[29][25] I2=FETCH_Instr_Regs_value_a0[28][25] I3=FETCH_Instr_raw_a0[20] O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_16_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_17_I0 I1=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_17_I1 I2=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_I2 I3=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_CARRY_CI_CO O=FETCH_Instr_st_reg_value_a0[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000101000000011
.gate SB_LUT4 I0=$false I1=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_17_I0_SB_LUT4_O_I1 I2=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_17_I0_SB_LUT4_O_I2 I3=FETCH_Instr_misaligned_jump_target_a0_SB_LUT4_I1_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_17_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_17_I0_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_17_I0_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_17_I0_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_17_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111000000010001
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[0][17] I1=FETCH_Instr_Regs_value_a0[4][17] I2=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O I3=FETCH_Instr_raw_a0[20] O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_17_I0_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[1][17] I1=FETCH_Instr_Regs_value_a0[5][17] I2=FETCH_Instr_raw_a0[20] I3=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_17_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000001100000101
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[9][17] I1=FETCH_Instr_Regs_value_a0[8][17] I2=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O I3=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_17_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_17_I0_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111110000001010
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[13][17] I1=FETCH_Instr_Regs_value_a0[12][17] I2=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O I3=FETCH_Instr_raw_a0[20] O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_17_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100111110100000
.gate SB_LUT4 I0=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_17_I0_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_17_I0_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_17_I0_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_17_I0_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111000000010001
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[7][17] I1=FETCH_Instr_Regs_value_a0[3][17] I2=FETCH_Instr_raw_a0[20] I3=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_17_I0_SB_LUT4_O_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000010100000011
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[2][17] I1=FETCH_Instr_Regs_value_a0[6][17] I2=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O I3=FETCH_Instr_raw_a0[20] O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_17_I0_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[11][17] I1=FETCH_Instr_Regs_value_a0[10][17] I2=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O I3=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_17_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_17_I0_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111110000001010
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[15][17] I1=FETCH_Instr_Regs_value_a0[14][17] I2=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O I3=FETCH_Instr_raw_a0[20] O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_17_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100111110100000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_17_I1_SB_LUT4_O_I1 I2=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_17_I1_SB_LUT4_O_I2 I3=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_17_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_17_I1_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_17_I1_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_17_I1_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=FETCH_Instr_misaligned_jump_target_a0_SB_LUT4_I1_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_17_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1110111000001111
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[23][17] I1=FETCH_Instr_Regs_value_a0[19][17] I2=FETCH_Instr_raw_a0[20] I3=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_17_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000010100000011
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[22][17] I1=FETCH_Instr_Regs_value_a0[18][17] I2=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O I3=FETCH_Instr_raw_a0[20] O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_17_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0101001100000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[17][17] I1=FETCH_Instr_Regs_value_a0[16][17] I2=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O I3=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_17_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_17_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111110000001010
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[21][17] I1=FETCH_Instr_Regs_value_a0[20][17] I2=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O I3=FETCH_Instr_raw_a0[20] O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_17_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100111110100000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_17_I1_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_17_I1_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_17_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110000001111
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a0[30][17] I2=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_17_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=FETCH_Instr_misaligned_jump_target_a0_SB_LUT4_I1_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_17_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001111110000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a0[29][17] I2=FETCH_Instr_Regs_value_a0[28][17] I3=FETCH_Instr_raw_a0[20] O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_17_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[25][17] I1=FETCH_Instr_Regs_value_a0[24][17] I2=FETCH_Instr_misaligned_jump_target_a0_SB_LUT4_I1_O I3=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_17_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_17_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111110000001010
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[27][17] I1=FETCH_Instr_Regs_value_a0[26][17] I2=FETCH_Instr_misaligned_jump_target_a0_SB_LUT4_I1_O I3=FETCH_Instr_raw_a0[20] O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_17_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100111110100000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_18_I1 I2=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_I2 I3=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_18_I3 O=FETCH_Instr_st_reg_value_a0[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100000000
.gate SB_LUT4 I0=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_18_I1_SB_LUT4_O_I0 I1=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_18_I1_SB_LUT4_O_I1 I2=FETCH_Instr_misaligned_jump_target_a0_SB_LUT4_I1_O I3=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_CARRY_CI_CO O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_18_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_18_I1_SB_LUT4_O_I0_SB_LUT4_O_I0 I1=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_18_I1_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_18_I1_SB_LUT4_O_I0_SB_LUT4_O_I2 I3=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_18_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111000000010001
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[0][31] I1=FETCH_Instr_Regs_value_a0[4][31] I2=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O I3=FETCH_Instr_raw_a0[20] O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_18_I1_SB_LUT4_O_I0_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[1][31] I1=FETCH_Instr_Regs_value_a0[5][31] I2=FETCH_Instr_raw_a0[20] I3=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_18_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000001100000101
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[9][31] I1=FETCH_Instr_Regs_value_a0[8][31] I2=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O I3=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_18_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3 O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_18_I1_SB_LUT4_O_I0_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111110000001010
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[13][31] I1=FETCH_Instr_Regs_value_a0[12][31] I2=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O I3=FETCH_Instr_raw_a0[20] O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_18_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100111110100000
.gate SB_LUT4 I0=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_18_I1_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_18_I1_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_18_I1_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_18_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111000000010001
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[7][31] I1=FETCH_Instr_Regs_value_a0[3][31] I2=FETCH_Instr_raw_a0[20] I3=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_18_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000010100000011
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[2][31] I1=FETCH_Instr_Regs_value_a0[6][31] I2=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O I3=FETCH_Instr_raw_a0[20] O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_18_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[11][31] I1=FETCH_Instr_Regs_value_a0[10][31] I2=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O I3=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_18_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_18_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111110000001010
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[15][31] I1=FETCH_Instr_Regs_value_a0[14][31] I2=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O I3=FETCH_Instr_raw_a0[20] O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_18_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100111110100000
.gate SB_LUT4 I0=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_18_I3_SB_LUT4_O_I0 I1=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_18_I3_SB_LUT4_O_I1 I2=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_CARRY_CI_CO I3=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_18_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111001111110101
.gate SB_LUT4 I0=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_18_I3_SB_LUT4_O_I0_SB_LUT4_O_I0 I1=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_18_I3_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=FETCH_Instr_misaligned_jump_target_a0_SB_LUT4_I1_O I3=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_18_I3_SB_LUT4_O_I0_SB_LUT4_O_I3 O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_18_I3_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111111100010000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[23][31] I1=FETCH_Instr_Regs_value_a0[19][31] I2=FETCH_Instr_raw_a0[20] I3=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_18_I3_SB_LUT4_O_I0_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000101000001100
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[22][31] I1=FETCH_Instr_Regs_value_a0[18][31] I2=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O I3=FETCH_Instr_raw_a0[20] O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_18_I3_SB_LUT4_O_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_18_I3_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_18_I3_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=FETCH_Instr_misaligned_jump_target_a0_SB_LUT4_I1_O I3=FETCH_Instr_raw_a0[20] O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_18_I3_SB_LUT4_O_I0_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000001100000101
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a0[17][31] I2=FETCH_Instr_Regs_value_a0[21][31] I3=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_18_I3_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a0[16][31] I2=FETCH_Instr_Regs_value_a0[20][31] I3=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_18_I3_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_18_I3_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_18_I3_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_18_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110000001111
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a0[30][31] I2=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_18_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=FETCH_Instr_misaligned_jump_target_a0_SB_LUT4_I1_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_18_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001111110000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a0[29][31] I2=FETCH_Instr_Regs_value_a0[28][31] I3=FETCH_Instr_raw_a0[20] O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_18_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[25][31] I1=FETCH_Instr_Regs_value_a0[24][31] I2=FETCH_Instr_misaligned_jump_target_a0_SB_LUT4_I1_O I3=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_18_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_18_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111110000001010
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[27][31] I1=FETCH_Instr_Regs_value_a0[26][31] I2=FETCH_Instr_misaligned_jump_target_a0_SB_LUT4_I1_O I3=FETCH_Instr_raw_a0[20] O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_18_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100111110100000
.gate SB_LUT4 I0=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_CARRY_CI_CO I1=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_19_I1 I2=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_I2 I3=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_19_I3 O=FETCH_Instr_st_reg_value_a0[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000000001011
.gate SB_LUT4 I0=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_19_I1_SB_LUT4_O_I0 I1=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_19_I1_SB_LUT4_O_I1 I2=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_19_I1_SB_LUT4_O_I2 I3=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_19_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0100010011110000
.gate SB_LUT4 I0=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_19_I1_SB_LUT4_O_I0_SB_LUT4_O_I0 I1=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_19_I1_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O I3=FETCH_Instr_misaligned_jump_target_a0_SB_LUT4_I1_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_19_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000001100000101
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a0[25][15] I2=FETCH_Instr_Regs_value_a0[24][15] I3=FETCH_Instr_raw_a0[20] O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_19_I1_SB_LUT4_O_I0_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a0[27][15] I2=FETCH_Instr_Regs_value_a0[26][15] I3=FETCH_Instr_raw_a0[20] O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_19_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_19_I1_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=FETCH_Instr_Regs_value_a0[30][15] I2=FETCH_Instr_misaligned_jump_target_a0_SB_LUT4_I1_O I3=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_19_I1_SB_LUT4_O_I1_SB_LUT4_O_I3 O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_19_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0011010111111111
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[29][15] I1=FETCH_Instr_Regs_value_a0[28][15] I2=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_O I3=FETCH_Instr_raw_a0[20] O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_19_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100111110100000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[19][15] I1=FETCH_Instr_Regs_value_a0[23][15] I2=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_O I3=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_19_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111110000001010
.gate SB_LUT4 I0=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_19_I1_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_19_I1_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=FETCH_Instr_misaligned_jump_target_a0_SB_LUT4_I1_O I3=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_19_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_19_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111110000001010
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a0[17][15] I2=FETCH_Instr_Regs_value_a0[21][15] I3=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_19_I1_SB_LUT4_O_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a0[16][15] I2=FETCH_Instr_Regs_value_a0[20][15] I3=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_19_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_19_I1_SB_LUT4_O_I1_SB_LUT4_O_I3 I1=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_19_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=FETCH_Instr_misaligned_jump_target_a0_SB_LUT4_I1_O I3=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_19_I1_SB_LUT4_O_I1_SB_LUT4_O_I0 O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_19_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100111101010000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a0[22][15] I2=FETCH_Instr_Regs_value_a0[18][15] I3=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_19_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001100001111
.gate SB_LUT4 I0=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_19_I3_SB_LUT4_O_I0 I1=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_19_I3_SB_LUT4_O_I1 I2=FETCH_Instr_misaligned_jump_target_a0_SB_LUT4_I1_O I3=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_19_I3_SB_LUT4_O_I3 O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_19_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111000100000000
.gate SB_LUT4 I0=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_19_I3_SB_LUT4_O_I0_SB_LUT4_O_I0 I1=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_19_I3_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=FETCH_Instr_raw_a0[20] I3=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_19_I3_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a0[9][15] I2=FETCH_Instr_Regs_value_a0[13][15] I3=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_19_I3_SB_LUT4_O_I0_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a0[8][15] I2=FETCH_Instr_Regs_value_a0[12][15] I3=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_19_I3_SB_LUT4_O_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_19_I3_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_19_I3_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_O I3=FETCH_Instr_raw_a0[20] O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_19_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000001100000101
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a0[1][15] I2=FETCH_Instr_Regs_value_a0[5][15] I3=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_19_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a0[0][15] I2=FETCH_Instr_Regs_value_a0[4][15] I3=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_19_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_19_I3_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_19_I3_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=FETCH_Instr_misaligned_jump_target_a0_SB_LUT4_I1_O I3=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_CARRY_CI_CO O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_19_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001111100000000
.gate SB_LUT4 I0=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_19_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0 I1=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_19_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=FETCH_Instr_raw_a0[20] I3=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_19_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a0[11][15] I2=FETCH_Instr_Regs_value_a0[15][15] I3=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_19_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a0[10][15] I2=FETCH_Instr_Regs_value_a0[14][15] I3=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_19_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_19_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_19_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_O I3=FETCH_Instr_raw_a0[20] O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_19_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000001100000101
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a0[7][15] I2=FETCH_Instr_Regs_value_a0[3][15] I3=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_19_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001100001111
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a0[2][15] I2=FETCH_Instr_Regs_value_a0[6][15] I3=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_19_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=$false I1=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_1_I0_SB_LUT4_O_I1 I2=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_1_I0_SB_LUT4_O_I2 I3=FETCH_Instr_misaligned_jump_target_a0_SB_LUT4_I1_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_1_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_1_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111000000010001
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[1][21] I1=FETCH_Instr_Regs_value_a0[5][21] I2=FETCH_Instr_raw_a0[20] I3=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000001100000101
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[0][21] I1=FETCH_Instr_Regs_value_a0[4][21] I2=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O I3=FETCH_Instr_raw_a0[20] O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[9][21] I1=FETCH_Instr_Regs_value_a0[8][21] I2=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O I3=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111110000001010
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[13][21] I1=FETCH_Instr_Regs_value_a0[12][21] I2=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O I3=FETCH_Instr_raw_a0[20] O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100111110100000
.gate SB_LUT4 I0=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_1_I0_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111000000010001
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[7][21] I1=FETCH_Instr_Regs_value_a0[3][21] I2=FETCH_Instr_raw_a0[20] I3=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000010100000011
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[2][21] I1=FETCH_Instr_Regs_value_a0[6][21] I2=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O I3=FETCH_Instr_raw_a0[20] O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[11][21] I1=FETCH_Instr_Regs_value_a0[10][21] I2=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O I3=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111110000001010
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[15][21] I1=FETCH_Instr_Regs_value_a0[14][21] I2=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O I3=FETCH_Instr_raw_a0[20] O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100111110100000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_1_I1_SB_LUT4_O_I1 I2=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_1_I1_SB_LUT4_O_I2 I3=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_1_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110000001111
.gate SB_LUT4 I0=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=FETCH_Instr_misaligned_jump_target_a0_SB_LUT4_I1_O I3=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_O_I3 O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_1_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000101011111100
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a0[29][21] I2=FETCH_Instr_Regs_value_a0[28][21] I3=FETCH_Instr_raw_a0[20] O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a0[25][21] I2=FETCH_Instr_Regs_value_a0[24][21] I3=FETCH_Instr_raw_a0[20] O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=FETCH_Instr_Regs_value_a0[30][21] I2=FETCH_Instr_misaligned_jump_target_a0_SB_LUT4_I1_O I3=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100111101010000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a0[27][21] I2=FETCH_Instr_Regs_value_a0[26][21] I3=FETCH_Instr_raw_a0[20] O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=$false I1=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=FETCH_Instr_misaligned_jump_target_a0_SB_LUT4_I1_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_1_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[17][21] I1=FETCH_Instr_Regs_value_a0[16][21] I2=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O I3=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3 O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111110000001010
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[21][21] I1=FETCH_Instr_Regs_value_a0[20][21] I2=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O I3=FETCH_Instr_raw_a0[20] O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100111110100000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[19][21] I1=FETCH_Instr_Regs_value_a0[18][21] I2=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O I3=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111110000001010
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[23][21] I1=FETCH_Instr_Regs_value_a0[22][21] I2=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O I3=FETCH_Instr_raw_a0[20] O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100111110100000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_I2 I2=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_2_I2 I3=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_2_I3 O=FETCH_Instr_st_reg_value_a0[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100000000
.gate SB_LUT4 I0=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_20_I0 I1=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_20_I1 I2=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_I2 I3=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_CARRY_CI_CO O=FETCH_Instr_st_reg_value_a0[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000101000000011
.gate SB_LUT4 I0=$false I1=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_20_I0_SB_LUT4_O_I1 I2=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_20_I0_SB_LUT4_O_I2 I3=FETCH_Instr_misaligned_jump_target_a0_SB_LUT4_I1_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_20_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_20_I0_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_20_I0_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_20_I0_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_20_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111000000010001
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[1][19] I1=FETCH_Instr_Regs_value_a0[5][19] I2=FETCH_Instr_raw_a0[20] I3=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_20_I0_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000001100000101
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[0][19] I1=FETCH_Instr_Regs_value_a0[4][19] I2=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O I3=FETCH_Instr_raw_a0[20] O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_20_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[9][19] I1=FETCH_Instr_Regs_value_a0[8][19] I2=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O I3=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_20_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_20_I0_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111110000001010
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[13][19] I1=FETCH_Instr_Regs_value_a0[12][19] I2=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O I3=FETCH_Instr_raw_a0[20] O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_20_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100111110100000
.gate SB_LUT4 I0=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_20_I0_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_20_I0_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_20_I0_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_20_I0_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111000000010001
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[2][19] I1=FETCH_Instr_Regs_value_a0[6][19] I2=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O I3=FETCH_Instr_raw_a0[20] O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_20_I0_SB_LUT4_O_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[7][19] I1=FETCH_Instr_Regs_value_a0[3][19] I2=FETCH_Instr_raw_a0[20] I3=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_20_I0_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000010100000011
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[11][19] I1=FETCH_Instr_Regs_value_a0[10][19] I2=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O I3=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_20_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_20_I0_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111110000001010
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[15][19] I1=FETCH_Instr_Regs_value_a0[14][19] I2=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O I3=FETCH_Instr_raw_a0[20] O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_20_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100111110100000
.gate SB_LUT4 I0=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_20_I1_SB_LUT4_O_I0 I1=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_20_I1_SB_LUT4_O_I1 I2=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_20_I1_SB_LUT4_O_I2 I3=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_20_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111000011101110
.gate SB_LUT4 I0=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_20_I1_SB_LUT4_O_I0_SB_LUT4_O_I0 I1=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_20_I1_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=FETCH_Instr_raw_a0[20] I3=FETCH_Instr_misaligned_jump_target_a0_SB_LUT4_I1_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_20_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a0[23][19] I2=FETCH_Instr_Regs_value_a0[19][19] I3=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_20_I1_SB_LUT4_O_I0_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a0[22][19] I2=FETCH_Instr_Regs_value_a0[18][19] I3=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_20_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_20_I1_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_20_I1_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=FETCH_Instr_misaligned_jump_target_a0_SB_LUT4_I1_O I3=FETCH_Instr_raw_a0[20] O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_20_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000001100000101
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a0[17][19] I2=FETCH_Instr_Regs_value_a0[21][19] I3=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_20_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a0[16][19] I2=FETCH_Instr_Regs_value_a0[20][19] I3=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_20_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_20_I1_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_20_I1_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_20_I1_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_20_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111000000010001
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[25][19] I1=FETCH_Instr_Regs_value_a0[24][19] I2=FETCH_Instr_misaligned_jump_target_a0_SB_LUT4_I1_O I3=FETCH_Instr_raw_a0[20] O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_20_I1_SB_LUT4_O_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[27][19] I1=FETCH_Instr_Regs_value_a0[26][19] I2=FETCH_Instr_raw_a0[20] I3=FETCH_Instr_misaligned_jump_target_a0_SB_LUT4_I1_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_20_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a0[30][19] I2=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_20_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=FETCH_Instr_misaligned_jump_target_a0_SB_LUT4_I1_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_20_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001111110000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a0[29][19] I2=FETCH_Instr_Regs_value_a0[28][19] I3=FETCH_Instr_raw_a0[20] O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_20_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_21_I0 I1=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_21_I1 I2=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_I2 I3=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_CARRY_CI_CO O=FETCH_Instr_st_reg_value_a0[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000101000001100
.gate SB_LUT4 I0=$false I1=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_21_I0_SB_LUT4_O_I1 I2=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_21_I0_SB_LUT4_O_I2 I3=FETCH_Instr_misaligned_jump_target_a0_SB_LUT4_I1_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_21_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_21_I0_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_21_I0_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_21_I0_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_21_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111000000010001
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[1][10] I1=FETCH_Instr_Regs_value_a0[5][10] I2=FETCH_Instr_raw_a0[20] I3=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_21_I0_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000001100000101
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[0][10] I1=FETCH_Instr_Regs_value_a0[4][10] I2=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O I3=FETCH_Instr_raw_a0[20] O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_21_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[9][10] I1=FETCH_Instr_Regs_value_a0[8][10] I2=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O I3=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_21_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_21_I0_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111110000001010
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[13][10] I1=FETCH_Instr_Regs_value_a0[12][10] I2=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O I3=FETCH_Instr_raw_a0[20] O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_21_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100111110100000
.gate SB_LUT4 I0=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_21_I0_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_21_I0_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_21_I0_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_21_I0_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111000000010001
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[7][10] I1=FETCH_Instr_Regs_value_a0[3][10] I2=FETCH_Instr_raw_a0[20] I3=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_21_I0_SB_LUT4_O_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000010100000011
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[2][10] I1=FETCH_Instr_Regs_value_a0[6][10] I2=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O I3=FETCH_Instr_raw_a0[20] O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_21_I0_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[11][10] I1=FETCH_Instr_Regs_value_a0[10][10] I2=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O I3=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_21_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_21_I0_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111110000001010
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[15][10] I1=FETCH_Instr_Regs_value_a0[14][10] I2=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O I3=FETCH_Instr_raw_a0[20] O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_21_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100111110100000
.gate SB_LUT4 I0=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_21_I1_SB_LUT4_O_I0 I1=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_21_I1_SB_LUT4_O_I1 I2=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_21_I1_SB_LUT4_O_I2 I3=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_21_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1110111000001111
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[30][10] I1=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_21_I1_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=FETCH_Instr_misaligned_jump_target_a0_SB_LUT4_I1_O I3=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_21_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a0[29][10] I2=FETCH_Instr_Regs_value_a0[28][10] I3=FETCH_Instr_raw_a0[20] O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_21_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_21_I1_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_21_I1_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O I3=FETCH_Instr_raw_a0[20] O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_21_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000001100000101
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a0[27][10] I2=FETCH_Instr_Regs_value_a0[25][10] I3=FETCH_Instr_misaligned_jump_target_a0_SB_LUT4_I1_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_21_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001100001111
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a0[26][10] I2=FETCH_Instr_Regs_value_a0[24][10] I3=FETCH_Instr_misaligned_jump_target_a0_SB_LUT4_I1_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_21_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001100001111
.gate SB_LUT4 I0=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_21_I1_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_21_I1_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_21_I1_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=FETCH_Instr_misaligned_jump_target_a0_SB_LUT4_I1_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_21_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001000111110000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[23][10] I1=FETCH_Instr_Regs_value_a0[19][10] I2=FETCH_Instr_raw_a0[20] I3=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_21_I1_SB_LUT4_O_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000101000001100
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[22][10] I1=FETCH_Instr_Regs_value_a0[18][10] I2=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O I3=FETCH_Instr_raw_a0[20] O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_21_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[17][10] I1=FETCH_Instr_Regs_value_a0[16][10] I2=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O I3=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_21_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_21_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111001100000101
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[21][10] I1=FETCH_Instr_Regs_value_a0[20][10] I2=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O I3=FETCH_Instr_raw_a0[20] O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_21_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0011111101010000
.gate SB_LUT4 I0=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_CARRY_CI_CO I1=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_22_I1 I2=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_I2 I3=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_22_I3 O=FETCH_Instr_st_reg_value_a0[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000000001011
.gate SB_LUT4 I0=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_22_I1_SB_LUT4_O_I0 I1=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_22_I1_SB_LUT4_O_I1 I2=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_22_I1_SB_LUT4_O_I2 I3=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_22_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0100010011110000
.gate SB_LUT4 I0=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_22_I1_SB_LUT4_O_I0_SB_LUT4_O_I0 I1=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_22_I1_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O I3=FETCH_Instr_misaligned_jump_target_a0_SB_LUT4_I1_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_22_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000001100000101
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a0[25][26] I2=FETCH_Instr_Regs_value_a0[24][26] I3=FETCH_Instr_raw_a0[20] O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_22_I1_SB_LUT4_O_I0_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a0[27][26] I2=FETCH_Instr_Regs_value_a0[26][26] I3=FETCH_Instr_raw_a0[20] O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_22_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_22_I1_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=FETCH_Instr_Regs_value_a0[30][26] I2=FETCH_Instr_misaligned_jump_target_a0_SB_LUT4_I1_O I3=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_22_I1_SB_LUT4_O_I1_SB_LUT4_O_I3 O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_22_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0011010111111111
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[29][26] I1=FETCH_Instr_Regs_value_a0[28][26] I2=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_O I3=FETCH_Instr_raw_a0[20] O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_22_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100111110100000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[19][26] I1=FETCH_Instr_Regs_value_a0[23][26] I2=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_O I3=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_22_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111110000001010
.gate SB_LUT4 I0=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=FETCH_Instr_misaligned_jump_target_a0_SB_LUT4_I1_O I3=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_22_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111110000001010
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a0[17][26] I2=FETCH_Instr_Regs_value_a0[21][26] I3=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a0[16][26] I2=FETCH_Instr_Regs_value_a0[20][26] I3=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_22_I1_SB_LUT4_O_I1_SB_LUT4_O_I3 I1=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=FETCH_Instr_misaligned_jump_target_a0_SB_LUT4_I1_O I3=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_22_I1_SB_LUT4_O_I1_SB_LUT4_O_I0 O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100111101010000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a0[22][26] I2=FETCH_Instr_Regs_value_a0[18][26] I3=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001100001111
.gate SB_LUT4 I0=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_22_I3_SB_LUT4_O_I0 I1=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_22_I3_SB_LUT4_O_I1 I2=FETCH_Instr_misaligned_jump_target_a0_SB_LUT4_I1_O I3=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_CARRY_CI_CO O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_22_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_22_I3_SB_LUT4_O_I0_SB_LUT4_O_I0 I1=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_22_I3_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_22_I3_SB_LUT4_O_I0_SB_LUT4_O_I2 I3=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_22_I3_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1110111000001111
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[11][26] I1=FETCH_Instr_Regs_value_a0[15][26] I2=FETCH_Instr_raw_a0[20] I3=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_22_I3_SB_LUT4_O_I0_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000001100000101
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[10][26] I1=FETCH_Instr_Regs_value_a0[14][26] I2=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O I3=FETCH_Instr_raw_a0[20] O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_22_I3_SB_LUT4_O_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[3][26] I1=FETCH_Instr_Regs_value_a0[2][26] I2=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O I3=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_22_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3 O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_22_I3_SB_LUT4_O_I0_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111110000001010
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[7][26] I1=FETCH_Instr_Regs_value_a0[6][26] I2=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O I3=FETCH_Instr_raw_a0[20] O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_22_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100111110100000
.gate SB_LUT4 I0=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_22_I3_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_22_I3_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_22_I3_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_22_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1110111000001111
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[8][26] I1=FETCH_Instr_Regs_value_a0[12][26] I2=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O I3=FETCH_Instr_raw_a0[20] O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_22_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[9][26] I1=FETCH_Instr_Regs_value_a0[13][26] I2=FETCH_Instr_raw_a0[20] I3=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_22_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000001100000101
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[1][26] I1=FETCH_Instr_Regs_value_a0[0][26] I2=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O I3=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_22_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_22_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111110000001010
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[5][26] I1=FETCH_Instr_Regs_value_a0[4][26] I2=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O I3=FETCH_Instr_raw_a0[20] O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_22_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100111110100000
.gate SB_LUT4 I0=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_CARRY_CI_CO I1=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_23_I1 I2=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_I2 I3=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_23_I3 O=FETCH_Instr_st_reg_value_a0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000000001101
.gate SB_LUT4 I0=$false I1=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_23_I1_SB_LUT4_O_I1 I2=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_23_I1_SB_LUT4_O_I2 I3=FETCH_Instr_misaligned_jump_target_a0_SB_LUT4_I1_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_23_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_23_I1_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_23_I1_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_23_I1_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_23_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111000000010001
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[1][0] I1=FETCH_Instr_Regs_value_a0[5][0] I2=FETCH_Instr_raw_a0[20] I3=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_23_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000001100000101
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[0][0] I1=FETCH_Instr_Regs_value_a0[4][0] I2=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O I3=FETCH_Instr_raw_a0[20] O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_23_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[9][0] I1=FETCH_Instr_Regs_value_a0[8][0] I2=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O I3=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_23_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_23_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111110000001010
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[13][0] I1=FETCH_Instr_Regs_value_a0[12][0] I2=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O I3=FETCH_Instr_raw_a0[20] O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_23_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100111110100000
.gate SB_LUT4 I0=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_23_I1_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_23_I1_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_23_I1_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_23_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111000000010001
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[2][0] I1=FETCH_Instr_Regs_value_a0[6][0] I2=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O I3=FETCH_Instr_raw_a0[20] O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_23_I1_SB_LUT4_O_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[3][0] I1=FETCH_Instr_Regs_value_a0[7][0] I2=FETCH_Instr_raw_a0[20] I3=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_23_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000001100000101
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[11][0] I1=FETCH_Instr_Regs_value_a0[10][0] I2=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O I3=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_23_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_23_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111110000001010
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[15][0] I1=FETCH_Instr_Regs_value_a0[14][0] I2=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O I3=FETCH_Instr_raw_a0[20] O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_23_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100111110100000
.gate SB_LUT4 I0=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_23_I3_SB_LUT4_O_I0 I1=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_23_I3_SB_LUT4_O_I1 I2=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_CARRY_CI_CO I3=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_23_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_23_I3_SB_LUT4_O_I0_SB_LUT4_O_I0 I1=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_23_I3_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_23_I3_SB_LUT4_O_I0_SB_LUT4_O_I2 I3=FETCH_Instr_misaligned_jump_target_a0_SB_LUT4_I1_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_23_I3_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111000000010001
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[16][0] I1=FETCH_Instr_Regs_value_a0[20][0] I2=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O I3=FETCH_Instr_raw_a0[20] O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_23_I3_SB_LUT4_O_I0_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[17][0] I1=FETCH_Instr_Regs_value_a0[21][0] I2=FETCH_Instr_raw_a0[20] I3=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_23_I3_SB_LUT4_O_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[19][0] I1=FETCH_Instr_Regs_value_a0[18][0] I2=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O I3=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_23_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3 O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_23_I3_SB_LUT4_O_I0_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111001100000101
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[23][0] I1=FETCH_Instr_Regs_value_a0[22][0] I2=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O I3=FETCH_Instr_raw_a0[20] O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_23_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0011111101010000
.gate SB_LUT4 I0=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_23_I3_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_23_I3_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_23_I3_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_23_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111000000010001
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[27][0] I1=FETCH_Instr_Regs_value_a0[26][0] I2=FETCH_Instr_raw_a0[20] I3=FETCH_Instr_misaligned_jump_target_a0_SB_LUT4_I1_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_23_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[25][0] I1=FETCH_Instr_Regs_value_a0[24][0] I2=FETCH_Instr_misaligned_jump_target_a0_SB_LUT4_I1_O I3=FETCH_Instr_raw_a0[20] O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_23_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a0[30][0] I2=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_23_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=FETCH_Instr_misaligned_jump_target_a0_SB_LUT4_I1_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_23_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001111110000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a0[29][0] I2=FETCH_Instr_Regs_value_a0[28][0] I3=FETCH_Instr_raw_a0[20] O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_23_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_24_I0 I1=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_24_I1 I2=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_I2 I3=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_CARRY_CI_CO O=FETCH_Instr_st_reg_value_a0[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000101000001100
.gate SB_LUT4 I0=$false I1=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_24_I0_SB_LUT4_O_I1 I2=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_24_I0_SB_LUT4_O_I2 I3=FETCH_Instr_misaligned_jump_target_a0_SB_LUT4_I1_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_24_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_24_I0_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_24_I0_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_24_I0_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_24_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111000000010001
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[1][9] I1=FETCH_Instr_Regs_value_a0[5][9] I2=FETCH_Instr_raw_a0[20] I3=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_24_I0_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000001100000101
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[0][9] I1=FETCH_Instr_Regs_value_a0[4][9] I2=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O I3=FETCH_Instr_raw_a0[20] O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_24_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[9][9] I1=FETCH_Instr_Regs_value_a0[8][9] I2=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O I3=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_24_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_24_I0_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111110000001010
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[13][9] I1=FETCH_Instr_Regs_value_a0[12][9] I2=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O I3=FETCH_Instr_raw_a0[20] O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_24_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100111110100000
.gate SB_LUT4 I0=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_24_I0_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_24_I0_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_24_I0_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_24_I0_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111000000010001
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[2][9] I1=FETCH_Instr_Regs_value_a0[6][9] I2=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O I3=FETCH_Instr_raw_a0[20] O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_24_I0_SB_LUT4_O_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[7][9] I1=FETCH_Instr_Regs_value_a0[3][9] I2=FETCH_Instr_raw_a0[20] I3=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_24_I0_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000010100000011
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[11][9] I1=FETCH_Instr_Regs_value_a0[10][9] I2=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O I3=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_24_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_24_I0_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111110000001010
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[15][9] I1=FETCH_Instr_Regs_value_a0[14][9] I2=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O I3=FETCH_Instr_raw_a0[20] O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_24_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100111110100000
.gate SB_LUT4 I0=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_O I1=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_24_I1_SB_LUT4_O_I1 I2=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_24_I1_SB_LUT4_O_I2 I3=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_24_I1_SB_LUT4_O_I3 O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_24_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000011111110
.gate SB_LUT4 I0=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=FETCH_Instr_misaligned_jump_target_a0_SB_LUT4_I1_O I3=FETCH_Instr_raw_a0[20] O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_24_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a0[17][9] I2=FETCH_Instr_Regs_value_a0[21][9] I3=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a0[16][9] I2=FETCH_Instr_Regs_value_a0[20][9] I3=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_24_I1_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_24_I1_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=FETCH_Instr_raw_a0[20] I3=FETCH_Instr_misaligned_jump_target_a0_SB_LUT4_I1_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_24_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a0[23][9] I2=FETCH_Instr_Regs_value_a0[19][9] I3=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_24_I1_SB_LUT4_O_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a0[22][9] I2=FETCH_Instr_Regs_value_a0[18][9] I3=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_24_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_24_I1_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_24_I1_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O I3=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_24_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100101100000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[25][9] I1=FETCH_Instr_Regs_value_a0[24][9] I2=FETCH_Instr_misaligned_jump_target_a0_SB_LUT4_I1_O I3=FETCH_Instr_raw_a0[20] O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_24_I1_SB_LUT4_O_I3_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000001100000101
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[30][9] I1=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_24_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=FETCH_Instr_misaligned_jump_target_a0_SB_LUT4_I1_O I3=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_24_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0101001100111111
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[27][9] I1=FETCH_Instr_Regs_value_a0[26][9] I2=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O I3=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_24_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3 O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_24_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111001100000101
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[29][9] I1=FETCH_Instr_Regs_value_a0[28][9] I2=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O I3=FETCH_Instr_raw_a0[20] O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_24_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100111110100000
.gate SB_LUT4 I0=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_25_I0 I1=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_25_I1 I2=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_I2 I3=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_CARRY_CI_CO O=FETCH_Instr_st_reg_value_a0[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000101000000011
.gate SB_LUT4 I0=$false I1=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_25_I0_SB_LUT4_O_I1 I2=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_25_I0_SB_LUT4_O_I2 I3=FETCH_Instr_misaligned_jump_target_a0_SB_LUT4_I1_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_25_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_25_I0_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_25_I0_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_25_I0_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_25_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111000000010001
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[1][7] I1=FETCH_Instr_Regs_value_a0[5][7] I2=FETCH_Instr_raw_a0[20] I3=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_25_I0_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000001100000101
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[0][7] I1=FETCH_Instr_Regs_value_a0[4][7] I2=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O I3=FETCH_Instr_raw_a0[20] O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_25_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[9][7] I1=FETCH_Instr_Regs_value_a0[8][7] I2=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O I3=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_25_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_25_I0_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111110000001010
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[13][7] I1=FETCH_Instr_Regs_value_a0[12][7] I2=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O I3=FETCH_Instr_raw_a0[20] O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_25_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100111110100000
.gate SB_LUT4 I0=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_25_I0_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_25_I0_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_25_I0_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_25_I0_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111000000010001
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[7][7] I1=FETCH_Instr_Regs_value_a0[3][7] I2=FETCH_Instr_raw_a0[20] I3=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_25_I0_SB_LUT4_O_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000010100000011
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[2][7] I1=FETCH_Instr_Regs_value_a0[6][7] I2=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O I3=FETCH_Instr_raw_a0[20] O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_25_I0_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[11][7] I1=FETCH_Instr_Regs_value_a0[10][7] I2=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O I3=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_25_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_25_I0_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111110000001010
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[15][7] I1=FETCH_Instr_Regs_value_a0[14][7] I2=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O I3=FETCH_Instr_raw_a0[20] O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_25_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100111110100000
.gate SB_LUT4 I0=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_25_I1_SB_LUT4_O_I0 I1=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_25_I1_SB_LUT4_O_I1 I2=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_25_I1_SB_LUT4_O_I2 I3=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_25_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111000011101110
.gate SB_LUT4 I0=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_25_I1_SB_LUT4_O_I0_SB_LUT4_O_I0 I1=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_25_I1_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=FETCH_Instr_misaligned_jump_target_a0_SB_LUT4_I1_O I3=FETCH_Instr_raw_a0[20] O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_25_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000001100000101
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a0[17][7] I2=FETCH_Instr_Regs_value_a0[21][7] I3=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_25_I1_SB_LUT4_O_I0_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a0[16][7] I2=FETCH_Instr_Regs_value_a0[20][7] I3=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_25_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_25_I1_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_25_I1_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=FETCH_Instr_raw_a0[20] I3=FETCH_Instr_misaligned_jump_target_a0_SB_LUT4_I1_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_25_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a0[23][7] I2=FETCH_Instr_Regs_value_a0[19][7] I3=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_25_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a0[22][7] I2=FETCH_Instr_Regs_value_a0[18][7] I3=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_25_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_25_I1_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_25_I1_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_25_I1_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_25_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111000000010001
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[25][7] I1=FETCH_Instr_Regs_value_a0[24][7] I2=FETCH_Instr_misaligned_jump_target_a0_SB_LUT4_I1_O I3=FETCH_Instr_raw_a0[20] O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_25_I1_SB_LUT4_O_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[27][7] I1=FETCH_Instr_Regs_value_a0[26][7] I2=FETCH_Instr_raw_a0[20] I3=FETCH_Instr_misaligned_jump_target_a0_SB_LUT4_I1_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_25_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a0[30][7] I2=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_25_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=FETCH_Instr_misaligned_jump_target_a0_SB_LUT4_I1_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_25_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001111110000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a0[29][7] I2=FETCH_Instr_Regs_value_a0[28][7] I3=FETCH_Instr_raw_a0[20] O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_25_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_CARRY_CI_CO I1=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_26_I1 I2=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_I2 I3=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_26_I3 O=FETCH_Instr_st_reg_value_a0[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000000001011
.gate SB_LUT4 I0=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_26_I1_SB_LUT4_O_I0 I1=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_26_I1_SB_LUT4_O_I1 I2=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_26_I1_SB_LUT4_O_I2 I3=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_26_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0100010011110000
.gate SB_LUT4 I0=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_26_I1_SB_LUT4_O_I0_SB_LUT4_O_I0 I1=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_26_I1_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O I3=FETCH_Instr_misaligned_jump_target_a0_SB_LUT4_I1_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_26_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000001100000101
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a0[25][16] I2=FETCH_Instr_Regs_value_a0[24][16] I3=FETCH_Instr_raw_a0[20] O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_26_I1_SB_LUT4_O_I0_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a0[27][16] I2=FETCH_Instr_Regs_value_a0[26][16] I3=FETCH_Instr_raw_a0[20] O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_26_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_26_I1_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=FETCH_Instr_Regs_value_a0[30][16] I2=FETCH_Instr_misaligned_jump_target_a0_SB_LUT4_I1_O I3=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_26_I1_SB_LUT4_O_I1_SB_LUT4_O_I3 O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_26_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0011010111111111
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[29][16] I1=FETCH_Instr_Regs_value_a0[28][16] I2=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_O I3=FETCH_Instr_raw_a0[20] O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_26_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100111110100000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[19][16] I1=FETCH_Instr_Regs_value_a0[23][16] I2=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_O I3=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_26_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111110000001010
.gate SB_LUT4 I0=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_26_I1_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_26_I1_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=FETCH_Instr_misaligned_jump_target_a0_SB_LUT4_I1_O I3=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_26_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_26_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111110000001010
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a0[17][16] I2=FETCH_Instr_Regs_value_a0[21][16] I3=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_26_I1_SB_LUT4_O_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a0[16][16] I2=FETCH_Instr_Regs_value_a0[20][16] I3=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_26_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_26_I1_SB_LUT4_O_I1_SB_LUT4_O_I3 I1=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_26_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=FETCH_Instr_misaligned_jump_target_a0_SB_LUT4_I1_O I3=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_26_I1_SB_LUT4_O_I1_SB_LUT4_O_I0 O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_26_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100111101010000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a0[22][16] I2=FETCH_Instr_Regs_value_a0[18][16] I3=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_26_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001100001111
.gate SB_LUT4 I0=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_26_I3_SB_LUT4_O_I0 I1=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_26_I3_SB_LUT4_O_I1 I2=FETCH_Instr_misaligned_jump_target_a0_SB_LUT4_I1_O I3=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_26_I3_SB_LUT4_O_I3 O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_26_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111000100000000
.gate SB_LUT4 I0=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_26_I3_SB_LUT4_O_I0_SB_LUT4_O_I0 I1=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_26_I3_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=FETCH_Instr_raw_a0[20] I3=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_26_I3_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a0[9][16] I2=FETCH_Instr_Regs_value_a0[13][16] I3=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_26_I3_SB_LUT4_O_I0_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a0[8][16] I2=FETCH_Instr_Regs_value_a0[12][16] I3=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_26_I3_SB_LUT4_O_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_26_I3_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_26_I3_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_O I3=FETCH_Instr_raw_a0[20] O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_26_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000001100000101
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a0[1][16] I2=FETCH_Instr_Regs_value_a0[5][16] I3=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_26_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a0[0][16] I2=FETCH_Instr_Regs_value_a0[4][16] I3=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_26_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_26_I3_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_26_I3_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=FETCH_Instr_misaligned_jump_target_a0_SB_LUT4_I1_O I3=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_CARRY_CI_CO O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_26_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001111100000000
.gate SB_LUT4 I0=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_26_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0 I1=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_26_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=FETCH_Instr_raw_a0[20] I3=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_26_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a0[11][16] I2=FETCH_Instr_Regs_value_a0[15][16] I3=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_26_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a0[10][16] I2=FETCH_Instr_Regs_value_a0[14][16] I3=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_26_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_26_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_26_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_O I3=FETCH_Instr_raw_a0[20] O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_26_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000001100000101
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a0[7][16] I2=FETCH_Instr_Regs_value_a0[3][16] I3=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_26_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001100001111
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a0[2][16] I2=FETCH_Instr_Regs_value_a0[6][16] I3=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_26_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_27_I0 I1=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_27_I1 I2=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_I2 I3=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_CARRY_CI_CO O=FETCH_Instr_st_reg_value_a0[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000101000000011
.gate SB_LUT4 I0=$false I1=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_27_I0_SB_LUT4_O_I1 I2=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_27_I0_SB_LUT4_O_I2 I3=FETCH_Instr_misaligned_jump_target_a0_SB_LUT4_I1_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_27_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_27_I0_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_27_I0_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_27_I0_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_27_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111000000010001
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[1][11] I1=FETCH_Instr_Regs_value_a0[5][11] I2=FETCH_Instr_raw_a0[20] I3=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_27_I0_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000001100000101
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[0][11] I1=FETCH_Instr_Regs_value_a0[4][11] I2=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O I3=FETCH_Instr_raw_a0[20] O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_27_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[9][11] I1=FETCH_Instr_Regs_value_a0[8][11] I2=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O I3=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_27_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_27_I0_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111110000001010
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[13][11] I1=FETCH_Instr_Regs_value_a0[12][11] I2=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O I3=FETCH_Instr_raw_a0[20] O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_27_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100111110100000
.gate SB_LUT4 I0=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_27_I0_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_27_I0_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_27_I0_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_27_I0_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111000000010001
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[7][11] I1=FETCH_Instr_Regs_value_a0[3][11] I2=FETCH_Instr_raw_a0[20] I3=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_27_I0_SB_LUT4_O_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000010100000011
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[2][11] I1=FETCH_Instr_Regs_value_a0[6][11] I2=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O I3=FETCH_Instr_raw_a0[20] O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_27_I0_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[11][11] I1=FETCH_Instr_Regs_value_a0[10][11] I2=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O I3=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_27_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_27_I0_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111110000001010
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[15][11] I1=FETCH_Instr_Regs_value_a0[14][11] I2=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O I3=FETCH_Instr_raw_a0[20] O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_27_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100111110100000
.gate SB_LUT4 I0=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_27_I1_SB_LUT4_O_I0 I1=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_27_I1_SB_LUT4_O_I1 I2=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_27_I1_SB_LUT4_O_I2 I3=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_27_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111000000010001
.gate SB_LUT4 I0=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_27_I1_SB_LUT4_O_I0_SB_LUT4_O_I0 I1=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_27_I1_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=FETCH_Instr_raw_a0[20] I3=FETCH_Instr_misaligned_jump_target_a0_SB_LUT4_I1_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_27_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a0[23][11] I2=FETCH_Instr_Regs_value_a0[19][11] I3=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_27_I1_SB_LUT4_O_I0_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a0[22][11] I2=FETCH_Instr_Regs_value_a0[18][11] I3=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_27_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_27_I1_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_27_I1_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=FETCH_Instr_misaligned_jump_target_a0_SB_LUT4_I1_O I3=FETCH_Instr_raw_a0[20] O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_27_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a0[17][11] I2=FETCH_Instr_Regs_value_a0[21][11] I3=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_27_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a0[16][11] I2=FETCH_Instr_Regs_value_a0[20][11] I3=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_27_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_27_I1_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_27_I1_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_27_I1_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_27_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111000000010001
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[25][11] I1=FETCH_Instr_Regs_value_a0[24][11] I2=FETCH_Instr_misaligned_jump_target_a0_SB_LUT4_I1_O I3=FETCH_Instr_raw_a0[20] O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_27_I1_SB_LUT4_O_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[27][11] I1=FETCH_Instr_Regs_value_a0[26][11] I2=FETCH_Instr_raw_a0[20] I3=FETCH_Instr_misaligned_jump_target_a0_SB_LUT4_I1_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_27_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a0[30][11] I2=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_27_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=FETCH_Instr_misaligned_jump_target_a0_SB_LUT4_I1_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_27_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001111110000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a0[29][11] I2=FETCH_Instr_Regs_value_a0[28][11] I3=FETCH_Instr_raw_a0[20] O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_27_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_28_I0 I1=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_28_I1 I2=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_I2 I3=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_CARRY_CI_CO O=FETCH_Instr_st_reg_value_a0[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000101000000011
.gate SB_LUT4 I0=$false I1=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_28_I0_SB_LUT4_O_I1 I2=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_28_I0_SB_LUT4_O_I2 I3=FETCH_Instr_misaligned_jump_target_a0_SB_LUT4_I1_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_28_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_28_I0_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_28_I0_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_28_I0_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_28_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111000000010001
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[0][8] I1=FETCH_Instr_Regs_value_a0[4][8] I2=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O I3=FETCH_Instr_raw_a0[20] O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_28_I0_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[1][8] I1=FETCH_Instr_Regs_value_a0[5][8] I2=FETCH_Instr_raw_a0[20] I3=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_28_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000001100000101
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[9][8] I1=FETCH_Instr_Regs_value_a0[8][8] I2=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O I3=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_28_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_28_I0_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111110000001010
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[13][8] I1=FETCH_Instr_Regs_value_a0[12][8] I2=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O I3=FETCH_Instr_raw_a0[20] O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_28_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100111110100000
.gate SB_LUT4 I0=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_28_I0_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_28_I0_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_28_I0_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_28_I0_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111000000010001
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[7][8] I1=FETCH_Instr_Regs_value_a0[3][8] I2=FETCH_Instr_raw_a0[20] I3=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_28_I0_SB_LUT4_O_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000010100000011
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[2][8] I1=FETCH_Instr_Regs_value_a0[6][8] I2=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O I3=FETCH_Instr_raw_a0[20] O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_28_I0_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[11][8] I1=FETCH_Instr_Regs_value_a0[10][8] I2=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O I3=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_28_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_28_I0_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111110000001010
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[15][8] I1=FETCH_Instr_Regs_value_a0[14][8] I2=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O I3=FETCH_Instr_raw_a0[20] O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_28_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100111110100000
.gate SB_LUT4 I0=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_28_I1_SB_LUT4_O_I0 I1=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_28_I1_SB_LUT4_O_I1 I2=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_28_I1_SB_LUT4_O_I2 I3=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_28_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111000011101110
.gate SB_LUT4 I0=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_28_I1_SB_LUT4_O_I0_SB_LUT4_O_I0 I1=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_28_I1_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=FETCH_Instr_misaligned_jump_target_a0_SB_LUT4_I1_O I3=FETCH_Instr_raw_a0[20] O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_28_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000001100000101
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a0[17][8] I2=FETCH_Instr_Regs_value_a0[21][8] I3=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_28_I1_SB_LUT4_O_I0_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a0[16][8] I2=FETCH_Instr_Regs_value_a0[20][8] I3=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_28_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_28_I1_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_28_I1_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=FETCH_Instr_raw_a0[20] I3=FETCH_Instr_misaligned_jump_target_a0_SB_LUT4_I1_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_28_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a0[23][8] I2=FETCH_Instr_Regs_value_a0[19][8] I3=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_28_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a0[22][8] I2=FETCH_Instr_Regs_value_a0[18][8] I3=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_28_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_28_I1_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_28_I1_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_28_I1_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_28_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111000000010001
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[25][8] I1=FETCH_Instr_Regs_value_a0[24][8] I2=FETCH_Instr_misaligned_jump_target_a0_SB_LUT4_I1_O I3=FETCH_Instr_raw_a0[20] O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_28_I1_SB_LUT4_O_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[27][8] I1=FETCH_Instr_Regs_value_a0[26][8] I2=FETCH_Instr_raw_a0[20] I3=FETCH_Instr_misaligned_jump_target_a0_SB_LUT4_I1_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_28_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a0[30][8] I2=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_28_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=FETCH_Instr_misaligned_jump_target_a0_SB_LUT4_I1_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_28_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001111110000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a0[29][8] I2=FETCH_Instr_Regs_value_a0[28][8] I3=FETCH_Instr_raw_a0[20] O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_28_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_29_I0 I1=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_29_I1 I2=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_I2 I3=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_CARRY_CI_CO O=FETCH_Instr_st_reg_value_a0[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000101000000011
.gate SB_LUT4 I0=$false I1=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_29_I0_SB_LUT4_O_I1 I2=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_29_I0_SB_LUT4_O_I2 I3=FETCH_Instr_misaligned_jump_target_a0_SB_LUT4_I1_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_29_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_29_I0_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_29_I0_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_29_I0_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_29_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111000000010001
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[1][18] I1=FETCH_Instr_Regs_value_a0[5][18] I2=FETCH_Instr_raw_a0[20] I3=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_29_I0_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000001100000101
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[0][18] I1=FETCH_Instr_Regs_value_a0[4][18] I2=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O I3=FETCH_Instr_raw_a0[20] O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_29_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[9][18] I1=FETCH_Instr_Regs_value_a0[8][18] I2=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O I3=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_29_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_29_I0_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111110000001010
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[13][18] I1=FETCH_Instr_Regs_value_a0[12][18] I2=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O I3=FETCH_Instr_raw_a0[20] O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_29_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100111110100000
.gate SB_LUT4 I0=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_29_I0_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_29_I0_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_29_I0_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_29_I0_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111000000010001
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[7][18] I1=FETCH_Instr_Regs_value_a0[3][18] I2=FETCH_Instr_raw_a0[20] I3=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_29_I0_SB_LUT4_O_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000010100000011
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[2][18] I1=FETCH_Instr_Regs_value_a0[6][18] I2=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O I3=FETCH_Instr_raw_a0[20] O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_29_I0_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[11][18] I1=FETCH_Instr_Regs_value_a0[10][18] I2=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O I3=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_29_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_29_I0_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111110000001010
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[15][18] I1=FETCH_Instr_Regs_value_a0[14][18] I2=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O I3=FETCH_Instr_raw_a0[20] O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_29_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100111110100000
.gate SB_LUT4 I0=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_29_I1_SB_LUT4_O_I0 I1=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_29_I1_SB_LUT4_O_I1 I2=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_29_I1_SB_LUT4_O_I2 I3=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_29_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111000000010001
.gate SB_LUT4 I0=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_29_I1_SB_LUT4_O_I0_SB_LUT4_O_I0 I1=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_29_I1_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=FETCH_Instr_raw_a0[20] I3=FETCH_Instr_misaligned_jump_target_a0_SB_LUT4_I1_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_29_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a0[23][18] I2=FETCH_Instr_Regs_value_a0[19][18] I3=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_29_I1_SB_LUT4_O_I0_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a0[22][18] I2=FETCH_Instr_Regs_value_a0[18][18] I3=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_29_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_29_I1_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_29_I1_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=FETCH_Instr_misaligned_jump_target_a0_SB_LUT4_I1_O I3=FETCH_Instr_raw_a0[20] O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_29_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a0[17][18] I2=FETCH_Instr_Regs_value_a0[21][18] I3=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_29_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a0[16][18] I2=FETCH_Instr_Regs_value_a0[20][18] I3=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_29_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_29_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111000000010001
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[25][18] I1=FETCH_Instr_Regs_value_a0[24][18] I2=FETCH_Instr_misaligned_jump_target_a0_SB_LUT4_I1_O I3=FETCH_Instr_raw_a0[20] O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[27][18] I1=FETCH_Instr_Regs_value_a0[26][18] I2=FETCH_Instr_raw_a0[20] I3=FETCH_Instr_misaligned_jump_target_a0_SB_LUT4_I1_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a0[30][18] I2=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=FETCH_Instr_misaligned_jump_target_a0_SB_LUT4_I1_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001111110000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a0[29][18] I2=FETCH_Instr_Regs_value_a0[28][18] I3=FETCH_Instr_raw_a0[20] O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_2_I2_SB_LUT4_O_I0 I1=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_2_I2_SB_LUT4_O_I1 I2=FETCH_Instr_misaligned_jump_target_a0_SB_LUT4_I1_O I3=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_CARRY_CI_CO O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_2_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_2_I2_SB_LUT4_O_I0_SB_LUT4_O_I0 I1=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_2_I2_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_2_I2_SB_LUT4_O_I0_SB_LUT4_O_I2 I3=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_2_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111000000010001
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[1][28] I1=FETCH_Instr_Regs_value_a0[5][28] I2=FETCH_Instr_raw_a0[20] I3=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_2_I2_SB_LUT4_O_I0_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000001100000101
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[0][28] I1=FETCH_Instr_Regs_value_a0[4][28] I2=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O I3=FETCH_Instr_raw_a0[20] O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_2_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[9][28] I1=FETCH_Instr_Regs_value_a0[8][28] I2=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O I3=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_2_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3 O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_2_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111110000001010
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[13][28] I1=FETCH_Instr_Regs_value_a0[12][28] I2=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O I3=FETCH_Instr_raw_a0[20] O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_2_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100111110100000
.gate SB_LUT4 I0=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_2_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111000000010001
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[7][28] I1=FETCH_Instr_Regs_value_a0[3][28] I2=FETCH_Instr_raw_a0[20] I3=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000010100000011
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[2][28] I1=FETCH_Instr_Regs_value_a0[6][28] I2=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O I3=FETCH_Instr_raw_a0[20] O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[11][28] I1=FETCH_Instr_Regs_value_a0[10][28] I2=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O I3=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111110000001010
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[15][28] I1=FETCH_Instr_Regs_value_a0[14][28] I2=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O I3=FETCH_Instr_raw_a0[20] O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100111110100000
.gate SB_LUT4 I0=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_2_I3_SB_LUT4_O_I0 I1=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_2_I3_SB_LUT4_O_I1 I2=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_CARRY_CI_CO I3=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_2_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111001111110101
.gate SB_LUT4 I0=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_LUT4_O_I0 I1=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=FETCH_Instr_misaligned_jump_target_a0_SB_LUT4_I1_O I3=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_LUT4_O_I3 O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_2_I3_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111111100010000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[23][28] I1=FETCH_Instr_Regs_value_a0[19][28] I2=FETCH_Instr_raw_a0[20] I3=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000101000001100
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[22][28] I1=FETCH_Instr_Regs_value_a0[18][28] I2=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O I3=FETCH_Instr_raw_a0[20] O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=FETCH_Instr_misaligned_jump_target_a0_SB_LUT4_I1_O I3=FETCH_Instr_raw_a0[20] O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000001100000101
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a0[17][28] I2=FETCH_Instr_Regs_value_a0[21][28] I3=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a0[16][28] I2=FETCH_Instr_Regs_value_a0[20][28] I3=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_2_I3_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_2_I3_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_2_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110000001111
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a0[30][28] I2=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_2_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=FETCH_Instr_misaligned_jump_target_a0_SB_LUT4_I1_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_2_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001111110000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a0[29][28] I2=FETCH_Instr_Regs_value_a0[28][28] I3=FETCH_Instr_raw_a0[20] O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_2_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[25][28] I1=FETCH_Instr_Regs_value_a0[24][28] I2=FETCH_Instr_misaligned_jump_target_a0_SB_LUT4_I1_O I3=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_2_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_2_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111110000001010
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[27][28] I1=FETCH_Instr_Regs_value_a0[26][28] I2=FETCH_Instr_misaligned_jump_target_a0_SB_LUT4_I1_O I3=FETCH_Instr_raw_a0[20] O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_2_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100111110100000
.gate SB_LUT4 I0=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_CARRY_CI_CO I1=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_3_I1 I2=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_I2 I3=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_3_I3 O=FETCH_Instr_st_reg_value_a0[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000000001011
.gate SB_LUT4 I0=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_30_I0 I1=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_30_I1 I2=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_I2 I3=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_CARRY_CI_CO O=FETCH_Instr_st_reg_value_a0[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000101000000011
.gate SB_LUT4 I0=$false I1=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_30_I0_SB_LUT4_O_I1 I2=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_30_I0_SB_LUT4_O_I2 I3=FETCH_Instr_misaligned_jump_target_a0_SB_LUT4_I1_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_30_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_30_I0_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_30_I0_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_30_I0_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_30_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111000000010001
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[1][6] I1=FETCH_Instr_Regs_value_a0[5][6] I2=FETCH_Instr_raw_a0[20] I3=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_30_I0_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000001100000101
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[0][6] I1=FETCH_Instr_Regs_value_a0[4][6] I2=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O I3=FETCH_Instr_raw_a0[20] O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_30_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[9][6] I1=FETCH_Instr_Regs_value_a0[8][6] I2=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O I3=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_30_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_30_I0_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111110000001010
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[13][6] I1=FETCH_Instr_Regs_value_a0[12][6] I2=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O I3=FETCH_Instr_raw_a0[20] O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_30_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100111110100000
.gate SB_LUT4 I0=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_30_I0_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_30_I0_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_30_I0_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_30_I0_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111000000010001
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[7][6] I1=FETCH_Instr_Regs_value_a0[3][6] I2=FETCH_Instr_raw_a0[20] I3=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_30_I0_SB_LUT4_O_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000010100000011
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[2][6] I1=FETCH_Instr_Regs_value_a0[6][6] I2=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O I3=FETCH_Instr_raw_a0[20] O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_30_I0_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[11][6] I1=FETCH_Instr_Regs_value_a0[10][6] I2=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O I3=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_30_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_30_I0_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111110000001010
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[15][6] I1=FETCH_Instr_Regs_value_a0[14][6] I2=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O I3=FETCH_Instr_raw_a0[20] O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_30_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100111110100000
.gate SB_LUT4 I0=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_30_I1_SB_LUT4_O_I0 I1=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_30_I1_SB_LUT4_O_I1 I2=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_30_I1_SB_LUT4_O_I2 I3=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_30_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111000011101110
.gate SB_LUT4 I0=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_30_I1_SB_LUT4_O_I0_SB_LUT4_O_I0 I1=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_30_I1_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=FETCH_Instr_misaligned_jump_target_a0_SB_LUT4_I1_O I3=FETCH_Instr_raw_a0[20] O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_30_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000001100000101
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a0[17][6] I2=FETCH_Instr_Regs_value_a0[21][6] I3=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_30_I1_SB_LUT4_O_I0_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a0[16][6] I2=FETCH_Instr_Regs_value_a0[20][6] I3=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_30_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_30_I1_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_30_I1_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=FETCH_Instr_raw_a0[20] I3=FETCH_Instr_misaligned_jump_target_a0_SB_LUT4_I1_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_30_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a0[23][6] I2=FETCH_Instr_Regs_value_a0[19][6] I3=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_30_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a0[22][6] I2=FETCH_Instr_Regs_value_a0[18][6] I3=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_30_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_30_I1_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_30_I1_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_30_I1_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_30_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111000000010001
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[25][6] I1=FETCH_Instr_Regs_value_a0[24][6] I2=FETCH_Instr_misaligned_jump_target_a0_SB_LUT4_I1_O I3=FETCH_Instr_raw_a0[20] O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_30_I1_SB_LUT4_O_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[27][6] I1=FETCH_Instr_Regs_value_a0[26][6] I2=FETCH_Instr_raw_a0[20] I3=FETCH_Instr_misaligned_jump_target_a0_SB_LUT4_I1_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_30_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a0[30][6] I2=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_30_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=FETCH_Instr_misaligned_jump_target_a0_SB_LUT4_I1_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_30_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001111110000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a0[29][6] I2=FETCH_Instr_Regs_value_a0[28][6] I3=FETCH_Instr_raw_a0[20] O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_30_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_CARRY_CI_CO I1=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_31_I1 I2=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_I2 I3=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_31_I3 O=FETCH_Instr_st_reg_value_a0[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000000001101
.gate SB_LUT4 I0=$false I1=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_31_I1_SB_LUT4_O_I1 I2=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_31_I1_SB_LUT4_O_I2 I3=FETCH_Instr_misaligned_jump_target_a0_SB_LUT4_I1_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_31_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_31_I1_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_31_I1_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_31_I1_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_31_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111000000010001
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[1][23] I1=FETCH_Instr_Regs_value_a0[5][23] I2=FETCH_Instr_raw_a0[20] I3=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_31_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000001100000101
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[0][23] I1=FETCH_Instr_Regs_value_a0[4][23] I2=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O I3=FETCH_Instr_raw_a0[20] O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_31_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[9][23] I1=FETCH_Instr_Regs_value_a0[8][23] I2=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O I3=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_31_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_31_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111110000001010
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[13][23] I1=FETCH_Instr_Regs_value_a0[12][23] I2=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O I3=FETCH_Instr_raw_a0[20] O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_31_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100111110100000
.gate SB_LUT4 I0=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_31_I1_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_31_I1_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_31_I1_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_31_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111000000010001
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[7][23] I1=FETCH_Instr_Regs_value_a0[3][23] I2=FETCH_Instr_raw_a0[20] I3=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_31_I1_SB_LUT4_O_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000010100000011
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[2][23] I1=FETCH_Instr_Regs_value_a0[6][23] I2=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O I3=FETCH_Instr_raw_a0[20] O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_31_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[11][23] I1=FETCH_Instr_Regs_value_a0[10][23] I2=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O I3=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_31_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_31_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111110000001010
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[15][23] I1=FETCH_Instr_Regs_value_a0[14][23] I2=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O I3=FETCH_Instr_raw_a0[20] O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_31_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100111110100000
.gate SB_LUT4 I0=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_31_I3_SB_LUT4_O_I0 I1=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_31_I3_SB_LUT4_O_I1 I2=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_CARRY_CI_CO I3=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_31_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_31_I3_SB_LUT4_O_I0_SB_LUT4_O_I0 I1=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_31_I3_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_31_I3_SB_LUT4_O_I0_SB_LUT4_O_I2 I3=FETCH_Instr_misaligned_jump_target_a0_SB_LUT4_I1_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_31_I3_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111000000010001
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[16][23] I1=FETCH_Instr_Regs_value_a0[20][23] I2=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O I3=FETCH_Instr_raw_a0[20] O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_31_I3_SB_LUT4_O_I0_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[17][23] I1=FETCH_Instr_Regs_value_a0[21][23] I2=FETCH_Instr_raw_a0[20] I3=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_31_I3_SB_LUT4_O_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[19][23] I1=FETCH_Instr_Regs_value_a0[18][23] I2=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O I3=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_31_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3 O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_31_I3_SB_LUT4_O_I0_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111001100000101
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[23][23] I1=FETCH_Instr_Regs_value_a0[22][23] I2=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O I3=FETCH_Instr_raw_a0[20] O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_31_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0011111101010000
.gate SB_LUT4 I0=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_31_I3_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_31_I3_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_31_I3_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_31_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111000000010001
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[27][23] I1=FETCH_Instr_Regs_value_a0[26][23] I2=FETCH_Instr_raw_a0[20] I3=FETCH_Instr_misaligned_jump_target_a0_SB_LUT4_I1_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_31_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[25][23] I1=FETCH_Instr_Regs_value_a0[24][23] I2=FETCH_Instr_misaligned_jump_target_a0_SB_LUT4_I1_O I3=FETCH_Instr_raw_a0[20] O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_31_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a0[30][23] I2=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_31_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=FETCH_Instr_misaligned_jump_target_a0_SB_LUT4_I1_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_31_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001111110000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a0[29][23] I2=FETCH_Instr_Regs_value_a0[28][23] I3=FETCH_Instr_raw_a0[20] O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_31_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_3_I1_SB_LUT4_O_I0 I1=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_3_I1_SB_LUT4_O_I1 I2=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_3_I1_SB_LUT4_O_I2 I3=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_3_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111000000010001
.gate SB_LUT4 I0=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_O_I0 I1=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=FETCH_Instr_misaligned_jump_target_a0_SB_LUT4_I1_O I3=FETCH_Instr_raw_a0[20] O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_3_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000001100000101
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a0[17][3] I2=FETCH_Instr_Regs_value_a0[21][3] I3=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a0[16][3] I2=FETCH_Instr_Regs_value_a0[20][3] I3=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_3_I1_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_3_I1_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=FETCH_Instr_raw_a0[20] I3=FETCH_Instr_misaligned_jump_target_a0_SB_LUT4_I1_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_3_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a0[23][3] I2=FETCH_Instr_Regs_value_a0[19][3] I3=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_3_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001100001111
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a0[22][3] I2=FETCH_Instr_Regs_value_a0[18][3] I3=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_3_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001100001111
.gate SB_LUT4 I0=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_3_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111000000010001
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[25][3] I1=FETCH_Instr_Regs_value_a0[24][3] I2=FETCH_Instr_misaligned_jump_target_a0_SB_LUT4_I1_O I3=FETCH_Instr_raw_a0[20] O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[27][3] I1=FETCH_Instr_Regs_value_a0[26][3] I2=FETCH_Instr_raw_a0[20] I3=FETCH_Instr_misaligned_jump_target_a0_SB_LUT4_I1_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a0[30][3] I2=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=FETCH_Instr_misaligned_jump_target_a0_SB_LUT4_I1_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001111110000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a0[29][3] I2=FETCH_Instr_Regs_value_a0[28][3] I3=FETCH_Instr_raw_a0[20] O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_3_I3_SB_LUT4_O_I0 I1=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_3_I3_SB_LUT4_O_I1 I2=FETCH_Instr_misaligned_jump_target_a0_SB_LUT4_I1_O I3=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_CARRY_CI_CO O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_3_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_I0 I1=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_I2 I3=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_3_I3_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111000000010001
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[1][3] I1=FETCH_Instr_Regs_value_a0[5][3] I2=FETCH_Instr_raw_a0[20] I3=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000001100000101
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[0][3] I1=FETCH_Instr_Regs_value_a0[4][3] I2=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O I3=FETCH_Instr_raw_a0[20] O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[9][3] I1=FETCH_Instr_Regs_value_a0[8][3] I2=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O I3=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3 O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111110000001010
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[13][3] I1=FETCH_Instr_Regs_value_a0[12][3] I2=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O I3=FETCH_Instr_raw_a0[20] O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100111110100000
.gate SB_LUT4 I0=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_3_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111000000010001
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[3][3] I1=FETCH_Instr_Regs_value_a0[7][3] I2=FETCH_Instr_raw_a0[20] I3=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000001100000101
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[2][3] I1=FETCH_Instr_Regs_value_a0[6][3] I2=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O I3=FETCH_Instr_raw_a0[20] O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[11][3] I1=FETCH_Instr_Regs_value_a0[10][3] I2=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O I3=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111110000001010
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[15][3] I1=FETCH_Instr_Regs_value_a0[14][3] I2=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O I3=FETCH_Instr_raw_a0[20] O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100111110100000
.gate SB_LUT4 I0=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_CARRY_CI_CO I1=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_4_I1 I2=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_I2 I3=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_4_I3 O=FETCH_Instr_st_reg_value_a0[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000000001011
.gate SB_LUT4 I0=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_4_I1_SB_LUT4_O_I0 I1=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_4_I1_SB_LUT4_O_I1 I2=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_4_I1_SB_LUT4_O_I2 I3=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_4_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111000000010001
.gate SB_LUT4 I0=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_4_I1_SB_LUT4_O_I0_SB_LUT4_O_I0 I1=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_4_I1_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=FETCH_Instr_misaligned_jump_target_a0_SB_LUT4_I1_O I3=FETCH_Instr_raw_a0[20] O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_4_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000001100000101
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a0[17][5] I2=FETCH_Instr_Regs_value_a0[21][5] I3=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_4_I1_SB_LUT4_O_I0_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a0[16][5] I2=FETCH_Instr_Regs_value_a0[20][5] I3=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_4_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_4_I1_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_4_I1_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=FETCH_Instr_raw_a0[20] I3=FETCH_Instr_misaligned_jump_target_a0_SB_LUT4_I1_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_4_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a0[23][5] I2=FETCH_Instr_Regs_value_a0[19][5] I3=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_4_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001100001111
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a0[22][5] I2=FETCH_Instr_Regs_value_a0[18][5] I3=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_4_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001100001111
.gate SB_LUT4 I0=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_4_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111000000010001
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[25][5] I1=FETCH_Instr_Regs_value_a0[24][5] I2=FETCH_Instr_misaligned_jump_target_a0_SB_LUT4_I1_O I3=FETCH_Instr_raw_a0[20] O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[27][5] I1=FETCH_Instr_Regs_value_a0[26][5] I2=FETCH_Instr_raw_a0[20] I3=FETCH_Instr_misaligned_jump_target_a0_SB_LUT4_I1_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a0[30][5] I2=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=FETCH_Instr_misaligned_jump_target_a0_SB_LUT4_I1_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001111110000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a0[29][5] I2=FETCH_Instr_Regs_value_a0[28][5] I3=FETCH_Instr_raw_a0[20] O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_4_I3_SB_LUT4_O_I0 I1=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_4_I3_SB_LUT4_O_I1 I2=FETCH_Instr_misaligned_jump_target_a0_SB_LUT4_I1_O I3=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_CARRY_CI_CO O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_4_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_4_I3_SB_LUT4_O_I0_SB_LUT4_O_I0 I1=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_4_I3_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_4_I3_SB_LUT4_O_I0_SB_LUT4_O_I2 I3=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_4_I3_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111000000010001
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[1][5] I1=FETCH_Instr_Regs_value_a0[5][5] I2=FETCH_Instr_raw_a0[20] I3=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_4_I3_SB_LUT4_O_I0_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000001100000101
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[0][5] I1=FETCH_Instr_Regs_value_a0[4][5] I2=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O I3=FETCH_Instr_raw_a0[20] O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_4_I3_SB_LUT4_O_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[9][5] I1=FETCH_Instr_Regs_value_a0[8][5] I2=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O I3=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_4_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3 O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_4_I3_SB_LUT4_O_I0_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111110000001010
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[13][5] I1=FETCH_Instr_Regs_value_a0[12][5] I2=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O I3=FETCH_Instr_raw_a0[20] O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_4_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100111110100000
.gate SB_LUT4 I0=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_4_I3_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_4_I3_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_4_I3_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_4_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111000000010001
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[3][5] I1=FETCH_Instr_Regs_value_a0[7][5] I2=FETCH_Instr_raw_a0[20] I3=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_4_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000001100000101
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[2][5] I1=FETCH_Instr_Regs_value_a0[6][5] I2=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O I3=FETCH_Instr_raw_a0[20] O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_4_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[11][5] I1=FETCH_Instr_Regs_value_a0[10][5] I2=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O I3=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_4_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_4_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111110000001010
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[15][5] I1=FETCH_Instr_Regs_value_a0[14][5] I2=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O I3=FETCH_Instr_raw_a0[20] O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_4_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100111110100000
.gate SB_LUT4 I0=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_5_I0 I1=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_5_I1 I2=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_I2 I3=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_CARRY_CI_CO O=FETCH_Instr_st_reg_value_a0[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000101000000011
.gate SB_LUT4 I0=$false I1=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_5_I0_SB_LUT4_O_I1 I2=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_5_I0_SB_LUT4_O_I2 I3=FETCH_Instr_misaligned_jump_target_a0_SB_LUT4_I1_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_5_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_5_I0_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_5_I0_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_5_I0_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_5_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111000000010001
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[0][29] I1=FETCH_Instr_Regs_value_a0[4][29] I2=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O I3=FETCH_Instr_raw_a0[20] O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_5_I0_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[1][29] I1=FETCH_Instr_Regs_value_a0[5][29] I2=FETCH_Instr_raw_a0[20] I3=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_5_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000001100000101
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[9][29] I1=FETCH_Instr_Regs_value_a0[8][29] I2=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O I3=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_5_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_5_I0_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111110000001010
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[13][29] I1=FETCH_Instr_Regs_value_a0[12][29] I2=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O I3=FETCH_Instr_raw_a0[20] O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_5_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100111110100000
.gate SB_LUT4 I0=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_5_I0_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_5_I0_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_5_I0_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_5_I0_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111000000010001
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[7][29] I1=FETCH_Instr_Regs_value_a0[3][29] I2=FETCH_Instr_raw_a0[20] I3=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_5_I0_SB_LUT4_O_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000010100000011
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[2][29] I1=FETCH_Instr_Regs_value_a0[6][29] I2=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O I3=FETCH_Instr_raw_a0[20] O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_5_I0_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[11][29] I1=FETCH_Instr_Regs_value_a0[10][29] I2=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O I3=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_5_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_5_I0_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111110000001010
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[15][29] I1=FETCH_Instr_Regs_value_a0[14][29] I2=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O I3=FETCH_Instr_raw_a0[20] O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_5_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100111110100000
.gate SB_LUT4 I0=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_5_I1_SB_LUT4_O_I0 I1=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_5_I1_SB_LUT4_O_I1 I2=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_5_I1_SB_LUT4_O_I2 I3=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_5_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111000000010001
.gate SB_LUT4 I0=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_5_I1_SB_LUT4_O_I0_SB_LUT4_O_I0 I1=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_5_I1_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=FETCH_Instr_misaligned_jump_target_a0_SB_LUT4_I1_O I3=FETCH_Instr_raw_a0[20] O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_5_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a0[17][29] I2=FETCH_Instr_Regs_value_a0[21][29] I3=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_5_I1_SB_LUT4_O_I0_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a0[16][29] I2=FETCH_Instr_Regs_value_a0[20][29] I3=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_5_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_5_I1_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_5_I1_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=FETCH_Instr_raw_a0[20] I3=FETCH_Instr_misaligned_jump_target_a0_SB_LUT4_I1_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_5_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a0[23][29] I2=FETCH_Instr_Regs_value_a0[19][29] I3=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_5_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a0[22][29] I2=FETCH_Instr_Regs_value_a0[18][29] I3=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_5_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_5_I1_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_5_I1_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_5_I1_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_5_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111000000010001
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[25][29] I1=FETCH_Instr_Regs_value_a0[24][29] I2=FETCH_Instr_misaligned_jump_target_a0_SB_LUT4_I1_O I3=FETCH_Instr_raw_a0[20] O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_5_I1_SB_LUT4_O_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[27][29] I1=FETCH_Instr_Regs_value_a0[26][29] I2=FETCH_Instr_raw_a0[20] I3=FETCH_Instr_misaligned_jump_target_a0_SB_LUT4_I1_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_5_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a0[30][29] I2=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_5_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=FETCH_Instr_misaligned_jump_target_a0_SB_LUT4_I1_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_5_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001111110000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a0[29][29] I2=FETCH_Instr_Regs_value_a0[28][29] I3=FETCH_Instr_raw_a0[20] O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_5_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=$false I1=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_I2 I2=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_6_I2 I3=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_6_I3 O=FETCH_Instr_st_reg_value_a0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100000000
.gate SB_LUT4 I0=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_6_I2_SB_LUT4_O_I0 I1=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_6_I2_SB_LUT4_O_I1 I2=FETCH_Instr_misaligned_jump_target_a0_SB_LUT4_I1_O I3=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_CARRY_CI_CO O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_6_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_6_I2_SB_LUT4_O_I0_SB_LUT4_O_I0 I1=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_6_I2_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_6_I2_SB_LUT4_O_I0_SB_LUT4_O_I2 I3=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_6_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111000000010001
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[1][1] I1=FETCH_Instr_Regs_value_a0[5][1] I2=FETCH_Instr_raw_a0[20] I3=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_6_I2_SB_LUT4_O_I0_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000001100000101
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[0][1] I1=FETCH_Instr_Regs_value_a0[4][1] I2=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O I3=FETCH_Instr_raw_a0[20] O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_6_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[9][1] I1=FETCH_Instr_Regs_value_a0[8][1] I2=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O I3=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_6_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3 O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_6_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111110000001010
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[13][1] I1=FETCH_Instr_Regs_value_a0[12][1] I2=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O I3=FETCH_Instr_raw_a0[20] O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_6_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100111110100000
.gate SB_LUT4 I0=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_6_I2_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_6_I2_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_6_I2_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_6_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111000000010001
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[2][1] I1=FETCH_Instr_Regs_value_a0[6][1] I2=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O I3=FETCH_Instr_raw_a0[20] O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_6_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[7][1] I1=FETCH_Instr_Regs_value_a0[3][1] I2=FETCH_Instr_raw_a0[20] I3=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_6_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000010100000011
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[11][1] I1=FETCH_Instr_Regs_value_a0[10][1] I2=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O I3=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_6_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_6_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111110000001010
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[15][1] I1=FETCH_Instr_Regs_value_a0[14][1] I2=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O I3=FETCH_Instr_raw_a0[20] O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_6_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100111110100000
.gate SB_LUT4 I0=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_6_I3_SB_LUT4_O_I0 I1=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_6_I3_SB_LUT4_O_I1 I2=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_CARRY_CI_CO I3=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_6_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111001111110101
.gate SB_LUT4 I0=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_6_I3_SB_LUT4_O_I0_SB_LUT4_O_I0 I1=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_6_I3_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_6_I3_SB_LUT4_O_I0_SB_LUT4_O_I2 I3=FETCH_Instr_misaligned_jump_target_a0_SB_LUT4_I1_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_6_I3_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001000111110000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[23][1] I1=FETCH_Instr_Regs_value_a0[19][1] I2=FETCH_Instr_raw_a0[20] I3=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_6_I3_SB_LUT4_O_I0_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000101000001100
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[22][1] I1=FETCH_Instr_Regs_value_a0[18][1] I2=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O I3=FETCH_Instr_raw_a0[20] O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_6_I3_SB_LUT4_O_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[17][1] I1=FETCH_Instr_Regs_value_a0[16][1] I2=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O I3=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_6_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3 O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_6_I3_SB_LUT4_O_I0_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111001100000101
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[21][1] I1=FETCH_Instr_Regs_value_a0[20][1] I2=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O I3=FETCH_Instr_raw_a0[20] O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_6_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0011111101010000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_6_I3_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_6_I3_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110000001111
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a0[30][1] I2=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_6_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=FETCH_Instr_misaligned_jump_target_a0_SB_LUT4_I1_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_6_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001111110000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a0[29][1] I2=FETCH_Instr_Regs_value_a0[28][1] I3=FETCH_Instr_raw_a0[20] O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_6_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[25][1] I1=FETCH_Instr_Regs_value_a0[24][1] I2=FETCH_Instr_misaligned_jump_target_a0_SB_LUT4_I1_O I3=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_6_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_6_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111110000001010
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[27][1] I1=FETCH_Instr_Regs_value_a0[26][1] I2=FETCH_Instr_misaligned_jump_target_a0_SB_LUT4_I1_O I3=FETCH_Instr_raw_a0[20] O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_6_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100111110100000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_I2 I2=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_7_I2 I3=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_7_I3 O=FETCH_Instr_st_reg_value_a0[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100000000
.gate SB_LUT4 I0=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_7_I2_SB_LUT4_O_I0 I1=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_7_I2_SB_LUT4_O_I1 I2=FETCH_Instr_misaligned_jump_target_a0_SB_LUT4_I1_O I3=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_CARRY_CI_CO O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_7_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_7_I2_SB_LUT4_O_I0_SB_LUT4_O_I0 I1=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_7_I2_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_7_I2_SB_LUT4_O_I0_SB_LUT4_O_I2 I3=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_7_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111000000010001
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[1][2] I1=FETCH_Instr_Regs_value_a0[5][2] I2=FETCH_Instr_raw_a0[20] I3=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_7_I2_SB_LUT4_O_I0_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000001100000101
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[0][2] I1=FETCH_Instr_Regs_value_a0[4][2] I2=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O I3=FETCH_Instr_raw_a0[20] O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_7_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[9][2] I1=FETCH_Instr_Regs_value_a0[8][2] I2=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O I3=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_7_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3 O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_7_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111110000001010
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[13][2] I1=FETCH_Instr_Regs_value_a0[12][2] I2=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O I3=FETCH_Instr_raw_a0[20] O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_7_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100111110100000
.gate SB_LUT4 I0=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_7_I2_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_7_I2_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_7_I2_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_7_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111000000010001
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[2][2] I1=FETCH_Instr_Regs_value_a0[6][2] I2=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O I3=FETCH_Instr_raw_a0[20] O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_7_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[3][2] I1=FETCH_Instr_Regs_value_a0[7][2] I2=FETCH_Instr_raw_a0[20] I3=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_7_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000001100000101
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[11][2] I1=FETCH_Instr_Regs_value_a0[10][2] I2=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O I3=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_7_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_7_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111110000001010
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[15][2] I1=FETCH_Instr_Regs_value_a0[14][2] I2=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O I3=FETCH_Instr_raw_a0[20] O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_7_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100111110100000
.gate SB_LUT4 I0=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_7_I3_SB_LUT4_O_I0 I1=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_7_I3_SB_LUT4_O_I1 I2=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_CARRY_CI_CO I3=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_7_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111001111110101
.gate SB_LUT4 I0=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_7_I3_SB_LUT4_O_I0_SB_LUT4_O_I0 I1=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_7_I3_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_7_I3_SB_LUT4_O_I0_SB_LUT4_O_I2 I3=FETCH_Instr_misaligned_jump_target_a0_SB_LUT4_I1_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_7_I3_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001000111110000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[23][2] I1=FETCH_Instr_Regs_value_a0[19][2] I2=FETCH_Instr_raw_a0[20] I3=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_7_I3_SB_LUT4_O_I0_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000101000001100
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[22][2] I1=FETCH_Instr_Regs_value_a0[18][2] I2=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O I3=FETCH_Instr_raw_a0[20] O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_7_I3_SB_LUT4_O_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[17][2] I1=FETCH_Instr_Regs_value_a0[16][2] I2=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O I3=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_7_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3 O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_7_I3_SB_LUT4_O_I0_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111001100000101
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[21][2] I1=FETCH_Instr_Regs_value_a0[20][2] I2=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O I3=FETCH_Instr_raw_a0[20] O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_7_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0011111101010000
.gate SB_LUT4 I0=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_7_I3_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_7_I3_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_7_I3_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_7_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111000011101110
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[27][2] I1=FETCH_Instr_Regs_value_a0[26][2] I2=FETCH_Instr_raw_a0[20] I3=FETCH_Instr_misaligned_jump_target_a0_SB_LUT4_I1_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_7_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[25][2] I1=FETCH_Instr_Regs_value_a0[24][2] I2=FETCH_Instr_misaligned_jump_target_a0_SB_LUT4_I1_O I3=FETCH_Instr_raw_a0[20] O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_7_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000001100000101
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a0[30][2] I2=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_7_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=FETCH_Instr_misaligned_jump_target_a0_SB_LUT4_I1_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_7_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001100001111
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a0[29][2] I2=FETCH_Instr_Regs_value_a0[28][2] I3=FETCH_Instr_raw_a0[20] O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_7_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_8_I0 I1=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_8_I1 I2=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_I2 I3=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_CARRY_CI_CO O=FETCH_Instr_st_reg_value_a0[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000101000000011
.gate SB_LUT4 I0=$false I1=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_8_I0_SB_LUT4_O_I1 I2=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_8_I0_SB_LUT4_O_I2 I3=FETCH_Instr_misaligned_jump_target_a0_SB_LUT4_I1_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_8_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_8_I0_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_8_I0_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_8_I0_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_8_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111000000010001
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[1][4] I1=FETCH_Instr_Regs_value_a0[5][4] I2=FETCH_Instr_raw_a0[20] I3=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_8_I0_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000001100000101
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[0][4] I1=FETCH_Instr_Regs_value_a0[4][4] I2=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O I3=FETCH_Instr_raw_a0[20] O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_8_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[9][4] I1=FETCH_Instr_Regs_value_a0[8][4] I2=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O I3=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_8_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_8_I0_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111110000001010
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[13][4] I1=FETCH_Instr_Regs_value_a0[12][4] I2=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O I3=FETCH_Instr_raw_a0[20] O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_8_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100111110100000
.gate SB_LUT4 I0=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_8_I0_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_8_I0_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_8_I0_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_8_I0_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111000000010001
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[7][4] I1=FETCH_Instr_Regs_value_a0[3][4] I2=FETCH_Instr_raw_a0[20] I3=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_8_I0_SB_LUT4_O_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000010100000011
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[2][4] I1=FETCH_Instr_Regs_value_a0[6][4] I2=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O I3=FETCH_Instr_raw_a0[20] O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_8_I0_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[11][4] I1=FETCH_Instr_Regs_value_a0[10][4] I2=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O I3=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_8_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_8_I0_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111110000001010
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[15][4] I1=FETCH_Instr_Regs_value_a0[14][4] I2=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O I3=FETCH_Instr_raw_a0[20] O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_8_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100111110100000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_8_I1_SB_LUT4_O_I1 I2=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_8_I1_SB_LUT4_O_I2 I3=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_8_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_8_I1_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_8_I1_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_8_I1_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_8_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111000000010001
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[25][4] I1=FETCH_Instr_Regs_value_a0[24][4] I2=FETCH_Instr_misaligned_jump_target_a0_SB_LUT4_I1_O I3=FETCH_Instr_raw_a0[20] O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_8_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[27][4] I1=FETCH_Instr_Regs_value_a0[26][4] I2=FETCH_Instr_raw_a0[20] I3=FETCH_Instr_misaligned_jump_target_a0_SB_LUT4_I1_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_8_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a0[30][4] I2=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_8_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=FETCH_Instr_misaligned_jump_target_a0_SB_LUT4_I1_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_8_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001111110000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a0[29][4] I2=FETCH_Instr_Regs_value_a0[28][4] I3=FETCH_Instr_raw_a0[20] O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_8_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=$false I1=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_8_I1_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_8_I1_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=FETCH_Instr_misaligned_jump_target_a0_SB_LUT4_I1_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_8_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[16][4] I1=FETCH_Instr_Regs_value_a0[17][4] I2=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O I3=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_8_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3 O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_8_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000010111110011
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[21][4] I1=FETCH_Instr_Regs_value_a0[20][4] I2=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O I3=FETCH_Instr_raw_a0[20] O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_8_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100111110100000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[18][4] I1=FETCH_Instr_Regs_value_a0[19][4] I2=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O I3=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_8_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_8_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000010111110011
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[23][4] I1=FETCH_Instr_Regs_value_a0[22][4] I2=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O I3=FETCH_Instr_raw_a0[20] O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_8_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100111110100000
.gate SB_LUT4 I0=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_CARRY_CI_CO I1=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_9_I1 I2=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_I2 I3=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_9_I3 O=FETCH_Instr_st_reg_value_a0[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000000001011
.gate SB_LUT4 I0=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_9_I1_SB_LUT4_O_I0 I1=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_9_I1_SB_LUT4_O_I1 I2=FETCH_Instr_misaligned_jump_target_a0_SB_LUT4_I1_O I3=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_9_I1_SB_LUT4_O_I3 O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_9_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100111101010000
.gate SB_LUT4 I0=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_9_I1_SB_LUT4_O_I0_SB_LUT4_O_I0 I1=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_9_I1_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=FETCH_Instr_Regs_value_a0[30][20] I3=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_9_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111000000010001
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[23][20] I1=FETCH_Instr_Regs_value_a0[19][20] I2=FETCH_Instr_raw_a0[20] I3=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_9_I1_SB_LUT4_O_I0_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000010100000011
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[22][20] I1=FETCH_Instr_Regs_value_a0[18][20] I2=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O I3=FETCH_Instr_raw_a0[20] O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_9_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0101001100000000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a0[27][20] I2=FETCH_Instr_Regs_value_a0[26][20] I3=FETCH_Instr_raw_a0[20] O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_9_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=FETCH_Instr_misaligned_jump_target_a0_SB_LUT4_I1_O I1=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_9_I1_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_9_I1_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_9_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111000000010001
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[17][20] I1=FETCH_Instr_Regs_value_a0[16][20] I2=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O I3=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_9_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3 O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_9_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111110000001010
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[21][20] I1=FETCH_Instr_Regs_value_a0[20][20] I2=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O I3=FETCH_Instr_raw_a0[20] O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_9_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100111110100000
.gate SB_LUT4 I0=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_9_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_9_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=FETCH_Instr_misaligned_jump_target_a0_SB_LUT4_I1_O I3=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_9_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000101011111100
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a0[29][20] I2=FETCH_Instr_Regs_value_a0[28][20] I3=FETCH_Instr_raw_a0[20] O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_9_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a0[25][20] I2=FETCH_Instr_Regs_value_a0[24][20] I3=FETCH_Instr_raw_a0[20] O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_9_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_9_I3_SB_LUT4_O_I0 I1=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_9_I3_SB_LUT4_O_I1 I2=FETCH_Instr_misaligned_jump_target_a0_SB_LUT4_I1_O I3=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_CARRY_CI_CO O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_9_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_9_I3_SB_LUT4_O_I0_SB_LUT4_O_I0 I1=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_9_I3_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_9_I3_SB_LUT4_O_I0_SB_LUT4_O_I2 I3=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_9_I3_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111000000010001
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[0][20] I1=FETCH_Instr_Regs_value_a0[4][20] I2=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O I3=FETCH_Instr_raw_a0[20] O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_9_I3_SB_LUT4_O_I0_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[1][20] I1=FETCH_Instr_Regs_value_a0[5][20] I2=FETCH_Instr_raw_a0[20] I3=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_9_I3_SB_LUT4_O_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000001100000101
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[9][20] I1=FETCH_Instr_Regs_value_a0[8][20] I2=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O I3=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_9_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3 O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_9_I3_SB_LUT4_O_I0_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111110000001010
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[13][20] I1=FETCH_Instr_Regs_value_a0[12][20] I2=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O I3=FETCH_Instr_raw_a0[20] O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_9_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100111110100000
.gate SB_LUT4 I0=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_9_I3_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_9_I3_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_9_I3_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_9_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111000000010001
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[7][20] I1=FETCH_Instr_Regs_value_a0[3][20] I2=FETCH_Instr_raw_a0[20] I3=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_9_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000010100000011
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[2][20] I1=FETCH_Instr_Regs_value_a0[6][20] I2=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O I3=FETCH_Instr_raw_a0[20] O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_9_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[11][20] I1=FETCH_Instr_Regs_value_a0[10][20] I2=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O I3=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_9_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_9_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111110000001010
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[15][20] I1=FETCH_Instr_Regs_value_a0[14][20] I2=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O I3=FETCH_Instr_raw_a0[20] O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_9_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100111110100000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_I0_SB_LUT4_O_I2 I3=FETCH_Instr_misaligned_jump_target_a0_SB_LUT4_I1_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111000000010001
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[1][14] I1=FETCH_Instr_Regs_value_a0[5][14] I2=FETCH_Instr_raw_a0[20] I3=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000001100000101
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[0][14] I1=FETCH_Instr_Regs_value_a0[4][14] I2=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O I3=FETCH_Instr_raw_a0[20] O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[9][14] I1=FETCH_Instr_Regs_value_a0[8][14] I2=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O I3=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111110000001010
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[13][14] I1=FETCH_Instr_Regs_value_a0[12][14] I2=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O I3=FETCH_Instr_raw_a0[20] O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100111110100000
.gate SB_LUT4 I0=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_I0_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111000000010001
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[7][14] I1=FETCH_Instr_Regs_value_a0[3][14] I2=FETCH_Instr_raw_a0[20] I3=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000010100000011
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[2][14] I1=FETCH_Instr_Regs_value_a0[6][14] I2=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O I3=FETCH_Instr_raw_a0[20] O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[11][14] I1=FETCH_Instr_Regs_value_a0[10][14] I2=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O I3=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111110000001010
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[15][14] I1=FETCH_Instr_Regs_value_a0[14][14] I2=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O I3=FETCH_Instr_raw_a0[20] O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100111110100000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110000001111
.gate SB_LUT4 I0=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=FETCH_Instr_misaligned_jump_target_a0_SB_LUT4_I1_O I3=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3 O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000101011111100
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a0[29][14] I2=FETCH_Instr_Regs_value_a0[28][14] I3=FETCH_Instr_raw_a0[20] O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a0[25][14] I2=FETCH_Instr_Regs_value_a0[24][14] I3=FETCH_Instr_raw_a0[20] O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=FETCH_Instr_Regs_value_a0[30][14] I2=FETCH_Instr_misaligned_jump_target_a0_SB_LUT4_I1_O I3=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100111101010000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a0[27][14] I2=FETCH_Instr_Regs_value_a0[26][14] I3=FETCH_Instr_raw_a0[20] O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=$false I1=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=FETCH_Instr_misaligned_jump_target_a0_SB_LUT4_I1_O O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000000110011
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[17][14] I1=FETCH_Instr_Regs_value_a0[16][14] I2=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O I3=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3 O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111001100000101
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[21][14] I1=FETCH_Instr_Regs_value_a0[20][14] I2=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O I3=FETCH_Instr_raw_a0[20] O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0011111101010000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[19][14] I1=FETCH_Instr_Regs_value_a0[18][14] I2=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O I3=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111110000001010
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[23][14] I1=FETCH_Instr_Regs_value_a0[22][14] I2=FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_LUT4_I3_1_O I3=FETCH_Instr_raw_a0[20] O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100111110100000
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_raw_a0[23] I3=FETCH_Instr_raw_a0[22] O=FETCH_Instr_st_reg_value_a0_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000000001111
.gate SB_DFFSR C=clk D=FETCH_Instr_stall_cnt_a1_SB_DFFSR_Q_D Q=FETCH_Instr_stall_cnt_a1[5] R=FETCH_Instr_reset_a0
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage_gen.sv:1116|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=FETCH_Instr_stall_cnt_a1_SB_DFFSR_Q_1_D Q=FETCH_Instr_stall_cnt_a1[4] R=FETCH_Instr_reset_a0
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage_gen.sv:1116|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=FETCH_Instr_div_mul_a0_SB_LUT4_I3_O I2=FETCH_Instr_mul_stall_a1_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O I3=FETCH_Instr_stall_cnt_upper_div_a0_SB_LUT4_O_I1 O=FETCH_Instr_stall_cnt_a1_SB_DFFSR_Q_1_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011000000000000
.gate SB_DFFSR C=clk D=FETCH_Instr_stall_cnt_a1_SB_DFFSR_Q_2_D Q=FETCH_Instr_stall_cnt_a1[3] R=FETCH_Instr_reset_a0
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage_gen.sv:1116|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=FETCH_Instr_div_mul_a0_SB_LUT4_I3_O I2=FETCH_Instr_mul_stall_a1_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O I3=FETCH_Instr_stall_cnt_a1_SB_DFFSR_Q_2_D_SB_LUT4_O_I3 O=FETCH_Instr_stall_cnt_a1_SB_DFFSR_Q_2_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011000000000000
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_stall_cnt_a1[3] I3=FETCH_Instr_stall_cnt_upper_div_a0_SB_LUT4_O_I1_SB_LUT4_O_I3[3] O=FETCH_Instr_stall_cnt_a1_SB_DFFSR_Q_2_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:904|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_DFFSR C=clk D=FETCH_Instr_stall_cnt_a1_SB_DFFSR_Q_3_D Q=FETCH_Instr_stall_cnt_a1[2] R=FETCH_Instr_reset_a0
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage_gen.sv:1116|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=FETCH_Instr_div_mul_a0 I1=FETCH_Instr_aborting_trap_a0_SB_LUT4_I2_O_SB_LUT4_I2_O I2=FETCH_Instr_mul_stall_a1_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O I3=FETCH_Instr_stall_cnt_a1_SB_DFFSR_Q_3_D_SB_LUT4_O_I3 O=FETCH_Instr_stall_cnt_a1_SB_DFFSR_Q_3_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_stall_cnt_a1[2] I3=FETCH_Instr_stall_cnt_upper_div_a0_SB_LUT4_O_I1_SB_LUT4_O_I3[2] O=FETCH_Instr_stall_cnt_a1_SB_DFFSR_Q_3_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:904|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_DFFSR C=clk D=FETCH_Instr_stall_cnt_a1_SB_DFFSR_Q_4_D Q=FETCH_Instr_stall_cnt_a1[1] R=FETCH_Instr_reset_a0
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage_gen.sv:1116|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_trigger_next_pc_div_mul_second_issue_a1 I3=FETCH_Instr_stall_cnt_a1_SB_DFFSR_Q_4_D_SB_LUT4_O_I3 O=FETCH_Instr_stall_cnt_a1_SB_DFFSR_Q_4_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111100000000
.gate SB_DFFSR C=clk D=FETCH_Instr_stall_cnt_a1_SB_DFFSR_Q_5_D Q=FETCH_Instr_stall_cnt_a1[0] R=FETCH_Instr_reset_a0
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage_gen.sv:1116|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=FETCH_Instr_stall_cnt_a1[0] I1=FETCH_Instr_mul_stall_a1_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O I2=FETCH_Instr_aborting_trap_a0_SB_LUT4_I2_O_SB_LUT4_I2_O I3=FETCH_Instr_div_mul_a0 O=FETCH_Instr_stall_cnt_a1_SB_DFFSR_Q_5_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111010001000100
.gate SB_LUT4 I0=$false I1=FETCH_Instr_div_mul_a0_SB_LUT4_I3_O I2=FETCH_Instr_mul_stall_a1_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O I3=FETCH_Instr_stall_cnt_upper_div_a0_SB_LUT4_O_I3 O=FETCH_Instr_stall_cnt_a1_SB_DFFSR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011000000000000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_stall_cnt_upper_div_a0_SB_LUT4_O_I1 I2=FETCH_Instr_stall_cnt_upper_mul_a0_SB_LUT4_O_I3 I3=FETCH_Instr_stall_cnt_upper_div_a0_SB_LUT4_O_I3 O=FETCH_Instr_stall_cnt_upper_div_a0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011000000000000
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_stall_cnt_a1[4] I3=FETCH_Instr_stall_cnt_upper_div_a0_SB_LUT4_O_I1_SB_LUT4_O_I3[4] O=FETCH_Instr_stall_cnt_upper_div_a0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:904|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=FETCH_Instr_stall_cnt_upper_div_a0_SB_LUT4_O_I1_SB_LUT4_O_I3[4] CO=FETCH_Instr_stall_cnt_upper_div_a0_SB_LUT4_O_I1_SB_LUT4_O_I3[5] I0=$false I1=FETCH_Instr_stall_cnt_a1[4]
.attr src "warp-v_risc-v_1-stage.sv:904|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_stall_cnt_upper_div_a0_SB_LUT4_O_I1_SB_LUT4_O_I3[3] CO=FETCH_Instr_stall_cnt_upper_div_a0_SB_LUT4_O_I1_SB_LUT4_O_I3[4] I0=$false I1=FETCH_Instr_stall_cnt_a1[3]
.attr src "warp-v_risc-v_1-stage.sv:904|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_stall_cnt_upper_div_a0_SB_LUT4_O_I1_SB_LUT4_O_I3[2] CO=FETCH_Instr_stall_cnt_upper_div_a0_SB_LUT4_O_I1_SB_LUT4_O_I3[3] I0=$false I1=FETCH_Instr_stall_cnt_a1[2]
.attr src "warp-v_risc-v_1-stage.sv:904|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_stall_cnt_a1[0] CO=FETCH_Instr_stall_cnt_upper_div_a0_SB_LUT4_O_I1_SB_LUT4_O_I3[2] I0=$false I1=FETCH_Instr_stall_cnt_a1[1]
.attr src "warp-v_risc-v_1-stage.sv:904|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_stall_cnt_a1[5] I3=FETCH_Instr_stall_cnt_upper_div_a0_SB_LUT4_O_I1_SB_LUT4_O_I3[5] O=FETCH_Instr_stall_cnt_upper_div_a0_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:904|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_DFF C=clk D=FETCH_Instr_stall_cnt_upper_div_a0 Q=FETCH_Instr_stall_cnt_upper_div_a1
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage_gen.sv:1119|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_trigger_next_pc_div_mul_second_issue_a1 I3=FETCH_Instr_stall_cnt_upper_div_a1 O=FETCH_Instr_stall_cnt_upper_div_a1_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_stall_cnt_a1_SB_DFFSR_Q_1_D I2=FETCH_Instr_stall_cnt_a1_SB_DFFSR_Q_D I3=FETCH_Instr_stall_cnt_upper_mul_a0_SB_LUT4_O_I3 O=FETCH_Instr_stall_cnt_upper_mul_a0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100000000
.gate SB_LUT4 I0=FETCH_Instr_stall_cnt_a1_SB_DFFSR_Q_4_D_SB_LUT4_O_I3 I1=FETCH_Instr_stall_cnt_a1_SB_DFFSR_Q_5_D I2=FETCH_Instr_stall_cnt_a1_SB_DFFSR_Q_3_D I3=FETCH_Instr_stall_cnt_upper_mul_a0_SB_LUT4_O_I3_SB_LUT4_O_I3 O=FETCH_Instr_stall_cnt_upper_mul_a0_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_reset_a0 I3=FETCH_Instr_stall_cnt_a1_SB_DFFSR_Q_2_D_SB_LUT4_O_I3 O=FETCH_Instr_stall_cnt_upper_mul_a0_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000000001111
.gate SB_DFF C=clk D=FETCH_Instr_stall_cnt_upper_mul_a0 Q=FETCH_Instr_stall_cnt_upper_mul_a1
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage_gen.sv:1122|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_trigger_next_pc_div_mul_second_issue_a1 I3=FETCH_Instr_stall_cnt_upper_mul_a1 O=FETCH_Instr_stall_cnt_upper_mul_a1_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_stall_cnt_upper_div_a0 I2=FETCH_Instr_stall_cnt_upper_mul_a0 I3=FETCH_Instr_div_stall_a1_SB_DFFSR_Q_D O=FETCH_Instr_trigger_next_pc_div_mul_second_issue_a0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011110000
.gate SB_DFF C=clk D=FETCH_Instr_trigger_next_pc_div_mul_second_issue_a0 Q=FETCH_Instr_trigger_next_pc_div_mul_second_issue_a1
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage_gen.sv:1128|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_aborting_trap_a0_SB_LUT4_I2_O_SB_LUT4_I2_O I3=FETCH_Instr_valid_ld_a0_SB_LUT4_O_I3 O=FETCH_Instr_valid_ld_a0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=FETCH_Instr_Pc_a0[3] I1=FETCH_Instr_Pc_a0[5] I2=FETCH_Instr_Pc_a0[4] I3=FETCH_Instr_Pc_a0[2] O=FETCH_Instr_valid_ld_a0_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110000000000000
.gate SB_RAM40_4K MASK[0]=$undef MASK[1]=$undef MASK[2]=$undef MASK[3]=$undef MASK[4]=$undef MASK[5]=$undef MASK[6]=$undef MASK[7]=$undef MASK[8]=$undef MASK[9]=$undef MASK[10]=$undef MASK[11]=$undef MASK[12]=$undef MASK[13]=$undef MASK[14]=$undef MASK[15]=$undef RADDR[0]=FETCH_Instr_addr_a0[2] RADDR[1]=FETCH_Instr_addr_a0[3] RADDR[2]=FETCH_Instr_addr_a0[4] RADDR[3]=FETCH_Instr_addr_a0[5] RADDR[4]=FETCH_Instr_addr_a0[6] RADDR[5]=$false RADDR[6]=$false RADDR[7]=$false RADDR[8]=$false RADDR[9]=$false RADDR[10]=$false RCLK=clk RCLKE=$true RDATA[0]=MEM_Data_ld_value_a1[0] RDATA[1]=L1_FETCH_Instr_Bank[0].L1_Mem_Value_a0.0.0.0_RDATA[1] RDATA[2]=MEM_Data_ld_value_a1[1] RDATA[3]=L1_FETCH_Instr_Bank[0].L1_Mem_Value_a0.0.0.0_RDATA[3] RDATA[4]=MEM_Data_ld_value_a1[2] RDATA[5]=L1_FETCH_Instr_Bank[0].L1_Mem_Value_a0.0.0.0_RDATA[5] RDATA[6]=MEM_Data_ld_value_a1[3] RDATA[7]=L1_FETCH_Instr_Bank[0].L1_Mem_Value_a0.0.0.0_RDATA[7] RDATA[8]=MEM_Data_ld_value_a1[4] RDATA[9]=L1_FETCH_Instr_Bank[0].L1_Mem_Value_a0.0.0.0_RDATA[9] RDATA[10]=MEM_Data_ld_value_a1[5] RDATA[11]=L1_FETCH_Instr_Bank[0].L1_Mem_Value_a0.0.0.0_RDATA[11] RDATA[12]=MEM_Data_ld_value_a1[6] RDATA[13]=L1_FETCH_Instr_Bank[0].L1_Mem_Value_a0.0.0.0_RDATA[13] RDATA[14]=MEM_Data_ld_value_a1[7] RDATA[15]=L1_FETCH_Instr_Bank[0].L1_Mem_Value_a0.0.0.0_RDATA[15] RE=$true WADDR[0]=FETCH_Instr_addr_a0[2] WADDR[1]=FETCH_Instr_addr_a0[3] WADDR[2]=FETCH_Instr_addr_a0[4] WADDR[3]=FETCH_Instr_addr_a0[5] WADDR[4]=FETCH_Instr_addr_a0[6] WADDR[5]=$false WADDR[6]=$false WADDR[7]=$false WADDR[8]=$false WADDR[9]=$false WADDR[10]=$false WCLK=clk WCLKE=L1_FETCH_Instr_Bank[0].L1_Mem_Value_a0.0.0.0_WCLKE[7] WDATA[0]=FETCH_Instr_st_reg_value_a0[0] WDATA[1]=$undef WDATA[2]=FETCH_Instr_st_reg_value_a0[1] WDATA[3]=$undef WDATA[4]=FETCH_Instr_st_reg_value_a0[2] WDATA[5]=$undef WDATA[6]=FETCH_Instr_st_reg_value_a0[3] WDATA[7]=$undef WDATA[8]=FETCH_Instr_st_reg_value_a0[4] WDATA[9]=$undef WDATA[10]=FETCH_Instr_st_reg_value_a0[5] WDATA[11]=$undef WDATA[12]=FETCH_Instr_st_reg_value_a0[6] WDATA[13]=$undef WDATA[14]=FETCH_Instr_st_reg_value_a0[7] WDATA[15]=$undef WE=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/brams_map.v:277|/usr/local/bin/../share/yosys/ice40/brams_map.v:35"
.param INIT_0 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_1 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_2 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_3 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_4 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_5 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_6 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_7 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_8 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_9 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_A xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_B xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_C xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_D xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_E xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_F xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param READ_MODE 01
.param WRITE_MODE 01
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_aborting_trap_a0_SB_LUT4_I2_O_SB_LUT4_I2_O I3=FETCH_Instr_Regs_pending_a0[16]_SB_LUT4_I3_I1 O=L1_FETCH_Instr_Bank[0].L1_Mem_Value_a0.0.0.0_WCLKE[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_RAM40_4K MASK[0]=$undef MASK[1]=$undef MASK[2]=$undef MASK[3]=$undef MASK[4]=$undef MASK[5]=$undef MASK[6]=$undef MASK[7]=$undef MASK[8]=$undef MASK[9]=$undef MASK[10]=$undef MASK[11]=$undef MASK[12]=$undef MASK[13]=$undef MASK[14]=$undef MASK[15]=$undef RADDR[0]=FETCH_Instr_addr_a0[2] RADDR[1]=FETCH_Instr_addr_a0[3] RADDR[2]=FETCH_Instr_addr_a0[4] RADDR[3]=FETCH_Instr_addr_a0[5] RADDR[4]=FETCH_Instr_addr_a0[6] RADDR[5]=$false RADDR[6]=$false RADDR[7]=$false RADDR[8]=$false RADDR[9]=$false RADDR[10]=$false RCLK=clk RCLKE=$true RDATA[0]=MEM_Data_ld_value_a1[8] RDATA[1]=L1_FETCH_Instr_Bank[1].L1_Mem_Value_a0.0.0.0_RDATA[1] RDATA[2]=MEM_Data_ld_value_a1[9] RDATA[3]=L1_FETCH_Instr_Bank[1].L1_Mem_Value_a0.0.0.0_RDATA[3] RDATA[4]=MEM_Data_ld_value_a1[10] RDATA[5]=L1_FETCH_Instr_Bank[1].L1_Mem_Value_a0.0.0.0_RDATA[5] RDATA[6]=MEM_Data_ld_value_a1[11] RDATA[7]=L1_FETCH_Instr_Bank[1].L1_Mem_Value_a0.0.0.0_RDATA[7] RDATA[8]=MEM_Data_ld_value_a1[12] RDATA[9]=L1_FETCH_Instr_Bank[1].L1_Mem_Value_a0.0.0.0_RDATA[9] RDATA[10]=MEM_Data_ld_value_a1[13] RDATA[11]=L1_FETCH_Instr_Bank[1].L1_Mem_Value_a0.0.0.0_RDATA[11] RDATA[12]=MEM_Data_ld_value_a1[14] RDATA[13]=L1_FETCH_Instr_Bank[1].L1_Mem_Value_a0.0.0.0_RDATA[13] RDATA[14]=MEM_Data_ld_value_a1[15] RDATA[15]=L1_FETCH_Instr_Bank[1].L1_Mem_Value_a0.0.0.0_RDATA[15] RE=$true WADDR[0]=FETCH_Instr_addr_a0[2] WADDR[1]=FETCH_Instr_addr_a0[3] WADDR[2]=FETCH_Instr_addr_a0[4] WADDR[3]=FETCH_Instr_addr_a0[5] WADDR[4]=FETCH_Instr_addr_a0[6] WADDR[5]=$false WADDR[6]=$false WADDR[7]=$false WADDR[8]=$false WADDR[9]=$false WADDR[10]=$false WCLK=clk WCLKE=L1_FETCH_Instr_Bank[0].L1_Mem_Value_a0.0.0.0_WCLKE[7] WDATA[0]=L1_FETCH_Instr_Bank[1].L1_st_value_a0[8] WDATA[1]=$undef WDATA[2]=L1_FETCH_Instr_Bank[1].L1_st_value_a0[9] WDATA[3]=$undef WDATA[4]=L1_FETCH_Instr_Bank[1].L1_st_value_a0[10] WDATA[5]=$undef WDATA[6]=L1_FETCH_Instr_Bank[1].L1_st_value_a0[11] WDATA[7]=$undef WDATA[8]=L1_FETCH_Instr_Bank[1].L1_st_value_a0[12] WDATA[9]=$undef WDATA[10]=L1_FETCH_Instr_Bank[1].L1_st_value_a0[13] WDATA[11]=$undef WDATA[12]=L1_FETCH_Instr_Bank[1].L1_st_value_a0[14] WDATA[13]=$undef WDATA[14]=L1_FETCH_Instr_Bank[1].L1_st_value_a0[15] WDATA[15]=$undef WE=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/brams_map.v:277|/usr/local/bin/../share/yosys/ice40/brams_map.v:35"
.param INIT_0 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_1 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_2 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_3 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_4 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_5 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_6 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_7 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_8 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_9 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_A xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_B xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_C xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_D xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_E xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_F xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param READ_MODE 01
.param WRITE_MODE 01
.gate SB_LUT4 I0=$false I1=FETCH_Instr_st_reg_value_a0[15] I2=FETCH_Instr_st_reg_value_a0[7] I3=FETCH_Instr_ld_st_word_a0 O=L1_FETCH_Instr_Bank[1].L1_st_value_a0[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_st_reg_value_a0[6] I2=FETCH_Instr_st_reg_value_a0[14] I3=FETCH_Instr_ld_st_word_a0 O=L1_FETCH_Instr_Bank[1].L1_st_value_a0[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=FETCH_Instr_st_reg_value_a0[5] I2=FETCH_Instr_st_reg_value_a0[13] I3=FETCH_Instr_ld_st_word_a0 O=L1_FETCH_Instr_Bank[1].L1_st_value_a0[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=FETCH_Instr_st_reg_value_a0[4] I2=FETCH_Instr_st_reg_value_a0[12] I3=FETCH_Instr_ld_st_word_a0 O=L1_FETCH_Instr_Bank[1].L1_st_value_a0[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=FETCH_Instr_st_reg_value_a0[3] I2=FETCH_Instr_st_reg_value_a0[11] I3=FETCH_Instr_ld_st_word_a0 O=L1_FETCH_Instr_Bank[1].L1_st_value_a0[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=FETCH_Instr_st_reg_value_a0[10] I2=FETCH_Instr_st_reg_value_a0[2] I3=FETCH_Instr_ld_st_word_a0 O=L1_FETCH_Instr_Bank[1].L1_st_value_a0[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_st_reg_value_a0[9] I2=FETCH_Instr_st_reg_value_a0[1] I3=FETCH_Instr_ld_st_word_a0 O=L1_FETCH_Instr_Bank[1].L1_st_value_a0[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_st_reg_value_a0[0] I2=FETCH_Instr_st_reg_value_a0[8] I3=FETCH_Instr_ld_st_word_a0 O=L1_FETCH_Instr_Bank[1].L1_st_value_a0[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_RAM40_4K MASK[0]=$undef MASK[1]=$undef MASK[2]=$undef MASK[3]=$undef MASK[4]=$undef MASK[5]=$undef MASK[6]=$undef MASK[7]=$undef MASK[8]=$undef MASK[9]=$undef MASK[10]=$undef MASK[11]=$undef MASK[12]=$undef MASK[13]=$undef MASK[14]=$undef MASK[15]=$undef RADDR[0]=FETCH_Instr_addr_a0[2] RADDR[1]=FETCH_Instr_addr_a0[3] RADDR[2]=FETCH_Instr_addr_a0[4] RADDR[3]=FETCH_Instr_addr_a0[5] RADDR[4]=FETCH_Instr_addr_a0[6] RADDR[5]=$false RADDR[6]=$false RADDR[7]=$false RADDR[8]=$false RADDR[9]=$false RADDR[10]=$false RCLK=clk RCLKE=$true RDATA[0]=MEM_Data_ld_value_a1[16] RDATA[1]=L1_FETCH_Instr_Bank[2].L1_Mem_Value_a0.0.0.0_RDATA[1] RDATA[2]=MEM_Data_ld_value_a1[17] RDATA[3]=L1_FETCH_Instr_Bank[2].L1_Mem_Value_a0.0.0.0_RDATA[3] RDATA[4]=MEM_Data_ld_value_a1[18] RDATA[5]=L1_FETCH_Instr_Bank[2].L1_Mem_Value_a0.0.0.0_RDATA[5] RDATA[6]=MEM_Data_ld_value_a1[19] RDATA[7]=L1_FETCH_Instr_Bank[2].L1_Mem_Value_a0.0.0.0_RDATA[7] RDATA[8]=MEM_Data_ld_value_a1[20] RDATA[9]=L1_FETCH_Instr_Bank[2].L1_Mem_Value_a0.0.0.0_RDATA[9] RDATA[10]=MEM_Data_ld_value_a1[21] RDATA[11]=L1_FETCH_Instr_Bank[2].L1_Mem_Value_a0.0.0.0_RDATA[11] RDATA[12]=MEM_Data_ld_value_a1[22] RDATA[13]=L1_FETCH_Instr_Bank[2].L1_Mem_Value_a0.0.0.0_RDATA[13] RDATA[14]=MEM_Data_ld_value_a1[23] RDATA[15]=L1_FETCH_Instr_Bank[2].L1_Mem_Value_a0.0.0.0_RDATA[15] RE=$true WADDR[0]=FETCH_Instr_addr_a0[2] WADDR[1]=FETCH_Instr_addr_a0[3] WADDR[2]=FETCH_Instr_addr_a0[4] WADDR[3]=FETCH_Instr_addr_a0[5] WADDR[4]=FETCH_Instr_addr_a0[6] WADDR[5]=$false WADDR[6]=$false WADDR[7]=$false WADDR[8]=$false WADDR[9]=$false WADDR[10]=$false WCLK=clk WCLKE=L1_FETCH_Instr_Bank[0].L1_Mem_Value_a0.0.0.0_WCLKE[7] WDATA[0]=L1_FETCH_Instr_Bank[2].L1_st_value_a0[16] WDATA[1]=$undef WDATA[2]=L1_FETCH_Instr_Bank[2].L1_st_value_a0[17] WDATA[3]=$undef WDATA[4]=L1_FETCH_Instr_Bank[2].L1_st_value_a0[18] WDATA[5]=$undef WDATA[6]=L1_FETCH_Instr_Bank[2].L1_st_value_a0[19] WDATA[7]=$undef WDATA[8]=L1_FETCH_Instr_Bank[2].L1_st_value_a0[20] WDATA[9]=$undef WDATA[10]=L1_FETCH_Instr_Bank[2].L1_st_value_a0[21] WDATA[11]=$undef WDATA[12]=L1_FETCH_Instr_Bank[2].L1_st_value_a0[22] WDATA[13]=$undef WDATA[14]=L1_FETCH_Instr_Bank[2].L1_st_value_a0[23] WDATA[15]=$undef WE=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/brams_map.v:277|/usr/local/bin/../share/yosys/ice40/brams_map.v:35"
.param INIT_0 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_1 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_2 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_3 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_4 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_5 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_6 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_7 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_8 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_9 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_A xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_B xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_C xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_D xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_E xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_F xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param READ_MODE 01
.param WRITE_MODE 01
.gate SB_LUT4 I0=$false I1=FETCH_Instr_st_reg_value_a0[7] I2=FETCH_Instr_st_reg_value_a0[23] I3=FETCH_Instr_ld_st_word_a0 O=L1_FETCH_Instr_Bank[2].L1_st_value_a0[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=FETCH_Instr_st_reg_value_a0[22] I2=FETCH_Instr_st_reg_value_a0[6] I3=FETCH_Instr_ld_st_word_a0 O=L1_FETCH_Instr_Bank[2].L1_st_value_a0[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_st_reg_value_a0[5] I2=FETCH_Instr_st_reg_value_a0[21] I3=FETCH_Instr_ld_st_word_a0 O=L1_FETCH_Instr_Bank[2].L1_st_value_a0[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=FETCH_Instr_st_reg_value_a0[4] I2=FETCH_Instr_st_reg_value_a0[20] I3=FETCH_Instr_ld_st_word_a0 O=L1_FETCH_Instr_Bank[2].L1_st_value_a0[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=FETCH_Instr_st_reg_value_a0[19] I2=FETCH_Instr_st_reg_value_a0[3] I3=FETCH_Instr_ld_st_word_a0 O=L1_FETCH_Instr_Bank[2].L1_st_value_a0[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_st_reg_value_a0[2] I2=FETCH_Instr_st_reg_value_a0[18] I3=FETCH_Instr_ld_st_word_a0 O=L1_FETCH_Instr_Bank[2].L1_st_value_a0[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=FETCH_Instr_st_reg_value_a0[1] I2=FETCH_Instr_st_reg_value_a0[17] I3=FETCH_Instr_ld_st_word_a0 O=L1_FETCH_Instr_Bank[2].L1_st_value_a0[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=FETCH_Instr_st_reg_value_a0[16] I2=FETCH_Instr_st_reg_value_a0[0] I3=FETCH_Instr_ld_st_word_a0 O=L1_FETCH_Instr_Bank[2].L1_st_value_a0[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011110000
.gate SB_RAM40_4K MASK[0]=$undef MASK[1]=$undef MASK[2]=$undef MASK[3]=$undef MASK[4]=$undef MASK[5]=$undef MASK[6]=$undef MASK[7]=$undef MASK[8]=$undef MASK[9]=$undef MASK[10]=$undef MASK[11]=$undef MASK[12]=$undef MASK[13]=$undef MASK[14]=$undef MASK[15]=$undef RADDR[0]=FETCH_Instr_addr_a0[2] RADDR[1]=FETCH_Instr_addr_a0[3] RADDR[2]=FETCH_Instr_addr_a0[4] RADDR[3]=FETCH_Instr_addr_a0[5] RADDR[4]=FETCH_Instr_addr_a0[6] RADDR[5]=$false RADDR[6]=$false RADDR[7]=$false RADDR[8]=$false RADDR[9]=$false RADDR[10]=$false RCLK=clk RCLKE=$true RDATA[0]=MEM_Data_ld_value_a1[24] RDATA[1]=L1_FETCH_Instr_Bank[3].L1_Mem_Value_a0.0.0.0_RDATA[1] RDATA[2]=MEM_Data_ld_value_a1[25] RDATA[3]=L1_FETCH_Instr_Bank[3].L1_Mem_Value_a0.0.0.0_RDATA[3] RDATA[4]=MEM_Data_ld_value_a1[26] RDATA[5]=L1_FETCH_Instr_Bank[3].L1_Mem_Value_a0.0.0.0_RDATA[5] RDATA[6]=MEM_Data_ld_value_a1[27] RDATA[7]=L1_FETCH_Instr_Bank[3].L1_Mem_Value_a0.0.0.0_RDATA[7] RDATA[8]=MEM_Data_ld_value_a1[28] RDATA[9]=L1_FETCH_Instr_Bank[3].L1_Mem_Value_a0.0.0.0_RDATA[9] RDATA[10]=MEM_Data_ld_value_a1[29] RDATA[11]=L1_FETCH_Instr_Bank[3].L1_Mem_Value_a0.0.0.0_RDATA[11] RDATA[12]=MEM_Data_ld_value_a1[30] RDATA[13]=L1_FETCH_Instr_Bank[3].L1_Mem_Value_a0.0.0.0_RDATA[13] RDATA[14]=MEM_Data_ld_value_a1[31] RDATA[15]=L1_FETCH_Instr_Bank[3].L1_Mem_Value_a0.0.0.0_RDATA[15] RE=$true WADDR[0]=FETCH_Instr_addr_a0[2] WADDR[1]=FETCH_Instr_addr_a0[3] WADDR[2]=FETCH_Instr_addr_a0[4] WADDR[3]=FETCH_Instr_addr_a0[5] WADDR[4]=FETCH_Instr_addr_a0[6] WADDR[5]=$false WADDR[6]=$false WADDR[7]=$false WADDR[8]=$false WADDR[9]=$false WADDR[10]=$false WCLK=clk WCLKE=L1_FETCH_Instr_Bank[0].L1_Mem_Value_a0.0.0.0_WCLKE[7] WDATA[0]=L1_FETCH_Instr_Bank[3].L1_st_value_a0[24] WDATA[1]=$undef WDATA[2]=L1_FETCH_Instr_Bank[3].L1_st_value_a0[25] WDATA[3]=$undef WDATA[4]=L1_FETCH_Instr_Bank[3].L1_st_value_a0[26] WDATA[5]=$undef WDATA[6]=L1_FETCH_Instr_Bank[3].L1_st_value_a0[27] WDATA[7]=$undef WDATA[8]=L1_FETCH_Instr_Bank[3].L1_st_value_a0[28] WDATA[9]=$undef WDATA[10]=L1_FETCH_Instr_Bank[3].L1_st_value_a0[29] WDATA[11]=$undef WDATA[12]=L1_FETCH_Instr_Bank[3].L1_st_value_a0[30] WDATA[13]=$undef WDATA[14]=L1_FETCH_Instr_Bank[3].L1_st_value_a0[31] WDATA[15]=$undef WE=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/brams_map.v:277|/usr/local/bin/../share/yosys/ice40/brams_map.v:35"
.param INIT_0 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_1 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_2 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_3 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_4 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_5 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_6 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_7 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_8 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_9 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_A xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_B xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_C xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_D xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_E xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_F xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param READ_MODE 01
.param WRITE_MODE 01
.gate SB_LUT4 I0=$false I1=FETCH_Instr_st_reg_value_a0[7] I2=FETCH_Instr_st_reg_value_a0[31] I3=FETCH_Instr_ld_st_word_a0 O=L1_FETCH_Instr_Bank[3].L1_st_value_a0[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=FETCH_Instr_st_reg_value_a0[30] I2=FETCH_Instr_st_reg_value_a0[6] I3=FETCH_Instr_ld_st_word_a0 O=L1_FETCH_Instr_Bank[3].L1_st_value_a0[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_st_reg_value_a0[5] I2=FETCH_Instr_st_reg_value_a0[29] I3=FETCH_Instr_ld_st_word_a0 O=L1_FETCH_Instr_Bank[3].L1_st_value_a0[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=FETCH_Instr_st_reg_value_a0[28] I2=FETCH_Instr_st_reg_value_a0[4] I3=FETCH_Instr_ld_st_word_a0 O=L1_FETCH_Instr_Bank[3].L1_st_value_a0[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_st_reg_value_a0[3] I2=FETCH_Instr_st_reg_value_a0[27] I3=FETCH_Instr_ld_st_word_a0 O=L1_FETCH_Instr_Bank[3].L1_st_value_a0[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=FETCH_Instr_st_reg_value_a0[26] I2=FETCH_Instr_st_reg_value_a0[2] I3=FETCH_Instr_ld_st_word_a0 O=L1_FETCH_Instr_Bank[3].L1_st_value_a0[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_st_reg_value_a0[1] I2=FETCH_Instr_st_reg_value_a0[25] I3=FETCH_Instr_ld_st_word_a0 O=L1_FETCH_Instr_Bank[3].L1_st_value_a0[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=FETCH_Instr_st_reg_value_a0[0] I2=FETCH_Instr_st_reg_value_a0[24] I3=FETCH_Instr_ld_st_word_a0 O=L1_FETCH_Instr_Bank[3].L1_st_value_a0[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_CARRY CI=FETCH_Instr_non_aborting_isa_trap_a0_SB_LUT4_O_I2_SB_CARRY_CO_CI[9] CO=FETCH_Instr_non_aborting_isa_trap_a0_SB_LUT4_O_I2_SB_CARRY_CO_CI[10] I0=L1b_FETCH_Instr_Src[1].L1_reg_value_a0[9] I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_CARRY_I0_I1
.attr src "warp-v_risc-v_1-stage.sv:1047|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=FETCH_Instr_non_aborting_isa_trap_a0_SB_LUT4_O_I2_SB_CARRY_CO_CI[8] CO=FETCH_Instr_non_aborting_isa_trap_a0_SB_LUT4_O_I2_SB_CARRY_CO_CI[9] I0=L1b_FETCH_Instr_Src[1].L1_reg_value_a0[8] I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_CARRY_I0_1_I1
.attr src "warp-v_risc-v_1-stage.sv:1047|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=FETCH_Instr_st_reg_value_a0[8] O=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_CARRY_I0_1_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_CARRY CI=FETCH_Instr_non_aborting_isa_trap_a0_SB_LUT4_O_I2_SB_CARRY_CO_CI[7] CO=FETCH_Instr_non_aborting_isa_trap_a0_SB_LUT4_O_I2_SB_CARRY_CO_CI[8] I0=L1b_FETCH_Instr_Src[1].L1_reg_value_a0[7] I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_CARRY_I0_2_I1
.attr src "warp-v_risc-v_1-stage.sv:1047|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=FETCH_Instr_st_reg_value_a0[7] O=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_CARRY_I0_2_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_CARRY CI=FETCH_Instr_non_aborting_isa_trap_a0_SB_LUT4_O_I2_SB_CARRY_CO_CI[6] CO=FETCH_Instr_non_aborting_isa_trap_a0_SB_LUT4_O_I2_SB_CARRY_CO_CI[7] I0=L1b_FETCH_Instr_Src[1].L1_reg_value_a0[6] I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_CARRY_I0_3_I1
.attr src "warp-v_risc-v_1-stage.sv:1047|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=FETCH_Instr_st_reg_value_a0[6] O=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_CARRY_I0_3_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_CARRY CI=FETCH_Instr_non_aborting_isa_trap_a0_SB_LUT4_O_I2_SB_CARRY_CO_CI[5] CO=FETCH_Instr_non_aborting_isa_trap_a0_SB_LUT4_O_I2_SB_CARRY_CO_CI[6] I0=L1b_FETCH_Instr_Src[1].L1_reg_value_a0[5] I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_CARRY_I0_4_I1
.attr src "warp-v_risc-v_1-stage.sv:1047|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=FETCH_Instr_st_reg_value_a0[5] O=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_CARRY_I0_4_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_CARRY CI=FETCH_Instr_non_aborting_isa_trap_a0_SB_LUT4_O_I2_SB_CARRY_CO_CI[3] CO=FETCH_Instr_non_aborting_isa_trap_a0_SB_LUT4_O_I2_SB_CARRY_CO_CI[4] I0=L1b_FETCH_Instr_Src[1].L1_reg_value_a0[3] I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_CARRY_I0_5_I1
.attr src "warp-v_risc-v_1-stage.sv:1047|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=FETCH_Instr_st_reg_value_a0[3] O=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_CARRY_I0_5_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_CARRY CI=FETCH_Instr_non_aborting_isa_trap_a0_SB_LUT4_O_I2_SB_CARRY_CO_CI[2] CO=FETCH_Instr_non_aborting_isa_trap_a0_SB_LUT4_O_I2_SB_CARRY_CO_CI[3] I0=L1b_FETCH_Instr_Src[1].L1_reg_value_a0[2] I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_CARRY_I0_6_I1
.attr src "warp-v_risc-v_1-stage.sv:1047|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=FETCH_Instr_st_reg_value_a0[2] O=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_CARRY_I0_6_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_CARRY CI=FETCH_Instr_non_aborting_isa_trap_a0_SB_LUT4_O_I2_SB_CARRY_CO_CI[1] CO=FETCH_Instr_non_aborting_isa_trap_a0_SB_LUT4_O_I2_SB_CARRY_CO_CI[2] I0=L1b_FETCH_Instr_Src[1].L1_reg_value_a0[1] I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_CARRY_I0_7_I1
.attr src "warp-v_risc-v_1-stage.sv:1047|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=FETCH_Instr_st_reg_value_a0[1] O=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_CARRY_I0_7_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_CARRY CI=FETCH_Instr_non_aborting_isa_trap_a0_SB_LUT4_O_I2_SB_CARRY_CO_CI[10] CO=FETCH_Instr_non_aborting_isa_trap_a0_SB_LUT4_O_I2_SB_CARRY_CO_CI[11] I0=L1b_FETCH_Instr_Src[1].L1_reg_value_a0[10] I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_CARRY_I0_8_I1
.attr src "warp-v_risc-v_1-stage.sv:1047|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=FETCH_Instr_st_reg_value_a0[10] O=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_CARRY_I0_8_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_CARRY CI=$true CO=FETCH_Instr_non_aborting_isa_trap_a0_SB_LUT4_O_I2_SB_CARRY_CO_CI[1] I0=L1b_FETCH_Instr_Src[1].L1_reg_value_a0[0] I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_CARRY_I0_9_I1
.attr src "warp-v_risc-v_1-stage.sv:1047|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=FETCH_Instr_st_reg_value_a0[0] O=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_CARRY_I0_9_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=FETCH_Instr_st_reg_value_a0[9] O=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_CARRY_I0_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_I0 I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_I1 I2=FETCH_Instr_lui_rslt_a0_SB_LUT4_I2_O I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_O O=L1b_FETCH_Instr_Src[1].L1_reg_value_a0[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000001100000101
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_1_I0 I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_1_I1 I2=FETCH_Instr_lui_rslt_a0_SB_LUT4_I2_O I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_O O=L1b_FETCH_Instr_Src[1].L1_reg_value_a0[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000101000001100
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_1_I0_SB_LUT4_O_I0 I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_1_I0_SB_LUT4_O_I1 I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_1_I0_SB_LUT4_O_I2 I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_2_O O=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_1_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001000111110000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[30][6] I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=FETCH_Instr_lui_rslt_a0_SB_CARRY_I0_CO I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O O=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_1_I0_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000010100000011
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a0[27][6] I2=FETCH_Instr_Regs_value_a0[26][6] I3=FETCH_Instr_raw_a0[15] O=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=FETCH_Instr_raw_a0[15] I3=FETCH_Instr_lui_rslt_a0_SB_CARRY_I0_CO O=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_1_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a0[11][6] I2=FETCH_Instr_Regs_value_a0[15][6] I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O O=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a0[10][6] I2=FETCH_Instr_Regs_value_a0[14][6] I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O O=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=FETCH_Instr_lui_rslt_a0_SB_CARRY_I0_CO O=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_1_I0_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001000111110000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[9][6] I1=FETCH_Instr_Regs_value_a0[8][6] I2=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O I3=FETCH_Instr_raw_a0[15] O=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000001100000101
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[13][6] I1=FETCH_Instr_Regs_value_a0[12][6] I2=FETCH_Instr_raw_a0[15] I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O O=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[25][6] I1=FETCH_Instr_Regs_value_a0[24][6] I2=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O I3=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111110000001010
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[29][6] I1=FETCH_Instr_Regs_value_a0[28][6] I2=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O I3=FETCH_Instr_raw_a0[15] O=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100111110100000
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_1_I1_SB_LUT4_O_I1 I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_1_I1_SB_LUT4_O_I2 I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_2_O O=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_1_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=FETCH_Instr_lui_rslt_a0_SB_CARRY_I0_CO O=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_1_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001000111110000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[2][6] I1=FETCH_Instr_Regs_value_a0[6][6] I2=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O I3=FETCH_Instr_raw_a0[15] O=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[7][6] I1=FETCH_Instr_Regs_value_a0[3][6] I2=FETCH_Instr_raw_a0[15] I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O O=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000010100000011
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[19][6] I1=FETCH_Instr_Regs_value_a0[18][6] I2=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O I3=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 O=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111110000001010
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[23][6] I1=FETCH_Instr_Regs_value_a0[22][6] I2=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O I3=FETCH_Instr_raw_a0[15] O=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100111110100000
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=FETCH_Instr_lui_rslt_a0_SB_CARRY_I0_CO O=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_1_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[1][6] I1=FETCH_Instr_Regs_value_a0[0][6] I2=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O I3=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3 O=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111110000001010
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[5][6] I1=FETCH_Instr_Regs_value_a0[4][6] I2=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O I3=FETCH_Instr_raw_a0[15] O=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100111110100000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[17][6] I1=FETCH_Instr_Regs_value_a0[16][6] I2=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O I3=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111110000001010
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[21][6] I1=FETCH_Instr_Regs_value_a0[20][6] I2=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O I3=FETCH_Instr_raw_a0[15] O=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100111110100000
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_2_I0 I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_2_I1 I2=FETCH_Instr_lui_rslt_a0_SB_LUT4_I2_O I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_O O=L1b_FETCH_Instr_Src[1].L1_reg_value_a0[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000101000001100
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_2_I0_SB_LUT4_O_I0 I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_2_I0_SB_LUT4_O_I1 I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_2_I0_SB_LUT4_O_I2 I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_2_O O=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_2_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001000111110000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[30][3] I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=FETCH_Instr_lui_rslt_a0_SB_CARRY_I0_CO I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O O=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_2_I0_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000010100000011
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a0[27][3] I2=FETCH_Instr_Regs_value_a0[26][3] I3=FETCH_Instr_raw_a0[15] O=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=FETCH_Instr_raw_a0[15] I3=FETCH_Instr_lui_rslt_a0_SB_CARRY_I0_CO O=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_2_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a0[11][3] I2=FETCH_Instr_Regs_value_a0[15][3] I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O O=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a0[10][3] I2=FETCH_Instr_Regs_value_a0[14][3] I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O O=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=FETCH_Instr_lui_rslt_a0_SB_CARRY_I0_CO O=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_2_I0_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001000111110000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[9][3] I1=FETCH_Instr_Regs_value_a0[8][3] I2=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O I3=FETCH_Instr_raw_a0[15] O=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000001100000101
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[13][3] I1=FETCH_Instr_Regs_value_a0[12][3] I2=FETCH_Instr_raw_a0[15] I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O O=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[25][3] I1=FETCH_Instr_Regs_value_a0[24][3] I2=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O I3=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111110000001010
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[29][3] I1=FETCH_Instr_Regs_value_a0[28][3] I2=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O I3=FETCH_Instr_raw_a0[15] O=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100111110100000
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_2_I1_SB_LUT4_O_I1 I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_2_I1_SB_LUT4_O_I2 I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_2_O O=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_2_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=FETCH_Instr_lui_rslt_a0_SB_CARRY_I0_CO O=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_2_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001000111110000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[2][3] I1=FETCH_Instr_Regs_value_a0[6][3] I2=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O I3=FETCH_Instr_raw_a0[15] O=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[3][3] I1=FETCH_Instr_Regs_value_a0[7][3] I2=FETCH_Instr_raw_a0[15] I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O O=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000001100000101
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[19][3] I1=FETCH_Instr_Regs_value_a0[18][3] I2=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O I3=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 O=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111110000001010
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[23][3] I1=FETCH_Instr_Regs_value_a0[22][3] I2=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O I3=FETCH_Instr_raw_a0[15] O=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100111110100000
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=FETCH_Instr_lui_rslt_a0_SB_CARRY_I0_CO O=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_2_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[1][3] I1=FETCH_Instr_Regs_value_a0[0][3] I2=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O I3=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3 O=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111110000001010
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[5][3] I1=FETCH_Instr_Regs_value_a0[4][3] I2=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O I3=FETCH_Instr_raw_a0[15] O=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100111110100000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[17][3] I1=FETCH_Instr_Regs_value_a0[16][3] I2=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O I3=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111110000001010
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[21][3] I1=FETCH_Instr_Regs_value_a0[20][3] I2=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O I3=FETCH_Instr_raw_a0[15] O=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100111110100000
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_3_I0 I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_3_I1 I2=FETCH_Instr_lui_rslt_a0_SB_LUT4_I2_O I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_O O=L1b_FETCH_Instr_Src[1].L1_reg_value_a0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000001100000101
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_3_I0_SB_LUT4_O_I1 I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_3_I0_SB_LUT4_O_I2 I3=FETCH_Instr_lui_rslt_a0_SB_CARRY_I0_CO O=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_3_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_3_I0_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_3_I0_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_3_I0_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_2_O O=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_3_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000111111101110
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[17][1] I1=FETCH_Instr_Regs_value_a0[21][1] I2=FETCH_Instr_raw_a0[15] I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O O=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_3_I0_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000001100000101
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[16][1] I1=FETCH_Instr_Regs_value_a0[20][1] I2=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O I3=FETCH_Instr_raw_a0[15] O=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_3_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[19][1] I1=FETCH_Instr_Regs_value_a0[18][1] I2=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O I3=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_3_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 O=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_3_I0_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111110000001010
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[23][1] I1=FETCH_Instr_Regs_value_a0[22][1] I2=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O I3=FETCH_Instr_raw_a0[15] O=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_3_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100111110100000
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_2_O O=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_3_I0_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001000100001111
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[3][1] I1=FETCH_Instr_Regs_value_a0[2][1] I2=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O I3=FETCH_Instr_raw_a0[15] O=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[7][1] I1=FETCH_Instr_Regs_value_a0[6][1] I2=FETCH_Instr_raw_a0[15] I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O O=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[1][1] I1=FETCH_Instr_Regs_value_a0[0][1] I2=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O I3=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111110000001010
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[5][1] I1=FETCH_Instr_Regs_value_a0[4][1] I2=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O I3=FETCH_Instr_raw_a0[15] O=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100111110100000
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_3_I1_SB_LUT4_O_I1 I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_3_I1_SB_LUT4_O_I2 I3=FETCH_Instr_lui_rslt_a0_SB_CARRY_I0_CO O=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_3_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110000001111
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_3_I1_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_3_I1_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_3_I1_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_2_O O=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_3_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111000011101110
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[9][1] I1=FETCH_Instr_Regs_value_a0[13][1] I2=FETCH_Instr_raw_a0[15] I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O O=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_3_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000001100000101
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[8][1] I1=FETCH_Instr_Regs_value_a0[12][1] I2=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O I3=FETCH_Instr_raw_a0[15] O=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_3_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[11][1] I1=FETCH_Instr_Regs_value_a0[10][1] I2=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O I3=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_3_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 O=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_3_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111001100000101
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[15][1] I1=FETCH_Instr_Regs_value_a0[14][1] I2=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O I3=FETCH_Instr_raw_a0[15] O=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_3_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0011111101010000
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O I3=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 O=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_3_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111110000000101
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a0[25][1] I2=FETCH_Instr_Regs_value_a0[24][1] I3=FETCH_Instr_raw_a0[15] O=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a0[26][1] I2=FETCH_Instr_Regs_value_a0[27][1] I3=FETCH_Instr_raw_a0[15] O=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=FETCH_Instr_Regs_value_a0[30][1] I2=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_2_O O=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100111101010000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a0[29][1] I2=FETCH_Instr_Regs_value_a0[28][1] I3=FETCH_Instr_raw_a0[15] O=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_4_I0 I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_4_I1 I2=FETCH_Instr_lui_rslt_a0_SB_LUT4_I2_O I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_O O=L1b_FETCH_Instr_Src[1].L1_reg_value_a0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000001100000101
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_4_I0_SB_LUT4_O_I1 I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_4_I0_SB_LUT4_O_I2 I3=FETCH_Instr_lui_rslt_a0_SB_CARRY_I0_CO O=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_4_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_4_I0_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_4_I0_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_4_I0_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_2_O O=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_4_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000111111101110
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[17][0] I1=FETCH_Instr_Regs_value_a0[21][0] I2=FETCH_Instr_raw_a0[15] I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O O=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_4_I0_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000001100000101
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[16][0] I1=FETCH_Instr_Regs_value_a0[20][0] I2=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O I3=FETCH_Instr_raw_a0[15] O=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_4_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[19][0] I1=FETCH_Instr_Regs_value_a0[18][0] I2=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O I3=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_4_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 O=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_4_I0_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111110000001010
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[23][0] I1=FETCH_Instr_Regs_value_a0[22][0] I2=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O I3=FETCH_Instr_raw_a0[15] O=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_4_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100111110100000
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_4_I0_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_4_I0_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_4_I0_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_2_O O=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_4_I0_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001000100001111
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[3][0] I1=FETCH_Instr_Regs_value_a0[2][0] I2=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O I3=FETCH_Instr_raw_a0[15] O=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_4_I0_SB_LUT4_O_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[7][0] I1=FETCH_Instr_Regs_value_a0[6][0] I2=FETCH_Instr_raw_a0[15] I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O O=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_4_I0_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[1][0] I1=FETCH_Instr_Regs_value_a0[0][0] I2=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O I3=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_4_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_4_I0_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111110000001010
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[5][0] I1=FETCH_Instr_Regs_value_a0[4][0] I2=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O I3=FETCH_Instr_raw_a0[15] O=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_4_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100111110100000
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_4_I1_SB_LUT4_O_I1 I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_4_I1_SB_LUT4_O_I2 I3=FETCH_Instr_lui_rslt_a0_SB_CARRY_I0_CO O=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_4_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110000001111
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_4_I1_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_4_I1_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_4_I1_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_2_O O=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_4_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111000011101110
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[9][0] I1=FETCH_Instr_Regs_value_a0[13][0] I2=FETCH_Instr_raw_a0[15] I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O O=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_4_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000001100000101
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[8][0] I1=FETCH_Instr_Regs_value_a0[12][0] I2=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O I3=FETCH_Instr_raw_a0[15] O=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_4_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[11][0] I1=FETCH_Instr_Regs_value_a0[10][0] I2=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O I3=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_4_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 O=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_4_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111001100000101
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[15][0] I1=FETCH_Instr_Regs_value_a0[14][0] I2=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O I3=FETCH_Instr_raw_a0[15] O=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_4_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0011111101010000
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O I3=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 O=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_4_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111110000000101
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a0[25][0] I2=FETCH_Instr_Regs_value_a0[24][0] I3=FETCH_Instr_raw_a0[15] O=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a0[26][0] I2=FETCH_Instr_Regs_value_a0[27][0] I3=FETCH_Instr_raw_a0[15] O=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=FETCH_Instr_Regs_value_a0[30][0] I2=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_2_O O=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100111101010000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a0[29][0] I2=FETCH_Instr_Regs_value_a0[28][0] I3=FETCH_Instr_raw_a0[15] O=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_5_I0 I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_5_I1 I2=FETCH_Instr_lui_rslt_a0_SB_LUT4_I2_O I3=FETCH_Instr_lui_rslt_a0_SB_CARRY_I0_CO O=L1b_FETCH_Instr_Src[1].L1_reg_value_a0[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000001100000101
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_5_I0_SB_LUT4_O_I0 I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_5_I0_SB_LUT4_O_I1 I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_5_I0_SB_LUT4_O_I2 I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_2_O O=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_5_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001000111110000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[30][9] I1=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_5_I0_SB_LUT4_O_I0_SB_LUT4_O_I2 I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_O O=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_5_I0_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111100000000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[27][9] I1=FETCH_Instr_Regs_value_a0[26][9] I2=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O I3=FETCH_Instr_raw_a0[15] O=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_5_I0_SB_LUT4_O_I0_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_5_I0_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_5_I0_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_O I3=FETCH_Instr_raw_a0[15] O=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_5_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a0[23][9] I2=FETCH_Instr_Regs_value_a0[19][9] I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O O=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_5_I0_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a0[22][9] I2=FETCH_Instr_Regs_value_a0[18][9] I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O O=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_5_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_5_I0_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_5_I0_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_5_I0_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_O O=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_5_I0_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1110111011110000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[29][9] I1=FETCH_Instr_Regs_value_a0[25][9] I2=FETCH_Instr_raw_a0[15] I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O O=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_5_I0_SB_LUT4_O_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000010100000011
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[28][9] I1=FETCH_Instr_Regs_value_a0[24][9] I2=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O I3=FETCH_Instr_raw_a0[15] O=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_5_I0_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0101001100000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[17][9] I1=FETCH_Instr_Regs_value_a0[16][9] I2=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O I3=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_5_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_5_I0_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111001100000101
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[21][9] I1=FETCH_Instr_Regs_value_a0[20][9] I2=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O I3=FETCH_Instr_raw_a0[15] O=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_5_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0011111101010000
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_5_I1_SB_LUT4_O_I0 I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_5_I1_SB_LUT4_O_I1 I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_5_I1_SB_LUT4_O_I2 I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_2_O O=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_5_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111000000010001
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_5_I1_SB_LUT4_O_I0_SB_LUT4_O_I0 I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_5_I1_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_O I3=FETCH_Instr_raw_a0[15] O=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_5_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a0[1][9] I2=FETCH_Instr_Regs_value_a0[5][9] I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O O=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_5_I1_SB_LUT4_O_I0_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a0[0][9] I2=FETCH_Instr_Regs_value_a0[4][9] I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O O=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_5_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_5_I1_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_5_I1_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=FETCH_Instr_raw_a0[15] I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_O O=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_5_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a0[9][9] I2=FETCH_Instr_Regs_value_a0[13][9] I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O O=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_5_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a0[8][9] I2=FETCH_Instr_Regs_value_a0[12][9] I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O O=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_5_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_5_I1_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_5_I1_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_5_I1_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_O O=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_5_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001000111110000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[11][9] I1=FETCH_Instr_Regs_value_a0[10][9] I2=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O I3=FETCH_Instr_raw_a0[15] O=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_5_I1_SB_LUT4_O_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[15][9] I1=FETCH_Instr_Regs_value_a0[14][9] I2=FETCH_Instr_raw_a0[15] I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O O=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_5_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[3][9] I1=FETCH_Instr_Regs_value_a0[2][9] I2=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O I3=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_5_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_5_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111001100000101
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[7][9] I1=FETCH_Instr_Regs_value_a0[6][9] I2=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O I3=FETCH_Instr_raw_a0[15] O=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_5_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0011111101010000
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_6_I0 I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_6_I1 I2=FETCH_Instr_lui_rslt_a0_SB_LUT4_I2_O I3=FETCH_Instr_lui_rslt_a0_SB_CARRY_I0_CO O=L1b_FETCH_Instr_Src[1].L1_reg_value_a0[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000010100000011
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_6_I0_SB_LUT4_O_I1 I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_6_I0_SB_LUT4_O_I2 I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_O O=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_6_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_6_I0_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_6_I0_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_6_I0_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_2_O O=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_6_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111000011101110
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[1][8] I1=FETCH_Instr_Regs_value_a0[5][8] I2=FETCH_Instr_raw_a0[15] I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O O=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_6_I0_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000001100000101
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[0][8] I1=FETCH_Instr_Regs_value_a0[4][8] I2=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O I3=FETCH_Instr_raw_a0[15] O=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_6_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[3][8] I1=FETCH_Instr_Regs_value_a0[2][8] I2=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O I3=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_6_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 O=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_6_I0_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111001100000101
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[7][8] I1=FETCH_Instr_Regs_value_a0[6][8] I2=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O I3=FETCH_Instr_raw_a0[15] O=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_6_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0011111101010000
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_6_I0_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_6_I0_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_6_I0_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_2_O O=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_6_I0_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001000100001111
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[11][8] I1=FETCH_Instr_Regs_value_a0[10][8] I2=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O I3=FETCH_Instr_raw_a0[15] O=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_6_I0_SB_LUT4_O_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[15][8] I1=FETCH_Instr_Regs_value_a0[14][8] I2=FETCH_Instr_raw_a0[15] I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O O=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_6_I0_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[9][8] I1=FETCH_Instr_Regs_value_a0[8][8] I2=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O I3=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_6_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_6_I0_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111110000001010
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[13][8] I1=FETCH_Instr_Regs_value_a0[12][8] I2=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O I3=FETCH_Instr_raw_a0[15] O=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_6_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100111110100000
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_6_I1_SB_LUT4_O_I1 I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_6_I1_SB_LUT4_O_I2 I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_O O=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_6_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_6_I1_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_6_I1_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_6_I1_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_2_O O=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_6_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001000111110000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[23][8] I1=FETCH_Instr_Regs_value_a0[19][8] I2=FETCH_Instr_raw_a0[15] I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O O=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_6_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000101000001100
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[22][8] I1=FETCH_Instr_Regs_value_a0[18][8] I2=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O I3=FETCH_Instr_raw_a0[15] O=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_6_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[17][8] I1=FETCH_Instr_Regs_value_a0[16][8] I2=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O I3=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_6_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 O=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_6_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111001100000101
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[21][8] I1=FETCH_Instr_Regs_value_a0[20][8] I2=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O I3=FETCH_Instr_raw_a0[15] O=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_6_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0011111101010000
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_6_I1_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_6_I1_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_6_I1_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_2_O O=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_6_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111000011101110
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[29][8] I1=FETCH_Instr_Regs_value_a0[28][8] I2=FETCH_Instr_raw_a0[15] I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O O=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_6_I1_SB_LUT4_O_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[25][8] I1=FETCH_Instr_Regs_value_a0[24][8] I2=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O I3=FETCH_Instr_raw_a0[15] O=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_6_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000001100000101
.gate SB_LUT4 I0=$false I1=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O I2=FETCH_Instr_Regs_value_a0[30][8] I3=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_6_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_6_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000111111
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[27][8] I1=FETCH_Instr_Regs_value_a0[26][8] I2=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O I3=FETCH_Instr_raw_a0[15] O=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_6_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_7_I0 I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_7_I1 I2=FETCH_Instr_lui_rslt_a0_SB_LUT4_I2_O I3=FETCH_Instr_lui_rslt_a0_SB_CARRY_I0_CO O=L1b_FETCH_Instr_Src[1].L1_reg_value_a0[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000010100000011
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_7_I0_SB_LUT4_O_I1 I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_7_I0_SB_LUT4_O_I2 I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_O O=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_7_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_7_I0_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_7_I0_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_7_I0_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_2_O O=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_7_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001000100001111
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[3][7] I1=FETCH_Instr_Regs_value_a0[2][7] I2=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O I3=FETCH_Instr_raw_a0[15] O=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_7_I0_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[7][7] I1=FETCH_Instr_Regs_value_a0[6][7] I2=FETCH_Instr_raw_a0[15] I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O O=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_7_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[1][7] I1=FETCH_Instr_Regs_value_a0[0][7] I2=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O I3=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_7_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 O=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_7_I0_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111110000001010
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[5][7] I1=FETCH_Instr_Regs_value_a0[4][7] I2=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O I3=FETCH_Instr_raw_a0[15] O=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_7_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100111110100000
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_7_I0_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_7_I0_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_7_I0_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_2_O O=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_7_I0_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111000011101110
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[9][7] I1=FETCH_Instr_Regs_value_a0[13][7] I2=FETCH_Instr_raw_a0[15] I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O O=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_7_I0_SB_LUT4_O_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000001100000101
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[8][7] I1=FETCH_Instr_Regs_value_a0[12][7] I2=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O I3=FETCH_Instr_raw_a0[15] O=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_7_I0_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[11][7] I1=FETCH_Instr_Regs_value_a0[10][7] I2=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O I3=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_7_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_7_I0_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111001100000101
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[15][7] I1=FETCH_Instr_Regs_value_a0[14][7] I2=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O I3=FETCH_Instr_raw_a0[15] O=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_7_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0011111101010000
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_7_I1_SB_LUT4_O_I1 I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_7_I1_SB_LUT4_O_I2 I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_O O=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_7_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_7_I1_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_7_I1_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_7_I1_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_2_O O=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_7_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001000111110000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[23][7] I1=FETCH_Instr_Regs_value_a0[19][7] I2=FETCH_Instr_raw_a0[15] I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O O=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_7_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000101000001100
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[22][7] I1=FETCH_Instr_Regs_value_a0[18][7] I2=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O I3=FETCH_Instr_raw_a0[15] O=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_7_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[17][7] I1=FETCH_Instr_Regs_value_a0[16][7] I2=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O I3=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_7_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 O=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_7_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111001100000101
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[21][7] I1=FETCH_Instr_Regs_value_a0[20][7] I2=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O I3=FETCH_Instr_raw_a0[15] O=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_7_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0011111101010000
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_7_I1_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_7_I1_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_7_I1_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_2_O O=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_7_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111000011101110
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[29][7] I1=FETCH_Instr_Regs_value_a0[28][7] I2=FETCH_Instr_raw_a0[15] I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O O=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_7_I1_SB_LUT4_O_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[25][7] I1=FETCH_Instr_Regs_value_a0[24][7] I2=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O I3=FETCH_Instr_raw_a0[15] O=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_7_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000001100000101
.gate SB_LUT4 I0=$false I1=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O I2=FETCH_Instr_Regs_value_a0[30][7] I3=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_7_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_7_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000111111
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[27][7] I1=FETCH_Instr_Regs_value_a0[26][7] I2=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O I3=FETCH_Instr_raw_a0[15] O=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_7_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_8_I0 I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_8_I1 I2=FETCH_Instr_lui_rslt_a0_SB_LUT4_I2_O I3=FETCH_Instr_lui_rslt_a0_SB_CARRY_I0_CO O=L1b_FETCH_Instr_Src[1].L1_reg_value_a0[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000010100000011
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_8_I0_SB_LUT4_O_I1 I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_8_I0_SB_LUT4_O_I2 I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_O O=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_8_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_8_I0_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_8_I0_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_8_I0_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_2_O O=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_8_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001000100001111
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[3][5] I1=FETCH_Instr_Regs_value_a0[2][5] I2=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O I3=FETCH_Instr_raw_a0[15] O=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_8_I0_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[7][5] I1=FETCH_Instr_Regs_value_a0[6][5] I2=FETCH_Instr_raw_a0[15] I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O O=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_8_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[1][5] I1=FETCH_Instr_Regs_value_a0[0][5] I2=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O I3=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_8_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 O=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_8_I0_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111110000001010
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[5][5] I1=FETCH_Instr_Regs_value_a0[4][5] I2=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O I3=FETCH_Instr_raw_a0[15] O=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_8_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100111110100000
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_8_I0_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_8_I0_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_8_I0_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_2_O O=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_8_I0_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111000011101110
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[9][5] I1=FETCH_Instr_Regs_value_a0[13][5] I2=FETCH_Instr_raw_a0[15] I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O O=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_8_I0_SB_LUT4_O_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000001100000101
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[8][5] I1=FETCH_Instr_Regs_value_a0[12][5] I2=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O I3=FETCH_Instr_raw_a0[15] O=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_8_I0_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[11][5] I1=FETCH_Instr_Regs_value_a0[10][5] I2=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O I3=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_8_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_8_I0_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111001100000101
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[15][5] I1=FETCH_Instr_Regs_value_a0[14][5] I2=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O I3=FETCH_Instr_raw_a0[15] O=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_8_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0011111101010000
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_8_I1_SB_LUT4_O_I1 I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_8_I1_SB_LUT4_O_I2 I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_O O=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_8_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_8_I1_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_8_I1_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_8_I1_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_2_O O=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_8_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001000111110000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[23][5] I1=FETCH_Instr_Regs_value_a0[19][5] I2=FETCH_Instr_raw_a0[15] I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O O=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_8_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000101000001100
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[22][5] I1=FETCH_Instr_Regs_value_a0[18][5] I2=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O I3=FETCH_Instr_raw_a0[15] O=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_8_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[17][5] I1=FETCH_Instr_Regs_value_a0[16][5] I2=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O I3=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_8_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 O=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_8_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111001100000101
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[21][5] I1=FETCH_Instr_Regs_value_a0[20][5] I2=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O I3=FETCH_Instr_raw_a0[15] O=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_8_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0011111101010000
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_8_I1_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_8_I1_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_8_I1_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_2_O O=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_8_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111000011101110
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[29][5] I1=FETCH_Instr_Regs_value_a0[28][5] I2=FETCH_Instr_raw_a0[15] I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O O=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_8_I1_SB_LUT4_O_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[25][5] I1=FETCH_Instr_Regs_value_a0[24][5] I2=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O I3=FETCH_Instr_raw_a0[15] O=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_8_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000001100000101
.gate SB_LUT4 I0=$false I1=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O I2=FETCH_Instr_Regs_value_a0[30][5] I3=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_8_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_8_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000111111
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[27][5] I1=FETCH_Instr_Regs_value_a0[26][5] I2=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O I3=FETCH_Instr_raw_a0[15] O=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_8_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_9_I0 I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_9_I1 I2=FETCH_Instr_lui_rslt_a0_SB_LUT4_I2_O I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_O O=L1b_FETCH_Instr_Src[1].L1_reg_value_a0[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000001100000101
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_9_I0_SB_LUT4_O_I0 I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_9_I0_SB_LUT4_O_I1 I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_9_I0_SB_LUT4_O_I2 I3=FETCH_Instr_lui_rslt_a0_SB_CARRY_I0_CO O=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_9_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001000111110000
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_9_I0_SB_LUT4_O_I0_SB_LUT4_O_I0 I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_9_I0_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_2_O I3=FETCH_Instr_raw_a0[15] O=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_9_I0_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000001100000101
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a0[1][2] I2=FETCH_Instr_Regs_value_a0[5][2] I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O O=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_9_I0_SB_LUT4_O_I0_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a0[0][2] I2=FETCH_Instr_Regs_value_a0[4][2] I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O O=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_9_I0_SB_LUT4_O_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_9_I0_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_9_I0_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=FETCH_Instr_raw_a0[15] I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_2_O O=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_9_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a0[3][2] I2=FETCH_Instr_Regs_value_a0[7][2] I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O O=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_9_I0_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a0[2][2] I2=FETCH_Instr_Regs_value_a0[6][2] I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O O=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_9_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_9_I0_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_9_I0_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_9_I0_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_2_O O=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_9_I0_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1110111011110000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[23][2] I1=FETCH_Instr_Regs_value_a0[19][2] I2=FETCH_Instr_raw_a0[15] I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O O=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_9_I0_SB_LUT4_O_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000010100000011
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[22][2] I1=FETCH_Instr_Regs_value_a0[18][2] I2=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O I3=FETCH_Instr_raw_a0[15] O=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_9_I0_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0101001100000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[17][2] I1=FETCH_Instr_Regs_value_a0[16][2] I2=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O I3=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_9_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_9_I0_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111001100000101
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[21][2] I1=FETCH_Instr_Regs_value_a0[20][2] I2=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O I3=FETCH_Instr_raw_a0[15] O=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_9_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0011111101010000
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_9_I1_SB_LUT4_O_I0 I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_9_I1_SB_LUT4_O_I1 I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_9_I1_SB_LUT4_O_I2 I3=FETCH_Instr_lui_rslt_a0_SB_CARRY_I0_CO O=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_9_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001000111110000
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_9_I1_SB_LUT4_O_I0_SB_LUT4_O_I0 I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_9_I1_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=FETCH_Instr_raw_a0[15] I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_2_O O=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_9_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a0[11][2] I2=FETCH_Instr_Regs_value_a0[15][2] I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O O=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_9_I1_SB_LUT4_O_I0_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a0[10][2] I2=FETCH_Instr_Regs_value_a0[14][2] I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O O=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_9_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_9_I1_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_9_I1_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_2_O I3=FETCH_Instr_raw_a0[15] O=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_9_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a0[9][2] I2=FETCH_Instr_Regs_value_a0[13][2] I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O O=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_9_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a0[8][2] I2=FETCH_Instr_Regs_value_a0[12][2] I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O O=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_9_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_9_I1_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_9_I1_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_9_I1_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_2_O O=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_9_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111000000010001
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[29][2] I1=FETCH_Instr_Regs_value_a0[28][2] I2=FETCH_Instr_raw_a0[15] I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O O=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_9_I1_SB_LUT4_O_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[25][2] I1=FETCH_Instr_Regs_value_a0[24][2] I2=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O I3=FETCH_Instr_raw_a0[15] O=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_9_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a0[30][2] I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_9_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O O=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_9_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001100001111
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a0[27][2] I2=FETCH_Instr_Regs_value_a0[26][2] I3=FETCH_Instr_raw_a0[15] O=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_9_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_I0_SB_LUT4_O_I2 I3=FETCH_Instr_lui_rslt_a0_SB_CARRY_I0_CO O=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_2_O O=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000111111101110
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[17][10] I1=FETCH_Instr_Regs_value_a0[21][10] I2=FETCH_Instr_raw_a0[15] I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O O=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000001100000101
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[16][10] I1=FETCH_Instr_Regs_value_a0[20][10] I2=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O I3=FETCH_Instr_raw_a0[15] O=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[19][10] I1=FETCH_Instr_Regs_value_a0[18][10] I2=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O I3=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 O=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111110000001010
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[23][10] I1=FETCH_Instr_Regs_value_a0[22][10] I2=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O I3=FETCH_Instr_raw_a0[15] O=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100111110100000
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_2_O O=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_I0_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001000100001111
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[3][10] I1=FETCH_Instr_Regs_value_a0[2][10] I2=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O I3=FETCH_Instr_raw_a0[15] O=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[7][10] I1=FETCH_Instr_Regs_value_a0[6][10] I2=FETCH_Instr_raw_a0[15] I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O O=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[1][10] I1=FETCH_Instr_Regs_value_a0[0][10] I2=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O I3=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111110000001010
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[5][10] I1=FETCH_Instr_Regs_value_a0[4][10] I2=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O I3=FETCH_Instr_raw_a0[15] O=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100111110100000
.gate SB_LUT4 I0=$false I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=FETCH_Instr_lui_rslt_a0_SB_CARRY_I0_CO O=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110000001111
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_2_O O=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111000011101110
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[9][10] I1=FETCH_Instr_Regs_value_a0[13][10] I2=FETCH_Instr_raw_a0[15] I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O O=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000001100000101
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[8][10] I1=FETCH_Instr_Regs_value_a0[12][10] I2=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O I3=FETCH_Instr_raw_a0[15] O=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[11][10] I1=FETCH_Instr_Regs_value_a0[10][10] I2=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O I3=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 O=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111001100000101
.gate SB_LUT4 I0=FETCH_Instr_Regs_value_a0[15][10] I1=FETCH_Instr_Regs_value_a0[14][10] I2=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O I3=FETCH_Instr_raw_a0[15] O=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0011111101010000
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O I3=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 O=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111110000000101
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a0[25][10] I2=FETCH_Instr_Regs_value_a0[24][10] I3=FETCH_Instr_raw_a0[15] O=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a0[26][10] I2=FETCH_Instr_Regs_value_a0[27][10] I3=FETCH_Instr_raw_a0[15] O=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=FETCH_Instr_Regs_value_a0[30][10] I2=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_1_O I3=FETCH_Instr_lui_rslt_a0_SB_LUT4_I1_2_O O=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100111101010000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Regs_value_a0[29][10] I2=FETCH_Instr_Regs_value_a0[28][10] I3=FETCH_Instr_raw_a0[15] O=L1b_FETCH_Instr_Src[1].L1_reg_value_a0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000111100110011
.gate SB_DFF C=clk D=FETCH_Instr_addr_a0[1] Q=MEM_Data_addr_a1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage_gen.sv:1179|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=FETCH_Instr_addr_a0[0] Q=MEM_Data_addr_a1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage_gen.sv:1179|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$false Q=MEM_Data_ld_st_half_a1
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage_gen.sv:1185|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=$false I2=MEM_Data_ld_st_half_a1 I3=MEM_Data_addr_a1[0] O=MEM_Data_ld_st_half_a1_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111100000000
.gate SB_DFF C=clk D=FETCH_Instr_ld_st_word_a0 Q=MEM_Data_ld_st_word_a1
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage_gen.sv:1188|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSS C=clk D=MEM_Data_raw_funct3_a1_SB_DFFSS_Q_D Q=MEM_Data_raw_funct3_a1 S=MEM_Data_raw_funct3_a1_SB_DFFSS_Q_S
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage_gen.sv:1194|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=FETCH_Instr_Pc_a0[4] I1=FETCH_Instr_Pc_a0[5] I2=FETCH_Instr_Pc_a0[2] I3=FETCH_Instr_Pc_a0[3] O=MEM_Data_raw_funct3_a1_SB_DFFSS_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1100000100011010
.gate SB_LUT4 I0=FETCH_Instr_replay_a0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O I1=FETCH_Instr_addi_rslt_a0[0] I2=MEM_Data_raw_funct3_a1_SB_DFFSS_Q_S I3=FETCH_Instr_stall_cnt_upper_mul_a1_SB_LUT4_I3_O O=FETCH_Instr_rslt_a0_SB_LUT4_O_31_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000011111000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_Pc_a0[2] I2=FETCH_Instr_Pc_a0[3] I3=FETCH_Instr_raw_a0_SB_LUT4_O_I2 O=MEM_Data_raw_funct3_a1_SB_DFFSS_Q_S
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100000000
.gate SB_LUT4 I0=MEM_Data_raw_funct3_a1_SB_LUT4_I2_I0 I1=MEM_Data_raw_funct3_a1_SB_LUT4_I2_I1 I2=MEM_Data_raw_funct3_a1 I3=MEM_Data_ld_st_word_a1 O=MEM_Data_raw_funct3_a1_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$false I1=MEM_Data_raw_funct3_a1_SB_LUT4_I2_1_I1 I2=MEM_Data_raw_funct3_a1 I3=MEM_Data_ld_st_half_a1 O=MEM_Data_raw_funct3_a1_SB_LUT4_I2_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000000011
.gate SB_LUT4 I0=$false I1=$false I2=MEM_Data_raw_funct3_a1_SB_LUT4_I2_I1 I3=MEM_Data_raw_funct3_a1_SB_LUT4_I2_I0 O=MEM_Data_raw_funct3_a1_SB_LUT4_I2_1_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111111110000
.gate SB_LUT4 I0=$false I1=MEM_Data_addr_a1[0] I2=MEM_Data_ld_st_half_a1 I3=MEM_Data_raw_funct3_a1_SB_LUT4_I2_I0_SB_LUT4_O_I3 O=MEM_Data_raw_funct3_a1_SB_LUT4_I2_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100000000
.gate SB_LUT4 I0=$false I1=MEM_Data_ld_value_a1[7] I2=MEM_Data_ld_value_a1[23] I3=MEM_Data_addr_a1[1] O=MEM_Data_raw_funct3_a1_SB_LUT4_I2_I0_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=$false I1=MEM_Data_ld_st_half_a1 I2=MEM_Data_addr_a1[0] I3=MEM_Data_raw_funct3_a1_SB_LUT4_I2_I1_SB_LUT4_O_I3 O=MEM_Data_raw_funct3_a1_SB_LUT4_I2_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000000000
.gate SB_LUT4 I0=$false I1=MEM_Data_ld_value_a1[15] I2=MEM_Data_ld_value_a1[31] I3=MEM_Data_addr_a1[1] O=MEM_Data_raw_funct3_a1_SB_LUT4_I2_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000111100110011
.gate SB_DFF C=clk D=FETCH_Instr_valid_ld_a0 Q=MEM_Data_valid_ld_a1
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage_gen.sv:1200|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=cyc_cnt[30] O=cyc_cnt_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=cyc_cnt[28] O=cyc_cnt_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=cyc_cnt[19] O=cyc_cnt_SB_LUT4_I3_10_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_CARRY CI=cyc_cnt_SB_LUT4_I3_O_SB_CARRY_I1_CO[19] CO=cyc_cnt_SB_LUT4_I3_O_SB_CARRY_I1_CO[20] I0=$false I1=cyc_cnt_SB_LUT4_I3_10_O
.attr src "warp-v_risc-v_1-stage.sv:1820|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=cyc_cnt[18] O=cyc_cnt_SB_LUT4_I3_11_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_CARRY CI=cyc_cnt_SB_LUT4_I3_O_SB_CARRY_I1_CO[18] CO=cyc_cnt_SB_LUT4_I3_O_SB_CARRY_I1_CO[19] I0=$false I1=cyc_cnt_SB_LUT4_I3_11_O
.attr src "warp-v_risc-v_1-stage.sv:1820|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=cyc_cnt[17] O=cyc_cnt_SB_LUT4_I3_12_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_CARRY CI=cyc_cnt_SB_LUT4_I3_O_SB_CARRY_I1_CO[17] CO=cyc_cnt_SB_LUT4_I3_O_SB_CARRY_I1_CO[18] I0=$false I1=cyc_cnt_SB_LUT4_I3_12_O
.attr src "warp-v_risc-v_1-stage.sv:1820|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=cyc_cnt[16] O=cyc_cnt_SB_LUT4_I3_13_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_CARRY CI=cyc_cnt_SB_LUT4_I3_O_SB_CARRY_I1_CO[16] CO=cyc_cnt_SB_LUT4_I3_O_SB_CARRY_I1_CO[17] I0=$false I1=cyc_cnt_SB_LUT4_I3_13_O
.attr src "warp-v_risc-v_1-stage.sv:1820|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=cyc_cnt[15] O=cyc_cnt_SB_LUT4_I3_14_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_CARRY CI=cyc_cnt_SB_LUT4_I3_O_SB_CARRY_I1_CO[15] CO=cyc_cnt_SB_LUT4_I3_O_SB_CARRY_I1_CO[16] I0=$false I1=cyc_cnt_SB_LUT4_I3_14_O
.attr src "warp-v_risc-v_1-stage.sv:1820|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=cyc_cnt[14] O=cyc_cnt_SB_LUT4_I3_15_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_CARRY CI=cyc_cnt_SB_LUT4_I3_O_SB_CARRY_I1_CO[14] CO=cyc_cnt_SB_LUT4_I3_O_SB_CARRY_I1_CO[15] I0=$false I1=cyc_cnt_SB_LUT4_I3_15_O
.attr src "warp-v_risc-v_1-stage.sv:1820|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=cyc_cnt[13] O=cyc_cnt_SB_LUT4_I3_16_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_CARRY CI=cyc_cnt_SB_LUT4_I3_O_SB_CARRY_I1_CO[13] CO=cyc_cnt_SB_LUT4_I3_O_SB_CARRY_I1_CO[14] I0=$false I1=cyc_cnt_SB_LUT4_I3_16_O
.attr src "warp-v_risc-v_1-stage.sv:1820|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=cyc_cnt[12] O=cyc_cnt_SB_LUT4_I3_17_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_CARRY CI=cyc_cnt_SB_LUT4_I3_O_SB_CARRY_I1_CO[12] CO=cyc_cnt_SB_LUT4_I3_O_SB_CARRY_I1_CO[13] I0=$false I1=cyc_cnt_SB_LUT4_I3_17_O
.attr src "warp-v_risc-v_1-stage.sv:1820|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=cyc_cnt[11] O=cyc_cnt_SB_LUT4_I3_18_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_CARRY CI=cyc_cnt_SB_LUT4_I3_O_SB_CARRY_I1_CO[11] CO=cyc_cnt_SB_LUT4_I3_O_SB_CARRY_I1_CO[12] I0=$false I1=cyc_cnt_SB_LUT4_I3_18_O
.attr src "warp-v_risc-v_1-stage.sv:1820|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=cyc_cnt[10] O=cyc_cnt_SB_LUT4_I3_19_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_CARRY CI=cyc_cnt_SB_LUT4_I3_O_SB_CARRY_I1_CO[10] CO=cyc_cnt_SB_LUT4_I3_O_SB_CARRY_I1_CO[11] I0=$false I1=cyc_cnt_SB_LUT4_I3_19_O
.attr src "warp-v_risc-v_1-stage.sv:1820|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=cyc_cnt_SB_LUT4_I3_O_SB_CARRY_I1_CO[28] CO=cyc_cnt_SB_LUT4_I3_O_SB_CARRY_I1_CO[29] I0=$false I1=cyc_cnt_SB_LUT4_I3_1_O
.attr src "warp-v_risc-v_1-stage.sv:1820|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=cyc_cnt[27] O=cyc_cnt_SB_LUT4_I3_2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=cyc_cnt[9] O=cyc_cnt_SB_LUT4_I3_20_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_CARRY CI=cyc_cnt_SB_LUT4_I3_O_SB_CARRY_I1_CO[9] CO=cyc_cnt_SB_LUT4_I3_O_SB_CARRY_I1_CO[10] I0=$false I1=cyc_cnt_SB_LUT4_I3_20_O
.attr src "warp-v_risc-v_1-stage.sv:1820|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=cyc_cnt[8] O=cyc_cnt_SB_LUT4_I3_21_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_CARRY CI=cyc_cnt_SB_LUT4_I3_O_SB_CARRY_I1_CO[8] CO=cyc_cnt_SB_LUT4_I3_O_SB_CARRY_I1_CO[9] I0=$false I1=cyc_cnt_SB_LUT4_I3_21_O
.attr src "warp-v_risc-v_1-stage.sv:1820|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=cyc_cnt[7] O=cyc_cnt_SB_LUT4_I3_22_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_CARRY CI=cyc_cnt_SB_LUT4_I3_O_SB_CARRY_I1_CO[7] CO=cyc_cnt_SB_LUT4_I3_O_SB_CARRY_I1_CO[8] I0=$true I1=cyc_cnt_SB_LUT4_I3_22_O
.attr src "warp-v_risc-v_1-stage.sv:1820|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=cyc_cnt[6] O=cyc_cnt_SB_LUT4_I3_23_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_CARRY CI=cyc_cnt_SB_LUT4_I3_O_SB_CARRY_I1_CO[6] CO=cyc_cnt_SB_LUT4_I3_O_SB_CARRY_I1_CO[7] I0=$true I1=cyc_cnt_SB_LUT4_I3_23_O
.attr src "warp-v_risc-v_1-stage.sv:1820|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=cyc_cnt[5] O=cyc_cnt_SB_LUT4_I3_24_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_CARRY CI=cyc_cnt_SB_LUT4_I3_O_SB_CARRY_I1_CO[5] CO=cyc_cnt_SB_LUT4_I3_O_SB_CARRY_I1_CO[6] I0=$false I1=cyc_cnt_SB_LUT4_I3_24_O
.attr src "warp-v_risc-v_1-stage.sv:1820|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=cyc_cnt[4] O=cyc_cnt_SB_LUT4_I3_25_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_CARRY CI=cyc_cnt_SB_LUT4_I3_O_SB_CARRY_I1_CO[4] CO=cyc_cnt_SB_LUT4_I3_O_SB_CARRY_I1_CO[5] I0=$false I1=cyc_cnt_SB_LUT4_I3_25_O
.attr src "warp-v_risc-v_1-stage.sv:1820|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=cyc_cnt[3] O=cyc_cnt_SB_LUT4_I3_26_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_CARRY CI=cyc_cnt_SB_LUT4_I3_O_SB_CARRY_I1_CO[3] CO=cyc_cnt_SB_LUT4_I3_O_SB_CARRY_I1_CO[4] I0=$true I1=cyc_cnt_SB_LUT4_I3_26_O
.attr src "warp-v_risc-v_1-stage.sv:1820|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=cyc_cnt[2] O=cyc_cnt_SB_LUT4_I3_27_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_CARRY CI=cyc_cnt_SB_LUT4_I3_O_SB_CARRY_I1_CO[2] CO=cyc_cnt_SB_LUT4_I3_O_SB_CARRY_I1_CO[3] I0=$false I1=cyc_cnt_SB_LUT4_I3_27_O
.attr src "warp-v_risc-v_1-stage.sv:1820|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=cyc_cnt[1] O=cyc_cnt_SB_LUT4_I3_28_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=cyc_cnt[0] O=cyc_cnt_SB_LUT4_I3_29_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_CARRY CI=cyc_cnt_SB_LUT4_I3_29_O CO=cyc_cnt_SB_LUT4_I3_O_SB_CARRY_I1_CO[2] I0=$false I1=cyc_cnt_SB_LUT4_I3_28_O
.attr src "warp-v_risc-v_1-stage.sv:1820|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=cyc_cnt_SB_LUT4_I3_O_SB_CARRY_I1_CO[27] CO=cyc_cnt_SB_LUT4_I3_O_SB_CARRY_I1_CO[28] I0=$false I1=cyc_cnt_SB_LUT4_I3_2_O
.attr src "warp-v_risc-v_1-stage.sv:1820|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=cyc_cnt[26] O=cyc_cnt_SB_LUT4_I3_3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=cyc_cnt[29] O=cyc_cnt_SB_LUT4_I3_30_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_CARRY CI=cyc_cnt_SB_LUT4_I3_O_SB_CARRY_I1_CO[29] CO=cyc_cnt_SB_LUT4_I3_O_SB_CARRY_I1_CO[30] I0=$false I1=cyc_cnt_SB_LUT4_I3_30_O
.attr src "warp-v_risc-v_1-stage.sv:1820|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=cyc_cnt_SB_LUT4_I3_O_SB_CARRY_I1_CO[26] CO=cyc_cnt_SB_LUT4_I3_O_SB_CARRY_I1_CO[27] I0=$false I1=cyc_cnt_SB_LUT4_I3_3_O
.attr src "warp-v_risc-v_1-stage.sv:1820|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=cyc_cnt[25] O=cyc_cnt_SB_LUT4_I3_4_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_CARRY CI=cyc_cnt_SB_LUT4_I3_O_SB_CARRY_I1_CO[25] CO=cyc_cnt_SB_LUT4_I3_O_SB_CARRY_I1_CO[26] I0=$false I1=cyc_cnt_SB_LUT4_I3_4_O
.attr src "warp-v_risc-v_1-stage.sv:1820|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=cyc_cnt[24] O=cyc_cnt_SB_LUT4_I3_5_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_CARRY CI=cyc_cnt_SB_LUT4_I3_O_SB_CARRY_I1_CO[24] CO=cyc_cnt_SB_LUT4_I3_O_SB_CARRY_I1_CO[25] I0=$false I1=cyc_cnt_SB_LUT4_I3_5_O
.attr src "warp-v_risc-v_1-stage.sv:1820|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=cyc_cnt[23] O=cyc_cnt_SB_LUT4_I3_6_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_CARRY CI=cyc_cnt_SB_LUT4_I3_O_SB_CARRY_I1_CO[23] CO=cyc_cnt_SB_LUT4_I3_O_SB_CARRY_I1_CO[24] I0=$false I1=cyc_cnt_SB_LUT4_I3_6_O
.attr src "warp-v_risc-v_1-stage.sv:1820|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=cyc_cnt[22] O=cyc_cnt_SB_LUT4_I3_7_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_CARRY CI=cyc_cnt_SB_LUT4_I3_O_SB_CARRY_I1_CO[22] CO=cyc_cnt_SB_LUT4_I3_O_SB_CARRY_I1_CO[23] I0=$false I1=cyc_cnt_SB_LUT4_I3_7_O
.attr src "warp-v_risc-v_1-stage.sv:1820|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=cyc_cnt[21] O=cyc_cnt_SB_LUT4_I3_8_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_CARRY CI=cyc_cnt_SB_LUT4_I3_O_SB_CARRY_I1_CO[21] CO=cyc_cnt_SB_LUT4_I3_O_SB_CARRY_I1_CO[22] I0=$false I1=cyc_cnt_SB_LUT4_I3_8_O
.attr src "warp-v_risc-v_1-stage.sv:1820|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=cyc_cnt[20] O=cyc_cnt_SB_LUT4_I3_9_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_CARRY CI=cyc_cnt_SB_LUT4_I3_O_SB_CARRY_I1_CO[20] CO=cyc_cnt_SB_LUT4_I3_O_SB_CARRY_I1_CO[21] I0=$false I1=cyc_cnt_SB_LUT4_I3_9_O
.attr src "warp-v_risc-v_1-stage.sv:1820|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=cyc_cnt_SB_LUT4_I3_O_SB_CARRY_I1_CO[30] CO=cyc_cnt_SB_LUT4_I3_O_SB_CARRY_I1_CO[31] I0=$false I1=cyc_cnt_SB_LUT4_I3_O
.attr src "warp-v_risc-v_1-stage.sv:1820|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_DFFE C=clk D=div.dividend_SB_DFFE_Q_D E=div.running_SB_DFFESR_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O Q=div.dividend[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:63|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=div.dividend_SB_DFFE_Q_1_D E=div.running_SB_DFFESR_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O Q=div.dividend[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:63|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=div.dividend_SB_DFFE_Q_10_D E=div.running_SB_DFFESR_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O Q=div.dividend[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:63|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=div.dividend_SB_DFFE_Q_10_D_SB_LUT4_O_I0 I1=div.dividend_SB_DFFE_Q_10_D_SB_LUT4_O_I1 I2=div.dividend_SB_DFFE_Q_10_D_SB_LUT4_O_I2 I3=div.start O=div.dividend_SB_DFFE_Q_10_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001000111110000
.gate SB_LUT4 I0=div.instr_div I1=div.instr_rem I2=FETCH_Instr_div_in1_a1_SB_DFFSR_Q_D_SB_LUT4_I3_O I3=div.dividend_SB_DFFE_Q_10_D_SB_LUT4_O_I0_SB_LUT4_O_I3 O=div.dividend_SB_DFFE_Q_10_D_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000000001110
.gate SB_LUT4 I0=div.instr_rem I1=div.instr_div I2=FETCH_Instr_div_in1_a1_SB_DFFSR_Q_D_SB_LUT4_I3_O I3=FETCH_Instr_div_in1_a1_SB_DFFSR_Q_10_D_SB_LUT4_I3_O O=div.dividend_SB_DFFE_Q_10_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111000100000000
.gate SB_LUT4 I0=$false I1=div.dividend[21] I2=div.dividend_SB_DFFE_Q_10_D_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2_SB_CARRY_I1_CO[21] O=div.dividend_SB_DFFE_Q_10_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:102|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=div.divisor[21] O=div.dividend_SB_DFFE_Q_10_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_DFFE C=clk D=div.dividend_SB_DFFE_Q_11_D E=div.running_SB_DFFESR_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O Q=div.dividend[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:63|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=div.dividend_SB_DFFE_Q_11_D_SB_LUT4_O_I0 I1=div.dividend_SB_DFFE_Q_11_D_SB_LUT4_O_I1 I2=div.dividend_SB_DFFE_Q_11_D_SB_LUT4_O_I2 I3=div.start O=div.dividend_SB_DFFE_Q_11_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001000111110000
.gate SB_LUT4 I0=div.instr_div I1=div.instr_rem I2=FETCH_Instr_div_in1_a1_SB_DFFSR_Q_D_SB_LUT4_I3_O I3=div.dividend_SB_DFFE_Q_11_D_SB_LUT4_O_I0_SB_LUT4_O_I3 O=div.dividend_SB_DFFE_Q_11_D_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000000001110
.gate SB_LUT4 I0=div.instr_rem I1=div.instr_div I2=FETCH_Instr_div_in1_a1_SB_DFFSR_Q_D_SB_LUT4_I3_O I3=FETCH_Instr_div_in1_a1_SB_DFFSR_Q_11_D_SB_LUT4_I3_O O=div.dividend_SB_DFFE_Q_11_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111000100000000
.gate SB_LUT4 I0=$false I1=div.dividend[20] I2=div.dividend_SB_DFFE_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2_SB_CARRY_I1_CO[20] O=div.dividend_SB_DFFE_Q_11_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:102|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=div.divisor[20] O=div.dividend_SB_DFFE_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_DFFE C=clk D=div.dividend_SB_DFFE_Q_12_D E=div.running_SB_DFFESR_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O Q=div.dividend[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:63|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=div.dividend_SB_DFFE_Q_12_D_SB_LUT4_O_I0 I1=div.dividend_SB_DFFE_Q_12_D_SB_LUT4_O_I1 I2=div.dividend_SB_DFFE_Q_12_D_SB_LUT4_O_I2 I3=div.start O=div.dividend_SB_DFFE_Q_12_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001000111110000
.gate SB_LUT4 I0=div.instr_div I1=div.instr_rem I2=FETCH_Instr_div_in1_a1_SB_DFFSR_Q_D_SB_LUT4_I3_O I3=div.dividend_SB_DFFE_Q_12_D_SB_LUT4_O_I0_SB_LUT4_O_I3 O=div.dividend_SB_DFFE_Q_12_D_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000000001110
.gate SB_LUT4 I0=div.instr_rem I1=div.instr_div I2=FETCH_Instr_div_in1_a1_SB_DFFSR_Q_D_SB_LUT4_I3_O I3=FETCH_Instr_div_in1_a1_SB_DFFSR_Q_12_D_SB_LUT4_I3_O O=div.dividend_SB_DFFE_Q_12_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111000100000000
.gate SB_LUT4 I0=$false I1=div.dividend[19] I2=div.dividend_SB_DFFE_Q_12_D_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2_SB_CARRY_I1_CO[19] O=div.dividend_SB_DFFE_Q_12_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:102|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=div.divisor[19] O=div.dividend_SB_DFFE_Q_12_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_DFFE C=clk D=div.dividend_SB_DFFE_Q_13_D E=div.running_SB_DFFESR_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O Q=div.dividend[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:63|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=div.dividend_SB_DFFE_Q_13_D_SB_LUT4_O_I0 I1=div.dividend_SB_DFFE_Q_13_D_SB_LUT4_O_I1 I2=div.dividend_SB_DFFE_Q_13_D_SB_LUT4_O_I2 I3=div.start O=div.dividend_SB_DFFE_Q_13_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001000111110000
.gate SB_LUT4 I0=div.instr_div I1=div.instr_rem I2=FETCH_Instr_div_in1_a1_SB_DFFSR_Q_D_SB_LUT4_I3_O I3=div.dividend_SB_DFFE_Q_13_D_SB_LUT4_O_I0_SB_LUT4_O_I3 O=div.dividend_SB_DFFE_Q_13_D_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000000001110
.gate SB_LUT4 I0=div.instr_rem I1=div.instr_div I2=FETCH_Instr_div_in1_a1_SB_DFFSR_Q_D_SB_LUT4_I3_O I3=FETCH_Instr_div_in1_a1_SB_DFFSR_Q_13_D_SB_LUT4_I3_O O=div.dividend_SB_DFFE_Q_13_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111000100000000
.gate SB_LUT4 I0=$false I1=div.dividend[18] I2=div.dividend_SB_DFFE_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2_SB_CARRY_I1_CO[18] O=div.dividend_SB_DFFE_Q_13_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:102|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=div.divisor[18] O=div.dividend_SB_DFFE_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_DFFE C=clk D=div.dividend_SB_DFFE_Q_14_D E=div.running_SB_DFFESR_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O Q=div.dividend[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:63|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=div.dividend_SB_DFFE_Q_14_D_SB_LUT4_O_I0 I1=div.dividend_SB_DFFE_Q_14_D_SB_LUT4_O_I1 I2=div.dividend_SB_DFFE_Q_14_D_SB_LUT4_O_I2 I3=div.start O=div.dividend_SB_DFFE_Q_14_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001000111110000
.gate SB_LUT4 I0=div.instr_div I1=div.instr_rem I2=FETCH_Instr_div_in1_a1_SB_DFFSR_Q_D_SB_LUT4_I3_O I3=div.dividend_SB_DFFE_Q_14_D_SB_LUT4_O_I0_SB_LUT4_O_I3 O=div.dividend_SB_DFFE_Q_14_D_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000000001110
.gate SB_LUT4 I0=div.instr_rem I1=div.instr_div I2=FETCH_Instr_div_in1_a1_SB_DFFSR_Q_D_SB_LUT4_I3_O I3=FETCH_Instr_div_in1_a1_SB_DFFSR_Q_14_D_SB_LUT4_I3_O O=div.dividend_SB_DFFE_Q_14_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111000100000000
.gate SB_LUT4 I0=$false I1=div.dividend[17] I2=div.dividend_SB_DFFE_Q_14_D_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2_SB_CARRY_I1_CO[17] O=div.dividend_SB_DFFE_Q_14_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:102|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=div.divisor[17] O=div.dividend_SB_DFFE_Q_14_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_DFFE C=clk D=div.dividend_SB_DFFE_Q_15_D E=div.running_SB_DFFESR_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O Q=div.dividend[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:63|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=div.dividend_SB_DFFE_Q_15_D_SB_LUT4_O_I0 I1=div.dividend_SB_DFFE_Q_15_D_SB_LUT4_O_I1 I2=div.dividend_SB_DFFE_Q_15_D_SB_LUT4_O_I2 I3=div.start O=div.dividend_SB_DFFE_Q_15_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001000111110000
.gate SB_LUT4 I0=div.instr_div I1=div.instr_rem I2=FETCH_Instr_div_in1_a1_SB_DFFSR_Q_D_SB_LUT4_I3_O I3=div.dividend_SB_DFFE_Q_15_D_SB_LUT4_O_I0_SB_LUT4_O_I3 O=div.dividend_SB_DFFE_Q_15_D_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000000001110
.gate SB_LUT4 I0=div.instr_rem I1=div.instr_div I2=FETCH_Instr_div_in1_a1_SB_DFFSR_Q_D_SB_LUT4_I3_O I3=FETCH_Instr_div_in1_a1_SB_DFFSR_Q_15_D_SB_LUT4_I3_O O=div.dividend_SB_DFFE_Q_15_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111000100000000
.gate SB_LUT4 I0=$false I1=div.dividend[16] I2=div.dividend_SB_DFFE_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2_SB_CARRY_I1_CO[16] O=div.dividend_SB_DFFE_Q_15_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:102|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=div.divisor[16] O=div.dividend_SB_DFFE_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_DFFE C=clk D=div.dividend_SB_DFFE_Q_16_D E=div.running_SB_DFFESR_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O Q=div.dividend[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:63|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=div.dividend_SB_DFFE_Q_16_D_SB_LUT4_O_I0 I1=div.dividend_SB_DFFE_Q_16_D_SB_LUT4_O_I1 I2=div.dividend_SB_DFFE_Q_16_D_SB_LUT4_O_I2 I3=div.start O=div.dividend_SB_DFFE_Q_16_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001000111110000
.gate SB_LUT4 I0=div.instr_div I1=div.instr_rem I2=FETCH_Instr_div_in1_a1_SB_DFFSR_Q_D_SB_LUT4_I3_O I3=div.dividend_SB_DFFE_Q_16_D_SB_LUT4_O_I0_SB_LUT4_O_I3 O=div.dividend_SB_DFFE_Q_16_D_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000000001110
.gate SB_LUT4 I0=div.instr_rem I1=div.instr_div I2=FETCH_Instr_div_in1_a1_SB_DFFSR_Q_D_SB_LUT4_I3_O I3=FETCH_Instr_div_in1_a1_SB_DFFSR_Q_16_D_SB_LUT4_I3_O O=div.dividend_SB_DFFE_Q_16_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111000100000000
.gate SB_LUT4 I0=$false I1=div.dividend[15] I2=div.dividend_SB_DFFE_Q_16_D_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2_SB_CARRY_I1_CO[15] O=div.dividend_SB_DFFE_Q_16_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:102|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=div.divisor[15] O=div.dividend_SB_DFFE_Q_16_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_DFFE C=clk D=div.dividend_SB_DFFE_Q_17_D E=div.running_SB_DFFESR_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O Q=div.dividend[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:63|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=div.dividend_SB_DFFE_Q_17_D_SB_LUT4_O_I0 I1=div.dividend_SB_DFFE_Q_17_D_SB_LUT4_O_I1 I2=div.dividend_SB_DFFE_Q_17_D_SB_LUT4_O_I2 I3=div.start O=div.dividend_SB_DFFE_Q_17_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001000111110000
.gate SB_LUT4 I0=div.instr_div I1=div.instr_rem I2=FETCH_Instr_div_in1_a1_SB_DFFSR_Q_D_SB_LUT4_I3_O I3=div.dividend_SB_DFFE_Q_17_D_SB_LUT4_O_I0_SB_LUT4_O_I3 O=div.dividend_SB_DFFE_Q_17_D_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000000001110
.gate SB_LUT4 I0=div.instr_rem I1=div.instr_div I2=FETCH_Instr_div_in1_a1_SB_DFFSR_Q_D_SB_LUT4_I3_O I3=FETCH_Instr_div_in1_a1_SB_DFFSR_Q_17_D_SB_LUT4_I3_O O=div.dividend_SB_DFFE_Q_17_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111000100000000
.gate SB_LUT4 I0=$false I1=div.dividend[14] I2=div.dividend_SB_DFFE_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2_SB_CARRY_I1_CO[14] O=div.dividend_SB_DFFE_Q_17_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:102|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=div.divisor[14] O=div.dividend_SB_DFFE_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_DFFE C=clk D=div.dividend_SB_DFFE_Q_18_D E=div.running_SB_DFFESR_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O Q=div.dividend[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:63|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=div.dividend_SB_DFFE_Q_18_D_SB_LUT4_O_I0 I1=div.dividend_SB_DFFE_Q_18_D_SB_LUT4_O_I1 I2=div.dividend_SB_DFFE_Q_18_D_SB_LUT4_O_I2 I3=div.start O=div.dividend_SB_DFFE_Q_18_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001000111110000
.gate SB_LUT4 I0=div.instr_div I1=div.instr_rem I2=FETCH_Instr_div_in1_a1_SB_DFFSR_Q_D_SB_LUT4_I3_O I3=div.dividend_SB_DFFE_Q_18_D_SB_LUT4_O_I0_SB_LUT4_O_I3 O=div.dividend_SB_DFFE_Q_18_D_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000000001110
.gate SB_LUT4 I0=div.instr_rem I1=div.instr_div I2=FETCH_Instr_div_in1_a1_SB_DFFSR_Q_D_SB_LUT4_I3_O I3=FETCH_Instr_div_in1_a1_SB_DFFSR_Q_18_D_SB_LUT4_I3_O O=div.dividend_SB_DFFE_Q_18_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111000100000000
.gate SB_LUT4 I0=$false I1=div.dividend[13] I2=div.dividend_SB_DFFE_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2_SB_CARRY_I1_CO[13] O=div.dividend_SB_DFFE_Q_18_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:102|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=div.divisor[13] O=div.dividend_SB_DFFE_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_DFFE C=clk D=div.dividend_SB_DFFE_Q_19_D E=div.running_SB_DFFESR_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O Q=div.dividend[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:63|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=div.dividend_SB_DFFE_Q_19_D_SB_LUT4_O_I0 I1=div.dividend_SB_DFFE_Q_19_D_SB_LUT4_O_I1 I2=div.dividend_SB_DFFE_Q_19_D_SB_LUT4_O_I2 I3=div.start O=div.dividend_SB_DFFE_Q_19_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001000111110000
.gate SB_LUT4 I0=div.instr_div I1=div.instr_rem I2=FETCH_Instr_div_in1_a1_SB_DFFSR_Q_D_SB_LUT4_I3_O I3=div.dividend_SB_DFFE_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_I3 O=div.dividend_SB_DFFE_Q_19_D_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000000001110
.gate SB_LUT4 I0=div.instr_rem I1=div.instr_div I2=FETCH_Instr_div_in1_a1_SB_DFFSR_Q_D_SB_LUT4_I3_O I3=FETCH_Instr_div_in1_a1_SB_DFFSR_Q_19_D_SB_LUT4_I3_O O=div.dividend_SB_DFFE_Q_19_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111000100000000
.gate SB_LUT4 I0=$false I1=div.dividend[12] I2=div.dividend_SB_DFFE_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2_SB_CARRY_I1_CO[12] O=div.dividend_SB_DFFE_Q_19_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:102|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=div.divisor[12] O=div.dividend_SB_DFFE_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=div.dividend_SB_DFFE_Q_1_D_SB_LUT4_O_I0 I1=div.dividend_SB_DFFE_Q_1_D_SB_LUT4_O_I1 I2=div.dividend_SB_DFFE_Q_1_D_SB_LUT4_O_I2 I3=div.start O=div.dividend_SB_DFFE_Q_1_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001000111110000
.gate SB_LUT4 I0=div.instr_div I1=div.instr_rem I2=FETCH_Instr_div_in1_a1_SB_DFFSR_Q_D_SB_LUT4_I3_O I3=div.dividend_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I3 O=div.dividend_SB_DFFE_Q_1_D_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000000001110
.gate SB_LUT4 I0=div.instr_rem I1=div.instr_div I2=FETCH_Instr_div_in1_a1_SB_DFFSR_Q_D_SB_LUT4_I3_O I3=FETCH_Instr_div_in1_a1_SB_DFFSR_Q_1_D_SB_LUT4_I3_O O=div.dividend_SB_DFFE_Q_1_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111000100000000
.gate SB_LUT4 I0=$false I1=div.dividend[30] I2=div.dividend_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2_SB_CARRY_I1_CO[30] O=div.dividend_SB_DFFE_Q_1_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:102|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=div.divisor[30] O=div.dividend_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_DFFE C=clk D=div.dividend_SB_DFFE_Q_2_D E=div.running_SB_DFFESR_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O Q=div.dividend[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:63|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=div.dividend_SB_DFFE_Q_20_D E=div.running_SB_DFFESR_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O Q=div.dividend[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:63|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=div.dividend_SB_DFFE_Q_20_D_SB_LUT4_O_I0 I1=div.dividend_SB_DFFE_Q_20_D_SB_LUT4_O_I1 I2=div.dividend_SB_DFFE_Q_20_D_SB_LUT4_O_I2 I3=div.start O=div.dividend_SB_DFFE_Q_20_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001000111110000
.gate SB_LUT4 I0=div.instr_div I1=div.instr_rem I2=FETCH_Instr_div_in1_a1_SB_DFFSR_Q_D_SB_LUT4_I3_O I3=div.dividend_SB_DFFE_Q_20_D_SB_LUT4_O_I0_SB_LUT4_O_I3 O=div.dividend_SB_DFFE_Q_20_D_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000000001110
.gate SB_LUT4 I0=div.instr_rem I1=div.instr_div I2=FETCH_Instr_div_in1_a1_SB_DFFSR_Q_D_SB_LUT4_I3_O I3=FETCH_Instr_div_in1_a1_SB_DFFSR_Q_20_D_SB_LUT4_I3_O O=div.dividend_SB_DFFE_Q_20_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111000100000000
.gate SB_LUT4 I0=$false I1=div.dividend[11] I2=div.dividend_SB_DFFE_Q_20_D_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2_SB_CARRY_I1_CO[11] O=div.dividend_SB_DFFE_Q_20_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:102|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=div.divisor[11] O=div.dividend_SB_DFFE_Q_20_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_DFFE C=clk D=div.dividend_SB_DFFE_Q_21_D E=div.running_SB_DFFESR_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O Q=div.dividend[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:63|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=div.dividend_SB_DFFE_Q_21_D_SB_LUT4_O_I0 I1=div.dividend_SB_DFFE_Q_21_D_SB_LUT4_O_I1 I2=div.dividend_SB_DFFE_Q_21_D_SB_LUT4_O_I2 I3=div.start O=div.dividend_SB_DFFE_Q_21_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001000111110000
.gate SB_LUT4 I0=div.instr_div I1=div.instr_rem I2=FETCH_Instr_div_in1_a1_SB_DFFSR_Q_D_SB_LUT4_I3_O I3=div.dividend_SB_DFFE_Q_21_D_SB_LUT4_O_I0_SB_LUT4_O_I3 O=div.dividend_SB_DFFE_Q_21_D_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000000001110
.gate SB_LUT4 I0=div.instr_rem I1=div.instr_div I2=FETCH_Instr_div_in1_a1_SB_DFFSR_Q_D_SB_LUT4_I3_O I3=FETCH_Instr_div_in1_a1_SB_DFFSR_Q_21_D_SB_LUT4_I3_O O=div.dividend_SB_DFFE_Q_21_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111000100000000
.gate SB_LUT4 I0=$false I1=div.dividend[10] I2=div.dividend_SB_DFFE_Q_21_D_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2_SB_CARRY_I1_CO[10] O=div.dividend_SB_DFFE_Q_21_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:102|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=div.divisor[10] O=div.dividend_SB_DFFE_Q_21_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_DFFE C=clk D=div.dividend_SB_DFFE_Q_22_D E=div.running_SB_DFFESR_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O Q=div.dividend[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:63|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=div.dividend_SB_DFFE_Q_22_D_SB_LUT4_O_I0 I1=div.dividend_SB_DFFE_Q_22_D_SB_LUT4_O_I1 I2=div.dividend_SB_DFFE_Q_22_D_SB_LUT4_O_I2 I3=div.start O=div.dividend_SB_DFFE_Q_22_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001000111110000
.gate SB_LUT4 I0=div.instr_div I1=div.instr_rem I2=FETCH_Instr_div_in1_a1_SB_DFFSR_Q_D_SB_LUT4_I3_O I3=div.dividend_SB_DFFE_Q_22_D_SB_LUT4_O_I0_SB_LUT4_O_I3 O=div.dividend_SB_DFFE_Q_22_D_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000000001110
.gate SB_LUT4 I0=div.instr_rem I1=div.instr_div I2=FETCH_Instr_div_in1_a1_SB_DFFSR_Q_D_SB_LUT4_I3_O I3=FETCH_Instr_div_in1_a1_SB_DFFSR_Q_22_D_SB_LUT4_I3_O O=div.dividend_SB_DFFE_Q_22_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111000100000000
.gate SB_LUT4 I0=$false I1=div.dividend[9] I2=div.dividend_SB_DFFE_Q_22_D_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2_SB_CARRY_I1_CO[9] O=div.dividend_SB_DFFE_Q_22_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:102|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=div.divisor[9] O=div.dividend_SB_DFFE_Q_22_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_DFFE C=clk D=div.dividend_SB_DFFE_Q_23_D E=div.running_SB_DFFESR_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O Q=div.dividend[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:63|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=div.dividend_SB_DFFE_Q_23_D_SB_LUT4_O_I0 I1=div.dividend_SB_DFFE_Q_23_D_SB_LUT4_O_I1 I2=div.dividend_SB_DFFE_Q_23_D_SB_LUT4_O_I2 I3=div.start O=div.dividend_SB_DFFE_Q_23_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001000111110000
.gate SB_LUT4 I0=div.instr_div I1=div.instr_rem I2=FETCH_Instr_div_in1_a1_SB_DFFSR_Q_D_SB_LUT4_I3_O I3=div.dividend_SB_DFFE_Q_23_D_SB_LUT4_O_I0_SB_LUT4_O_I3 O=div.dividend_SB_DFFE_Q_23_D_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000000001110
.gate SB_LUT4 I0=div.instr_rem I1=div.instr_div I2=FETCH_Instr_div_in1_a1_SB_DFFSR_Q_D_SB_LUT4_I3_O I3=FETCH_Instr_div_in1_a1_SB_DFFSR_Q_23_D_SB_LUT4_I3_O O=div.dividend_SB_DFFE_Q_23_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111000100000000
.gate SB_LUT4 I0=$false I1=div.dividend[8] I2=div.dividend_SB_DFFE_Q_23_D_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2_SB_CARRY_I1_CO[8] O=div.dividend_SB_DFFE_Q_23_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:102|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=div.divisor[8] O=div.dividend_SB_DFFE_Q_23_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_DFFE C=clk D=div.dividend_SB_DFFE_Q_24_D E=div.running_SB_DFFESR_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O Q=div.dividend[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:63|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=div.dividend_SB_DFFE_Q_24_D_SB_LUT4_O_I0 I1=div.dividend_SB_DFFE_Q_24_D_SB_LUT4_O_I1 I2=div.dividend_SB_DFFE_Q_24_D_SB_LUT4_O_I2 I3=div.start O=div.dividend_SB_DFFE_Q_24_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001000111110000
.gate SB_LUT4 I0=div.instr_div I1=div.instr_rem I2=FETCH_Instr_div_in1_a1_SB_DFFSR_Q_D_SB_LUT4_I3_O I3=div.dividend_SB_DFFE_Q_24_D_SB_LUT4_O_I0_SB_LUT4_O_I3 O=div.dividend_SB_DFFE_Q_24_D_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000000001110
.gate SB_LUT4 I0=div.instr_rem I1=div.instr_div I2=FETCH_Instr_div_in1_a1_SB_DFFSR_Q_D_SB_LUT4_I3_O I3=FETCH_Instr_div_in1_a1_SB_DFFSR_Q_24_D_SB_LUT4_I3_O O=div.dividend_SB_DFFE_Q_24_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111000100000000
.gate SB_LUT4 I0=$false I1=div.dividend[7] I2=div.dividend_SB_DFFE_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2_SB_CARRY_I1_CO[7] O=div.dividend_SB_DFFE_Q_24_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:102|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=div.divisor[7] O=div.dividend_SB_DFFE_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_DFFE C=clk D=div.dividend_SB_DFFE_Q_25_D E=div.running_SB_DFFESR_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O Q=div.dividend[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:63|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=div.dividend_SB_DFFE_Q_25_D_SB_LUT4_O_I0 I1=div.dividend_SB_DFFE_Q_25_D_SB_LUT4_O_I1 I2=div.dividend_SB_DFFE_Q_25_D_SB_LUT4_O_I2 I3=div.start O=div.dividend_SB_DFFE_Q_25_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001000111110000
.gate SB_LUT4 I0=div.instr_div I1=div.instr_rem I2=FETCH_Instr_div_in1_a1_SB_DFFSR_Q_D_SB_LUT4_I3_O I3=div.dividend_SB_DFFE_Q_25_D_SB_LUT4_O_I0_SB_LUT4_O_I3 O=div.dividend_SB_DFFE_Q_25_D_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000000001110
.gate SB_LUT4 I0=div.instr_rem I1=div.instr_div I2=FETCH_Instr_div_in1_a1_SB_DFFSR_Q_D_SB_LUT4_I3_O I3=FETCH_Instr_div_in1_a1_SB_DFFSR_Q_25_D_SB_LUT4_I3_O O=div.dividend_SB_DFFE_Q_25_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111000100000000
.gate SB_LUT4 I0=$false I1=div.dividend[6] I2=div.dividend_SB_DFFE_Q_25_D_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2_SB_CARRY_I1_CO[6] O=div.dividend_SB_DFFE_Q_25_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:102|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=div.divisor[6] O=div.dividend_SB_DFFE_Q_25_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_DFFE C=clk D=div.dividend_SB_DFFE_Q_26_D E=div.running_SB_DFFESR_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O Q=div.dividend[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:63|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=div.dividend_SB_DFFE_Q_26_D_SB_LUT4_O_I0 I1=div.dividend_SB_DFFE_Q_26_D_SB_LUT4_O_I1 I2=div.dividend_SB_DFFE_Q_26_D_SB_LUT4_O_I2 I3=div.start O=div.dividend_SB_DFFE_Q_26_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001000111110000
.gate SB_LUT4 I0=div.instr_div I1=div.instr_rem I2=FETCH_Instr_div_in1_a1_SB_DFFSR_Q_D_SB_LUT4_I3_O I3=div.dividend_SB_DFFE_Q_26_D_SB_LUT4_O_I0_SB_LUT4_O_I3 O=div.dividend_SB_DFFE_Q_26_D_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000000001110
.gate SB_LUT4 I0=div.instr_rem I1=div.instr_div I2=FETCH_Instr_div_in1_a1_SB_DFFSR_Q_D_SB_LUT4_I3_O I3=FETCH_Instr_div_in1_a1_SB_DFFSR_Q_26_D_SB_LUT4_I3_O O=div.dividend_SB_DFFE_Q_26_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111000100000000
.gate SB_LUT4 I0=$false I1=div.dividend[5] I2=div.dividend_SB_DFFE_Q_26_D_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2_SB_CARRY_I1_CO[5] O=div.dividend_SB_DFFE_Q_26_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:102|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=div.divisor[5] O=div.dividend_SB_DFFE_Q_26_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_DFFE C=clk D=div.dividend_SB_DFFE_Q_27_D E=div.running_SB_DFFESR_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O Q=div.dividend[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:63|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=div.dividend_SB_DFFE_Q_27_D_SB_LUT4_O_I0 I1=div.dividend_SB_DFFE_Q_27_D_SB_LUT4_O_I1 I2=div.dividend_SB_DFFE_Q_27_D_SB_LUT4_O_I2 I3=div.start O=div.dividend_SB_DFFE_Q_27_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001000111110000
.gate SB_LUT4 I0=div.instr_div I1=div.instr_rem I2=FETCH_Instr_div_in1_a1_SB_DFFSR_Q_D_SB_LUT4_I3_O I3=div.dividend_SB_DFFE_Q_27_D_SB_LUT4_O_I0_SB_LUT4_O_I3 O=div.dividend_SB_DFFE_Q_27_D_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000000001110
.gate SB_LUT4 I0=div.instr_rem I1=div.instr_div I2=FETCH_Instr_div_in1_a1_SB_DFFSR_Q_D_SB_LUT4_I3_O I3=FETCH_Instr_div_in1_a1_SB_DFFSR_Q_27_D_SB_LUT4_I3_O O=div.dividend_SB_DFFE_Q_27_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111000100000000
.gate SB_LUT4 I0=$false I1=div.dividend[4] I2=div.dividend_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2_SB_CARRY_I1_CO[4] O=div.dividend_SB_DFFE_Q_27_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:102|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=div.divisor[4] O=div.dividend_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_DFFE C=clk D=div.dividend_SB_DFFE_Q_28_D E=div.running_SB_DFFESR_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O Q=div.dividend[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:63|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=div.dividend_SB_DFFE_Q_28_D_SB_LUT4_O_I0 I1=div.dividend_SB_DFFE_Q_28_D_SB_LUT4_O_I1 I2=div.dividend_SB_DFFE_Q_28_D_SB_LUT4_O_I2 I3=div.start O=div.dividend_SB_DFFE_Q_28_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001000111110000
.gate SB_LUT4 I0=div.instr_div I1=div.instr_rem I2=FETCH_Instr_div_in1_a1_SB_DFFSR_Q_D_SB_LUT4_I3_O I3=div.dividend_SB_DFFE_Q_28_D_SB_LUT4_O_I0_SB_LUT4_O_I3 O=div.dividend_SB_DFFE_Q_28_D_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000000001110
.gate SB_LUT4 I0=div.instr_rem I1=div.instr_div I2=FETCH_Instr_div_in1_a1_SB_DFFSR_Q_D_SB_LUT4_I3_O I3=FETCH_Instr_div_in1_a1_SB_DFFSR_Q_28_D_SB_LUT4_I3_O O=div.dividend_SB_DFFE_Q_28_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111000100000000
.gate SB_LUT4 I0=$false I1=div.dividend[3] I2=div.dividend_SB_DFFE_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2_SB_CARRY_I1_CO[3] O=div.dividend_SB_DFFE_Q_28_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:102|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=div.divisor[3] O=div.dividend_SB_DFFE_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_DFFE C=clk D=div.dividend_SB_DFFE_Q_29_D E=div.running_SB_DFFESR_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O Q=div.dividend[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:63|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=div.dividend_SB_DFFE_Q_29_D_SB_LUT4_O_I0 I1=div.dividend_SB_DFFE_Q_29_D_SB_LUT4_O_I1 I2=div.dividend_SB_DFFE_Q_29_D_SB_LUT4_O_I2 I3=div.start O=div.dividend_SB_DFFE_Q_29_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001000111110000
.gate SB_LUT4 I0=div.instr_div I1=div.instr_rem I2=FETCH_Instr_div_in1_a1_SB_DFFSR_Q_D_SB_LUT4_I3_O I3=div.dividend_SB_DFFE_Q_29_D_SB_LUT4_O_I0_SB_LUT4_O_I3 O=div.dividend_SB_DFFE_Q_29_D_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000000001110
.gate SB_LUT4 I0=div.instr_rem I1=div.instr_div I2=FETCH_Instr_div_in1_a1_SB_DFFSR_Q_D_SB_LUT4_I3_O I3=FETCH_Instr_div_in1_a1_SB_DFFSR_Q_29_D_SB_LUT4_I3_O O=div.dividend_SB_DFFE_Q_29_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111000100000000
.gate SB_LUT4 I0=$false I1=div.dividend[2] I2=div.dividend_SB_DFFE_Q_29_D_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2_SB_CARRY_I1_CO[2] O=div.dividend_SB_DFFE_Q_29_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:102|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=div.divisor[2] O=div.dividend_SB_DFFE_Q_29_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=div.dividend_SB_DFFE_Q_2_D_SB_LUT4_O_I0 I1=div.dividend_SB_DFFE_Q_2_D_SB_LUT4_O_I1 I2=div.dividend_SB_DFFE_Q_2_D_SB_LUT4_O_I2 I3=div.start O=div.dividend_SB_DFFE_Q_2_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001000111110000
.gate SB_LUT4 I0=div.instr_div I1=div.instr_rem I2=FETCH_Instr_div_in1_a1_SB_DFFSR_Q_D_SB_LUT4_I3_O I3=div.dividend_SB_DFFE_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I3 O=div.dividend_SB_DFFE_Q_2_D_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000000001110
.gate SB_LUT4 I0=div.instr_rem I1=div.instr_div I2=FETCH_Instr_div_in1_a1_SB_DFFSR_Q_D_SB_LUT4_I3_O I3=FETCH_Instr_div_in1_a1_SB_DFFSR_Q_2_D_SB_LUT4_I3_O O=div.dividend_SB_DFFE_Q_2_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111000100000000
.gate SB_LUT4 I0=$false I1=div.dividend[29] I2=div.dividend_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2_SB_CARRY_I1_CO[29] O=div.dividend_SB_DFFE_Q_2_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:102|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=div.divisor[29] O=div.dividend_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_DFFE C=clk D=div.dividend_SB_DFFE_Q_3_D E=div.running_SB_DFFESR_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O Q=div.dividend[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:63|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=div.dividend_SB_DFFE_Q_30_D E=div.running_SB_DFFESR_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O Q=div.dividend[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:63|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=div.dividend_SB_DFFE_Q_30_D_SB_LUT4_O_I0 I1=div.dividend_SB_DFFE_Q_30_D_SB_LUT4_O_I1 I2=div.dividend_SB_DFFE_Q_30_D_SB_LUT4_O_I2 I3=div.start O=div.dividend_SB_DFFE_Q_30_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001000111110000
.gate SB_LUT4 I0=div.instr_div I1=div.instr_rem I2=FETCH_Instr_div_in1_a1_SB_DFFSR_Q_D_SB_LUT4_I3_O I3=div.dividend_SB_DFFE_Q_30_D_SB_LUT4_O_I0_SB_LUT4_O_I3 O=div.dividend_SB_DFFE_Q_30_D_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000000001110
.gate SB_LUT4 I0=div.instr_rem I1=div.instr_div I2=FETCH_Instr_div_in1_a1_SB_DFFSR_Q_D_SB_LUT4_I3_O I3=FETCH_Instr_div_in1_a1_SB_DFFSR_Q_30_D_SB_LUT4_I3_O O=div.dividend_SB_DFFE_Q_30_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111000100000000
.gate SB_LUT4 I0=$false I1=div.dividend[1] I2=div.dividend_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2_SB_CARRY_I1_CO[1] O=div.dividend_SB_DFFE_Q_30_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:102|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=div.divisor[1] O=div.dividend_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_DFFE C=clk D=div.dividend_SB_DFFE_Q_31_D E=div.running_SB_DFFESR_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O Q=div.dividend[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:63|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I0 I1=div.dividend[0] I2=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2 I3=div.start O=div.dividend_SB_DFFE_Q_31_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:102|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0101010111000011
.gate SB_CARRY CI=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I0 CO=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I0_SB_CARRY_CI_CO[2] I0=$false I1=FETCH_Instr_div_in1_a1_SB_DFFSR_Q_30_D_SB_LUT4_I3_O
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:76|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_div_in1_a1_SB_DFFSR_Q_30_D_SB_LUT4_I3_O I3=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I0 O=div.dividend_SB_DFFE_Q_30_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:76|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$true CO=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2_SB_CARRY_I1_CO[1] I0=div.dividend[0] I1=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:102|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$true CO=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[1] I0=div.dividend[0] I1=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:101|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[9] CO=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[10] I0=div.dividend[9] I1=div.dividend_SB_DFFE_Q_22_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:101|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[8] CO=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[9] I0=div.dividend[8] I1=div.dividend_SB_DFFE_Q_23_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:101|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[56] CO=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[57] I0=$false I1=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2_SB_CARRY_I1_1_CO_SB_CARRY_CO_10_I1
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:101|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=div.divisor[56] O=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2_SB_CARRY_I1_1_CO_SB_CARRY_CO_10_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_CARRY CI=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[55] CO=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[56] I0=$false I1=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2_SB_CARRY_I1_1_CO_SB_CARRY_CO_11_I1
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:101|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=div.divisor[55] O=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2_SB_CARRY_I1_1_CO_SB_CARRY_CO_11_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_CARRY CI=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[54] CO=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[55] I0=$false I1=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2_SB_CARRY_I1_1_CO_SB_CARRY_CO_12_I1
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:101|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=div.divisor[54] O=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2_SB_CARRY_I1_1_CO_SB_CARRY_CO_12_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_CARRY CI=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[53] CO=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[54] I0=$false I1=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2_SB_CARRY_I1_1_CO_SB_CARRY_CO_13_I1
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:101|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=div.divisor[53] O=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2_SB_CARRY_I1_1_CO_SB_CARRY_CO_13_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_CARRY CI=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[52] CO=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[53] I0=$false I1=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2_SB_CARRY_I1_1_CO_SB_CARRY_CO_14_I1
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:101|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=div.divisor[52] O=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2_SB_CARRY_I1_1_CO_SB_CARRY_CO_14_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_CARRY CI=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[51] CO=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[52] I0=$false I1=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2_SB_CARRY_I1_1_CO_SB_CARRY_CO_15_I1
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:101|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=div.divisor[51] O=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2_SB_CARRY_I1_1_CO_SB_CARRY_CO_15_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_CARRY CI=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[50] CO=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[51] I0=$false I1=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2_SB_CARRY_I1_1_CO_SB_CARRY_CO_16_I1
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:101|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=div.divisor[50] O=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2_SB_CARRY_I1_1_CO_SB_CARRY_CO_16_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_CARRY CI=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[4] CO=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[5] I0=div.dividend[4] I1=div.dividend_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:101|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[49] CO=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[50] I0=$false I1=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2_SB_CARRY_I1_1_CO_SB_CARRY_CO_18_I1
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:101|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=div.divisor[49] O=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2_SB_CARRY_I1_1_CO_SB_CARRY_CO_18_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_CARRY CI=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[48] CO=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[49] I0=$false I1=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2_SB_CARRY_I1_1_CO_SB_CARRY_CO_19_I1
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:101|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=div.divisor[48] O=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2_SB_CARRY_I1_1_CO_SB_CARRY_CO_19_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_CARRY CI=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[7] CO=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[8] I0=div.dividend[7] I1=div.dividend_SB_DFFE_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:101|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[47] CO=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[48] I0=$false I1=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2_SB_CARRY_I1_1_CO_SB_CARRY_CO_20_I1
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:101|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=div.divisor[47] O=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2_SB_CARRY_I1_1_CO_SB_CARRY_CO_20_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_CARRY CI=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[46] CO=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[47] I0=$false I1=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2_SB_CARRY_I1_1_CO_SB_CARRY_CO_21_I1
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:101|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=div.divisor[46] O=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2_SB_CARRY_I1_1_CO_SB_CARRY_CO_21_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_CARRY CI=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[45] CO=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[46] I0=$false I1=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2_SB_CARRY_I1_1_CO_SB_CARRY_CO_22_I1
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:101|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=div.divisor[45] O=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2_SB_CARRY_I1_1_CO_SB_CARRY_CO_22_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_CARRY CI=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[44] CO=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[45] I0=$false I1=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2_SB_CARRY_I1_1_CO_SB_CARRY_CO_23_I1
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:101|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=div.divisor[44] O=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2_SB_CARRY_I1_1_CO_SB_CARRY_CO_23_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_CARRY CI=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[43] CO=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[44] I0=$false I1=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2_SB_CARRY_I1_1_CO_SB_CARRY_CO_24_I1
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:101|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=div.divisor[43] O=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2_SB_CARRY_I1_1_CO_SB_CARRY_CO_24_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_CARRY CI=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[42] CO=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[43] I0=$false I1=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2_SB_CARRY_I1_1_CO_SB_CARRY_CO_25_I1
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:101|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=div.divisor[42] O=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2_SB_CARRY_I1_1_CO_SB_CARRY_CO_25_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_CARRY CI=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[41] CO=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[42] I0=$false I1=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2_SB_CARRY_I1_1_CO_SB_CARRY_CO_26_I1
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:101|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=div.divisor[41] O=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2_SB_CARRY_I1_1_CO_SB_CARRY_CO_26_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_CARRY CI=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[40] CO=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[41] I0=$false I1=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2_SB_CARRY_I1_1_CO_SB_CARRY_CO_27_I1
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:101|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=div.divisor[40] O=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2_SB_CARRY_I1_1_CO_SB_CARRY_CO_27_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_CARRY CI=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[3] CO=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[4] I0=div.dividend[3] I1=div.dividend_SB_DFFE_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:101|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[39] CO=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[40] I0=$false I1=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2_SB_CARRY_I1_1_CO_SB_CARRY_CO_29_I1
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:101|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=div.divisor[39] O=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2_SB_CARRY_I1_1_CO_SB_CARRY_CO_29_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_CARRY CI=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[6] CO=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[7] I0=div.dividend[6] I1=div.dividend_SB_DFFE_Q_25_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:101|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[38] CO=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[39] I0=$false I1=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2_SB_CARRY_I1_1_CO_SB_CARRY_CO_30_I1
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:101|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=div.divisor[38] O=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2_SB_CARRY_I1_1_CO_SB_CARRY_CO_30_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_CARRY CI=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[37] CO=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[38] I0=$false I1=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2_SB_CARRY_I1_1_CO_SB_CARRY_CO_31_I1
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:101|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=div.divisor[37] O=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2_SB_CARRY_I1_1_CO_SB_CARRY_CO_31_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_CARRY CI=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[36] CO=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[37] I0=$false I1=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2_SB_CARRY_I1_1_CO_SB_CARRY_CO_32_I1
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:101|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=div.divisor[36] O=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2_SB_CARRY_I1_1_CO_SB_CARRY_CO_32_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_CARRY CI=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[35] CO=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[36] I0=$false I1=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2_SB_CARRY_I1_1_CO_SB_CARRY_CO_33_I1
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:101|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=div.divisor[35] O=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2_SB_CARRY_I1_1_CO_SB_CARRY_CO_33_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_CARRY CI=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[34] CO=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[35] I0=$false I1=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2_SB_CARRY_I1_1_CO_SB_CARRY_CO_34_I1
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:101|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=div.divisor[34] O=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2_SB_CARRY_I1_1_CO_SB_CARRY_CO_34_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_CARRY CI=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[33] CO=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[34] I0=$false I1=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2_SB_CARRY_I1_1_CO_SB_CARRY_CO_35_I1
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:101|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=div.divisor[33] O=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2_SB_CARRY_I1_1_CO_SB_CARRY_CO_35_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_CARRY CI=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[32] CO=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[33] I0=$false I1=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2_SB_CARRY_I1_1_CO_SB_CARRY_CO_36_I1
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:101|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=div.divisor[32] O=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2_SB_CARRY_I1_1_CO_SB_CARRY_CO_36_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_CARRY CI=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[31] CO=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[32] I0=div.dividend[31] I1=div.dividend_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:101|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[30] CO=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[31] I0=div.dividend[30] I1=div.dividend_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:101|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[2] CO=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[3] I0=div.dividend[2] I1=div.dividend_SB_DFFE_Q_29_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:101|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[61] CO=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[62] I0=$false I1=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2_SB_CARRY_I1_1_CO_SB_CARRY_CO_4_I1
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:101|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[29] CO=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[30] I0=div.dividend[29] I1=div.dividend_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:101|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[28] CO=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[29] I0=div.dividend[28] I1=div.dividend_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:101|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[27] CO=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[28] I0=div.dividend[27] I1=div.dividend_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:101|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[26] CO=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[27] I0=div.dividend[26] I1=div.dividend_SB_DFFE_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:101|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[25] CO=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[26] I0=div.dividend[25] I1=div.dividend_SB_DFFE_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:101|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[24] CO=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[25] I0=div.dividend[24] I1=div.dividend_SB_DFFE_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:101|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[23] CO=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[24] I0=div.dividend[23] I1=div.dividend_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:101|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[22] CO=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[23] I0=div.dividend[22] I1=div.dividend_SB_DFFE_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:101|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[21] CO=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[22] I0=div.dividend[21] I1=div.dividend_SB_DFFE_Q_10_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:101|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[20] CO=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[21] I0=div.dividend[20] I1=div.dividend_SB_DFFE_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:101|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=div.divisor[61] O=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2_SB_CARRY_I1_1_CO_SB_CARRY_CO_4_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_CARRY CI=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[60] CO=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[61] I0=$false I1=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2_SB_CARRY_I1_1_CO_SB_CARRY_CO_5_I1
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:101|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[1] CO=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[2] I0=div.dividend[1] I1=div.dividend_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:101|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[19] CO=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[20] I0=div.dividend[19] I1=div.dividend_SB_DFFE_Q_12_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:101|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[18] CO=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[19] I0=div.dividend[18] I1=div.dividend_SB_DFFE_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:101|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[17] CO=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[18] I0=div.dividend[17] I1=div.dividend_SB_DFFE_Q_14_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:101|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[16] CO=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[17] I0=div.dividend[16] I1=div.dividend_SB_DFFE_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:101|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[15] CO=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[16] I0=div.dividend[15] I1=div.dividend_SB_DFFE_Q_16_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:101|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[14] CO=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[15] I0=div.dividend[14] I1=div.dividend_SB_DFFE_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:101|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[13] CO=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[14] I0=div.dividend[13] I1=div.dividend_SB_DFFE_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:101|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[12] CO=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[13] I0=div.dividend[12] I1=div.dividend_SB_DFFE_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:101|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[11] CO=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[12] I0=div.dividend[11] I1=div.dividend_SB_DFFE_Q_20_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:101|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=div.divisor[60] O=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2_SB_CARRY_I1_1_CO_SB_CARRY_CO_5_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_CARRY CI=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[5] CO=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[6] I0=div.dividend[5] I1=div.dividend_SB_DFFE_Q_26_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:101|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[10] CO=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[11] I0=div.dividend[10] I1=div.dividend_SB_DFFE_Q_21_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:101|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[59] CO=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[60] I0=$false I1=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2_SB_CARRY_I1_1_CO_SB_CARRY_CO_7_I1
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:101|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=div.divisor[59] O=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2_SB_CARRY_I1_1_CO_SB_CARRY_CO_7_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_CARRY CI=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[58] CO=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[59] I0=$false I1=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2_SB_CARRY_I1_1_CO_SB_CARRY_CO_8_I1
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:101|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=div.divisor[58] O=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2_SB_CARRY_I1_1_CO_SB_CARRY_CO_8_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_CARRY CI=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[57] CO=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[58] I0=$false I1=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2_SB_CARRY_I1_1_CO_SB_CARRY_CO_9_I1
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:101|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=div.divisor[57] O=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2_SB_CARRY_I1_1_CO_SB_CARRY_CO_9_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_CARRY CI=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2_SB_CARRY_I1_CO[9] CO=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2_SB_CARRY_I1_CO[10] I0=div.dividend[9] I1=div.dividend_SB_DFFE_Q_22_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:102|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2_SB_CARRY_I1_CO[8] CO=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2_SB_CARRY_I1_CO[9] I0=div.dividend[8] I1=div.dividend_SB_DFFE_Q_23_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:102|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2_SB_CARRY_I1_CO[28] CO=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2_SB_CARRY_I1_CO[29] I0=div.dividend[28] I1=div.dividend_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:102|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2_SB_CARRY_I1_CO[27] CO=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2_SB_CARRY_I1_CO[28] I0=div.dividend[27] I1=div.dividend_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:102|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2_SB_CARRY_I1_CO[26] CO=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2_SB_CARRY_I1_CO[27] I0=div.dividend[26] I1=div.dividend_SB_DFFE_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:102|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2_SB_CARRY_I1_CO[25] CO=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2_SB_CARRY_I1_CO[26] I0=div.dividend[25] I1=div.dividend_SB_DFFE_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:102|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2_SB_CARRY_I1_CO[24] CO=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2_SB_CARRY_I1_CO[25] I0=div.dividend[24] I1=div.dividend_SB_DFFE_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:102|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2_SB_CARRY_I1_CO[23] CO=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2_SB_CARRY_I1_CO[24] I0=div.dividend[23] I1=div.dividend_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:102|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2_SB_CARRY_I1_CO[22] CO=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2_SB_CARRY_I1_CO[23] I0=div.dividend[22] I1=div.dividend_SB_DFFE_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:102|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2_SB_CARRY_I1_CO[21] CO=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2_SB_CARRY_I1_CO[22] I0=div.dividend[21] I1=div.dividend_SB_DFFE_Q_10_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:102|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2_SB_CARRY_I1_CO[20] CO=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2_SB_CARRY_I1_CO[21] I0=div.dividend[20] I1=div.dividend_SB_DFFE_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:102|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2_SB_CARRY_I1_CO[1] CO=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2_SB_CARRY_I1_CO[2] I0=div.dividend[1] I1=div.dividend_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:102|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2_SB_CARRY_I1_CO[7] CO=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2_SB_CARRY_I1_CO[8] I0=div.dividend[7] I1=div.dividend_SB_DFFE_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:102|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2_SB_CARRY_I1_CO[19] CO=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2_SB_CARRY_I1_CO[20] I0=div.dividend[19] I1=div.dividend_SB_DFFE_Q_12_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:102|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2_SB_CARRY_I1_CO[18] CO=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2_SB_CARRY_I1_CO[19] I0=div.dividend[18] I1=div.dividend_SB_DFFE_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:102|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2_SB_CARRY_I1_CO[17] CO=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2_SB_CARRY_I1_CO[18] I0=div.dividend[17] I1=div.dividend_SB_DFFE_Q_14_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:102|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2_SB_CARRY_I1_CO[16] CO=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2_SB_CARRY_I1_CO[17] I0=div.dividend[16] I1=div.dividend_SB_DFFE_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:102|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2_SB_CARRY_I1_CO[15] CO=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2_SB_CARRY_I1_CO[16] I0=div.dividend[15] I1=div.dividend_SB_DFFE_Q_16_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:102|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2_SB_CARRY_I1_CO[14] CO=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2_SB_CARRY_I1_CO[15] I0=div.dividend[14] I1=div.dividend_SB_DFFE_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:102|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2_SB_CARRY_I1_CO[13] CO=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2_SB_CARRY_I1_CO[14] I0=div.dividend[13] I1=div.dividend_SB_DFFE_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:102|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2_SB_CARRY_I1_CO[12] CO=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2_SB_CARRY_I1_CO[13] I0=div.dividend[12] I1=div.dividend_SB_DFFE_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:102|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2_SB_CARRY_I1_CO[11] CO=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2_SB_CARRY_I1_CO[12] I0=div.dividend[11] I1=div.dividend_SB_DFFE_Q_20_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:102|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2_SB_CARRY_I1_CO[10] CO=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2_SB_CARRY_I1_CO[11] I0=div.dividend[10] I1=div.dividend_SB_DFFE_Q_21_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:102|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2_SB_CARRY_I1_CO[6] CO=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2_SB_CARRY_I1_CO[7] I0=div.dividend[6] I1=div.dividend_SB_DFFE_Q_25_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:102|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2_SB_CARRY_I1_CO[5] CO=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2_SB_CARRY_I1_CO[6] I0=div.dividend[5] I1=div.dividend_SB_DFFE_Q_26_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:102|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2_SB_CARRY_I1_CO[4] CO=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2_SB_CARRY_I1_CO[5] I0=div.dividend[4] I1=div.dividend_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:102|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2_SB_CARRY_I1_CO[3] CO=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2_SB_CARRY_I1_CO[4] I0=div.dividend[3] I1=div.dividend_SB_DFFE_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:102|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2_SB_CARRY_I1_CO[30] CO=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2_SB_CARRY_I1_CO[31] I0=div.dividend[30] I1=div.dividend_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:102|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2_SB_CARRY_I1_CO[2] CO=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2_SB_CARRY_I1_CO[3] I0=div.dividend[2] I1=div.dividend_SB_DFFE_Q_29_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:102|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2_SB_CARRY_I1_CO[29] CO=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2_SB_CARRY_I1_CO[30] I0=div.dividend[29] I1=div.dividend_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:102|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=div.divisor[0] O=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=div.dividend_SB_DFFE_Q_3_D_SB_LUT4_O_I0 I1=div.dividend_SB_DFFE_Q_3_D_SB_LUT4_O_I1 I2=div.dividend_SB_DFFE_Q_3_D_SB_LUT4_O_I2 I3=div.start O=div.dividend_SB_DFFE_Q_3_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001000111110000
.gate SB_LUT4 I0=div.instr_div I1=div.instr_rem I2=FETCH_Instr_div_in1_a1_SB_DFFSR_Q_D_SB_LUT4_I3_O I3=div.dividend_SB_DFFE_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I3 O=div.dividend_SB_DFFE_Q_3_D_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000000001110
.gate SB_LUT4 I0=div.instr_rem I1=div.instr_div I2=FETCH_Instr_div_in1_a1_SB_DFFSR_Q_D_SB_LUT4_I3_O I3=FETCH_Instr_div_in1_a1_SB_DFFSR_Q_3_D_SB_LUT4_I3_O O=div.dividend_SB_DFFE_Q_3_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111000100000000
.gate SB_LUT4 I0=$false I1=div.dividend[28] I2=div.dividend_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2_SB_CARRY_I1_CO[28] O=div.dividend_SB_DFFE_Q_3_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:102|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=div.divisor[28] O=div.dividend_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_DFFE C=clk D=div.dividend_SB_DFFE_Q_4_D E=div.running_SB_DFFESR_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O Q=div.dividend[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:63|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=div.dividend_SB_DFFE_Q_4_D_SB_LUT4_O_I0 I1=div.dividend_SB_DFFE_Q_4_D_SB_LUT4_O_I1 I2=div.dividend_SB_DFFE_Q_4_D_SB_LUT4_O_I2 I3=div.start O=div.dividend_SB_DFFE_Q_4_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001000111110000
.gate SB_LUT4 I0=div.instr_div I1=div.instr_rem I2=FETCH_Instr_div_in1_a1_SB_DFFSR_Q_D_SB_LUT4_I3_O I3=div.dividend_SB_DFFE_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I3 O=div.dividend_SB_DFFE_Q_4_D_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000000001110
.gate SB_LUT4 I0=div.instr_rem I1=div.instr_div I2=FETCH_Instr_div_in1_a1_SB_DFFSR_Q_D_SB_LUT4_I3_O I3=FETCH_Instr_div_in1_a1_SB_DFFSR_Q_4_D_SB_LUT4_I3_O O=div.dividend_SB_DFFE_Q_4_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111000100000000
.gate SB_LUT4 I0=$false I1=div.dividend[27] I2=div.dividend_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2_SB_CARRY_I1_CO[27] O=div.dividend_SB_DFFE_Q_4_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:102|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=div.divisor[27] O=div.dividend_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_DFFE C=clk D=div.dividend_SB_DFFE_Q_5_D E=div.running_SB_DFFESR_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O Q=div.dividend[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:63|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=div.dividend_SB_DFFE_Q_5_D_SB_LUT4_O_I0 I1=div.dividend_SB_DFFE_Q_5_D_SB_LUT4_O_I1 I2=div.dividend_SB_DFFE_Q_5_D_SB_LUT4_O_I2 I3=div.start O=div.dividend_SB_DFFE_Q_5_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001000111110000
.gate SB_LUT4 I0=div.instr_div I1=div.instr_rem I2=FETCH_Instr_div_in1_a1_SB_DFFSR_Q_D_SB_LUT4_I3_O I3=div.dividend_SB_DFFE_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3 O=div.dividend_SB_DFFE_Q_5_D_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000000001110
.gate SB_LUT4 I0=div.instr_rem I1=div.instr_div I2=FETCH_Instr_div_in1_a1_SB_DFFSR_Q_D_SB_LUT4_I3_O I3=FETCH_Instr_div_in1_a1_SB_DFFSR_Q_5_D_SB_LUT4_I3_O O=div.dividend_SB_DFFE_Q_5_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111000100000000
.gate SB_LUT4 I0=$false I1=div.dividend[26] I2=div.dividend_SB_DFFE_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2_SB_CARRY_I1_CO[26] O=div.dividend_SB_DFFE_Q_5_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:102|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=div.divisor[26] O=div.dividend_SB_DFFE_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_DFFE C=clk D=div.dividend_SB_DFFE_Q_6_D E=div.running_SB_DFFESR_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O Q=div.dividend[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:63|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=div.dividend_SB_DFFE_Q_6_D_SB_LUT4_O_I0 I1=div.dividend_SB_DFFE_Q_6_D_SB_LUT4_O_I1 I2=div.dividend_SB_DFFE_Q_6_D_SB_LUT4_O_I2 I3=div.start O=div.dividend_SB_DFFE_Q_6_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001000111110000
.gate SB_LUT4 I0=div.instr_div I1=div.instr_rem I2=FETCH_Instr_div_in1_a1_SB_DFFSR_Q_D_SB_LUT4_I3_O I3=div.dividend_SB_DFFE_Q_6_D_SB_LUT4_O_I0_SB_LUT4_O_I3 O=div.dividend_SB_DFFE_Q_6_D_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000000001110
.gate SB_LUT4 I0=div.instr_rem I1=div.instr_div I2=FETCH_Instr_div_in1_a1_SB_DFFSR_Q_D_SB_LUT4_I3_O I3=FETCH_Instr_div_in1_a1_SB_DFFSR_Q_6_D_SB_LUT4_I3_O O=div.dividend_SB_DFFE_Q_6_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111000100000000
.gate SB_LUT4 I0=$false I1=div.dividend[25] I2=div.dividend_SB_DFFE_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2_SB_CARRY_I1_CO[25] O=div.dividend_SB_DFFE_Q_6_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:102|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=div.divisor[25] O=div.dividend_SB_DFFE_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_DFFE C=clk D=div.dividend_SB_DFFE_Q_7_D E=div.running_SB_DFFESR_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O Q=div.dividend[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:63|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=div.dividend_SB_DFFE_Q_7_D_SB_LUT4_O_I0 I1=div.dividend_SB_DFFE_Q_7_D_SB_LUT4_O_I1 I2=div.dividend_SB_DFFE_Q_7_D_SB_LUT4_O_I2 I3=div.start O=div.dividend_SB_DFFE_Q_7_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001000111110000
.gate SB_LUT4 I0=div.instr_div I1=div.instr_rem I2=FETCH_Instr_div_in1_a1_SB_DFFSR_Q_D_SB_LUT4_I3_O I3=div.dividend_SB_DFFE_Q_7_D_SB_LUT4_O_I0_SB_LUT4_O_I3 O=div.dividend_SB_DFFE_Q_7_D_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000000001110
.gate SB_LUT4 I0=div.instr_rem I1=div.instr_div I2=FETCH_Instr_div_in1_a1_SB_DFFSR_Q_D_SB_LUT4_I3_O I3=FETCH_Instr_div_in1_a1_SB_DFFSR_Q_7_D_SB_LUT4_I3_O O=div.dividend_SB_DFFE_Q_7_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111000100000000
.gate SB_LUT4 I0=$false I1=div.dividend[24] I2=div.dividend_SB_DFFE_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2_SB_CARRY_I1_CO[24] O=div.dividend_SB_DFFE_Q_7_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:102|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=div.divisor[24] O=div.dividend_SB_DFFE_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_DFFE C=clk D=div.dividend_SB_DFFE_Q_8_D E=div.running_SB_DFFESR_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O Q=div.dividend[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:63|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=div.dividend_SB_DFFE_Q_8_D_SB_LUT4_O_I0 I1=div.dividend_SB_DFFE_Q_8_D_SB_LUT4_O_I1 I2=div.dividend_SB_DFFE_Q_8_D_SB_LUT4_O_I2 I3=div.start O=div.dividend_SB_DFFE_Q_8_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001000111110000
.gate SB_LUT4 I0=div.instr_div I1=div.instr_rem I2=FETCH_Instr_div_in1_a1_SB_DFFSR_Q_D_SB_LUT4_I3_O I3=div.dividend_SB_DFFE_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I3 O=div.dividend_SB_DFFE_Q_8_D_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000000001110
.gate SB_LUT4 I0=div.instr_rem I1=div.instr_div I2=FETCH_Instr_div_in1_a1_SB_DFFSR_Q_D_SB_LUT4_I3_O I3=FETCH_Instr_div_in1_a1_SB_DFFSR_Q_8_D_SB_LUT4_I3_O O=div.dividend_SB_DFFE_Q_8_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111000100000000
.gate SB_LUT4 I0=$false I1=div.dividend[23] I2=div.dividend_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2_SB_CARRY_I1_CO[23] O=div.dividend_SB_DFFE_Q_8_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:102|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=div.divisor[23] O=div.dividend_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_DFFE C=clk D=div.dividend_SB_DFFE_Q_9_D E=div.running_SB_DFFESR_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O Q=div.dividend[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:63|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=div.dividend_SB_DFFE_Q_9_D_SB_LUT4_O_I0 I1=div.dividend_SB_DFFE_Q_9_D_SB_LUT4_O_I1 I2=div.dividend_SB_DFFE_Q_9_D_SB_LUT4_O_I2 I3=div.start O=div.dividend_SB_DFFE_Q_9_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001000111110000
.gate SB_LUT4 I0=div.instr_div I1=div.instr_rem I2=FETCH_Instr_div_in1_a1_SB_DFFSR_Q_D_SB_LUT4_I3_O I3=div.dividend_SB_DFFE_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I3 O=div.dividend_SB_DFFE_Q_9_D_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000000001110
.gate SB_LUT4 I0=div.instr_rem I1=div.instr_div I2=FETCH_Instr_div_in1_a1_SB_DFFSR_Q_D_SB_LUT4_I3_O I3=FETCH_Instr_div_in1_a1_SB_DFFSR_Q_9_D_SB_LUT4_I3_O O=div.dividend_SB_DFFE_Q_9_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111000100000000
.gate SB_LUT4 I0=$false I1=div.dividend[22] I2=div.dividend_SB_DFFE_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2_SB_CARRY_I1_CO[22] O=div.dividend_SB_DFFE_Q_9_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:102|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=div.divisor[22] O=div.dividend_SB_DFFE_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=div.dividend_SB_DFFE_Q_D_SB_LUT4_O_I0 I1=FETCH_Instr_div_in1_a1_SB_DFFSR_Q_D_SB_LUT4_I3_O I2=div.dividend_SB_DFFE_Q_D_SB_LUT4_O_I2 I3=div.start O=div.dividend_SB_DFFE_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001000111110000
.gate SB_LUT4 I0=div.instr_div I1=div.instr_rem I2=FETCH_Instr_div_in1_a1_SB_DFFSR_Q_D_SB_LUT4_I3_O I3=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I0_SB_CARRY_CI_CO[31] O=div.dividend_SB_DFFE_Q_D_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:76|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1110000000001110
.gate SB_LUT4 I0=$false I1=div.dividend[31] I2=div.dividend_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2_SB_CARRY_I1_CO[31] O=div.dividend_SB_DFFE_Q_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:102|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=div.divisor[31] O=div.dividend_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_DFFESR C=clk D=div.divisor_SB_DFFESR_Q_D E=div.running_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O Q=div.divisor[62] R=div.divisor_SB_DFFESR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:63|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=div.divisor[31] E=div.running_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O Q=div.divisor[30] R=div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:63|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=div.divisor[22] E=div.running_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O Q=div.divisor[21] R=div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:63|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=div.divisor[21] E=div.running_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O Q=div.divisor[20] R=div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:63|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=div.divisor[20] E=div.running_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O Q=div.divisor[19] R=div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:63|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=div.divisor[19] E=div.running_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O Q=div.divisor[18] R=div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:63|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=div.divisor[18] E=div.running_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O Q=div.divisor[17] R=div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:63|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=div.divisor[17] E=div.running_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O Q=div.divisor[16] R=div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:63|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=div.divisor[16] E=div.running_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O Q=div.divisor[15] R=div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:63|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=div.divisor[15] E=div.running_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O Q=div.divisor[14] R=div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:63|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=div.divisor[14] E=div.running_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O Q=div.divisor[13] R=div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:63|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=div.divisor[13] E=div.running_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O Q=div.divisor[12] R=div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:63|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=div.divisor[30] E=div.running_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O Q=div.divisor[29] R=div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:63|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=div.divisor[12] E=div.running_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O Q=div.divisor[11] R=div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:63|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=div.divisor[11] E=div.running_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O Q=div.divisor[10] R=div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:63|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=div.divisor[10] E=div.running_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O Q=div.divisor[9] R=div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:63|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=div.divisor[9] E=div.running_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O Q=div.divisor[8] R=div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:63|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=div.divisor[8] E=div.running_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O Q=div.divisor[7] R=div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:63|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=div.divisor[7] E=div.running_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O Q=div.divisor[6] R=div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:63|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=div.divisor[6] E=div.running_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O Q=div.divisor[5] R=div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:63|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=div.divisor[5] E=div.running_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O Q=div.divisor[4] R=div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:63|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=div.divisor[4] E=div.running_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O Q=div.divisor[3] R=div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:63|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=div.divisor[3] E=div.running_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O Q=div.divisor[2] R=div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:63|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=div.divisor[29] E=div.running_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O Q=div.divisor[28] R=div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:63|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=div.divisor[2] E=div.running_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O Q=div.divisor[1] R=div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:63|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=div.divisor[1] E=div.running_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O Q=div.divisor[0] R=div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:63|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=div.divisor[28] E=div.running_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O Q=div.divisor[27] R=div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:63|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=div.divisor[27] E=div.running_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O Q=div.divisor[26] R=div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:63|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=div.divisor[26] E=div.running_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O Q=div.divisor[25] R=div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:63|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=div.divisor[25] E=div.running_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O Q=div.divisor[24] R=div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:63|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=div.divisor[24] E=div.running_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O Q=div.divisor[23] R=div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:63|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=div.divisor[23] E=div.running_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O Q=div.divisor[22] R=div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:63|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=div.instr_rem I1=div.instr_div I2=div.divisor_SB_DFFESR_Q_D_SB_LUT4_O_I2 I3=div.divisor_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[31] O=div.divisor_SB_DFFESR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:77|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000111100000001
.gate SB_LUT4 I0=div.divisor_SB_DFFE_Q_29_D_SB_LUT4_O_I3_SB_LUT4_O_I2 I1=div.divisor_SB_DFFESR_Q_D_SB_LUT4_O_I2 I2=div.divisor_SB_DFFE_Q_21_D_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=div.divisor_SB_DFFE_Q_30_D_SB_LUT4_O_I2 O=div.outsign_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$false I1=div.instr_div I2=div.instr_rem I3=div.divisor_SB_DFFESR_Q_D_SB_LUT4_O_I2 O=div.divisor_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011111100
.gate SB_LUT4 I0=FETCH_Instr_div_in2_a1[31] I1=FETCH_Instr_st_reg_value_a0[31] I2=FETCH_Instr_reset_a0 I3=FETCH_Instr_raw_a0_SB_LUT4_O_3_I3_SB_LUT4_I0_O O=div.divisor_SB_DFFESR_Q_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111001111110101
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=div.start O=div.divisor_SB_DFFESR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_DFFE C=clk D=div.divisor_SB_DFFE_Q_D E=div.running_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O Q=div.divisor[61]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:63|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=div.divisor_SB_DFFE_Q_1_D E=div.running_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O Q=div.divisor[60]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:63|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=div.divisor_SB_DFFE_Q_10_D E=div.running_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O Q=div.divisor[51]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:63|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=div.start I2=div.divisor[52] I3=div.divisor_SB_DFFE_Q_10_D_SB_LUT4_O_I3 O=div.divisor_SB_DFFE_Q_10_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111111100110000
.gate SB_LUT4 I0=div.divisor_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O I1=div.start I2=div.divisor_SB_DFFE_Q_10_D_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=div.divisor_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[20] O=div.divisor_SB_DFFE_Q_10_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:77|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110010000100
.gate SB_CARRY CI=div.divisor_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[20] CO=div.divisor_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[21] I0=$false I1=div.divisor_SB_DFFE_Q_10_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:77|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=FETCH_Instr_div_in2_a1[20] I1=FETCH_Instr_st_reg_value_a0[20] I2=FETCH_Instr_reset_a0 I3=FETCH_Instr_raw_a0_SB_LUT4_O_3_I3_SB_LUT4_I0_O O=div.divisor_SB_DFFE_Q_10_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111001111110101
.gate SB_DFFE C=clk D=div.divisor_SB_DFFE_Q_11_D E=div.running_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O Q=div.divisor[50]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:63|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=div.start I2=div.divisor[51] I3=div.divisor_SB_DFFE_Q_11_D_SB_LUT4_O_I3 O=div.divisor_SB_DFFE_Q_11_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111111100110000
.gate SB_LUT4 I0=div.divisor_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O I1=div.start I2=div.divisor_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=div.divisor_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[19] O=div.divisor_SB_DFFE_Q_11_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:77|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110010000100
.gate SB_CARRY CI=div.divisor_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[19] CO=div.divisor_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[20] I0=$false I1=div.divisor_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:77|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=FETCH_Instr_div_in2_a1[19] I1=FETCH_Instr_st_reg_value_a0[19] I2=FETCH_Instr_reset_a0 I3=FETCH_Instr_raw_a0_SB_LUT4_O_3_I3_SB_LUT4_I0_O O=div.divisor_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111001111110101
.gate SB_DFFE C=clk D=div.divisor_SB_DFFE_Q_12_D E=div.running_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O Q=div.divisor[49]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:63|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=div.start I2=div.divisor[50] I3=div.divisor_SB_DFFE_Q_12_D_SB_LUT4_O_I3 O=div.divisor_SB_DFFE_Q_12_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111111100110000
.gate SB_LUT4 I0=div.divisor_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O I1=div.start I2=div.divisor_SB_DFFE_Q_12_D_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=div.divisor_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[18] O=div.divisor_SB_DFFE_Q_12_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:77|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110010000100
.gate SB_CARRY CI=div.divisor_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[18] CO=div.divisor_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[19] I0=$false I1=div.divisor_SB_DFFE_Q_12_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:77|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=FETCH_Instr_div_in2_a1[18] I1=FETCH_Instr_st_reg_value_a0[18] I2=FETCH_Instr_reset_a0 I3=FETCH_Instr_raw_a0_SB_LUT4_O_3_I3_SB_LUT4_I0_O O=div.divisor_SB_DFFE_Q_12_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111001111110101
.gate SB_DFFE C=clk D=div.divisor_SB_DFFE_Q_13_D E=div.running_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O Q=div.divisor[48]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:63|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=div.start I2=div.divisor[49] I3=div.divisor_SB_DFFE_Q_13_D_SB_LUT4_O_I3 O=div.divisor_SB_DFFE_Q_13_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111111100110000
.gate SB_LUT4 I0=div.divisor_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O I1=div.start I2=div.divisor_SB_DFFE_Q_13_D_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=div.divisor_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[17] O=div.divisor_SB_DFFE_Q_13_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:77|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110010000100
.gate SB_CARRY CI=div.divisor_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[17] CO=div.divisor_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[18] I0=$false I1=div.divisor_SB_DFFE_Q_13_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:77|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=FETCH_Instr_div_in2_a1[17] I1=FETCH_Instr_st_reg_value_a0[17] I2=FETCH_Instr_reset_a0 I3=FETCH_Instr_raw_a0_SB_LUT4_O_3_I3_SB_LUT4_I0_O O=div.divisor_SB_DFFE_Q_13_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111001111110101
.gate SB_DFFE C=clk D=div.divisor_SB_DFFE_Q_14_D E=div.running_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O Q=div.divisor[47]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:63|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=div.start I2=div.divisor[48] I3=div.divisor_SB_DFFE_Q_14_D_SB_LUT4_O_I3 O=div.divisor_SB_DFFE_Q_14_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111111100110000
.gate SB_LUT4 I0=div.divisor_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O I1=div.start I2=div.divisor_SB_DFFE_Q_14_D_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=div.divisor_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[16] O=div.divisor_SB_DFFE_Q_14_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:77|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110010000100
.gate SB_CARRY CI=div.divisor_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[16] CO=div.divisor_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[17] I0=$false I1=div.divisor_SB_DFFE_Q_14_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:77|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=FETCH_Instr_div_in2_a1[16] I1=FETCH_Instr_st_reg_value_a0[16] I2=FETCH_Instr_reset_a0 I3=FETCH_Instr_raw_a0_SB_LUT4_O_3_I3_SB_LUT4_I0_O O=div.divisor_SB_DFFE_Q_14_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111001111110101
.gate SB_DFFE C=clk D=div.divisor_SB_DFFE_Q_15_D E=div.running_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O Q=div.divisor[46]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:63|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=div.start I2=div.divisor[47] I3=div.divisor_SB_DFFE_Q_15_D_SB_LUT4_O_I3 O=div.divisor_SB_DFFE_Q_15_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111111100110000
.gate SB_LUT4 I0=div.divisor_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O I1=div.start I2=div.divisor_SB_DFFE_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=div.divisor_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[15] O=div.divisor_SB_DFFE_Q_15_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:77|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110010000100
.gate SB_CARRY CI=div.divisor_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[15] CO=div.divisor_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[16] I0=$false I1=div.divisor_SB_DFFE_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:77|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=FETCH_Instr_div_in2_a1[15] I1=FETCH_Instr_st_reg_value_a0[15] I2=FETCH_Instr_reset_a0 I3=FETCH_Instr_raw_a0_SB_LUT4_O_3_I3_SB_LUT4_I0_O O=div.divisor_SB_DFFE_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111001111110101
.gate SB_DFFE C=clk D=div.divisor_SB_DFFE_Q_16_D E=div.running_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O Q=div.divisor[45]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:63|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=div.start I2=div.divisor[46] I3=div.divisor_SB_DFFE_Q_16_D_SB_LUT4_O_I3 O=div.divisor_SB_DFFE_Q_16_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111111100110000
.gate SB_LUT4 I0=div.divisor_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O I1=div.start I2=div.divisor_SB_DFFE_Q_16_D_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=div.divisor_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[14] O=div.divisor_SB_DFFE_Q_16_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:77|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110010000100
.gate SB_CARRY CI=div.divisor_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[14] CO=div.divisor_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[15] I0=$false I1=div.divisor_SB_DFFE_Q_16_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:77|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=FETCH_Instr_div_in2_a1[14] I1=FETCH_Instr_st_reg_value_a0[14] I2=FETCH_Instr_reset_a0 I3=FETCH_Instr_raw_a0_SB_LUT4_O_3_I3_SB_LUT4_I0_O O=div.divisor_SB_DFFE_Q_16_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111001111110101
.gate SB_DFFE C=clk D=div.divisor_SB_DFFE_Q_17_D E=div.running_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O Q=div.divisor[44]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:63|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=div.start I2=div.divisor[45] I3=div.divisor_SB_DFFE_Q_17_D_SB_LUT4_O_I3 O=div.divisor_SB_DFFE_Q_17_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111111100110000
.gate SB_LUT4 I0=div.divisor_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O I1=div.start I2=div.divisor_SB_DFFE_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=div.divisor_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[13] O=div.divisor_SB_DFFE_Q_17_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:77|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110010000100
.gate SB_CARRY CI=div.divisor_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[13] CO=div.divisor_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[14] I0=$false I1=div.divisor_SB_DFFE_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:77|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=FETCH_Instr_div_in2_a1[13] I1=FETCH_Instr_st_reg_value_a0[13] I2=FETCH_Instr_reset_a0 I3=FETCH_Instr_raw_a0_SB_LUT4_O_3_I3_SB_LUT4_I0_O O=div.divisor_SB_DFFE_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111001111110101
.gate SB_DFFE C=clk D=div.divisor_SB_DFFE_Q_18_D E=div.running_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O Q=div.divisor[43]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:63|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=div.start I2=div.divisor[44] I3=div.divisor_SB_DFFE_Q_18_D_SB_LUT4_O_I3 O=div.divisor_SB_DFFE_Q_18_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111111100110000
.gate SB_LUT4 I0=div.divisor_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O I1=div.start I2=div.divisor_SB_DFFE_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=div.divisor_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[12] O=div.divisor_SB_DFFE_Q_18_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:77|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110010000100
.gate SB_CARRY CI=div.divisor_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[12] CO=div.divisor_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[13] I0=$false I1=div.divisor_SB_DFFE_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:77|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=FETCH_Instr_div_in2_a1[12] I1=FETCH_Instr_st_reg_value_a0[12] I2=FETCH_Instr_reset_a0 I3=FETCH_Instr_raw_a0_SB_LUT4_O_3_I3_SB_LUT4_I0_O O=div.divisor_SB_DFFE_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111001111110101
.gate SB_DFFE C=clk D=div.divisor_SB_DFFE_Q_19_D E=div.running_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O Q=div.divisor[42]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:63|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=div.start I2=div.divisor[43] I3=div.divisor_SB_DFFE_Q_19_D_SB_LUT4_O_I3 O=div.divisor_SB_DFFE_Q_19_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111111100110000
.gate SB_LUT4 I0=div.divisor_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O I1=div.start I2=div.divisor_SB_DFFE_Q_19_D_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=div.divisor_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[11] O=div.divisor_SB_DFFE_Q_19_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:77|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110010000100
.gate SB_CARRY CI=div.divisor_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[11] CO=div.divisor_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[12] I0=$false I1=div.divisor_SB_DFFE_Q_19_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:77|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=FETCH_Instr_div_in2_a1[11] I1=FETCH_Instr_st_reg_value_a0[11] I2=FETCH_Instr_reset_a0 I3=FETCH_Instr_raw_a0_SB_LUT4_O_3_I3_SB_LUT4_I0_O O=div.divisor_SB_DFFE_Q_19_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111001111110101
.gate SB_LUT4 I0=$false I1=div.start I2=div.divisor[61] I3=div.divisor_SB_DFFE_Q_1_D_SB_LUT4_O_I3 O=div.divisor_SB_DFFE_Q_1_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111111100110000
.gate SB_LUT4 I0=div.divisor_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O I1=div.start I2=div.divisor_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=div.divisor_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[29] O=div.divisor_SB_DFFE_Q_1_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:77|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110010000100
.gate SB_CARRY CI=div.divisor_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[29] CO=div.divisor_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[30] I0=$false I1=div.divisor_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:77|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=FETCH_Instr_div_in2_a1[29] I1=FETCH_Instr_st_reg_value_a0[29] I2=FETCH_Instr_reset_a0 I3=FETCH_Instr_raw_a0_SB_LUT4_O_3_I3_SB_LUT4_I0_O O=div.divisor_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111001111110101
.gate SB_DFFE C=clk D=div.divisor_SB_DFFE_Q_2_D E=div.running_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O Q=div.divisor[59]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:63|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=div.divisor_SB_DFFE_Q_20_D E=div.running_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O Q=div.divisor[41]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:63|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=div.start I2=div.divisor[42] I3=div.divisor_SB_DFFE_Q_20_D_SB_LUT4_O_I3 O=div.divisor_SB_DFFE_Q_20_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111111100110000
.gate SB_LUT4 I0=div.divisor_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O I1=div.start I2=div.divisor_SB_DFFE_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=div.divisor_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[10] O=div.divisor_SB_DFFE_Q_20_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:77|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110010000100
.gate SB_CARRY CI=div.divisor_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[10] CO=div.divisor_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[11] I0=$false I1=div.divisor_SB_DFFE_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:77|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=FETCH_Instr_div_in2_a1[10] I1=FETCH_Instr_st_reg_value_a0[10] I2=FETCH_Instr_reset_a0 I3=FETCH_Instr_raw_a0_SB_LUT4_O_3_I3_SB_LUT4_I0_O O=div.divisor_SB_DFFE_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111001111110101
.gate SB_DFFE C=clk D=div.divisor_SB_DFFE_Q_21_D E=div.running_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O Q=div.divisor[40]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:63|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=div.start I2=div.divisor[41] I3=div.divisor_SB_DFFE_Q_21_D_SB_LUT4_O_I3 O=div.divisor_SB_DFFE_Q_21_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111111100110000
.gate SB_LUT4 I0=div.divisor_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O I1=div.start I2=div.divisor_SB_DFFE_Q_21_D_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=div.divisor_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[9] O=div.divisor_SB_DFFE_Q_21_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:77|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110010000100
.gate SB_CARRY CI=div.divisor_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[9] CO=div.divisor_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[10] I0=$false I1=div.divisor_SB_DFFE_Q_21_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:77|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=FETCH_Instr_div_in2_a1[9] I1=FETCH_Instr_st_reg_value_a0[9] I2=FETCH_Instr_reset_a0 I3=FETCH_Instr_raw_a0_SB_LUT4_O_3_I3_SB_LUT4_I0_O O=div.divisor_SB_DFFE_Q_21_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111001111110101
.gate SB_DFFE C=clk D=div.divisor_SB_DFFE_Q_22_D E=div.running_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O Q=div.divisor[39]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:63|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=div.start I2=div.divisor[40] I3=div.divisor_SB_DFFE_Q_22_D_SB_LUT4_O_I3 O=div.divisor_SB_DFFE_Q_22_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111111100110000
.gate SB_LUT4 I0=div.divisor_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O I1=div.start I2=div.divisor_SB_DFFE_Q_22_D_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=div.divisor_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[8] O=div.divisor_SB_DFFE_Q_22_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:77|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110010000100
.gate SB_CARRY CI=div.divisor_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[8] CO=div.divisor_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[9] I0=$false I1=div.divisor_SB_DFFE_Q_22_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:77|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=FETCH_Instr_div_in2_a1[8] I1=FETCH_Instr_st_reg_value_a0[8] I2=FETCH_Instr_reset_a0 I3=FETCH_Instr_raw_a0_SB_LUT4_O_3_I3_SB_LUT4_I0_O O=div.divisor_SB_DFFE_Q_22_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111001111110101
.gate SB_DFFE C=clk D=div.divisor_SB_DFFE_Q_23_D E=div.running_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O Q=div.divisor[38]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:63|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=div.start I2=div.divisor[39] I3=div.divisor_SB_DFFE_Q_23_D_SB_LUT4_O_I3 O=div.divisor_SB_DFFE_Q_23_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111111100110000
.gate SB_LUT4 I0=div.divisor_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O I1=div.start I2=div.divisor_SB_DFFE_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=div.divisor_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[7] O=div.divisor_SB_DFFE_Q_23_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:77|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110010000100
.gate SB_CARRY CI=div.divisor_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[7] CO=div.divisor_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[8] I0=$false I1=div.divisor_SB_DFFE_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:77|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=FETCH_Instr_div_in2_a1[7] I1=FETCH_Instr_st_reg_value_a0[7] I2=FETCH_Instr_reset_a0 I3=FETCH_Instr_raw_a0_SB_LUT4_O_3_I3_SB_LUT4_I0_O O=div.divisor_SB_DFFE_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111001111110101
.gate SB_DFFE C=clk D=div.divisor_SB_DFFE_Q_24_D E=div.running_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O Q=div.divisor[37]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:63|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=div.start I2=div.divisor[38] I3=div.divisor_SB_DFFE_Q_24_D_SB_LUT4_O_I3 O=div.divisor_SB_DFFE_Q_24_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111111100110000
.gate SB_LUT4 I0=div.divisor_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O I1=div.start I2=div.divisor_SB_DFFE_Q_24_D_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=div.divisor_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[6] O=div.divisor_SB_DFFE_Q_24_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:77|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110010000100
.gate SB_CARRY CI=div.divisor_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[6] CO=div.divisor_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[7] I0=$false I1=div.divisor_SB_DFFE_Q_24_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:77|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=FETCH_Instr_div_in2_a1[6] I1=FETCH_Instr_st_reg_value_a0[6] I2=FETCH_Instr_reset_a0 I3=FETCH_Instr_raw_a0_SB_LUT4_O_3_I3_SB_LUT4_I0_O O=div.divisor_SB_DFFE_Q_24_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111001111110101
.gate SB_DFFE C=clk D=div.divisor_SB_DFFE_Q_25_D E=div.running_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O Q=div.divisor[36]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:63|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=div.start I2=div.divisor[37] I3=div.divisor_SB_DFFE_Q_25_D_SB_LUT4_O_I3 O=div.divisor_SB_DFFE_Q_25_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111111100110000
.gate SB_LUT4 I0=div.divisor_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O I1=div.start I2=div.divisor_SB_DFFE_Q_25_D_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=div.divisor_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[5] O=div.divisor_SB_DFFE_Q_25_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:77|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110010000100
.gate SB_CARRY CI=div.divisor_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[5] CO=div.divisor_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[6] I0=$false I1=div.divisor_SB_DFFE_Q_25_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:77|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=FETCH_Instr_div_in2_a1[5] I1=FETCH_Instr_st_reg_value_a0[5] I2=FETCH_Instr_reset_a0 I3=FETCH_Instr_raw_a0_SB_LUT4_O_3_I3_SB_LUT4_I0_O O=div.divisor_SB_DFFE_Q_25_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111001111110101
.gate SB_DFFE C=clk D=div.divisor_SB_DFFE_Q_26_D E=div.running_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O Q=div.divisor[35]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:63|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=div.start I2=div.divisor[36] I3=div.divisor_SB_DFFE_Q_26_D_SB_LUT4_O_I3 O=div.divisor_SB_DFFE_Q_26_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111111100110000
.gate SB_LUT4 I0=div.divisor_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O I1=div.start I2=div.divisor_SB_DFFE_Q_26_D_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=div.divisor_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[4] O=div.divisor_SB_DFFE_Q_26_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:77|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110010000100
.gate SB_CARRY CI=div.divisor_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[4] CO=div.divisor_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[5] I0=$false I1=div.divisor_SB_DFFE_Q_26_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:77|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=FETCH_Instr_div_in2_a1[4] I1=FETCH_Instr_st_reg_value_a0[4] I2=FETCH_Instr_reset_a0 I3=FETCH_Instr_raw_a0_SB_LUT4_O_3_I3_SB_LUT4_I0_O O=div.divisor_SB_DFFE_Q_26_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111001111110101
.gate SB_DFFE C=clk D=div.divisor_SB_DFFE_Q_27_D E=div.running_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O Q=div.divisor[34]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:63|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=div.start I2=div.divisor[35] I3=div.divisor_SB_DFFE_Q_27_D_SB_LUT4_O_I3 O=div.divisor_SB_DFFE_Q_27_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111111100110000
.gate SB_LUT4 I0=div.divisor_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O I1=div.start I2=div.divisor_SB_DFFE_Q_27_D_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=div.divisor_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[3] O=div.divisor_SB_DFFE_Q_27_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:77|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110010000100
.gate SB_CARRY CI=div.divisor_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[3] CO=div.divisor_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[4] I0=$false I1=div.divisor_SB_DFFE_Q_27_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:77|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=FETCH_Instr_div_in2_a1[3] I1=FETCH_Instr_st_reg_value_a0[3] I2=FETCH_Instr_reset_a0 I3=FETCH_Instr_raw_a0_SB_LUT4_O_3_I3_SB_LUT4_I0_O O=div.divisor_SB_DFFE_Q_27_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111001111110101
.gate SB_DFFE C=clk D=div.divisor_SB_DFFE_Q_28_D E=div.running_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O Q=div.divisor[33]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:63|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=div.start I2=div.divisor[34] I3=div.divisor_SB_DFFE_Q_28_D_SB_LUT4_O_I3 O=div.divisor_SB_DFFE_Q_28_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111111100110000
.gate SB_LUT4 I0=div.divisor_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O I1=div.start I2=div.divisor_SB_DFFE_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=div.divisor_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[2] O=div.divisor_SB_DFFE_Q_28_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:77|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110010000100
.gate SB_CARRY CI=div.divisor_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[2] CO=div.divisor_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[3] I0=$false I1=div.divisor_SB_DFFE_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:77|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=FETCH_Instr_div_in2_a1[2] I1=FETCH_Instr_st_reg_value_a0[2] I2=FETCH_Instr_reset_a0 I3=FETCH_Instr_raw_a0_SB_LUT4_O_3_I3_SB_LUT4_I0_O O=div.divisor_SB_DFFE_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111001111110101
.gate SB_DFFE C=clk D=div.divisor_SB_DFFE_Q_29_D E=div.running_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O Q=div.divisor[32]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:63|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=div.start I2=div.divisor[33] I3=div.divisor_SB_DFFE_Q_29_D_SB_LUT4_O_I3 O=div.divisor_SB_DFFE_Q_29_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111111100110000
.gate SB_LUT4 I0=div.divisor_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O I1=div.start I2=div.divisor_SB_DFFE_Q_29_D_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=div.divisor_SB_DFFE_Q_30_D_SB_LUT4_O_I2 O=div.divisor_SB_DFFE_Q_29_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:77|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110010000100
.gate SB_CARRY CI=div.divisor_SB_DFFE_Q_30_D_SB_LUT4_O_I2 CO=div.divisor_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[2] I0=$false I1=div.divisor_SB_DFFE_Q_29_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:77|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=FETCH_Instr_div_in2_a1[1] I1=FETCH_Instr_st_reg_value_a0[1] I2=FETCH_Instr_reset_a0 I3=FETCH_Instr_raw_a0_SB_LUT4_O_3_I3_SB_LUT4_I0_O O=div.divisor_SB_DFFE_Q_29_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111001111110101
.gate SB_LUT4 I0=$false I1=div.start I2=div.divisor[60] I3=div.divisor_SB_DFFE_Q_2_D_SB_LUT4_O_I3 O=div.divisor_SB_DFFE_Q_2_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111111100110000
.gate SB_LUT4 I0=div.divisor_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O I1=div.start I2=div.divisor_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=div.divisor_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[28] O=div.divisor_SB_DFFE_Q_2_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:77|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110010000100
.gate SB_CARRY CI=div.divisor_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[28] CO=div.divisor_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[29] I0=$false I1=div.divisor_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:77|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=FETCH_Instr_div_in2_a1[28] I1=FETCH_Instr_st_reg_value_a0[28] I2=FETCH_Instr_reset_a0 I3=FETCH_Instr_raw_a0_SB_LUT4_O_3_I3_SB_LUT4_I0_O O=div.divisor_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111001111110101
.gate SB_DFFE C=clk D=div.divisor_SB_DFFE_Q_3_D E=div.running_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O Q=div.divisor[58]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:63|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=div.divisor_SB_DFFE_Q_30_D E=div.running_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O Q=div.divisor[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:63|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=div.divisor[32] I2=div.divisor_SB_DFFE_Q_30_D_SB_LUT4_O_I2 I3=div.start O=div.divisor_SB_DFFE_Q_30_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000111111001100
.gate SB_LUT4 I0=FETCH_Instr_div_in2_a1[0] I1=FETCH_Instr_st_reg_value_a0[0] I2=FETCH_Instr_reset_a0 I3=FETCH_Instr_raw_a0_SB_LUT4_O_3_I3_SB_LUT4_I0_O O=div.divisor_SB_DFFE_Q_30_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111001111110101
.gate SB_LUT4 I0=$false I1=div.start I2=div.divisor[59] I3=div.divisor_SB_DFFE_Q_3_D_SB_LUT4_O_I3 O=div.divisor_SB_DFFE_Q_3_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111111100110000
.gate SB_LUT4 I0=div.divisor_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O I1=div.start I2=div.divisor_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=div.divisor_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[27] O=div.divisor_SB_DFFE_Q_3_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:77|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110010000100
.gate SB_CARRY CI=div.divisor_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[27] CO=div.divisor_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[28] I0=$false I1=div.divisor_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:77|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=FETCH_Instr_div_in2_a1[27] I1=FETCH_Instr_st_reg_value_a0[27] I2=FETCH_Instr_reset_a0 I3=FETCH_Instr_raw_a0_SB_LUT4_O_3_I3_SB_LUT4_I0_O O=div.divisor_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111001111110101
.gate SB_DFFE C=clk D=div.divisor_SB_DFFE_Q_4_D E=div.running_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O Q=div.divisor[57]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:63|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=div.start I2=div.divisor[58] I3=div.divisor_SB_DFFE_Q_4_D_SB_LUT4_O_I3 O=div.divisor_SB_DFFE_Q_4_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111111100110000
.gate SB_LUT4 I0=div.divisor_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O I1=div.start I2=div.divisor_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=div.divisor_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[26] O=div.divisor_SB_DFFE_Q_4_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:77|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110010000100
.gate SB_CARRY CI=div.divisor_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[26] CO=div.divisor_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[27] I0=$false I1=div.divisor_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:77|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=FETCH_Instr_div_in2_a1[26] I1=FETCH_Instr_st_reg_value_a0[26] I2=FETCH_Instr_reset_a0 I3=FETCH_Instr_raw_a0_SB_LUT4_O_3_I3_SB_LUT4_I0_O O=div.divisor_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111001111110101
.gate SB_DFFE C=clk D=div.divisor_SB_DFFE_Q_5_D E=div.running_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O Q=div.divisor[56]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:63|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=div.start I2=div.divisor[57] I3=div.divisor_SB_DFFE_Q_5_D_SB_LUT4_O_I3 O=div.divisor_SB_DFFE_Q_5_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111111100110000
.gate SB_LUT4 I0=div.divisor_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O I1=div.start I2=div.divisor_SB_DFFE_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=div.divisor_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[25] O=div.divisor_SB_DFFE_Q_5_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:77|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110010000100
.gate SB_CARRY CI=div.divisor_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[25] CO=div.divisor_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[26] I0=$false I1=div.divisor_SB_DFFE_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:77|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=FETCH_Instr_div_in2_a1[25] I1=FETCH_Instr_st_reg_value_a0[25] I2=FETCH_Instr_reset_a0 I3=FETCH_Instr_raw_a0_SB_LUT4_O_3_I3_SB_LUT4_I0_O O=div.divisor_SB_DFFE_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111001111110101
.gate SB_DFFE C=clk D=div.divisor_SB_DFFE_Q_6_D E=div.running_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O Q=div.divisor[55]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:63|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=div.start I2=div.divisor[56] I3=div.divisor_SB_DFFE_Q_6_D_SB_LUT4_O_I3 O=div.divisor_SB_DFFE_Q_6_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111111100110000
.gate SB_LUT4 I0=div.divisor_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O I1=div.start I2=div.divisor_SB_DFFE_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=div.divisor_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[24] O=div.divisor_SB_DFFE_Q_6_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:77|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110010000100
.gate SB_CARRY CI=div.divisor_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[24] CO=div.divisor_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[25] I0=$false I1=div.divisor_SB_DFFE_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:77|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=FETCH_Instr_div_in2_a1[24] I1=FETCH_Instr_st_reg_value_a0[24] I2=FETCH_Instr_reset_a0 I3=FETCH_Instr_raw_a0_SB_LUT4_O_3_I3_SB_LUT4_I0_O O=div.divisor_SB_DFFE_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111001111110101
.gate SB_DFFE C=clk D=div.divisor_SB_DFFE_Q_7_D E=div.running_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O Q=div.divisor[54]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:63|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=div.start I2=div.divisor[55] I3=div.divisor_SB_DFFE_Q_7_D_SB_LUT4_O_I3 O=div.divisor_SB_DFFE_Q_7_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111111100110000
.gate SB_LUT4 I0=div.divisor_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O I1=div.start I2=div.divisor_SB_DFFE_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=div.divisor_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[23] O=div.divisor_SB_DFFE_Q_7_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:77|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110010000100
.gate SB_CARRY CI=div.divisor_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[23] CO=div.divisor_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[24] I0=$false I1=div.divisor_SB_DFFE_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:77|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=FETCH_Instr_div_in2_a1[23] I1=FETCH_Instr_st_reg_value_a0[23] I2=FETCH_Instr_reset_a0 I3=FETCH_Instr_raw_a0_SB_LUT4_O_3_I3_SB_LUT4_I0_O O=div.divisor_SB_DFFE_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111001111110101
.gate SB_DFFE C=clk D=div.divisor_SB_DFFE_Q_8_D E=div.running_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O Q=div.divisor[53]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:63|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=div.start I2=div.divisor[54] I3=div.divisor_SB_DFFE_Q_8_D_SB_LUT4_O_I3 O=div.divisor_SB_DFFE_Q_8_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111111100110000
.gate SB_LUT4 I0=div.divisor_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O I1=div.start I2=div.divisor_SB_DFFE_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=div.divisor_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[22] O=div.divisor_SB_DFFE_Q_8_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:77|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110010000100
.gate SB_CARRY CI=div.divisor_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[22] CO=div.divisor_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[23] I0=$false I1=div.divisor_SB_DFFE_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:77|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=FETCH_Instr_div_in2_a1[22] I1=FETCH_Instr_st_reg_value_a0[22] I2=FETCH_Instr_reset_a0 I3=FETCH_Instr_raw_a0_SB_LUT4_O_3_I3_SB_LUT4_I0_O O=div.divisor_SB_DFFE_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111001111110101
.gate SB_DFFE C=clk D=div.divisor_SB_DFFE_Q_9_D E=div.running_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O Q=div.divisor[52]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:63|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=div.start I2=div.divisor[53] I3=div.divisor_SB_DFFE_Q_9_D_SB_LUT4_O_I3 O=div.divisor_SB_DFFE_Q_9_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111111100110000
.gate SB_LUT4 I0=div.divisor_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O I1=div.start I2=div.divisor_SB_DFFE_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=div.divisor_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[21] O=div.divisor_SB_DFFE_Q_9_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:77|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110010000100
.gate SB_CARRY CI=div.divisor_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[21] CO=div.divisor_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[22] I0=$false I1=div.divisor_SB_DFFE_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:77|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=FETCH_Instr_div_in2_a1[21] I1=FETCH_Instr_st_reg_value_a0[21] I2=FETCH_Instr_reset_a0 I3=FETCH_Instr_raw_a0_SB_LUT4_O_3_I3_SB_LUT4_I0_O O=div.divisor_SB_DFFE_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111001111110101
.gate SB_LUT4 I0=$false I1=div.start I2=div.divisor[62] I3=div.divisor_SB_DFFE_Q_D_SB_LUT4_O_I3 O=div.divisor_SB_DFFE_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111111100110000
.gate SB_LUT4 I0=div.divisor_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O I1=div.start I2=div.divisor_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=div.divisor_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[30] O=div.divisor_SB_DFFE_Q_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:77|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000110010000100
.gate SB_CARRY CI=div.divisor_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[30] CO=div.divisor_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[31] I0=$false I1=div.divisor_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:77|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=FETCH_Instr_div_in2_a1[30] I1=FETCH_Instr_st_reg_value_a0[30] I2=FETCH_Instr_reset_a0 I3=FETCH_Instr_raw_a0_SB_LUT4_O_3_I3_SB_LUT4_I0_O O=div.divisor_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111001111110101
.gate SB_DFFSR C=clk D=div.instr_div_SB_DFFSR_Q_D Q=div.instr_div R=div.pcpi_ready_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:37|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=div.instr_remu_SB_DFFSR_Q_D I2=div.instr_divu_SB_DFFSR_Q_D I3=div.instr_rem_SB_DFFSR_Q_D O=div.instr_div_SB_DFFSR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000000011
.gate SB_DFFSR C=clk D=div.instr_divu_SB_DFFSR_Q_D Q=div.instr_divu R=div.pcpi_ready_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:37|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=FETCH_Instr_instr_type_div_a1[3] I2=FETCH_Instr_instr_type_div_a1_SB_DFFSR_Q_2_D I3=div.instr_remu_SB_DFFSR_Q_D_SB_LUT4_O_I3 O=div.instr_divu_SB_DFFSR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011000000000000
.gate SB_LUT4 I0=$false I1=$false I2=div.instr_divu I3=div.instr_div O=div.instr_divu_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000000001111
.gate SB_DFFSR C=clk D=div.instr_rem_SB_DFFSR_Q_D Q=div.instr_rem R=div.pcpi_ready_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:37|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=$false I2=div.instr_rem_SB_DFFSR_Q_D_SB_LUT4_O_I2 I3=div.instr_rem_SB_DFFSR_Q_D_SB_LUT4_O_I3 O=div.instr_rem_SB_DFFSR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_raw_a0_SB_LUT4_O_3_I3_SB_LUT4_I0_O I3=FETCH_Instr_instr_type_div_a1[0] O=div.instr_rem_SB_DFFSR_Q_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111111110000
.gate SB_LUT4 I0=FETCH_Instr_reset_a0 I1=FETCH_Instr_instr_type_div_a1[1] I2=FETCH_Instr_instr_type_div_a1[3] I3=FETCH_Instr_instr_type_div_a1[2] O=div.instr_rem_SB_DFFSR_Q_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000100000000
.gate SB_DFFSR C=clk D=div.instr_remu_SB_DFFSR_Q_D Q=div.instr_remu R=div.pcpi_ready_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:37|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=FETCH_Instr_instr_type_div_a1[1] I2=FETCH_Instr_instr_type_div_a1_SB_DFFSR_Q_D I3=div.instr_remu_SB_DFFSR_Q_D_SB_LUT4_O_I3 O=div.instr_remu_SB_DFFSR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011000000000000
.gate SB_LUT4 I0=$false I1=div.instr_rem_SB_DFFSR_Q_D_SB_LUT4_O_I2 I2=FETCH_Instr_reset_a0 I3=FETCH_Instr_instr_type_div_a1[2] O=div.instr_remu_SB_DFFSR_Q_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000000011
.gate SB_LUT4 I0=div.instr_remu I1=div.instr_rem I2=div.instr_divu_SB_LUT4_I2_O I3=reset O=div.pcpi_wait_SB_DFF_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000011101111
.gate SB_DFFE C=clk D=div.outsign_SB_DFFE_Q_D E=div.outsign_SB_DFFE_Q_E Q=div.outsign
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:63|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=div.outsign_SB_DFFE_Q_D_SB_LUT4_O_I0 I1=div.outsign_SB_DFFE_Q_D_SB_LUT4_O_I1 I2=div.outsign_SB_DFFE_Q_D_SB_LUT4_O_I2 I3=div.outsign_SB_DFFE_Q_D_SB_LUT4_O_I3 O=div.outsign_SB_DFFE_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111111101110000
.gate SB_LUT4 I0=div.outsign_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0 I1=div.outsign_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=div.outsign_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2 I3=div.outsign_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3 O=div.outsign_SB_DFFE_Q_D_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=div.divisor_SB_DFFE_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I2 I1=div.divisor_SB_DFFE_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I2 I2=div.divisor_SB_DFFE_Q_13_D_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=div.divisor_SB_DFFE_Q_16_D_SB_LUT4_O_I3_SB_LUT4_O_I2 O=div.outsign_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=div.divisor_SB_DFFE_Q_24_D_SB_LUT4_O_I3_SB_LUT4_O_I2 I1=div.divisor_SB_DFFE_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2 I2=div.divisor_SB_DFFE_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=div.divisor_SB_DFFE_Q_12_D_SB_LUT4_O_I3_SB_LUT4_O_I2 O=div.outsign_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=div.divisor_SB_DFFE_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I2 I1=div.divisor_SB_DFFE_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I2 I2=div.divisor_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=div.divisor_SB_DFFE_Q_22_D_SB_LUT4_O_I3_SB_LUT4_O_I2 O=div.outsign_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=div.divisor_SB_DFFE_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I2 I1=div.divisor_SB_DFFE_Q_19_D_SB_LUT4_O_I3_SB_LUT4_O_I2 I2=div.divisor_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=div.divisor_SB_DFFE_Q_14_D_SB_LUT4_O_I3_SB_LUT4_O_I2 O=div.outsign_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=div.outsign_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=div.outsign_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=div.outsign_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=div.outsign_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3 O=div.outsign_SB_DFFE_Q_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=div.divisor_SB_DFFE_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I2 I1=div.divisor_SB_DFFE_Q_10_D_SB_LUT4_O_I3_SB_LUT4_O_I2 I2=div.divisor_SB_DFFE_Q_26_D_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=div.divisor_SB_DFFE_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I2 O=div.outsign_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=div.divisor_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2 I1=div.divisor_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2 I2=div.divisor_SB_DFFE_Q_25_D_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=div.divisor_SB_DFFE_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I2 O=div.outsign_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=div.divisor_SB_DFFE_Q_27_D_SB_LUT4_O_I3_SB_LUT4_O_I2 I1=div.divisor_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2 I2=div.divisor_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=div.divisor_SB_DFFE_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I2 O=div.outsign_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_div_in1_a1_SB_DFFSR_Q_D_SB_LUT4_I3_O I3=div.instr_rem O=div.outsign_SB_DFFE_Q_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=$false I1=$false I2=div.running_SB_DFFESR_Q_R I3=div.start O=div.outsign_SB_DFFE_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111100000000
.gate SB_DFF C=clk D=div.pcpi_rd_SB_DFF_Q_D Q=div.pcpi_rd[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:63|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=div.pcpi_rd_SB_DFF_Q_1_D Q=div.pcpi_rd[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:63|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=div.pcpi_rd_SB_DFF_Q_10_D Q=div.pcpi_rd[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:63|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=div.pcpi_rd_SB_DFF_Q_10_D_SB_LUT4_O_I0 I1=div.pcpi_rd_SB_DFF_Q_10_D_SB_LUT4_O_I1 I2=div.pcpi_rd_SB_DFF_Q_10_D_SB_LUT4_O_I2 I3=div.pcpi_ready_SB_DFFSR_Q_D_SB_LUT4_I3_O O=div.pcpi_rd_SB_DFF_Q_10_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001000111110000
.gate SB_LUT4 I0=div.quotient[21] I1=div.pcpi_rd_SB_DFF_Q_10_D_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=div.instr_divu_SB_LUT4_I2_O I3=div.outsign O=div.pcpi_rd_SB_DFF_Q_10_D_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000001100000101
.gate SB_LUT4 I0=$false I1=$false I2=div.pcpi_rd_SB_DFF_Q_10_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[21] O=div.pcpi_rd_SB_DFF_Q_10_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:96|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[21] CO=div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[22] I0=$false I1=div.pcpi_rd_SB_DFF_Q_10_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:96|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=div.quotient[21] O=div.pcpi_rd_SB_DFF_Q_10_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=div.dividend[21] I1=div.pcpi_rd_SB_DFF_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=div.outsign I3=div.instr_divu_SB_LUT4_I2_O O=div.pcpi_rd_SB_DFF_Q_10_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=$false I1=$false I2=div.pcpi_rd_SB_DFF_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[21] O=div.pcpi_rd_SB_DFF_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:98|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[21] CO=div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[22] I0=$false I1=div.pcpi_rd_SB_DFF_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:98|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=div.dividend[21] O=div.pcpi_rd_SB_DFF_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_div_stall_a1 I3=div.pcpi_rd[21] O=div.pcpi_rd_SB_DFF_Q_10_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_DFF C=clk D=div.pcpi_rd_SB_DFF_Q_11_D Q=div.pcpi_rd[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:63|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=div.pcpi_rd_SB_DFF_Q_11_D_SB_LUT4_O_I0 I1=div.pcpi_rd_SB_DFF_Q_11_D_SB_LUT4_O_I1 I2=div.pcpi_rd_SB_DFF_Q_11_D_SB_LUT4_O_I2 I3=div.pcpi_ready_SB_DFFSR_Q_D_SB_LUT4_I3_O O=div.pcpi_rd_SB_DFF_Q_11_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001000111110000
.gate SB_LUT4 I0=div.quotient[20] I1=div.pcpi_rd_SB_DFF_Q_11_D_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=div.instr_divu_SB_LUT4_I2_O I3=div.outsign O=div.pcpi_rd_SB_DFF_Q_11_D_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000001100000101
.gate SB_LUT4 I0=$false I1=$false I2=div.pcpi_rd_SB_DFF_Q_11_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[20] O=div.pcpi_rd_SB_DFF_Q_11_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:96|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[20] CO=div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[21] I0=$false I1=div.pcpi_rd_SB_DFF_Q_11_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:96|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=div.quotient[20] O=div.pcpi_rd_SB_DFF_Q_11_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=div.dividend[20] I1=div.pcpi_rd_SB_DFF_Q_11_D_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=div.outsign I3=div.instr_divu_SB_LUT4_I2_O O=div.pcpi_rd_SB_DFF_Q_11_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=$false I1=$false I2=div.pcpi_rd_SB_DFF_Q_11_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[20] O=div.pcpi_rd_SB_DFF_Q_11_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:98|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[20] CO=div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[21] I0=$false I1=div.pcpi_rd_SB_DFF_Q_11_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:98|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=div.dividend[20] O=div.pcpi_rd_SB_DFF_Q_11_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_div_stall_a1 I3=div.pcpi_rd[20] O=div.pcpi_rd_SB_DFF_Q_11_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_DFF C=clk D=div.pcpi_rd_SB_DFF_Q_12_D Q=div.pcpi_rd[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:63|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=div.pcpi_rd_SB_DFF_Q_12_D_SB_LUT4_O_I0 I1=div.pcpi_rd_SB_DFF_Q_12_D_SB_LUT4_O_I1 I2=div.pcpi_rd_SB_DFF_Q_12_D_SB_LUT4_O_I2 I3=div.pcpi_ready_SB_DFFSR_Q_D_SB_LUT4_I3_O O=div.pcpi_rd_SB_DFF_Q_12_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001000111110000
.gate SB_LUT4 I0=div.quotient[19] I1=div.pcpi_rd_SB_DFF_Q_12_D_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=div.instr_divu_SB_LUT4_I2_O I3=div.outsign O=div.pcpi_rd_SB_DFF_Q_12_D_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000001100000101
.gate SB_LUT4 I0=$false I1=$false I2=div.pcpi_rd_SB_DFF_Q_12_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[19] O=div.pcpi_rd_SB_DFF_Q_12_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:96|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[19] CO=div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[20] I0=$false I1=div.pcpi_rd_SB_DFF_Q_12_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:96|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=div.quotient[19] O=div.pcpi_rd_SB_DFF_Q_12_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=div.dividend[19] I1=div.pcpi_rd_SB_DFF_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=div.outsign I3=div.instr_divu_SB_LUT4_I2_O O=div.pcpi_rd_SB_DFF_Q_12_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=$false I1=$false I2=div.pcpi_rd_SB_DFF_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[19] O=div.pcpi_rd_SB_DFF_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:98|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[19] CO=div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[20] I0=$false I1=div.pcpi_rd_SB_DFF_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:98|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=div.dividend[19] O=div.pcpi_rd_SB_DFF_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_div_stall_a1 I3=div.pcpi_rd[19] O=div.pcpi_rd_SB_DFF_Q_12_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_DFF C=clk D=div.pcpi_rd_SB_DFF_Q_13_D Q=div.pcpi_rd[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:63|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=div.pcpi_rd_SB_DFF_Q_13_D_SB_LUT4_O_I0 I1=div.pcpi_rd_SB_DFF_Q_13_D_SB_LUT4_O_I1 I2=div.pcpi_rd_SB_DFF_Q_13_D_SB_LUT4_O_I2 I3=div.pcpi_ready_SB_DFFSR_Q_D_SB_LUT4_I3_O O=div.pcpi_rd_SB_DFF_Q_13_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001000111110000
.gate SB_LUT4 I0=div.quotient[18] I1=div.pcpi_rd_SB_DFF_Q_13_D_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=div.instr_divu_SB_LUT4_I2_O I3=div.outsign O=div.pcpi_rd_SB_DFF_Q_13_D_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000001100000101
.gate SB_LUT4 I0=$false I1=$false I2=div.pcpi_rd_SB_DFF_Q_13_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[18] O=div.pcpi_rd_SB_DFF_Q_13_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:96|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[18] CO=div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[19] I0=$false I1=div.pcpi_rd_SB_DFF_Q_13_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:96|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=div.quotient[18] O=div.pcpi_rd_SB_DFF_Q_13_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=div.dividend[18] I1=div.pcpi_rd_SB_DFF_Q_13_D_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=div.outsign I3=div.instr_divu_SB_LUT4_I2_O O=div.pcpi_rd_SB_DFF_Q_13_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=$false I1=$false I2=div.pcpi_rd_SB_DFF_Q_13_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[18] O=div.pcpi_rd_SB_DFF_Q_13_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:98|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[18] CO=div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[19] I0=$false I1=div.pcpi_rd_SB_DFF_Q_13_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:98|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=div.dividend[18] O=div.pcpi_rd_SB_DFF_Q_13_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_div_stall_a1 I3=div.pcpi_rd[18] O=div.pcpi_rd_SB_DFF_Q_13_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_DFF C=clk D=div.pcpi_rd_SB_DFF_Q_14_D Q=div.pcpi_rd[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:63|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=div.pcpi_rd_SB_DFF_Q_14_D_SB_LUT4_O_I0 I1=div.pcpi_rd_SB_DFF_Q_14_D_SB_LUT4_O_I1 I2=div.pcpi_rd_SB_DFF_Q_14_D_SB_LUT4_O_I2 I3=div.pcpi_ready_SB_DFFSR_Q_D_SB_LUT4_I3_O O=div.pcpi_rd_SB_DFF_Q_14_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001000111110000
.gate SB_LUT4 I0=div.quotient[17] I1=div.pcpi_rd_SB_DFF_Q_14_D_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=div.instr_divu_SB_LUT4_I2_O I3=div.outsign O=div.pcpi_rd_SB_DFF_Q_14_D_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000001100000101
.gate SB_LUT4 I0=$false I1=$false I2=div.pcpi_rd_SB_DFF_Q_14_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[17] O=div.pcpi_rd_SB_DFF_Q_14_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:96|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[17] CO=div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[18] I0=$false I1=div.pcpi_rd_SB_DFF_Q_14_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:96|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=div.quotient[17] O=div.pcpi_rd_SB_DFF_Q_14_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=div.dividend[17] I1=div.pcpi_rd_SB_DFF_Q_14_D_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=div.outsign I3=div.instr_divu_SB_LUT4_I2_O O=div.pcpi_rd_SB_DFF_Q_14_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=$false I1=$false I2=div.pcpi_rd_SB_DFF_Q_14_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[17] O=div.pcpi_rd_SB_DFF_Q_14_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:98|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[17] CO=div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[18] I0=$false I1=div.pcpi_rd_SB_DFF_Q_14_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:98|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=div.dividend[17] O=div.pcpi_rd_SB_DFF_Q_14_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_div_stall_a1 I3=div.pcpi_rd[17] O=div.pcpi_rd_SB_DFF_Q_14_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_DFF C=clk D=div.pcpi_rd_SB_DFF_Q_15_D Q=div.pcpi_rd[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:63|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=div.pcpi_rd_SB_DFF_Q_15_D_SB_LUT4_O_I0 I1=div.pcpi_rd_SB_DFF_Q_15_D_SB_LUT4_O_I1 I2=div.pcpi_rd_SB_DFF_Q_15_D_SB_LUT4_O_I2 I3=div.pcpi_ready_SB_DFFSR_Q_D_SB_LUT4_I3_O O=div.pcpi_rd_SB_DFF_Q_15_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001000111110000
.gate SB_LUT4 I0=div.quotient[16] I1=div.pcpi_rd_SB_DFF_Q_15_D_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=div.instr_divu_SB_LUT4_I2_O I3=div.outsign O=div.pcpi_rd_SB_DFF_Q_15_D_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000001100000101
.gate SB_LUT4 I0=$false I1=$false I2=div.pcpi_rd_SB_DFF_Q_15_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[16] O=div.pcpi_rd_SB_DFF_Q_15_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:96|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[16] CO=div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[17] I0=$false I1=div.pcpi_rd_SB_DFF_Q_15_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:96|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=div.quotient[16] O=div.pcpi_rd_SB_DFF_Q_15_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=div.dividend[16] I1=div.pcpi_rd_SB_DFF_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=div.outsign I3=div.instr_divu_SB_LUT4_I2_O O=div.pcpi_rd_SB_DFF_Q_15_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=$false I1=$false I2=div.pcpi_rd_SB_DFF_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[16] O=div.pcpi_rd_SB_DFF_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:98|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[16] CO=div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[17] I0=$false I1=div.pcpi_rd_SB_DFF_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:98|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=div.dividend[16] O=div.pcpi_rd_SB_DFF_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_div_stall_a1 I3=div.pcpi_rd[16] O=div.pcpi_rd_SB_DFF_Q_15_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_DFF C=clk D=div.pcpi_rd_SB_DFF_Q_16_D Q=div.pcpi_rd[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:63|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=div.pcpi_rd_SB_DFF_Q_16_D_SB_LUT4_O_I0 I1=div.pcpi_rd_SB_DFF_Q_16_D_SB_LUT4_O_I1 I2=div.pcpi_rd_SB_DFF_Q_16_D_SB_LUT4_O_I2 I3=div.pcpi_ready_SB_DFFSR_Q_D_SB_LUT4_I3_O O=div.pcpi_rd_SB_DFF_Q_16_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001000111110000
.gate SB_LUT4 I0=div.quotient[15] I1=div.pcpi_rd_SB_DFF_Q_16_D_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=div.instr_divu_SB_LUT4_I2_O I3=div.outsign O=div.pcpi_rd_SB_DFF_Q_16_D_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000001100000101
.gate SB_LUT4 I0=$false I1=$false I2=div.pcpi_rd_SB_DFF_Q_16_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[15] O=div.pcpi_rd_SB_DFF_Q_16_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:96|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[15] CO=div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[16] I0=$false I1=div.pcpi_rd_SB_DFF_Q_16_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:96|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=div.quotient[15] O=div.pcpi_rd_SB_DFF_Q_16_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=div.dividend[15] I1=div.pcpi_rd_SB_DFF_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=div.outsign I3=div.instr_divu_SB_LUT4_I2_O O=div.pcpi_rd_SB_DFF_Q_16_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=$false I1=$false I2=div.pcpi_rd_SB_DFF_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[15] O=div.pcpi_rd_SB_DFF_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:98|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[15] CO=div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[16] I0=$false I1=div.pcpi_rd_SB_DFF_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:98|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=div.dividend[15] O=div.pcpi_rd_SB_DFF_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_div_stall_a1 I3=div.pcpi_rd[15] O=div.pcpi_rd_SB_DFF_Q_16_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_DFF C=clk D=div.pcpi_rd_SB_DFF_Q_17_D Q=div.pcpi_rd[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:63|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=div.pcpi_rd_SB_DFF_Q_17_D_SB_LUT4_O_I0 I1=div.pcpi_rd_SB_DFF_Q_17_D_SB_LUT4_O_I1 I2=div.pcpi_rd_SB_DFF_Q_17_D_SB_LUT4_O_I2 I3=div.pcpi_ready_SB_DFFSR_Q_D_SB_LUT4_I3_O O=div.pcpi_rd_SB_DFF_Q_17_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001000111110000
.gate SB_LUT4 I0=div.quotient[14] I1=div.pcpi_rd_SB_DFF_Q_17_D_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=div.instr_divu_SB_LUT4_I2_O I3=div.outsign O=div.pcpi_rd_SB_DFF_Q_17_D_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000001100000101
.gate SB_LUT4 I0=$false I1=$false I2=div.pcpi_rd_SB_DFF_Q_17_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[14] O=div.pcpi_rd_SB_DFF_Q_17_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:96|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[14] CO=div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[15] I0=$false I1=div.pcpi_rd_SB_DFF_Q_17_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:96|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=div.quotient[14] O=div.pcpi_rd_SB_DFF_Q_17_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=div.dividend[14] I1=div.pcpi_rd_SB_DFF_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=div.outsign I3=div.instr_divu_SB_LUT4_I2_O O=div.pcpi_rd_SB_DFF_Q_17_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=$false I1=$false I2=div.pcpi_rd_SB_DFF_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[14] O=div.pcpi_rd_SB_DFF_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:98|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[14] CO=div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[15] I0=$false I1=div.pcpi_rd_SB_DFF_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:98|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=div.dividend[14] O=div.pcpi_rd_SB_DFF_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_div_stall_a1 I3=div.pcpi_rd[14] O=div.pcpi_rd_SB_DFF_Q_17_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_DFF C=clk D=div.pcpi_rd_SB_DFF_Q_18_D Q=div.pcpi_rd[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:63|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=div.pcpi_rd_SB_DFF_Q_18_D_SB_LUT4_O_I0 I1=div.pcpi_rd_SB_DFF_Q_18_D_SB_LUT4_O_I1 I2=div.pcpi_rd_SB_DFF_Q_18_D_SB_LUT4_O_I2 I3=div.pcpi_ready_SB_DFFSR_Q_D_SB_LUT4_I3_O O=div.pcpi_rd_SB_DFF_Q_18_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001000111110000
.gate SB_LUT4 I0=div.quotient[13] I1=div.pcpi_rd_SB_DFF_Q_18_D_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=div.instr_divu_SB_LUT4_I2_O I3=div.outsign O=div.pcpi_rd_SB_DFF_Q_18_D_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000001100000101
.gate SB_LUT4 I0=$false I1=$false I2=div.pcpi_rd_SB_DFF_Q_18_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[13] O=div.pcpi_rd_SB_DFF_Q_18_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:96|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[13] CO=div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[14] I0=$false I1=div.pcpi_rd_SB_DFF_Q_18_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:96|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=div.quotient[13] O=div.pcpi_rd_SB_DFF_Q_18_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=div.dividend[13] I1=div.pcpi_rd_SB_DFF_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=div.outsign I3=div.instr_divu_SB_LUT4_I2_O O=div.pcpi_rd_SB_DFF_Q_18_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=$false I1=$false I2=div.pcpi_rd_SB_DFF_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[13] O=div.pcpi_rd_SB_DFF_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:98|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[13] CO=div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[14] I0=$false I1=div.pcpi_rd_SB_DFF_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:98|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=div.dividend[13] O=div.pcpi_rd_SB_DFF_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_div_stall_a1 I3=div.pcpi_rd[13] O=div.pcpi_rd_SB_DFF_Q_18_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_DFF C=clk D=div.pcpi_rd_SB_DFF_Q_19_D Q=div.pcpi_rd[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:63|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=div.pcpi_rd_SB_DFF_Q_19_D_SB_LUT4_O_I0 I1=div.pcpi_rd_SB_DFF_Q_19_D_SB_LUT4_O_I1 I2=div.pcpi_rd_SB_DFF_Q_19_D_SB_LUT4_O_I2 I3=div.pcpi_ready_SB_DFFSR_Q_D_SB_LUT4_I3_O O=div.pcpi_rd_SB_DFF_Q_19_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001000111110000
.gate SB_LUT4 I0=div.quotient[12] I1=div.pcpi_rd_SB_DFF_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=div.instr_divu_SB_LUT4_I2_O I3=div.outsign O=div.pcpi_rd_SB_DFF_Q_19_D_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000001100000101
.gate SB_LUT4 I0=$false I1=$false I2=div.pcpi_rd_SB_DFF_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[12] O=div.pcpi_rd_SB_DFF_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:96|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[12] CO=div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[13] I0=$false I1=div.pcpi_rd_SB_DFF_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:96|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=div.quotient[12] O=div.pcpi_rd_SB_DFF_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=div.dividend[12] I1=div.pcpi_rd_SB_DFF_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=div.outsign I3=div.instr_divu_SB_LUT4_I2_O O=div.pcpi_rd_SB_DFF_Q_19_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=$false I1=$false I2=div.pcpi_rd_SB_DFF_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[12] O=div.pcpi_rd_SB_DFF_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:98|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[12] CO=div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[13] I0=$false I1=div.pcpi_rd_SB_DFF_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:98|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=div.dividend[12] O=div.pcpi_rd_SB_DFF_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_div_stall_a1 I3=div.pcpi_rd[12] O=div.pcpi_rd_SB_DFF_Q_19_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=div.pcpi_rd_SB_DFF_Q_1_D_SB_LUT4_O_I0 I1=div.pcpi_rd_SB_DFF_Q_1_D_SB_LUT4_O_I1 I2=div.pcpi_rd_SB_DFF_Q_1_D_SB_LUT4_O_I2 I3=div.pcpi_ready_SB_DFFSR_Q_D_SB_LUT4_I3_O O=div.pcpi_rd_SB_DFF_Q_1_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001000111110000
.gate SB_LUT4 I0=div.quotient[30] I1=div.pcpi_rd_SB_DFF_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=div.instr_divu_SB_LUT4_I2_O I3=div.outsign O=div.pcpi_rd_SB_DFF_Q_1_D_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000001100000101
.gate SB_LUT4 I0=$false I1=$false I2=div.pcpi_rd_SB_DFF_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[30] O=div.pcpi_rd_SB_DFF_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:96|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[30] CO=div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[31] I0=$false I1=div.pcpi_rd_SB_DFF_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:96|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=div.quotient[30] O=div.pcpi_rd_SB_DFF_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=div.dividend[30] I1=div.pcpi_rd_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=div.outsign I3=div.instr_divu_SB_LUT4_I2_O O=div.pcpi_rd_SB_DFF_Q_1_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=$false I1=$false I2=div.pcpi_rd_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[30] O=div.pcpi_rd_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:98|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[30] CO=div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[31] I0=$false I1=div.pcpi_rd_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:98|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=div.dividend[30] O=div.pcpi_rd_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_div_stall_a1 I3=div.pcpi_rd[30] O=div.pcpi_rd_SB_DFF_Q_1_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_DFF C=clk D=div.pcpi_rd_SB_DFF_Q_2_D Q=div.pcpi_rd[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:63|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=div.pcpi_rd_SB_DFF_Q_20_D Q=div.pcpi_rd[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:63|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=div.pcpi_rd_SB_DFF_Q_20_D_SB_LUT4_O_I0 I1=div.pcpi_rd_SB_DFF_Q_20_D_SB_LUT4_O_I1 I2=div.pcpi_rd_SB_DFF_Q_20_D_SB_LUT4_O_I2 I3=div.pcpi_ready_SB_DFFSR_Q_D_SB_LUT4_I3_O O=div.pcpi_rd_SB_DFF_Q_20_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001000111110000
.gate SB_LUT4 I0=div.quotient[11] I1=div.pcpi_rd_SB_DFF_Q_20_D_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=div.instr_divu_SB_LUT4_I2_O I3=div.outsign O=div.pcpi_rd_SB_DFF_Q_20_D_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000001100000101
.gate SB_LUT4 I0=$false I1=$false I2=div.pcpi_rd_SB_DFF_Q_20_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[11] O=div.pcpi_rd_SB_DFF_Q_20_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:96|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[11] CO=div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[12] I0=$false I1=div.pcpi_rd_SB_DFF_Q_20_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:96|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=div.quotient[11] O=div.pcpi_rd_SB_DFF_Q_20_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=div.dividend[11] I1=div.pcpi_rd_SB_DFF_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=div.outsign I3=div.instr_divu_SB_LUT4_I2_O O=div.pcpi_rd_SB_DFF_Q_20_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=$false I1=$false I2=div.pcpi_rd_SB_DFF_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[11] O=div.pcpi_rd_SB_DFF_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:98|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[11] CO=div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[12] I0=$false I1=div.pcpi_rd_SB_DFF_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:98|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=div.dividend[11] O=div.pcpi_rd_SB_DFF_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_div_stall_a1 I3=div.pcpi_rd[11] O=div.pcpi_rd_SB_DFF_Q_20_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_DFF C=clk D=div.pcpi_rd_SB_DFF_Q_21_D Q=div.pcpi_rd[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:63|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=div.pcpi_rd_SB_DFF_Q_21_D_SB_LUT4_O_I0 I1=div.pcpi_rd_SB_DFF_Q_21_D_SB_LUT4_O_I1 I2=div.pcpi_rd_SB_DFF_Q_21_D_SB_LUT4_O_I2 I3=div.pcpi_ready_SB_DFFSR_Q_D_SB_LUT4_I3_O O=div.pcpi_rd_SB_DFF_Q_21_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001000111110000
.gate SB_LUT4 I0=div.quotient[10] I1=div.pcpi_rd_SB_DFF_Q_21_D_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=div.instr_divu_SB_LUT4_I2_O I3=div.outsign O=div.pcpi_rd_SB_DFF_Q_21_D_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000001100000101
.gate SB_LUT4 I0=$false I1=$false I2=div.pcpi_rd_SB_DFF_Q_21_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[10] O=div.pcpi_rd_SB_DFF_Q_21_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:96|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[10] CO=div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[11] I0=$false I1=div.pcpi_rd_SB_DFF_Q_21_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:96|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=div.quotient[10] O=div.pcpi_rd_SB_DFF_Q_21_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=div.dividend[10] I1=div.pcpi_rd_SB_DFF_Q_21_D_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=div.outsign I3=div.instr_divu_SB_LUT4_I2_O O=div.pcpi_rd_SB_DFF_Q_21_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=$false I1=$false I2=div.pcpi_rd_SB_DFF_Q_21_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[10] O=div.pcpi_rd_SB_DFF_Q_21_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:98|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[10] CO=div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[11] I0=$false I1=div.pcpi_rd_SB_DFF_Q_21_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:98|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=div.dividend[10] O=div.pcpi_rd_SB_DFF_Q_21_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_div_stall_a1 I3=div.pcpi_rd[10] O=div.pcpi_rd_SB_DFF_Q_21_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_DFF C=clk D=div.pcpi_rd_SB_DFF_Q_22_D Q=div.pcpi_rd[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:63|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=div.pcpi_rd_SB_DFF_Q_22_D_SB_LUT4_O_I0 I1=div.pcpi_rd_SB_DFF_Q_22_D_SB_LUT4_O_I1 I2=div.pcpi_rd_SB_DFF_Q_22_D_SB_LUT4_O_I2 I3=div.pcpi_ready_SB_DFFSR_Q_D_SB_LUT4_I3_O O=div.pcpi_rd_SB_DFF_Q_22_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001000111110000
.gate SB_LUT4 I0=div.quotient[9] I1=div.pcpi_rd_SB_DFF_Q_22_D_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=div.instr_divu_SB_LUT4_I2_O I3=div.outsign O=div.pcpi_rd_SB_DFF_Q_22_D_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000001100000101
.gate SB_LUT4 I0=$false I1=$false I2=div.pcpi_rd_SB_DFF_Q_22_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[9] O=div.pcpi_rd_SB_DFF_Q_22_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:96|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[9] CO=div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[10] I0=$false I1=div.pcpi_rd_SB_DFF_Q_22_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:96|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=div.quotient[9] O=div.pcpi_rd_SB_DFF_Q_22_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=div.dividend[9] I1=div.pcpi_rd_SB_DFF_Q_22_D_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=div.outsign I3=div.instr_divu_SB_LUT4_I2_O O=div.pcpi_rd_SB_DFF_Q_22_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=$false I1=$false I2=div.pcpi_rd_SB_DFF_Q_22_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[9] O=div.pcpi_rd_SB_DFF_Q_22_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:98|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[9] CO=div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[10] I0=$false I1=div.pcpi_rd_SB_DFF_Q_22_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:98|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=div.dividend[9] O=div.pcpi_rd_SB_DFF_Q_22_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_div_stall_a1 I3=div.pcpi_rd[9] O=div.pcpi_rd_SB_DFF_Q_22_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_DFF C=clk D=div.pcpi_rd_SB_DFF_Q_23_D Q=div.pcpi_rd[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:63|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=div.pcpi_rd_SB_DFF_Q_23_D_SB_LUT4_O_I0 I1=div.pcpi_rd_SB_DFF_Q_23_D_SB_LUT4_O_I1 I2=div.pcpi_rd_SB_DFF_Q_23_D_SB_LUT4_O_I2 I3=div.pcpi_ready_SB_DFFSR_Q_D_SB_LUT4_I3_O O=div.pcpi_rd_SB_DFF_Q_23_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001000111110000
.gate SB_LUT4 I0=div.quotient[8] I1=div.pcpi_rd_SB_DFF_Q_23_D_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=div.instr_divu_SB_LUT4_I2_O I3=div.outsign O=div.pcpi_rd_SB_DFF_Q_23_D_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000001100000101
.gate SB_LUT4 I0=$false I1=$false I2=div.pcpi_rd_SB_DFF_Q_23_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[8] O=div.pcpi_rd_SB_DFF_Q_23_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:96|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[8] CO=div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[9] I0=$false I1=div.pcpi_rd_SB_DFF_Q_23_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:96|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=div.quotient[8] O=div.pcpi_rd_SB_DFF_Q_23_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=div.dividend[8] I1=div.pcpi_rd_SB_DFF_Q_23_D_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=div.outsign I3=div.instr_divu_SB_LUT4_I2_O O=div.pcpi_rd_SB_DFF_Q_23_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=$false I1=$false I2=div.pcpi_rd_SB_DFF_Q_23_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[8] O=div.pcpi_rd_SB_DFF_Q_23_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:98|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[8] CO=div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[9] I0=$false I1=div.pcpi_rd_SB_DFF_Q_23_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:98|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=div.dividend[8] O=div.pcpi_rd_SB_DFF_Q_23_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_div_stall_a1 I3=div.pcpi_rd[8] O=div.pcpi_rd_SB_DFF_Q_23_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_DFF C=clk D=div.pcpi_rd_SB_DFF_Q_24_D Q=div.pcpi_rd[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:63|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=div.pcpi_rd_SB_DFF_Q_24_D_SB_LUT4_O_I0 I1=div.pcpi_rd_SB_DFF_Q_24_D_SB_LUT4_O_I1 I2=div.pcpi_rd_SB_DFF_Q_24_D_SB_LUT4_O_I2 I3=div.pcpi_ready_SB_DFFSR_Q_D_SB_LUT4_I3_O O=div.pcpi_rd_SB_DFF_Q_24_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001000111110000
.gate SB_LUT4 I0=div.quotient[7] I1=div.pcpi_rd_SB_DFF_Q_24_D_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=div.instr_divu_SB_LUT4_I2_O I3=div.outsign O=div.pcpi_rd_SB_DFF_Q_24_D_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000001100000101
.gate SB_LUT4 I0=$false I1=$false I2=div.pcpi_rd_SB_DFF_Q_24_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[7] O=div.pcpi_rd_SB_DFF_Q_24_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:96|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[7] CO=div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[8] I0=$false I1=div.pcpi_rd_SB_DFF_Q_24_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:96|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=div.quotient[7] O=div.pcpi_rd_SB_DFF_Q_24_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=div.dividend[7] I1=div.pcpi_rd_SB_DFF_Q_24_D_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=div.outsign I3=div.instr_divu_SB_LUT4_I2_O O=div.pcpi_rd_SB_DFF_Q_24_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=$false I1=$false I2=div.pcpi_rd_SB_DFF_Q_24_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[7] O=div.pcpi_rd_SB_DFF_Q_24_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:98|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[7] CO=div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[8] I0=$false I1=div.pcpi_rd_SB_DFF_Q_24_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:98|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=div.dividend[7] O=div.pcpi_rd_SB_DFF_Q_24_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_div_stall_a1 I3=div.pcpi_rd[7] O=div.pcpi_rd_SB_DFF_Q_24_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_DFF C=clk D=div.pcpi_rd_SB_DFF_Q_25_D Q=div.pcpi_rd[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:63|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=div.pcpi_rd_SB_DFF_Q_25_D_SB_LUT4_O_I0 I1=div.pcpi_rd_SB_DFF_Q_25_D_SB_LUT4_O_I1 I2=div.pcpi_rd_SB_DFF_Q_25_D_SB_LUT4_O_I2 I3=div.pcpi_ready_SB_DFFSR_Q_D_SB_LUT4_I3_O O=div.pcpi_rd_SB_DFF_Q_25_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001000111110000
.gate SB_LUT4 I0=div.quotient[6] I1=div.pcpi_rd_SB_DFF_Q_25_D_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=div.instr_divu_SB_LUT4_I2_O I3=div.outsign O=div.pcpi_rd_SB_DFF_Q_25_D_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000001100000101
.gate SB_LUT4 I0=$false I1=$false I2=div.pcpi_rd_SB_DFF_Q_25_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[6] O=div.pcpi_rd_SB_DFF_Q_25_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:96|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[6] CO=div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[7] I0=$false I1=div.pcpi_rd_SB_DFF_Q_25_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:96|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=div.quotient[6] O=div.pcpi_rd_SB_DFF_Q_25_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=div.dividend[6] I1=div.pcpi_rd_SB_DFF_Q_25_D_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=div.outsign I3=div.instr_divu_SB_LUT4_I2_O O=div.pcpi_rd_SB_DFF_Q_25_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=$false I1=$false I2=div.pcpi_rd_SB_DFF_Q_25_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[6] O=div.pcpi_rd_SB_DFF_Q_25_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:98|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[6] CO=div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[7] I0=$false I1=div.pcpi_rd_SB_DFF_Q_25_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:98|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=div.dividend[6] O=div.pcpi_rd_SB_DFF_Q_25_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_div_stall_a1 I3=div.pcpi_rd[6] O=div.pcpi_rd_SB_DFF_Q_25_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_DFF C=clk D=div.pcpi_rd_SB_DFF_Q_26_D Q=div.pcpi_rd[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:63|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=div.pcpi_rd_SB_DFF_Q_26_D_SB_LUT4_O_I0 I1=div.pcpi_rd_SB_DFF_Q_26_D_SB_LUT4_O_I1 I2=div.pcpi_rd_SB_DFF_Q_26_D_SB_LUT4_O_I2 I3=div.pcpi_ready_SB_DFFSR_Q_D_SB_LUT4_I3_O O=div.pcpi_rd_SB_DFF_Q_26_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001000111110000
.gate SB_LUT4 I0=div.quotient[5] I1=div.pcpi_rd_SB_DFF_Q_26_D_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=div.instr_divu_SB_LUT4_I2_O I3=div.outsign O=div.pcpi_rd_SB_DFF_Q_26_D_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000001100000101
.gate SB_LUT4 I0=$false I1=$false I2=div.pcpi_rd_SB_DFF_Q_26_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[5] O=div.pcpi_rd_SB_DFF_Q_26_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:96|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[5] CO=div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[6] I0=$false I1=div.pcpi_rd_SB_DFF_Q_26_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:96|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=div.quotient[5] O=div.pcpi_rd_SB_DFF_Q_26_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=div.dividend[5] I1=div.pcpi_rd_SB_DFF_Q_26_D_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=div.outsign I3=div.instr_divu_SB_LUT4_I2_O O=div.pcpi_rd_SB_DFF_Q_26_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=$false I1=$false I2=div.pcpi_rd_SB_DFF_Q_26_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[5] O=div.pcpi_rd_SB_DFF_Q_26_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:98|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[5] CO=div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[6] I0=$false I1=div.pcpi_rd_SB_DFF_Q_26_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:98|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=div.dividend[5] O=div.pcpi_rd_SB_DFF_Q_26_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_div_stall_a1 I3=div.pcpi_rd[5] O=div.pcpi_rd_SB_DFF_Q_26_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_DFF C=clk D=div.pcpi_rd_SB_DFF_Q_27_D Q=div.pcpi_rd[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:63|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=div.pcpi_rd_SB_DFF_Q_27_D_SB_LUT4_O_I0 I1=div.pcpi_rd_SB_DFF_Q_27_D_SB_LUT4_O_I1 I2=div.pcpi_rd_SB_DFF_Q_27_D_SB_LUT4_O_I2 I3=div.pcpi_ready_SB_DFFSR_Q_D_SB_LUT4_I3_O O=div.pcpi_rd_SB_DFF_Q_27_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001000111110000
.gate SB_LUT4 I0=div.quotient[4] I1=div.pcpi_rd_SB_DFF_Q_27_D_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=div.instr_divu_SB_LUT4_I2_O I3=div.outsign O=div.pcpi_rd_SB_DFF_Q_27_D_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000001100000101
.gate SB_LUT4 I0=$false I1=$false I2=div.pcpi_rd_SB_DFF_Q_27_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[4] O=div.pcpi_rd_SB_DFF_Q_27_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:96|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[4] CO=div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[5] I0=$false I1=div.pcpi_rd_SB_DFF_Q_27_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:96|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=div.quotient[4] O=div.pcpi_rd_SB_DFF_Q_27_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=div.dividend[4] I1=div.pcpi_rd_SB_DFF_Q_27_D_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=div.outsign I3=div.instr_divu_SB_LUT4_I2_O O=div.pcpi_rd_SB_DFF_Q_27_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=$false I1=$false I2=div.pcpi_rd_SB_DFF_Q_27_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[4] O=div.pcpi_rd_SB_DFF_Q_27_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:98|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[4] CO=div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[5] I0=$false I1=div.pcpi_rd_SB_DFF_Q_27_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:98|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=div.dividend[4] O=div.pcpi_rd_SB_DFF_Q_27_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_div_stall_a1 I3=div.pcpi_rd[4] O=div.pcpi_rd_SB_DFF_Q_27_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_DFF C=clk D=div.pcpi_rd_SB_DFF_Q_28_D Q=div.pcpi_rd[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:63|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=div.pcpi_rd_SB_DFF_Q_28_D_SB_LUT4_O_I0 I1=div.pcpi_rd_SB_DFF_Q_28_D_SB_LUT4_O_I1 I2=div.pcpi_rd_SB_DFF_Q_28_D_SB_LUT4_O_I2 I3=div.pcpi_ready_SB_DFFSR_Q_D_SB_LUT4_I3_O O=div.pcpi_rd_SB_DFF_Q_28_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001000111110000
.gate SB_LUT4 I0=div.quotient[3] I1=div.pcpi_rd_SB_DFF_Q_28_D_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=div.instr_divu_SB_LUT4_I2_O I3=div.outsign O=div.pcpi_rd_SB_DFF_Q_28_D_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000001100000101
.gate SB_LUT4 I0=$false I1=$false I2=div.pcpi_rd_SB_DFF_Q_28_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[3] O=div.pcpi_rd_SB_DFF_Q_28_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:96|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[3] CO=div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[4] I0=$false I1=div.pcpi_rd_SB_DFF_Q_28_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:96|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=div.quotient[3] O=div.pcpi_rd_SB_DFF_Q_28_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=div.dividend[3] I1=div.pcpi_rd_SB_DFF_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=div.outsign I3=div.instr_divu_SB_LUT4_I2_O O=div.pcpi_rd_SB_DFF_Q_28_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=$false I1=$false I2=div.pcpi_rd_SB_DFF_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[3] O=div.pcpi_rd_SB_DFF_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:98|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[3] CO=div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[4] I0=$false I1=div.pcpi_rd_SB_DFF_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:98|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=div.dividend[3] O=div.pcpi_rd_SB_DFF_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_div_stall_a1 I3=div.pcpi_rd[3] O=div.pcpi_rd_SB_DFF_Q_28_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_DFF C=clk D=div.pcpi_rd_SB_DFF_Q_29_D Q=div.pcpi_rd[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:63|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=div.pcpi_rd_SB_DFF_Q_29_D_SB_LUT4_O_I0 I1=div.pcpi_rd_SB_DFF_Q_29_D_SB_LUT4_O_I1 I2=div.pcpi_rd_SB_DFF_Q_29_D_SB_LUT4_O_I2 I3=div.pcpi_ready_SB_DFFSR_Q_D_SB_LUT4_I3_O O=div.pcpi_rd_SB_DFF_Q_29_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001000111110000
.gate SB_LUT4 I0=div.quotient[2] I1=div.pcpi_rd_SB_DFF_Q_29_D_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=div.instr_divu_SB_LUT4_I2_O I3=div.outsign O=div.pcpi_rd_SB_DFF_Q_29_D_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000001100000101
.gate SB_LUT4 I0=$false I1=$false I2=div.pcpi_rd_SB_DFF_Q_29_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[2] O=div.pcpi_rd_SB_DFF_Q_29_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:96|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[2] CO=div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[3] I0=$false I1=div.pcpi_rd_SB_DFF_Q_29_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:96|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=div.quotient[2] O=div.pcpi_rd_SB_DFF_Q_29_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=div.dividend[2] I1=div.pcpi_rd_SB_DFF_Q_29_D_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=div.outsign I3=div.instr_divu_SB_LUT4_I2_O O=div.pcpi_rd_SB_DFF_Q_29_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=$false I1=$false I2=div.pcpi_rd_SB_DFF_Q_29_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[2] O=div.pcpi_rd_SB_DFF_Q_29_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:98|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[2] CO=div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[3] I0=$false I1=div.pcpi_rd_SB_DFF_Q_29_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:98|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=div.dividend[2] O=div.pcpi_rd_SB_DFF_Q_29_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_div_stall_a1 I3=div.pcpi_rd[2] O=div.pcpi_rd_SB_DFF_Q_29_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=div.pcpi_rd_SB_DFF_Q_2_D_SB_LUT4_O_I0 I1=div.pcpi_rd_SB_DFF_Q_2_D_SB_LUT4_O_I1 I2=div.pcpi_rd_SB_DFF_Q_2_D_SB_LUT4_O_I2 I3=div.pcpi_ready_SB_DFFSR_Q_D_SB_LUT4_I3_O O=div.pcpi_rd_SB_DFF_Q_2_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001000111110000
.gate SB_LUT4 I0=div.quotient[29] I1=div.pcpi_rd_SB_DFF_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=div.instr_divu_SB_LUT4_I2_O I3=div.outsign O=div.pcpi_rd_SB_DFF_Q_2_D_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000001100000101
.gate SB_LUT4 I0=$false I1=$false I2=div.pcpi_rd_SB_DFF_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[29] O=div.pcpi_rd_SB_DFF_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:96|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[29] CO=div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[30] I0=$false I1=div.pcpi_rd_SB_DFF_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:96|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=div.quotient[29] O=div.pcpi_rd_SB_DFF_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=div.dividend[29] I1=div.pcpi_rd_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=div.outsign I3=div.instr_divu_SB_LUT4_I2_O O=div.pcpi_rd_SB_DFF_Q_2_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=$false I1=$false I2=div.pcpi_rd_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[29] O=div.pcpi_rd_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:98|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[29] CO=div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[30] I0=$false I1=div.pcpi_rd_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:98|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=div.dividend[29] O=div.pcpi_rd_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_div_stall_a1 I3=div.pcpi_rd[29] O=div.pcpi_rd_SB_DFF_Q_2_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_DFF C=clk D=div.pcpi_rd_SB_DFF_Q_3_D Q=div.pcpi_rd[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:63|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=div.pcpi_rd_SB_DFF_Q_30_D Q=div.pcpi_rd[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:63|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=div.pcpi_rd_SB_DFF_Q_30_D_SB_LUT4_O_I0 I1=div.pcpi_rd_SB_DFF_Q_30_D_SB_LUT4_O_I1 I2=div.pcpi_rd_SB_DFF_Q_30_D_SB_LUT4_O_I2 I3=div.pcpi_ready_SB_DFFSR_Q_D_SB_LUT4_I3_O O=div.pcpi_rd_SB_DFF_Q_30_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001000111110000
.gate SB_LUT4 I0=div.quotient[1] I1=div.pcpi_rd_SB_DFF_Q_30_D_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=div.instr_divu_SB_LUT4_I2_O I3=div.outsign O=div.pcpi_rd_SB_DFF_Q_30_D_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000001100000101
.gate SB_LUT4 I0=$false I1=$false I2=div.pcpi_rd_SB_DFF_Q_30_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=div.pcpi_rd_SB_DFF_Q_30_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3 O=div.pcpi_rd_SB_DFF_Q_30_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:96|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=div.quotient[1] O=div.pcpi_rd_SB_DFF_Q_30_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_CARRY CI=div.pcpi_rd_SB_DFF_Q_30_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3 CO=div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[2] I0=$false I1=div.pcpi_rd_SB_DFF_Q_30_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:96|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=div.quotient[0] O=div.pcpi_rd_SB_DFF_Q_30_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=div.pcpi_rd_SB_DFF_Q_30_D_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=div.dividend[1] I2=div.outsign I3=div.instr_divu_SB_LUT4_I2_O O=div.pcpi_rd_SB_DFF_Q_30_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0101001100000000
.gate SB_LUT4 I0=$false I1=$false I2=div.pcpi_rd_SB_DFF_Q_30_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2 I3=div.pcpi_rd_SB_DFF_Q_30_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3 O=div.pcpi_rd_SB_DFF_Q_30_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:98|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=div.dividend[1] O=div.pcpi_rd_SB_DFF_Q_30_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_CARRY CI=div.pcpi_rd_SB_DFF_Q_30_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3 CO=div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[2] I0=$false I1=div.pcpi_rd_SB_DFF_Q_30_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:98|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=div.dividend[0] O=div.pcpi_rd_SB_DFF_Q_30_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_div_stall_a1 I3=div.pcpi_rd[1] O=div.pcpi_rd_SB_DFF_Q_30_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_DFF C=clk D=div.pcpi_rd_SB_DFF_Q_31_D Q=div.pcpi_rd[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:63|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=FETCH_Instr_div_stall_a1 I1=div.pcpi_rd[0] I2=div.pcpi_rd_SB_DFF_Q_31_D_SB_LUT4_O_I2 I3=div.pcpi_ready_SB_DFFSR_Q_D_SB_LUT4_I3_O O=div.pcpi_rd_SB_DFF_Q_31_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111000010001000
.gate SB_LUT4 I0=$false I1=div.quotient[0] I2=div.dividend[0] I3=div.instr_divu_SB_LUT4_I2_O O=div.pcpi_rd_SB_DFF_Q_31_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=div.pcpi_rd_SB_DFF_Q_3_D_SB_LUT4_O_I0 I1=div.pcpi_rd_SB_DFF_Q_3_D_SB_LUT4_O_I1 I2=div.pcpi_rd_SB_DFF_Q_3_D_SB_LUT4_O_I2 I3=div.pcpi_ready_SB_DFFSR_Q_D_SB_LUT4_I3_O O=div.pcpi_rd_SB_DFF_Q_3_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001000111110000
.gate SB_LUT4 I0=div.quotient[28] I1=div.pcpi_rd_SB_DFF_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=div.instr_divu_SB_LUT4_I2_O I3=div.outsign O=div.pcpi_rd_SB_DFF_Q_3_D_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000001100000101
.gate SB_LUT4 I0=$false I1=$false I2=div.pcpi_rd_SB_DFF_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[28] O=div.pcpi_rd_SB_DFF_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:96|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[28] CO=div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[29] I0=$false I1=div.pcpi_rd_SB_DFF_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:96|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=div.quotient[28] O=div.pcpi_rd_SB_DFF_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=div.dividend[28] I1=div.pcpi_rd_SB_DFF_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=div.outsign I3=div.instr_divu_SB_LUT4_I2_O O=div.pcpi_rd_SB_DFF_Q_3_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=$false I1=$false I2=div.pcpi_rd_SB_DFF_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[28] O=div.pcpi_rd_SB_DFF_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:98|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[28] CO=div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[29] I0=$false I1=div.pcpi_rd_SB_DFF_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:98|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=div.dividend[28] O=div.pcpi_rd_SB_DFF_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_div_stall_a1 I3=div.pcpi_rd[28] O=div.pcpi_rd_SB_DFF_Q_3_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_DFF C=clk D=div.pcpi_rd_SB_DFF_Q_4_D Q=div.pcpi_rd[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:63|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=div.pcpi_rd_SB_DFF_Q_4_D_SB_LUT4_O_I0 I1=div.pcpi_rd_SB_DFF_Q_4_D_SB_LUT4_O_I1 I2=div.pcpi_rd_SB_DFF_Q_4_D_SB_LUT4_O_I2 I3=div.pcpi_ready_SB_DFFSR_Q_D_SB_LUT4_I3_O O=div.pcpi_rd_SB_DFF_Q_4_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001000111110000
.gate SB_LUT4 I0=div.quotient[27] I1=div.pcpi_rd_SB_DFF_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=div.instr_divu_SB_LUT4_I2_O I3=div.outsign O=div.pcpi_rd_SB_DFF_Q_4_D_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000001100000101
.gate SB_LUT4 I0=$false I1=$false I2=div.pcpi_rd_SB_DFF_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[27] O=div.pcpi_rd_SB_DFF_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:96|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[27] CO=div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[28] I0=$false I1=div.pcpi_rd_SB_DFF_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:96|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=div.quotient[27] O=div.pcpi_rd_SB_DFF_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=div.dividend[27] I1=div.pcpi_rd_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=div.outsign I3=div.instr_divu_SB_LUT4_I2_O O=div.pcpi_rd_SB_DFF_Q_4_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=$false I1=$false I2=div.pcpi_rd_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[27] O=div.pcpi_rd_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:98|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[27] CO=div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[28] I0=$false I1=div.pcpi_rd_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:98|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=div.dividend[27] O=div.pcpi_rd_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_div_stall_a1 I3=div.pcpi_rd[27] O=div.pcpi_rd_SB_DFF_Q_4_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_DFF C=clk D=div.pcpi_rd_SB_DFF_Q_5_D Q=div.pcpi_rd[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:63|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=div.pcpi_rd_SB_DFF_Q_5_D_SB_LUT4_O_I0 I1=div.pcpi_rd_SB_DFF_Q_5_D_SB_LUT4_O_I1 I2=div.pcpi_rd_SB_DFF_Q_5_D_SB_LUT4_O_I2 I3=div.pcpi_ready_SB_DFFSR_Q_D_SB_LUT4_I3_O O=div.pcpi_rd_SB_DFF_Q_5_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001000111110000
.gate SB_LUT4 I0=div.quotient[26] I1=div.pcpi_rd_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=div.instr_divu_SB_LUT4_I2_O I3=div.outsign O=div.pcpi_rd_SB_DFF_Q_5_D_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000001100000101
.gate SB_LUT4 I0=$false I1=$false I2=div.pcpi_rd_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[26] O=div.pcpi_rd_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:96|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[26] CO=div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[27] I0=$false I1=div.pcpi_rd_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:96|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=div.quotient[26] O=div.pcpi_rd_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=div.dividend[26] I1=div.pcpi_rd_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=div.outsign I3=div.instr_divu_SB_LUT4_I2_O O=div.pcpi_rd_SB_DFF_Q_5_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=$false I1=$false I2=div.pcpi_rd_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[26] O=div.pcpi_rd_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:98|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[26] CO=div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[27] I0=$false I1=div.pcpi_rd_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:98|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=div.dividend[26] O=div.pcpi_rd_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_div_stall_a1 I3=div.pcpi_rd[26] O=div.pcpi_rd_SB_DFF_Q_5_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_DFF C=clk D=div.pcpi_rd_SB_DFF_Q_6_D Q=div.pcpi_rd[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:63|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=div.pcpi_rd_SB_DFF_Q_6_D_SB_LUT4_O_I0 I1=div.pcpi_rd_SB_DFF_Q_6_D_SB_LUT4_O_I1 I2=div.pcpi_rd_SB_DFF_Q_6_D_SB_LUT4_O_I2 I3=div.pcpi_ready_SB_DFFSR_Q_D_SB_LUT4_I3_O O=div.pcpi_rd_SB_DFF_Q_6_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001000111110000
.gate SB_LUT4 I0=div.quotient[25] I1=div.pcpi_rd_SB_DFF_Q_6_D_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=div.instr_divu_SB_LUT4_I2_O I3=div.outsign O=div.pcpi_rd_SB_DFF_Q_6_D_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000001100000101
.gate SB_LUT4 I0=$false I1=$false I2=div.pcpi_rd_SB_DFF_Q_6_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[25] O=div.pcpi_rd_SB_DFF_Q_6_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:96|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[25] CO=div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[26] I0=$false I1=div.pcpi_rd_SB_DFF_Q_6_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:96|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=div.quotient[25] O=div.pcpi_rd_SB_DFF_Q_6_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=div.dividend[25] I1=div.pcpi_rd_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=div.outsign I3=div.instr_divu_SB_LUT4_I2_O O=div.pcpi_rd_SB_DFF_Q_6_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=$false I1=$false I2=div.pcpi_rd_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[25] O=div.pcpi_rd_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:98|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[25] CO=div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[26] I0=$false I1=div.pcpi_rd_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:98|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=div.dividend[25] O=div.pcpi_rd_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_div_stall_a1 I3=div.pcpi_rd[25] O=div.pcpi_rd_SB_DFF_Q_6_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_DFF C=clk D=div.pcpi_rd_SB_DFF_Q_7_D Q=div.pcpi_rd[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:63|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=div.pcpi_rd_SB_DFF_Q_7_D_SB_LUT4_O_I0 I1=div.pcpi_rd_SB_DFF_Q_7_D_SB_LUT4_O_I1 I2=div.pcpi_rd_SB_DFF_Q_7_D_SB_LUT4_O_I2 I3=div.pcpi_ready_SB_DFFSR_Q_D_SB_LUT4_I3_O O=div.pcpi_rd_SB_DFF_Q_7_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001000111110000
.gate SB_LUT4 I0=div.quotient[24] I1=div.pcpi_rd_SB_DFF_Q_7_D_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=div.instr_divu_SB_LUT4_I2_O I3=div.outsign O=div.pcpi_rd_SB_DFF_Q_7_D_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000001100000101
.gate SB_LUT4 I0=$false I1=$false I2=div.pcpi_rd_SB_DFF_Q_7_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[24] O=div.pcpi_rd_SB_DFF_Q_7_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:96|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[24] CO=div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[25] I0=$false I1=div.pcpi_rd_SB_DFF_Q_7_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:96|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=div.quotient[24] O=div.pcpi_rd_SB_DFF_Q_7_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=div.dividend[24] I1=div.pcpi_rd_SB_DFF_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=div.outsign I3=div.instr_divu_SB_LUT4_I2_O O=div.pcpi_rd_SB_DFF_Q_7_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=$false I1=$false I2=div.pcpi_rd_SB_DFF_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[24] O=div.pcpi_rd_SB_DFF_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:98|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[24] CO=div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[25] I0=$false I1=div.pcpi_rd_SB_DFF_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:98|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=div.dividend[24] O=div.pcpi_rd_SB_DFF_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_div_stall_a1 I3=div.pcpi_rd[24] O=div.pcpi_rd_SB_DFF_Q_7_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_DFF C=clk D=div.pcpi_rd_SB_DFF_Q_8_D Q=div.pcpi_rd[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:63|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=div.pcpi_rd_SB_DFF_Q_8_D_SB_LUT4_O_I0 I1=div.pcpi_rd_SB_DFF_Q_8_D_SB_LUT4_O_I1 I2=div.pcpi_rd_SB_DFF_Q_8_D_SB_LUT4_O_I2 I3=div.pcpi_ready_SB_DFFSR_Q_D_SB_LUT4_I3_O O=div.pcpi_rd_SB_DFF_Q_8_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001000111110000
.gate SB_LUT4 I0=div.quotient[23] I1=div.pcpi_rd_SB_DFF_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=div.instr_divu_SB_LUT4_I2_O I3=div.outsign O=div.pcpi_rd_SB_DFF_Q_8_D_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000001100000101
.gate SB_LUT4 I0=$false I1=$false I2=div.pcpi_rd_SB_DFF_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[23] O=div.pcpi_rd_SB_DFF_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:96|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[23] CO=div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[24] I0=$false I1=div.pcpi_rd_SB_DFF_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:96|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=div.quotient[23] O=div.pcpi_rd_SB_DFF_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=div.dividend[23] I1=div.pcpi_rd_SB_DFF_Q_8_D_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=div.outsign I3=div.instr_divu_SB_LUT4_I2_O O=div.pcpi_rd_SB_DFF_Q_8_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=$false I1=$false I2=div.pcpi_rd_SB_DFF_Q_8_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[23] O=div.pcpi_rd_SB_DFF_Q_8_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:98|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[23] CO=div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[24] I0=$false I1=div.pcpi_rd_SB_DFF_Q_8_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:98|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=div.dividend[23] O=div.pcpi_rd_SB_DFF_Q_8_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_div_stall_a1 I3=div.pcpi_rd[23] O=div.pcpi_rd_SB_DFF_Q_8_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_DFF C=clk D=div.pcpi_rd_SB_DFF_Q_9_D Q=div.pcpi_rd[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:63|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I0 I1=div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I1 I2=div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I2 I3=div.pcpi_ready_SB_DFFSR_Q_D_SB_LUT4_I3_O O=div.pcpi_rd_SB_DFF_Q_9_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001000111110000
.gate SB_LUT4 I0=div.quotient[22] I1=div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=div.instr_divu_SB_LUT4_I2_O I3=div.outsign O=div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000001100000101
.gate SB_LUT4 I0=$false I1=$false I2=div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[22] O=div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:96|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[22] CO=div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[23] I0=$false I1=div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:96|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=div.quotient[22] O=div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=div.dividend[22] I1=div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=div.outsign I3=div.instr_divu_SB_LUT4_I2_O O=div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=$false I1=$false I2=div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[22] O=div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:98|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[22] CO=div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[23] I0=$false I1=div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:98|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=div.dividend[22] O=div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_div_stall_a1 I3=div.pcpi_rd[22] O=div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=div.pcpi_rd_SB_DFF_Q_D_SB_LUT4_O_I0 I1=div.pcpi_rd_SB_DFF_Q_D_SB_LUT4_O_I1 I2=div.pcpi_rd_SB_DFF_Q_D_SB_LUT4_O_I2 I3=div.pcpi_ready_SB_DFFSR_Q_D_SB_LUT4_I3_O O=div.pcpi_rd_SB_DFF_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001000111110000
.gate SB_LUT4 I0=div.quotient[31] I1=div.instr_divu_SB_LUT4_I2_O I2=div.outsign I3=div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[31] O=div.pcpi_rd_SB_DFF_Q_D_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:96|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001000100100001
.gate SB_LUT4 I0=div.dividend[31] I1=div.outsign I2=div.instr_divu_SB_LUT4_I2_O I3=div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[31] O=div.pcpi_rd_SB_DFF_Q_D_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:98|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0101000010010000
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_div_stall_a1 I3=div.pcpi_rd[31] O=div.pcpi_rd_SB_DFF_Q_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_DFFSR C=clk D=div.pcpi_ready_SB_DFFSR_Q_D Q=div.pcpi_ready R=div.running_SB_DFFESR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:63|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=$false I2=div.running_SB_DFFESR_Q_R I3=div.pcpi_ready_SB_DFFSR_Q_D O=div.pcpi_ready_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=$false I1=$false I2=div.start I3=div.running_SB_DFFESR_Q_E_SB_LUT4_O_I1 O=div.pcpi_ready_SB_DFFSR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=$false I1=$false I2=div.running_SB_DFFESR_Q_R I3=div.pcpi_ready O=div.pcpi_ready_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111111110000
.gate SB_DFF C=clk D=div.pcpi_wait_SB_DFF_Q_D Q=div.pcpi_wait
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:37|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=$false I2=reset I3=div.pcpi_wait O=div.pcpi_wait_q_SB_DFF_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111100000000
.gate SB_DFF C=clk D=div.pcpi_wait_q_SB_DFF_Q_D Q=div.pcpi_wait_q
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:37|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFESR C=clk D=div.quotient_SB_DFFESR_Q_D E=div.running_SB_DFFESR_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O Q=div.quotient[31] R=div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:63|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=div.quotient_SB_DFFESR_Q_1_D E=div.running_SB_DFFESR_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O Q=div.quotient[30] R=div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:63|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=div.quotient_SB_DFFESR_Q_10_D E=div.running_SB_DFFESR_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O Q=div.quotient[21] R=div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:63|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=$false I2=div.quotient_msk[21] I3=div.quotient[21] O=div.quotient_SB_DFFESR_Q_10_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111111110000
.gate SB_DFFESR C=clk D=div.quotient_SB_DFFESR_Q_11_D E=div.running_SB_DFFESR_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O Q=div.quotient[20] R=div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:63|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=$false I2=div.quotient_msk[20] I3=div.quotient[20] O=div.quotient_SB_DFFESR_Q_11_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111111110000
.gate SB_DFFESR C=clk D=div.quotient_SB_DFFESR_Q_12_D E=div.running_SB_DFFESR_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O Q=div.quotient[19] R=div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:63|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=$false I2=div.quotient_msk[19] I3=div.quotient[19] O=div.quotient_SB_DFFESR_Q_12_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111111110000
.gate SB_DFFESR C=clk D=div.quotient_SB_DFFESR_Q_13_D E=div.running_SB_DFFESR_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O Q=div.quotient[18] R=div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:63|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=$false I2=div.quotient_msk[18] I3=div.quotient[18] O=div.quotient_SB_DFFESR_Q_13_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111111110000
.gate SB_DFFESR C=clk D=div.quotient_SB_DFFESR_Q_14_D E=div.running_SB_DFFESR_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O Q=div.quotient[17] R=div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:63|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=$false I2=div.quotient_msk[17] I3=div.quotient[17] O=div.quotient_SB_DFFESR_Q_14_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111111110000
.gate SB_DFFESR C=clk D=div.quotient_SB_DFFESR_Q_15_D E=div.running_SB_DFFESR_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O Q=div.quotient[16] R=div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:63|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=$false I2=div.quotient_msk[16] I3=div.quotient[16] O=div.quotient_SB_DFFESR_Q_15_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111111110000
.gate SB_DFFESR C=clk D=div.quotient_SB_DFFESR_Q_16_D E=div.running_SB_DFFESR_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O Q=div.quotient[15] R=div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:63|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=$false I2=div.quotient_msk[15] I3=div.quotient[15] O=div.quotient_SB_DFFESR_Q_16_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111111110000
.gate SB_DFFESR C=clk D=div.quotient_SB_DFFESR_Q_17_D E=div.running_SB_DFFESR_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O Q=div.quotient[14] R=div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:63|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=$false I2=div.quotient_msk[14] I3=div.quotient[14] O=div.quotient_SB_DFFESR_Q_17_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111111110000
.gate SB_DFFESR C=clk D=div.quotient_SB_DFFESR_Q_18_D E=div.running_SB_DFFESR_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O Q=div.quotient[13] R=div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:63|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=$false I2=div.quotient_msk[13] I3=div.quotient[13] O=div.quotient_SB_DFFESR_Q_18_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111111110000
.gate SB_DFFESR C=clk D=div.quotient_SB_DFFESR_Q_19_D E=div.running_SB_DFFESR_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O Q=div.quotient[12] R=div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:63|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=$false I2=div.quotient_msk[12] I3=div.quotient[12] O=div.quotient_SB_DFFESR_Q_19_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111111110000
.gate SB_LUT4 I0=$false I1=$false I2=div.quotient_msk[30] I3=div.quotient[30] O=div.quotient_SB_DFFESR_Q_1_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111111110000
.gate SB_DFFESR C=clk D=div.quotient_SB_DFFESR_Q_2_D E=div.running_SB_DFFESR_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O Q=div.quotient[29] R=div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:63|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=div.quotient_SB_DFFESR_Q_20_D E=div.running_SB_DFFESR_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O Q=div.quotient[11] R=div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:63|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=$false I2=div.quotient_msk[11] I3=div.quotient[11] O=div.quotient_SB_DFFESR_Q_20_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111111110000
.gate SB_DFFESR C=clk D=div.quotient_SB_DFFESR_Q_21_D E=div.running_SB_DFFESR_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O Q=div.quotient[10] R=div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:63|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=$false I2=div.quotient_msk[10] I3=div.quotient[10] O=div.quotient_SB_DFFESR_Q_21_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111111110000
.gate SB_DFFESR C=clk D=div.quotient_SB_DFFESR_Q_22_D E=div.running_SB_DFFESR_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O Q=div.quotient[9] R=div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:63|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=$false I2=div.quotient_msk[9] I3=div.quotient[9] O=div.quotient_SB_DFFESR_Q_22_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111111110000
.gate SB_DFFESR C=clk D=div.quotient_SB_DFFESR_Q_23_D E=div.running_SB_DFFESR_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O Q=div.quotient[8] R=div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:63|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=$false I2=div.quotient_msk[8] I3=div.quotient[8] O=div.quotient_SB_DFFESR_Q_23_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111111110000
.gate SB_DFFESR C=clk D=div.quotient_SB_DFFESR_Q_24_D E=div.running_SB_DFFESR_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O Q=div.quotient[7] R=div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:63|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=$false I2=div.quotient_msk[7] I3=div.quotient[7] O=div.quotient_SB_DFFESR_Q_24_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111111110000
.gate SB_DFFESR C=clk D=div.quotient_SB_DFFESR_Q_25_D E=div.running_SB_DFFESR_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O Q=div.quotient[6] R=div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:63|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=$false I2=div.quotient_msk[6] I3=div.quotient[6] O=div.quotient_SB_DFFESR_Q_25_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111111110000
.gate SB_DFFESR C=clk D=div.quotient_SB_DFFESR_Q_26_D E=div.running_SB_DFFESR_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O Q=div.quotient[5] R=div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:63|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=$false I2=div.quotient_msk[5] I3=div.quotient[5] O=div.quotient_SB_DFFESR_Q_26_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111111110000
.gate SB_DFFESR C=clk D=div.quotient_SB_DFFESR_Q_27_D E=div.running_SB_DFFESR_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O Q=div.quotient[4] R=div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:63|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=$false I2=div.quotient_msk[4] I3=div.quotient[4] O=div.quotient_SB_DFFESR_Q_27_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111111110000
.gate SB_DFFESR C=clk D=div.quotient_SB_DFFESR_Q_28_D E=div.running_SB_DFFESR_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O Q=div.quotient[3] R=div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:63|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=$false I2=div.quotient_msk[3] I3=div.quotient[3] O=div.quotient_SB_DFFESR_Q_28_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111111110000
.gate SB_DFFESR C=clk D=div.quotient_SB_DFFESR_Q_29_D E=div.running_SB_DFFESR_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O Q=div.quotient[2] R=div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:63|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=$false I2=div.quotient_msk[2] I3=div.quotient[2] O=div.quotient_SB_DFFESR_Q_29_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111111110000
.gate SB_LUT4 I0=$false I1=$false I2=div.quotient_msk[29] I3=div.quotient[29] O=div.quotient_SB_DFFESR_Q_2_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111111110000
.gate SB_DFFESR C=clk D=div.quotient_SB_DFFESR_Q_3_D E=div.running_SB_DFFESR_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O Q=div.quotient[28] R=div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:63|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=div.quotient_SB_DFFESR_Q_30_D E=div.running_SB_DFFESR_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O Q=div.quotient[1] R=div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:63|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=$false I2=div.quotient_msk[1] I3=div.quotient[1] O=div.quotient_SB_DFFESR_Q_30_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111111110000
.gate SB_DFFESR C=clk D=div.quotient_SB_DFFESR_Q_31_D E=div.running_SB_DFFESR_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O Q=div.quotient[0] R=div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:63|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=$false I2=div.quotient_msk[0] I3=div.quotient[0] O=div.quotient_SB_DFFESR_Q_31_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111111110000
.gate SB_LUT4 I0=$false I1=$false I2=div.quotient_msk[28] I3=div.quotient[28] O=div.quotient_SB_DFFESR_Q_3_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111111110000
.gate SB_DFFESR C=clk D=div.quotient_SB_DFFESR_Q_4_D E=div.running_SB_DFFESR_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O Q=div.quotient[27] R=div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:63|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=$false I2=div.quotient_msk[27] I3=div.quotient[27] O=div.quotient_SB_DFFESR_Q_4_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111111110000
.gate SB_DFFESR C=clk D=div.quotient_SB_DFFESR_Q_5_D E=div.running_SB_DFFESR_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O Q=div.quotient[26] R=div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:63|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=$false I2=div.quotient_msk[26] I3=div.quotient[26] O=div.quotient_SB_DFFESR_Q_5_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111111110000
.gate SB_DFFESR C=clk D=div.quotient_SB_DFFESR_Q_6_D E=div.running_SB_DFFESR_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O Q=div.quotient[25] R=div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:63|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=$false I2=div.quotient_msk[25] I3=div.quotient[25] O=div.quotient_SB_DFFESR_Q_6_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111111110000
.gate SB_DFFESR C=clk D=div.quotient_SB_DFFESR_Q_7_D E=div.running_SB_DFFESR_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O Q=div.quotient[24] R=div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:63|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=$false I2=div.quotient_msk[24] I3=div.quotient[24] O=div.quotient_SB_DFFESR_Q_7_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111111110000
.gate SB_DFFESR C=clk D=div.quotient_SB_DFFESR_Q_8_D E=div.running_SB_DFFESR_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O Q=div.quotient[23] R=div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:63|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=$false I2=div.quotient_msk[23] I3=div.quotient[23] O=div.quotient_SB_DFFESR_Q_8_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111111110000
.gate SB_DFFESR C=clk D=div.quotient_SB_DFFESR_Q_9_D E=div.running_SB_DFFESR_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O Q=div.quotient[22] R=div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:63|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=$false I2=div.quotient_msk[22] I3=div.quotient[22] O=div.quotient_SB_DFFESR_Q_9_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111111110000
.gate SB_LUT4 I0=$false I1=$false I2=div.quotient_msk[31] I3=div.quotient[31] O=div.quotient_SB_DFFESR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111111110000
.gate SB_DFFESR C=clk D=div.quotient_msk[31] E=div.running_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O Q=div.quotient_msk[30] R=div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:63|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=div.quotient_msk[30] E=div.running_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O Q=div.quotient_msk[29] R=div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:63|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=div.quotient_msk[21] E=div.running_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O Q=div.quotient_msk[20] R=div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:63|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=div.quotient_msk[20] E=div.running_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O Q=div.quotient_msk[19] R=div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:63|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=div.quotient_msk[19] E=div.running_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O Q=div.quotient_msk[18] R=div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:63|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=div.quotient_msk[18] E=div.running_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O Q=div.quotient_msk[17] R=div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:63|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=div.quotient_msk[17] E=div.running_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O Q=div.quotient_msk[16] R=div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:63|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=div.quotient_msk[16] E=div.running_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O Q=div.quotient_msk[15] R=div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:63|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=div.quotient_msk[15] E=div.running_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O Q=div.quotient_msk[14] R=div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:63|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=div.quotient_msk[14] E=div.running_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O Q=div.quotient_msk[13] R=div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:63|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=div.quotient_msk[13] E=div.running_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O Q=div.quotient_msk[12] R=div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:63|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=div.quotient_msk[12] E=div.running_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O Q=div.quotient_msk[11] R=div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:63|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=div.quotient_msk[29] E=div.running_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O Q=div.quotient_msk[28] R=div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:63|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=div.quotient_msk[11] E=div.running_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O Q=div.quotient_msk[10] R=div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:63|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=div.quotient_msk[10] E=div.running_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O Q=div.quotient_msk[9] R=div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:63|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=div.quotient_msk[9] E=div.running_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O Q=div.quotient_msk[8] R=div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:63|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=div.quotient_msk[8] E=div.running_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O Q=div.quotient_msk[7] R=div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:63|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=div.quotient_msk[7] E=div.running_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O Q=div.quotient_msk[6] R=div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:63|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=div.quotient_msk[6] E=div.running_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O Q=div.quotient_msk[5] R=div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:63|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=div.quotient_msk[5] E=div.running_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O Q=div.quotient_msk[4] R=div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:63|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=div.quotient_msk[4] E=div.running_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O Q=div.quotient_msk[3] R=div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:63|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=div.quotient_msk[3] E=div.running_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O Q=div.quotient_msk[2] R=div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:63|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=div.quotient_msk[2] E=div.running_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O Q=div.quotient_msk[1] R=div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:63|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=div.quotient_msk[28] E=div.running_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O Q=div.quotient_msk[27] R=div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:63|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=div.quotient_msk[1] E=div.running_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O Q=div.quotient_msk[0] R=div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:63|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=div.quotient_msk[27] E=div.running_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O Q=div.quotient_msk[26] R=div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:63|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=div.quotient_msk[26] E=div.running_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O Q=div.quotient_msk[25] R=div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:63|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=div.quotient_msk[25] E=div.running_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O Q=div.quotient_msk[24] R=div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:63|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=div.quotient_msk[24] E=div.running_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O Q=div.quotient_msk[23] R=div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:63|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=div.quotient_msk[23] E=div.running_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O Q=div.quotient_msk[22] R=div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:63|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=div.quotient_msk[22] E=div.running_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O Q=div.quotient_msk[21] R=div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:63|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=div.start E=div.running_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O Q=div.quotient_msk[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:63|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=div.start E=div.running_SB_DFFESR_Q_E Q=div.running R=div.running_SB_DFFESR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:63|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=$false I2=div.running_SB_DFFESR_Q_E I3=div.running_SB_DFFESR_Q_E_SB_LUT4_I2_I3 O=div.running_SB_DFFESR_Q_E_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000000001111
.gate SB_CARRY CI=div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[62] CO=div.running_SB_DFFESR_Q_E_SB_LUT4_I2_I3 I0=$false I1=div.running_SB_DFFESR_Q_E_SB_LUT4_I2_I3_SB_CARRY_CO_I1
.attr src "warp-v_risc-v_1-stage.sv:981|out/sv_url_inc/picorv32_pcpi_div.sv:101|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=div.divisor[62] O=div.running_SB_DFFESR_Q_E_SB_LUT4_I2_I3_SB_CARRY_CO_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=div.running_SB_DFFESR_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_I0 I1=div.running_SB_DFFESR_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_I1 I2=div.running_SB_DFFESR_Q_E_SB_LUT4_I2_O I3=div.running_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O O=div.running_SB_DFFESR_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000111100000000
.gate SB_LUT4 I0=div.dividend[24] I1=div.divisor[24] I2=div.running_SB_DFFESR_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_I0_SB_LUT4_O_I2 I3=div.running_SB_DFFESR_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_I0_SB_LUT4_O_I3 O=div.running_SB_DFFESR_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1001000000000000
.gate SB_LUT4 I0=div.running_SB_DFFESR_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_I0_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=div.running_SB_DFFESR_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_I0_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=div.running_SB_DFFESR_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_I0_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=div.running_SB_DFFESR_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_I0_SB_LUT4_O_I2_SB_LUT4_O_I3 O=div.running_SB_DFFESR_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_I0_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=div.dividend[1] I1=div.divisor[1] I2=div.running_SB_DFFESR_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2 I3=div.running_SB_DFFESR_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3 O=div.running_SB_DFFESR_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_I0_SB_LUT4_O_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1001000000000000
.gate SB_LUT4 I0=div.divisor[35] I1=div.divisor[41] I2=div.divisor[59] I3=div.running_SB_DFFESR_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3 O=div.running_SB_DFFESR_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=div.divisor[32] I1=div.divisor[42] I2=div.divisor[56] I3=div.divisor[62] O=div.running_SB_DFFESR_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$false I1=div.dividend[29] I2=div.divisor[29] I3=div.running_SB_DFFESR_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3 O=div.running_SB_DFFESR_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100000000
.gate SB_LUT4 I0=div.dividend[26] I1=div.divisor[26] I2=div.dividend[30] I3=div.divisor[30] O=div.running_SB_DFFESR_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=$false I1=div.running_SB_DFFESR_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=div.running_SB_DFFESR_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=div.running_SB_DFFESR_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3 O=div.running_SB_DFFESR_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_I0_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=$false I1=div.divisor[40] I2=div.divisor[43] I3=div.divisor[47] O=div.running_SB_DFFESR_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000000011
.gate SB_LUT4 I0=div.divisor[33] I1=div.divisor[34] I2=div.divisor[44] I3=div.divisor[45] O=div.running_SB_DFFESR_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=div.divisor[46] I1=div.divisor[57] I2=div.divisor[60] I3=div.divisor[61] O=div.running_SB_DFFESR_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=div.running_SB_DFFESR_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=div.running_SB_DFFESR_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=div.running_SB_DFFESR_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=div.running_SB_DFFESR_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=div.running_SB_DFFESR_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_I0_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=div.dividend[11] I1=div.divisor[11] I2=div.divisor[31] I3=div.dividend[31] O=div.running_SB_DFFESR_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=div.dividend[8] I1=div.divisor[8] I2=div.dividend[10] I3=div.divisor[10] O=div.running_SB_DFFESR_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=div.dividend[9] I1=div.divisor[9] I2=div.dividend[14] I3=div.divisor[14] O=div.running_SB_DFFESR_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=div.dividend[21] I1=div.divisor[21] I2=div.dividend[20] I3=div.divisor[20] O=div.running_SB_DFFESR_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1011000000001011
.gate SB_LUT4 I0=div.dividend[4] I1=div.divisor[4] I2=div.dividend[5] I3=div.divisor[5] O=div.running_SB_DFFESR_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_I0_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=div.dividend[18] I1=div.divisor[18] I2=div.dividend[28] I3=div.divisor[28] O=div.running_SB_DFFESR_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_I0_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=div.running_SB_DFFESR_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_I1_SB_LUT4_O_I0 I1=div.running_SB_DFFESR_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_I1_SB_LUT4_O_I1 I2=div.running_SB_DFFESR_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_I1_SB_LUT4_O_I2 I3=div.running_SB_DFFESR_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_I1_SB_LUT4_O_I3 O=div.running_SB_DFFESR_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=div.divisor[21] I1=div.dividend[21] I2=div.dividend[23] I3=div.divisor[23] O=div.running_SB_DFFESR_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1011000000001011
.gate SB_LUT4 I0=div.divisor[54] I1=div.running_SB_DFFESR_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_I1_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=div.running_SB_DFFESR_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_I1_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=div.running_SB_DFFESR_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_I1_SB_LUT4_O_I1_SB_LUT4_O_I3 O=div.running_SB_DFFESR_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=div.dividend[3] I1=div.divisor[3] I2=div.dividend[7] I3=div.divisor[7] O=div.running_SB_DFFESR_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=div.divisor[48] I1=div.divisor[51] I2=div.divisor[53] I3=div.divisor[58] O=div.running_SB_DFFESR_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=div.divisor[49] I1=div.divisor[55] I2=div.running_SB_DFFESR_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=div.running_SB_DFFESR_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3 O=div.running_SB_DFFESR_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=div.divisor[36] I1=div.divisor[37] I2=div.divisor[38] I3=div.divisor[39] O=div.running_SB_DFFESR_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=div.dividend[2] I1=div.divisor[2] I2=div.dividend[6] I3=div.divisor[6] O=div.running_SB_DFFESR_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=div.dividend[27] I1=div.divisor[27] I2=div.running_SB_DFFESR_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=div.running_SB_DFFESR_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 O=div.running_SB_DFFESR_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1001000000000000
.gate SB_LUT4 I0=div.dividend[22] I1=div.divisor[22] I2=div.dividend[25] I3=div.divisor[25] O=div.running_SB_DFFESR_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=div.divisor[50] I1=div.divisor[52] I2=div.dividend[0] I3=div.divisor[0] O=div.running_SB_DFFESR_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001000000000001
.gate SB_LUT4 I0=$false I1=div.running_SB_DFFESR_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_I1_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=div.running_SB_DFFESR_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_I1_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=div.running_SB_DFFESR_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_I1_SB_LUT4_O_I3_SB_LUT4_O_I3 O=div.running_SB_DFFESR_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=div.dividend[12] I1=div.divisor[12] I2=div.dividend[13] I3=div.divisor[13] O=div.running_SB_DFFESR_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=div.dividend[15] I1=div.divisor[15] I2=div.dividend[16] I3=div.divisor[16] O=div.running_SB_DFFESR_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=div.dividend[17] I1=div.divisor[17] I2=div.dividend[19] I3=div.divisor[19] O=div.running_SB_DFFESR_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=$false I1=div.running_SB_DFFESR_Q_E_SB_LUT4_O_I1 I2=div.running_SB_DFFESR_Q_R I3=div.start O=div.running_SB_DFFESR_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111111111111100
.gate SB_LUT4 I0=$false I1=div.start I2=div.running_SB_DFFESR_Q_E_SB_LUT4_O_I1 I3=div.running_SB_DFFESR_Q_R O=div.running_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011001111
.gate SB_LUT4 I0=$false I1=div.running_SB_LUT4_I3_O_SB_LUT4_I1_O I2=div.running_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=div.running_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3 O=div.running_SB_DFFESR_Q_E_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=$false I1=div.quotient_msk[0] I2=div.quotient_msk[1] I3=div.running_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 O=div.running_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100000000
.gate SB_LUT4 I0=div.quotient_msk[2] I1=div.quotient_msk[3] I2=div.quotient_msk[4] I3=div.quotient_msk[5] O=div.running_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=div.running_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=div.running_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=div.running_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=div.running_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3 O=div.running_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=div.quotient_msk[10] I1=div.quotient_msk[11] I2=div.quotient_msk[12] I3=div.quotient_msk[13] O=div.running_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=div.quotient_msk[6] I1=div.quotient_msk[7] I2=div.quotient_msk[8] I3=div.quotient_msk[9] O=div.running_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=div.quotient_msk[18] I1=div.quotient_msk[19] I2=div.quotient_msk[20] I3=div.quotient_msk[21] O=div.running_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=div.quotient_msk[14] I1=div.quotient_msk[15] I2=div.quotient_msk[16] I3=div.quotient_msk[17] O=div.running_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$false I1=$false I2=reset I3=FETCH_Instr_div_stall_a1 O=div.running_SB_DFFESR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000011111111
.gate SB_LUT4 I0=$false I1=div.quotient_msk[30] I2=div.quotient_msk[31] I3=div.running O=div.running_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100000000
.gate SB_LUT4 I0=$false I1=div.running_SB_LUT4_I3_O I2=div.running_SB_LUT4_I3_O_SB_LUT4_I1_I2 I3=div.running_SB_LUT4_I3_O_SB_LUT4_I1_I3 O=div.running_SB_LUT4_I3_O_SB_LUT4_I1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=div.quotient_msk[26] I1=div.quotient_msk[27] I2=div.quotient_msk[28] I3=div.quotient_msk[29] O=div.running_SB_LUT4_I3_O_SB_LUT4_I1_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=div.quotient_msk[22] I1=div.quotient_msk[23] I2=div.quotient_msk[24] I3=div.quotient_msk[25] O=div.running_SB_LUT4_I3_O_SB_LUT4_I1_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$false I1=$false I2=div.pcpi_wait_q I3=div.pcpi_wait O=div.start
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_reset_a0 I3=failed_SB_LUT4_O_I3 O=failed
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000000001111
.gate SB_CARRY CI=cyc_cnt_SB_LUT4_I3_O_SB_CARRY_I1_CO[31] CO=failed_SB_LUT4_O_I3 I0=$false I1=failed_SB_LUT4_O_I3_SB_CARRY_CO_I1
.attr src "warp-v_risc-v_1-stage.sv:1820|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=cyc_cnt[31] O=failed_SB_LUT4_O_I3_SB_CARRY_CO_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_DFFSR C=clk D=mul.active[1] Q=mul.active[2] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:951|out/sv_url_inc/picorv32_pcpi_fast_mul.sv:80|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=mul.active[0] Q=mul.active[1] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:951|out/sv_url_inc/picorv32_pcpi_fast_mul.sv:80|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=FETCH_Instr_readym_a0_SB_LUT4_I3_O_SB_LUT4_I3_O Q=mul.active[0] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:951|out/sv_url_inc/picorv32_pcpi_fast_mul.sv:80|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=mul.instr_any_mulh_SB_LUT4_O_I1 I2=mul.instr_any_mulh_SB_LUT4_O_I2 I3=mul.instr_any_mulh_SB_LUT4_O_I3 O=mul.instr_any_mulh
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111111100110000
.gate SB_LUT4 I0=$false I1=FETCH_Instr_mulblk_valid_a0_SB_LUT4_O_I3 I2=FETCH_Instr_div_mul_a0_SB_LUT4_I3_O I3=FETCH_Instr_instr_type_mul_a1[0] O=mul.instr_any_mulh_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111111111000000
.gate SB_LUT4 I0=mul.rs2_SB_DFFESR_Q_R_SB_LUT4_O_I0 I1=FETCH_Instr_instr_type_mul_a1[1] I2=FETCH_Instr_instr_type_mul_a1[3] I3=mul.rs2_SB_DFFESR_Q_R_SB_LUT4_O_I3 O=mul.instr_any_mulh_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001010000000000
.gate SB_LUT4 I0=$false I1=mul.instr_any_mulh_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.instr_any_mulh_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rs2_SB_DFFESR_Q_R_SB_LUT4_O_I0 O=mul.instr_any_mulh_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=FETCH_Instr_mulblk_valid_a0_SB_LUT4_O_I3 I1=FETCH_Instr_div_mul_a0_SB_LUT4_I3_O I2=FETCH_Instr_instr_type_mul_a1[0] I3=FETCH_Instr_instr_type_mul_a1[1] O=mul.instr_any_mulh_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000000000111
.gate SB_DFF C=clk D=FETCH_Instr_mulblk_valid_a0 Q=mul.pcpi_insn_valid_q
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:951|out/sv_url_inc/picorv32_pcpi_fast_mul.sv:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=$false I2=reset I3=mul.pcpi_insn_valid_q O=mul.pcpi_insn_valid_q_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_instr_type_mul_a1[3] I3=mul.pcpi_insn_valid_q_SB_LUT4_I3_O O=mul.instr_any_mulh_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_reset_a0 I3=mul.pcpi_insn_valid_q_SB_LUT4_I3_O O=mul.rs2_SB_DFFESR_Q_R_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111100000000
.gate SB_DFF C=clk D=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[63] Q=mul.rd[63]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:951|out/sv_url_inc/picorv32_pcpi_fast_mul.sv:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[62] Q=mul.rd[62]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:951|out/sv_url_inc/picorv32_pcpi_fast_mul.sv:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[53] Q=mul.rd[53]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:951|out/sv_url_inc/picorv32_pcpi_fast_mul.sv:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[52] Q=mul.rd[52]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:951|out/sv_url_inc/picorv32_pcpi_fast_mul.sv:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[51] Q=mul.rd[51]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:951|out/sv_url_inc/picorv32_pcpi_fast_mul.sv:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[50] Q=mul.rd[50]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:951|out/sv_url_inc/picorv32_pcpi_fast_mul.sv:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[49] Q=mul.rd[49]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:951|out/sv_url_inc/picorv32_pcpi_fast_mul.sv:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[48] Q=mul.rd[48]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:951|out/sv_url_inc/picorv32_pcpi_fast_mul.sv:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[47] Q=mul.rd[47]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:951|out/sv_url_inc/picorv32_pcpi_fast_mul.sv:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[46] Q=mul.rd[46]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:951|out/sv_url_inc/picorv32_pcpi_fast_mul.sv:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[45] Q=mul.rd[45]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:951|out/sv_url_inc/picorv32_pcpi_fast_mul.sv:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[44] Q=mul.rd[44]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:951|out/sv_url_inc/picorv32_pcpi_fast_mul.sv:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[61] Q=mul.rd[61]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:951|out/sv_url_inc/picorv32_pcpi_fast_mul.sv:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[43] Q=mul.rd[43]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:951|out/sv_url_inc/picorv32_pcpi_fast_mul.sv:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[42] Q=mul.rd[42]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:951|out/sv_url_inc/picorv32_pcpi_fast_mul.sv:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[41] Q=mul.rd[41]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:951|out/sv_url_inc/picorv32_pcpi_fast_mul.sv:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[40] Q=mul.rd[40]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:951|out/sv_url_inc/picorv32_pcpi_fast_mul.sv:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[39] Q=mul.rd[39]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:951|out/sv_url_inc/picorv32_pcpi_fast_mul.sv:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[38] Q=mul.rd[38]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:951|out/sv_url_inc/picorv32_pcpi_fast_mul.sv:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[37] Q=mul.rd[37]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:951|out/sv_url_inc/picorv32_pcpi_fast_mul.sv:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[36] Q=mul.rd[36]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:951|out/sv_url_inc/picorv32_pcpi_fast_mul.sv:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[35] Q=mul.rd[35]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:951|out/sv_url_inc/picorv32_pcpi_fast_mul.sv:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[34] Q=mul.rd[34]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:951|out/sv_url_inc/picorv32_pcpi_fast_mul.sv:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[60] Q=mul.rd[60]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:951|out/sv_url_inc/picorv32_pcpi_fast_mul.sv:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[33] Q=mul.rd[33]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:951|out/sv_url_inc/picorv32_pcpi_fast_mul.sv:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[32] Q=mul.rd[32]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:951|out/sv_url_inc/picorv32_pcpi_fast_mul.sv:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[31] Q=mul.rd[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:951|out/sv_url_inc/picorv32_pcpi_fast_mul.sv:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[30] Q=mul.rd[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:951|out/sv_url_inc/picorv32_pcpi_fast_mul.sv:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[29] Q=mul.rd[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:951|out/sv_url_inc/picorv32_pcpi_fast_mul.sv:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[28] Q=mul.rd[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:951|out/sv_url_inc/picorv32_pcpi_fast_mul.sv:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[27] Q=mul.rd[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:951|out/sv_url_inc/picorv32_pcpi_fast_mul.sv:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[26] Q=mul.rd[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:951|out/sv_url_inc/picorv32_pcpi_fast_mul.sv:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[25] Q=mul.rd[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:951|out/sv_url_inc/picorv32_pcpi_fast_mul.sv:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[24] Q=mul.rd[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:951|out/sv_url_inc/picorv32_pcpi_fast_mul.sv:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[59] Q=mul.rd[59]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:951|out/sv_url_inc/picorv32_pcpi_fast_mul.sv:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[23] Q=mul.rd[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:951|out/sv_url_inc/picorv32_pcpi_fast_mul.sv:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[22] Q=mul.rd[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:951|out/sv_url_inc/picorv32_pcpi_fast_mul.sv:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[21] Q=mul.rd[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:951|out/sv_url_inc/picorv32_pcpi_fast_mul.sv:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[20] Q=mul.rd[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:951|out/sv_url_inc/picorv32_pcpi_fast_mul.sv:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[19] Q=mul.rd[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:951|out/sv_url_inc/picorv32_pcpi_fast_mul.sv:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[18] Q=mul.rd[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:951|out/sv_url_inc/picorv32_pcpi_fast_mul.sv:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[17] Q=mul.rd[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:951|out/sv_url_inc/picorv32_pcpi_fast_mul.sv:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[16] Q=mul.rd[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:951|out/sv_url_inc/picorv32_pcpi_fast_mul.sv:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[15] Q=mul.rd[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:951|out/sv_url_inc/picorv32_pcpi_fast_mul.sv:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[14] Q=mul.rd[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:951|out/sv_url_inc/picorv32_pcpi_fast_mul.sv:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[58] Q=mul.rd[58]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:951|out/sv_url_inc/picorv32_pcpi_fast_mul.sv:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[13] Q=mul.rd[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:951|out/sv_url_inc/picorv32_pcpi_fast_mul.sv:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[12] Q=mul.rd[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:951|out/sv_url_inc/picorv32_pcpi_fast_mul.sv:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[11] Q=mul.rd[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:951|out/sv_url_inc/picorv32_pcpi_fast_mul.sv:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[10] Q=mul.rd[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:951|out/sv_url_inc/picorv32_pcpi_fast_mul.sv:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[9] Q=mul.rd[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:951|out/sv_url_inc/picorv32_pcpi_fast_mul.sv:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[8] Q=mul.rd[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:951|out/sv_url_inc/picorv32_pcpi_fast_mul.sv:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[7] Q=mul.rd[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:951|out/sv_url_inc/picorv32_pcpi_fast_mul.sv:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[6] Q=mul.rd[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:951|out/sv_url_inc/picorv32_pcpi_fast_mul.sv:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=mul.rd_SB_DFF_Q_58_D Q=mul.rd[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:951|out/sv_url_inc/picorv32_pcpi_fast_mul.sv:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=$false I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111111110000
.gate SB_LUT4 I0=$false I1=$false I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_CARRY CI=$false CO=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_CARRY_I1_CO[7] I0=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_I1 I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_CARRY_I1_CO[9] CO=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_CARRY_I1_CO[10] I0=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1 I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_CARRY_I1_CO[8] CO=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_CARRY_I1_CO[9] I0=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1 I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_CARRY_I1_CO[55] CO=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_CARRY_I1_CO[56] I0=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_11_I1 I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_11_I2
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_CARRY_I1_CO[54] CO=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_CARRY_I1_CO[55] I0=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_12_I1 I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_12_I2
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_CARRY_I1_CO[53] CO=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_CARRY_I1_CO[54] I0=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_13_I1 I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_13_I2
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_CARRY_I1_CO[52] CO=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_CARRY_I1_CO[53] I0=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_14_I1 I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_14_I2
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_CARRY_I1_CO[51] CO=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_CARRY_I1_CO[52] I0=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_15_I1 I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_15_I2
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_CARRY_I1_CO[50] CO=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_CARRY_I1_CO[51] I0=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_16_I1 I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_16_I2
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_CARRY_I1_CO[49] CO=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_CARRY_I1_CO[50] I0=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_17_I1 I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_17_I2
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_CARRY_I1_CO[48] CO=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_CARRY_I1_CO[49] I0=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_18_I1 I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_18_I2
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_CARRY_I1_CO[47] CO=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_CARRY_I1_CO[48] I0=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_19_I1 I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_19_I2
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_CARRY_I1_CO[46] CO=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_CARRY_I1_CO[47] I0=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_20_I1 I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_20_I2
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_CARRY_I1_CO[7] CO=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_CARRY_I1_CO[8] I0=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1 I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_CARRY_I1_CO[45] CO=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_CARRY_I1_CO[46] I0=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_21_I1 I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_21_I2
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_CARRY_I1_CO[44] CO=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_CARRY_I1_CO[45] I0=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_22_I1 I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_22_I2
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_CARRY_I1_CO[43] CO=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_CARRY_I1_CO[44] I0=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_23_I1 I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_23_I2
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_CARRY_I1_CO[42] CO=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_CARRY_I1_CO[43] I0=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_24_I1 I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_24_I2
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_CARRY_I1_CO[41] CO=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_CARRY_I1_CO[42] I0=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_25_I1 I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_25_I2
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_CARRY_I1_CO[40] CO=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_CARRY_I1_CO[41] I0=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_26_I1 I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_26_I2
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_CARRY_I1_CO[39] CO=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_CARRY_I1_CO[40] I0=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_27_I1 I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_27_I2
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_CARRY_I1_CO[38] CO=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_CARRY_I1_CO[39] I0=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_28_I1 I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_28_I2
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_CARRY_I1_CO[37] CO=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_CARRY_I1_CO[38] I0=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_29_I1 I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_29_I2
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_CARRY_I1_CO[36] CO=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_CARRY_I1_CO[37] I0=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_30_I1 I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_30_I2
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_CARRY_I1_CO[62] CO=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_CARRY_I1_CO[63] I0=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_4_I1 I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_CARRY_I1_CO[35] CO=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_CARRY_I1_CO[36] I0=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_31_I1 I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_31_I2
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_CARRY_I1_CO[34] CO=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_CARRY_I1_CO[35] I0=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_32_I1 I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_32_I2
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_CARRY_I1_CO[33] CO=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_CARRY_I1_CO[34] I0=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_33_I1 I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_33_I2
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_CARRY_I1_CO[32] CO=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_CARRY_I1_CO[33] I0=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_34_I1 I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_34_I2
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_CARRY_I1_CO[31] CO=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_CARRY_I1_CO[32] I0=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_35_I1 I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_35_I2
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_CARRY_I1_CO[30] CO=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_CARRY_I1_CO[31] I0=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_36_I1 I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_36_I2
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_CARRY_I1_CO[29] CO=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_CARRY_I1_CO[30] I0=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_37_I1 I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_37_I2
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_CARRY_I1_CO[28] CO=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_CARRY_I1_CO[29] I0=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_38_I1 I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_38_I2
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_CARRY_I1_CO[27] CO=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_CARRY_I1_CO[28] I0=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_39_I1 I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_39_I2
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_CARRY_I1_CO[26] CO=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_CARRY_I1_CO[27] I0=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_40_I1 I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_40_I2
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_CARRY_I1_CO[61] CO=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_CARRY_I1_CO[62] I0=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_5_I1 I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_5_I2
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_CARRY_I1_CO[25] CO=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_CARRY_I1_CO[26] I0=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_41_I1 I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_41_I2
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_CARRY_I1_CO[24] CO=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_CARRY_I1_CO[25] I0=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_42_I1 I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_42_I2
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_CARRY_I1_CO[23] CO=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_CARRY_I1_CO[24] I0=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_43_I1 I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_43_I2
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_CARRY_I1_CO[22] CO=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_CARRY_I1_CO[23] I0=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_44_I1 I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_44_I2
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_CARRY_I1_CO[21] CO=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_CARRY_I1_CO[22] I0=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_45_I1 I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_45_I2
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_CARRY_I1_CO[20] CO=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_CARRY_I1_CO[21] I0=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_46_I1 I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_46_I2
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_CARRY_I1_CO[19] CO=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_CARRY_I1_CO[20] I0=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_47_I1 I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_47_I2
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_CARRY_I1_CO[18] CO=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_CARRY_I1_CO[19] I0=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_48_I1 I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_48_I2
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_CARRY_I1_CO[17] CO=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_CARRY_I1_CO[18] I0=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_49_I1 I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_49_I2
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_CARRY_I1_CO[16] CO=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_CARRY_I1_CO[17] I0=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_50_I1 I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_50_I2
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_CARRY_I1_CO[60] CO=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_CARRY_I1_CO[61] I0=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_6_I1 I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_6_I2
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_CARRY_I1_CO[15] CO=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_CARRY_I1_CO[16] I0=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_51_I1 I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_51_I2
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_CARRY_I1_CO[14] CO=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_CARRY_I1_CO[15] I0=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_52_I1 I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_52_I2
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_CARRY_I1_CO[13] CO=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_CARRY_I1_CO[14] I0=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_53_I1 I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_53_I2
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_CARRY_I1_CO[12] CO=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_CARRY_I1_CO[13] I0=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_54_I1 I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_54_I2
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_CARRY_I1_CO[11] CO=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_CARRY_I1_CO[12] I0=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_55_I1 I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_55_I2
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_CARRY_I1_CO[10] CO=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_CARRY_I1_CO[11] I0=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_56_I1 I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_56_I2
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_CARRY_I1_CO[59] CO=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_CARRY_I1_CO[60] I0=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_7_I1 I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_7_I2
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_CARRY_I1_CO[58] CO=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_CARRY_I1_CO[59] I0=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_8_I1 I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_8_I2
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_CARRY_I1_CO[57] CO=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_CARRY_I1_CO[58] I0=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I1 I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_CARRY_I1_CO[56] CO=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_CARRY_I1_CO[57] I0=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_10_I1 I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_10_I2
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O I3=$false O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_CARRY_I1_CO[9] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_CARRY_I1_CO[8] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_10_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_10_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_CARRY_I1_CO[56] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[56]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_10_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_10_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_10_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_10_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_10_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001100110000
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_11_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_11_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_11_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_10_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_10_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_10_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000001110001
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_LUT4_O_I0 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_LUT4_O_I1 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_12_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_11_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_11_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_11_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100001100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_13_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_11_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_11_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_11_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100001100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_14_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100001100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_15_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=mul.rs2_q[25] I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=mul.rs1_q[24] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000001111111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_11_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_11_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_11_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_13_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011001111
.gate SB_LUT4 I0=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_14_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_11_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I0_O O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0010110101000111
.gate SB_LUT4 I0=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2 I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_14_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I0_O I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_11_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0101001111010101
.gate SB_LUT4 I0=mul.rs2_q[18] I1=mul.rs2_q[20] I2=mul.rs2_q[19] I3=mul.rs1_q[32] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000111111111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_13_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011001111
.gate SB_LUT4 I0=$false I1=$false I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_13_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000001111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I0_O I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_11_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_14_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011000000000000
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_11_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_11_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_CARRY_I1_CO[55] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[55]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_10_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_10_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_10_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_11_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_11_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_11_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_11_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_11_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001100110000
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_12_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_12_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_12_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_11_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_11_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_11_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_11_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_11_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_12_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_12_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_12_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_11_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_11_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_11_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111000110001110
.gate SB_LUT4 I0=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_11_I2_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_11_I2_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_11_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_11_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_11_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000001110001
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_11_I2_SB_LUT4_O_I3_SB_LUT4_O_I0 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_11_I2_SB_LUT4_O_I3_SB_LUT4_O_I1 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_11_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_13_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_11_I2_SB_LUT4_O_I3_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_11_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_11_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_11_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_11_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100001100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_11_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_11_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_11_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_14_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_11_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_11_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_11_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_11_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100001100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_11_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_11_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_11_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_15_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_11_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_11_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100001100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_11_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_16_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=mul.rs2_q[25] I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=mul.rs1_q[23] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_11_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000001111111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_11_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_11_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_11_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_11_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1 I1=mul.rs1_q[17] I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=mul.rs2_q[32] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_11_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0100110101011111
.gate SB_LUT4 I0=mul.rs1_q[18] I1=mul.rs2_q[32] I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_11_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0100101110110100
.gate SB_LUT4 I0=$false I1=mul.rs1_q[21] I2=mul.rs2_q[29] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_11_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111111000000
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_11_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_11_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_11_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_11_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_11_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_11_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_11_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100001100
.gate SB_LUT4 I0=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_7_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_11_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1001011001101001
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_11_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_11_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_11_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_11_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_11_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_11_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100001100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_11_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_11_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_11_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_13_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_11_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_11_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_11_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_13_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_11_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100001100
.gate SB_LUT4 I0=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_14_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_13_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_11_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1011001000101011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I0_O I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_14_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_11_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_11_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=mul.rs2_q[20] I1=mul.rs2_q[19] I2=mul.rs2_q[18] I3=mul.rs1_q[32] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_11_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1001011000000000
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_12_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_12_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_CARRY_I1_CO[54] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[54]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_11_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_11_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_11_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_12_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_12_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_12_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_12_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_12_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001100110000
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_13_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_13_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_13_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_12_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_12_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_12_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_12_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_12_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_13_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_13_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_13_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_12_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_12_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_12_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_12_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_12_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_13_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_13_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_13_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_12_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_12_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_11_I2_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_11_I2_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_11_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_11_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_12_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111000110001110
.gate SB_LUT4 I0=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_12_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000001110001
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I0 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I1 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_14_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_13_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_13_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_13_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100001100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_15_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100001100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_16_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100001100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_17_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=mul.rs2_q[25] I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=mul.rs1_q[22] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000001111111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_31_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1 I1=mul.rs1_q[16] I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=mul.rs2_q[32] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0100110101011111
.gate SB_LUT4 I0=mul.rs1_q[17] I1=mul.rs2_q[32] I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0100101110110100
.gate SB_LUT4 I0=$false I1=mul.rs1_q[20] I2=mul.rs2_q[29] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111111000000
.gate SB_LUT4 I0=mul.rs1_q[18] I1=mul.rs2_q[31] I2=mul.rs1_q[19] I3=mul.rs2_q[30] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111100010001000
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_13_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_13_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_13_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_13_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_13_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_13_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100001100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=mul.rs2_q[27] I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_13_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 I2=mul.rs1_q[22] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000001111111
.gate SB_LUT4 I0=mul.rs1_q[21] I1=mul.rs1_q[26] I2=mul.rs2_q[23] I3=mul.rs2_q[28] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=mul.rs2_q[29] I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 I2=mul.rs1_q[20] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000001111111
.gate SB_LUT4 I0=mul.rs1_q[18] I1=mul.rs1_q[19] I2=mul.rs2_q[31] I3=mul.rs2_q[30] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$false I1=mul.rs1_q[23] I2=mul.rs2_q[27] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111111000000
.gate SB_LUT4 I0=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_7_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1001011001101001
.gate SB_LUT4 I0=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3 I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_13_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3 I2=mul.rs1_q[23] I3=mul.rs2_q[26] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001011101110111
.gate SB_LUT4 I0=$false I1=mul.rs1_q[24] I2=mul.rs2_q[26] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111111000000
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_13_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_13_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_13_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_13_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_13_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_13_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100001100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_13_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_13_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100001100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_7_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1011001000101011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_13_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_13_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100001100
.gate SB_LUT4 I0=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_13_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_14_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_13_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_13_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1011001000101011
.gate SB_LUT4 I0=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_14_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_13_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1001011001101001
.gate SB_LUT4 I0=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_13_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_13_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3 I2=mul.rs1_q[30] I3=mul.rs2_q[20] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001011101110111
.gate SB_LUT4 I0=$false I1=mul.rs1_q[32] I2=mul.rs2_q[19] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111111000000
.gate SB_LUT4 I0=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3 I1=mul.rs2_q[19] I2=mul.rs2_q[18] I3=mul.rs1_q[32] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I0_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001011111111111
.gate SB_LUT4 I0=$false I1=$false I2=mul.rs1_q[31] I3=mul.rs2_q[20] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_13_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_13_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_CARRY_I1_CO[53] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[53]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_12_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_12_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_12_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_13_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_13_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_13_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_13_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_13_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001100110000
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_14_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_14_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_14_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_13_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_13_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_13_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_13_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_13_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_14_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_14_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_14_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_13_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_13_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_13_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_13_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_13_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_14_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_14_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_14_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_13_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_13_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_13_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_13_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_13_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_14_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_14_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_14_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_13_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_13_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_13_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111000110001110
.gate SB_LUT4 I0=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_13_I2_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_13_I2_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_13_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_13_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_13_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000001110001
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_13_I2_SB_LUT4_O_I3_SB_LUT4_O_I0 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_13_I2_SB_LUT4_O_I3_SB_LUT4_O_I1 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_13_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_15_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_14_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_14_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_14_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_13_I2_SB_LUT4_O_I3_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_13_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_13_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_13_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_13_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100001100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_13_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_13_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_13_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_16_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_13_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_13_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_13_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_13_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100001100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_13_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_13_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_13_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_17_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_13_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_13_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100001100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_13_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_18_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=mul.rs2_q[25] I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=mul.rs1_q[21] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_13_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000001111111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_13_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_13_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_13_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_13_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_14_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I1=mul.rs1_q[15] I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=mul.rs2_q[32] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_13_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0100110101011111
.gate SB_LUT4 I0=mul.rs1_q[16] I1=mul.rs2_q[32] I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_31_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_13_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0100101110110100
.gate SB_LUT4 I0=$false I1=mul.rs1_q[19] I2=mul.rs2_q[29] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_13_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_13_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111111000000
.gate SB_LUT4 I0=mul.rs1_q[17] I1=mul.rs2_q[31] I2=mul.rs1_q[18] I3=mul.rs2_q[30] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_13_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111100010001000
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_14_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_14_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_14_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_13_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_13_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_13_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_13_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_13_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_14_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_14_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_14_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_13_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100001100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_13_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_13_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_13_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_13_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=mul.rs2_q[27] I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_14_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 I2=mul.rs1_q[21] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_13_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_13_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000001111111
.gate SB_LUT4 I0=mul.rs1_q[20] I1=mul.rs1_q[25] I2=mul.rs2_q[23] I3=mul.rs2_q[28] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_13_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=mul.rs2_q[29] I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_13_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 I2=mul.rs1_q[19] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_13_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_13_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000001111111
.gate SB_LUT4 I0=mul.rs1_q[17] I1=mul.rs1_q[18] I2=mul.rs2_q[31] I3=mul.rs2_q[30] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_13_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$false I1=mul.rs1_q[22] I2=mul.rs2_q[27] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_13_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_13_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111111000000
.gate SB_LUT4 I0=mul.rs1_q[21] I1=mul.rs2_q[28] I2=mul.rs1_q[26] I3=mul.rs2_q[23] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_13_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111100010001000
.gate SB_LUT4 I0=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_13_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_13_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_7_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_13_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1001011001101001
.gate SB_LUT4 I0=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3 I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_14_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3 I2=mul.rs1_q[22] I3=mul.rs2_q[26] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_13_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001011101110111
.gate SB_LUT4 I0=$false I1=mul.rs1_q[23] I2=mul.rs2_q[26] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_13_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_13_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111111000000
.gate SB_LUT4 I0=$false I1=$false I2=mul.rs1_q[27] I3=mul.rs2_q[22] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_13_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_14_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_14_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_14_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_13_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_13_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_13_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_13_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_13_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_14_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_14_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_14_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_13_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001100110000
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_13_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_13_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_13_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_13_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_14_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_14_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_13_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100001100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_13_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_13_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_13_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=mul.rs2_q[21] I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rs1_q[28] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_13_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000001111111
.gate SB_LUT4 I0=$false I1=mul.rs1_q[29] I2=mul.rs2_q[21] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_13_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111111000000
.gate SB_LUT4 I0=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_13_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_7_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_13_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_13_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1011001000101011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_13_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_13_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_13_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_13_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_13_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_13_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_13_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_13_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100001100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_14_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_14_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_14_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_13_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_13_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_13_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_14_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_13_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_13_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1001011001101001
.gate SB_LUT4 I0=mul.rs2_q[18] I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_14_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 I2=mul.rs1_q[31] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_13_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_13_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000001111111
.gate SB_LUT4 I0=mul.rs1_q[29] I1=mul.rs1_q[30] I2=mul.rs2_q[20] I3=mul.rs2_q[19] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_13_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$false I1=mul.rs1_q[30] I2=mul.rs2_q[20] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_13_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_13_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111111000000
.gate SB_LUT4 I0=$false I1=$false I2=mul.rs1_q[31] I3=mul.rs2_q[19] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_13_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=mul.rs1_q[32] I3=mul.rs2_q[18] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_13_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=mul.rs2_q[9] I1=mul.rs2_q[17] I2=mul.rs2_q[6] I3=mul.rs1_q[32] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_13_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001011111111111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_14_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_14_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_CARRY_I1_CO[52] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[52]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_13_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_13_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_13_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_14_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_14_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_14_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_14_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_14_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001100110000
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_15_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_15_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_15_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_14_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_14_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_14_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_14_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_14_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_15_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_15_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_15_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_14_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_14_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_14_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_14_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_14_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_15_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_15_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_15_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_14_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_14_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_14_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_14_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_14_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_15_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_15_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_15_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_14_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_14_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_14_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_14_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_14_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_15_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_15_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_15_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_19_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_14_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001000100010111
.gate SB_LUT4 I0=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2 I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_19_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_14_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1110000100011110
.gate SB_LUT4 I0=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_13_I2_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_13_I2_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_13_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_13_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_14_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111000110001110
.gate SB_LUT4 I0=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_14_I2_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_14_I2_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_14_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_14_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_14_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000001110001
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_14_I2_SB_LUT4_O_I3_SB_LUT4_O_I0 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_14_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_14_I2_SB_LUT4_O_I3_SB_LUT4_O_I1 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_16_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_14_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_14_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_14_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_14_I2_SB_LUT4_O_I3_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100001100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_14_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_14_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_14_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_17_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_14_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_14_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_14_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_14_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100001100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_14_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_14_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_14_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_18_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_14_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_14_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100001100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_14_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_19_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=mul.rs2_q[25] I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=mul.rs1_q[20] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_14_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000001111111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_14_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_14_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_14_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_14_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_15_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I1=mul.rs1_q[14] I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=mul.rs2_q[32] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_14_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0100110101011111
.gate SB_LUT4 I0=mul.rs1_q[15] I1=mul.rs2_q[32] I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_14_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_14_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0100101110110100
.gate SB_LUT4 I0=$false I1=$false I2=mul.rs1_q[23] I3=mul.rs2_q[24] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_14_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=mul.rs1_q[18] I2=mul.rs2_q[29] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_14_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_14_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111111000000
.gate SB_LUT4 I0=mul.rs1_q[16] I1=mul.rs2_q[31] I2=mul.rs1_q[17] I3=mul.rs2_q[30] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_14_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111100010001000
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_15_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_15_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_15_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_14_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_14_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_14_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_14_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_14_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_15_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_15_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_15_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_14_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100001100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_14_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_14_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_14_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_14_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=mul.rs2_q[27] I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_15_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 I2=mul.rs1_q[20] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_14_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_14_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000001111111
.gate SB_LUT4 I0=mul.rs1_q[19] I1=mul.rs1_q[24] I2=mul.rs2_q[23] I3=mul.rs2_q[28] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_14_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=mul.rs2_q[29] I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_14_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 I2=mul.rs1_q[18] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_14_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_14_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000001111111
.gate SB_LUT4 I0=mul.rs1_q[16] I1=mul.rs1_q[17] I2=mul.rs2_q[31] I3=mul.rs2_q[30] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_14_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$false I1=mul.rs1_q[21] I2=mul.rs2_q[27] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_14_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_14_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111111000000
.gate SB_LUT4 I0=mul.rs1_q[20] I1=mul.rs2_q[28] I2=mul.rs1_q[25] I3=mul.rs2_q[23] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_14_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111100010001000
.gate SB_LUT4 I0=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_14_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_14_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_7_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_14_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1001011001101001
.gate SB_LUT4 I0=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3 I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_15_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3 I2=mul.rs1_q[21] I3=mul.rs2_q[26] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_14_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001011101110111
.gate SB_LUT4 I0=$false I1=mul.rs1_q[22] I2=mul.rs2_q[26] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_14_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_14_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111111000000
.gate SB_LUT4 I0=$false I1=$false I2=mul.rs1_q[26] I3=mul.rs2_q[22] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_14_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_15_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_15_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_15_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_14_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_15_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_15_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_15_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_14_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_14_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_14_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_14_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_14_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_14_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_14_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_14_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_14_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_14_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_14_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_14_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=mul.rs2_q[21] I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rs1_q[27] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_14_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000001111111
.gate SB_LUT4 I0=$false I1=mul.rs1_q[28] I2=mul.rs2_q[21] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_14_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111111000000
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_15_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_15_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_14_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100001100
.gate SB_LUT4 I0=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_14_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_7_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_14_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_14_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1011001000101011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_15_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_15_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_15_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_14_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100001100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_14_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_14_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_14_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_14_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_14_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_14_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_14_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_14_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100001100
.gate SB_LUT4 I0=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_15_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_15_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_15_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_25_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_14_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1011001000101011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_14_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_14_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_14_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_14_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=mul.rs2_q[18] I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_15_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3 I2=mul.rs1_q[30] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_14_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_14_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000001111111
.gate SB_LUT4 I0=mul.rs1_q[28] I1=mul.rs1_q[29] I2=mul.rs2_q[20] I3=mul.rs2_q[19] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_14_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$false I1=mul.rs1_q[31] I2=mul.rs2_q[18] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_14_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_14_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111111000000
.gate SB_LUT4 I0=mul.rs1_q[29] I1=mul.rs2_q[20] I2=mul.rs1_q[30] I3=mul.rs2_q[19] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_14_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111100010001000
.gate SB_LUT4 I0=mul.rs2_q[9] I1=mul.rs2_q[17] I2=mul.rs2_q[6] I3=mul.rs1_q[32] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_14_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1001011000000000
.gate SB_LUT4 I0=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_25_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rs1_q[31] I3=mul.rs2_q[17] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_14_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001011101110111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_15_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_15_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_CARRY_I1_CO[51] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[51]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_14_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_14_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_14_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_15_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_15_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_15_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_15_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_15_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001100110000
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_16_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_16_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_16_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_15_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_15_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_15_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_15_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_15_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_16_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_16_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_16_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_15_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_15_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_15_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_15_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_15_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_16_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_16_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_16_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_15_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_15_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_15_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_15_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_15_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_16_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_16_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_16_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_15_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_15_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_15_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_15_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_15_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_16_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_16_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_16_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_19_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_15_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001000100010111
.gate SB_LUT4 I0=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_15_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_19_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_15_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_15_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_15_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1110000100011110
.gate SB_LUT4 I0=mul.rs1_q[24] I1=mul.rs2_q[25] I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_15_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111100000000000
.gate SB_LUT4 I0=mul.rs1_q[25] I1=mul.rs2_q[25] I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_15_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000011101111000
.gate SB_LUT4 I0=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_14_I2_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_14_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_14_I2_SB_LUT4_O_I3_SB_LUT4_O_I1 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_14_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_15_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0100110110110010
.gate SB_LUT4 I0=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_15_I2_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_15_I2_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_15_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_15_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_15_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000001110001
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_15_I2_SB_LUT4_O_I3_SB_LUT4_O_I0 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_15_I2_SB_LUT4_O_I3_SB_LUT4_O_I1 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_15_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_17_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_16_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_16_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_16_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_15_I2_SB_LUT4_O_I3_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_15_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_15_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_15_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_15_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100001100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_15_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_15_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_15_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_18_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_16_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_16_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_16_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_15_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_15_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_15_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_15_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_15_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_16_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_16_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_16_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_15_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100001100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_15_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_15_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_15_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_15_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=mul.rs2_q[27] I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_16_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 I2=mul.rs1_q[19] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_15_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_15_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000001111111
.gate SB_LUT4 I0=mul.rs1_q[18] I1=mul.rs1_q[23] I2=mul.rs2_q[23] I3=mul.rs2_q[28] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_15_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=mul.rs2_q[29] I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_15_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 I2=mul.rs1_q[17] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_15_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_15_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000001111111
.gate SB_LUT4 I0=mul.rs1_q[15] I1=mul.rs1_q[16] I2=mul.rs2_q[31] I3=mul.rs2_q[30] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_15_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$false I1=mul.rs1_q[20] I2=mul.rs2_q[27] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_15_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_15_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111111000000
.gate SB_LUT4 I0=mul.rs1_q[19] I1=mul.rs2_q[28] I2=mul.rs1_q[24] I3=mul.rs2_q[23] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_15_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111100010001000
.gate SB_LUT4 I0=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_15_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_15_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_7_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_15_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1001011001101001
.gate SB_LUT4 I0=mul.rs2_q[15] I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_16_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 I2=mul.rs1_q[31] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_15_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_15_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000001111111
.gate SB_LUT4 I0=mul.rs1_q[20] I1=mul.rs1_q[24] I2=mul.rs2_q[26] I3=mul.rs2_q[22] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_15_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$false I1=mul.rs1_q[21] I2=mul.rs2_q[26] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_15_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_15_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111111000000
.gate SB_LUT4 I0=$false I1=$false I2=mul.rs1_q[25] I3=mul.rs2_q[22] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_15_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_15_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_15_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_15_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_15_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100001100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_15_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_15_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_15_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_19_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_16_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_16_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_16_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_15_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_15_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_15_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_15_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_15_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_16_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I1=mul.rs1_q[13] I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=mul.rs2_q[32] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_15_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0100110101011111
.gate SB_LUT4 I0=mul.rs1_q[14] I1=mul.rs2_q[32] I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_15_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_15_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0100101110110100
.gate SB_LUT4 I0=$false I1=$false I2=mul.rs1_q[22] I3=mul.rs2_q[24] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_15_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=mul.rs1_q[17] I2=mul.rs2_q[29] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_15_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_15_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111111000000
.gate SB_LUT4 I0=mul.rs1_q[15] I1=mul.rs2_q[31] I2=mul.rs1_q[16] I3=mul.rs2_q[30] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_15_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111100010001000
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_15_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_15_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100001100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_15_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_20_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_15_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_23_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rs1_q[19] I3=mul.rs2_q[25] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_15_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001011101110111
.gate SB_LUT4 I0=mul.rs1_q[19] I1=mul.rs2_q[25] I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_15_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_23_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_21_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000011101111000
.gate SB_LUT4 I0=$false I1=$false I2=mul.rs1_q[31] I3=mul.rs2_q[13] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_15_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_15_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_15_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_15_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_15_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_16_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_16_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_16_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_15_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100001100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_15_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_15_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_15_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_15_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_16_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_16_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_15_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100001100
.gate SB_LUT4 I0=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_15_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_7_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_15_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_15_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1011001000101011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_15_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_15_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_15_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_16_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2 I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 I2=mul.rs1_q[26] I3=mul.rs2_q[21] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_15_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001011101110111
.gate SB_LUT4 I0=$false I1=mul.rs1_q[27] I2=mul.rs2_q[21] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_15_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111111000000
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_15_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_15_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_15_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_15_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_15_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_15_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_15_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_15_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100001100
.gate SB_LUT4 I0=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_16_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_16_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_16_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_25_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_15_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1011001000101011
.gate SB_LUT4 I0=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_15_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_15_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_15_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_25_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_15_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1001011001101001
.gate SB_LUT4 I0=mul.rs2_q[18] I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_16_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3 I2=mul.rs1_q[29] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_15_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_15_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000001111111
.gate SB_LUT4 I0=mul.rs1_q[27] I1=mul.rs1_q[28] I2=mul.rs2_q[20] I3=mul.rs2_q[19] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_15_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$false I1=mul.rs1_q[30] I2=mul.rs2_q[18] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_15_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_15_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111111000000
.gate SB_LUT4 I0=mul.rs1_q[28] I1=mul.rs2_q[20] I2=mul.rs1_q[29] I3=mul.rs2_q[19] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_15_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111100010001000
.gate SB_LUT4 I0=$false I1=mul.rs1_q[31] I2=mul.rs2_q[17] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_15_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111111000000
.gate SB_LUT4 I0=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_25_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rs1_q[30] I3=mul.rs2_q[17] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_15_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001011101110111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_16_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_16_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_CARRY_I1_CO[50] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[50]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_15_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_15_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_15_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_16_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_16_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_16_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_16_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_16_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001100110000
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_17_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_17_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_17_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_16_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_16_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_16_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_16_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_16_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_17_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_17_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_17_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_16_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_16_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_16_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_16_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_16_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_17_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_17_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_17_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_16_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_16_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_16_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_16_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_16_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_17_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_17_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_17_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_16_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_16_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_16_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_16_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_16_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_17_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_17_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_17_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_19_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_16_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001000100010111
.gate SB_LUT4 I0=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_16_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_19_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_16_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_16_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_16_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1110000100011110
.gate SB_LUT4 I0=mul.rs1_q[23] I1=mul.rs2_q[25] I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_16_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111100000000000
.gate SB_LUT4 I0=mul.rs1_q[24] I1=mul.rs2_q[25] I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_16_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000011101111000
.gate SB_LUT4 I0=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_15_I2_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_15_I2_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_15_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_15_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_16_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111000110001110
.gate SB_LUT4 I0=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_16_I2_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_16_I2_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_16_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_16_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_16_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000001110001
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_16_I2_SB_LUT4_O_I3_SB_LUT4_O_I0 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_16_I2_SB_LUT4_O_I3_SB_LUT4_O_I1 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_16_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_18_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_17_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_17_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_17_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_16_I2_SB_LUT4_O_I3_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_16_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_16_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_16_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_16_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100001100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_16_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_16_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_16_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_19_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_17_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_17_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_17_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_16_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_16_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_16_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_16_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_16_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_17_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_17_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_17_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_16_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100001100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_16_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_16_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_16_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_16_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=mul.rs2_q[27] I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_17_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 I2=mul.rs1_q[18] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_16_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_16_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000001111111
.gate SB_LUT4 I0=mul.rs1_q[17] I1=mul.rs1_q[22] I2=mul.rs2_q[23] I3=mul.rs2_q[28] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_16_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=mul.rs2_q[29] I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_16_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 I2=mul.rs1_q[16] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_16_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_16_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000001111111
.gate SB_LUT4 I0=mul.rs1_q[14] I1=mul.rs1_q[15] I2=mul.rs2_q[31] I3=mul.rs2_q[30] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_16_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$false I1=mul.rs1_q[19] I2=mul.rs2_q[27] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_16_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_16_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111111000000
.gate SB_LUT4 I0=mul.rs1_q[18] I1=mul.rs2_q[28] I2=mul.rs1_q[23] I3=mul.rs2_q[23] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_16_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111100010001000
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_16_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_16_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_7_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_16_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=mul.rs2_q[15] I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_17_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 I2=mul.rs1_q[30] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_16_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_16_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000001111111
.gate SB_LUT4 I0=mul.rs1_q[19] I1=mul.rs1_q[23] I2=mul.rs2_q[26] I3=mul.rs2_q[22] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_16_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$false I1=mul.rs1_q[31] I2=mul.rs2_q[15] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_16_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_16_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111111000000
.gate SB_LUT4 I0=mul.rs1_q[20] I1=mul.rs2_q[26] I2=mul.rs1_q[24] I3=mul.rs2_q[22] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_16_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111100010001000
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_16_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_16_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_16_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_16_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100001100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_16_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_16_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_16_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_20_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_17_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_17_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_17_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_16_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_16_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_16_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_16_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_16_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_17_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I1=mul.rs1_q[12] I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=mul.rs2_q[32] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_16_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0100110101011111
.gate SB_LUT4 I0=mul.rs1_q[13] I1=mul.rs2_q[32] I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_16_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_16_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0100101110110100
.gate SB_LUT4 I0=$false I1=$false I2=mul.rs1_q[21] I3=mul.rs2_q[24] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_16_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=mul.rs1_q[16] I2=mul.rs2_q[29] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_16_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_16_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111111000000
.gate SB_LUT4 I0=mul.rs1_q[14] I1=mul.rs2_q[31] I2=mul.rs1_q[15] I3=mul.rs2_q[30] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_16_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111100010001000
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_16_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_16_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_16_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100001100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_16_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_16_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_21_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_28_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_27_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 I2=mul.rs1_q[31] I3=mul.rs2_q[12] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_16_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001011101110111
.gate SB_LUT4 I0=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_16_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_23_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rs1_q[18] I3=mul.rs2_q[25] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_16_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001011101110111
.gate SB_LUT4 I0=mul.rs1_q[18] I1=mul.rs2_q[25] I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_16_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_23_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_22_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000011101111000
.gate SB_LUT4 I0=$false I1=$false I2=mul.rs1_q[30] I3=mul.rs2_q[13] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_16_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_16_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_16_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_16_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_16_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_17_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_17_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_17_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_16_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100001100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_16_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_16_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_16_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_16_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_17_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_17_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_16_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100001100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_16_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_16_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_7_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_16_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_16_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_16_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_16_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_17_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2 I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 I2=mul.rs1_q[25] I3=mul.rs2_q[21] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_16_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001011101110111
.gate SB_LUT4 I0=mul.rs1_q[26] I1=mul.rs2_q[21] I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_16_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_16_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000011101111000
.gate SB_LUT4 I0=$false I1=$false I2=mul.rs1_q[31] I3=mul.rs2_q[16] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_16_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_16_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_16_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_16_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_16_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_16_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_16_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_16_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_16_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100001100
.gate SB_LUT4 I0=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_17_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_17_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_17_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_25_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_16_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1011001000101011
.gate SB_LUT4 I0=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_16_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_16_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_16_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_25_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_16_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1001011001101001
.gate SB_LUT4 I0=mul.rs2_q[18] I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_17_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3 I2=mul.rs1_q[28] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_16_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_16_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000001111111
.gate SB_LUT4 I0=mul.rs1_q[26] I1=mul.rs1_q[27] I2=mul.rs2_q[20] I3=mul.rs2_q[19] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_16_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$false I1=mul.rs1_q[29] I2=mul.rs2_q[18] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_16_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_16_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111111000000
.gate SB_LUT4 I0=mul.rs1_q[27] I1=mul.rs2_q[20] I2=mul.rs1_q[28] I3=mul.rs2_q[19] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_16_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111100010001000
.gate SB_LUT4 I0=$false I1=mul.rs1_q[30] I2=mul.rs2_q[17] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_16_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111111000000
.gate SB_LUT4 I0=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_25_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rs1_q[29] I3=mul.rs2_q[17] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_16_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001011101110111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_17_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_17_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_CARRY_I1_CO[49] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[49]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_16_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_16_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_16_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_17_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_17_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_17_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_17_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_17_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001100110000
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_18_I2_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_18_I2_SB_LUT4_O_I1_SB_LUT4_O_I3 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_18_I2_SB_LUT4_O_I1_SB_LUT4_O_I2 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_17_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_17_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_17_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_17_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_17_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_18_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_18_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_18_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_17_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_17_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_17_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_17_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_17_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_18_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_18_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_18_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_17_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_17_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_17_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_17_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_17_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_18_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_18_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_18_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_17_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_17_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_17_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_17_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_17_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_18_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2 I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_18_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_18_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_19_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_17_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001000100010111
.gate SB_LUT4 I0=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_17_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_19_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_17_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_17_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_17_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1110000100011110
.gate SB_LUT4 I0=mul.rs1_q[22] I1=mul.rs2_q[25] I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_17_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111100000000000
.gate SB_LUT4 I0=mul.rs1_q[23] I1=mul.rs2_q[25] I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_17_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000011101111000
.gate SB_LUT4 I0=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_16_I2_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_16_I2_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_16_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_16_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_17_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111000110001110
.gate SB_LUT4 I0=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_17_I2_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_17_I2_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_17_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_17_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_17_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000001110001
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_17_I2_SB_LUT4_O_I3_SB_LUT4_O_I0 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_17_I2_SB_LUT4_O_I3_SB_LUT4_O_I1 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_17_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_19_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_18_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_18_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_18_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_17_I2_SB_LUT4_O_I3_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_17_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_17_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_17_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_17_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100001100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_17_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_17_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_17_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_20_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_18_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_18_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_18_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_17_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_17_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_17_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_17_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_17_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_18_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_18_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_18_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_17_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100001100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_17_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_17_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_17_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_17_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=mul.rs2_q[27] I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_18_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 I2=mul.rs1_q[17] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_17_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_17_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000001111111
.gate SB_LUT4 I0=mul.rs1_q[16] I1=mul.rs1_q[21] I2=mul.rs2_q[23] I3=mul.rs2_q[28] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_17_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=mul.rs2_q[29] I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_17_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 I2=mul.rs1_q[15] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_17_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_17_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000001111111
.gate SB_LUT4 I0=mul.rs1_q[13] I1=mul.rs1_q[14] I2=mul.rs2_q[31] I3=mul.rs2_q[30] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_17_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$false I1=mul.rs1_q[18] I2=mul.rs2_q[27] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_17_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_17_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111111000000
.gate SB_LUT4 I0=mul.rs1_q[17] I1=mul.rs2_q[28] I2=mul.rs1_q[22] I3=mul.rs2_q[23] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_17_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111100010001000
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_17_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_17_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_7_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_17_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=mul.rs2_q[15] I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_18_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 I2=mul.rs1_q[29] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_17_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_17_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000001111111
.gate SB_LUT4 I0=mul.rs1_q[18] I1=mul.rs1_q[22] I2=mul.rs2_q[26] I3=mul.rs2_q[22] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_17_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$false I1=mul.rs1_q[30] I2=mul.rs2_q[15] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_17_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_17_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111111000000
.gate SB_LUT4 I0=mul.rs1_q[19] I1=mul.rs2_q[26] I2=mul.rs1_q[23] I3=mul.rs2_q[22] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_17_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111100010001000
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_17_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_17_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_17_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_17_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100001100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_17_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_17_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_17_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_21_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_18_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_18_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_18_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_17_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_17_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_17_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_17_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_17_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_18_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I1=mul.rs1_q[11] I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=mul.rs2_q[32] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_17_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0100110101011111
.gate SB_LUT4 I0=mul.rs1_q[12] I1=mul.rs2_q[32] I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_17_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_17_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0100101110110100
.gate SB_LUT4 I0=$false I1=$false I2=mul.rs1_q[20] I3=mul.rs2_q[24] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_17_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=mul.rs1_q[15] I2=mul.rs2_q[29] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_17_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_17_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111111000000
.gate SB_LUT4 I0=mul.rs1_q[13] I1=mul.rs2_q[31] I2=mul.rs1_q[14] I3=mul.rs2_q[30] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_17_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111100010001000
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_17_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_17_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_17_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_17_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100001100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_17_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_17_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_17_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_22_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_28_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_27_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 I2=mul.rs1_q[30] I3=mul.rs2_q[12] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_17_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001011101110111
.gate SB_LUT4 I0=mul.rs1_q[31] I1=mul.rs2_q[12] I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_28_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_27_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_17_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000011101111000
.gate SB_LUT4 I0=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_17_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_23_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rs1_q[17] I3=mul.rs2_q[25] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_17_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001011101110111
.gate SB_LUT4 I0=mul.rs1_q[17] I1=mul.rs2_q[25] I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_17_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_23_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_23_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000011101111000
.gate SB_LUT4 I0=$false I1=$false I2=mul.rs1_q[29] I3=mul.rs2_q[13] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_17_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_17_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_17_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_17_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_17_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_18_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_18_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_18_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_17_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100001100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_17_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_17_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_17_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_17_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_18_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_18_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_17_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100001100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_17_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_17_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_7_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_17_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_17_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_17_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_17_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_18_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2 I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 I2=mul.rs1_q[24] I3=mul.rs2_q[21] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_17_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001011101110111
.gate SB_LUT4 I0=mul.rs1_q[25] I1=mul.rs2_q[21] I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_17_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_17_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000011101111000
.gate SB_LUT4 I0=$false I1=$false I2=mul.rs1_q[30] I3=mul.rs2_q[16] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_17_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_17_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_17_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_17_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_17_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_17_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_17_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_17_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_17_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100001100
.gate SB_LUT4 I0=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_18_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_18_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_18_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_25_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_17_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1011001000101011
.gate SB_LUT4 I0=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_17_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_17_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_17_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_25_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_17_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1001011001101001
.gate SB_LUT4 I0=mul.rs2_q[18] I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_18_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3 I2=mul.rs1_q[27] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_17_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_17_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000001111111
.gate SB_LUT4 I0=mul.rs1_q[25] I1=mul.rs1_q[26] I2=mul.rs2_q[20] I3=mul.rs2_q[19] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_17_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$false I1=mul.rs1_q[28] I2=mul.rs2_q[18] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_17_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_17_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111111000000
.gate SB_LUT4 I0=mul.rs1_q[26] I1=mul.rs2_q[20] I2=mul.rs1_q[27] I3=mul.rs2_q[19] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_17_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111100010001000
.gate SB_LUT4 I0=$false I1=mul.rs1_q[29] I2=mul.rs2_q[17] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_17_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111111000000
.gate SB_LUT4 I0=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_25_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rs1_q[28] I3=mul.rs2_q[17] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_17_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001011101110111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_18_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_18_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_CARRY_I1_CO[48] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[48]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_17_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_17_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_17_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_18_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_18_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_18_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_18_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_18_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100001100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_18_I2_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_18_I2_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_18_I2_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_18_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_18_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_18_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_18_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_18_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_18_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_18_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_18_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_18_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_18_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_18_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_18_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_18_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_18_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_19_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_18_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_18_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_18_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1110000100011110
.gate SB_LUT4 I0=mul.rs1_q[21] I1=mul.rs2_q[25] I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_19_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_18_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111100000000000
.gate SB_LUT4 I0=mul.rs1_q[22] I1=mul.rs2_q[25] I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_18_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000011101111000
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_19_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_19_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_19_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_18_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_19_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_19_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_19_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_18_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_19_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_19_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_19_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_18_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_19_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_19_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_19_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_18_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100000011
.gate SB_LUT4 I0=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_17_I2_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_17_I2_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_17_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_17_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_18_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111000110001110
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_19_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_19_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_19_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_18_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100000011
.gate SB_LUT4 I0=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_18_I2_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_18_I2_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_18_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_18_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_18_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000001110001
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_18_I2_SB_LUT4_O_I3_SB_LUT4_O_I0 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_18_I2_SB_LUT4_O_I3_SB_LUT4_O_I1 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_18_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_20_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_19_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_19_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_19_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_18_I2_SB_LUT4_O_I3_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_18_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_18_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_18_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_18_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100001100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_18_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_18_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_18_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_21_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_19_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_19_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_19_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_18_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_18_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_18_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_18_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_18_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_19_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_19_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_19_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_18_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100001100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_18_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_18_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_18_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_18_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=mul.rs2_q[27] I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_19_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 I2=mul.rs1_q[16] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_18_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_18_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000001111111
.gate SB_LUT4 I0=mul.rs1_q[15] I1=mul.rs1_q[20] I2=mul.rs2_q[23] I3=mul.rs2_q[28] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_18_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=mul.rs2_q[29] I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_18_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 I2=mul.rs1_q[14] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_18_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_18_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000001111111
.gate SB_LUT4 I0=mul.rs1_q[12] I1=mul.rs1_q[13] I2=mul.rs2_q[31] I3=mul.rs2_q[30] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_18_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$false I1=mul.rs1_q[17] I2=mul.rs2_q[27] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_18_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_18_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111111000000
.gate SB_LUT4 I0=mul.rs1_q[16] I1=mul.rs2_q[28] I2=mul.rs1_q[21] I3=mul.rs2_q[23] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_18_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111100010001000
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_18_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_18_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_7_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_18_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=mul.rs2_q[15] I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_19_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 I2=mul.rs1_q[28] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_18_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_18_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000001111111
.gate SB_LUT4 I0=mul.rs1_q[17] I1=mul.rs1_q[21] I2=mul.rs2_q[26] I3=mul.rs2_q[22] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_18_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$false I1=mul.rs1_q[29] I2=mul.rs2_q[15] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_18_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_18_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111111000000
.gate SB_LUT4 I0=mul.rs1_q[18] I1=mul.rs2_q[26] I2=mul.rs1_q[22] I3=mul.rs2_q[22] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_18_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111100010001000
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_18_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_18_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_18_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_18_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100001100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_18_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_18_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_18_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_22_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_19_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_19_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_19_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_18_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_18_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_18_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_18_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_18_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2 I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_19_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 I2=mul.rs1_q[18] I3=mul.rs2_q[24] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_18_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001011101110111
.gate SB_LUT4 I0=mul.rs1_q[11] I1=mul.rs2_q[32] I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_18_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_18_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0100101110110100
.gate SB_LUT4 I0=$false I1=$false I2=mul.rs1_q[19] I3=mul.rs2_q[24] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_18_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=mul.rs1_q[14] I2=mul.rs2_q[29] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_18_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_18_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111111000000
.gate SB_LUT4 I0=mul.rs1_q[12] I1=mul.rs2_q[31] I2=mul.rs1_q[13] I3=mul.rs2_q[30] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_18_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111100010001000
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_18_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_18_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_18_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_18_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100001100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_18_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_18_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_18_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_23_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_28_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_27_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 I2=mul.rs1_q[29] I3=mul.rs2_q[12] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_18_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001011101110111
.gate SB_LUT4 I0=mul.rs1_q[30] I1=mul.rs2_q[12] I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_28_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_27_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_18_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000011101111000
.gate SB_LUT4 I0=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_18_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_23_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rs1_q[16] I3=mul.rs2_q[25] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_18_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001011101110111
.gate SB_LUT4 I0=mul.rs1_q[16] I1=mul.rs2_q[25] I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_18_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_23_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_24_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000011101111000
.gate SB_LUT4 I0=$false I1=$false I2=mul.rs1_q[28] I3=mul.rs2_q[13] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_18_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_18_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_18_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_18_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_18_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_19_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_19_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_19_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_18_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100001100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_18_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_18_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_18_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_18_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_19_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_19_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_18_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100001100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_18_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_18_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_7_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_18_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_18_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_18_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_18_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_19_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2 I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 I2=mul.rs1_q[23] I3=mul.rs2_q[21] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_18_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001011101110111
.gate SB_LUT4 I0=mul.rs1_q[24] I1=mul.rs2_q[21] I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_18_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_18_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000011101111000
.gate SB_LUT4 I0=$false I1=$false I2=mul.rs1_q[29] I3=mul.rs2_q[16] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_18_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_18_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_18_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_18_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_18_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_18_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_18_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_18_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_18_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100001100
.gate SB_LUT4 I0=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_19_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_19_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_19_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_25_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_18_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1011001000101011
.gate SB_LUT4 I0=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_18_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_18_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_18_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_25_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_18_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1001011001101001
.gate SB_LUT4 I0=mul.rs2_q[18] I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_19_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3 I2=mul.rs1_q[26] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_18_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_18_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000001111111
.gate SB_LUT4 I0=mul.rs1_q[24] I1=mul.rs1_q[25] I2=mul.rs2_q[20] I3=mul.rs2_q[19] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_18_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$false I1=mul.rs1_q[27] I2=mul.rs2_q[18] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_18_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_18_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111111000000
.gate SB_LUT4 I0=mul.rs1_q[25] I1=mul.rs2_q[20] I2=mul.rs1_q[26] I3=mul.rs2_q[19] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_18_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111100010001000
.gate SB_LUT4 I0=$false I1=mul.rs1_q[28] I2=mul.rs2_q[17] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_18_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111111000000
.gate SB_LUT4 I0=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_25_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rs1_q[27] I3=mul.rs2_q[17] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_18_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001011101110111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_19_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_19_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_CARRY_I1_CO[47] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[47]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_18_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_18_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_18_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_19_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_19_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_19_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_19_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_19_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001100110000
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_20_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_20_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_20_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_19_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_19_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_19_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_19_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_19_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_19_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_19_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_19_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_19_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_19_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_19_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_19_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_19_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_19_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_19_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_19_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_19_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_19_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_19_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_19_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_19_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=mul.rs1_q[21] I1=mul.rs2_q[25] I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_19_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_19_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000011101111000
.gate SB_LUT4 I0=mul.rs1_q[32] I1=mul.rs2_q[14] I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_19_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_25_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_19_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111100010000111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_19_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_25_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 I3=mul.rs2_q[14] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_19_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100000000
.gate SB_LUT4 I0=mul.rs2_q[14] I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_25_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 I2=mul.rs1_q[31] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_25_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_19_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000001111111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_20_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_20_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_20_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_19_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_20_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_20_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_20_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_19_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_20_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_20_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_20_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_19_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_20_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_20_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_20_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_19_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_20_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_20_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_20_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_19_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_18_I2_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_18_I2_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_18_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_18_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_19_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111000110001110
.gate SB_LUT4 I0=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_19_I2_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_19_I2_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_19_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_19_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_19_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000001110001
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_19_I2_SB_LUT4_O_I3_SB_LUT4_O_I0 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_19_I2_SB_LUT4_O_I3_SB_LUT4_O_I1 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_19_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_21_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_20_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_20_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_20_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_19_I2_SB_LUT4_O_I3_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_19_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_19_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_19_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_19_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100001100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_19_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_19_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_19_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_22_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_20_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_20_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_20_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_19_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_19_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_19_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_19_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_19_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_20_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_20_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_20_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_19_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100001100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_19_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_19_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_19_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_19_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=mul.rs2_q[27] I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_20_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 I2=mul.rs1_q[15] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_19_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_19_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000001111111
.gate SB_LUT4 I0=mul.rs1_q[14] I1=mul.rs1_q[19] I2=mul.rs2_q[23] I3=mul.rs2_q[28] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_19_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=mul.rs2_q[29] I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_19_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 I2=mul.rs1_q[13] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_19_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_19_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000001111111
.gate SB_LUT4 I0=mul.rs1_q[11] I1=mul.rs1_q[12] I2=mul.rs2_q[31] I3=mul.rs2_q[30] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_19_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$false I1=mul.rs1_q[16] I2=mul.rs2_q[27] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_19_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_19_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111111000000
.gate SB_LUT4 I0=mul.rs1_q[15] I1=mul.rs2_q[28] I2=mul.rs1_q[20] I3=mul.rs2_q[23] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_19_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111100010001000
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_19_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_19_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_7_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_19_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=mul.rs2_q[15] I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_20_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 I2=mul.rs1_q[27] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_19_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_19_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000001111111
.gate SB_LUT4 I0=mul.rs1_q[16] I1=mul.rs1_q[20] I2=mul.rs2_q[26] I3=mul.rs2_q[22] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_19_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$false I1=mul.rs1_q[28] I2=mul.rs2_q[15] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_19_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_19_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111111000000
.gate SB_LUT4 I0=mul.rs1_q[17] I1=mul.rs2_q[26] I2=mul.rs1_q[21] I3=mul.rs2_q[22] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_19_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111100010001000
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_19_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_19_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_19_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_19_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100001100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_19_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_19_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_19_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_23_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_20_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_20_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_20_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_19_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_19_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_19_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_19_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_19_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2 I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_20_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 I2=mul.rs1_q[17] I3=mul.rs2_q[24] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_19_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001011101110111
.gate SB_LUT4 I0=mul.rs1_q[18] I1=mul.rs2_q[24] I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_19_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_19_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000011101111000
.gate SB_LUT4 I0=$false I1=$false I2=mul.rs1_q[10] I3=mul.rs2_q[32] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_19_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=$false I1=mul.rs1_q[13] I2=mul.rs2_q[29] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_19_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_19_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111111000000
.gate SB_LUT4 I0=mul.rs1_q[11] I1=mul.rs2_q[31] I2=mul.rs1_q[12] I3=mul.rs2_q[30] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_19_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111100010001000
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_19_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_19_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_19_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_19_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100001100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_19_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_19_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_19_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_24_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_28_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_27_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 I2=mul.rs1_q[28] I3=mul.rs2_q[12] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_19_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001011101110111
.gate SB_LUT4 I0=mul.rs1_q[29] I1=mul.rs2_q[12] I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_28_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_27_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_19_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000011101111000
.gate SB_LUT4 I0=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_19_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_23_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rs1_q[15] I3=mul.rs2_q[25] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_19_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001011101110111
.gate SB_LUT4 I0=mul.rs1_q[15] I1=mul.rs2_q[25] I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_19_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_23_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_25_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000011101111000
.gate SB_LUT4 I0=$false I1=$false I2=mul.rs1_q[27] I3=mul.rs2_q[13] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_19_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_19_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_19_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_19_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_19_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_20_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_20_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_20_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_19_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100001100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_19_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_19_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_19_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_19_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_20_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_20_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_20_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_19_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100001100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_19_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_19_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_7_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_19_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_19_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_19_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_19_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_20_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2 I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 I2=mul.rs1_q[22] I3=mul.rs2_q[21] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_19_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001011101110111
.gate SB_LUT4 I0=mul.rs1_q[23] I1=mul.rs2_q[21] I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_19_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_19_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000011101111000
.gate SB_LUT4 I0=$false I1=$false I2=mul.rs1_q[28] I3=mul.rs2_q[16] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_19_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_19_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_19_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_19_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_19_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_19_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_19_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_19_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_19_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100001100
.gate SB_LUT4 I0=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_20_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_20_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_20_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_25_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_19_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1011001000101011
.gate SB_LUT4 I0=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_19_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_19_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_19_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_25_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_19_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1001011001101001
.gate SB_LUT4 I0=mul.rs2_q[18] I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_20_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3 I2=mul.rs1_q[25] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_19_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_19_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000001111111
.gate SB_LUT4 I0=mul.rs1_q[23] I1=mul.rs1_q[24] I2=mul.rs2_q[20] I3=mul.rs2_q[19] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_19_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$false I1=mul.rs1_q[26] I2=mul.rs2_q[18] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_19_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_19_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111111000000
.gate SB_LUT4 I0=mul.rs1_q[24] I1=mul.rs2_q[20] I2=mul.rs1_q[25] I3=mul.rs2_q[19] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_19_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111100010001000
.gate SB_LUT4 I0=$false I1=mul.rs1_q[27] I2=mul.rs2_q[17] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_19_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111111000000
.gate SB_LUT4 I0=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_25_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rs1_q[26] I3=mul.rs2_q[17] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_19_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001011101110111
.gate SB_LUT4 I0=$false I1=$false I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111111110000
.gate SB_LUT4 I0=$false I1=$false I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000001111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_CARRY_I1_CO[7] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_20_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_20_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_CARRY_I1_CO[46] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[46]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_19_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_19_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_19_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_20_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_20_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_20_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_20_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_20_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001100110000
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_21_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_21_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_21_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_20_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_20_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_20_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_20_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_20_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_21_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_21_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_21_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_20_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_20_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_20_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_20_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_20_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_21_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_21_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_21_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_20_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_20_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_20_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_20_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_20_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_21_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_21_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_21_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_20_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_20_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_20_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_20_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_20_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_21_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_21_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_21_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_20_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_20_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_20_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_20_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_20_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_21_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_21_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_21_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_20_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_20_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_20_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_20_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_20_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=mul.rs2_q[14] I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_25_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 I2=mul.rs1_q[30] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_25_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_20_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000001111111
.gate SB_LUT4 I0=$false I1=mul.rs1_q[31] I2=mul.rs2_q[14] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_25_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_20_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111111000000
.gate SB_LUT4 I0=$false I1=mul.rs1_q[20] I2=mul.rs2_q[25] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_20_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111111000000
.gate SB_LUT4 I0=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_19_I2_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_19_I2_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_19_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_19_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_20_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111000110001110
.gate SB_LUT4 I0=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_20_I2_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_20_I2_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_20_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_20_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_20_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000001110001
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_20_I2_SB_LUT4_O_I3_SB_LUT4_O_I0 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_20_I2_SB_LUT4_O_I3_SB_LUT4_O_I1 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_20_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_22_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_20_I2_SB_LUT4_O_I3_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_20_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_20_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_20_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_20_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100001100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_20_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_20_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_20_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_23_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_20_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_20_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_20_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_20_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_20_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_20_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100001100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_20_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_20_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_20_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_20_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=mul.rs2_q[27] I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 I2=mul.rs1_q[14] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_20_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_20_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000001111111
.gate SB_LUT4 I0=mul.rs1_q[13] I1=mul.rs1_q[18] I2=mul.rs2_q[23] I3=mul.rs2_q[28] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_20_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=mul.rs2_q[29] I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_20_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 I2=mul.rs1_q[12] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_20_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_20_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000001111111
.gate SB_LUT4 I0=mul.rs1_q[10] I1=mul.rs1_q[11] I2=mul.rs2_q[31] I3=mul.rs2_q[30] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_20_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$false I1=mul.rs1_q[15] I2=mul.rs2_q[27] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_20_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_20_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111111000000
.gate SB_LUT4 I0=mul.rs1_q[14] I1=mul.rs2_q[28] I2=mul.rs1_q[19] I3=mul.rs2_q[23] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_20_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111100010001000
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_20_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_20_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_20_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_20_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=mul.rs2_q[15] I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 I2=mul.rs1_q[26] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_20_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_20_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000001111111
.gate SB_LUT4 I0=mul.rs1_q[15] I1=mul.rs1_q[19] I2=mul.rs2_q[26] I3=mul.rs2_q[22] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_20_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$false I1=mul.rs1_q[27] I2=mul.rs2_q[15] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_20_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_20_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111111000000
.gate SB_LUT4 I0=mul.rs1_q[16] I1=mul.rs2_q[26] I2=mul.rs1_q[20] I3=mul.rs2_q[22] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_20_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111100010001000
.gate SB_LUT4 I0=mul.rs1_q[31] I1=mul.rs2_q[11] I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_28_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_20_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_20_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000011101111000
.gate SB_LUT4 I0=$false I1=$false I2=mul.rs2_q[10] I3=mul.rs1_q[32] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_20_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_20_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_20_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_20_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_20_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100001100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_20_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_20_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_20_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_24_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_20_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_20_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_20_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_20_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_20_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2 I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 I2=mul.rs1_q[16] I3=mul.rs2_q[24] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_20_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001011101110111
.gate SB_LUT4 I0=mul.rs1_q[17] I1=mul.rs2_q[24] I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_20_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_20_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000011101111000
.gate SB_LUT4 I0=$false I1=$false I2=mul.rs1_q[9] I3=mul.rs2_q[32] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_20_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=$false I1=mul.rs1_q[12] I2=mul.rs2_q[29] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_20_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_20_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111111000000
.gate SB_LUT4 I0=mul.rs1_q[10] I1=mul.rs2_q[31] I2=mul.rs1_q[11] I3=mul.rs2_q[30] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_20_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111100010001000
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_20_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_20_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_20_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_20_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100001100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_20_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_20_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_20_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_25_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_28_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_27_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 I2=mul.rs1_q[27] I3=mul.rs2_q[12] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_20_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001011101110111
.gate SB_LUT4 I0=mul.rs1_q[28] I1=mul.rs2_q[12] I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_28_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_27_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_20_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000011101111000
.gate SB_LUT4 I0=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_20_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_23_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rs1_q[14] I3=mul.rs2_q[25] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_20_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001011101110111
.gate SB_LUT4 I0=mul.rs1_q[14] I1=mul.rs2_q[25] I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_20_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_23_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_26_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000011101111000
.gate SB_LUT4 I0=$false I1=$false I2=mul.rs1_q[26] I3=mul.rs2_q[13] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_20_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_20_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_20_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_20_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_20_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_20_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100001100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_20_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_20_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_20_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_20_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_20_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100001100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_20_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_20_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_20_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_20_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_20_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_20_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_20_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_20_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_33_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1 I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 I2=mul.rs1_q[21] I3=mul.rs2_q[21] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_20_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001011101110111
.gate SB_LUT4 I0=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_28_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_20_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 I2=mul.rs1_q[31] I3=mul.rs2_q[11] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_20_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001011101110111
.gate SB_LUT4 I0=mul.rs1_q[22] I1=mul.rs2_q[21] I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_20_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_20_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000011101111000
.gate SB_LUT4 I0=$false I1=$false I2=mul.rs1_q[27] I3=mul.rs2_q[16] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_20_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_20_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_20_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_20_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_20_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_20_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_20_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_20_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_20_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100001100
.gate SB_LUT4 I0=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_25_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_20_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1011001000101011
.gate SB_LUT4 I0=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_20_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_20_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_20_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_25_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_20_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1001011001101001
.gate SB_LUT4 I0=mul.rs2_q[18] I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3 I2=mul.rs1_q[24] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_20_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_20_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000001111111
.gate SB_LUT4 I0=mul.rs1_q[22] I1=mul.rs1_q[23] I2=mul.rs2_q[20] I3=mul.rs2_q[19] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_20_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$false I1=mul.rs1_q[25] I2=mul.rs2_q[18] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_20_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_20_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111111000000
.gate SB_LUT4 I0=mul.rs1_q[23] I1=mul.rs2_q[20] I2=mul.rs1_q[24] I3=mul.rs2_q[19] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_20_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111100010001000
.gate SB_LUT4 I0=$false I1=mul.rs1_q[26] I2=mul.rs2_q[17] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_20_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111111000000
.gate SB_LUT4 I0=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_25_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rs1_q[25] I3=mul.rs2_q[17] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_20_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001011101110111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_21_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_21_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_CARRY_I1_CO[45] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[45]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_20_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_20_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_20_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_21_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_21_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_21_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_21_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_21_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001100110000
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_22_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_22_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_22_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_21_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_21_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_21_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_21_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_21_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_22_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_22_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_22_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_21_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_21_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_21_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_21_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_21_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_22_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_22_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_22_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_21_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_21_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_21_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_21_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_21_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_22_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_22_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_22_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_21_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_21_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_21_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_21_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_21_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_22_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_22_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_22_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_21_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_21_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_21_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_21_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_21_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_22_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_22_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_22_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_21_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_21_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_21_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_21_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_21_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=mul.rs2_q[14] I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_25_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 I2=mul.rs1_q[29] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_25_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_21_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000001111111
.gate SB_LUT4 I0=$false I1=mul.rs1_q[30] I2=mul.rs2_q[14] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_25_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_21_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111111000000
.gate SB_LUT4 I0=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_20_I2_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_20_I2_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_20_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_20_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_21_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111000110001110
.gate SB_LUT4 I0=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_21_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000001110001
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_O_I0 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_O_I1 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_23_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100001100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_24_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100001100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=mul.rs2_q[27] I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 I2=mul.rs1_q[13] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000001111111
.gate SB_LUT4 I0=mul.rs1_q[12] I1=mul.rs1_q[17] I2=mul.rs2_q[23] I3=mul.rs2_q[28] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=mul.rs2_q[29] I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 I2=mul.rs1_q[11] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000001111111
.gate SB_LUT4 I0=mul.rs1_q[9] I1=mul.rs1_q[10] I2=mul.rs2_q[31] I3=mul.rs2_q[30] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$false I1=mul.rs1_q[14] I2=mul.rs2_q[27] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111111000000
.gate SB_LUT4 I0=mul.rs1_q[13] I1=mul.rs2_q[28] I2=mul.rs1_q[18] I3=mul.rs2_q[23] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111100010001000
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=mul.rs2_q[15] I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 I2=mul.rs1_q[25] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000001111111
.gate SB_LUT4 I0=mul.rs1_q[14] I1=mul.rs1_q[18] I2=mul.rs2_q[26] I3=mul.rs2_q[22] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$false I1=mul.rs1_q[26] I2=mul.rs2_q[15] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111111000000
.gate SB_LUT4 I0=mul.rs1_q[15] I1=mul.rs2_q[26] I2=mul.rs1_q[19] I3=mul.rs2_q[22] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111100010001000
.gate SB_LUT4 I0=mul.rs1_q[31] I1=mul.rs2_q[10] I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_28_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000011101111000
.gate SB_LUT4 I0=$false I1=$false I2=mul.rs1_q[30] I3=mul.rs2_q[11] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100001100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_25_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2 I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 I2=mul.rs1_q[15] I3=mul.rs2_q[24] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001011101110111
.gate SB_LUT4 I0=mul.rs1_q[16] I1=mul.rs2_q[24] I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000011101111000
.gate SB_LUT4 I0=$false I1=$false I2=mul.rs1_q[8] I3=mul.rs2_q[32] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=$false I1=mul.rs1_q[11] I2=mul.rs2_q[29] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111111000000
.gate SB_LUT4 I0=mul.rs1_q[9] I1=mul.rs2_q[31] I2=mul.rs1_q[10] I3=mul.rs2_q[30] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111100010001000
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100001100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_26_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_28_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_27_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 I2=mul.rs1_q[26] I3=mul.rs2_q[12] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001011101110111
.gate SB_LUT4 I0=mul.rs1_q[27] I1=mul.rs2_q[12] I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_28_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_27_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000011101111000
.gate SB_LUT4 I0=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_23_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rs1_q[13] I3=mul.rs2_q[25] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001011101110111
.gate SB_LUT4 I0=mul.rs1_q[13] I1=mul.rs2_q[25] I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_23_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_27_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000011101111000
.gate SB_LUT4 I0=$false I1=$false I2=mul.rs1_q[25] I3=mul.rs2_q[13] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100001100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100001100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2 I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 I2=mul.rs1_q[20] I3=mul.rs2_q[21] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001011101110111
.gate SB_LUT4 I0=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2 I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_28_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 I2=mul.rs1_q[31] I3=mul.rs2_q[10] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001011101110111
.gate SB_LUT4 I0=mul.rs1_q[21] I1=mul.rs2_q[21] I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_33_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000011101111000
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100001100
.gate SB_LUT4 I0=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_25_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1011001000101011
.gate SB_LUT4 I0=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_25_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1001011001101001
.gate SB_LUT4 I0=mul.rs2_q[18] I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3 I2=mul.rs1_q[23] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000001111111
.gate SB_LUT4 I0=mul.rs1_q[21] I1=mul.rs1_q[22] I2=mul.rs2_q[20] I3=mul.rs2_q[19] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$false I1=mul.rs1_q[24] I2=mul.rs2_q[18] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111111000000
.gate SB_LUT4 I0=mul.rs1_q[22] I1=mul.rs2_q[20] I2=mul.rs1_q[23] I3=mul.rs2_q[19] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111100010001000
.gate SB_LUT4 I0=$false I1=mul.rs1_q[25] I2=mul.rs2_q[17] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111111000000
.gate SB_LUT4 I0=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_25_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rs1_q[24] I3=mul.rs2_q[17] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001011101110111
.gate SB_LUT4 I0=$false I1=$false I2=mul.rs1_q[32] I3=mul.rs2_q[9] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_22_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_22_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_CARRY_I1_CO[44] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[44]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_21_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_21_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_21_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_22_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_22_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_22_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_22_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_22_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001100110000
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_23_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_23_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_23_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_22_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_22_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_22_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_22_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_22_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_23_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_23_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_23_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_22_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_22_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_22_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_22_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_22_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_23_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_23_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_23_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_22_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_22_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_22_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_22_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_22_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_23_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_23_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_23_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_22_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_22_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_22_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_22_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_22_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_23_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_23_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_23_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_22_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_22_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_22_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_22_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_22_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_23_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_23_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_23_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_22_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_22_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_22_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_22_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_22_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=mul.rs2_q[14] I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_25_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 I2=mul.rs1_q[28] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_25_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_22_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000001111111
.gate SB_LUT4 I0=$false I1=mul.rs1_q[29] I2=mul.rs2_q[14] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_25_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_22_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111111000000
.gate SB_LUT4 I0=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_22_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111000110001110
.gate SB_LUT4 I0=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_22_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000001110001
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I0 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I1 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_24_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_23_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_23_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_23_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100001100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_25_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_23_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_23_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_23_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_23_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_23_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_23_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100001100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=mul.rs2_q[27] I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_23_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 I2=mul.rs1_q[12] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000001111111
.gate SB_LUT4 I0=mul.rs1_q[11] I1=mul.rs1_q[16] I2=mul.rs2_q[23] I3=mul.rs2_q[28] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=mul.rs2_q[29] I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 I2=mul.rs1_q[10] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000001111111
.gate SB_LUT4 I0=mul.rs1_q[8] I1=mul.rs1_q[9] I2=mul.rs2_q[31] I3=mul.rs2_q[30] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$false I1=mul.rs1_q[13] I2=mul.rs2_q[27] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111111000000
.gate SB_LUT4 I0=mul.rs1_q[12] I1=mul.rs2_q[28] I2=mul.rs1_q[17] I3=mul.rs2_q[23] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111100010001000
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=mul.rs2_q[15] I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_23_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 I2=mul.rs1_q[24] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000001111111
.gate SB_LUT4 I0=mul.rs1_q[13] I1=mul.rs1_q[17] I2=mul.rs2_q[26] I3=mul.rs2_q[22] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$false I1=mul.rs1_q[25] I2=mul.rs2_q[15] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111111000000
.gate SB_LUT4 I0=mul.rs1_q[14] I1=mul.rs2_q[26] I2=mul.rs1_q[18] I3=mul.rs2_q[22] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111100010001000
.gate SB_LUT4 I0=mul.rs1_q[30] I1=mul.rs2_q[10] I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_28_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000011101111000
.gate SB_LUT4 I0=$false I1=$false I2=mul.rs1_q[29] I3=mul.rs2_q[11] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100001100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_26_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_23_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_23_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_23_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2 I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_23_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 I2=mul.rs1_q[14] I3=mul.rs2_q[24] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001011101110111
.gate SB_LUT4 I0=mul.rs1_q[15] I1=mul.rs2_q[24] I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000011101111000
.gate SB_LUT4 I0=$false I1=$false I2=mul.rs1_q[7] I3=mul.rs2_q[32] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=$false I1=mul.rs1_q[10] I2=mul.rs2_q[29] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111111000000
.gate SB_LUT4 I0=mul.rs1_q[8] I1=mul.rs2_q[31] I2=mul.rs1_q[9] I3=mul.rs2_q[30] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111100010001000
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100001100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_27_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_28_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_27_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 I2=mul.rs1_q[25] I3=mul.rs2_q[12] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001011101110111
.gate SB_LUT4 I0=mul.rs1_q[26] I1=mul.rs2_q[12] I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_28_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_27_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000011101111000
.gate SB_LUT4 I0=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_23_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rs1_q[12] I3=mul.rs2_q[25] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001011101110111
.gate SB_LUT4 I0=mul.rs1_q[12] I1=mul.rs2_q[25] I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_23_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_28_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000011101111000
.gate SB_LUT4 I0=$false I1=$false I2=mul.rs1_q[24] I3=mul.rs2_q[13] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_23_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_23_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_23_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100001100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_23_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_23_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_23_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100001100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_23_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2 I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 I2=mul.rs1_q[19] I3=mul.rs2_q[21] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001011101110111
.gate SB_LUT4 I0=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2 I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_28_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 I2=mul.rs1_q[30] I3=mul.rs2_q[10] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001011101110111
.gate SB_LUT4 I0=mul.rs1_q[20] I1=mul.rs2_q[21] I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000011101111000
.gate SB_LUT4 I0=$false I1=$false I2=mul.rs1_q[25] I3=mul.rs2_q[16] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100001100
.gate SB_LUT4 I0=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_23_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_23_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_23_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_25_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1011001000101011
.gate SB_LUT4 I0=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_25_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1001011001101001
.gate SB_LUT4 I0=mul.rs2_q[18] I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_23_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3 I2=mul.rs1_q[22] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000001111111
.gate SB_LUT4 I0=mul.rs1_q[20] I1=mul.rs1_q[21] I2=mul.rs2_q[20] I3=mul.rs2_q[19] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$false I1=mul.rs1_q[23] I2=mul.rs2_q[18] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111111000000
.gate SB_LUT4 I0=mul.rs1_q[21] I1=mul.rs2_q[20] I2=mul.rs1_q[22] I3=mul.rs2_q[19] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111100010001000
.gate SB_LUT4 I0=$false I1=mul.rs1_q[24] I2=mul.rs2_q[17] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111111000000
.gate SB_LUT4 I0=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_25_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rs1_q[23] I3=mul.rs2_q[17] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001011101110111
.gate SB_LUT4 I0=$false I1=$false I2=mul.rs1_q[31] I3=mul.rs2_q[9] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_23_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_23_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_CARRY_I1_CO[43] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[43]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_22_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_22_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_22_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_23_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_23_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_23_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_23_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_23_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001100110000
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_24_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_24_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_24_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_23_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_23_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_23_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_23_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_23_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_24_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_24_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_24_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_23_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_23_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_23_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_23_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_23_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_24_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_24_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_24_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_23_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_23_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_23_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_23_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_23_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_24_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_24_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_24_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_23_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_23_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_23_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_23_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_23_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_24_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_24_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_24_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_23_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_23_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_23_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_23_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_23_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_24_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_24_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_24_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_23_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_23_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_23_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_23_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_23_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=mul.rs2_q[14] I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_25_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 I2=mul.rs1_q[27] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_25_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_23_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000001111111
.gate SB_LUT4 I0=$false I1=mul.rs1_q[28] I2=mul.rs2_q[14] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_25_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_23_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111111000000
.gate SB_LUT4 I0=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_23_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111000110001110
.gate SB_LUT4 I0=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_23_I2_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_23_I2_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_23_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_23_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_23_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000001110001
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_23_I2_SB_LUT4_O_I3_SB_LUT4_O_I0 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_23_I2_SB_LUT4_O_I3_SB_LUT4_O_I1 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_23_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_25_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_23_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_23_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_23_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_23_I2_SB_LUT4_O_I3_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100001100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_23_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_23_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_23_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_26_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_23_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_23_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_23_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_23_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100001100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_23_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_23_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_23_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_27_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_24_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_24_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_24_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_23_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_23_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_23_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_23_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_23_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_24_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2 I2=mul.rs1_q[13] I3=mul.rs2_q[24] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_23_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001011101110111
.gate SB_LUT4 I0=mul.rs1_q[14] I1=mul.rs2_q[24] I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_23_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_23_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000011101111000
.gate SB_LUT4 I0=$false I1=$false I2=mul.rs1_q[6] I3=mul.rs2_q[32] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_23_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=$false I1=mul.rs1_q[9] I2=mul.rs2_q[29] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_23_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_23_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111111000000
.gate SB_LUT4 I0=mul.rs1_q[7] I1=mul.rs2_q[31] I2=mul.rs1_q[8] I3=mul.rs2_q[30] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_23_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111100010001000
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_23_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_23_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_23_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_23_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100001100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_23_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_23_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_23_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_28_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_28_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_27_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 I2=mul.rs1_q[24] I3=mul.rs2_q[12] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_23_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001011101110111
.gate SB_LUT4 I0=mul.rs1_q[25] I1=mul.rs2_q[12] I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_28_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_27_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_23_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000011101111000
.gate SB_LUT4 I0=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_23_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_23_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rs1_q[11] I3=mul.rs2_q[25] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_23_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001011101110111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_23_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0 I2=mul.rs1_q[14] I3=mul.rs2_q[4] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_32_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=mul.rs1_q[11] I1=mul.rs2_q[25] I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_23_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_23_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_29_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000011101111000
.gate SB_LUT4 I0=$false I1=$false I2=mul.rs1_q[23] I3=mul.rs2_q[13] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_23_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=mul.rs1_q[32] I3=mul.rs2_q[4] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_23_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_23_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_23_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_23_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_23_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_24_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_24_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_24_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_23_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100001100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_23_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_23_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_23_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_23_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=mul.rs2_q[27] I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_24_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 I2=mul.rs1_q[11] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_23_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_23_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000001111111
.gate SB_LUT4 I0=mul.rs1_q[10] I1=mul.rs1_q[15] I2=mul.rs2_q[23] I3=mul.rs2_q[28] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_23_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=mul.rs2_q[29] I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_23_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 I2=mul.rs1_q[9] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_23_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_23_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000001111111
.gate SB_LUT4 I0=mul.rs1_q[7] I1=mul.rs1_q[8] I2=mul.rs2_q[31] I3=mul.rs2_q[30] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_23_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$false I1=mul.rs1_q[12] I2=mul.rs2_q[27] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_23_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_23_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111111000000
.gate SB_LUT4 I0=mul.rs1_q[11] I1=mul.rs2_q[28] I2=mul.rs1_q[16] I3=mul.rs2_q[23] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_23_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111100010001000
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_23_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_23_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_23_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_23_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=mul.rs2_q[15] I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_24_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 I2=mul.rs1_q[23] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_23_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_23_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000001111111
.gate SB_LUT4 I0=mul.rs1_q[12] I1=mul.rs1_q[16] I2=mul.rs2_q[26] I3=mul.rs2_q[22] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_23_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$false I1=mul.rs1_q[24] I2=mul.rs2_q[15] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_23_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_23_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111111000000
.gate SB_LUT4 I0=mul.rs1_q[13] I1=mul.rs2_q[26] I2=mul.rs1_q[17] I3=mul.rs2_q[22] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_23_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111100010001000
.gate SB_LUT4 I0=mul.rs1_q[29] I1=mul.rs2_q[10] I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_41_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I1 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_28_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_23_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000011101111000
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_24_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_24_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_24_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_23_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_24_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_24_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_24_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_23_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_23_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_23_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_23_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_23_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_24_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_24_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_24_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_23_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100001100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_23_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_23_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_23_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_23_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_24_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_24_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_24_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_23_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100001100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_23_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_23_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_23_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_23_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_23_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_23_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_23_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_23_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_24_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2 I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 I2=mul.rs1_q[18] I3=mul.rs2_q[21] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_23_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001011101110111
.gate SB_LUT4 I0=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_41_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I1 I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_28_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 I2=mul.rs1_q[29] I3=mul.rs2_q[10] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_23_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001011101110111
.gate SB_LUT4 I0=mul.rs1_q[19] I1=mul.rs2_q[21] I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_23_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_23_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000011101111000
.gate SB_LUT4 I0=$false I1=$false I2=mul.rs1_q[24] I3=mul.rs2_q[16] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_23_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_23_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_23_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_23_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_23_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_23_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_23_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_23_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_23_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100001100
.gate SB_LUT4 I0=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_24_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_24_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_24_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_25_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_23_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1011001000101011
.gate SB_LUT4 I0=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_23_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_23_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_23_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_25_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_23_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1001011001101001
.gate SB_LUT4 I0=mul.rs2_q[18] I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_24_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3 I2=mul.rs1_q[21] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_23_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_23_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000001111111
.gate SB_LUT4 I0=mul.rs1_q[19] I1=mul.rs1_q[20] I2=mul.rs2_q[20] I3=mul.rs2_q[19] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_23_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$false I1=mul.rs1_q[22] I2=mul.rs2_q[18] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_23_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_23_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111111000000
.gate SB_LUT4 I0=mul.rs1_q[20] I1=mul.rs2_q[20] I2=mul.rs1_q[21] I3=mul.rs2_q[19] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_23_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111100010001000
.gate SB_LUT4 I0=$false I1=mul.rs1_q[23] I2=mul.rs2_q[17] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_23_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111111000000
.gate SB_LUT4 I0=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_25_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_23_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rs1_q[22] I3=mul.rs2_q[17] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_23_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001011101110111
.gate SB_LUT4 I0=$false I1=$false I2=mul.rs1_q[30] I3=mul.rs2_q[9] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_23_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_24_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_24_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_CARRY_I1_CO[42] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[42]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_23_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_23_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_23_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_24_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_24_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_24_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_24_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_24_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001100110000
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_25_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_25_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_25_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_24_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_24_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_24_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_24_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_24_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_25_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_25_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_25_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_24_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_24_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_24_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_24_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_24_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_25_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_25_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_25_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_24_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_24_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_24_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_24_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_24_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_25_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_25_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_25_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_24_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_24_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_24_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_24_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_24_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_25_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_25_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_25_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_24_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_24_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_24_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_24_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_24_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_25_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_25_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_25_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_24_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_24_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_24_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_24_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_24_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=mul.rs2_q[14] I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_25_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 I2=mul.rs1_q[26] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_25_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_24_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000001111111
.gate SB_LUT4 I0=$false I1=mul.rs1_q[27] I2=mul.rs2_q[14] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_25_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_24_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111111000000
.gate SB_LUT4 I0=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_23_I2_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_23_I2_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_23_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_23_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_24_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111000110001110
.gate SB_LUT4 I0=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_24_I2_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_24_I2_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_24_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_24_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_24_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000001110001
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_24_I2_SB_LUT4_O_I3_SB_LUT4_O_I0 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_24_I2_SB_LUT4_O_I3_SB_LUT4_O_I1 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_24_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_26_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_24_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_24_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_24_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_24_I2_SB_LUT4_O_I3_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100001100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_24_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_24_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_24_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_27_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_24_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_24_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_24_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_24_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100001100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_24_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_24_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_24_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_28_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_25_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_25_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_25_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_24_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_24_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_24_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_24_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_24_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=mul.rs1_q[4] I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_25_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 I2=mul.rs2_q[32] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_24_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_24_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000010111111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_6_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I2=mul.rs1_q[12] I3=mul.rs2_q[5] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_24_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=mul.rs1_q[13] I1=mul.rs2_q[24] I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_24_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_24_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000011101111000
.gate SB_LUT4 I0=$false I1=$false I2=mul.rs1_q[5] I3=mul.rs2_q[32] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_24_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=$false I1=mul.rs1_q[8] I2=mul.rs2_q[29] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_24_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_24_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111111000000
.gate SB_LUT4 I0=mul.rs1_q[6] I1=mul.rs2_q[31] I2=mul.rs1_q[7] I3=mul.rs2_q[30] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_24_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111100010001000
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_24_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_24_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_24_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_24_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100001100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_24_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_24_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_24_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_29_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=mul.rs2_q[25] I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_24_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=mul.rs1_q[10] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_24_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_24_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000001111111
.gate SB_LUT4 I0=$false I1=mul.rs1_q[10] I2=mul.rs2_q[25] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_24_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_30_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111111000000
.gate SB_LUT4 I0=mul.rs1_q[22] I1=mul.rs2_q[13] I2=mul.rs1_q[31] I3=mul.rs2_q[4] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_24_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111100010001000
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_15_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0 I2=mul.rs1_q[22] I3=mul.rs2_q[4] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_24_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=mul.rs1_q[24] I1=mul.rs2_q[12] I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_28_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_27_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_24_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000011101111000
.gate SB_LUT4 I0=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_28_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_27_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 I2=mul.rs1_q[23] I3=mul.rs2_q[12] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_24_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001011101110111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_24_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_24_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_24_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_24_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_25_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_25_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_25_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_24_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100001100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_24_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_24_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_24_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_24_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=mul.rs2_q[27] I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_25_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 I2=mul.rs1_q[10] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_24_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_24_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000001111111
.gate SB_LUT4 I0=mul.rs1_q[9] I1=mul.rs1_q[14] I2=mul.rs2_q[23] I3=mul.rs2_q[28] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_24_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=mul.rs2_q[29] I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_24_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 I2=mul.rs1_q[8] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_24_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_24_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000001111111
.gate SB_LUT4 I0=mul.rs1_q[6] I1=mul.rs1_q[7] I2=mul.rs2_q[31] I3=mul.rs2_q[30] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_24_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$false I1=mul.rs1_q[11] I2=mul.rs2_q[27] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_24_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_24_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111111000000
.gate SB_LUT4 I0=mul.rs1_q[10] I1=mul.rs2_q[28] I2=mul.rs1_q[15] I3=mul.rs2_q[23] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_24_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111100010001000
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_24_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_24_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_24_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_24_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=mul.rs2_q[15] I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_25_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 I2=mul.rs1_q[22] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_24_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_24_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000001111111
.gate SB_LUT4 I0=mul.rs1_q[11] I1=mul.rs1_q[15] I2=mul.rs2_q[26] I3=mul.rs2_q[22] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_24_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$false I1=mul.rs1_q[23] I2=mul.rs2_q[15] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_24_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_24_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111111000000
.gate SB_LUT4 I0=mul.rs1_q[12] I1=mul.rs2_q[26] I2=mul.rs1_q[16] I3=mul.rs2_q[22] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_24_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111100010001000
.gate SB_LUT4 I0=mul.rs1_q[28] I1=mul.rs2_q[10] I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_42_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I1 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_28_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_24_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000011101111000
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_25_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_25_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_25_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_24_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_25_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_25_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_25_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_24_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_24_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_24_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_24_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_24_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_25_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_25_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_25_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_24_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100001100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_24_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_24_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_24_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_24_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_25_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_25_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_25_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_24_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100001100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_24_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_24_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_24_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_24_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_24_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_24_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_24_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_24_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_25_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2 I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 I2=mul.rs1_q[17] I3=mul.rs2_q[21] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_24_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001011101110111
.gate SB_LUT4 I0=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_42_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I1 I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_28_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 I2=mul.rs1_q[28] I3=mul.rs2_q[10] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_24_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001011101110111
.gate SB_LUT4 I0=mul.rs1_q[18] I1=mul.rs2_q[21] I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_24_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_24_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000011101111000
.gate SB_LUT4 I0=$false I1=$false I2=mul.rs1_q[23] I3=mul.rs2_q[16] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_24_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_24_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_24_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_24_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_24_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_24_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_24_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_24_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_24_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100001100
.gate SB_LUT4 I0=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_25_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_25_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_25_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_25_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_24_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1011001000101011
.gate SB_LUT4 I0=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_24_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_24_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_24_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_25_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_24_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1001011001101001
.gate SB_LUT4 I0=mul.rs2_q[18] I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_25_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3 I2=mul.rs1_q[20] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_24_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_24_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000001111111
.gate SB_LUT4 I0=mul.rs1_q[18] I1=mul.rs1_q[19] I2=mul.rs2_q[20] I3=mul.rs2_q[19] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_24_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$false I1=mul.rs1_q[21] I2=mul.rs2_q[18] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_24_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_24_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111111000000
.gate SB_LUT4 I0=mul.rs1_q[19] I1=mul.rs2_q[20] I2=mul.rs1_q[20] I3=mul.rs2_q[19] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_24_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111100010001000
.gate SB_LUT4 I0=$false I1=mul.rs1_q[22] I2=mul.rs2_q[17] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_23_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_24_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111111000000
.gate SB_LUT4 I0=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_25_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_24_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rs1_q[21] I3=mul.rs2_q[17] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_24_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001011101110111
.gate SB_LUT4 I0=$false I1=$false I2=mul.rs1_q[29] I3=mul.rs2_q[9] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_24_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_25_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_25_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_CARRY_I1_CO[41] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[41]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_24_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_24_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_24_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_25_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_25_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_25_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_25_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_25_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001100110000
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_26_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_26_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_26_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_25_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_25_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_25_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_25_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_25_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_26_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_26_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_26_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_25_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_25_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_25_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_25_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_25_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_26_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_26_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_26_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_25_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_25_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_25_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_25_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_25_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_25_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_25_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_25_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_25_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_25_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_25_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_25_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_25_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_25_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_25_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_25_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_25_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=mul.rs1_q[31] I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_25_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_25_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_25_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000111111
.gate SB_LUT4 I0=$false I1=mul.rs1_q[32] I2=mul.rs2_q[7] I3=mul.rs2_q[8] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_25_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_26_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 I2=mul.rs1_q[25] I3=mul.rs2_q[14] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_25_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=$false I1=mul.rs1_q[26] I2=mul.rs2_q[14] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_25_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_25_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111111000000
.gate SB_LUT4 I0=$false I1=mul.rs2_q[7] I2=mul.rs2_q[8] I3=mul.rs1_q[32] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_25_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110000000000
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_26_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_26_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_26_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_25_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_26_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_26_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_26_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_25_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_26_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_26_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_26_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_25_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_24_I2_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_24_I2_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_24_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_24_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_25_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111000110001110
.gate SB_LUT4 I0=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_25_I2_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_25_I2_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_25_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_25_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_25_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000001110001
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_25_I2_SB_LUT4_O_I3_SB_LUT4_O_I0 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_25_I2_SB_LUT4_O_I3_SB_LUT4_O_I1 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_25_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_27_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_26_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_26_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_26_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_25_I2_SB_LUT4_O_I3_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_25_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_25_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_25_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_25_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100001100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_25_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_25_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_25_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_28_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_25_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_25_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_25_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_25_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100001100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_25_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_25_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_25_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_29_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_26_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_26_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_26_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_25_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_25_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_25_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_25_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_25_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=mul.rs1_q[3] I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_26_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 I2=mul.rs2_q[32] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_25_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_25_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000010111111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_7_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I2=mul.rs1_q[11] I3=mul.rs2_q[5] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_25_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=$false I1=mul.rs1_q[4] I2=mul.rs2_q[32] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_25_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_25_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100110000
.gate SB_LUT4 I0=mul.rs1_q[12] I1=mul.rs2_q[24] I2=mul.rs1_q[31] I3=mul.rs2_q[5] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_25_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111100010001000
.gate SB_LUT4 I0=$false I1=mul.rs1_q[7] I2=mul.rs2_q[29] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_25_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_25_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111111000000
.gate SB_LUT4 I0=mul.rs1_q[5] I1=mul.rs2_q[31] I2=mul.rs1_q[6] I3=mul.rs2_q[30] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_25_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111100010001000
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_25_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_25_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_25_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_25_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100001100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_25_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_25_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_25_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_30_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=mul.rs2_q[25] I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_25_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=mul.rs1_q[9] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_25_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_25_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000001111111
.gate SB_LUT4 I0=$false I1=mul.rs1_q[9] I2=mul.rs2_q[25] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_25_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_31_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111111000000
.gate SB_LUT4 I0=mul.rs1_q[21] I1=mul.rs2_q[13] I2=mul.rs1_q[30] I3=mul.rs2_q[4] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_25_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111100010001000
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_16_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0 I2=mul.rs1_q[21] I3=mul.rs2_q[4] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_25_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=mul.rs1_q[23] I1=mul.rs2_q[12] I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_28_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_27_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_25_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000011101111000
.gate SB_LUT4 I0=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_28_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_27_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 I2=mul.rs1_q[22] I3=mul.rs2_q[12] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_25_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001011101110111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_25_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_25_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_25_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_25_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_26_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_26_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_26_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_25_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100001100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_25_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_25_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_25_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_25_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=mul.rs2_q[27] I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_26_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 I2=mul.rs1_q[9] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_25_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_25_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000001111111
.gate SB_LUT4 I0=mul.rs1_q[8] I1=mul.rs1_q[13] I2=mul.rs2_q[23] I3=mul.rs2_q[28] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_25_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=mul.rs2_q[29] I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_25_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 I2=mul.rs1_q[7] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_25_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_25_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000001111111
.gate SB_LUT4 I0=mul.rs1_q[5] I1=mul.rs1_q[6] I2=mul.rs2_q[31] I3=mul.rs2_q[30] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_25_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$false I1=mul.rs1_q[10] I2=mul.rs2_q[27] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_25_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_25_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111111000000
.gate SB_LUT4 I0=mul.rs1_q[9] I1=mul.rs2_q[28] I2=mul.rs1_q[14] I3=mul.rs2_q[23] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_25_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111100010001000
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_25_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_25_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_25_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_25_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=mul.rs2_q[15] I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_26_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 I2=mul.rs1_q[21] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_25_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_25_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000001111111
.gate SB_LUT4 I0=mul.rs1_q[10] I1=mul.rs1_q[14] I2=mul.rs2_q[26] I3=mul.rs2_q[22] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_25_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$false I1=mul.rs1_q[22] I2=mul.rs2_q[15] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_25_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_25_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111111000000
.gate SB_LUT4 I0=mul.rs1_q[11] I1=mul.rs2_q[26] I2=mul.rs1_q[15] I3=mul.rs2_q[22] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_25_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111100010001000
.gate SB_LUT4 I0=mul.rs1_q[27] I1=mul.rs2_q[10] I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_25_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_28_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_25_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000011101111000
.gate SB_LUT4 I0=$false I1=$false I2=mul.rs1_q[26] I3=mul.rs2_q[11] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_25_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_26_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_26_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_26_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_25_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_25_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_25_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_25_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_25_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_26_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_26_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_26_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_25_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100001100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_25_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_25_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_25_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_25_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_26_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_26_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_26_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_25_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100001100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_25_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_25_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_25_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_25_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_25_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_25_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_25_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_25_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_26_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2 I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 I2=mul.rs1_q[16] I3=mul.rs2_q[21] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_25_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001011101110111
.gate SB_LUT4 I0=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_25_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2 I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_28_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 I2=mul.rs1_q[27] I3=mul.rs2_q[10] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_25_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001011101110111
.gate SB_LUT4 I0=mul.rs1_q[17] I1=mul.rs2_q[21] I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_25_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_25_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000011101111000
.gate SB_LUT4 I0=$false I1=$false I2=mul.rs1_q[22] I3=mul.rs2_q[16] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_25_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_25_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_25_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_25_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_25_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_25_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_25_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_25_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_25_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100001100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_26_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_26_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_26_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_25_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_25_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_25_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_25_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_25_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_25_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1001011001101001
.gate SB_LUT4 I0=mul.rs2_q[18] I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_26_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 I2=mul.rs1_q[19] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_25_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_25_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000001111111
.gate SB_LUT4 I0=mul.rs1_q[17] I1=mul.rs1_q[18] I2=mul.rs2_q[20] I3=mul.rs2_q[19] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_25_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$false I1=mul.rs1_q[20] I2=mul.rs2_q[18] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_25_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_25_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111111000000
.gate SB_LUT4 I0=mul.rs1_q[18] I1=mul.rs2_q[20] I2=mul.rs1_q[19] I3=mul.rs2_q[19] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_25_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111100010001000
.gate SB_LUT4 I0=$false I1=mul.rs1_q[21] I2=mul.rs2_q[17] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_24_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_25_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111111000000
.gate SB_LUT4 I0=$false I1=$false I2=mul.rs1_q[32] I3=mul.rs2_q[6] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_25_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=mul.rs2_q[6] I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_25_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rs1_q[31] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_25_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_25_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000001111111
.gate SB_LUT4 I0=mul.rs1_q[20] I1=mul.rs2_q[17] I2=mul.rs1_q[28] I3=mul.rs2_q[9] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_25_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111100010001000
.gate SB_LUT4 I0=mul.rs1_q[20] I1=mul.rs1_q[28] I2=mul.rs2_q[9] I3=mul.rs2_q[17] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_25_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_26_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_26_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_CARRY_I1_CO[40] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[40]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_25_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_25_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_25_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_26_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_26_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_26_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_26_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_26_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001100110000
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_27_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_27_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_27_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_26_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_26_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_26_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_26_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_26_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_27_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_27_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_27_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_26_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_26_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_26_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_26_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_26_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_27_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_27_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_27_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_26_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_26_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_26_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_26_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_26_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_27_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_27_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_27_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_26_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_26_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_26_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_26_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_26_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_27_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_27_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_27_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_26_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_26_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_26_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_26_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_26_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_27_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_27_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_27_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_26_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_26_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_26_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_26_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_26_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=mul.rs2_q[14] I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_27_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 I2=mul.rs1_q[24] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_26_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_26_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000001111111
.gate SB_LUT4 I0=mul.rs1_q[30] I1=mul.rs1_q[31] I2=mul.rs2_q[7] I3=mul.rs2_q[8] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_26_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$false I1=mul.rs1_q[25] I2=mul.rs2_q[14] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_26_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_26_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111111000000
.gate SB_LUT4 I0=mul.rs1_q[31] I1=mul.rs2_q[8] I2=mul.rs1_q[32] I3=mul.rs2_q[7] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_26_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111100010001000
.gate SB_LUT4 I0=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_25_I2_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_25_I2_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_25_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_25_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_26_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111000110001110
.gate SB_LUT4 I0=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_26_I2_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_26_I2_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_26_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_26_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_26_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000001110001
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_26_I2_SB_LUT4_O_I3_SB_LUT4_O_I0 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_26_I2_SB_LUT4_O_I3_SB_LUT4_O_I1 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_26_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_28_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_27_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_27_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_27_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_26_I2_SB_LUT4_O_I3_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_26_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_26_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_26_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_26_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100001100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_26_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_26_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_26_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_29_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_26_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_26_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_26_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_26_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100001100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_26_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_26_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_26_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_30_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_27_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_27_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_27_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_26_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_26_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_26_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_26_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_26_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=mul.rs1_q[2] I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_27_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 I2=mul.rs2_q[32] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_26_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_26_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000010111111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I2=mul.rs1_q[10] I3=mul.rs2_q[5] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_26_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=$false I1=mul.rs1_q[3] I2=mul.rs2_q[32] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_26_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_26_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100110000
.gate SB_LUT4 I0=mul.rs1_q[11] I1=mul.rs2_q[24] I2=mul.rs1_q[30] I3=mul.rs2_q[5] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_26_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111100010001000
.gate SB_LUT4 I0=$false I1=mul.rs1_q[6] I2=mul.rs2_q[29] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_26_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_26_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111111000000
.gate SB_LUT4 I0=mul.rs1_q[4] I1=mul.rs2_q[31] I2=mul.rs1_q[5] I3=mul.rs2_q[30] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_26_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111100010001000
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_26_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_26_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_26_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_26_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100001100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_26_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_26_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_26_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_31_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=mul.rs2_q[25] I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_26_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=mul.rs1_q[8] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_26_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_26_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000001111111
.gate SB_LUT4 I0=$false I1=mul.rs1_q[8] I2=mul.rs2_q[25] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_26_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_32_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111111000000
.gate SB_LUT4 I0=mul.rs1_q[20] I1=mul.rs2_q[13] I2=mul.rs1_q[29] I3=mul.rs2_q[4] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_26_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111100010001000
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_17_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0 I2=mul.rs1_q[20] I3=mul.rs2_q[4] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_26_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=mul.rs1_q[22] I1=mul.rs2_q[12] I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_28_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_27_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_26_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000011101111000
.gate SB_LUT4 I0=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_28_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_27_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 I2=mul.rs1_q[21] I3=mul.rs2_q[12] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_26_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001011101110111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_26_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_26_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_26_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_26_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_27_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_27_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_27_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_26_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100001100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_26_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_26_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_26_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_26_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=mul.rs2_q[27] I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_27_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 I2=mul.rs1_q[8] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_26_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_26_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000001111111
.gate SB_LUT4 I0=mul.rs1_q[7] I1=mul.rs1_q[12] I2=mul.rs2_q[23] I3=mul.rs2_q[28] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_26_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=mul.rs2_q[29] I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_26_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 I2=mul.rs1_q[6] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_26_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_26_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000001111111
.gate SB_LUT4 I0=mul.rs1_q[4] I1=mul.rs1_q[5] I2=mul.rs2_q[31] I3=mul.rs2_q[30] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_26_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$false I1=mul.rs1_q[9] I2=mul.rs2_q[27] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_26_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_26_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111111000000
.gate SB_LUT4 I0=mul.rs1_q[8] I1=mul.rs2_q[28] I2=mul.rs1_q[13] I3=mul.rs2_q[23] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_26_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111100010001000
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_26_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_26_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_26_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_26_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=mul.rs2_q[15] I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_27_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 I2=mul.rs1_q[20] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_26_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_26_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000001111111
.gate SB_LUT4 I0=mul.rs1_q[9] I1=mul.rs1_q[13] I2=mul.rs2_q[26] I3=mul.rs2_q[22] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_26_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$false I1=mul.rs1_q[21] I2=mul.rs2_q[15] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_26_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_26_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111111000000
.gate SB_LUT4 I0=mul.rs1_q[10] I1=mul.rs2_q[26] I2=mul.rs1_q[14] I3=mul.rs2_q[22] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_26_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111100010001000
.gate SB_LUT4 I0=mul.rs1_q[26] I1=mul.rs2_q[10] I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_44_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I1 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_28_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_26_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000011101111000
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_27_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_27_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_27_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_26_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_26_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_26_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_26_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_26_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_27_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_27_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_27_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_26_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100001100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_26_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_26_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_26_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_26_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_27_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_27_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_27_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_26_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100001100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_26_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_26_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_26_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_26_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_26_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_26_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_26_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_26_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_39_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1 I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 I2=mul.rs1_q[15] I3=mul.rs2_q[21] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_26_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001011101110111
.gate SB_LUT4 I0=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_44_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I1 I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_28_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 I2=mul.rs1_q[26] I3=mul.rs2_q[10] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_26_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001011101110111
.gate SB_LUT4 I0=mul.rs1_q[16] I1=mul.rs2_q[21] I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_26_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_26_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000011101111000
.gate SB_LUT4 I0=$false I1=$false I2=mul.rs1_q[21] I3=mul.rs2_q[16] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_26_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_26_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_26_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_26_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_26_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_26_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_26_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_26_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_26_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100001100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_27_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_27_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_27_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_26_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_26_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_26_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_26_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_26_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=mul.rs2_q[18] I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_27_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 I2=mul.rs1_q[18] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_26_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_26_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000001111111
.gate SB_LUT4 I0=mul.rs1_q[16] I1=mul.rs1_q[17] I2=mul.rs2_q[20] I3=mul.rs2_q[19] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_26_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$false I1=mul.rs1_q[19] I2=mul.rs2_q[18] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_26_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_26_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111111000000
.gate SB_LUT4 I0=mul.rs1_q[17] I1=mul.rs2_q[20] I2=mul.rs1_q[18] I3=mul.rs2_q[19] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_26_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111100010001000
.gate SB_LUT4 I0=$false I1=mul.rs1_q[31] I2=mul.rs2_q[6] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_25_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_26_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111111000000
.gate SB_LUT4 I0=mul.rs2_q[6] I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_26_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rs1_q[30] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_26_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_26_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000001111111
.gate SB_LUT4 I0=mul.rs1_q[19] I1=mul.rs2_q[17] I2=mul.rs1_q[27] I3=mul.rs2_q[9] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_26_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111100010001000
.gate SB_LUT4 I0=mul.rs1_q[19] I1=mul.rs1_q[27] I2=mul.rs2_q[9] I3=mul.rs2_q[17] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_26_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_27_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_27_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_CARRY_I1_CO[39] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[39]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_26_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_26_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_26_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_27_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_27_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_27_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_27_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_27_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001100110000
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_28_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_28_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_28_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_27_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_27_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_27_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_27_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_27_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_28_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_28_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_28_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_27_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_27_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_27_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_27_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_27_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_28_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_28_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_28_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_27_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_27_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_27_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_27_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_27_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_28_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_28_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_28_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_27_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_27_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_27_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_27_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_27_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_28_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_28_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_28_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_27_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_27_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_27_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_27_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_27_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_28_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_28_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_28_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_27_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_27_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_27_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_27_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_27_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=mul.rs2_q[14] I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_28_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 I2=mul.rs1_q[23] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_27_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_27_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000001111111
.gate SB_LUT4 I0=mul.rs1_q[29] I1=mul.rs1_q[30] I2=mul.rs2_q[7] I3=mul.rs2_q[8] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_27_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$false I1=mul.rs1_q[24] I2=mul.rs2_q[14] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_27_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_27_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111111000000
.gate SB_LUT4 I0=mul.rs1_q[30] I1=mul.rs2_q[8] I2=mul.rs1_q[31] I3=mul.rs2_q[7] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_27_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111100010001000
.gate SB_LUT4 I0=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_26_I2_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_26_I2_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_26_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_26_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_27_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111000110001110
.gate SB_LUT4 I0=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_27_I2_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_27_I2_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_27_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_27_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_27_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000001110001
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_27_I2_SB_LUT4_O_I3_SB_LUT4_O_I0 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_27_I2_SB_LUT4_O_I3_SB_LUT4_O_I1 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_27_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_29_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_28_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_28_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_28_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_27_I2_SB_LUT4_O_I3_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_27_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_27_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_27_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_27_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100001100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_27_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_27_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_27_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_30_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_28_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_28_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_28_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_27_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_27_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_27_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_27_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_27_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_28_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_28_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_28_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_27_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100001100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_27_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_27_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_27_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_27_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=mul.rs2_q[27] I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_28_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 I2=mul.rs1_q[7] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_27_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_27_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000001111111
.gate SB_LUT4 I0=mul.rs1_q[6] I1=mul.rs1_q[11] I2=mul.rs2_q[23] I3=mul.rs2_q[28] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_27_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=mul.rs2_q[29] I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_27_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 I2=mul.rs1_q[5] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_27_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_27_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000001111111
.gate SB_LUT4 I0=mul.rs1_q[3] I1=mul.rs1_q[4] I2=mul.rs2_q[31] I3=mul.rs2_q[30] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_27_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$false I1=mul.rs1_q[8] I2=mul.rs2_q[27] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_27_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_27_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111111000000
.gate SB_LUT4 I0=mul.rs1_q[7] I1=mul.rs2_q[28] I2=mul.rs1_q[12] I3=mul.rs2_q[23] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_27_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111100010001000
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_27_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_27_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_27_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_27_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=mul.rs2_q[15] I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_28_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 I2=mul.rs1_q[19] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_27_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_27_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000001111111
.gate SB_LUT4 I0=mul.rs1_q[8] I1=mul.rs1_q[12] I2=mul.rs2_q[26] I3=mul.rs2_q[22] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_27_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$false I1=mul.rs1_q[20] I2=mul.rs2_q[15] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_27_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_27_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111111000000
.gate SB_LUT4 I0=mul.rs1_q[9] I1=mul.rs2_q[26] I2=mul.rs1_q[13] I3=mul.rs2_q[22] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_27_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111100010001000
.gate SB_LUT4 I0=mul.rs1_q[25] I1=mul.rs2_q[10] I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_27_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_28_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_27_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000011101111000
.gate SB_LUT4 I0=$false I1=$false I2=mul.rs1_q[24] I3=mul.rs2_q[11] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_27_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_27_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_27_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_27_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_27_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100001100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_27_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_27_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_27_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_31_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_28_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_28_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_28_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_27_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_27_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_27_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_27_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_27_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=mul.rs1_q[1] I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_28_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 I2=mul.rs2_q[32] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_27_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_27_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000010111111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I2=mul.rs1_q[9] I3=mul.rs2_q[5] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_27_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=$false I1=mul.rs1_q[2] I2=mul.rs2_q[32] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_27_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_27_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100110000
.gate SB_LUT4 I0=mul.rs1_q[10] I1=mul.rs2_q[24] I2=mul.rs1_q[29] I3=mul.rs2_q[5] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_27_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111100010001000
.gate SB_LUT4 I0=$false I1=mul.rs1_q[5] I2=mul.rs2_q[29] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_27_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_27_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111111000000
.gate SB_LUT4 I0=mul.rs1_q[3] I1=mul.rs2_q[31] I2=mul.rs1_q[4] I3=mul.rs2_q[30] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_27_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111100010001000
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_27_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_27_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_27_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_27_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100001100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_27_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_27_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_27_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_32_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=mul.rs2_q[25] I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_27_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=mul.rs1_q[7] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_27_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_27_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000001111111
.gate SB_LUT4 I0=$false I1=mul.rs1_q[7] I2=mul.rs2_q[25] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_27_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_33_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111111000000
.gate SB_LUT4 I0=mul.rs1_q[19] I1=mul.rs2_q[13] I2=mul.rs1_q[28] I3=mul.rs2_q[4] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_27_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111100010001000
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_18_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0 I2=mul.rs1_q[19] I3=mul.rs2_q[4] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_27_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=mul.rs1_q[21] I1=mul.rs2_q[12] I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_28_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_27_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_27_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000011101111000
.gate SB_LUT4 I0=$false I1=$false I2=mul.rs1_q[32] I3=mul.rs2_q[1] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_27_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_28_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2 I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_28_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 I2=mul.rs1_q[31] I3=mul.rs2_q[1] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_27_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001011101110111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_27_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_27_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_27_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_27_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_28_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_28_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_28_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_27_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100001100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_27_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_27_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_27_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_27_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_28_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_28_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_28_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_27_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100001100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_27_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_27_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_27_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_27_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_27_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_27_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_27_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_27_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_28_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 I2=mul.rs1_q[14] I3=mul.rs2_q[21] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_27_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001011101110111
.gate SB_LUT4 I0=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_27_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2 I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_28_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 I2=mul.rs1_q[25] I3=mul.rs2_q[10] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_27_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001011101110111
.gate SB_LUT4 I0=mul.rs1_q[15] I1=mul.rs2_q[21] I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_39_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_27_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000011101111000
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_27_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_27_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_27_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_27_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_27_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_27_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_27_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_27_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100001100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_28_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_28_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_28_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_27_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_27_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_27_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_27_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_27_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=mul.rs2_q[18] I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_28_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 I2=mul.rs1_q[17] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_27_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_27_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000001111111
.gate SB_LUT4 I0=mul.rs1_q[15] I1=mul.rs1_q[16] I2=mul.rs2_q[20] I3=mul.rs2_q[19] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_27_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$false I1=mul.rs1_q[18] I2=mul.rs2_q[18] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_27_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_27_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111111000000
.gate SB_LUT4 I0=mul.rs1_q[16] I1=mul.rs2_q[20] I2=mul.rs1_q[17] I3=mul.rs2_q[19] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_27_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111100010001000
.gate SB_LUT4 I0=$false I1=mul.rs1_q[30] I2=mul.rs2_q[6] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_26_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_27_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111111000000
.gate SB_LUT4 I0=mul.rs2_q[6] I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_27_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rs1_q[29] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_27_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_27_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000001111111
.gate SB_LUT4 I0=mul.rs1_q[18] I1=mul.rs2_q[17] I2=mul.rs1_q[26] I3=mul.rs2_q[9] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_27_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111100010001000
.gate SB_LUT4 I0=mul.rs1_q[18] I1=mul.rs1_q[26] I2=mul.rs2_q[9] I3=mul.rs2_q[17] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_27_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_28_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_28_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_CARRY_I1_CO[38] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[38]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_27_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_27_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_27_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_28_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_28_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_28_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_28_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_28_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001100110000
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_29_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_29_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_29_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_28_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_28_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_28_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_28_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_28_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_29_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_29_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_29_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_28_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_28_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_28_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_28_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_28_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_29_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_29_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_29_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_28_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_28_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_28_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_28_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_28_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_29_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_29_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_29_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_28_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_28_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_28_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_28_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_28_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_29_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_29_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_29_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_28_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_28_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_28_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_28_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_28_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_29_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_29_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_29_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_28_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_28_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_28_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_28_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_28_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=mul.rs2_q[14] I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_29_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 I2=mul.rs1_q[22] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_28_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_28_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000001111111
.gate SB_LUT4 I0=mul.rs1_q[28] I1=mul.rs1_q[29] I2=mul.rs2_q[7] I3=mul.rs2_q[8] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_28_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$false I1=mul.rs1_q[23] I2=mul.rs2_q[14] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_28_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_28_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111111000000
.gate SB_LUT4 I0=mul.rs1_q[29] I1=mul.rs2_q[8] I2=mul.rs1_q[30] I3=mul.rs2_q[7] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_28_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111100010001000
.gate SB_LUT4 I0=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_27_I2_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_27_I2_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_27_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_27_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_28_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111000110001110
.gate SB_LUT4 I0=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_28_I2_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_28_I2_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_28_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_28_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_28_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000001110001
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_28_I2_SB_LUT4_O_I3_SB_LUT4_O_I0 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_28_I2_SB_LUT4_O_I3_SB_LUT4_O_I1 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_28_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_30_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_29_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_29_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_29_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_28_I2_SB_LUT4_O_I3_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_28_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_28_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_28_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_28_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100001100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_28_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_28_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_28_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_31_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_29_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_29_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_29_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_28_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_28_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_28_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_28_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_28_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_29_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_29_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_29_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_28_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100001100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_28_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_28_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_28_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_28_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=mul.rs2_q[27] I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_29_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3 I2=mul.rs1_q[6] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_28_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_28_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000001111111
.gate SB_LUT4 I0=mul.rs1_q[5] I1=mul.rs1_q[10] I2=mul.rs2_q[23] I3=mul.rs2_q[28] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_28_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=mul.rs2_q[29] I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_28_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 I2=mul.rs1_q[4] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_28_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_28_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000001111111
.gate SB_LUT4 I0=mul.rs1_q[2] I1=mul.rs1_q[3] I2=mul.rs2_q[31] I3=mul.rs2_q[30] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_28_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$false I1=mul.rs1_q[7] I2=mul.rs2_q[27] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_28_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_28_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111111000000
.gate SB_LUT4 I0=mul.rs1_q[6] I1=mul.rs2_q[28] I2=mul.rs1_q[11] I3=mul.rs2_q[23] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_28_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111100010001000
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_28_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_28_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_28_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_28_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=mul.rs2_q[15] I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_29_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 I2=mul.rs1_q[18] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_28_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_28_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000001111111
.gate SB_LUT4 I0=mul.rs1_q[7] I1=mul.rs1_q[11] I2=mul.rs2_q[26] I3=mul.rs2_q[22] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_28_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$false I1=mul.rs1_q[19] I2=mul.rs2_q[15] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_28_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_28_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111111000000
.gate SB_LUT4 I0=mul.rs1_q[8] I1=mul.rs2_q[26] I2=mul.rs1_q[12] I3=mul.rs2_q[22] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_28_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111100010001000
.gate SB_LUT4 I0=mul.rs1_q[24] I1=mul.rs2_q[10] I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_28_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_28_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_28_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000011101111000
.gate SB_LUT4 I0=$false I1=$false I2=mul.rs1_q[23] I3=mul.rs2_q[11] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_28_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=mul.rs1_q[32] I3=mul.rs2_q[2] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_28_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_28_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_28_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_28_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_28_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100001100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_28_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_28_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_28_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_32_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_28_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_28_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_28_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_28_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100001100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_28_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_28_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_28_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_33_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=mul.rs2_q[25] I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_28_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=mul.rs1_q[6] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_28_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_28_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000001111111
.gate SB_LUT4 I0=$false I1=mul.rs1_q[6] I2=mul.rs2_q[25] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_28_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_34_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111111000000
.gate SB_LUT4 I0=mul.rs1_q[18] I1=mul.rs2_q[13] I2=mul.rs1_q[27] I3=mul.rs2_q[4] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_28_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111100010001000
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_19_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0 I2=mul.rs1_q[18] I3=mul.rs2_q[4] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_28_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=mul.rs1_q[31] I1=mul.rs2_q[1] I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_28_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_28_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_28_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000011101111000
.gate SB_LUT4 I0=$false I1=$false I2=mul.rs1_q[20] I3=mul.rs2_q[12] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_28_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=mul.rs1_q[32] I3=mul.rs2_q[0] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_28_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=mul.rs2_q[1] I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_29_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 I2=mul.rs1_q[30] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_28_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_28_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000001111111
.gate SB_LUT4 I0=mul.rs1_q[19] I1=mul.rs1_q[31] I2=mul.rs2_q[0] I3=mul.rs2_q[12] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_28_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_28_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_28_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_28_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_28_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_29_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_29_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_28_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_28_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000111111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2 I2=mul.rs1_q[8] I3=mul.rs2_q[5] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_28_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=$false I1=mul.rs1_q[1] I2=mul.rs2_q[32] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_28_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_28_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100110000
.gate SB_LUT4 I0=mul.rs1_q[9] I1=mul.rs2_q[24] I2=mul.rs1_q[28] I3=mul.rs2_q[5] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_28_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111100010001000
.gate SB_LUT4 I0=$false I1=mul.rs1_q[4] I2=mul.rs2_q[29] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_28_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_28_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111111000000
.gate SB_LUT4 I0=mul.rs1_q[2] I1=mul.rs2_q[31] I2=mul.rs1_q[3] I3=mul.rs2_q[30] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_28_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111100010001000
.gate SB_LUT4 I0=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_29_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_29_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_29_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_29_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_28_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111000100010111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_28_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_28_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_28_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_28_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_29_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_29_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_29_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_28_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100001100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_28_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_28_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_28_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_28_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_29_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_29_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_29_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_28_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100001100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_28_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_28_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_28_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_28_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=mul.rs2_q[21] I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_29_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 I2=mul.rs1_q[13] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_28_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_28_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000001111111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_16_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2 I2=mul.rs1_q[18] I3=mul.rs2_q[3] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_28_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_28_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2 I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_28_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 I2=mul.rs1_q[24] I3=mul.rs2_q[10] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_28_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001011101110111
.gate SB_LUT4 I0=mul.rs1_q[14] I1=mul.rs2_q[21] I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_28_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_28_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000011101111000
.gate SB_LUT4 I0=$false I1=$false I2=mul.rs1_q[19] I3=mul.rs2_q[16] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_28_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_28_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_28_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_28_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_28_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_28_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_28_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_28_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_28_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_28_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_28_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_28_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_28_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100001100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_29_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_29_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_29_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_28_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_28_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_28_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_28_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_28_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=mul.rs2_q[18] I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_29_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 I2=mul.rs1_q[16] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_28_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_28_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000001111111
.gate SB_LUT4 I0=mul.rs1_q[14] I1=mul.rs1_q[15] I2=mul.rs2_q[20] I3=mul.rs2_q[19] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_28_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$false I1=mul.rs1_q[17] I2=mul.rs2_q[18] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_28_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_28_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111111000000
.gate SB_LUT4 I0=mul.rs1_q[15] I1=mul.rs2_q[20] I2=mul.rs1_q[16] I3=mul.rs2_q[19] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_28_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111100010001000
.gate SB_LUT4 I0=$false I1=mul.rs1_q[29] I2=mul.rs2_q[6] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_27_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_28_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111111000000
.gate SB_LUT4 I0=mul.rs2_q[6] I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_28_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rs1_q[28] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_28_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_28_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000001111111
.gate SB_LUT4 I0=mul.rs1_q[17] I1=mul.rs2_q[17] I2=mul.rs1_q[25] I3=mul.rs2_q[9] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_28_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111100010001000
.gate SB_LUT4 I0=mul.rs1_q[17] I1=mul.rs1_q[25] I2=mul.rs2_q[9] I3=mul.rs2_q[17] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_28_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_29_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_29_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_CARRY_I1_CO[37] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[37]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_28_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_28_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_28_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_29_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_29_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_29_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_29_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_29_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001100110000
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_30_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_30_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_30_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_29_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_29_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_29_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_29_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_29_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_30_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_30_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_30_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_29_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_29_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_29_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_29_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_29_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_30_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_30_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_30_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_29_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_29_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_29_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_29_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_29_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_30_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_30_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_30_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_29_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_29_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_29_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_29_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_29_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_30_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_30_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_30_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_29_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_29_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_29_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_29_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_29_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_30_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_30_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_30_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_29_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_29_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_29_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_29_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_29_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=mul.rs2_q[14] I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_30_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 I2=mul.rs1_q[21] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_29_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_29_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000001111111
.gate SB_LUT4 I0=mul.rs1_q[27] I1=mul.rs1_q[28] I2=mul.rs2_q[7] I3=mul.rs2_q[8] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_29_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$false I1=mul.rs1_q[22] I2=mul.rs2_q[14] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_29_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_29_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111111000000
.gate SB_LUT4 I0=mul.rs1_q[28] I1=mul.rs2_q[8] I2=mul.rs1_q[29] I3=mul.rs2_q[7] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_29_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111100010001000
.gate SB_LUT4 I0=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_28_I2_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_28_I2_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_28_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_28_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_29_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111000110001110
.gate SB_LUT4 I0=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_29_I2_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_29_I2_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_29_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_29_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_29_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000001110001
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_29_I2_SB_LUT4_O_I3_SB_LUT4_O_I0 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_29_I2_SB_LUT4_O_I3_SB_LUT4_O_I1 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_29_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_31_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_29_I2_SB_LUT4_O_I3_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_29_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_29_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_29_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_29_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100001100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_29_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_29_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_29_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_32_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_29_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_29_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_29_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_29_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100001100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_29_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_29_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_29_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_33_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_29_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_29_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_29_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_29_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100001100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_29_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_29_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_29_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_34_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=mul.rs2_q[25] I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_29_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=mul.rs1_q[5] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_29_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_29_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000001111111
.gate SB_LUT4 I0=$false I1=mul.rs1_q[5] I2=mul.rs2_q[25] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_29_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_35_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111111000000
.gate SB_LUT4 I0=mul.rs1_q[17] I1=mul.rs2_q[13] I2=mul.rs1_q[26] I3=mul.rs2_q[4] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_29_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111100010001000
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_20_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0 I2=mul.rs1_q[17] I3=mul.rs2_q[4] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_29_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=$false I1=mul.rs1_q[30] I2=mul.rs2_q[1] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_29_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_29_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111111000000
.gate SB_LUT4 I0=mul.rs1_q[19] I1=mul.rs2_q[12] I2=mul.rs1_q[31] I3=mul.rs2_q[0] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_29_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111100010001000
.gate SB_LUT4 I0=mul.rs2_q[1] I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 I2=mul.rs1_q[29] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_29_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_29_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000001111111
.gate SB_LUT4 I0=mul.rs1_q[18] I1=mul.rs1_q[30] I2=mul.rs2_q[0] I3=mul.rs2_q[12] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_29_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_29_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_29_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_29_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_29_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_29_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0 I2=mul.rs1_q[7] I3=mul.rs2_q[5] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_29_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=$false I1=mul.rs1_q[3] I2=mul.rs2_q[29] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_29_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_29_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111111000000
.gate SB_LUT4 I0=mul.rs1_q[1] I1=mul.rs2_q[31] I2=mul.rs1_q[2] I3=mul.rs2_q[30] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_29_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111100010001000
.gate SB_LUT4 I0=$false I1=$false I2=mul.rs1_q[0] I3=mul.rs2_q[32] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_29_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=mul.rs1_q[8] I1=mul.rs2_q[24] I2=mul.rs1_q[27] I3=mul.rs2_q[5] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_29_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111100010001000
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_29_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100111111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_29_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_29_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_29_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_29_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_29_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_29_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_29_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_29_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=mul.rs2_q[27] I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 I2=mul.rs1_q[5] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_29_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_29_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000001111111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_35_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3 I2=mul.rs1_q[9] I3=mul.rs2_q[28] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_29_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=mul.rs2_q[29] I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_29_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3 I2=mul.rs1_q[3] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_29_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_29_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000001111111
.gate SB_LUT4 I0=mul.rs1_q[1] I1=mul.rs1_q[2] I2=mul.rs2_q[31] I3=mul.rs2_q[30] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_29_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$false I1=mul.rs1_q[6] I2=mul.rs2_q[27] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_29_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_29_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111111000000
.gate SB_LUT4 I0=mul.rs1_q[5] I1=mul.rs2_q[28] I2=mul.rs1_q[10] I3=mul.rs2_q[23] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_29_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111100010001000
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_29_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100001100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_29_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_29_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_29_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_29_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=mul.rs2_q[15] I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 I2=mul.rs1_q[17] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_29_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_29_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000001111111
.gate SB_LUT4 I0=mul.rs1_q[6] I1=mul.rs1_q[10] I2=mul.rs2_q[26] I3=mul.rs2_q[22] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_29_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$false I1=mul.rs1_q[18] I2=mul.rs2_q[15] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_29_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_29_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111111000000
.gate SB_LUT4 I0=mul.rs1_q[7] I1=mul.rs2_q[26] I2=mul.rs1_q[11] I3=mul.rs2_q[22] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_29_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111100010001000
.gate SB_LUT4 I0=$false I1=mul.rs1_q[23] I2=mul.rs2_q[10] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_29_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_29_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111111000000
.gate SB_LUT4 I0=mul.rs1_q[22] I1=mul.rs2_q[11] I2=mul.rs1_q[31] I3=mul.rs2_q[2] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_29_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111100010001000
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_29_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_29_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_29_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_29_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_29_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_29_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100001100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_29_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_29_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_29_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_29_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_29_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100001100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_29_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_29_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_29_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_29_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=mul.rs2_q[21] I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 I2=mul.rs1_q[12] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_29_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_29_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000001111111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_17_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2 I2=mul.rs1_q[17] I3=mul.rs2_q[3] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_29_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=mul.rs2_q[10] I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_29_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 I2=mul.rs1_q[23] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_29_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_29_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000001111111
.gate SB_LUT4 I0=mul.rs1_q[22] I1=mul.rs1_q[31] I2=mul.rs2_q[2] I3=mul.rs2_q[11] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_29_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$false I1=mul.rs1_q[13] I2=mul.rs2_q[21] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_29_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_29_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111111000000
.gate SB_LUT4 I0=mul.rs1_q[18] I1=mul.rs2_q[16] I2=mul.rs1_q[31] I3=mul.rs2_q[3] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_29_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111100010001000
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_29_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_29_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_29_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_29_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_29_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_29_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_29_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_29_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_29_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_29_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_29_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_29_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100001100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_29_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_29_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_29_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_29_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_29_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=mul.rs2_q[18] I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 I2=mul.rs1_q[15] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_29_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_29_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000001111111
.gate SB_LUT4 I0=mul.rs1_q[13] I1=mul.rs1_q[14] I2=mul.rs2_q[20] I3=mul.rs2_q[19] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_29_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$false I1=mul.rs1_q[16] I2=mul.rs2_q[18] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_29_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_29_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111111000000
.gate SB_LUT4 I0=mul.rs1_q[14] I1=mul.rs2_q[20] I2=mul.rs1_q[15] I3=mul.rs2_q[19] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_29_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111100010001000
.gate SB_LUT4 I0=$false I1=mul.rs1_q[28] I2=mul.rs2_q[6] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_28_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_29_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111111000000
.gate SB_LUT4 I0=mul.rs2_q[6] I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_29_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rs1_q[27] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_29_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_29_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000001111111
.gate SB_LUT4 I0=mul.rs1_q[16] I1=mul.rs2_q[17] I2=mul.rs1_q[24] I3=mul.rs2_q[9] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_29_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111100010001000
.gate SB_LUT4 I0=mul.rs1_q[16] I1=mul.rs1_q[24] I2=mul.rs2_q[9] I3=mul.rs2_q[17] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_29_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$false I1=$false I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111111110000
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_CARRY_I1_CO[63] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[63]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_30_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_30_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_CARRY_I1_CO[36] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[36]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_29_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_29_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_29_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_30_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_30_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_30_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_30_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_30_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001100110000
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_31_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_31_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_31_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_30_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_30_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_30_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_30_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_30_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_31_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_31_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_31_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_30_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_30_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_30_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_30_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_30_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_31_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_31_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_31_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_30_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_30_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_30_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_30_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_30_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_31_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_31_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_31_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_30_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_30_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_30_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_30_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_30_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_31_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_31_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_31_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_30_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_30_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_30_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_30_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_30_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_31_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_31_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_31_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_30_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_30_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_30_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_30_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_30_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=mul.rs2_q[14] I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_31_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 I2=mul.rs1_q[20] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_30_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_30_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000001111111
.gate SB_LUT4 I0=mul.rs1_q[26] I1=mul.rs1_q[27] I2=mul.rs2_q[7] I3=mul.rs2_q[8] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_30_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$false I1=mul.rs1_q[21] I2=mul.rs2_q[14] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_30_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_30_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111111000000
.gate SB_LUT4 I0=mul.rs1_q[27] I1=mul.rs2_q[8] I2=mul.rs1_q[28] I3=mul.rs2_q[7] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_30_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111100010001000
.gate SB_LUT4 I0=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_29_I2_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_29_I2_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_29_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_29_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_30_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111000110001110
.gate SB_LUT4 I0=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_30_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000001110001
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_O_I0 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_O_I1 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_32_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_31_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_31_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_31_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100001100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_33_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100001100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_34_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100001100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_35_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=mul.rs2_q[25] I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=mul.rs1_q[4] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000001111111
.gate SB_LUT4 I0=$false I1=mul.rs1_q[4] I2=mul.rs2_q[25] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_36_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111111000000
.gate SB_LUT4 I0=mul.rs1_q[16] I1=mul.rs2_q[13] I2=mul.rs1_q[25] I3=mul.rs2_q[4] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111100010001000
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0 I2=mul.rs1_q[16] I3=mul.rs2_q[4] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=$false I1=mul.rs1_q[29] I2=mul.rs2_q[1] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111111000000
.gate SB_LUT4 I0=mul.rs1_q[18] I1=mul.rs2_q[12] I2=mul.rs1_q[30] I3=mul.rs2_q[0] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111100010001000
.gate SB_LUT4 I0=mul.rs2_q[1] I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_31_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 I2=mul.rs1_q[28] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000001111111
.gate SB_LUT4 I0=mul.rs1_q[17] I1=mul.rs1_q[29] I2=mul.rs2_q[0] I3=mul.rs2_q[12] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=mul.rs1_q[6] I3=mul.rs2_q[5] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=$false I1=$false I2=mul.rs1_q[25] I3=mul.rs2_q[24] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=mul.rs1_q[2] I2=mul.rs2_q[29] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111111000000
.gate SB_LUT4 I0=mul.rs1_q[0] I1=mul.rs2_q[31] I2=mul.rs1_q[1] I3=mul.rs2_q[30] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111100010001000
.gate SB_LUT4 I0=mul.rs1_q[7] I1=mul.rs2_q[24] I2=mul.rs1_q[26] I3=mul.rs2_q[5] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111100010001000
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_31_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_31_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_31_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100111111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_31_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_31_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_31_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=mul.rs2_q[27] I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_31_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 I2=mul.rs1_q[4] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000001111111
.gate SB_LUT4 I0=mul.rs1_q[3] I1=mul.rs1_q[8] I2=mul.rs2_q[23] I3=mul.rs2_q[28] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=mul.rs2_q[29] I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 I2=mul.rs1_q[2] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000001111111
.gate SB_LUT4 I0=mul.rs1_q[0] I1=mul.rs1_q[1] I2=mul.rs2_q[31] I3=mul.rs2_q[30] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$false I1=mul.rs1_q[5] I2=mul.rs2_q[27] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111111000000
.gate SB_LUT4 I0=mul.rs1_q[4] I1=mul.rs2_q[28] I2=mul.rs1_q[9] I3=mul.rs2_q[23] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111100010001000
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=mul.rs2_q[15] I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_31_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 I2=mul.rs1_q[16] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000001111111
.gate SB_LUT4 I0=mul.rs1_q[5] I1=mul.rs1_q[9] I2=mul.rs2_q[26] I3=mul.rs2_q[22] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$false I1=mul.rs1_q[17] I2=mul.rs2_q[15] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111111000000
.gate SB_LUT4 I0=mul.rs1_q[6] I1=mul.rs2_q[26] I2=mul.rs1_q[10] I3=mul.rs2_q[22] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111100010001000
.gate SB_LUT4 I0=$false I1=mul.rs1_q[22] I2=mul.rs2_q[10] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111111000000
.gate SB_LUT4 I0=mul.rs1_q[21] I1=mul.rs2_q[11] I2=mul.rs1_q[30] I3=mul.rs2_q[2] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111100010001000
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_31_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_31_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_31_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100111111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_31_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_31_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_31_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100001100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_31_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_31_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_31_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100001100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=mul.rs2_q[21] I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_31_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 I2=mul.rs1_q[11] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000001111111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_18_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2 I2=mul.rs1_q[16] I3=mul.rs2_q[3] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=mul.rs2_q[10] I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 I2=mul.rs1_q[22] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000001111111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2 I2=mul.rs1_q[21] I3=mul.rs2_q[2] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=$false I1=mul.rs1_q[12] I2=mul.rs2_q[21] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111111000000
.gate SB_LUT4 I0=mul.rs1_q[17] I1=mul.rs2_q[16] I2=mul.rs1_q[30] I3=mul.rs2_q[3] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111100010001000
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100001100
.gate SB_LUT4 I0=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_31_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_31_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_31_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rs2_q[32] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1011001000101011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=mul.rs2_q[18] I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_31_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3 I2=mul.rs1_q[14] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000001111111
.gate SB_LUT4 I0=mul.rs1_q[12] I1=mul.rs1_q[13] I2=mul.rs2_q[20] I3=mul.rs2_q[19] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$false I1=mul.rs1_q[15] I2=mul.rs2_q[18] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111111000000
.gate SB_LUT4 I0=mul.rs1_q[13] I1=mul.rs2_q[20] I2=mul.rs1_q[14] I3=mul.rs2_q[19] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111100010001000
.gate SB_LUT4 I0=$false I1=mul.rs1_q[27] I2=mul.rs2_q[6] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_29_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111111000000
.gate SB_LUT4 I0=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=mul.rs2_q[32] I2=mul.rs1_q[15] I3=mul.rs2_q[17] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001011101110111
.gate SB_LUT4 I0=$false I1=$false I2=mul.rs1_q[23] I3=mul.rs2_q[9] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_31_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_31_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_CARRY_I1_CO[35] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[35]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_30_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_30_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_30_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_31_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_31_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_31_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_31_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_31_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001100110000
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_32_I2_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_32_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_32_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_31_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_31_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_31_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_31_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_31_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_32_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_32_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_32_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_31_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_31_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_31_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_31_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_31_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_32_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_32_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_32_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_31_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_31_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_31_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_31_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_31_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_32_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_32_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_32_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_31_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_31_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_31_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_31_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_31_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_32_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_32_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_32_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_31_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_31_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_31_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_31_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_31_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_32_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_32_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_32_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_31_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_31_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_31_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_31_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_31_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=mul.rs2_q[14] I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_32_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 I2=mul.rs1_q[19] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_31_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_31_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000001111111
.gate SB_LUT4 I0=mul.rs1_q[25] I1=mul.rs1_q[26] I2=mul.rs2_q[7] I3=mul.rs2_q[8] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_31_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$false I1=mul.rs1_q[20] I2=mul.rs2_q[14] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_31_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_31_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111111000000
.gate SB_LUT4 I0=mul.rs1_q[26] I1=mul.rs2_q[8] I2=mul.rs1_q[27] I3=mul.rs2_q[7] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_31_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111100010001000
.gate SB_LUT4 I0=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_31_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111000110001110
.gate SB_LUT4 I0=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_31_I2_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_31_I2_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_31_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_31_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_31_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000001110001
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_31_I2_SB_LUT4_O_I3_SB_LUT4_O_I0 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_31_I2_SB_LUT4_O_I3_SB_LUT4_O_I1 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_31_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_33_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_31_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_31_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_31_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_31_I2_SB_LUT4_O_I3_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_33_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_33_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_33_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_31_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100001100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_31_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_31_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_31_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_31_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_33_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_33_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_33_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_31_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100001100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_31_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_31_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_31_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_31_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=mul.rs2_q[21] I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_33_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 I2=mul.rs1_q[9] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_31_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_31_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000001111111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_20_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2 I2=mul.rs1_q[14] I3=mul.rs2_q[3] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_31_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=$false I1=mul.rs1_q[10] I2=mul.rs2_q[21] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_31_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_31_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111111000000
.gate SB_LUT4 I0=mul.rs1_q[15] I1=mul.rs2_q[16] I2=mul.rs1_q[28] I3=mul.rs2_q[3] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_31_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111100010001000
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_31_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_31_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_31_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_31_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_32_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_32_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_32_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_31_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_31_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_31_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_31_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_31_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100001100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_31_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_31_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_31_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_34_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_31_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_31_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_31_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_31_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100001100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_31_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_31_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_31_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_35_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_31_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_31_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_31_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_31_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100001100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_31_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_31_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_31_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_36_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=mul.rs2_q[25] I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_31_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=mul.rs1_q[3] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_31_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_31_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000001111111
.gate SB_LUT4 I0=$false I1=mul.rs1_q[3] I2=mul.rs2_q[25] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_31_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_37_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111111000000
.gate SB_LUT4 I0=mul.rs1_q[15] I1=mul.rs2_q[13] I2=mul.rs1_q[24] I3=mul.rs2_q[4] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_31_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111100010001000
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0 I2=mul.rs1_q[15] I3=mul.rs2_q[4] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_31_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=$false I1=mul.rs1_q[28] I2=mul.rs2_q[1] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_31_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_31_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111111000000
.gate SB_LUT4 I0=mul.rs1_q[17] I1=mul.rs2_q[12] I2=mul.rs1_q[29] I3=mul.rs2_q[0] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_31_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111100010001000
.gate SB_LUT4 I0=mul.rs2_q[1] I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_31_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rs1_q[27] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_31_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_31_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000001111111
.gate SB_LUT4 I0=mul.rs1_q[16] I1=mul.rs2_q[12] I2=mul.rs1_q[28] I3=mul.rs2_q[0] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_31_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111100010001000
.gate SB_LUT4 I0=mul.rs1_q[16] I1=mul.rs1_q[28] I2=mul.rs2_q[0] I3=mul.rs2_q[12] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_31_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_31_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_31_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_31_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_31_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_31_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=mul.rs1_q[5] I3=mul.rs2_q[5] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_31_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=$false I1=$false I2=mul.rs1_q[24] I3=mul.rs2_q[24] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_31_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=mul.rs1_q[6] I1=mul.rs2_q[24] I2=mul.rs1_q[25] I3=mul.rs2_q[5] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_31_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111100010001000
.gate SB_LUT4 I0=mul.rs1_q[0] I1=mul.rs2_q[30] I2=mul.rs1_q[1] I3=mul.rs2_q[29] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_31_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111100010001000
.gate SB_LUT4 I0=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_31_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_31_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rs1_q[0] I3=mul.rs2_q[29] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_31_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001011101110111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_33_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 I2=mul.rs1_q[4] I3=mul.rs2_q[24] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_31_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=mul.rs1_q[5] I1=mul.rs2_q[24] I2=mul.rs1_q[24] I3=mul.rs2_q[5] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_31_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111100010001000
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_31_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_31_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_31_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_31_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=mul.rs1_q[3] I1=mul.rs2_q[27] I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_31_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_31_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_31_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000011100001000
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_31_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_31_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_31_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_31_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=mul.rs2_q[27] I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_31_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 I2=mul.rs1_q[3] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_31_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_31_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000001111111
.gate SB_LUT4 I0=mul.rs1_q[2] I1=mul.rs1_q[7] I2=mul.rs2_q[23] I3=mul.rs2_q[28] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_31_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$false I1=mul.rs1_q[4] I2=mul.rs2_q[27] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_31_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_31_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111111000000
.gate SB_LUT4 I0=mul.rs1_q[3] I1=mul.rs2_q[28] I2=mul.rs1_q[8] I3=mul.rs2_q[23] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_31_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111100010001000
.gate SB_LUT4 I0=mul.rs1_q[0] I1=mul.rs1_q[1] I2=mul.rs2_q[30] I3=mul.rs2_q[29] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_31_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_31_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_31_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_31_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_31_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=mul.rs2_q[15] I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_31_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 I2=mul.rs1_q[15] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_31_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_31_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000001111111
.gate SB_LUT4 I0=mul.rs1_q[4] I1=mul.rs1_q[8] I2=mul.rs2_q[26] I3=mul.rs2_q[22] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_31_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$false I1=mul.rs1_q[16] I2=mul.rs2_q[15] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_31_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_31_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111111000000
.gate SB_LUT4 I0=mul.rs1_q[5] I1=mul.rs2_q[26] I2=mul.rs1_q[9] I3=mul.rs2_q[22] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_31_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111100010001000
.gate SB_LUT4 I0=$false I1=mul.rs1_q[21] I2=mul.rs2_q[10] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_31_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_31_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111111000000
.gate SB_LUT4 I0=mul.rs1_q[20] I1=mul.rs2_q[11] I2=mul.rs1_q[29] I3=mul.rs2_q[2] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_31_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111100010001000
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_31_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_31_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_31_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_31_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100111111
.gate SB_LUT4 I0=mul.rs1_q[2] I1=mul.rs2_q[27] I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_33_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_33_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_31_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000011100001000
.gate SB_LUT4 I0=mul.rs1_q[3] I1=mul.rs2_q[27] I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_31_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_31_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_31_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111100010000111
.gate SB_LUT4 I0=mul.rs2_q[27] I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_33_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 I2=mul.rs1_q[2] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_31_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_31_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000001111111
.gate SB_LUT4 I0=mul.rs1_q[1] I1=mul.rs1_q[6] I2=mul.rs2_q[23] I3=mul.rs2_q[28] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_31_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=mul.rs1_q[2] I1=mul.rs2_q[28] I2=mul.rs1_q[7] I3=mul.rs2_q[23] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_31_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111100010001000
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_31_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_31_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_31_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_31_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=mul.rs2_q[15] I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_33_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 I2=mul.rs1_q[14] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_31_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_31_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000001111111
.gate SB_LUT4 I0=mul.rs1_q[3] I1=mul.rs1_q[7] I2=mul.rs2_q[26] I3=mul.rs2_q[22] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_31_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$false I1=mul.rs1_q[15] I2=mul.rs2_q[15] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_31_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_31_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111111000000
.gate SB_LUT4 I0=mul.rs1_q[4] I1=mul.rs2_q[26] I2=mul.rs1_q[8] I3=mul.rs2_q[22] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_31_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111100010001000
.gate SB_LUT4 I0=$false I1=mul.rs1_q[20] I2=mul.rs2_q[10] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_31_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_31_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111111000000
.gate SB_LUT4 I0=mul.rs1_q[19] I1=mul.rs2_q[11] I2=mul.rs1_q[28] I3=mul.rs2_q[2] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_31_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111100010001000
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_31_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_31_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_31_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_31_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_31_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_31_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_31_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_31_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100001100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_31_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_31_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_31_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_31_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_31_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_31_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_31_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_31_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100001100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_31_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_31_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_31_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_31_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=mul.rs2_q[21] I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_31_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 I2=mul.rs1_q[10] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_31_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_31_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000001111111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_19_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2 I2=mul.rs1_q[15] I3=mul.rs2_q[3] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_31_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=mul.rs2_q[10] I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_31_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 I2=mul.rs1_q[21] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_31_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_31_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000001111111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2 I2=mul.rs1_q[20] I3=mul.rs2_q[2] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_31_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=$false I1=mul.rs1_q[11] I2=mul.rs2_q[21] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_31_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_31_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111111000000
.gate SB_LUT4 I0=mul.rs1_q[16] I1=mul.rs2_q[16] I2=mul.rs1_q[29] I3=mul.rs2_q[3] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_31_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111100010001000
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_31_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_31_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_31_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_31_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_31_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_31_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_31_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_31_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_31_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_31_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_31_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_31_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100001100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_32_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_32_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_32_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_31_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_31_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_31_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_31_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rs2_q[32] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_31_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1001011001101001
.gate SB_LUT4 I0=mul.rs2_q[18] I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_32_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 I2=mul.rs1_q[13] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_31_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_31_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000001111111
.gate SB_LUT4 I0=mul.rs1_q[11] I1=mul.rs1_q[12] I2=mul.rs2_q[20] I3=mul.rs2_q[19] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_31_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$false I1=mul.rs1_q[14] I2=mul.rs2_q[18] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_31_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_31_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111111000000
.gate SB_LUT4 I0=mul.rs1_q[12] I1=mul.rs2_q[20] I2=mul.rs1_q[13] I3=mul.rs2_q[19] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_31_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111100010001000
.gate SB_LUT4 I0=$false I1=mul.rs1_q[15] I2=mul.rs2_q[17] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_31_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111111000000
.gate SB_LUT4 I0=mul.rs2_q[6] I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_31_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rs1_q[25] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_31_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_31_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000001111111
.gate SB_LUT4 I0=mul.rs1_q[14] I1=mul.rs2_q[17] I2=mul.rs1_q[22] I3=mul.rs2_q[9] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_31_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111100010001000
.gate SB_LUT4 I0=mul.rs1_q[14] I1=mul.rs1_q[22] I2=mul.rs2_q[9] I3=mul.rs2_q[17] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_31_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_32_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_32_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_CARRY_I1_CO[34] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[34]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_31_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_31_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_31_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_32_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_32_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_32_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_32_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_32_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_33_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_33_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_33_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_32_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_32_I2_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_32_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rs1_q[26] I3=mul.rs2_q[6] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_32_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000111011101110
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_32_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_32_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_32_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_32_I2_SB_LUT4_O_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100001100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_33_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_33_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_33_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_32_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_31_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_31_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_31_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_32_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_32_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_32_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_32_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_32_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100001100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_32_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_32_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_32_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_32_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_32_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_32_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_32_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_32_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100001100
.gate SB_LUT4 I0=mul.rs2_q[25] I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_32_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=mul.rs1_q[2] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_32_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_32_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000001111111
.gate SB_LUT4 I0=mul.rs1_q[14] I1=mul.rs2_q[13] I2=mul.rs1_q[23] I3=mul.rs2_q[4] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_32_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111100010001000
.gate SB_LUT4 I0=$false I1=mul.rs1_q[27] I2=mul.rs2_q[1] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_31_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_32_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111111000000
.gate SB_LUT4 I0=mul.rs2_q[1] I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_33_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 I2=mul.rs1_q[26] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_32_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_32_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000001111111
.gate SB_LUT4 I0=mul.rs1_q[15] I1=mul.rs1_q[27] I2=mul.rs2_q[0] I3=mul.rs2_q[12] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_32_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$false I1=mul.rs1_q[4] I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_33_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_33_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_32_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110000000000
.gate SB_LUT4 I0=mul.rs1_q[0] I1=mul.rs2_q[29] I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_31_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_31_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_32_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000011101111000
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_31_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_31_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_31_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_32_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_33_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_33_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_33_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_32_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100111111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_32_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_32_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_32_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_32_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100001100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_33_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_33_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_33_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_32_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_32_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_32_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_32_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_32_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=mul.rs2_q[18] I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_33_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 I2=mul.rs1_q[12] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_32_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_32_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000001111111
.gate SB_LUT4 I0=mul.rs1_q[10] I1=mul.rs1_q[11] I2=mul.rs2_q[20] I3=mul.rs2_q[19] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_32_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$false I1=mul.rs1_q[13] I2=mul.rs2_q[18] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_32_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_32_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111111000000
.gate SB_LUT4 I0=mul.rs1_q[11] I1=mul.rs2_q[20] I2=mul.rs1_q[12] I3=mul.rs2_q[19] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_32_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111100010001000
.gate SB_LUT4 I0=$false I1=mul.rs1_q[25] I2=mul.rs2_q[6] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_31_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_32_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111111000000
.gate SB_LUT4 I0=mul.rs2_q[6] I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_32_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rs1_q[24] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_32_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_32_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000001111111
.gate SB_LUT4 I0=mul.rs1_q[13] I1=mul.rs2_q[17] I2=mul.rs1_q[21] I3=mul.rs2_q[9] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_32_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111100010001000
.gate SB_LUT4 I0=mul.rs1_q[13] I1=mul.rs1_q[21] I2=mul.rs2_q[9] I3=mul.rs2_q[17] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_32_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_32_I2_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_32_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_32_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_32_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_33_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_33_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_33_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_32_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_32_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_32_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_32_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_32_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_33_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_33_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_33_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_32_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_32_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_32_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_32_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_32_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_33_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_33_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_33_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_32_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_32_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_32_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_32_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_32_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_33_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_33_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_33_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_32_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_32_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_32_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_32_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_32_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_33_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_33_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_33_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_32_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_32_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_32_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_32_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_32_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=mul.rs2_q[14] I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_33_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 I2=mul.rs1_q[18] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_32_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_32_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000001111111
.gate SB_LUT4 I0=mul.rs1_q[24] I1=mul.rs1_q[25] I2=mul.rs2_q[7] I3=mul.rs2_q[8] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_32_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$false I1=mul.rs1_q[19] I2=mul.rs2_q[14] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_32_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_32_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111111000000
.gate SB_LUT4 I0=mul.rs1_q[25] I1=mul.rs2_q[8] I2=mul.rs1_q[26] I3=mul.rs2_q[7] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_32_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111100010001000
.gate SB_LUT4 I0=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_31_I2_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_31_I2_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_31_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_31_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_32_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111000110001110
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_33_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_33_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_CARRY_I1_CO[33] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[33]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_32_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_32_I2_SB_LUT4_O_I3 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_32_I2_SB_LUT4_O_I2 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_33_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_33_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_33_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_33_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_33_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001100110000
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_34_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_34_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_34_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_33_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_33_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_33_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_33_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_33_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_34_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_34_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_34_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_33_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_33_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_33_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_33_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_33_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_34_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_34_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_34_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_33_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_33_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_33_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_33_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_33_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_34_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_34_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_34_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_33_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_33_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_33_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_33_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_33_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_34_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_34_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_34_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_33_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_33_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_33_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_33_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_33_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_34_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_34_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_34_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_33_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_33_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_33_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_33_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_33_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=mul.rs2_q[14] I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_34_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 I2=mul.rs1_q[17] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_33_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_33_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000001111111
.gate SB_LUT4 I0=mul.rs1_q[23] I1=mul.rs1_q[24] I2=mul.rs2_q[7] I3=mul.rs2_q[8] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_33_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$false I1=mul.rs1_q[18] I2=mul.rs2_q[14] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_33_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_33_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111111000000
.gate SB_LUT4 I0=mul.rs1_q[24] I1=mul.rs2_q[8] I2=mul.rs1_q[25] I3=mul.rs2_q[7] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_33_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111100010001000
.gate SB_LUT4 I0=mul.rs1_q[26] I1=mul.rs2_q[6] I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_32_I2_SB_LUT4_O_I2_SB_LUT4_O_I0 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_32_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_33_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000011101111000
.gate SB_LUT4 I0=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_33_I2_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_33_I2_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_33_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_33_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_33_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000001110001
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_33_I2_SB_LUT4_O_I3_SB_LUT4_O_I0 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_33_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_33_I2_SB_LUT4_O_I3_SB_LUT4_O_I1 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_35_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_34_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_34_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_34_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_33_I2_SB_LUT4_O_I3_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_33_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_33_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_33_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_33_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_33_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_33_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_33_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_36_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=$false I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_34_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_34_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_33_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_33_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_33_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_33_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_33_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=mul.rs1_q[1] I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_34_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_34_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_33_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110000000000
.gate SB_LUT4 I0=mul.rs1_q[2] I1=mul.rs2_q[27] I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_33_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_33_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_33_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111100010000111
.gate SB_LUT4 I0=mul.rs2_q[27] I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_34_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 I2=mul.rs1_q[1] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_33_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_33_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000001111111
.gate SB_LUT4 I0=mul.rs1_q[0] I1=mul.rs1_q[5] I2=mul.rs2_q[23] I3=mul.rs2_q[28] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_33_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=mul.rs1_q[1] I1=mul.rs2_q[28] I2=mul.rs1_q[6] I3=mul.rs2_q[23] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_33_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111100010001000
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_33_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_33_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_33_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_33_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=mul.rs2_q[15] I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_34_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 I2=mul.rs1_q[13] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_33_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_33_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000001111111
.gate SB_LUT4 I0=mul.rs1_q[2] I1=mul.rs1_q[6] I2=mul.rs2_q[26] I3=mul.rs2_q[22] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_33_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$false I1=mul.rs1_q[14] I2=mul.rs2_q[15] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_33_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_33_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111111000000
.gate SB_LUT4 I0=mul.rs1_q[3] I1=mul.rs2_q[26] I2=mul.rs1_q[7] I3=mul.rs2_q[22] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_33_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111100010001000
.gate SB_LUT4 I0=$false I1=mul.rs1_q[19] I2=mul.rs2_q[10] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_33_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_33_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111111000000
.gate SB_LUT4 I0=mul.rs1_q[18] I1=mul.rs2_q[11] I2=mul.rs1_q[27] I3=mul.rs2_q[2] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_33_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111100010001000
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_33_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_33_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_33_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_33_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_33_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_33_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_33_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_37_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=mul.rs1_q[3] I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_34_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_34_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_33_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110000000000
.gate SB_LUT4 I0=mul.rs1_q[4] I1=mul.rs2_q[24] I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_33_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_33_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_33_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000011101111000
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_34_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 I2=mul.rs1_q[3] I3=mul.rs2_q[24] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_33_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=$false I1=$false I2=mul.rs1_q[23] I3=mul.rs2_q[5] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_33_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_33_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_33_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_33_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_33_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100001100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_33_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_33_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_33_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_38_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=mul.rs2_q[1] I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_34_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 I2=mul.rs1_q[25] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_33_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_33_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000001111111
.gate SB_LUT4 I0=mul.rs1_q[14] I1=mul.rs1_q[26] I2=mul.rs2_q[0] I3=mul.rs2_q[12] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_33_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$false I1=mul.rs1_q[26] I2=mul.rs2_q[1] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_33_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_33_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111111000000
.gate SB_LUT4 I0=mul.rs1_q[15] I1=mul.rs2_q[12] I2=mul.rs1_q[27] I3=mul.rs2_q[0] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_33_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111100010001000
.gate SB_LUT4 I0=mul.rs2_q[25] I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_33_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rs1_q[1] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_33_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_33_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000001111111
.gate SB_LUT4 I0=$false I1=mul.rs1_q[1] I2=mul.rs2_q[25] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_33_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_39_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111111000000
.gate SB_LUT4 I0=mul.rs1_q[13] I1=mul.rs2_q[13] I2=mul.rs1_q[22] I3=mul.rs2_q[4] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_33_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111100010001000
.gate SB_LUT4 I0=mul.rs1_q[13] I1=mul.rs1_q[22] I2=mul.rs2_q[13] I3=mul.rs2_q[4] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_33_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_33_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_33_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_33_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_33_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_34_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_34_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_34_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_33_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100001100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_33_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_33_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_33_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_33_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_34_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_34_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_34_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_33_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100001100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_33_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_33_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_33_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_33_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_33_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_46_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_33_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_33_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000111111
.gate SB_LUT4 I0=$false I1=$false I2=mul.rs1_q[26] I3=mul.rs2_q[16] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_33_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_34_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 I2=mul.rs1_q[8] I3=mul.rs2_q[21] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_33_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=$false I1=mul.rs1_q[9] I2=mul.rs2_q[21] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_33_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_33_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111111000000
.gate SB_LUT4 I0=mul.rs1_q[14] I1=mul.rs2_q[16] I2=mul.rs1_q[27] I3=mul.rs2_q[3] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_33_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111100010001000
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_33_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_33_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_33_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_33_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_33_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_33_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_33_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_33_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_33_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_33_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_33_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_33_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100001100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_34_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_34_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_34_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_33_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_33_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_33_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_33_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_33_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=mul.rs2_q[18] I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_34_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 I2=mul.rs1_q[11] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_33_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_33_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000001111111
.gate SB_LUT4 I0=mul.rs1_q[9] I1=mul.rs1_q[10] I2=mul.rs2_q[20] I3=mul.rs2_q[19] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_33_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$false I1=mul.rs1_q[12] I2=mul.rs2_q[18] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_33_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_33_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111111000000
.gate SB_LUT4 I0=mul.rs1_q[10] I1=mul.rs2_q[20] I2=mul.rs1_q[11] I3=mul.rs2_q[19] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_33_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111100010001000
.gate SB_LUT4 I0=$false I1=mul.rs1_q[24] I2=mul.rs2_q[6] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_32_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_33_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111111000000
.gate SB_LUT4 I0=mul.rs2_q[6] I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_33_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rs1_q[23] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_33_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_33_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000001111111
.gate SB_LUT4 I0=mul.rs1_q[12] I1=mul.rs2_q[17] I2=mul.rs1_q[20] I3=mul.rs2_q[9] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_33_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111100010001000
.gate SB_LUT4 I0=mul.rs1_q[12] I1=mul.rs1_q[20] I2=mul.rs2_q[9] I3=mul.rs2_q[17] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_33_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_34_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_34_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_CARRY_I1_CO[32] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[32]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_33_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_33_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_33_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_34_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_34_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_34_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_34_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_34_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001100110000
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_35_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_35_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_35_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_34_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_34_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_34_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_34_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_34_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_35_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_35_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_35_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_34_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_34_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_34_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_34_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_34_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_35_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_35_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_35_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_34_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_34_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_34_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_34_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_34_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_35_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_35_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_35_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_34_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_34_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_34_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_34_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_34_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_35_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_35_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_35_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_34_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_34_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_34_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_34_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_34_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_35_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_35_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_35_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_34_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_34_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_34_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_34_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_34_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=mul.rs2_q[14] I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_35_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 I2=mul.rs1_q[16] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_34_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_34_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000001111111
.gate SB_LUT4 I0=mul.rs1_q[22] I1=mul.rs1_q[23] I2=mul.rs2_q[7] I3=mul.rs2_q[8] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_34_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$false I1=mul.rs1_q[17] I2=mul.rs2_q[14] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_34_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_34_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111111000000
.gate SB_LUT4 I0=mul.rs1_q[23] I1=mul.rs2_q[8] I2=mul.rs1_q[24] I3=mul.rs2_q[7] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_34_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111100010001000
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_32_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_32_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_32_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_34_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_33_I2_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_33_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_33_I2_SB_LUT4_O_I3_SB_LUT4_O_I1 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_33_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_34_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0100110110110010
.gate SB_LUT4 I0=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_34_I2_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_34_I2_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_34_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_34_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_34_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000001110001
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_34_I2_SB_LUT4_O_I3_SB_LUT4_O_I0 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_34_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_34_I2_SB_LUT4_O_I3_SB_LUT4_O_I1 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_36_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_35_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_35_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_35_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_34_I2_SB_LUT4_O_I3_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_34_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_34_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_34_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_34_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_34_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_34_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_34_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_37_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=mul.rs1_q[0] I1=mul.rs2_q[27] I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_35_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_35_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_34_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111100000000000
.gate SB_LUT4 I0=$false I1=$false I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_34_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_34_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_34_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111111110000
.gate SB_LUT4 I0=mul.rs1_q[1] I1=mul.rs2_q[27] I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_34_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_34_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_34_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000011101111000
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_35_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3 I2=mul.rs1_q[0] I3=mul.rs2_q[27] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_34_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=mul.rs1_q[0] I1=mul.rs2_q[28] I2=mul.rs1_q[5] I3=mul.rs2_q[23] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_34_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111100010001000
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_34_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_34_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_34_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_34_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=mul.rs2_q[15] I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_35_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 I2=mul.rs1_q[12] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_34_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_34_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000001111111
.gate SB_LUT4 I0=mul.rs1_q[1] I1=mul.rs1_q[5] I2=mul.rs2_q[26] I3=mul.rs2_q[22] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_34_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$false I1=mul.rs1_q[13] I2=mul.rs2_q[15] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_34_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_34_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111111000000
.gate SB_LUT4 I0=mul.rs1_q[2] I1=mul.rs2_q[26] I2=mul.rs1_q[6] I3=mul.rs2_q[22] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_34_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111100010001000
.gate SB_LUT4 I0=$false I1=mul.rs1_q[18] I2=mul.rs2_q[10] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_34_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_34_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111111000000
.gate SB_LUT4 I0=mul.rs1_q[17] I1=mul.rs2_q[11] I2=mul.rs1_q[26] I3=mul.rs2_q[2] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_34_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111100010001000
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_34_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_34_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_34_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_34_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_34_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_34_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_34_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_38_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=mul.rs1_q[2] I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_35_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_35_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_34_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110000000000
.gate SB_LUT4 I0=mul.rs1_q[3] I1=mul.rs2_q[24] I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_34_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_34_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_34_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000011101111000
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_35_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3 I2=mul.rs1_q[2] I3=mul.rs2_q[24] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_34_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=$false I1=$false I2=mul.rs1_q[22] I3=mul.rs2_q[5] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_34_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_34_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_34_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_34_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_34_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100001100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_34_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_34_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_34_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_39_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=mul.rs2_q[1] I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_35_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 I2=mul.rs1_q[24] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_34_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_34_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000001111111
.gate SB_LUT4 I0=mul.rs1_q[13] I1=mul.rs1_q[25] I2=mul.rs2_q[0] I3=mul.rs2_q[12] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_34_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$false I1=mul.rs1_q[25] I2=mul.rs2_q[1] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_34_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_34_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111111000000
.gate SB_LUT4 I0=mul.rs1_q[14] I1=mul.rs2_q[12] I2=mul.rs1_q[26] I3=mul.rs2_q[0] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_34_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111100010001000
.gate SB_LUT4 I0=mul.rs2_q[25] I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_34_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rs1_q[0] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_34_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_34_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000001111111
.gate SB_LUT4 I0=$false I1=mul.rs1_q[0] I2=mul.rs2_q[25] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_34_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_40_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111111000000
.gate SB_LUT4 I0=mul.rs1_q[12] I1=mul.rs2_q[13] I2=mul.rs1_q[21] I3=mul.rs2_q[4] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_34_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111100010001000
.gate SB_LUT4 I0=mul.rs1_q[12] I1=mul.rs1_q[21] I2=mul.rs2_q[13] I3=mul.rs2_q[4] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_34_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_34_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_34_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_34_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_34_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_35_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_35_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_35_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_34_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100001100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_34_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_34_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_34_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_34_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_35_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_35_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_35_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_34_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100001100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_34_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_34_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_34_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_34_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=mul.rs2_q[21] I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_35_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 I2=mul.rs1_q[7] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_34_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_34_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000001111111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2 I2=mul.rs1_q[12] I3=mul.rs2_q[3] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_34_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=mul.rs2_q[10] I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_34_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 I2=mul.rs1_q[18] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_34_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_34_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000001111111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_25_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2 I2=mul.rs1_q[17] I3=mul.rs2_q[2] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_34_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=$false I1=mul.rs1_q[8] I2=mul.rs2_q[21] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_34_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_34_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111111000000
.gate SB_LUT4 I0=mul.rs1_q[13] I1=mul.rs2_q[16] I2=mul.rs1_q[26] I3=mul.rs2_q[3] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_34_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111100010001000
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_34_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_34_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_34_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_34_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_34_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_34_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_34_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_34_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_34_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_34_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_34_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_34_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100001100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_35_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_35_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_35_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_34_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_34_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_34_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_34_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_34_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=mul.rs2_q[18] I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_35_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 I2=mul.rs1_q[10] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_34_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_34_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000001111111
.gate SB_LUT4 I0=mul.rs1_q[8] I1=mul.rs1_q[9] I2=mul.rs2_q[20] I3=mul.rs2_q[19] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_34_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$false I1=mul.rs1_q[11] I2=mul.rs2_q[18] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_34_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_34_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111111000000
.gate SB_LUT4 I0=mul.rs1_q[9] I1=mul.rs2_q[20] I2=mul.rs1_q[10] I3=mul.rs2_q[19] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_34_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111100010001000
.gate SB_LUT4 I0=$false I1=mul.rs1_q[23] I2=mul.rs2_q[6] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_33_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_34_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111111000000
.gate SB_LUT4 I0=mul.rs2_q[6] I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_34_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rs1_q[22] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_34_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_34_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000001111111
.gate SB_LUT4 I0=mul.rs1_q[11] I1=mul.rs2_q[17] I2=mul.rs1_q[19] I3=mul.rs2_q[9] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_34_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111100010001000
.gate SB_LUT4 I0=mul.rs1_q[11] I1=mul.rs1_q[19] I2=mul.rs2_q[9] I3=mul.rs2_q[17] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_34_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_35_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_35_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_CARRY_I1_CO[31] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_34_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_34_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_34_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_35_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_35_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_35_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_35_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_35_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001100110000
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_36_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_36_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_36_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_35_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_35_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_35_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_35_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_35_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_36_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_36_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_36_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_35_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_35_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_35_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_35_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_35_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_36_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_36_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_36_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_35_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_35_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_35_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_35_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_35_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_36_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_36_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_36_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_35_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_35_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_35_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_35_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_35_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_36_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_36_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_36_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_35_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_35_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_35_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_35_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_35_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_36_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_36_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_36_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_35_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_35_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_35_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_35_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_35_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=mul.rs2_q[14] I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_36_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 I2=mul.rs1_q[15] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_35_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_35_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000001111111
.gate SB_LUT4 I0=mul.rs1_q[21] I1=mul.rs1_q[22] I2=mul.rs2_q[7] I3=mul.rs2_q[8] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_35_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$false I1=mul.rs1_q[16] I2=mul.rs2_q[14] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_35_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_35_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111111000000
.gate SB_LUT4 I0=mul.rs1_q[22] I1=mul.rs2_q[8] I2=mul.rs1_q[23] I3=mul.rs2_q[7] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_35_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111100010001000
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_32_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_32_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_32_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_35_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_34_I2_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_34_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_34_I2_SB_LUT4_O_I3_SB_LUT4_O_I1 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_34_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_35_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0100110110110010
.gate SB_LUT4 I0=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_35_I2_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_35_I2_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_35_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_35_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_35_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000001110001
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_35_I2_SB_LUT4_O_I3_SB_LUT4_O_I0 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_35_I2_SB_LUT4_O_I3_SB_LUT4_O_I1 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_35_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_37_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_36_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_36_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_36_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_35_I2_SB_LUT4_O_I3_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_35_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_35_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_35_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_35_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_35_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_35_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_35_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_38_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_35_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_35_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_35_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_35_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_35_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_35_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_35_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_39_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_35_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_35_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_35_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_35_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_35_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_35_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_35_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_40_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=mul.rs2_q[1] I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_36_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 I2=mul.rs1_q[23] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_35_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_35_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000001111111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_53_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 I2=mul.rs1_q[24] I3=mul.rs2_q[12] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_35_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=$false I1=mul.rs1_q[24] I2=mul.rs2_q[1] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_35_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_35_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111111000000
.gate SB_LUT4 I0=mul.rs1_q[13] I1=mul.rs2_q[12] I2=mul.rs1_q[25] I3=mul.rs2_q[0] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_35_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111100010001000
.gate SB_LUT4 I0=mul.rs1_q[11] I1=mul.rs1_q[20] I2=mul.rs2_q[13] I3=mul.rs2_q[4] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_35_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$false I1=mul.rs1_q[1] I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_36_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_36_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_35_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110000000000
.gate SB_LUT4 I0=mul.rs1_q[2] I1=mul.rs2_q[24] I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_35_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_35_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_35_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000011101111000
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_36_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3 I2=mul.rs1_q[1] I3=mul.rs2_q[24] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_35_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=$false I1=$false I2=mul.rs1_q[21] I3=mul.rs2_q[5] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_35_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_36_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3 I2=mul.rs1_q[3] I3=mul.rs2_q[23] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_35_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=mul.rs1_q[0] I1=mul.rs2_q[27] I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_35_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_35_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_35_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000011101111000
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_35_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_35_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_35_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_35_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=mul.rs2_q[15] I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_36_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3 I2=mul.rs1_q[11] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_35_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_35_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000001111111
.gate SB_LUT4 I0=mul.rs1_q[0] I1=mul.rs1_q[4] I2=mul.rs2_q[26] I3=mul.rs2_q[22] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_35_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$false I1=mul.rs1_q[12] I2=mul.rs2_q[15] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_35_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_35_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111111000000
.gate SB_LUT4 I0=mul.rs1_q[1] I1=mul.rs2_q[26] I2=mul.rs1_q[5] I3=mul.rs2_q[22] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_35_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111100010001000
.gate SB_LUT4 I0=$false I1=mul.rs1_q[17] I2=mul.rs2_q[10] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_35_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_35_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111111000000
.gate SB_LUT4 I0=mul.rs1_q[16] I1=mul.rs2_q[11] I2=mul.rs1_q[25] I3=mul.rs2_q[2] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_35_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111100010001000
.gate SB_LUT4 I0=$false I1=$false I2=mul.rs1_q[4] I3=mul.rs2_q[23] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_35_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_35_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_35_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_35_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_35_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_36_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_36_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_36_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_35_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100001100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_35_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_35_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_35_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_35_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_36_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_36_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_36_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_35_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100001100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_35_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_35_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_35_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_35_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=mul.rs2_q[21] I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_36_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 I2=mul.rs1_q[6] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_35_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_35_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000001111111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_23_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2 I2=mul.rs1_q[11] I3=mul.rs2_q[3] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_35_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=$false I1=mul.rs1_q[7] I2=mul.rs2_q[21] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_35_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_35_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111111000000
.gate SB_LUT4 I0=mul.rs1_q[12] I1=mul.rs2_q[16] I2=mul.rs1_q[25] I3=mul.rs2_q[3] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_35_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111100010001000
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_35_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_35_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_35_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_35_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_35_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_35_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_35_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_35_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_35_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_35_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_35_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_35_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100001100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_36_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_36_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_36_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_35_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_35_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_35_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_35_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_35_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=mul.rs2_q[18] I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_36_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 I2=mul.rs1_q[9] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_35_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_35_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000001111111
.gate SB_LUT4 I0=mul.rs1_q[7] I1=mul.rs1_q[8] I2=mul.rs2_q[20] I3=mul.rs2_q[19] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_35_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$false I1=mul.rs1_q[10] I2=mul.rs2_q[18] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_35_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_35_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111111000000
.gate SB_LUT4 I0=mul.rs1_q[8] I1=mul.rs2_q[20] I2=mul.rs1_q[9] I3=mul.rs2_q[19] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_35_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111100010001000
.gate SB_LUT4 I0=$false I1=mul.rs1_q[22] I2=mul.rs2_q[6] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_34_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_35_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111111000000
.gate SB_LUT4 I0=mul.rs2_q[6] I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_35_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rs1_q[21] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_35_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_35_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000001111111
.gate SB_LUT4 I0=mul.rs1_q[10] I1=mul.rs2_q[17] I2=mul.rs1_q[18] I3=mul.rs2_q[9] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_35_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111100010001000
.gate SB_LUT4 I0=mul.rs1_q[10] I1=mul.rs1_q[18] I2=mul.rs2_q[9] I3=mul.rs2_q[17] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_35_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_36_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_36_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_CARRY_I1_CO[30] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_35_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_35_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_35_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_36_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_36_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_36_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_36_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_36_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001100110000
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_37_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_37_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_37_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_36_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_36_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_36_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_36_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_36_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_37_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_37_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_37_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_36_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_36_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_36_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_36_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_36_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_37_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_37_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_37_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_36_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_36_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_36_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_36_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_36_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_37_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_37_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_37_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_36_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_36_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_36_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_36_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_36_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_37_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_37_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_37_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_36_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_36_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_36_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_36_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_36_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_37_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_37_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_37_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_36_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_36_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_36_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_36_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_36_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=mul.rs2_q[14] I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_37_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 I2=mul.rs1_q[14] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_36_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_36_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000001111111
.gate SB_LUT4 I0=mul.rs1_q[20] I1=mul.rs1_q[21] I2=mul.rs2_q[7] I3=mul.rs2_q[8] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_36_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$false I1=mul.rs1_q[15] I2=mul.rs2_q[14] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_36_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_36_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111111000000
.gate SB_LUT4 I0=mul.rs1_q[21] I1=mul.rs2_q[8] I2=mul.rs1_q[22] I3=mul.rs2_q[7] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_36_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111100010001000
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_32_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_32_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_32_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_36_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_35_I2_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_35_I2_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_35_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_35_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_36_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111000110001110
.gate SB_LUT4 I0=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_36_I2_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_36_I2_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_36_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_36_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_36_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000001110001
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_36_I2_SB_LUT4_O_I3_SB_LUT4_O_I0 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_36_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_36_I2_SB_LUT4_O_I3_SB_LUT4_O_I1 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_38_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_37_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_37_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_37_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_36_I2_SB_LUT4_O_I3_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_36_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_36_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_36_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_36_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100111111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_36_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_36_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_36_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_39_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=$false I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_36_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_36_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_36_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=$false I1=$false I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_36_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_36_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_40_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000001111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_36_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_36_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_36_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_36_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_36_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_36_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_36_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_41_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=mul.rs2_q[1] I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_37_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 I2=mul.rs1_q[22] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_36_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_36_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000001111111
.gate SB_LUT4 I0=mul.rs1_q[11] I1=mul.rs1_q[23] I2=mul.rs2_q[0] I3=mul.rs2_q[12] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_36_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$false I1=mul.rs1_q[23] I2=mul.rs2_q[1] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_36_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_36_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111111000000
.gate SB_LUT4 I0=mul.rs1_q[12] I1=mul.rs2_q[12] I2=mul.rs1_q[24] I3=mul.rs2_q[0] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_36_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111100010001000
.gate SB_LUT4 I0=mul.rs1_q[10] I1=mul.rs1_q[19] I2=mul.rs2_q[13] I3=mul.rs2_q[4] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_36_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=mul.rs1_q[1] I1=mul.rs2_q[24] I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_36_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_36_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_36_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000011101111000
.gate SB_LUT4 I0=$false I1=$false I2=mul.rs1_q[20] I3=mul.rs2_q[5] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_36_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_37_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3 I2=mul.rs1_q[2] I3=mul.rs2_q[23] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_36_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=$false I1=mul.rs1_q[3] I2=mul.rs2_q[23] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_36_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_36_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111111000000
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_36_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_36_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_36_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_36_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=mul.rs1_q[11] I2=mul.rs2_q[15] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_36_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_36_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111111000000
.gate SB_LUT4 I0=mul.rs1_q[0] I1=mul.rs2_q[26] I2=mul.rs1_q[4] I3=mul.rs2_q[22] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_36_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111100010001000
.gate SB_LUT4 I0=$false I1=mul.rs1_q[16] I2=mul.rs2_q[10] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_36_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_36_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111111000000
.gate SB_LUT4 I0=mul.rs1_q[15] I1=mul.rs2_q[11] I2=mul.rs1_q[24] I3=mul.rs2_q[2] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_36_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111100010001000
.gate SB_LUT4 I0=mul.rs1_q[3] I1=mul.rs1_q[10] I2=mul.rs2_q[15] I3=mul.rs2_q[22] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_36_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_36_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_36_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_36_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_36_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_37_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_37_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_37_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_36_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100001100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_36_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_36_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_36_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_36_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_37_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_37_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_37_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_36_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100001100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_36_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_36_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_36_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_36_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=mul.rs2_q[21] I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_37_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 I2=mul.rs1_q[5] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_36_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_36_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000001111111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_24_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2 I2=mul.rs1_q[10] I3=mul.rs2_q[3] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_36_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=mul.rs2_q[10] I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_36_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 I2=mul.rs1_q[16] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_36_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_36_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000001111111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_27_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2 I2=mul.rs1_q[15] I3=mul.rs2_q[2] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_36_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=$false I1=mul.rs1_q[6] I2=mul.rs2_q[21] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_36_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_36_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111111000000
.gate SB_LUT4 I0=mul.rs1_q[11] I1=mul.rs2_q[16] I2=mul.rs1_q[24] I3=mul.rs2_q[3] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_36_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111100010001000
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_36_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_36_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_36_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_36_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100111111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_36_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_36_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_36_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_36_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_36_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_36_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_36_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_36_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100001100
.gate SB_LUT4 I0=mul.rs2_q[6] I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_36_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=mul.rs1_q[20] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_36_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_36_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000001111111
.gate SB_LUT4 I0=mul.rs1_q[9] I1=mul.rs2_q[17] I2=mul.rs1_q[17] I3=mul.rs2_q[9] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_36_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111100010001000
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_45_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2 I2=mul.rs1_q[17] I3=mul.rs2_q[17] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_36_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_36_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_36_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_36_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_36_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=mul.rs2_q[18] I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_37_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 I2=mul.rs1_q[8] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_36_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_36_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000001111111
.gate SB_LUT4 I0=mul.rs1_q[6] I1=mul.rs1_q[7] I2=mul.rs2_q[20] I3=mul.rs2_q[19] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_36_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$false I1=mul.rs1_q[9] I2=mul.rs2_q[18] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_36_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_36_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111111000000
.gate SB_LUT4 I0=mul.rs1_q[7] I1=mul.rs2_q[20] I2=mul.rs1_q[8] I3=mul.rs2_q[19] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_36_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111100010001000
.gate SB_LUT4 I0=$false I1=mul.rs1_q[21] I2=mul.rs2_q[6] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_35_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_36_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111111000000
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_37_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_37_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_37_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_36_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_37_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_37_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_CARRY_I1_CO[29] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_36_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_36_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_36_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_37_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_37_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_37_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_37_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_37_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001100110000
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_38_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_38_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_38_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_37_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_37_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_37_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_37_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_37_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_38_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_38_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_38_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_37_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_37_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_37_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_37_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_37_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_38_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_38_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_38_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_37_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_37_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_37_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_37_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_37_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_37_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_37_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_37_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_37_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_37_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_37_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_37_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_37_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_32_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_32_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_32_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_37_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_38_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_38_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_38_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_37_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_37_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_37_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_37_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_37_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=mul.rs2_q[14] I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_38_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 I2=mul.rs1_q[13] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_37_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_37_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000001111111
.gate SB_LUT4 I0=mul.rs1_q[19] I1=mul.rs1_q[20] I2=mul.rs2_q[7] I3=mul.rs2_q[8] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_37_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$false I1=mul.rs1_q[14] I2=mul.rs2_q[14] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_37_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_37_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111111000000
.gate SB_LUT4 I0=mul.rs1_q[20] I1=mul.rs2_q[8] I2=mul.rs1_q[21] I3=mul.rs2_q[7] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_37_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111100010001000
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_38_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_38_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_38_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_37_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_38_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_38_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_38_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_37_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_36_I2_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_36_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_36_I2_SB_LUT4_O_I3_SB_LUT4_O_I1 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_36_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_37_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0100110110110010
.gate SB_LUT4 I0=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_37_I2_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_37_I2_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_37_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_37_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_37_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000001110001
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_37_I2_SB_LUT4_O_I3_SB_LUT4_O_I0 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_37_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_37_I2_SB_LUT4_O_I3_SB_LUT4_O_I1 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_39_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_38_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_38_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_38_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_37_I2_SB_LUT4_O_I3_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_37_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_37_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_37_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_37_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100111111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_37_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_37_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_37_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_40_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=mul.rs1_q[0] I1=mul.rs2_q[24] I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_37_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_37_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_37_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000011100001000
.gate SB_LUT4 I0=mul.rs1_q[0] I1=mul.rs2_q[24] I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_37_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_37_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_41_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111100010000111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_37_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_37_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_37_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_37_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_37_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_37_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_37_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_42_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=mul.rs2_q[1] I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_38_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 I2=mul.rs1_q[21] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_37_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_37_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000001111111
.gate SB_LUT4 I0=mul.rs1_q[10] I1=mul.rs1_q[22] I2=mul.rs2_q[0] I3=mul.rs2_q[12] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_37_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$false I1=mul.rs1_q[22] I2=mul.rs2_q[1] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_37_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_37_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111111000000
.gate SB_LUT4 I0=mul.rs1_q[11] I1=mul.rs2_q[12] I2=mul.rs1_q[23] I3=mul.rs2_q[0] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_37_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111100010001000
.gate SB_LUT4 I0=mul.rs1_q[9] I1=mul.rs1_q[18] I2=mul.rs2_q[13] I3=mul.rs2_q[4] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_37_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_37_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3 I2=mul.rs1_q[0] I3=mul.rs2_q[24] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_36_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=$false I1=$false I2=mul.rs1_q[19] I3=mul.rs2_q[5] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_37_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_38_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3 I2=mul.rs1_q[1] I3=mul.rs2_q[23] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_37_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=$false I1=mul.rs1_q[2] I2=mul.rs2_q[23] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_37_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_37_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111111000000
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_37_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_37_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_37_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_37_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=mul.rs1_q[15] I2=mul.rs2_q[10] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_37_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_37_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111111000000
.gate SB_LUT4 I0=mul.rs1_q[14] I1=mul.rs2_q[11] I2=mul.rs1_q[23] I3=mul.rs2_q[2] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_37_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111100010001000
.gate SB_LUT4 I0=mul.rs1_q[2] I1=mul.rs1_q[9] I2=mul.rs2_q[15] I3=mul.rs2_q[22] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_37_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=mul.rs1_q[3] I1=mul.rs2_q[22] I2=mul.rs1_q[10] I3=mul.rs2_q[15] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_37_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111100010001000
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_37_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_37_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_37_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_37_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_38_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_38_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_38_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_37_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100001100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_37_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_37_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_37_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_37_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_38_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_38_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_38_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_37_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100001100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_37_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_37_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_37_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_37_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=mul.rs2_q[21] I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_38_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 I2=mul.rs1_q[4] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_37_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_37_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000001111111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_25_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2 I2=mul.rs1_q[9] I3=mul.rs2_q[3] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_37_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=mul.rs2_q[10] I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_37_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3 I2=mul.rs1_q[15] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_37_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_37_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000001111111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_28_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2 I2=mul.rs1_q[14] I3=mul.rs2_q[2] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_37_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=$false I1=mul.rs1_q[5] I2=mul.rs2_q[21] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_37_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_37_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111111000000
.gate SB_LUT4 I0=mul.rs1_q[10] I1=mul.rs2_q[16] I2=mul.rs1_q[23] I3=mul.rs2_q[3] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_37_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111100010001000
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_37_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_37_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_37_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_37_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100111111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_37_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_37_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_37_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_37_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_37_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_37_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_37_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_37_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100001100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_38_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_38_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_38_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_37_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_37_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_37_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_37_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_37_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=mul.rs2_q[18] I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_38_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 I2=mul.rs1_q[7] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_37_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_37_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000001111111
.gate SB_LUT4 I0=mul.rs1_q[5] I1=mul.rs1_q[6] I2=mul.rs2_q[20] I3=mul.rs2_q[19] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_37_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$false I1=mul.rs1_q[8] I2=mul.rs2_q[18] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_37_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_37_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111111000000
.gate SB_LUT4 I0=mul.rs1_q[6] I1=mul.rs2_q[20] I2=mul.rs1_q[7] I3=mul.rs2_q[19] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_37_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111100010001000
.gate SB_LUT4 I0=$false I1=mul.rs1_q[20] I2=mul.rs2_q[6] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_36_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_37_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111111000000
.gate SB_LUT4 I0=mul.rs2_q[6] I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_37_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rs1_q[19] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_37_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_37_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000001111111
.gate SB_LUT4 I0=mul.rs1_q[8] I1=mul.rs2_q[17] I2=mul.rs1_q[16] I3=mul.rs2_q[9] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_37_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111100010001000
.gate SB_LUT4 I0=mul.rs1_q[8] I1=mul.rs1_q[16] I2=mul.rs2_q[9] I3=mul.rs2_q[17] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_37_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_38_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_38_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_CARRY_I1_CO[28] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_37_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_37_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_37_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_38_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_38_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_38_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_38_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_38_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001100110000
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_39_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_39_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_39_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_38_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_38_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_38_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_38_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_38_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_39_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_39_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_39_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_38_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_38_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_38_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_38_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_38_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_39_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_39_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_39_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_38_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_38_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_38_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_38_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_38_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_39_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_39_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_39_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_38_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_38_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_38_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_38_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_38_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_39_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_39_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_39_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_38_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_38_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_38_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_38_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_38_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_39_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_39_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_39_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_38_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_38_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_38_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_38_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_38_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=mul.rs2_q[14] I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_39_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 I2=mul.rs1_q[12] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_38_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_38_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000001111111
.gate SB_LUT4 I0=mul.rs1_q[18] I1=mul.rs1_q[19] I2=mul.rs2_q[7] I3=mul.rs2_q[8] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_38_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$false I1=mul.rs1_q[13] I2=mul.rs2_q[14] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_38_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_38_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111111000000
.gate SB_LUT4 I0=mul.rs1_q[19] I1=mul.rs2_q[8] I2=mul.rs1_q[20] I3=mul.rs2_q[7] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_38_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111100010001000
.gate SB_LUT4 I0=$false I1=mul.rs1_q[2] I2=mul.rs2_q[25] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_32_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_38_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111111000000
.gate SB_LUT4 I0=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_37_I2_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_37_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_37_I2_SB_LUT4_O_I3_SB_LUT4_O_I1 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_37_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_38_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0100110110110010
.gate SB_LUT4 I0=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_38_I2_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_38_I2_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_38_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_38_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_38_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000001110001
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_38_I2_SB_LUT4_O_I3_SB_LUT4_O_I0 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_38_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_38_I2_SB_LUT4_O_I3_SB_LUT4_O_I1 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_40_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_39_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_39_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_39_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_38_I2_SB_LUT4_O_I3_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_38_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_38_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_38_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_38_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100111111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_38_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_38_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_38_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_41_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_38_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=mul.rs1_q[18] I3=mul.rs2_q[5] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_38_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011000000000000
.gate SB_LUT4 I0=$false I1=mul.rs1_q[18] I2=mul.rs2_q[5] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_38_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_42_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000111111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_38_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_38_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_38_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_38_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_38_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_38_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_38_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_43_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=mul.rs2_q[1] I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_39_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 I2=mul.rs1_q[20] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_38_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_38_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000001111111
.gate SB_LUT4 I0=mul.rs1_q[9] I1=mul.rs1_q[21] I2=mul.rs2_q[0] I3=mul.rs2_q[12] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_38_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$false I1=mul.rs1_q[21] I2=mul.rs2_q[1] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_38_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_38_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111111000000
.gate SB_LUT4 I0=mul.rs1_q[10] I1=mul.rs2_q[12] I2=mul.rs1_q[22] I3=mul.rs2_q[0] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_38_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111100010001000
.gate SB_LUT4 I0=mul.rs1_q[8] I1=mul.rs1_q[17] I2=mul.rs2_q[13] I3=mul.rs2_q[4] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_38_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_39_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3 I2=mul.rs1_q[0] I3=mul.rs2_q[23] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_38_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=$false I1=mul.rs1_q[1] I2=mul.rs2_q[23] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_38_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_38_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111111000000
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_38_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_38_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_38_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_38_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=mul.rs1_q[14] I2=mul.rs2_q[10] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_38_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_38_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111111000000
.gate SB_LUT4 I0=mul.rs1_q[13] I1=mul.rs2_q[11] I2=mul.rs1_q[22] I3=mul.rs2_q[2] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_38_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111100010001000
.gate SB_LUT4 I0=mul.rs1_q[1] I1=mul.rs1_q[8] I2=mul.rs2_q[15] I3=mul.rs2_q[22] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_38_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=mul.rs1_q[2] I1=mul.rs2_q[22] I2=mul.rs1_q[9] I3=mul.rs2_q[15] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_38_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111100010001000
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_38_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_38_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_38_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_38_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_39_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_39_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_39_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_38_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100001100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_38_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_38_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_38_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_38_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_39_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_39_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_39_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_38_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100001100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_38_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_38_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_38_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_38_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=mul.rs2_q[21] I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_39_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 I2=mul.rs1_q[3] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_38_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_38_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000001111111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_26_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2 I2=mul.rs1_q[8] I3=mul.rs2_q[3] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_38_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=mul.rs2_q[10] I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_38_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3 I2=mul.rs1_q[14] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_38_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_38_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000001111111
.gate SB_LUT4 I0=mul.rs1_q[13] I1=mul.rs1_q[22] I2=mul.rs2_q[2] I3=mul.rs2_q[11] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_38_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$false I1=mul.rs1_q[4] I2=mul.rs2_q[21] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_38_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_38_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111111000000
.gate SB_LUT4 I0=mul.rs1_q[9] I1=mul.rs2_q[16] I2=mul.rs1_q[22] I3=mul.rs2_q[3] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_38_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111100010001000
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_38_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_38_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_38_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_38_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100111111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_38_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_38_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_38_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_38_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_38_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_38_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_38_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_38_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100001100
.gate SB_LUT4 I0=mul.rs2_q[6] I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_38_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=mul.rs1_q[18] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_38_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_38_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000001111111
.gate SB_LUT4 I0=mul.rs1_q[7] I1=mul.rs2_q[17] I2=mul.rs1_q[15] I3=mul.rs2_q[9] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_38_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111100010001000
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_48_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2 I2=mul.rs1_q[15] I3=mul.rs2_q[17] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_38_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_38_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_38_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_38_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_38_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=mul.rs2_q[18] I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_39_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 I2=mul.rs1_q[6] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_38_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_38_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000001111111
.gate SB_LUT4 I0=mul.rs1_q[4] I1=mul.rs1_q[5] I2=mul.rs2_q[20] I3=mul.rs2_q[19] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_38_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$false I1=mul.rs1_q[7] I2=mul.rs2_q[18] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_38_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_38_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111111000000
.gate SB_LUT4 I0=mul.rs1_q[5] I1=mul.rs2_q[20] I2=mul.rs1_q[6] I3=mul.rs2_q[19] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_38_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111100010001000
.gate SB_LUT4 I0=$false I1=mul.rs1_q[19] I2=mul.rs2_q[6] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_37_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_38_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111111000000
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_39_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_39_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_39_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_38_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_39_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_39_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_CARRY_I1_CO[27] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_38_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_38_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_38_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_39_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_39_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_39_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_39_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_39_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001100110000
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_40_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_40_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_40_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_39_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_39_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_39_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_39_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_39_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_40_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_40_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_40_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_39_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_39_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_39_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_39_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_39_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_40_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_40_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_40_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_39_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_39_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_39_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_39_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_39_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_40_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_40_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_40_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_39_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_39_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_39_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_39_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_39_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_40_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_40_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_40_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_39_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_39_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_39_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_39_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_39_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_40_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_40_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_40_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_39_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_39_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_39_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_39_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_39_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=mul.rs2_q[14] I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_40_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 I2=mul.rs1_q[11] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_39_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_39_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000001111111
.gate SB_LUT4 I0=mul.rs1_q[17] I1=mul.rs1_q[18] I2=mul.rs2_q[7] I3=mul.rs2_q[8] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_39_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$false I1=mul.rs1_q[12] I2=mul.rs2_q[14] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_39_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_39_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111111000000
.gate SB_LUT4 I0=mul.rs1_q[18] I1=mul.rs2_q[8] I2=mul.rs1_q[19] I3=mul.rs2_q[7] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_39_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111100010001000
.gate SB_LUT4 I0=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_38_I2_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_38_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_38_I2_SB_LUT4_O_I3_SB_LUT4_O_I1 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_38_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_39_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0100110110110010
.gate SB_LUT4 I0=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_39_I2_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_39_I2_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_39_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_39_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_39_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000010110010
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_39_I2_SB_LUT4_O_I3_SB_LUT4_O_I0 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_39_I2_SB_LUT4_O_I3_SB_LUT4_O_I1 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_39_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_41_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=$false I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_39_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_39_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_39_I2_SB_LUT4_O_I3_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_39_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_39_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_42_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111111110000
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_39_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rs1_q[17] I3=mul.rs2_q[5] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_39_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011000000000000
.gate SB_LUT4 I0=$false I1=mul.rs1_q[17] I2=mul.rs2_q[5] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_39_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_43_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000111111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_39_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_39_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_39_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_39_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_39_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_39_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_39_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_44_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=mul.rs2_q[1] I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_40_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 I2=mul.rs1_q[19] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_39_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_39_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000001111111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_28_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2 I2=mul.rs1_q[8] I3=mul.rs2_q[0] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_39_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=$false I1=mul.rs1_q[20] I2=mul.rs2_q[1] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_39_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_39_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111111000000
.gate SB_LUT4 I0=mul.rs1_q[9] I1=mul.rs2_q[12] I2=mul.rs1_q[21] I3=mul.rs2_q[0] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_39_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111100010001000
.gate SB_LUT4 I0=mul.rs1_q[7] I1=mul.rs1_q[16] I2=mul.rs2_q[13] I3=mul.rs2_q[4] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_39_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$false I1=mul.rs1_q[0] I2=mul.rs2_q[23] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_39_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_39_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111111000000
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_39_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_39_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_39_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_39_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=mul.rs1_q[13] I2=mul.rs2_q[10] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_39_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_39_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111111000000
.gate SB_LUT4 I0=mul.rs1_q[12] I1=mul.rs2_q[11] I2=mul.rs1_q[21] I3=mul.rs2_q[2] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_39_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111100010001000
.gate SB_LUT4 I0=mul.rs1_q[0] I1=mul.rs1_q[7] I2=mul.rs2_q[15] I3=mul.rs2_q[22] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_39_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=mul.rs1_q[1] I1=mul.rs2_q[22] I2=mul.rs1_q[8] I3=mul.rs2_q[15] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_39_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111100010001000
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_40_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_40_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_40_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_39_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_39_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_39_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_39_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_39_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_40_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_40_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_40_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_39_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_39_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_39_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_39_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_39_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_40_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_40_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_40_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_39_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100001100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_39_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_39_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_39_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_39_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_39_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_53_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_39_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_39_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000111111
.gate SB_LUT4 I0=$false I1=$false I2=mul.rs1_q[20] I3=mul.rs2_q[16] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_39_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_40_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 I2=mul.rs1_q[2] I3=mul.rs2_q[21] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_39_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=mul.rs2_q[10] I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_39_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3 I2=mul.rs1_q[13] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_39_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_39_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000001111111
.gate SB_LUT4 I0=mul.rs1_q[12] I1=mul.rs1_q[21] I2=mul.rs2_q[2] I3=mul.rs2_q[11] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_39_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$false I1=mul.rs1_q[3] I2=mul.rs2_q[21] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_39_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_39_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111111000000
.gate SB_LUT4 I0=mul.rs1_q[8] I1=mul.rs2_q[16] I2=mul.rs1_q[21] I3=mul.rs2_q[3] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_39_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111100010001000
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_39_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_39_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_39_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_39_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100111111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_39_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_39_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_39_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_39_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_39_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_39_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_39_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_39_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100001100
.gate SB_LUT4 I0=mul.rs2_q[6] I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_39_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=mul.rs1_q[17] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_39_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_39_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000001111111
.gate SB_LUT4 I0=mul.rs1_q[6] I1=mul.rs2_q[17] I2=mul.rs1_q[14] I3=mul.rs2_q[9] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_39_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111100010001000
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_48_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2 I2=mul.rs1_q[14] I3=mul.rs2_q[17] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_39_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_39_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_39_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_39_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_39_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=mul.rs2_q[18] I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_40_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 I2=mul.rs1_q[5] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_39_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_39_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000001111111
.gate SB_LUT4 I0=mul.rs1_q[3] I1=mul.rs1_q[4] I2=mul.rs2_q[20] I3=mul.rs2_q[19] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_39_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$false I1=mul.rs1_q[6] I2=mul.rs2_q[18] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_39_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_39_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111111000000
.gate SB_LUT4 I0=mul.rs1_q[4] I1=mul.rs2_q[20] I2=mul.rs1_q[5] I3=mul.rs2_q[19] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_39_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111100010001000
.gate SB_LUT4 I0=$false I1=mul.rs1_q[18] I2=mul.rs2_q[6] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_38_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_39_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111111000000
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_40_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_40_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_40_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_39_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I1_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I1_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I1_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I1_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000010110010
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I1_SB_LUT4_O_I1_SB_LUT4_O_I0 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I1_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I2_O I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000111111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I1_O I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100000000
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100001100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_5_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100001100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_6_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=mul.rs1_q[26] I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_5_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 I2=mul.rs2_q[32] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000010111111
.gate SB_LUT4 I0=$false I1=mul.rs1_q[27] I2=mul.rs2_q[32] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_5_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100110000
.gate SB_LUT4 I0=$false I1=mul.rs1_q[30] I2=mul.rs2_q[29] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111111000000
.gate SB_LUT4 I0=mul.rs1_q[28] I1=mul.rs2_q[31] I2=mul.rs1_q[29] I3=mul.rs2_q[30] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111100010001000
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100001100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_7_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3 I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 I2=mul.rs1_q[31] I3=mul.rs2_q[28] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001011101110111
.gate SB_LUT4 I0=mul.rs2_q[29] I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 I2=mul.rs1_q[30] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000001111111
.gate SB_LUT4 I0=mul.rs1_q[28] I1=mul.rs1_q[29] I2=mul.rs2_q[31] I3=mul.rs2_q[30] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I0 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001100110000
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I0 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100001100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_I3_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_I3_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100001100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I2_O I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000111111
.gate SB_LUT4 I0=$false I1=$false I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I2_O O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111111110000
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I1_O I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111111110011
.gate SB_LUT4 I0=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000111001110001
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=mul.rs2_q[29] I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3 I2=mul.rs1_q[31] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000001111111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 I2=mul.rs1_q[29] I3=mul.rs2_q[30] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=mul.rs2_q[23] I1=mul.rs2_q[28] I2=mul.rs2_q[27] I3=mul.rs1_q[32] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001011111111111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100001100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100001100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=mul.rs1_q[27] I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_5_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 I2=mul.rs2_q[32] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000010111111
.gate SB_LUT4 I0=$false I1=mul.rs1_q[28] I2=mul.rs2_q[32] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_5_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100110000
.gate SB_LUT4 I0=$false I1=mul.rs1_q[31] I2=mul.rs2_q[29] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111111000000
.gate SB_LUT4 I0=mul.rs1_q[29] I1=mul.rs2_q[31] I2=mul.rs1_q[30] I3=mul.rs2_q[30] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111100010001000
.gate SB_LUT4 I0=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1001011001101001
.gate SB_LUT4 I0=mul.rs1_q[28] I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_5_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 I2=mul.rs2_q[32] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000010111111
.gate SB_LUT4 I0=$false I1=mul.rs1_q[29] I2=mul.rs2_q[32] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_5_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100110000
.gate SB_LUT4 I0=$false I1=mul.rs1_q[31] I2=mul.rs2_q[30] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111111000000
.gate SB_LUT4 I0=$false I1=$false I2=mul.rs1_q[30] I3=mul.rs2_q[31] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=mul.rs1_q[32] I3=mul.rs2_q[29] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0010101110110010
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100001100
.gate SB_LUT4 I0=$false I1=$false I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000001111
.gate SB_LUT4 I0=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 I2=mul.rs1_q[31] I3=mul.rs2_q[30] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001011101110111
.gate SB_LUT4 I0=mul.rs2_q[23] I1=mul.rs2_q[28] I2=mul.rs2_q[27] I3=mul.rs1_q[32] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1001011000000000
.gate SB_LUT4 I0=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0010101111010100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I0_O I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000111111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_19_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=$false I1=$false I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I0_O O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111111110000
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1011001000101011
.gate SB_LUT4 I0=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1001011001101001
.gate SB_LUT4 I0=mul.rs1_q[29] I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_5_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 I2=mul.rs2_q[32] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000010111111
.gate SB_LUT4 I0=$false I1=mul.rs1_q[30] I2=mul.rs2_q[32] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_5_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100110000
.gate SB_LUT4 I0=$false I1=mul.rs1_q[32] I2=mul.rs2_q[30] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111111000000
.gate SB_LUT4 I0=$false I1=$false I2=mul.rs1_q[31] I3=mul.rs2_q[31] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I0_O I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1101001010110100
.gate SB_LUT4 I0=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1011001000101011
.gate SB_LUT4 I0=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0100110110110010
.gate SB_LUT4 I0=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 I1=mul.rs2_q[30] I2=mul.rs2_q[29] I3=mul.rs1_q[32] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001011111111111
.gate SB_LUT4 I0=mul.rs1_q[30] I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_5_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 I2=mul.rs2_q[32] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000010111111
.gate SB_LUT4 I0=mul.rs1_q[31] I1=mul.rs2_q[32] I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_5_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1011010001001011
.gate SB_LUT4 I0=mul.rs2_q[31] I1=mul.rs2_q[30] I2=mul.rs2_q[29] I3=mul.rs1_q[32] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1001011000000000
.gate SB_LUT4 I0=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2 I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I0_O I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1111100000000111
.gate SB_LUT4 I0=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1101010000101011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001100110000
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I1_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I1_SB_LUT4_O_I1_SB_LUT4_O_I2 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111000110001110
.gate SB_LUT4 I0=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I2_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I2_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000001110001
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I2_SB_LUT4_O_I3_SB_LUT4_O_I0 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I2_SB_LUT4_O_I3_SB_LUT4_O_I1 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_5_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I2_O O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I2_SB_LUT4_O_I3_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100001100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_6_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100001100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=mul.rs1_q[25] I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_5_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 I2=mul.rs2_q[32] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000010111111
.gate SB_LUT4 I0=$false I1=mul.rs1_q[26] I2=mul.rs2_q[32] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_5_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100110000
.gate SB_LUT4 I0=$false I1=mul.rs1_q[29] I2=mul.rs2_q[29] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111111000000
.gate SB_LUT4 I0=mul.rs1_q[27] I1=mul.rs2_q[31] I2=mul.rs1_q[28] I3=mul.rs2_q[30] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111100010001000
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100001100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_8_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=mul.rs2_q[25] I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=mul.rs1_q[31] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000001111111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100001100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2 I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_7_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3 I2=mul.rs1_q[31] I3=mul.rs2_q[27] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001011101110111
.gate SB_LUT4 I0=mul.rs2_q[29] I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 I2=mul.rs1_q[29] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000001111111
.gate SB_LUT4 I0=mul.rs1_q[27] I1=mul.rs1_q[28] I2=mul.rs2_q[31] I3=mul.rs2_q[30] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=mul.rs1_q[31] I1=mul.rs2_q[28] I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_7_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000011101111000
.gate SB_LUT4 I0=$false I1=$false I2=mul.rs1_q[32] I3=mul.rs2_q[27] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_7_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1011001000101011
.gate SB_LUT4 I0=$false I1=$false I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I2_O O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111111110000
.gate SB_LUT4 I0=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I1_O I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1011001001001101
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_7_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011001111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_7_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000000011
.gate SB_LUT4 I0=mul.rs2_q[22] I1=mul.rs2_q[15] I2=mul.rs2_q[26] I3=mul.rs1_q[32] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000111111111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_4_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_CARRY_I1_CO[62] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[62]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_40_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_40_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_CARRY_I1_CO[26] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_39_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_39_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_39_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_40_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_40_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_40_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_40_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_40_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001100110000
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_41_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_41_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_41_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_40_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_40_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_40_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_40_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_40_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_41_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_41_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_41_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_40_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_40_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_40_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_40_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_40_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_40_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_40_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_40_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_40_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_40_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_40_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_40_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_40_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_40_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_40_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_40_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_40_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_41_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_41_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_41_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_40_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_40_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_40_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_40_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_40_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=mul.rs2_q[14] I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_41_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 I2=mul.rs1_q[10] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_40_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_40_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000001111111
.gate SB_LUT4 I0=mul.rs1_q[16] I1=mul.rs1_q[17] I2=mul.rs2_q[7] I3=mul.rs2_q[8] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_40_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$false I1=mul.rs1_q[11] I2=mul.rs2_q[14] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_40_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_40_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111111000000
.gate SB_LUT4 I0=mul.rs1_q[17] I1=mul.rs2_q[8] I2=mul.rs1_q[18] I3=mul.rs2_q[7] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_40_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111100010001000
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_41_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_41_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_41_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_40_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_41_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_41_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_41_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_40_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_41_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_41_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_41_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_40_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_39_I2_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_39_I2_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_39_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_39_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_40_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1011001001001101
.gate SB_LUT4 I0=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_40_I2_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_40_I2_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_40_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_40_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_40_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000011010100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_40_I2_SB_LUT4_O_I3_SB_LUT4_O_I0 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_40_I2_SB_LUT4_O_I3_SB_LUT4_O_I1 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_40_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_42_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_41_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_41_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_41_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_40_I2_SB_LUT4_O_I3_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_40_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_40_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_40_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_40_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_41_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_41_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_41_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_40_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_40_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_40_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_40_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_40_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_41_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_41_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_41_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_40_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100001100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_40_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_40_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_40_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_40_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=mul.rs2_q[21] I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_41_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3 I2=mul.rs1_q[1] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_40_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_40_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000001111111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_28_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 I2=mul.rs1_q[6] I3=mul.rs2_q[3] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_40_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=$false I1=mul.rs1_q[2] I2=mul.rs2_q[21] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_40_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_40_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111111000000
.gate SB_LUT4 I0=mul.rs1_q[7] I1=mul.rs2_q[16] I2=mul.rs1_q[20] I3=mul.rs2_q[3] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_40_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111100010001000
.gate SB_LUT4 I0=mul.rs1_q[12] I1=mul.rs2_q[10] I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_40_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_40_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_40_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111100000000000
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_40_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_40_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_40_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_40_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=$false I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_40_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_40_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_40_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_40_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_40_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_43_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111111110000
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_40_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rs1_q[16] I3=mul.rs2_q[5] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_40_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011000000000000
.gate SB_LUT4 I0=$false I1=mul.rs1_q[16] I2=mul.rs2_q[5] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_40_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_44_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000111111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_40_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_40_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_40_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_40_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_40_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_40_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_40_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_45_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=mul.rs2_q[1] I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_41_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 I2=mul.rs1_q[18] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_40_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_40_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000001111111
.gate SB_LUT4 I0=mul.rs1_q[7] I1=mul.rs1_q[19] I2=mul.rs2_q[0] I3=mul.rs2_q[12] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_40_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$false I1=mul.rs1_q[19] I2=mul.rs2_q[1] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_40_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_40_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111111000000
.gate SB_LUT4 I0=mul.rs1_q[8] I1=mul.rs2_q[12] I2=mul.rs1_q[20] I3=mul.rs2_q[0] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_40_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111100010001000
.gate SB_LUT4 I0=mul.rs1_q[6] I1=mul.rs1_q[15] I2=mul.rs2_q[13] I3=mul.rs2_q[4] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_40_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=mul.rs1_q[12] I1=mul.rs2_q[10] I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_40_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_40_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_40_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000011101111000
.gate SB_LUT4 I0=mul.rs1_q[0] I1=mul.rs2_q[22] I2=mul.rs1_q[7] I3=mul.rs2_q[15] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_40_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111100010001000
.gate SB_LUT4 I0=mul.rs2_q[10] I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_40_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 I2=mul.rs1_q[12] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_40_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I1_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_40_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000001111111
.gate SB_LUT4 I0=mul.rs1_q[11] I1=mul.rs1_q[20] I2=mul.rs2_q[2] I3=mul.rs2_q[11] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_40_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I1_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=mul.rs1_q[11] I1=mul.rs2_q[11] I2=mul.rs1_q[20] I3=mul.rs2_q[2] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_40_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111100010001000
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_40_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_40_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_40_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_40_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100001100
.gate SB_LUT4 I0=mul.rs2_q[6] I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_40_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=mul.rs1_q[16] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_40_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_40_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000001111111
.gate SB_LUT4 I0=mul.rs1_q[5] I1=mul.rs2_q[17] I2=mul.rs1_q[13] I3=mul.rs2_q[9] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_40_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111100010001000
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_49_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2 I2=mul.rs1_q[13] I3=mul.rs2_q[17] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_40_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_40_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_40_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_40_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_40_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=mul.rs2_q[18] I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_41_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 I2=mul.rs1_q[4] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_40_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_40_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000001111111
.gate SB_LUT4 I0=mul.rs1_q[2] I1=mul.rs1_q[3] I2=mul.rs2_q[20] I3=mul.rs2_q[19] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_40_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$false I1=mul.rs1_q[5] I2=mul.rs2_q[18] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_40_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_40_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111111000000
.gate SB_LUT4 I0=mul.rs1_q[3] I1=mul.rs2_q[20] I2=mul.rs1_q[4] I3=mul.rs2_q[19] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_40_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111100010001000
.gate SB_LUT4 I0=$false I1=mul.rs1_q[17] I2=mul.rs2_q[6] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_39_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_40_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111111000000
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_41_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_41_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_41_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_40_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_41_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_41_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_CARRY_I1_CO[25] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_40_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_40_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_40_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_41_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_41_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_41_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_41_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_41_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001100110000
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_42_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_42_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_42_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_41_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_41_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_41_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_41_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_41_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_42_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_42_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_42_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_41_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_41_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_41_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_41_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_41_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_42_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_42_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_42_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_41_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_41_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_41_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_41_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_41_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_42_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_42_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_42_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_41_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_41_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_41_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_41_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_41_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_42_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_42_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_42_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_41_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_41_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_41_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_41_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_41_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_42_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_42_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_42_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_41_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_41_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_41_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_41_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_41_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=mul.rs2_q[14] I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_42_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 I2=mul.rs1_q[9] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_41_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_41_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000001111111
.gate SB_LUT4 I0=mul.rs1_q[15] I1=mul.rs1_q[16] I2=mul.rs2_q[7] I3=mul.rs2_q[8] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_41_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$false I1=mul.rs1_q[10] I2=mul.rs2_q[14] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_41_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_41_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111111000000
.gate SB_LUT4 I0=mul.rs1_q[16] I1=mul.rs2_q[8] I2=mul.rs1_q[17] I3=mul.rs2_q[7] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_41_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111100010001000
.gate SB_LUT4 I0=mul.rs1_q[11] I1=mul.rs2_q[13] I2=mul.rs1_q[20] I3=mul.rs2_q[4] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_41_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111100010001000
.gate SB_LUT4 I0=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_40_I2_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_40_I2_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_40_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_40_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_41_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1101010000101011
.gate SB_LUT4 I0=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_41_I2_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_41_I2_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_41_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_41_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_41_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000011010100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_41_I2_SB_LUT4_O_I3_SB_LUT4_O_I0 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_41_I2_SB_LUT4_O_I3_SB_LUT4_O_I1 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_41_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_43_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_42_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_42_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_42_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_41_I2_SB_LUT4_O_I3_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_41_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_41_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_41_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_41_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_42_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_42_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_42_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_41_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_41_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_41_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_41_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_41_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_41_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_41_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_41_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_41_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=mul.rs2_q[21] I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_42_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 I2=mul.rs1_q[0] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_41_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_41_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000001111111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 I2=mul.rs1_q[18] I3=mul.rs2_q[16] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_41_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=$false I1=mul.rs1_q[1] I2=mul.rs2_q[21] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_41_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_41_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111111000000
.gate SB_LUT4 I0=mul.rs1_q[6] I1=mul.rs2_q[16] I2=mul.rs1_q[19] I3=mul.rs2_q[3] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_41_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111100010001000
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_42_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_42_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_42_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_41_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_41_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_41_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_41_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_41_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=mul.rs1_q[6] I1=mul.rs2_q[15] I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_41_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_41_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_41_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111100000000000
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_41_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2 I2=mul.rs1_q[6] I3=mul.rs2_q[15] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_41_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=mul.rs1_q[11] I1=mul.rs2_q[10] I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_41_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_41_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_41_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000011101111000
.gate SB_LUT4 I0=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_41_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_41_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 I2=mul.rs1_q[11] I3=mul.rs2_q[10] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_41_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001011101110111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_41_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I2=mul.rs1_q[1] I3=mul.rs2_q[2] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_41_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=$false I1=$false I2=mul.rs1_q[10] I3=mul.rs2_q[11] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_41_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_41_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_41_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_41_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_31_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000111111
.gate SB_LUT4 I0=$false I1=$false I2=mul.rs1_q[28] I3=mul.rs2_q[11] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_41_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_31_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 I2=mul.rs1_q[20] I3=mul.rs2_q[10] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_41_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=$false I1=$false I2=mul.rs1_q[19] I3=mul.rs2_q[2] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_41_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=mul.rs1_q[6] I1=mul.rs2_q[15] I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_41_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_41_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_44_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000011101111000
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_41_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rs1_q[15] I3=mul.rs2_q[5] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_41_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011000000000000
.gate SB_LUT4 I0=$false I1=mul.rs1_q[15] I2=mul.rs2_q[5] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_41_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_45_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000111111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_41_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_41_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_41_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_41_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_41_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_41_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_41_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_46_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=mul.rs2_q[1] I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_42_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 I2=mul.rs1_q[17] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_41_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_41_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000001111111
.gate SB_LUT4 I0=mul.rs1_q[6] I1=mul.rs1_q[18] I2=mul.rs2_q[0] I3=mul.rs2_q[12] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_41_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$false I1=mul.rs1_q[18] I2=mul.rs2_q[1] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_41_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_41_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111111000000
.gate SB_LUT4 I0=mul.rs1_q[7] I1=mul.rs2_q[12] I2=mul.rs1_q[19] I3=mul.rs2_q[0] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_41_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111100010001000
.gate SB_LUT4 I0=mul.rs1_q[5] I1=mul.rs1_q[14] I2=mul.rs2_q[13] I3=mul.rs2_q[4] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_41_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_41_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_41_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_41_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_41_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100001100
.gate SB_LUT4 I0=mul.rs2_q[6] I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_41_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=mul.rs1_q[15] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_41_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_41_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000001111111
.gate SB_LUT4 I0=mul.rs1_q[4] I1=mul.rs2_q[17] I2=mul.rs1_q[12] I3=mul.rs2_q[9] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_41_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111100010001000
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_50_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2 I2=mul.rs1_q[12] I3=mul.rs2_q[17] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_41_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_41_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_41_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_41_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_41_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=mul.rs2_q[18] I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_42_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 I2=mul.rs1_q[3] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_41_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_41_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000001111111
.gate SB_LUT4 I0=mul.rs1_q[1] I1=mul.rs1_q[2] I2=mul.rs2_q[20] I3=mul.rs2_q[19] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_41_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$false I1=mul.rs1_q[4] I2=mul.rs2_q[18] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_41_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_41_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111111000000
.gate SB_LUT4 I0=mul.rs1_q[2] I1=mul.rs2_q[20] I2=mul.rs1_q[3] I3=mul.rs2_q[19] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_41_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111100010001000
.gate SB_LUT4 I0=$false I1=mul.rs1_q[16] I2=mul.rs2_q[6] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_40_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_41_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111111000000
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_42_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_42_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_42_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_41_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_42_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_42_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_CARRY_I1_CO[24] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_41_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_41_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_41_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_42_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_42_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_42_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_42_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_42_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001100110000
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_43_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_43_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_43_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_42_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_42_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_42_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_42_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_42_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_43_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_43_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_43_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_42_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_42_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_42_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_42_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_42_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_43_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_43_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_43_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_42_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_42_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_42_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_42_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_42_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_43_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_43_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_43_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_42_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_42_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_42_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_42_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_42_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_43_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_43_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_43_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_42_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_42_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_42_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_42_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_42_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_43_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_43_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_43_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_42_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_42_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_42_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_42_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_42_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=mul.rs2_q[14] I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_43_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 I2=mul.rs1_q[8] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_42_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_42_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000001111111
.gate SB_LUT4 I0=mul.rs1_q[14] I1=mul.rs1_q[15] I2=mul.rs2_q[7] I3=mul.rs2_q[8] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_42_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$false I1=mul.rs1_q[9] I2=mul.rs2_q[14] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_42_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_42_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111111000000
.gate SB_LUT4 I0=mul.rs1_q[15] I1=mul.rs2_q[8] I2=mul.rs1_q[16] I3=mul.rs2_q[7] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_42_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111100010001000
.gate SB_LUT4 I0=mul.rs1_q[10] I1=mul.rs2_q[13] I2=mul.rs1_q[19] I3=mul.rs2_q[4] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_42_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111100010001000
.gate SB_LUT4 I0=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_41_I2_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_41_I2_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_41_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_41_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_42_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1101010000101011
.gate SB_LUT4 I0=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_42_I2_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_42_I2_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_42_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_42_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_42_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000011010100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_42_I2_SB_LUT4_O_I3_SB_LUT4_O_I0 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_42_I2_SB_LUT4_O_I3_SB_LUT4_O_I1 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_42_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_44_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_43_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_43_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_43_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_42_I2_SB_LUT4_O_I3_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_42_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_42_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_42_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_42_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_43_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_43_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_43_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_42_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_42_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_42_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_42_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_42_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_43_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_43_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_43_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_42_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_42_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_42_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_42_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_42_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2 I2=mul.rs1_q[17] I3=mul.rs2_q[16] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_42_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=$false I1=mul.rs1_q[0] I2=mul.rs2_q[21] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_42_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_42_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111111000000
.gate SB_LUT4 I0=mul.rs1_q[5] I1=mul.rs2_q[16] I2=mul.rs1_q[18] I3=mul.rs2_q[3] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_42_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111100010001000
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_42_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_42_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_42_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_42_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=mul.rs1_q[5] I1=mul.rs2_q[15] I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_42_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_42_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_42_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111100000000000
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_42_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2 I2=mul.rs1_q[5] I3=mul.rs2_q[15] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_42_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=mul.rs1_q[10] I1=mul.rs2_q[10] I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_42_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_42_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_42_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000011101111000
.gate SB_LUT4 I0=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_42_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_42_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 I2=mul.rs1_q[10] I3=mul.rs2_q[10] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_42_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001011101110111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_42_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I2=mul.rs1_q[0] I3=mul.rs2_q[2] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_42_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=$false I1=$false I2=mul.rs1_q[9] I3=mul.rs2_q[11] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_42_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_42_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_42_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_42_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_33_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000111111
.gate SB_LUT4 I0=$false I1=$false I2=mul.rs1_q[27] I3=mul.rs2_q[11] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_42_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_33_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 I2=mul.rs1_q[19] I3=mul.rs2_q[10] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_42_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=$false I1=$false I2=mul.rs1_q[18] I3=mul.rs2_q[2] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_42_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=mul.rs1_q[5] I1=mul.rs2_q[15] I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_42_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_42_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_45_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000011101111000
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_42_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rs1_q[14] I3=mul.rs2_q[5] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_42_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011000000000000
.gate SB_LUT4 I0=$false I1=mul.rs1_q[14] I2=mul.rs2_q[5] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_42_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_46_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000111111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_42_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_42_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_42_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_42_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_42_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_42_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_42_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_47_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=mul.rs2_q[1] I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_43_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 I2=mul.rs1_q[16] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_42_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_42_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000001111111
.gate SB_LUT4 I0=mul.rs1_q[5] I1=mul.rs1_q[17] I2=mul.rs2_q[0] I3=mul.rs2_q[12] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_42_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$false I1=mul.rs1_q[17] I2=mul.rs2_q[1] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_42_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_42_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111111000000
.gate SB_LUT4 I0=mul.rs1_q[6] I1=mul.rs2_q[12] I2=mul.rs1_q[18] I3=mul.rs2_q[0] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_42_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111100010001000
.gate SB_LUT4 I0=mul.rs1_q[4] I1=mul.rs1_q[13] I2=mul.rs2_q[13] I3=mul.rs2_q[4] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_42_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_42_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_42_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_42_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_42_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100001100
.gate SB_LUT4 I0=mul.rs2_q[6] I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_42_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=mul.rs1_q[14] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_42_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_42_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000001111111
.gate SB_LUT4 I0=mul.rs1_q[3] I1=mul.rs2_q[17] I2=mul.rs1_q[11] I3=mul.rs2_q[9] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_42_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111100010001000
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_51_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2 I2=mul.rs1_q[11] I3=mul.rs2_q[17] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_42_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_42_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_42_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_42_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_42_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=mul.rs2_q[18] I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_43_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3 I2=mul.rs1_q[2] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_42_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_42_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000001111111
.gate SB_LUT4 I0=mul.rs1_q[0] I1=mul.rs1_q[1] I2=mul.rs2_q[20] I3=mul.rs2_q[19] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_42_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$false I1=mul.rs1_q[3] I2=mul.rs2_q[18] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_42_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_42_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111111000000
.gate SB_LUT4 I0=mul.rs1_q[1] I1=mul.rs2_q[20] I2=mul.rs1_q[2] I3=mul.rs2_q[19] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_42_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111100010001000
.gate SB_LUT4 I0=$false I1=mul.rs1_q[15] I2=mul.rs2_q[6] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_41_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_42_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111111000000
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_43_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_43_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_43_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_42_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100111111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_43_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_43_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_CARRY_I1_CO[23] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_42_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_42_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_42_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_43_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_43_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_43_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_43_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_43_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001100110000
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_44_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_44_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_44_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_43_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_43_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_43_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_43_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_43_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_44_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_44_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_44_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_43_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_43_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_43_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_43_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_43_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_44_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_44_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_44_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_43_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_43_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_43_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_43_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_43_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_44_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_44_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_44_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_43_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_43_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_43_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_43_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_43_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_44_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_44_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_44_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_43_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_43_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_43_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_43_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_43_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_44_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_44_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_44_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_43_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_43_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_43_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_43_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_43_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=mul.rs2_q[14] I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_44_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 I2=mul.rs1_q[7] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_43_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_43_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000001111111
.gate SB_LUT4 I0=mul.rs1_q[13] I1=mul.rs1_q[14] I2=mul.rs2_q[7] I3=mul.rs2_q[8] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_43_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$false I1=mul.rs1_q[8] I2=mul.rs2_q[14] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_43_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_43_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111111000000
.gate SB_LUT4 I0=mul.rs1_q[14] I1=mul.rs2_q[8] I2=mul.rs1_q[15] I3=mul.rs2_q[7] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_43_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111100010001000
.gate SB_LUT4 I0=mul.rs1_q[9] I1=mul.rs2_q[13] I2=mul.rs1_q[18] I3=mul.rs2_q[4] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_43_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111100010001000
.gate SB_LUT4 I0=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_42_I2_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_42_I2_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_42_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_42_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_43_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1101010000101011
.gate SB_LUT4 I0=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_43_I2_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_43_I2_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_43_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_43_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_43_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000010110010
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_43_I2_SB_LUT4_O_I3_SB_LUT4_O_I0 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_43_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_43_I2_SB_LUT4_O_I3_SB_LUT4_O_I1 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_45_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_43_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_43_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_43_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_43_I2_SB_LUT4_O_I3_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_43_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_43_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_43_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_43_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_43_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_43_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_43_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_43_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=mul.rs1_q[3] I1=mul.rs1_q[16] I2=mul.rs2_q[16] I3=mul.rs2_q[3] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_43_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=mul.rs1_q[4] I1=mul.rs2_q[16] I2=mul.rs1_q[17] I3=mul.rs2_q[3] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_43_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111100010001000
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_44_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_44_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_44_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_43_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_44_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_44_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_44_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_43_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_43_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_43_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_43_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_43_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_44_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_44_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_44_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_43_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=mul.rs1_q[4] I1=mul.rs2_q[15] I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_43_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_43_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_43_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111100000000000
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_43_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2 I2=mul.rs1_q[4] I3=mul.rs2_q[15] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_43_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=$false I1=mul.rs1_q[9] I2=mul.rs2_q[10] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_43_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_43_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111111000000
.gate SB_LUT4 I0=mul.rs2_q[10] I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_43_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 I2=mul.rs1_q[9] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_43_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_43_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000001111111
.gate SB_LUT4 I0=mul.rs1_q[8] I1=mul.rs2_q[11] I2=mul.rs1_q[17] I3=mul.rs2_q[2] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_43_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111100010001000
.gate SB_LUT4 I0=mul.rs1_q[4] I1=mul.rs2_q[15] I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_43_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_43_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_46_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000011101111000
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_43_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rs1_q[13] I3=mul.rs2_q[5] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_43_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011000000000000
.gate SB_LUT4 I0=$false I1=mul.rs1_q[13] I2=mul.rs2_q[5] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_43_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_47_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000111111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_43_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_43_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_43_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_43_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_43_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_43_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_43_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_48_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=mul.rs2_q[1] I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_44_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 I2=mul.rs1_q[15] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_43_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_43_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000001111111
.gate SB_LUT4 I0=mul.rs1_q[4] I1=mul.rs1_q[16] I2=mul.rs2_q[0] I3=mul.rs2_q[12] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_43_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$false I1=mul.rs1_q[16] I2=mul.rs2_q[1] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_43_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_43_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111111000000
.gate SB_LUT4 I0=mul.rs1_q[5] I1=mul.rs2_q[12] I2=mul.rs1_q[17] I3=mul.rs2_q[0] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_43_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111100010001000
.gate SB_LUT4 I0=mul.rs1_q[3] I1=mul.rs1_q[12] I2=mul.rs2_q[13] I3=mul.rs2_q[4] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_43_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_43_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_43_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_43_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_43_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_43_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_43_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_43_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_43_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=mul.rs1_q[2] I2=mul.rs2_q[18] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_43_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_43_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111111000000
.gate SB_LUT4 I0=mul.rs1_q[0] I1=mul.rs2_q[20] I2=mul.rs1_q[1] I3=mul.rs2_q[19] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_43_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111100010001000
.gate SB_LUT4 I0=$false I1=mul.rs1_q[14] I2=mul.rs2_q[6] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_42_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_43_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111111000000
.gate SB_LUT4 I0=mul.rs1_q[0] I1=mul.rs1_q[1] I2=mul.rs2_q[19] I3=mul.rs2_q[18] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_43_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=mul.rs1_q[13] I1=mul.rs2_q[6] I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_44_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_44_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_43_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111100000000000
.gate SB_LUT4 I0=mul.rs2_q[6] I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_44_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 I2=mul.rs1_q[13] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_43_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_43_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000001111111
.gate SB_LUT4 I0=mul.rs1_q[2] I1=mul.rs1_q[10] I2=mul.rs2_q[9] I3=mul.rs2_q[17] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_43_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_44_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_44_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_CARRY_I1_CO[22] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_43_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_43_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_43_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_44_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_44_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_44_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_44_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_44_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001100110000
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_45_I2_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_45_I2_SB_LUT4_O_I1_SB_LUT4_O_I3 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_45_I2_SB_LUT4_O_I1_SB_LUT4_O_I2 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_44_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_44_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_44_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_44_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_44_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_45_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_45_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_45_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_44_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_44_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_44_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_44_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_44_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_44_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_44_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_44_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_44_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_44_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_44_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_44_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_44_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_44_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_44_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_44_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_44_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_45_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_45_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_45_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_44_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_44_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_44_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_44_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_44_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=mul.rs2_q[14] I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_45_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 I2=mul.rs1_q[6] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_44_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_44_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000001111111
.gate SB_LUT4 I0=mul.rs1_q[12] I1=mul.rs1_q[13] I2=mul.rs2_q[7] I3=mul.rs2_q[8] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_44_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$false I1=mul.rs1_q[7] I2=mul.rs2_q[14] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_44_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_44_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111111000000
.gate SB_LUT4 I0=mul.rs1_q[13] I1=mul.rs2_q[8] I2=mul.rs1_q[14] I3=mul.rs2_q[7] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_44_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111100010001000
.gate SB_LUT4 I0=mul.rs1_q[8] I1=mul.rs2_q[13] I2=mul.rs1_q[17] I3=mul.rs2_q[4] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_44_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111100010001000
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_45_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_45_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_45_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_44_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_45_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_45_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_45_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_44_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_45_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_45_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_45_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_44_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_43_I2_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_43_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_43_I2_SB_LUT4_O_I3_SB_LUT4_O_I1 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_43_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_44_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000111001110001
.gate SB_LUT4 I0=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_44_I2_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_44_I2_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_44_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_44_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_44_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000010110010
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_44_I2_SB_LUT4_O_I3_SB_LUT4_O_I0 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_44_I2_SB_LUT4_O_I3_SB_LUT4_O_I1 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_44_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_46_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=mul.rs1_q[3] I1=mul.rs2_q[15] I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_44_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_44_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_44_I2_SB_LUT4_O_I3_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111100000000000
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_44_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2 I2=mul.rs1_q[3] I3=mul.rs2_q[15] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_44_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=mul.rs1_q[7] I1=mul.rs2_q[11] I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_44_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_44_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_44_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000011101111000
.gate SB_LUT4 I0=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_44_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2 I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_44_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3 I2=mul.rs1_q[7] I3=mul.rs2_q[11] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_44_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001011101110111
.gate SB_LUT4 I0=$false I1=$false I2=mul.rs1_q[8] I3=mul.rs2_q[10] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_44_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_44_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_44_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_44_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_35_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000111111
.gate SB_LUT4 I0=$false I1=$false I2=mul.rs1_q[25] I3=mul.rs2_q[11] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_44_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_35_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 I2=mul.rs1_q[17] I3=mul.rs2_q[10] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_44_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=$false I1=$false I2=mul.rs1_q[16] I3=mul.rs2_q[2] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_44_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=mul.rs1_q[3] I1=mul.rs2_q[15] I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_44_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_44_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_47_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000011101111000
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_44_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rs1_q[12] I3=mul.rs2_q[5] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_44_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011000000000000
.gate SB_LUT4 I0=$false I1=mul.rs1_q[12] I2=mul.rs2_q[5] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_44_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_48_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000111111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_44_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_44_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_44_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_44_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_44_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_44_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_44_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_49_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=mul.rs2_q[1] I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_45_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 I2=mul.rs1_q[14] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_44_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_44_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000001111111
.gate SB_LUT4 I0=mul.rs1_q[3] I1=mul.rs1_q[15] I2=mul.rs2_q[0] I3=mul.rs2_q[12] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_44_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$false I1=mul.rs1_q[15] I2=mul.rs2_q[1] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_44_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_44_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111111000000
.gate SB_LUT4 I0=mul.rs1_q[4] I1=mul.rs2_q[12] I2=mul.rs1_q[16] I3=mul.rs2_q[0] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_44_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111100010001000
.gate SB_LUT4 I0=mul.rs1_q[2] I1=mul.rs1_q[11] I2=mul.rs2_q[13] I3=mul.rs2_q[4] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_44_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_45_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_45_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_45_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_44_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_44_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_44_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_44_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_44_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_45_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_45_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_45_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_44_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_44_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_44_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_44_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_44_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_45_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_45_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_45_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_44_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_44_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_44_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_44_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_44_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=mul.rs1_q[2] I1=mul.rs1_q[15] I2=mul.rs2_q[16] I3=mul.rs2_q[3] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_44_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=mul.rs1_q[3] I1=mul.rs2_q[16] I2=mul.rs1_q[16] I3=mul.rs2_q[3] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_44_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111100010001000
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_44_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_44_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_44_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_44_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_44_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_44_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_44_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_44_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_45_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 I2=mul.rs1_q[0] I3=mul.rs2_q[18] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_44_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=mul.rs1_q[13] I1=mul.rs2_q[6] I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_44_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_44_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_44_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000011101111000
.gate SB_LUT4 I0=mul.rs1_q[0] I1=mul.rs2_q[19] I2=mul.rs1_q[1] I3=mul.rs2_q[18] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_44_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111100010001000
.gate SB_LUT4 I0=mul.rs1_q[2] I1=mul.rs2_q[17] I2=mul.rs1_q[10] I3=mul.rs2_q[9] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_44_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111100010001000
.gate SB_LUT4 I0=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_45_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2 I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_45_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 I2=mul.rs1_q[1] I3=mul.rs2_q[17] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_44_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001011101110111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_45_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_45_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_CARRY_I1_CO[21] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_44_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_44_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_44_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_45_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_45_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_45_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_45_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_45_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100001100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_45_I2_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_45_I2_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_45_I2_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_45_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_45_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_45_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_45_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_45_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_46_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_46_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_46_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_45_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_45_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_45_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_45_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_45_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_46_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_46_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_46_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_45_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_45_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_45_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_45_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_45_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_46_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_46_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_46_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_45_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_45_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_45_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_45_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_45_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_46_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_46_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_46_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_45_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_45_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_45_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_45_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_45_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=mul.rs2_q[14] I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_46_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 I2=mul.rs1_q[5] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_45_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_45_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000001111111
.gate SB_LUT4 I0=mul.rs1_q[11] I1=mul.rs1_q[12] I2=mul.rs2_q[7] I3=mul.rs2_q[8] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_45_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$false I1=mul.rs1_q[6] I2=mul.rs2_q[14] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_45_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_45_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111111000000
.gate SB_LUT4 I0=mul.rs1_q[12] I1=mul.rs2_q[8] I2=mul.rs1_q[13] I3=mul.rs2_q[7] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_45_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111100010001000
.gate SB_LUT4 I0=mul.rs1_q[7] I1=mul.rs2_q[13] I2=mul.rs1_q[16] I3=mul.rs2_q[4] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_45_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111100010001000
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_46_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_46_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_46_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_45_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_44_I2_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_44_I2_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_44_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_44_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_45_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1011001001001101
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_46_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_46_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_46_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_45_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_45_I2_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_45_I2_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_45_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_45_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_45_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1011001000000000
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_45_I2_SB_LUT4_O_I3_SB_LUT4_O_I0 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_45_I2_SB_LUT4_O_I3_SB_LUT4_O_I1 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_45_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_47_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=mul.rs1_q[2] I1=mul.rs2_q[15] I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_45_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_45_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_45_I2_SB_LUT4_O_I3_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111100000000000
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_45_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2 I2=mul.rs1_q[2] I3=mul.rs2_q[15] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_45_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=$false I1=mul.rs1_q[7] I2=mul.rs2_q[10] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_45_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_45_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111111000000
.gate SB_LUT4 I0=mul.rs2_q[10] I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_45_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3 I2=mul.rs1_q[7] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_45_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_45_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000001111111
.gate SB_LUT4 I0=mul.rs1_q[6] I1=mul.rs1_q[15] I2=mul.rs2_q[2] I3=mul.rs2_q[11] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_45_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=mul.rs1_q[6] I1=mul.rs2_q[11] I2=mul.rs1_q[15] I3=mul.rs2_q[2] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_45_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111100010001000
.gate SB_LUT4 I0=mul.rs1_q[2] I1=mul.rs2_q[15] I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_45_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_45_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_48_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000011101111000
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_45_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rs1_q[11] I3=mul.rs2_q[5] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_45_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011000000000000
.gate SB_LUT4 I0=$false I1=mul.rs1_q[11] I2=mul.rs2_q[5] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_45_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_49_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000111111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_45_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_45_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_45_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_45_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_45_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_45_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_45_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_50_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=mul.rs2_q[1] I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_46_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 I2=mul.rs1_q[13] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_45_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_45_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000001111111
.gate SB_LUT4 I0=mul.rs1_q[2] I1=mul.rs1_q[14] I2=mul.rs2_q[0] I3=mul.rs2_q[12] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_45_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$false I1=mul.rs1_q[14] I2=mul.rs2_q[1] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_45_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_45_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111111000000
.gate SB_LUT4 I0=mul.rs1_q[3] I1=mul.rs2_q[12] I2=mul.rs1_q[15] I3=mul.rs2_q[0] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_45_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111100010001000
.gate SB_LUT4 I0=mul.rs1_q[1] I1=mul.rs1_q[10] I2=mul.rs2_q[13] I3=mul.rs2_q[4] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_45_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_46_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_46_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_46_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_45_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_45_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_45_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_45_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_45_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_46_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_46_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_46_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_45_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100111111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_45_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_45_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_45_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_45_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_46_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_46_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_46_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_45_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_45_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_45_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_45_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_45_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=mul.rs1_q[1] I1=mul.rs1_q[14] I2=mul.rs2_q[16] I3=mul.rs2_q[3] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_45_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=mul.rs1_q[2] I1=mul.rs2_q[16] I2=mul.rs1_q[15] I3=mul.rs2_q[3] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_45_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111100010001000
.gate SB_LUT4 I0=mul.rs1_q[0] I1=mul.rs2_q[18] I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_45_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_45_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_45_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111100010000111
.gate SB_LUT4 I0=mul.rs1_q[0] I1=mul.rs2_q[18] I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_45_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_45_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_45_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000011100001000
.gate SB_LUT4 I0=mul.rs2_q[6] I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_46_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2 I2=mul.rs1_q[11] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_45_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_45_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000001111111
.gate SB_LUT4 I0=mul.rs1_q[0] I1=mul.rs1_q[8] I2=mul.rs2_q[9] I3=mul.rs2_q[17] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_45_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=mul.rs1_q[1] I1=mul.rs2_q[17] I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_45_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_45_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_45_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000011101111000
.gate SB_LUT4 I0=$false I1=$false I2=mul.rs1_q[9] I3=mul.rs2_q[9] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_45_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=mul.rs1_q[12] I3=mul.rs2_q[6] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_45_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_46_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_46_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_CARRY_I1_CO[20] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_45_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_45_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_45_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_46_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_46_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_46_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_46_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_46_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001100110000
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_47_I2_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_47_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_47_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_46_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_46_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_46_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_46_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_46_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_47_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_47_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_47_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_46_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_46_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_46_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_46_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_46_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_47_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_47_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_47_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_46_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_46_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_46_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_46_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_46_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_47_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_47_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_47_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_46_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_46_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_46_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_46_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_46_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_47_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_47_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_47_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_46_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_46_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_46_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_46_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_46_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_47_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_47_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_47_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_46_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_46_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_46_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_46_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_46_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=mul.rs2_q[14] I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_47_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 I2=mul.rs1_q[4] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_46_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_46_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000001111111
.gate SB_LUT4 I0=mul.rs1_q[10] I1=mul.rs1_q[11] I2=mul.rs2_q[7] I3=mul.rs2_q[8] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_46_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$false I1=mul.rs1_q[5] I2=mul.rs2_q[14] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_46_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_46_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111111000000
.gate SB_LUT4 I0=mul.rs1_q[11] I1=mul.rs2_q[8] I2=mul.rs1_q[12] I3=mul.rs2_q[7] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_46_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111100010001000
.gate SB_LUT4 I0=mul.rs1_q[6] I1=mul.rs2_q[13] I2=mul.rs1_q[15] I3=mul.rs2_q[4] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_46_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111100010001000
.gate SB_LUT4 I0=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_45_I2_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_45_I2_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_45_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_45_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_46_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0100110110110010
.gate SB_LUT4 I0=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_46_I2_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_46_I2_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_46_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_46_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_46_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1011001000000000
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_46_I2_SB_LUT4_O_I3_SB_LUT4_O_I0 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_46_I2_SB_LUT4_O_I3_SB_LUT4_O_I1 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_46_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_48_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=mul.rs1_q[1] I1=mul.rs2_q[15] I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_46_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_46_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_46_I2_SB_LUT4_O_I3_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111100000000000
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_46_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2 I2=mul.rs1_q[1] I3=mul.rs2_q[15] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_46_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=$false I1=mul.rs1_q[6] I2=mul.rs2_q[10] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_46_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_46_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111111000000
.gate SB_LUT4 I0=mul.rs2_q[10] I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_46_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3 I2=mul.rs1_q[6] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_46_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_46_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000001111111
.gate SB_LUT4 I0=mul.rs1_q[5] I1=mul.rs1_q[14] I2=mul.rs2_q[2] I3=mul.rs2_q[11] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_46_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=mul.rs1_q[5] I1=mul.rs2_q[11] I2=mul.rs1_q[14] I3=mul.rs2_q[2] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_46_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111100010001000
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_46_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rs1_q[10] I3=mul.rs2_q[5] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_46_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011000000000000
.gate SB_LUT4 I0=$false I1=mul.rs1_q[10] I2=mul.rs2_q[5] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_46_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_50_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000111111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_46_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_46_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_46_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_46_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_46_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_46_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_46_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_51_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=mul.rs2_q[1] I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_46_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=mul.rs1_q[12] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_46_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_46_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000001111111
.gate SB_LUT4 I0=mul.rs1_q[1] I1=mul.rs2_q[12] I2=mul.rs1_q[13] I3=mul.rs2_q[0] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_46_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111100010001000
.gate SB_LUT4 I0=mul.rs1_q[1] I1=mul.rs1_q[13] I2=mul.rs2_q[0] I3=mul.rs2_q[12] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_46_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$false I1=mul.rs1_q[13] I2=mul.rs2_q[1] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_46_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_46_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111111000000
.gate SB_LUT4 I0=mul.rs1_q[2] I1=mul.rs2_q[12] I2=mul.rs1_q[14] I3=mul.rs2_q[0] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_46_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111100010001000
.gate SB_LUT4 I0=mul.rs1_q[0] I1=mul.rs1_q[9] I2=mul.rs2_q[13] I3=mul.rs2_q[4] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_46_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_46_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_46_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_46_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_46_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100111111
.gate SB_LUT4 I0=$false I1=mul.rs1_q[12] I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_46_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_46_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_46_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100000000
.gate SB_LUT4 I0=mul.rs2_q[10] I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_48_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 I2=mul.rs1_q[4] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_46_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_46_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000001111111
.gate SB_LUT4 I0=mul.rs1_q[3] I1=mul.rs1_q[12] I2=mul.rs2_q[2] I3=mul.rs2_q[11] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_46_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_49_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 I2=mul.rs1_q[11] I3=mul.rs2_q[3] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_46_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011000000000000
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_46_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_46_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_46_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_46_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_50_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 I2=mul.rs1_q[0] I3=mul.rs2_q[15] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_46_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_46_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2 I2=mul.rs1_q[12] I3=mul.rs2_q[3] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_46_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011000000000000
.gate SB_LUT4 I0=mul.rs1_q[0] I1=mul.rs2_q[16] I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_46_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_46_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_46_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111100010000111
.gate SB_LUT4 I0=mul.rs2_q[10] I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_50_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 I2=mul.rs1_q[5] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_46_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_46_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000001111111
.gate SB_LUT4 I0=mul.rs1_q[4] I1=mul.rs1_q[13] I2=mul.rs2_q[2] I3=mul.rs2_q[11] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_46_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$false I1=$false I2=mul.rs1_q[13] I3=mul.rs2_q[3] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_46_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=mul.rs1_q[10] I1=mul.rs2_q[6] I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_48_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_48_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_46_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000011101111000
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_46_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_46_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_46_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_46_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_46_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_46_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_46_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_46_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100111111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_46_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_46_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_46_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_46_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=mul.rs1_q[0] I1=mul.rs2_q[16] I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_46_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_46_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_46_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000011100001000
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_46_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_46_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_46_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_46_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_46_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 I2=mul.rs1_q[0] I3=mul.rs2_q[16] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_46_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=mul.rs1_q[1] I1=mul.rs2_q[16] I2=mul.rs1_q[14] I3=mul.rs2_q[3] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_46_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111100010001000
.gate SB_LUT4 I0=mul.rs1_q[11] I1=mul.rs2_q[6] I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_46_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_46_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_46_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000011101111000
.gate SB_LUT4 I0=$false I1=mul.rs1_q[11] I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_46_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_46_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_46_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110000000000
.gate SB_LUT4 I0=mul.rs1_q[0] I1=mul.rs2_q[17] I2=mul.rs1_q[8] I3=mul.rs2_q[9] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_46_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111100010001000
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_48_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2 I2=mul.rs1_q[10] I3=mul.rs2_q[6] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_46_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_47_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_47_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_CARRY_I1_CO[19] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_46_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_46_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_46_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_47_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_47_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_47_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_47_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_47_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001100110000
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_48_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_48_I2_SB_LUT4_O_I3 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_48_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_47_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=$false I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_48_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_48_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_47_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_47_I2_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_47_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_47_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_47_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_48_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_48_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_48_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_47_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_47_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_47_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_47_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_47_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_48_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_48_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_48_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_47_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_47_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_47_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_47_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_47_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_48_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_48_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_48_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_47_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_47_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_47_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_47_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_47_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_48_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_48_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_48_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_47_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_47_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_47_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_47_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_47_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_48_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_48_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_48_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_47_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_47_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_47_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_47_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_47_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=mul.rs2_q[14] I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_48_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 I2=mul.rs1_q[3] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_47_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_47_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000001111111
.gate SB_LUT4 I0=mul.rs1_q[9] I1=mul.rs1_q[10] I2=mul.rs2_q[7] I3=mul.rs2_q[8] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_47_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$false I1=mul.rs1_q[4] I2=mul.rs2_q[14] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_47_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_47_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111111000000
.gate SB_LUT4 I0=mul.rs1_q[10] I1=mul.rs2_q[8] I2=mul.rs1_q[11] I3=mul.rs2_q[7] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_47_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111100010001000
.gate SB_LUT4 I0=mul.rs1_q[5] I1=mul.rs2_q[13] I2=mul.rs1_q[14] I3=mul.rs2_q[4] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_47_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111100010001000
.gate SB_LUT4 I0=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_46_I2_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_46_I2_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_46_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_46_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_47_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0100110110110010
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_48_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_48_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_CARRY_I1_CO[18] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_47_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_47_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_47_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_48_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_48_I2_SB_LUT4_O_I0 I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_48_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_48_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_48_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_48_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0100110111010100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_49_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_49_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_49_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_48_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=$false I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_48_I2_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_48_I2_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_48_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_48_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_48_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_48_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_48_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_49_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_49_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_49_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_48_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100111111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_48_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_48_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_48_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_48_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=mul.rs1_q[11] I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_49_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_49_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_48_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100000000
.gate SB_LUT4 I0=mul.rs1_q[12] I1=mul.rs2_q[3] I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_46_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_46_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_48_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111100010000111
.gate SB_LUT4 I0=mul.rs1_q[4] I1=mul.rs2_q[10] I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_48_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_48_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_48_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111100000000000
.gate SB_LUT4 I0=mul.rs1_q[3] I1=mul.rs2_q[11] I2=mul.rs1_q[12] I3=mul.rs2_q[2] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_48_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111100010001000
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_48_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rs1_q[8] I3=mul.rs2_q[5] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_48_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_53_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_48_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=mul.rs1_q[10] I3=mul.rs2_q[0] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_48_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=$false I1=$false I2=mul.rs1_q[11] I3=mul.rs2_q[1] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_48_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=mul.rs1_q[9] I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_48_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_48_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_48_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110000000000
.gate SB_LUT4 I0=$false I1=$false I2=mul.rs1_q[6] I3=mul.rs2_q[9] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_48_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=mul.rs1_q[9] I1=mul.rs2_q[6] I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_48_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_48_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_48_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000011101111000
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_49_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2 I2=mul.rs1_q[8] I3=mul.rs2_q[6] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_48_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=$false I1=$false I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_48_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_48_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_48_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000001111
.gate SB_LUT4 I0=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_49_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_49_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_49_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_49_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_48_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1101010001001101
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_48_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_48_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_48_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_48_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_49_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_49_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_49_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_48_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_48_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_48_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_48_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_48_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_49_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_49_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_49_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_48_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_48_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_48_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_48_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_48_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_49_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_49_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_49_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_48_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_48_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_48_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_48_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_48_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_49_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_49_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_49_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_48_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_48_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_48_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_48_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_48_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=mul.rs2_q[14] I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_49_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 I2=mul.rs1_q[2] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_48_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_48_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000001111111
.gate SB_LUT4 I0=mul.rs1_q[8] I1=mul.rs1_q[9] I2=mul.rs2_q[7] I3=mul.rs2_q[8] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_48_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$false I1=mul.rs1_q[3] I2=mul.rs2_q[14] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_48_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_48_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111111000000
.gate SB_LUT4 I0=mul.rs1_q[9] I1=mul.rs2_q[8] I2=mul.rs1_q[10] I3=mul.rs2_q[7] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_48_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111100010001000
.gate SB_LUT4 I0=mul.rs1_q[4] I1=mul.rs2_q[13] I2=mul.rs1_q[13] I3=mul.rs2_q[4] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_48_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111100010001000
.gate SB_LUT4 I0=$false I1=$false I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_48_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_48_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_48_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000001111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_48_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_48_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_48_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_48_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_48_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_48_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_48_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_48_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100111111
.gate SB_LUT4 I0=$false I1=$false I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_50_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_50_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_48_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_46_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_46_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_46_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_48_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=mul.rs1_q[10] I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_48_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_48_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_48_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110000000000
.gate SB_LUT4 I0=$false I1=$false I2=mul.rs1_q[7] I3=mul.rs2_q[9] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_48_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_48_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2 I2=mul.rs1_q[9] I3=mul.rs2_q[6] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_48_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_49_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_49_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_CARRY_I1_CO[17] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_48_I2_SB_LUT4_O_I0 I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_48_I2_SB_LUT4_O_I2 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_48_I2_SB_LUT4_O_I1 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_48_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_49_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1001011001101001
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_49_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_49_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_49_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_49_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001100110000
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_50_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_50_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_50_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_49_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_49_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_49_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_49_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_49_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_50_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_50_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_50_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_49_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100000011
.gate SB_LUT4 I0=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_49_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_49_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_49_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_49_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_49_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1001011001101001
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_48_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_48_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_48_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_49_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_50_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_50_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_50_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_50_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_49_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1011001000101011
.gate SB_LUT4 I0=$false I1=$false I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_49_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_49_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_49_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000001111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_50_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_50_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_50_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_49_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_49_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_49_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_49_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_49_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_50_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_50_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_50_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_49_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_49_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_49_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_49_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_49_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_50_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_50_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_50_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_49_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_49_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_49_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_49_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_49_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=mul.rs2_q[14] I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_50_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 I2=mul.rs1_q[1] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_49_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_49_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000001111111
.gate SB_LUT4 I0=mul.rs1_q[7] I1=mul.rs1_q[8] I2=mul.rs2_q[7] I3=mul.rs2_q[8] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_49_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$false I1=mul.rs1_q[2] I2=mul.rs2_q[14] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_49_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_49_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111111000000
.gate SB_LUT4 I0=mul.rs1_q[8] I1=mul.rs2_q[8] I2=mul.rs1_q[9] I3=mul.rs2_q[7] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_49_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111100010001000
.gate SB_LUT4 I0=mul.rs1_q[3] I1=mul.rs2_q[13] I2=mul.rs1_q[12] I3=mul.rs2_q[4] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_49_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111100010001000
.gate SB_LUT4 I0=mul.rs1_q[1] I1=mul.rs2_q[15] I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_46_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_46_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_49_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000011101111000
.gate SB_LUT4 I0=$false I1=$false I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_48_I2_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_48_I2_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_49_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000001111
.gate SB_LUT4 I0=$false I1=$false I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_49_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_49_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_49_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_49_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_49_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_49_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_49_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_50_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_50_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_50_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_49_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100111111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_49_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_49_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_49_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_49_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=mul.rs1_q[10] I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_50_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_50_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_49_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100000000
.gate SB_LUT4 I0=mul.rs1_q[11] I1=mul.rs2_q[3] I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_49_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_49_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_49_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111100010000111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_50_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3 I2=mul.rs1_q[10] I3=mul.rs2_q[3] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_49_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011000000000000
.gate SB_LUT4 I0=mul.rs1_q[3] I1=mul.rs2_q[10] I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_49_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_49_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_49_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111100000000000
.gate SB_LUT4 I0=mul.rs2_q[10] I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_49_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 I2=mul.rs1_q[3] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_49_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I1_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_49_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000001111111
.gate SB_LUT4 I0=mul.rs1_q[2] I1=mul.rs1_q[11] I2=mul.rs2_q[2] I3=mul.rs2_q[11] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_49_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I1_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=mul.rs1_q[2] I1=mul.rs2_q[11] I2=mul.rs1_q[11] I3=mul.rs2_q[2] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_49_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111100010001000
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_49_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rs1_q[7] I3=mul.rs2_q[5] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_49_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=mul.rs1_q[11] I1=mul.rs1_q[9] I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_49_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=mul.rs2_q[0] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_49_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=$false I1=$false I2=mul.rs1_q[10] I3=mul.rs2_q[1] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_49_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=mul.rs1_q[8] I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_49_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_49_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_49_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110000000000
.gate SB_LUT4 I0=$false I1=$false I2=mul.rs1_q[5] I3=mul.rs2_q[9] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_49_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=mul.rs1_q[8] I1=mul.rs2_q[6] I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_49_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_49_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_49_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000011101111000
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_50_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2 I2=mul.rs1_q[7] I3=mul.rs2_q[6] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_49_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_4_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001100110000
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_5_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_5_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_5_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_5_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_5_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_5_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_5_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_5_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_5_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I0_O I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_5_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000111111
.gate SB_LUT4 I0=$false I1=$false I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I0_O O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111111110000
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I2_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I2_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111000110001110
.gate SB_LUT4 I0=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000001110001
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_LUT4_O_I0 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_LUT4_O_I1 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_6_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_5_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_5_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I2_O O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100001100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100001100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_8_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100001100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=mul.rs2_q[25] I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=mul.rs1_q[30] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000001111111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=mul.rs1_q[24] I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_5_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 I2=mul.rs2_q[32] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000010111111
.gate SB_LUT4 I0=$false I1=$false I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=mul.rs2_q[24] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=mul.rs1_q[25] I2=mul.rs2_q[32] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_5_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100110000
.gate SB_LUT4 I0=$false I1=mul.rs1_q[28] I2=mul.rs2_q[29] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111111000000
.gate SB_LUT4 I0=mul.rs1_q[26] I1=mul.rs2_q[31] I2=mul.rs1_q[27] I3=mul.rs2_q[30] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111100010001000
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_5_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_5_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_5_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_7_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1001011001101001
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_5_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_5_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_5_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100001100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_5_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2 I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_7_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3 I2=mul.rs1_q[30] I3=mul.rs2_q[27] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001011101110111
.gate SB_LUT4 I0=mul.rs2_q[29] I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 I2=mul.rs1_q[28] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000001111111
.gate SB_LUT4 I0=mul.rs1_q[26] I1=mul.rs1_q[27] I2=mul.rs2_q[31] I3=mul.rs2_q[30] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=mul.rs1_q[31] I1=mul.rs2_q[27] I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_7_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000011101111000
.gate SB_LUT4 I0=$false I1=$false I2=mul.rs1_q[30] I3=mul.rs2_q[28] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3 I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1011010011010010
.gate SB_LUT4 I0=$false I1=$false I2=mul.rs1_q[31] I3=mul.rs2_q[26] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=mul.rs2_q[26] I2=mul.rs2_q[22] I3=mul.rs1_q[32] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110000000000
.gate SB_LUT4 I0=$false I1=$false I2=mul.rs1_q[32] I3=mul.rs2_q[22] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_5_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_5_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_5_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_7_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1011001000101011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I2_O O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I1_O I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_5_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001100110000
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I1_O I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_7_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000111111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011000000000000
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_5_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_5_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_CARRY_I1_CO[61] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[61]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_50_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_50_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_CARRY_I1_CO[16] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_49_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_49_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_49_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_50_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_50_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_50_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_50_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_50_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001100110000
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_51_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_51_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_51_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_50_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_50_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_50_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_50_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_50_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_51_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_51_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_51_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_50_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_50_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_50_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_50_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_50_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_48_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_48_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_48_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_50_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_51_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_51_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_51_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_50_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_50_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_50_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_50_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_50_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_50_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1001011001101001
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_51_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_51_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_51_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_50_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_50_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_50_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_50_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_50_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_51_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_51_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_51_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_51_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_50_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1011001000101011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_50_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_50_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_50_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_50_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_51_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_51_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_51_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_50_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100111111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_50_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_50_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_50_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_50_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=mul.rs2_q[14] I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_51_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 I2=mul.rs1_q[0] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_50_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_50_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000001111111
.gate SB_LUT4 I0=mul.rs1_q[6] I1=mul.rs1_q[7] I2=mul.rs2_q[7] I3=mul.rs2_q[8] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_50_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$false I1=mul.rs1_q[1] I2=mul.rs2_q[14] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_50_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_50_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111111000000
.gate SB_LUT4 I0=mul.rs1_q[7] I1=mul.rs2_q[8] I2=mul.rs1_q[8] I3=mul.rs2_q[7] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_50_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111100010001000
.gate SB_LUT4 I0=mul.rs1_q[2] I1=mul.rs2_q[13] I2=mul.rs1_q[11] I3=mul.rs2_q[4] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_50_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111100010001000
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_50_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rs1_q[9] I3=mul.rs2_q[5] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_50_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=mul.rs1_q[12] I1=mul.rs2_q[1] I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_50_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_46_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_50_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000011100001000
.gate SB_LUT4 I0=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_48_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1 I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_53_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 I2=mul.rs1_q[0] I3=mul.rs2_q[12] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_50_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001011101110111
.gate SB_LUT4 I0=$false I1=mul.rs1_q[0] I2=mul.rs2_q[15] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_50_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_50_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111111000000
.gate SB_LUT4 I0=$false I1=mul.rs1_q[5] I2=mul.rs2_q[10] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_50_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_50_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111111000000
.gate SB_LUT4 I0=mul.rs1_q[4] I1=mul.rs2_q[11] I2=mul.rs1_q[13] I3=mul.rs2_q[2] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_50_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111100010001000
.gate SB_LUT4 I0=$false I1=$false I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_49_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_49_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_50_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000001111
.gate SB_LUT4 I0=$false I1=$false I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_50_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_50_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_50_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_50_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_50_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_50_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_50_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100111111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_50_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_50_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_50_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_50_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=mul.rs1_q[10] I1=mul.rs2_q[3] I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_50_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_50_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_50_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111100010000111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_51_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 I2=mul.rs1_q[9] I3=mul.rs2_q[3] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_50_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011000000000000
.gate SB_LUT4 I0=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_51_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 I1=mul.rs1_q[9] I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_53_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I1_1_O I3=mul.rs2_q[3] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_50_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1001000000000000
.gate SB_LUT4 I0=$false I1=$false I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_51_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_51_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_50_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=mul.rs1_q[2] I1=mul.rs2_q[10] I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_50_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_50_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_50_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111100000000000
.gate SB_LUT4 I0=mul.rs2_q[10] I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_50_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 I2=mul.rs1_q[2] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_41_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_50_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000001111111
.gate SB_LUT4 I0=mul.rs1_q[1] I1=mul.rs2_q[11] I2=mul.rs1_q[10] I3=mul.rs2_q[2] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_50_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111100010001000
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_50_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rs1_q[6] I3=mul.rs2_q[5] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_50_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=mul.rs1_q[10] I1=mul.rs1_q[8] I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_50_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=mul.rs2_q[0] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_50_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=$false I1=$false I2=mul.rs1_q[9] I3=mul.rs2_q[1] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_50_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=mul.rs1_q[7] I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_50_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_50_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_50_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110000000000
.gate SB_LUT4 I0=$false I1=$false I2=mul.rs1_q[4] I3=mul.rs2_q[9] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_50_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=mul.rs1_q[7] I1=mul.rs2_q[6] I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_50_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_50_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_50_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000011101111000
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_51_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2 I2=mul.rs1_q[6] I3=mul.rs2_q[6] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_50_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_51_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_51_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_CARRY_I1_CO[15] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_50_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_50_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_50_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_51_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_51_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_51_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_51_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_51_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001100110000
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_52_I2_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_52_I2_SB_LUT4_O_I1_SB_LUT4_O_I3 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_52_I2_SB_LUT4_O_I1_SB_LUT4_O_I2 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_51_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_51_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_51_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_51_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_51_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_52_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_52_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_52_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_51_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_51_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_51_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_51_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_51_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_49_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_49_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_49_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_51_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_52_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_52_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_52_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_51_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_51_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_51_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_51_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_51_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_52_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_52_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_52_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_51_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_51_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_51_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_51_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_51_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_52_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_52_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_52_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_51_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_51_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_51_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_51_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_51_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_51_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1001011001101001
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_52_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_52_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_52_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_51_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100111111
.gate SB_LUT4 I0=$false I1=$false I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_51_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_51_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_51_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111111110000
.gate SB_LUT4 I0=$false I1=mul.rs1_q[0] I2=mul.rs2_q[14] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_51_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_51_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111111000000
.gate SB_LUT4 I0=mul.rs1_q[6] I1=mul.rs2_q[8] I2=mul.rs1_q[7] I3=mul.rs2_q[7] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_51_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111100010001000
.gate SB_LUT4 I0=mul.rs1_q[5] I1=mul.rs1_q[6] I2=mul.rs2_q[7] I3=mul.rs2_q[8] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_51_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=mul.rs1_q[1] I1=mul.rs2_q[13] I2=mul.rs1_q[10] I3=mul.rs2_q[4] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_51_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111100010001000
.gate SB_LUT4 I0=$false I1=mul.rs1_q[9] I2=mul.rs2_q[5] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_50_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_51_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111111000000
.gate SB_LUT4 I0=mul.rs1_q[4] I1=mul.rs2_q[10] I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_48_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_48_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_51_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000011101111000
.gate SB_LUT4 I0=$false I1=$false I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_50_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_50_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_51_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000001111
.gate SB_LUT4 I0=$false I1=$false I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_51_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_51_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_51_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_51_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_51_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_51_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_51_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100111111
.gate SB_LUT4 I0=$false I1=$false I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_51_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_51_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_51_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111111110000
.gate SB_LUT4 I0=mul.rs2_q[3] I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_53_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I1_1_O I2=mul.rs1_q[9] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_51_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_51_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0010100011010111
.gate SB_LUT4 I0=mul.rs1_q[8] I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_53_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I1_1_O I2=mul.rs2_q[3] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_52_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_51_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0010110000000000
.gate SB_LUT4 I0=mul.rs1_q[1] I1=mul.rs2_q[10] I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_51_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_51_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_51_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111100000000000
.gate SB_LUT4 I0=mul.rs2_q[10] I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_51_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 I2=mul.rs1_q[1] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_42_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_51_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000001111111
.gate SB_LUT4 I0=mul.rs1_q[0] I1=mul.rs2_q[11] I2=mul.rs1_q[9] I3=mul.rs2_q[2] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_51_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111100010001000
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_51_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rs1_q[5] I3=mul.rs2_q[5] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_51_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=mul.rs1_q[9] I1=mul.rs1_q[7] I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_51_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=mul.rs2_q[0] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_51_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=$false I1=$false I2=mul.rs1_q[8] I3=mul.rs2_q[1] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_51_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=mul.rs1_q[6] I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_51_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_51_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_51_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110000000000
.gate SB_LUT4 I0=$false I1=$false I2=mul.rs1_q[3] I3=mul.rs2_q[9] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_51_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=mul.rs1_q[6] I1=mul.rs2_q[6] I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_51_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_51_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_51_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000011101111000
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_52_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2 I2=mul.rs1_q[2] I3=mul.rs2_q[9] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_51_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_52_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_52_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_CARRY_I1_CO[14] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_51_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_51_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_51_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_52_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_52_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_52_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_52_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_52_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100001100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_52_I2_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_52_I2_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_52_I2_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_52_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_52_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_52_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_52_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_52_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_50_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_50_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_50_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_52_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_53_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_53_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_53_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_52_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_52_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_52_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_52_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_52_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_53_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_53_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_53_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_52_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_52_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_52_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_52_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_52_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_53_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_53_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_53_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_53_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_52_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1011001000101011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_52_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_52_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_52_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_52_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_53_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2 I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_53_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3 I2=mul.rs1_q[8] I3=mul.rs2_q[4] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_52_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001011101110111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_52_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_52_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_52_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_52_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_53_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3 I2=mul.rs1_q[5] I3=mul.rs2_q[7] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_52_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=mul.rs1_q[5] I1=mul.rs2_q[8] I2=mul.rs1_q[6] I3=mul.rs2_q[7] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_52_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111100010001000
.gate SB_LUT4 I0=mul.rs1_q[0] I1=mul.rs2_q[13] I2=mul.rs1_q[9] I3=mul.rs2_q[4] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_52_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111100010001000
.gate SB_LUT4 I0=mul.rs1_q[12] I1=mul.rs2_q[1] I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_50_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_46_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_52_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111100010000111
.gate SB_LUT4 I0=$false I1=mul.rs1_q[8] I2=mul.rs2_q[5] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_48_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_52_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111111000000
.gate SB_LUT4 I0=mul.rs1_q[3] I1=mul.rs2_q[10] I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_49_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_49_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_52_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000011101111000
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_53_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_53_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_53_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_52_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=$false I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_51_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_51_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_52_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000001111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_53_I2_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_53_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_53_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_52_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=$false I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_52_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_52_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_52_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_52_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_52_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_52_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_52_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100111111
.gate SB_LUT4 I0=$false I1=mul.rs1_q[0] I2=mul.rs2_q[10] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_52_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_52_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_52_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rs1_q[4] I3=mul.rs2_q[5] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_52_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=mul.rs1_q[8] I1=mul.rs1_q[6] I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_52_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=mul.rs2_q[0] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_52_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=$false I1=$false I2=mul.rs1_q[7] I3=mul.rs2_q[1] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_52_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_53_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_53_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_52_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=mul.rs1_q[8] I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_53_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I1_1_O I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_52_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rs2_q[3] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_52_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1101001000111100
.gate SB_LUT4 I0=$false I1=mul.rs1_q[2] I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_52_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_52_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_52_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110000000000
.gate SB_LUT4 I0=$false I1=$false I2=mul.rs1_q[5] I3=mul.rs2_q[6] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_52_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=mul.rs1_q[2] I1=mul.rs2_q[9] I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_52_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_52_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_52_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000011101111000
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_50_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2 I2=mul.rs1_q[1] I3=mul.rs2_q[6] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_52_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_53_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_53_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_CARRY_I1_CO[13] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_52_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_52_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_52_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_53_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=$false I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_53_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_53_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_53_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_53_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_53_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_53_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_53_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100001100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_53_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_53_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_53_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_53_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_53_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001100110000
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_53_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_53_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_53_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_53_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_53_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_53_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_53_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_53_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_53_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_53_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100111111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_53_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_53_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_53_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_53_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2 I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3 I2=mul.rs1_q[5] I3=mul.rs2_q[4] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_53_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001011101110111
.gate SB_LUT4 I0=mul.rs1_q[6] I1=mul.rs2_q[4] I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_53_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_53_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_53_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000011101111000
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 I2=mul.rs1_q[2] I3=mul.rs2_q[7] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_53_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=$false I1=mul.rs1_q[3] I2=mul.rs2_q[7] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_53_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_53_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111111000000
.gate SB_LUT4 I0=$false I1=$false I2=mul.rs1_q[2] I3=mul.rs2_q[8] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_53_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=mul.rs1_q[8] I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_50_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2 I2=mul.rs2_q[0] I3=mul.rs1_q[10] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_53_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1011110001001100
.gate SB_LUT4 I0=$false I1=mul.rs1_q[5] I2=mul.rs2_q[5] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_51_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_53_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111111000000
.gate SB_LUT4 I0=mul.rs1_q[0] I1=mul.rs2_q[10] I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_52_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_53_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_53_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000011101111000
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_53_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 I2=mul.rs1_q[17] I3=mul.rs2_q[11] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_43_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_53_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 I2=mul.rs1_q[0] I3=mul.rs2_q[10] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_53_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I1_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=$false I1=$false I2=mul.rs1_q[8] I3=mul.rs2_q[2] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_53_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_53_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_53_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_53_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_53_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_53_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_53_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_53_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_53_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_53_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_53_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_53_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_53_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_53_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_53_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_53_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_53_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_53_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_53_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_53_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_53_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_53_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_53_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_53_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_53_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_53_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_53_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_53_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_53_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_53_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_53_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_53_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_53_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_53_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_53_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 I2=mul.rs1_q[6] I3=mul.rs2_q[4] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_53_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001011101110111
.gate SB_LUT4 I0=mul.rs1_q[7] I1=mul.rs2_q[4] I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_53_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_53_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_53_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000011101111000
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_53_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 I2=mul.rs1_q[3] I3=mul.rs2_q[7] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_53_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=$false I1=mul.rs1_q[4] I2=mul.rs2_q[7] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_53_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_53_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111111000000
.gate SB_LUT4 I0=$false I1=$false I2=mul.rs1_q[3] I3=mul.rs2_q[8] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_53_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=mul.rs1_q[9] I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_49_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2 I2=mul.rs2_q[0] I3=mul.rs1_q[11] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_53_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1011110001001100
.gate SB_LUT4 I0=$false I1=mul.rs1_q[6] I2=mul.rs2_q[5] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_50_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_53_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111111000000
.gate SB_LUT4 I0=mul.rs1_q[1] I1=mul.rs2_q[10] I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_51_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_51_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_53_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000011101111000
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_52_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_52_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_52_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_53_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_53_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_53_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_53_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_53_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_53_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110000101110111
.gate SB_LUT4 I0=$false I1=$false I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_53_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_53_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_53_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111111110000
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_51_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2 I2=mul.rs1_q[0] I3=mul.rs2_q[6] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_53_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=mul.rs1_q[1] I1=mul.rs2_q[9] I2=mul.rs1_q[4] I3=mul.rs2_q[6] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_53_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111100010001000
.gate SB_LUT4 I0=$false I1=$false I2=mul.rs1_q[7] I3=mul.rs2_q[3] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_53_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_55_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2 I2=mul.rs1_q[6] I3=mul.rs2_q[3] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_53_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_53_I2_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_53_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_53_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_53_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_53_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_53_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_53_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_53_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_53_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_53_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_53_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_53_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_53_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_53_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_53_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_53_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_53_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_53_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_53_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_53_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_53_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_53_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_53_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_53_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_53_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_53_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_53_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_53_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_53_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_53_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_53_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_53_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_53_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_53_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_53_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_53_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_53_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1001011001101001
.gate SB_LUT4 I0=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_53_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_53_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 I2=mul.rs1_q[7] I3=mul.rs2_q[4] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_53_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001011101110111
.gate SB_LUT4 I0=mul.rs1_q[8] I1=mul.rs2_q[4] I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_53_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_53_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_53_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000011101111000
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_53_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 I2=mul.rs1_q[4] I3=mul.rs2_q[7] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_53_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=$false I1=mul.rs1_q[5] I2=mul.rs2_q[7] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_53_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_53_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111111000000
.gate SB_LUT4 I0=$false I1=$false I2=mul.rs1_q[4] I3=mul.rs2_q[8] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_53_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=mul.rs1_q[0] I2=mul.rs2_q[12] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_53_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_53_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111111000000
.gate SB_LUT4 I0=$false I1=$false I2=mul.rs1_q[12] I3=mul.rs2_q[0] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_53_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=mul.rs2_q[0] I2=mul.rs1_q[10] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_48_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_53_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100000000
.gate SB_LUT4 I0=$false I1=mul.rs1_q[7] I2=mul.rs2_q[5] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_49_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_53_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111111000000
.gate SB_LUT4 I0=mul.rs1_q[2] I1=mul.rs2_q[10] I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_50_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_50_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_53_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000011101111000
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_51_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_51_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_51_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_53_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=$false I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_52_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_52_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_53_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000001111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_54_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_54_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_CARRY_I1_CO[12] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_53_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_53_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_54_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000001111
.gate SB_LUT4 I0=$false I1=$false I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_54_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_54_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_54_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_55_I2_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_55_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_55_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_54_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_53_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_53_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_53_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_54_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_55_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_55_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_CARRY_I1_CO[11] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_54_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_54_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_55_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000001111
.gate SB_LUT4 I0=$false I1=$false I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_55_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_55_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_55_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_55_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_55_I2_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_55_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_55_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_55_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_55_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_53_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_53_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_53_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_55_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=mul.rs1_q[6] I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_55_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_55_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_55_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110000000000
.gate SB_LUT4 I0=mul.rs1_q[0] I1=mul.rs2_q[9] I2=mul.rs1_q[3] I3=mul.rs2_q[6] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_55_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111100010001000
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 I2=mul.rs1_q[2] I3=mul.rs2_q[6] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_55_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_56_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_56_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_CARRY_I1_CO[10] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_55_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_55_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_56_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000001111
.gate SB_LUT4 I0=$false I1=$false I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I2 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_56_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_5_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_5_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_5_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_5_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_5_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001100110000
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_6_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_6_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_6_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_5_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_5_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_5_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_5_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_5_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_6_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_6_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_6_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_5_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_5_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_5_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_5_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_5_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_6_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_6_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_6_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_5_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_5_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_5_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_5_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_5_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I0_O I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_6_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_5_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000111111
.gate SB_LUT4 I0=$false I1=$false I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_5_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I0_O O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_5_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111111110000
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_I3_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_I3_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_5_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_5_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111000110001110
.gate SB_LUT4 I0=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_5_I2_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_5_I2_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_5_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_5_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000001110001
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_5_I2_SB_LUT4_O_I3_SB_LUT4_O_I0 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_5_I2_SB_LUT4_O_I3_SB_LUT4_O_I1 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_5_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_6_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_6_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I2_O O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_5_I2_SB_LUT4_O_I3_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_5_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_5_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_5_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_5_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100001100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_5_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_5_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_5_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_8_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_5_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_5_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_5_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_5_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100001100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_5_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_5_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_5_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_5_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_5_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100001100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_5_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=mul.rs2_q[25] I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=mul.rs1_q[29] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_5_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000001111111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_5_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_5_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_5_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_5_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_6_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I1=mul.rs1_q[23] I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=mul.rs2_q[32] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_5_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0100110101011111
.gate SB_LUT4 I0=$false I1=mul.rs1_q[24] I2=mul.rs2_q[32] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_5_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_5_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100110000
.gate SB_LUT4 I0=$false I1=mul.rs2_q[5] I2=mul.rs2_q[24] I3=mul.rs1_q[32] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_5_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110000000000
.gate SB_LUT4 I0=$false I1=mul.rs1_q[27] I2=mul.rs2_q[29] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_5_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_5_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111111000000
.gate SB_LUT4 I0=mul.rs1_q[25] I1=mul.rs2_q[31] I2=mul.rs1_q[26] I3=mul.rs2_q[30] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_5_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111100010001000
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_6_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_6_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_6_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_5_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_5_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_5_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_5_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_7_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_5_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1001011001101001
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_6_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_6_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_6_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_5_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100001100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_5_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_5_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_5_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_5_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_6_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2 I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_7_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3 I2=mul.rs1_q[29] I3=mul.rs2_q[27] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_5_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001011101110111
.gate SB_LUT4 I0=mul.rs2_q[29] I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_5_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 I2=mul.rs1_q[27] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_5_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_5_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000001111111
.gate SB_LUT4 I0=mul.rs1_q[25] I1=mul.rs1_q[26] I2=mul.rs2_q[31] I3=mul.rs2_q[30] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_5_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=mul.rs1_q[30] I1=mul.rs2_q[27] I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_5_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_7_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_5_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000011101111000
.gate SB_LUT4 I0=$false I1=$false I2=mul.rs1_q[29] I3=mul.rs2_q[28] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_5_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_5_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_5_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_5_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_6_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_5_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100111111
.gate SB_LUT4 I0=$false I1=$false I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_5_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111111110000
.gate SB_LUT4 I0=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_6_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_6_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_6_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_7_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_5_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1011001000101011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_5_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_5_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I2_O O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_5_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I1_O I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_6_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_5_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001100110000
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I1_O I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_5_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_5_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_5_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_7_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_5_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_5_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1011001000101011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_6_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_6_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_CARRY_I1_CO[60] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[60]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_5_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_5_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_5_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_6_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_6_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_6_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_6_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_6_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001100110000
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_6_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_6_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_6_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_6_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_6_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_6_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_6_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_6_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_6_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_6_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_6_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_6_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_6_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_6_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_6_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_6_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1011001000101011
.gate SB_LUT4 I0=$false I1=$false I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_6_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I0_O O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_6_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111111110000
.gate SB_LUT4 I0=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_5_I2_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_5_I2_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_5_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_6_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111000110001110
.gate SB_LUT4 I0=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_6_I2_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_6_I2_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_6_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_6_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000001110001
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_6_I2_SB_LUT4_O_I3_SB_LUT4_O_I0 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_6_I2_SB_LUT4_O_I3_SB_LUT4_O_I1 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_6_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_8_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_7_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_7_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I2_O O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_6_I2_SB_LUT4_O_I3_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_6_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_6_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_6_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_6_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100001100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_6_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_6_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_6_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_7_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_7_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_7_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_7_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_6_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1011001000101011
.gate SB_LUT4 I0=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_6_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_6_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_6_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_7_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_6_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1001011001101001
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_7_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_7_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_7_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_6_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100001100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_6_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_6_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_6_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_6_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_7_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2 I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_7_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3 I2=mul.rs1_q[28] I3=mul.rs2_q[27] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_6_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001011101110111
.gate SB_LUT4 I0=mul.rs2_q[29] I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_6_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 I2=mul.rs1_q[26] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_6_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_6_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000001111111
.gate SB_LUT4 I0=mul.rs1_q[24] I1=mul.rs1_q[25] I2=mul.rs2_q[31] I3=mul.rs2_q[30] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_6_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=mul.rs1_q[29] I1=mul.rs2_q[27] I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_6_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_7_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_6_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000011101111000
.gate SB_LUT4 I0=$false I1=$false I2=mul.rs1_q[28] I3=mul.rs2_q[28] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_6_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_6_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_6_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_6_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_7_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_6_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100111111
.gate SB_LUT4 I0=$false I1=$false I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_6_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_6_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111111110000
.gate SB_LUT4 I0=$false I1=$false I2=mul.rs1_q[30] I3=mul.rs2_q[26] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_6_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_6_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_6_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_6_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_6_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100001100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_6_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_6_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_6_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_6_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_6_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100001100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_6_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=mul.rs2_q[25] I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=mul.rs1_q[28] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_6_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000001111111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_6_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_6_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_6_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_6_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_7_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I1=mul.rs1_q[22] I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=mul.rs2_q[32] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_6_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0100110101011111
.gate SB_LUT4 I0=mul.rs1_q[23] I1=mul.rs2_q[32] I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_6_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_6_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0100101110110100
.gate SB_LUT4 I0=$false I1=$false I2=mul.rs1_q[31] I3=mul.rs2_q[24] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_6_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=mul.rs1_q[26] I2=mul.rs2_q[29] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_6_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_6_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111111000000
.gate SB_LUT4 I0=mul.rs1_q[24] I1=mul.rs2_q[31] I2=mul.rs1_q[25] I3=mul.rs2_q[30] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_6_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111100010001000
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_7_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_7_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_7_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_6_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_6_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_6_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I2_O O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_6_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I1_O I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_7_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_6_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001100110000
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I1_O I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_6_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_6_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_6_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_7_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_6_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_6_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1011001000101011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_7_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_7_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_CARRY_I1_CO[59] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[59]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_6_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_6_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_6_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_7_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_7_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_7_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_7_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_7_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001100110000
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_8_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_8_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_8_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_7_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_7_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_8_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_8_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_8_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_8_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_8_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_8_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_8_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_8_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_8_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1001011001101001
.gate SB_LUT4 I0=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_8_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_8_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_8_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_19_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001000100010111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_19_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000111111110011
.gate SB_LUT4 I0=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_19_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I0_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0011111111111101
.gate SB_LUT4 I0=$false I1=$false I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_19_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=mul.rs2_q[14] I1=mul.rs2_q[7] I2=mul.rs2_q[8] I3=mul.rs1_q[32] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000111111111
.gate SB_LUT4 I0=$false I1=mul.rs1_q[32] I2=mul.rs2_q[25] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111111000000
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001100110000
.gate SB_LUT4 I0=mul.rs2_q[13] I1=mul.rs2_q[25] I2=mul.rs2_q[4] I3=mul.rs1_q[32] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001011111111111
.gate SB_LUT4 I0=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_6_I2_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_6_I2_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_6_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111000110001110
.gate SB_LUT4 I0=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_7_I2_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_7_I2_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_7_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_7_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000001110001
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_7_I2_SB_LUT4_O_I3_SB_LUT4_O_I0 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_7_I2_SB_LUT4_O_I3_SB_LUT4_O_I1 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_7_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I2_O O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_7_I2_SB_LUT4_O_I3_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_7_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_7_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_7_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_7_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100001100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_7_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_7_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_7_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_7_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_7_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_7_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_7_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_7_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_7_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1001011001101001
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_7_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100001100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_7_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_7_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_7_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_7_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=mul.rs2_q[27] I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 I2=mul.rs1_q[27] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_7_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_7_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000001111111
.gate SB_LUT4 I0=mul.rs1_q[26] I1=mul.rs1_q[31] I2=mul.rs2_q[23] I3=mul.rs2_q[28] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_7_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=mul.rs2_q[29] I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_7_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 I2=mul.rs1_q[25] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_7_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_7_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000001111111
.gate SB_LUT4 I0=mul.rs1_q[23] I1=mul.rs1_q[24] I2=mul.rs2_q[31] I3=mul.rs2_q[30] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_7_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=mul.rs1_q[28] I1=mul.rs2_q[27] I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_7_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_7_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_7_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000011101111000
.gate SB_LUT4 I0=$false I1=$false I2=mul.rs1_q[27] I3=mul.rs2_q[28] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_7_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=mul.rs1_q[32] I3=mul.rs2_q[23] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_7_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_7_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_7_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_7_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3 I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 I2=mul.rs1_q[28] I3=mul.rs2_q[26] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_7_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001011101110111
.gate SB_LUT4 I0=$false I1=$false I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_7_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_7_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111111110000
.gate SB_LUT4 I0=$false I1=$false I2=mul.rs1_q[29] I3=mul.rs2_q[26] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_7_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=mul.rs2_q[10] I1=mul.rs2_q[2] I2=mul.rs2_q[11] I3=mul.rs1_q[32] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_7_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1001011000000000
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_7_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_7_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_7_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_7_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100001100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_7_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_7_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_7_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_7_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_7_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100001100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_7_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=mul.rs2_q[25] I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=mul.rs1_q[27] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_7_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000001111111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_7_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_7_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_7_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_7_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I1=mul.rs1_q[21] I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=mul.rs2_q[32] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_7_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0100110101011111
.gate SB_LUT4 I0=mul.rs1_q[22] I1=mul.rs2_q[32] I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_7_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_7_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0100101110110100
.gate SB_LUT4 I0=$false I1=$false I2=mul.rs1_q[30] I3=mul.rs2_q[24] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_7_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=mul.rs1_q[25] I2=mul.rs2_q[29] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_7_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_7_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111111000000
.gate SB_LUT4 I0=mul.rs1_q[23] I1=mul.rs2_q[31] I2=mul.rs1_q[24] I3=mul.rs2_q[30] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_7_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111100010001000
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_7_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_7_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_7_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I2_O O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_7_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I1_O I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_7_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001100110000
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I1_O I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_7_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_7_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_7_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_7_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_7_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_7_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1011001000101011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_8_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_8_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_CARRY_I1_CO[58] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[58]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_7_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_7_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_7_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_8_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_8_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_8_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_8_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_8_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001100110000
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_8_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_8_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_8_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_8_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_8_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_8_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_8_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_8_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_8_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_8_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_8_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_8_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_8_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_8_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_8_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_8_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_8_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_8_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_8_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_8_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_19_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_8_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001000100010111
.gate SB_LUT4 I0=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_8_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_19_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_8_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_8_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_8_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1110000100011110
.gate SB_LUT4 I0=$false I1=$false I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_8_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_8_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111111110000
.gate SB_LUT4 I0=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_7_I2_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_7_I2_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_7_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_8_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111000110001110
.gate SB_LUT4 I0=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_8_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000001110001
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I0 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I1 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I2_O O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100001100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100001100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=mul.rs2_q[27] I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 I2=mul.rs1_q[26] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000001111111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2 I2=mul.rs1_q[25] I3=mul.rs2_q[23] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=mul.rs2_q[29] I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 I2=mul.rs1_q[24] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000001111111
.gate SB_LUT4 I0=mul.rs1_q[22] I1=mul.rs1_q[23] I2=mul.rs2_q[31] I3=mul.rs2_q[30] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$false I1=mul.rs1_q[27] I2=mul.rs2_q[27] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111111000000
.gate SB_LUT4 I0=mul.rs1_q[26] I1=mul.rs2_q[28] I2=mul.rs1_q[31] I3=mul.rs2_q[23] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111100010001000
.gate SB_LUT4 I0=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_7_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1001011001101001
.gate SB_LUT4 I0=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3 I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3 I2=mul.rs1_q[27] I3=mul.rs2_q[26] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001011101110111
.gate SB_LUT4 I0=$false I1=mul.rs1_q[28] I2=mul.rs2_q[26] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111111000000
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100001100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100001100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=mul.rs2_q[25] I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=mul.rs1_q[26] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000001111111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I1=mul.rs1_q[20] I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=mul.rs2_q[32] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0100110101011111
.gate SB_LUT4 I0=mul.rs1_q[21] I1=mul.rs2_q[32] I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0100101110110100
.gate SB_LUT4 I0=$false I1=$false I2=mul.rs1_q[29] I3=mul.rs2_q[24] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=mul.rs1_q[24] I2=mul.rs2_q[29] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111111000000
.gate SB_LUT4 I0=mul.rs1_q[22] I1=mul.rs2_q[31] I2=mul.rs1_q[23] I3=mul.rs2_q[30] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111100010001000
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I2_O O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100001100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I1_O I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_7_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1011001000101011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_CARRY_I1_CO[57] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[57]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_8_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_8_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_8_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001100110000
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_19_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001000100010111
.gate SB_LUT4 I0=mul.rs1_q[26] I1=mul.rs2_q[25] I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000011101111000
.gate SB_LUT4 I0=mul.rs1_q[25] I1=mul.rs2_q[25] I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111100000000000
.gate SB_LUT4 I0=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_19_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1110000100011110
.gate SB_LUT4 I0=mul.rs1_q[26] I1=mul.rs2_q[25] I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111100000000000
.gate SB_LUT4 I0=mul.rs1_q[27] I1=mul.rs2_q[25] I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000011101111000
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2 I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_19_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001000100010111
.gate SB_LUT4 I0=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_19_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1110000100011110
.gate SB_LUT4 I0=mul.rs1_q[27] I1=mul.rs2_q[25] I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111100000000000
.gate SB_LUT4 I0=mul.rs1_q[28] I1=mul.rs2_q[25] I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000011101111000
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_19_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001000100010111
.gate SB_LUT4 I0=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_19_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1110000100011110
.gate SB_LUT4 I0=mul.rs1_q[28] I1=mul.rs2_q[25] I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111100000000000
.gate SB_LUT4 I0=mul.rs1_q[29] I1=mul.rs2_q[25] I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000011101111000
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_19_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001000100010111
.gate SB_LUT4 I0=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_19_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1110000100011110
.gate SB_LUT4 I0=mul.rs1_q[29] I1=mul.rs2_q[25] I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111100000000000
.gate SB_LUT4 I0=mul.rs1_q[30] I1=mul.rs2_q[25] I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000011101111000
.gate SB_LUT4 I0=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111000110001110
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_19_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001000100010111
.gate SB_LUT4 I0=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_19_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1110000100011110
.gate SB_LUT4 I0=mul.rs1_q[30] I1=mul.rs2_q[25] I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111100000000000
.gate SB_LUT4 I0=$false I1=$false I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111111110000
.gate SB_LUT4 I0=$false I1=mul.rs1_q[31] I2=mul.rs2_q[25] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111111000000
.gate SB_LUT4 I0=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111000110001110
.gate SB_LUT4 I0=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000001110001
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I0 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I1 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100001100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100001100
.gate SB_LUT4 I0=mul.rs2_q[21] I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rs1_q[29] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000001111111
.gate SB_LUT4 I0=$false I1=mul.rs1_q[30] I2=mul.rs2_q[21] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111111000000
.gate SB_LUT4 I0=mul.rs2_q[10] I1=mul.rs2_q[2] I2=mul.rs2_q[11] I3=mul.rs1_q[32] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001011111111111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=mul.rs2_q[21] I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rs1_q[30] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000001111111
.gate SB_LUT4 I0=$false I1=mul.rs1_q[31] I2=mul.rs2_q[21] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111111000000
.gate SB_LUT4 I0=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_7_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1011001000101011
.gate SB_LUT4 I0=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3 I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=mul.rs1_q[24] I3=mul.rs2_q[26] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001011101110111
.gate SB_LUT4 I0=$false I1=$false I2=mul.rs1_q[28] I3=mul.rs2_q[22] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=mul.rs1_q[25] I2=mul.rs2_q[26] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111111000000
.gate SB_LUT4 I0=$false I1=$false I2=mul.rs1_q[29] I3=mul.rs2_q[22] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1001011001101001
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100001100
.gate SB_LUT4 I0=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_7_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1011001000101011
.gate SB_LUT4 I0=mul.rs2_q[21] I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rs1_q[31] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000001111111
.gate SB_LUT4 I0=$false I1=mul.rs2_q[16] I2=mul.rs2_q[3] I3=mul.rs1_q[32] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110000000000
.gate SB_LUT4 I0=$false I1=$false I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rs2_q[16] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=mul.rs1_q[32] I3=mul.rs2_q[3] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000001111
.gate SB_LUT4 I0=mul.rs2_q[16] I1=mul.rs2_q[3] I2=mul.rs2_q[21] I3=mul.rs1_q[32] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001011111111111
.gate SB_LUT4 I0=$false I1=$false I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000001111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001100110000
.gate SB_LUT4 I0=$false I1=mul.rs1_q[32] I2=mul.rs2_q[21] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111111000000
.gate SB_LUT4 I0=$false I1=$false I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_13_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000001111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100001100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100001100
.gate SB_LUT4 I0=mul.rs2_q[27] I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=mul.rs1_q[23] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000001111111
.gate SB_LUT4 I0=mul.rs1_q[22] I1=mul.rs2_q[28] I2=mul.rs1_q[27] I3=mul.rs2_q[23] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111100010001000
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_7_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2 I2=mul.rs1_q[22] I3=mul.rs2_q[23] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=$false I1=mul.rs1_q[24] I2=mul.rs2_q[27] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111111000000
.gate SB_LUT4 I0=mul.rs1_q[23] I1=mul.rs2_q[28] I2=mul.rs1_q[28] I3=mul.rs2_q[23] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111100010001000
.gate SB_LUT4 I0=mul.rs2_q[29] I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rs1_q[21] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000001111111
.gate SB_LUT4 I0=mul.rs1_q[19] I1=mul.rs2_q[31] I2=mul.rs1_q[20] I3=mul.rs2_q[30] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111100010001000
.gate SB_LUT4 I0=mul.rs1_q[19] I1=mul.rs1_q[20] I2=mul.rs2_q[31] I3=mul.rs2_q[30] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=mul.rs2_q[27] I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 I2=mul.rs1_q[24] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000001111111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_6_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2 I2=mul.rs1_q[23] I3=mul.rs2_q[23] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=mul.rs2_q[29] I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 I2=mul.rs1_q[22] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000001111111
.gate SB_LUT4 I0=mul.rs1_q[20] I1=mul.rs1_q[21] I2=mul.rs2_q[31] I3=mul.rs2_q[30] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$false I1=mul.rs1_q[25] I2=mul.rs2_q[27] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111111000000
.gate SB_LUT4 I0=mul.rs1_q[24] I1=mul.rs2_q[28] I2=mul.rs1_q[29] I3=mul.rs2_q[23] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111100010001000
.gate SB_LUT4 I0=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_7_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1001011001101001
.gate SB_LUT4 I0=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3 I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 I2=mul.rs1_q[25] I3=mul.rs2_q[26] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001011101110111
.gate SB_LUT4 I0=$false I1=mul.rs1_q[26] I2=mul.rs2_q[26] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111111000000
.gate SB_LUT4 I0=$false I1=$false I2=mul.rs1_q[30] I3=mul.rs2_q[22] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=mul.rs1_q[32] I3=mul.rs2_q[15] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100001100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=mul.rs2_q[27] I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 I2=mul.rs1_q[25] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000001111111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_5_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2 I2=mul.rs1_q[24] I3=mul.rs2_q[23] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=mul.rs2_q[29] I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 I2=mul.rs1_q[23] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000001111111
.gate SB_LUT4 I0=mul.rs1_q[21] I1=mul.rs1_q[22] I2=mul.rs2_q[31] I3=mul.rs2_q[30] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$false I1=mul.rs1_q[26] I2=mul.rs2_q[27] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111111000000
.gate SB_LUT4 I0=mul.rs1_q[25] I1=mul.rs2_q[28] I2=mul.rs1_q[30] I3=mul.rs2_q[23] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111100010001000
.gate SB_LUT4 I0=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_7_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1001011001101001
.gate SB_LUT4 I0=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3 I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3 I2=mul.rs1_q[26] I3=mul.rs2_q[26] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001011101110111
.gate SB_LUT4 I0=$false I1=mul.rs1_q[27] I2=mul.rs2_q[26] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111111000000
.gate SB_LUT4 I0=$false I1=$false I2=mul.rs1_q[31] I3=mul.rs2_q[22] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100001100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100001100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=mul.rs2_q[25] I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=mul.rs1_q[25] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0000000001111111
.gate SB_LUT4 I0=$false I1=mul.rs2_q[13] I2=mul.rs2_q[4] I3=mul.rs1_q[32] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110000000000
.gate SB_LUT4 I0=$false I1=$false I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_23_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1 I3=mul.rs2_q[13] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=mul.rs2_q[0] I1=mul.rs2_q[12] I2=mul.rs2_q[1] I3=mul.rs1_q[32] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1001011000000000
.gate SB_LUT4 I0=mul.rs2_q[0] I1=mul.rs2_q[12] I2=mul.rs2_q[1] I3=mul.rs1_q[32] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001011111111111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2 I1=mul.rs1_q[19] I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=mul.rs2_q[32] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0100110101011111
.gate SB_LUT4 I0=mul.rs1_q[20] I1=mul.rs2_q[32] I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0100101110110100
.gate SB_LUT4 I0=$false I1=$false I2=mul.rs1_q[28] I3=mul.rs2_q[24] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=mul.rs1_q[23] I2=mul.rs2_q[29] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111111000000
.gate SB_LUT4 I0=mul.rs1_q[21] I1=mul.rs2_q[31] I2=mul.rs1_q[22] I3=mul.rs2_q[30] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111100010001000
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=mul.rs1_q[18] I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=mul.rs2_q[32] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0100110101011111
.gate SB_LUT4 I0=$false I1=$false I2=mul.rs1_q[26] I3=mul.rs2_q[24] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=mul.rs1_q[32] I3=mul.rs2_q[5] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=mul.rs1_q[19] I1=mul.rs2_q[32] I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0100101110110100
.gate SB_LUT4 I0=$false I1=$false I2=mul.rs1_q[27] I3=mul.rs2_q[24] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=mul.rs1_q[22] I2=mul.rs2_q[29] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111111000000
.gate SB_LUT4 I0=mul.rs1_q[20] I1=mul.rs2_q[31] I2=mul.rs1_q[21] I3=mul.rs2_q[30] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111100010001000
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I2_O O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000111011101000
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100001100
.gate SB_LUT4 I0=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_7_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1011001000101011
.gate SB_LUT4 I0=$false I1=$false I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000001111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=mul.rs1_q[5] I1=mul.rs2_q[4] I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000011101111000
.gate SB_LUT4 I0=$false I1=$false I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=mul.rs1_q[1] I3=mul.rs2_q[8] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=mul.rs1_q[2] I2=mul.rs2_q[7] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111111000000
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rs1_q[4] I3=mul.rs2_q[4] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=mul.rs1_q[0] I1=mul.rs2_q[8] I2=mul.rs1_q[1] I3=mul.rs2_q[7] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111100010001000
.gate SB_LUT4 I0=mul.rs1_q[7] I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_51_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2 I2=mul.rs2_q[0] I3=mul.rs1_q[9] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1011110001001100
.gate SB_LUT4 I0=$false I1=mul.rs1_q[4] I2=mul.rs2_q[5] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_52_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111111000000
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100111111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2 I2=mul.rs1_q[3] I3=mul.rs2_q[4] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=mul.rs1_q[6] I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_52_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2 I2=mul.rs2_q[0] I3=mul.rs1_q[8] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1011110001001100
.gate SB_LUT4 I0=$false I1=mul.rs1_q[4] I2=mul.rs2_q[4] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111111000000
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100111111
.gate SB_LUT4 I0=mul.rs1_q[3] I1=mul.rs2_q[4] I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111100000000000
.gate SB_LUT4 I0=$false I1=$false I2=mul.rs1_q[0] I3=mul.rs2_q[7] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=mul.rs1_q[5] I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rs2_q[0] I3=mul.rs1_q[7] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1011110001001100
.gate SB_LUT4 I0=$false I1=$false I2=mul.rs1_q[6] I3=mul.rs2_q[1] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=mul.rs1_q[3] I2=mul.rs2_q[5] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111111000000
.gate SB_LUT4 I0=mul.rs1_q[7] I1=mul.rs1_q[5] I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1 I3=mul.rs2_q[0] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=$false I1=mul.rs2_q[2] I2=mul.rs1_q[7] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000111111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 I2=mul.rs1_q[3] I3=mul.rs2_q[5] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100001100
.gate SB_LUT4 I0=mul.rs1_q[6] I1=mul.rs2_q[3] I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_55_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_55_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000011101111000
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=mul.rs1_q[2] I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110000000000
.gate SB_LUT4 I0=$false I1=$false I2=mul.rs1_q[5] I3=mul.rs2_q[3] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2 I2=mul.rs1_q[1] I3=mul.rs2_q[6] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=$false I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=mul.rs2_q[2] I2=mul.rs1_q[5] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000111111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I1_I2_SB_LUT4_O_I3 I2=mul.rs1_q[2] I3=mul.rs2_q[4] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=mul.rs1_q[3] I1=mul.rs2_q[4] I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000011101111000
.gate SB_LUT4 I0=$false I1=mul.rs1_q[2] I2=mul.rs2_q[5] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111111000000
.gate SB_LUT4 I0=mul.rs1_q[6] I1=mul.rs1_q[4] I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1 I3=mul.rs2_q[0] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=mul.rs1_q[1] I1=mul.rs2_q[6] I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000011101111000
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100001100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=mul.rs2_q[2] I2=mul.rs1_q[6] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000111111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 I2=mul.rs1_q[2] I3=mul.rs2_q[5] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100111111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=mul.rs1_q[2] I1=mul.rs2_q[6] I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000011101111000
.gate SB_LUT4 I0=$false I1=mul.rs1_q[1] I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110000000000
.gate SB_LUT4 I0=$false I1=$false I2=mul.rs1_q[4] I3=mul.rs2_q[3] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=mul.rs1_q[0] I1=mul.rs1_q[3] I2=mul.rs2_q[3] I3=mul.rs2_q[6] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$false I1=$false I2=mul.rd_SB_DFF_Q_59_D_SB_LUT4_O_I3 I3=mul.rd_SB_DFF_Q_59_D_SB_LUT4_O_I2 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=$false I1=$false I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000001111
.gate SB_LUT4 I0=$false I1=$false I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=$false I1=$false I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111111110000
.gate SB_LUT4 I0=$false I1=$false I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=mul.rd_SB_DFF_Q_59_D_SB_LUT4_O_I2_SB_LUT4_O_I2 I1=mul.rd_SB_DFF_Q_59_D_SB_LUT4_O_I2_SB_LUT4_O_I3 I2=mul.rs1_q[1] I3=mul.rs2_q[3] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001011101110111
.gate SB_LUT4 I0=mul.rs1_q[2] I1=mul.rs2_q[3] I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111100010000111
.gate SB_LUT4 I0=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2 I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 I2=mul.rs1_q[2] I3=mul.rs2_q[3] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I0_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0010101110111011
.gate SB_LUT4 I0=$false I1=$false I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I0_O I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=$false I1=$false I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I0_O I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000001111
.gate SB_LUT4 I0=mul.rd_SB_DFF_Q_59_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I1=mul.rd_SB_DFF_Q_59_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 I2=mul.rs1_q[2] I3=mul.rs2_q[2] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001011101110111
.gate SB_LUT4 I0=mul.rs1_q[3] I1=mul.rs2_q[2] I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000011101111000
.gate SB_LUT4 I0=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2 I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 I2=mul.rs1_q[3] I3=mul.rs2_q[2] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I0_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001011101110111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I0_O I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I1_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I1_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I0_O I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I1_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I1_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011110011000011
.gate SB_LUT4 I0=mul.rs1_q[0] I1=mul.rs2_q[6] I2=mul.rs1_q[3] I3=mul.rs2_q[3] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I1_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111100010001000
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100111111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I1_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_I1 I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_I3 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100001100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_59_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 I2=mul.rs1_q[0] I3=mul.rs2_q[4] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=$false I1=mul.rs1_q[1] I2=mul.rs2_q[4] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111111000000
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 I2=mul.rs1_q[1] I3=mul.rs2_q[4] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I1_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I1_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100111111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I1_I2 I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I1_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100001100111100
.gate SB_LUT4 I0=$false I1=mul.rs1_q[2] I2=mul.rs2_q[4] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I1_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I1_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111111000000
.gate SB_LUT4 I0=mul.rs1_q[4] I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rs2_q[0] I3=mul.rs1_q[6] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I1_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1011110001001100
.gate SB_LUT4 I0=$false I1=$false I2=mul.rs1_q[5] I3=mul.rs2_q[1] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=mul.rs1_q[3] I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rs2_q[0] I3=mul.rs1_q[5] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1011110001001100
.gate SB_LUT4 I0=mul.rs1_q[5] I1=mul.rs1_q[3] I2=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1 I3=mul.rs2_q[0] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O I2=mul.rs1_q[1] I3=mul.rs2_q[5] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=$false I1=mul.rs1_q[1] I2=mul.rs2_q[5] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I1_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111111000000
.gate SB_LUT4 I0=$false I1=$false I2=mul.rs1_q[4] I3=mul.rs2_q[1] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=mul.rs1_q[0] I2=mul.rs2_q[5] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111111000000
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 I2=mul.rs1_q[0] I3=mul.rs2_q[5] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=$false I1=mul.rs2_q[2] I2=mul.rs1_q[4] I3=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I1_O O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000111111
.gate SB_LUT4 I0=mul.rs1_q[4] I1=mul.rs1_q[2] I2=mul.rd_SB_DFF_Q_59_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1 I3=mul.rs2_q[0] O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0100000000000000
.gate SB_DFF C=clk D=mul.rd_SB_DFF_Q_59_D Q=mul.rd[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:951|out/sv_url_inc/picorv32_pcpi_fast_mul.sv:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=$false I2=mul.rd_SB_DFF_Q_59_D_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_59_D_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_59_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000001111
.gate SB_LUT4 I0=mul.rs1_q[1] I1=mul.rs2_q[3] I2=mul.rd_SB_DFF_Q_59_D_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_59_D_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_59_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000011101111000
.gate SB_LUT4 I0=mul.rs1_q[2] I1=mul.rs2_q[2] I2=mul.rd_SB_DFF_Q_59_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_59_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_59_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000011101111000
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_60_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I2=mul.rd_SB_DFF_Q_60_D_SB_LUT4_O_I2_SB_LUT4_O_I3 I3=mul.rd_SB_DFF_Q_59_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_59_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111111000000
.gate SB_LUT4 I0=$false I1=mul.rs1_q[0] I2=mul.rs2_q[4] I3=mul.rd_SB_DFF_Q_59_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_59_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111111000000
.gate SB_LUT4 I0=mul.rs1_q[2] I1=mul.rd_SB_DFF_Q_59_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rs2_q[0] I3=mul.rs1_q[4] O=mul.rd_SB_DFF_Q_59_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1011110001001100
.gate SB_LUT4 I0=$false I1=$false I2=mul.rs1_q[3] I3=mul.rs2_q[1] O=mul.rd_SB_DFF_Q_59_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=mul.rd_SB_DFF_Q_60_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 I3=mul.rd_SB_DFF_Q_60_D_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_59_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=mul.rd_SB_DFF_Q_60_D_SB_LUT4_O_I2_SB_LUT4_O_I2 I1=mul.rd_SB_DFF_Q_60_D_SB_LUT4_O_I2_SB_LUT4_O_I3 I2=mul.rs1_q[1] I3=mul.rs2_q[2] O=mul.rd_SB_DFF_Q_59_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1001000000000000
.gate SB_LUT4 I0=mul.rd_SB_DFF_Q_60_D_SB_LUT4_O_I2 I1=mul.rd_SB_DFF_Q_60_D_SB_LUT4_O_I3 I2=mul.rs1_q[0] I3=mul.rs2_q[3] O=mul.rd_SB_DFF_Q_59_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0001011101110111
.gate SB_DFF C=clk D=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[57] Q=mul.rd[57]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:951|out/sv_url_inc/picorv32_pcpi_fast_mul.sv:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=mul.rd_SB_DFF_Q_60_D Q=mul.rd[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:951|out/sv_url_inc/picorv32_pcpi_fast_mul.sv:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=mul.rs1_q[0] I1=mul.rs2_q[3] I2=mul.rd_SB_DFF_Q_60_D_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_60_D_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_60_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1000011101111000
.gate SB_LUT4 I0=mul.rs1_q[1] I1=mul.rs2_q[2] I2=mul.rd_SB_DFF_Q_60_D_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_60_D_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_60_D_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111100010000111
.gate SB_LUT4 I0=$false I1=$false I2=mul.rd_SB_DFF_Q_60_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_60_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_60_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_59_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 I2=mul.rd_SB_DFF_Q_60_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=mul.rd_SB_DFF_Q_60_D_SB_LUT4_O_I2_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=mul.rs1_q[2] I1=mul.rs2_q[1] I2=mul.rs1_q[3] I3=mul.rs2_q[0] O=mul.rd_SB_DFF_Q_60_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111100010001000
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_61_D_SB_LUT4_O_I3 I2=mul.rs1_q[0] I3=mul.rs2_q[2] O=mul.rd_SB_DFF_Q_60_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_DFF C=clk D=mul.rd_SB_DFF_Q_61_D Q=mul.rd[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:951|out/sv_url_inc/picorv32_pcpi_fast_mul.sv:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=mul.rs1_q[0] I2=mul.rs2_q[2] I3=mul.rd_SB_DFF_Q_61_D_SB_LUT4_O_I3 O=mul.rd_SB_DFF_Q_61_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111111000000
.gate SB_LUT4 I0=mul.rs1_q[0] I1=mul.rd_SB_DFF_Q_61_D_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rs2_q[0] I3=mul.rs1_q[2] O=mul.rd_SB_DFF_Q_61_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1011110001001100
.gate SB_LUT4 I0=$false I1=mul.rd_SB_DFF_Q_61_D_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=mul.rs1_q[2] I3=mul.rs2_q[0] O=mul.rd_SB_DFF_Q_60_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=mul.rs1_q[2] I1=mul.rs1_q[0] I2=mul.rd_SB_DFF_Q_61_D_SB_LUT4_O_I3_SB_LUT4_O_I1 I3=mul.rs2_q[0] O=mul.rd_SB_DFF_Q_60_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=$false I1=$false I2=mul.rs1_q[1] I3=mul.rs2_q[1] O=mul.rd_SB_DFF_Q_61_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_DFF C=clk D=mul.rd_SB_DFF_Q_62_D Q=mul.rd[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:951|out/sv_url_inc/picorv32_pcpi_fast_mul.sv:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=mul.rs1_q[0] I1=mul.rs2_q[1] I2=mul.rs1_q[1] I3=mul.rs2_q[0] O=mul.rd_SB_DFF_Q_62_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 0111100010001000
.gate SB_DFF C=clk D=mul.rd_SB_DFF_Q_63_D Q=mul.rd[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:951|out/sv_url_inc/picorv32_pcpi_fast_mul.sv:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=$false I2=mul.rs1_q[0] I3=mul.rs2_q[0] O=mul.rd_SB_DFF_Q_63_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_DFF C=clk D=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[56] Q=mul.rd[56]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:951|out/sv_url_inc/picorv32_pcpi_fast_mul.sv:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[55] Q=mul.rd[55]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:951|out/sv_url_inc/picorv32_pcpi_fast_mul.sv:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[54] Q=mul.rd[54]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:951|out/sv_url_inc/picorv32_pcpi_fast_mul.sv:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=mul.rd[63] Q=mul.rd_q[63]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:951|out/sv_url_inc/picorv32_pcpi_fast_mul.sv:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=mul.rd[62] Q=mul.rd_q[62]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:951|out/sv_url_inc/picorv32_pcpi_fast_mul.sv:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=mul.rd[53] Q=mul.rd_q[53]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:951|out/sv_url_inc/picorv32_pcpi_fast_mul.sv:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=mul.rd[52] Q=mul.rd_q[52]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:951|out/sv_url_inc/picorv32_pcpi_fast_mul.sv:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=mul.rd[51] Q=mul.rd_q[51]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:951|out/sv_url_inc/picorv32_pcpi_fast_mul.sv:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=mul.rd[50] Q=mul.rd_q[50]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:951|out/sv_url_inc/picorv32_pcpi_fast_mul.sv:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=mul.rd[49] Q=mul.rd_q[49]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:951|out/sv_url_inc/picorv32_pcpi_fast_mul.sv:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=mul.rd[48] Q=mul.rd_q[48]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:951|out/sv_url_inc/picorv32_pcpi_fast_mul.sv:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=mul.rd[47] Q=mul.rd_q[47]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:951|out/sv_url_inc/picorv32_pcpi_fast_mul.sv:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=mul.rd[46] Q=mul.rd_q[46]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:951|out/sv_url_inc/picorv32_pcpi_fast_mul.sv:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=mul.rd[45] Q=mul.rd_q[45]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:951|out/sv_url_inc/picorv32_pcpi_fast_mul.sv:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=mul.rd[44] Q=mul.rd_q[44]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:951|out/sv_url_inc/picorv32_pcpi_fast_mul.sv:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=mul.rd[61] Q=mul.rd_q[61]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:951|out/sv_url_inc/picorv32_pcpi_fast_mul.sv:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=mul.rd[43] Q=mul.rd_q[43]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:951|out/sv_url_inc/picorv32_pcpi_fast_mul.sv:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=mul.rd[42] Q=mul.rd_q[42]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:951|out/sv_url_inc/picorv32_pcpi_fast_mul.sv:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=mul.rd[41] Q=mul.rd_q[41]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:951|out/sv_url_inc/picorv32_pcpi_fast_mul.sv:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=mul.rd[40] Q=mul.rd_q[40]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:951|out/sv_url_inc/picorv32_pcpi_fast_mul.sv:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=mul.rd[39] Q=mul.rd_q[39]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:951|out/sv_url_inc/picorv32_pcpi_fast_mul.sv:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=mul.rd[38] Q=mul.rd_q[38]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:951|out/sv_url_inc/picorv32_pcpi_fast_mul.sv:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=mul.rd[37] Q=mul.rd_q[37]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:951|out/sv_url_inc/picorv32_pcpi_fast_mul.sv:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=mul.rd[36] Q=mul.rd_q[36]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:951|out/sv_url_inc/picorv32_pcpi_fast_mul.sv:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=mul.rd[35] Q=mul.rd_q[35]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:951|out/sv_url_inc/picorv32_pcpi_fast_mul.sv:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=mul.rd[34] Q=mul.rd_q[34]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:951|out/sv_url_inc/picorv32_pcpi_fast_mul.sv:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=mul.rd[60] Q=mul.rd_q[60]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:951|out/sv_url_inc/picorv32_pcpi_fast_mul.sv:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=mul.rd[33] Q=mul.rd_q[33]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:951|out/sv_url_inc/picorv32_pcpi_fast_mul.sv:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=mul.rd[32] Q=mul.rd_q[32]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:951|out/sv_url_inc/picorv32_pcpi_fast_mul.sv:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=mul.rd[31] Q=mul.rd_q[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:951|out/sv_url_inc/picorv32_pcpi_fast_mul.sv:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=mul.rd[30] Q=mul.rd_q[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:951|out/sv_url_inc/picorv32_pcpi_fast_mul.sv:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=mul.rd[29] Q=mul.rd_q[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:951|out/sv_url_inc/picorv32_pcpi_fast_mul.sv:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=mul.rd[28] Q=mul.rd_q[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:951|out/sv_url_inc/picorv32_pcpi_fast_mul.sv:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=mul.rd[27] Q=mul.rd_q[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:951|out/sv_url_inc/picorv32_pcpi_fast_mul.sv:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=mul.rd[26] Q=mul.rd_q[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:951|out/sv_url_inc/picorv32_pcpi_fast_mul.sv:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=mul.rd[25] Q=mul.rd_q[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:951|out/sv_url_inc/picorv32_pcpi_fast_mul.sv:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=mul.rd[24] Q=mul.rd_q[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:951|out/sv_url_inc/picorv32_pcpi_fast_mul.sv:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=mul.rd[59] Q=mul.rd_q[59]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:951|out/sv_url_inc/picorv32_pcpi_fast_mul.sv:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=mul.rd[23] Q=mul.rd_q[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:951|out/sv_url_inc/picorv32_pcpi_fast_mul.sv:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=mul.rd[22] Q=mul.rd_q[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:951|out/sv_url_inc/picorv32_pcpi_fast_mul.sv:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=mul.rd[21] Q=mul.rd_q[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:951|out/sv_url_inc/picorv32_pcpi_fast_mul.sv:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=mul.rd[20] Q=mul.rd_q[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:951|out/sv_url_inc/picorv32_pcpi_fast_mul.sv:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=mul.rd[19] Q=mul.rd_q[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:951|out/sv_url_inc/picorv32_pcpi_fast_mul.sv:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=mul.rd[18] Q=mul.rd_q[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:951|out/sv_url_inc/picorv32_pcpi_fast_mul.sv:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=mul.rd[17] Q=mul.rd_q[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:951|out/sv_url_inc/picorv32_pcpi_fast_mul.sv:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=mul.rd[16] Q=mul.rd_q[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:951|out/sv_url_inc/picorv32_pcpi_fast_mul.sv:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=mul.rd[15] Q=mul.rd_q[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:951|out/sv_url_inc/picorv32_pcpi_fast_mul.sv:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=mul.rd[14] Q=mul.rd_q[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:951|out/sv_url_inc/picorv32_pcpi_fast_mul.sv:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=mul.rd[58] Q=mul.rd_q[58]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:951|out/sv_url_inc/picorv32_pcpi_fast_mul.sv:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=mul.rd[13] Q=mul.rd_q[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:951|out/sv_url_inc/picorv32_pcpi_fast_mul.sv:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=mul.rd[12] Q=mul.rd_q[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:951|out/sv_url_inc/picorv32_pcpi_fast_mul.sv:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=mul.rd[11] Q=mul.rd_q[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:951|out/sv_url_inc/picorv32_pcpi_fast_mul.sv:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=mul.rd[10] Q=mul.rd_q[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:951|out/sv_url_inc/picorv32_pcpi_fast_mul.sv:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=mul.rd[9] Q=mul.rd_q[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:951|out/sv_url_inc/picorv32_pcpi_fast_mul.sv:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=mul.rd[8] Q=mul.rd_q[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:951|out/sv_url_inc/picorv32_pcpi_fast_mul.sv:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=mul.rd[7] Q=mul.rd_q[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:951|out/sv_url_inc/picorv32_pcpi_fast_mul.sv:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=mul.rd[6] Q=mul.rd_q[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:951|out/sv_url_inc/picorv32_pcpi_fast_mul.sv:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=mul.rd[5] Q=mul.rd_q[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:951|out/sv_url_inc/picorv32_pcpi_fast_mul.sv:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=mul.rd[4] Q=mul.rd_q[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:951|out/sv_url_inc/picorv32_pcpi_fast_mul.sv:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=mul.rd[57] Q=mul.rd_q[57]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:951|out/sv_url_inc/picorv32_pcpi_fast_mul.sv:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=mul.rd[3] Q=mul.rd_q[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:951|out/sv_url_inc/picorv32_pcpi_fast_mul.sv:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=mul.rd[2] Q=mul.rd_q[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:951|out/sv_url_inc/picorv32_pcpi_fast_mul.sv:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=mul.rd[1] Q=mul.rd_q[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:951|out/sv_url_inc/picorv32_pcpi_fast_mul.sv:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=mul.rd[0] Q=mul.rd_q[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:951|out/sv_url_inc/picorv32_pcpi_fast_mul.sv:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=mul.rd[56] Q=mul.rd_q[56]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:951|out/sv_url_inc/picorv32_pcpi_fast_mul.sv:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=mul.rd[55] Q=mul.rd_q[55]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:951|out/sv_url_inc/picorv32_pcpi_fast_mul.sv:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=mul.rd[54] Q=mul.rd_q[54]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:951|out/sv_url_inc/picorv32_pcpi_fast_mul.sv:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFESR C=clk D=mul.rs1_SB_DFFESR_Q_D E=FETCH_Instr_readym_a0_SB_LUT4_I3_O_SB_LUT4_I3_O Q=mul.rs1[32] R=mul.rs1_SB_DFFESR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:951|out/sv_url_inc/picorv32_pcpi_fast_mul.sv:80|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=mul.rs1_SB_DFFESR_Q_1_D E=FETCH_Instr_readym_a0_SB_LUT4_I3_O_SB_LUT4_I3_O Q=mul.rs1[31] R=FETCH_Instr_reset_a0
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:951|out/sv_url_inc/picorv32_pcpi_fast_mul.sv:80|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=mul.rs1_SB_DFFESR_Q_10_D E=FETCH_Instr_readym_a0_SB_LUT4_I3_O_SB_LUT4_I3_O Q=mul.rs1[22] R=FETCH_Instr_reset_a0
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:951|out/sv_url_inc/picorv32_pcpi_fast_mul.sv:80|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=FETCH_Instr_mul_in1_a1[22] I2=FETCH_Instr_ori_rslt_a0[22] I3=FETCH_Instr_mulblk_valid_a0 O=mul.rs1_SB_DFFESR_Q_10_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_DFFESR C=clk D=mul.rs1_SB_DFFESR_Q_11_D E=FETCH_Instr_readym_a0_SB_LUT4_I3_O_SB_LUT4_I3_O Q=mul.rs1[21] R=FETCH_Instr_reset_a0
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:951|out/sv_url_inc/picorv32_pcpi_fast_mul.sv:80|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=FETCH_Instr_mul_in1_a1[21] I2=FETCH_Instr_ori_rslt_a0[21] I3=FETCH_Instr_mulblk_valid_a0 O=mul.rs1_SB_DFFESR_Q_11_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_DFFESR C=clk D=mul.rs1_SB_DFFESR_Q_12_D E=FETCH_Instr_readym_a0_SB_LUT4_I3_O_SB_LUT4_I3_O Q=mul.rs1[20] R=FETCH_Instr_reset_a0
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:951|out/sv_url_inc/picorv32_pcpi_fast_mul.sv:80|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=FETCH_Instr_mul_in1_a1[20] I2=FETCH_Instr_ori_rslt_a0[20] I3=FETCH_Instr_mulblk_valid_a0 O=mul.rs1_SB_DFFESR_Q_12_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_DFFESR C=clk D=mul.rs1_SB_DFFESR_Q_13_D E=FETCH_Instr_readym_a0_SB_LUT4_I3_O_SB_LUT4_I3_O Q=mul.rs1[19] R=FETCH_Instr_reset_a0
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:951|out/sv_url_inc/picorv32_pcpi_fast_mul.sv:80|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=FETCH_Instr_mul_in1_a1[19] I2=FETCH_Instr_ori_rslt_a0[19] I3=FETCH_Instr_mulblk_valid_a0 O=mul.rs1_SB_DFFESR_Q_13_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_DFFESR C=clk D=mul.rs1_SB_DFFESR_Q_14_D E=FETCH_Instr_readym_a0_SB_LUT4_I3_O_SB_LUT4_I3_O Q=mul.rs1[18] R=FETCH_Instr_reset_a0
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:951|out/sv_url_inc/picorv32_pcpi_fast_mul.sv:80|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=FETCH_Instr_mul_in1_a1[18] I2=FETCH_Instr_ori_rslt_a0[18] I3=FETCH_Instr_mulblk_valid_a0 O=mul.rs1_SB_DFFESR_Q_14_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_DFFESR C=clk D=mul.rs1_SB_DFFESR_Q_15_D E=FETCH_Instr_readym_a0_SB_LUT4_I3_O_SB_LUT4_I3_O Q=mul.rs1[17] R=FETCH_Instr_reset_a0
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:951|out/sv_url_inc/picorv32_pcpi_fast_mul.sv:80|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=FETCH_Instr_mul_in1_a1[17] I2=FETCH_Instr_ori_rslt_a0[17] I3=FETCH_Instr_mulblk_valid_a0 O=mul.rs1_SB_DFFESR_Q_15_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_DFFESR C=clk D=mul.rs1_SB_DFFESR_Q_16_D E=FETCH_Instr_readym_a0_SB_LUT4_I3_O_SB_LUT4_I3_O Q=mul.rs1[16] R=FETCH_Instr_reset_a0
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:951|out/sv_url_inc/picorv32_pcpi_fast_mul.sv:80|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=FETCH_Instr_mul_in1_a1[16] I2=FETCH_Instr_ori_rslt_a0[16] I3=FETCH_Instr_mulblk_valid_a0 O=mul.rs1_SB_DFFESR_Q_16_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_DFFESR C=clk D=mul.rs1_SB_DFFESR_Q_17_D E=FETCH_Instr_readym_a0_SB_LUT4_I3_O_SB_LUT4_I3_O Q=mul.rs1[15] R=FETCH_Instr_reset_a0
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:951|out/sv_url_inc/picorv32_pcpi_fast_mul.sv:80|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=FETCH_Instr_mul_in1_a1[15] I2=FETCH_Instr_ori_rslt_a0[15] I3=FETCH_Instr_mulblk_valid_a0 O=mul.rs1_SB_DFFESR_Q_17_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_DFFESR C=clk D=mul.rs1_SB_DFFESR_Q_18_D E=FETCH_Instr_readym_a0_SB_LUT4_I3_O_SB_LUT4_I3_O Q=mul.rs1[14] R=FETCH_Instr_reset_a0
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:951|out/sv_url_inc/picorv32_pcpi_fast_mul.sv:80|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=FETCH_Instr_mul_in1_a1[14] I2=FETCH_Instr_ori_rslt_a0[14] I3=FETCH_Instr_mulblk_valid_a0 O=mul.rs1_SB_DFFESR_Q_18_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_DFFESR C=clk D=mul.rs1_SB_DFFESR_Q_19_D E=FETCH_Instr_readym_a0_SB_LUT4_I3_O_SB_LUT4_I3_O Q=mul.rs1[13] R=FETCH_Instr_reset_a0
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:951|out/sv_url_inc/picorv32_pcpi_fast_mul.sv:80|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=FETCH_Instr_mul_in1_a1[13] I2=FETCH_Instr_ori_rslt_a0[13] I3=FETCH_Instr_mulblk_valid_a0 O=mul.rs1_SB_DFFESR_Q_19_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=FETCH_Instr_mul_in1_a1[31] I2=FETCH_Instr_ori_rslt_a0[31] I3=FETCH_Instr_mulblk_valid_a0 O=mul.rs1_SB_DFFESR_Q_1_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_DFFESR C=clk D=mul.rs1_SB_DFFESR_Q_2_D E=FETCH_Instr_readym_a0_SB_LUT4_I3_O_SB_LUT4_I3_O Q=mul.rs1[30] R=FETCH_Instr_reset_a0
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:951|out/sv_url_inc/picorv32_pcpi_fast_mul.sv:80|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=mul.rs1_SB_DFFESR_Q_20_D E=FETCH_Instr_readym_a0_SB_LUT4_I3_O_SB_LUT4_I3_O Q=mul.rs1[12] R=FETCH_Instr_reset_a0
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:951|out/sv_url_inc/picorv32_pcpi_fast_mul.sv:80|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=FETCH_Instr_mul_in1_a1[12] I2=FETCH_Instr_ori_rslt_a0[12] I3=FETCH_Instr_mulblk_valid_a0 O=mul.rs1_SB_DFFESR_Q_20_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_DFFESR C=clk D=mul.rs1_SB_DFFESR_Q_21_D E=FETCH_Instr_readym_a0_SB_LUT4_I3_O_SB_LUT4_I3_O Q=mul.rs1[11] R=FETCH_Instr_reset_a0
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:951|out/sv_url_inc/picorv32_pcpi_fast_mul.sv:80|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=FETCH_Instr_mul_in1_a1[11] I2=FETCH_Instr_ori_rslt_a0[11] I3=FETCH_Instr_mulblk_valid_a0 O=mul.rs1_SB_DFFESR_Q_21_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_DFFESR C=clk D=mul.rs1_SB_DFFESR_Q_22_D E=FETCH_Instr_readym_a0_SB_LUT4_I3_O_SB_LUT4_I3_O Q=mul.rs1[10] R=FETCH_Instr_reset_a0
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:951|out/sv_url_inc/picorv32_pcpi_fast_mul.sv:80|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=FETCH_Instr_mul_in1_a1[10] I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a0[10] I3=FETCH_Instr_mulblk_valid_a0 O=mul.rs1_SB_DFFESR_Q_22_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_DFFESR C=clk D=mul.rs1_SB_DFFESR_Q_23_D E=FETCH_Instr_readym_a0_SB_LUT4_I3_O_SB_LUT4_I3_O Q=mul.rs1[9] R=FETCH_Instr_reset_a0
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:951|out/sv_url_inc/picorv32_pcpi_fast_mul.sv:80|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=FETCH_Instr_mul_in1_a1[9] I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a0[9] I3=FETCH_Instr_mulblk_valid_a0 O=mul.rs1_SB_DFFESR_Q_23_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_DFFESR C=clk D=mul.rs1_SB_DFFESR_Q_24_D E=FETCH_Instr_readym_a0_SB_LUT4_I3_O_SB_LUT4_I3_O Q=mul.rs1[8] R=FETCH_Instr_reset_a0
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:951|out/sv_url_inc/picorv32_pcpi_fast_mul.sv:80|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=FETCH_Instr_mul_in1_a1[8] I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a0[8] I3=FETCH_Instr_mulblk_valid_a0 O=mul.rs1_SB_DFFESR_Q_24_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_DFFESR C=clk D=mul.rs1_SB_DFFESR_Q_25_D E=FETCH_Instr_readym_a0_SB_LUT4_I3_O_SB_LUT4_I3_O Q=mul.rs1[7] R=FETCH_Instr_reset_a0
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:951|out/sv_url_inc/picorv32_pcpi_fast_mul.sv:80|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=FETCH_Instr_mul_in1_a1[7] I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a0[7] I3=FETCH_Instr_mulblk_valid_a0 O=mul.rs1_SB_DFFESR_Q_25_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_DFFESR C=clk D=mul.rs1_SB_DFFESR_Q_26_D E=FETCH_Instr_readym_a0_SB_LUT4_I3_O_SB_LUT4_I3_O Q=mul.rs1[6] R=FETCH_Instr_reset_a0
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:951|out/sv_url_inc/picorv32_pcpi_fast_mul.sv:80|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=FETCH_Instr_mul_in1_a1[6] I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a0[6] I3=FETCH_Instr_mulblk_valid_a0 O=mul.rs1_SB_DFFESR_Q_26_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_DFFESR C=clk D=mul.rs1_SB_DFFESR_Q_27_D E=FETCH_Instr_readym_a0_SB_LUT4_I3_O_SB_LUT4_I3_O Q=mul.rs1[5] R=FETCH_Instr_reset_a0
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:951|out/sv_url_inc/picorv32_pcpi_fast_mul.sv:80|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=FETCH_Instr_mul_in1_a1[5] I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a0[5] I3=FETCH_Instr_mulblk_valid_a0 O=mul.rs1_SB_DFFESR_Q_27_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_DFFESR C=clk D=mul.rs1_SB_DFFESR_Q_28_D E=FETCH_Instr_readym_a0_SB_LUT4_I3_O_SB_LUT4_I3_O Q=mul.rs1[4] R=FETCH_Instr_reset_a0
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:951|out/sv_url_inc/picorv32_pcpi_fast_mul.sv:80|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=FETCH_Instr_mul_in1_a1[4] I2=FETCH_Instr_ori_rslt_a0[4] I3=FETCH_Instr_mulblk_valid_a0 O=mul.rs1_SB_DFFESR_Q_28_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_DFFESR C=clk D=mul.rs1_SB_DFFESR_Q_29_D E=FETCH_Instr_readym_a0_SB_LUT4_I3_O_SB_LUT4_I3_O Q=mul.rs1[3] R=FETCH_Instr_reset_a0
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:951|out/sv_url_inc/picorv32_pcpi_fast_mul.sv:80|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=FETCH_Instr_mul_in1_a1[3] I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a0[3] I3=FETCH_Instr_mulblk_valid_a0 O=mul.rs1_SB_DFFESR_Q_29_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=FETCH_Instr_mul_in1_a1[30] I2=FETCH_Instr_ori_rslt_a0[30] I3=FETCH_Instr_mulblk_valid_a0 O=mul.rs1_SB_DFFESR_Q_2_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_DFFESR C=clk D=mul.rs1_SB_DFFESR_Q_3_D E=FETCH_Instr_readym_a0_SB_LUT4_I3_O_SB_LUT4_I3_O Q=mul.rs1[29] R=FETCH_Instr_reset_a0
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:951|out/sv_url_inc/picorv32_pcpi_fast_mul.sv:80|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=mul.rs1_SB_DFFESR_Q_30_D E=FETCH_Instr_readym_a0_SB_LUT4_I3_O_SB_LUT4_I3_O Q=mul.rs1[2] R=FETCH_Instr_reset_a0
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:951|out/sv_url_inc/picorv32_pcpi_fast_mul.sv:80|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=FETCH_Instr_mul_in1_a1[2] I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a0[2] I3=FETCH_Instr_mulblk_valid_a0 O=mul.rs1_SB_DFFESR_Q_30_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_DFFESR C=clk D=mul.rs1_SB_DFFESR_Q_31_D E=FETCH_Instr_readym_a0_SB_LUT4_I3_O_SB_LUT4_I3_O Q=mul.rs1[1] R=FETCH_Instr_reset_a0
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:951|out/sv_url_inc/picorv32_pcpi_fast_mul.sv:80|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=FETCH_Instr_mul_in1_a1[1] I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a0[1] I3=FETCH_Instr_mulblk_valid_a0 O=mul.rs1_SB_DFFESR_Q_31_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_DFFESR C=clk D=mul.rs1_SB_DFFESR_Q_32_D E=FETCH_Instr_readym_a0_SB_LUT4_I3_O_SB_LUT4_I3_O Q=mul.rs1[0] R=FETCH_Instr_reset_a0
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:951|out/sv_url_inc/picorv32_pcpi_fast_mul.sv:80|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=FETCH_Instr_mul_in1_a1[0] I2=L1b_FETCH_Instr_Src[1].L1_reg_value_a0[0] I3=FETCH_Instr_mulblk_valid_a0 O=mul.rs1_SB_DFFESR_Q_32_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=FETCH_Instr_mul_in1_a1[29] I2=FETCH_Instr_ori_rslt_a0[29] I3=FETCH_Instr_mulblk_valid_a0 O=mul.rs1_SB_DFFESR_Q_3_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_DFFESR C=clk D=mul.rs1_SB_DFFESR_Q_4_D E=FETCH_Instr_readym_a0_SB_LUT4_I3_O_SB_LUT4_I3_O Q=mul.rs1[28] R=FETCH_Instr_reset_a0
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:951|out/sv_url_inc/picorv32_pcpi_fast_mul.sv:80|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=FETCH_Instr_mul_in1_a1[28] I2=FETCH_Instr_ori_rslt_a0[28] I3=FETCH_Instr_mulblk_valid_a0 O=mul.rs1_SB_DFFESR_Q_4_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_DFFESR C=clk D=mul.rs1_SB_DFFESR_Q_5_D E=FETCH_Instr_readym_a0_SB_LUT4_I3_O_SB_LUT4_I3_O Q=mul.rs1[27] R=FETCH_Instr_reset_a0
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:951|out/sv_url_inc/picorv32_pcpi_fast_mul.sv:80|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=FETCH_Instr_mul_in1_a1[27] I2=FETCH_Instr_ori_rslt_a0[27] I3=FETCH_Instr_mulblk_valid_a0 O=mul.rs1_SB_DFFESR_Q_5_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_DFFESR C=clk D=mul.rs1_SB_DFFESR_Q_6_D E=FETCH_Instr_readym_a0_SB_LUT4_I3_O_SB_LUT4_I3_O Q=mul.rs1[26] R=FETCH_Instr_reset_a0
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:951|out/sv_url_inc/picorv32_pcpi_fast_mul.sv:80|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=FETCH_Instr_mul_in1_a1[26] I2=FETCH_Instr_ori_rslt_a0[26] I3=FETCH_Instr_mulblk_valid_a0 O=mul.rs1_SB_DFFESR_Q_6_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_DFFESR C=clk D=mul.rs1_SB_DFFESR_Q_7_D E=FETCH_Instr_readym_a0_SB_LUT4_I3_O_SB_LUT4_I3_O Q=mul.rs1[25] R=FETCH_Instr_reset_a0
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:951|out/sv_url_inc/picorv32_pcpi_fast_mul.sv:80|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=FETCH_Instr_mul_in1_a1[25] I2=FETCH_Instr_ori_rslt_a0[25] I3=FETCH_Instr_mulblk_valid_a0 O=mul.rs1_SB_DFFESR_Q_7_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_DFFESR C=clk D=mul.rs1_SB_DFFESR_Q_8_D E=FETCH_Instr_readym_a0_SB_LUT4_I3_O_SB_LUT4_I3_O Q=mul.rs1[24] R=FETCH_Instr_reset_a0
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:951|out/sv_url_inc/picorv32_pcpi_fast_mul.sv:80|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=FETCH_Instr_mul_in1_a1[24] I2=FETCH_Instr_ori_rslt_a0[24] I3=FETCH_Instr_mulblk_valid_a0 O=mul.rs1_SB_DFFESR_Q_8_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_DFFESR C=clk D=mul.rs1_SB_DFFESR_Q_9_D E=FETCH_Instr_readym_a0_SB_LUT4_I3_O_SB_LUT4_I3_O Q=mul.rs1[23] R=FETCH_Instr_reset_a0
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:951|out/sv_url_inc/picorv32_pcpi_fast_mul.sv:80|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=FETCH_Instr_mul_in1_a1[23] I2=FETCH_Instr_ori_rslt_a0[23] I3=FETCH_Instr_mulblk_valid_a0 O=mul.rs1_SB_DFFESR_Q_9_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_reset_a0 I3=mul.rs1_SB_DFFESR_Q_1_D O=mul.rs1_SB_DFFESR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=$false I1=$false I2=mul.instr_any_mulh_SB_LUT4_O_I3 I3=mul.rs2_SB_DFFESR_Q_R O=mul.rs1_SB_DFFESR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111100000000
.gate SB_DFF C=clk D=mul.rs1[32] Q=mul.rs1_q[32]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:951|out/sv_url_inc/picorv32_pcpi_fast_mul.sv:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=mul.rs1[31] Q=mul.rs1_q[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:951|out/sv_url_inc/picorv32_pcpi_fast_mul.sv:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=mul.rs1[22] Q=mul.rs1_q[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:951|out/sv_url_inc/picorv32_pcpi_fast_mul.sv:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=mul.rs1[21] Q=mul.rs1_q[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:951|out/sv_url_inc/picorv32_pcpi_fast_mul.sv:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=mul.rs1[20] Q=mul.rs1_q[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:951|out/sv_url_inc/picorv32_pcpi_fast_mul.sv:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=mul.rs1[19] Q=mul.rs1_q[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:951|out/sv_url_inc/picorv32_pcpi_fast_mul.sv:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=mul.rs1[18] Q=mul.rs1_q[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:951|out/sv_url_inc/picorv32_pcpi_fast_mul.sv:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=mul.rs1[17] Q=mul.rs1_q[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:951|out/sv_url_inc/picorv32_pcpi_fast_mul.sv:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=mul.rs1[16] Q=mul.rs1_q[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:951|out/sv_url_inc/picorv32_pcpi_fast_mul.sv:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=mul.rs1[15] Q=mul.rs1_q[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:951|out/sv_url_inc/picorv32_pcpi_fast_mul.sv:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=mul.rs1[14] Q=mul.rs1_q[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:951|out/sv_url_inc/picorv32_pcpi_fast_mul.sv:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=mul.rs1[13] Q=mul.rs1_q[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:951|out/sv_url_inc/picorv32_pcpi_fast_mul.sv:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=mul.rs1[30] Q=mul.rs1_q[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:951|out/sv_url_inc/picorv32_pcpi_fast_mul.sv:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=mul.rs1[12] Q=mul.rs1_q[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:951|out/sv_url_inc/picorv32_pcpi_fast_mul.sv:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=mul.rs1[11] Q=mul.rs1_q[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:951|out/sv_url_inc/picorv32_pcpi_fast_mul.sv:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=mul.rs1[10] Q=mul.rs1_q[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:951|out/sv_url_inc/picorv32_pcpi_fast_mul.sv:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=mul.rs1[9] Q=mul.rs1_q[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:951|out/sv_url_inc/picorv32_pcpi_fast_mul.sv:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=mul.rs1[8] Q=mul.rs1_q[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:951|out/sv_url_inc/picorv32_pcpi_fast_mul.sv:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=mul.rs1[7] Q=mul.rs1_q[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:951|out/sv_url_inc/picorv32_pcpi_fast_mul.sv:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=mul.rs1[6] Q=mul.rs1_q[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:951|out/sv_url_inc/picorv32_pcpi_fast_mul.sv:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=mul.rs1[5] Q=mul.rs1_q[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:951|out/sv_url_inc/picorv32_pcpi_fast_mul.sv:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=mul.rs1[4] Q=mul.rs1_q[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:951|out/sv_url_inc/picorv32_pcpi_fast_mul.sv:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=mul.rs1[3] Q=mul.rs1_q[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:951|out/sv_url_inc/picorv32_pcpi_fast_mul.sv:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=mul.rs1[29] Q=mul.rs1_q[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:951|out/sv_url_inc/picorv32_pcpi_fast_mul.sv:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=mul.rs1[2] Q=mul.rs1_q[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:951|out/sv_url_inc/picorv32_pcpi_fast_mul.sv:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=mul.rs1[1] Q=mul.rs1_q[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:951|out/sv_url_inc/picorv32_pcpi_fast_mul.sv:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=mul.rs1[0] Q=mul.rs1_q[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:951|out/sv_url_inc/picorv32_pcpi_fast_mul.sv:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=mul.rs1[28] Q=mul.rs1_q[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:951|out/sv_url_inc/picorv32_pcpi_fast_mul.sv:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=mul.rs1[27] Q=mul.rs1_q[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:951|out/sv_url_inc/picorv32_pcpi_fast_mul.sv:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=mul.rs1[26] Q=mul.rs1_q[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:951|out/sv_url_inc/picorv32_pcpi_fast_mul.sv:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=mul.rs1[25] Q=mul.rs1_q[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:951|out/sv_url_inc/picorv32_pcpi_fast_mul.sv:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=mul.rs1[24] Q=mul.rs1_q[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:951|out/sv_url_inc/picorv32_pcpi_fast_mul.sv:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=mul.rs1[23] Q=mul.rs1_q[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:951|out/sv_url_inc/picorv32_pcpi_fast_mul.sv:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFESR C=clk D=FETCH_Instr_mul_in2_a0[31] E=FETCH_Instr_readym_a0_SB_LUT4_I3_O_SB_LUT4_I3_O Q=mul.rs2[32] R=mul.rs2_SB_DFFESR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:951|out/sv_url_inc/picorv32_pcpi_fast_mul.sv:80|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=mul.rs2_SB_DFFESR_Q_1_D E=FETCH_Instr_readym_a0_SB_LUT4_I3_O_SB_LUT4_I3_O Q=mul.rs2[31] R=FETCH_Instr_reset_a0
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:951|out/sv_url_inc/picorv32_pcpi_fast_mul.sv:80|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=mul.rs2_SB_DFFESR_Q_10_D E=FETCH_Instr_readym_a0_SB_LUT4_I3_O_SB_LUT4_I3_O Q=mul.rs2[22] R=FETCH_Instr_reset_a0
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:951|out/sv_url_inc/picorv32_pcpi_fast_mul.sv:80|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=FETCH_Instr_mul_in2_a1[22] I2=FETCH_Instr_st_reg_value_a0[22] I3=FETCH_Instr_mulblk_valid_a0 O=mul.rs2_SB_DFFESR_Q_10_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_DFFESR C=clk D=mul.rs2_SB_DFFESR_Q_11_D E=FETCH_Instr_readym_a0_SB_LUT4_I3_O_SB_LUT4_I3_O Q=mul.rs2[21] R=FETCH_Instr_reset_a0
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:951|out/sv_url_inc/picorv32_pcpi_fast_mul.sv:80|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=FETCH_Instr_mul_in2_a1[21] I2=FETCH_Instr_st_reg_value_a0[21] I3=FETCH_Instr_mulblk_valid_a0 O=mul.rs2_SB_DFFESR_Q_11_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_DFFESR C=clk D=mul.rs2_SB_DFFESR_Q_12_D E=FETCH_Instr_readym_a0_SB_LUT4_I3_O_SB_LUT4_I3_O Q=mul.rs2[20] R=FETCH_Instr_reset_a0
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:951|out/sv_url_inc/picorv32_pcpi_fast_mul.sv:80|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=FETCH_Instr_mul_in2_a1[20] I2=FETCH_Instr_st_reg_value_a0[20] I3=FETCH_Instr_mulblk_valid_a0 O=mul.rs2_SB_DFFESR_Q_12_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_DFFESR C=clk D=mul.rs2_SB_DFFESR_Q_13_D E=FETCH_Instr_readym_a0_SB_LUT4_I3_O_SB_LUT4_I3_O Q=mul.rs2[19] R=FETCH_Instr_reset_a0
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:951|out/sv_url_inc/picorv32_pcpi_fast_mul.sv:80|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=FETCH_Instr_mul_in2_a1[19] I2=FETCH_Instr_st_reg_value_a0[19] I3=FETCH_Instr_mulblk_valid_a0 O=mul.rs2_SB_DFFESR_Q_13_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_DFFESR C=clk D=mul.rs2_SB_DFFESR_Q_14_D E=FETCH_Instr_readym_a0_SB_LUT4_I3_O_SB_LUT4_I3_O Q=mul.rs2[18] R=FETCH_Instr_reset_a0
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:951|out/sv_url_inc/picorv32_pcpi_fast_mul.sv:80|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=FETCH_Instr_mul_in2_a1[18] I2=FETCH_Instr_st_reg_value_a0[18] I3=FETCH_Instr_mulblk_valid_a0 O=mul.rs2_SB_DFFESR_Q_14_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_DFFESR C=clk D=mul.rs2_SB_DFFESR_Q_15_D E=FETCH_Instr_readym_a0_SB_LUT4_I3_O_SB_LUT4_I3_O Q=mul.rs2[17] R=FETCH_Instr_reset_a0
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:951|out/sv_url_inc/picorv32_pcpi_fast_mul.sv:80|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=FETCH_Instr_mul_in2_a1[17] I2=FETCH_Instr_st_reg_value_a0[17] I3=FETCH_Instr_mulblk_valid_a0 O=mul.rs2_SB_DFFESR_Q_15_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_DFFESR C=clk D=mul.rs2_SB_DFFESR_Q_16_D E=FETCH_Instr_readym_a0_SB_LUT4_I3_O_SB_LUT4_I3_O Q=mul.rs2[16] R=FETCH_Instr_reset_a0
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:951|out/sv_url_inc/picorv32_pcpi_fast_mul.sv:80|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=FETCH_Instr_mul_in2_a1[16] I2=FETCH_Instr_st_reg_value_a0[16] I3=FETCH_Instr_mulblk_valid_a0 O=mul.rs2_SB_DFFESR_Q_16_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_DFFESR C=clk D=mul.rs2_SB_DFFESR_Q_17_D E=FETCH_Instr_readym_a0_SB_LUT4_I3_O_SB_LUT4_I3_O Q=mul.rs2[15] R=FETCH_Instr_reset_a0
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:951|out/sv_url_inc/picorv32_pcpi_fast_mul.sv:80|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=FETCH_Instr_mul_in2_a1[15] I2=FETCH_Instr_st_reg_value_a0[15] I3=FETCH_Instr_mulblk_valid_a0 O=mul.rs2_SB_DFFESR_Q_17_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_DFFESR C=clk D=mul.rs2_SB_DFFESR_Q_18_D E=FETCH_Instr_readym_a0_SB_LUT4_I3_O_SB_LUT4_I3_O Q=mul.rs2[14] R=FETCH_Instr_reset_a0
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:951|out/sv_url_inc/picorv32_pcpi_fast_mul.sv:80|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=FETCH_Instr_mul_in2_a1[14] I2=FETCH_Instr_st_reg_value_a0[14] I3=FETCH_Instr_mulblk_valid_a0 O=mul.rs2_SB_DFFESR_Q_18_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_DFFESR C=clk D=mul.rs2_SB_DFFESR_Q_19_D E=FETCH_Instr_readym_a0_SB_LUT4_I3_O_SB_LUT4_I3_O Q=mul.rs2[13] R=FETCH_Instr_reset_a0
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:951|out/sv_url_inc/picorv32_pcpi_fast_mul.sv:80|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=FETCH_Instr_mul_in2_a1[13] I2=FETCH_Instr_st_reg_value_a0[13] I3=FETCH_Instr_mulblk_valid_a0 O=mul.rs2_SB_DFFESR_Q_19_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=FETCH_Instr_mul_in2_a1[31] I2=FETCH_Instr_st_reg_value_a0[31] I3=FETCH_Instr_mulblk_valid_a0 O=mul.rs2_SB_DFFESR_Q_1_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_DFFESR C=clk D=mul.rs2_SB_DFFESR_Q_2_D E=FETCH_Instr_readym_a0_SB_LUT4_I3_O_SB_LUT4_I3_O Q=mul.rs2[30] R=FETCH_Instr_reset_a0
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:951|out/sv_url_inc/picorv32_pcpi_fast_mul.sv:80|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=mul.rs2_SB_DFFESR_Q_20_D E=FETCH_Instr_readym_a0_SB_LUT4_I3_O_SB_LUT4_I3_O Q=mul.rs2[12] R=FETCH_Instr_reset_a0
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:951|out/sv_url_inc/picorv32_pcpi_fast_mul.sv:80|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=FETCH_Instr_mul_in2_a1[12] I2=FETCH_Instr_st_reg_value_a0[12] I3=FETCH_Instr_mulblk_valid_a0 O=mul.rs2_SB_DFFESR_Q_20_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_DFFESR C=clk D=mul.rs2_SB_DFFESR_Q_21_D E=FETCH_Instr_readym_a0_SB_LUT4_I3_O_SB_LUT4_I3_O Q=mul.rs2[11] R=FETCH_Instr_reset_a0
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:951|out/sv_url_inc/picorv32_pcpi_fast_mul.sv:80|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=FETCH_Instr_mul_in2_a1[11] I2=FETCH_Instr_st_reg_value_a0[11] I3=FETCH_Instr_mulblk_valid_a0 O=mul.rs2_SB_DFFESR_Q_21_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_DFFESR C=clk D=mul.rs2_SB_DFFESR_Q_22_D E=FETCH_Instr_readym_a0_SB_LUT4_I3_O_SB_LUT4_I3_O Q=mul.rs2[10] R=FETCH_Instr_reset_a0
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:951|out/sv_url_inc/picorv32_pcpi_fast_mul.sv:80|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=FETCH_Instr_mul_in2_a1[10] I2=FETCH_Instr_st_reg_value_a0[10] I3=FETCH_Instr_mulblk_valid_a0 O=mul.rs2_SB_DFFESR_Q_22_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_DFFESR C=clk D=mul.rs2_SB_DFFESR_Q_23_D E=FETCH_Instr_readym_a0_SB_LUT4_I3_O_SB_LUT4_I3_O Q=mul.rs2[9] R=FETCH_Instr_reset_a0
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:951|out/sv_url_inc/picorv32_pcpi_fast_mul.sv:80|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=FETCH_Instr_mul_in2_a1[9] I2=FETCH_Instr_st_reg_value_a0[9] I3=FETCH_Instr_mulblk_valid_a0 O=mul.rs2_SB_DFFESR_Q_23_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_DFFESR C=clk D=mul.rs2_SB_DFFESR_Q_24_D E=FETCH_Instr_readym_a0_SB_LUT4_I3_O_SB_LUT4_I3_O Q=mul.rs2[8] R=FETCH_Instr_reset_a0
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:951|out/sv_url_inc/picorv32_pcpi_fast_mul.sv:80|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=FETCH_Instr_mul_in2_a1[8] I2=FETCH_Instr_st_reg_value_a0[8] I3=FETCH_Instr_mulblk_valid_a0 O=mul.rs2_SB_DFFESR_Q_24_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_DFFESR C=clk D=mul.rs2_SB_DFFESR_Q_25_D E=FETCH_Instr_readym_a0_SB_LUT4_I3_O_SB_LUT4_I3_O Q=mul.rs2[7] R=FETCH_Instr_reset_a0
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:951|out/sv_url_inc/picorv32_pcpi_fast_mul.sv:80|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=FETCH_Instr_mul_in2_a1[7] I2=FETCH_Instr_st_reg_value_a0[7] I3=FETCH_Instr_mulblk_valid_a0 O=mul.rs2_SB_DFFESR_Q_25_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_DFFESR C=clk D=mul.rs2_SB_DFFESR_Q_26_D E=FETCH_Instr_readym_a0_SB_LUT4_I3_O_SB_LUT4_I3_O Q=mul.rs2[6] R=FETCH_Instr_reset_a0
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:951|out/sv_url_inc/picorv32_pcpi_fast_mul.sv:80|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=FETCH_Instr_mul_in2_a1[6] I2=FETCH_Instr_st_reg_value_a0[6] I3=FETCH_Instr_mulblk_valid_a0 O=mul.rs2_SB_DFFESR_Q_26_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_DFFESR C=clk D=mul.rs2_SB_DFFESR_Q_27_D E=FETCH_Instr_readym_a0_SB_LUT4_I3_O_SB_LUT4_I3_O Q=mul.rs2[5] R=FETCH_Instr_reset_a0
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:951|out/sv_url_inc/picorv32_pcpi_fast_mul.sv:80|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=FETCH_Instr_mul_in2_a1[5] I2=FETCH_Instr_st_reg_value_a0[5] I3=FETCH_Instr_mulblk_valid_a0 O=mul.rs2_SB_DFFESR_Q_27_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_DFFESR C=clk D=mul.rs2_SB_DFFESR_Q_28_D E=FETCH_Instr_readym_a0_SB_LUT4_I3_O_SB_LUT4_I3_O Q=mul.rs2[4] R=FETCH_Instr_reset_a0
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:951|out/sv_url_inc/picorv32_pcpi_fast_mul.sv:80|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=FETCH_Instr_mul_in2_a1[4] I2=FETCH_Instr_st_reg_value_a0[4] I3=FETCH_Instr_mulblk_valid_a0 O=mul.rs2_SB_DFFESR_Q_28_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_DFFESR C=clk D=mul.rs2_SB_DFFESR_Q_29_D E=FETCH_Instr_readym_a0_SB_LUT4_I3_O_SB_LUT4_I3_O Q=mul.rs2[3] R=FETCH_Instr_reset_a0
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:951|out/sv_url_inc/picorv32_pcpi_fast_mul.sv:80|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=FETCH_Instr_mul_in2_a1[3] I2=FETCH_Instr_st_reg_value_a0[3] I3=FETCH_Instr_mulblk_valid_a0 O=mul.rs2_SB_DFFESR_Q_29_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=FETCH_Instr_mul_in2_a1[30] I2=FETCH_Instr_st_reg_value_a0[30] I3=FETCH_Instr_mulblk_valid_a0 O=mul.rs2_SB_DFFESR_Q_2_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_DFFESR C=clk D=mul.rs2_SB_DFFESR_Q_3_D E=FETCH_Instr_readym_a0_SB_LUT4_I3_O_SB_LUT4_I3_O Q=mul.rs2[29] R=FETCH_Instr_reset_a0
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:951|out/sv_url_inc/picorv32_pcpi_fast_mul.sv:80|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=mul.rs2_SB_DFFESR_Q_30_D E=FETCH_Instr_readym_a0_SB_LUT4_I3_O_SB_LUT4_I3_O Q=mul.rs2[2] R=FETCH_Instr_reset_a0
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:951|out/sv_url_inc/picorv32_pcpi_fast_mul.sv:80|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=FETCH_Instr_mul_in2_a1[2] I2=FETCH_Instr_st_reg_value_a0[2] I3=FETCH_Instr_mulblk_valid_a0 O=mul.rs2_SB_DFFESR_Q_30_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_DFFESR C=clk D=mul.rs2_SB_DFFESR_Q_31_D E=FETCH_Instr_readym_a0_SB_LUT4_I3_O_SB_LUT4_I3_O Q=mul.rs2[1] R=FETCH_Instr_reset_a0
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:951|out/sv_url_inc/picorv32_pcpi_fast_mul.sv:80|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=FETCH_Instr_mul_in2_a1[1] I2=FETCH_Instr_st_reg_value_a0[1] I3=FETCH_Instr_mulblk_valid_a0 O=mul.rs2_SB_DFFESR_Q_31_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_DFFESR C=clk D=mul.rs2_SB_DFFESR_Q_32_D E=FETCH_Instr_readym_a0_SB_LUT4_I3_O_SB_LUT4_I3_O Q=mul.rs2[0] R=FETCH_Instr_reset_a0
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:951|out/sv_url_inc/picorv32_pcpi_fast_mul.sv:80|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=FETCH_Instr_mul_in2_a1[0] I2=FETCH_Instr_st_reg_value_a0[0] I3=FETCH_Instr_mulblk_valid_a0 O=mul.rs2_SB_DFFESR_Q_32_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=FETCH_Instr_mul_in2_a1[29] I2=FETCH_Instr_st_reg_value_a0[29] I3=FETCH_Instr_mulblk_valid_a0 O=mul.rs2_SB_DFFESR_Q_3_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_DFFESR C=clk D=mul.rs2_SB_DFFESR_Q_4_D E=FETCH_Instr_readym_a0_SB_LUT4_I3_O_SB_LUT4_I3_O Q=mul.rs2[28] R=FETCH_Instr_reset_a0
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:951|out/sv_url_inc/picorv32_pcpi_fast_mul.sv:80|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=FETCH_Instr_mul_in2_a1[28] I2=FETCH_Instr_st_reg_value_a0[28] I3=FETCH_Instr_mulblk_valid_a0 O=mul.rs2_SB_DFFESR_Q_4_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_DFFESR C=clk D=mul.rs2_SB_DFFESR_Q_5_D E=FETCH_Instr_readym_a0_SB_LUT4_I3_O_SB_LUT4_I3_O Q=mul.rs2[27] R=FETCH_Instr_reset_a0
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:951|out/sv_url_inc/picorv32_pcpi_fast_mul.sv:80|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=FETCH_Instr_mul_in2_a1[27] I2=FETCH_Instr_st_reg_value_a0[27] I3=FETCH_Instr_mulblk_valid_a0 O=mul.rs2_SB_DFFESR_Q_5_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_DFFESR C=clk D=mul.rs2_SB_DFFESR_Q_6_D E=FETCH_Instr_readym_a0_SB_LUT4_I3_O_SB_LUT4_I3_O Q=mul.rs2[26] R=FETCH_Instr_reset_a0
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:951|out/sv_url_inc/picorv32_pcpi_fast_mul.sv:80|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=FETCH_Instr_mul_in2_a1[26] I2=FETCH_Instr_st_reg_value_a0[26] I3=FETCH_Instr_mulblk_valid_a0 O=mul.rs2_SB_DFFESR_Q_6_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_DFFESR C=clk D=mul.rs2_SB_DFFESR_Q_7_D E=FETCH_Instr_readym_a0_SB_LUT4_I3_O_SB_LUT4_I3_O Q=mul.rs2[25] R=FETCH_Instr_reset_a0
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:951|out/sv_url_inc/picorv32_pcpi_fast_mul.sv:80|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=FETCH_Instr_mul_in2_a1[25] I2=FETCH_Instr_st_reg_value_a0[25] I3=FETCH_Instr_mulblk_valid_a0 O=mul.rs2_SB_DFFESR_Q_7_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_DFFESR C=clk D=mul.rs2_SB_DFFESR_Q_8_D E=FETCH_Instr_readym_a0_SB_LUT4_I3_O_SB_LUT4_I3_O Q=mul.rs2[24] R=FETCH_Instr_reset_a0
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:951|out/sv_url_inc/picorv32_pcpi_fast_mul.sv:80|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=FETCH_Instr_mul_in2_a1[24] I2=FETCH_Instr_st_reg_value_a0[24] I3=FETCH_Instr_mulblk_valid_a0 O=mul.rs2_SB_DFFESR_Q_8_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_DFFESR C=clk D=mul.rs2_SB_DFFESR_Q_9_D E=FETCH_Instr_readym_a0_SB_LUT4_I3_O_SB_LUT4_I3_O Q=mul.rs2[23] R=FETCH_Instr_reset_a0
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:951|out/sv_url_inc/picorv32_pcpi_fast_mul.sv:80|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_LUT4 I0=$false I1=FETCH_Instr_mul_in2_a1[23] I2=FETCH_Instr_st_reg_value_a0[23] I3=FETCH_Instr_mulblk_valid_a0 O=mul.rs2_SB_DFFESR_Q_9_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=mul.rs2_SB_DFFESR_Q_R_SB_LUT4_O_I0 I1=mul.instr_any_mulh_SB_LUT4_O_I1 I2=mul.rs2_SB_DFFESR_Q_R_SB_LUT4_O_I2 I3=mul.rs2_SB_DFFESR_Q_R_SB_LUT4_O_I3 O=mul.rs2_SB_DFFESR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55"
.param LUT_INIT 1110111111111111
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_reset_a0 I3=FETCH_Instr_instr_type_mul_a1[2] O=mul.rs2_SB_DFFESR_Q_R_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=$false I1=$false I2=FETCH_Instr_instr_type_mul_a1[3] I3=FETCH_Instr_instr_type_mul_a1[1] O=mul.rs2_SB_DFFESR_Q_R_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111100000000
.gate SB_DFF C=clk D=mul.rs2[32] Q=mul.rs2_q[32]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:951|out/sv_url_inc/picorv32_pcpi_fast_mul.sv:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=mul.rs2[31] Q=mul.rs2_q[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:951|out/sv_url_inc/picorv32_pcpi_fast_mul.sv:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=mul.rs2[22] Q=mul.rs2_q[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:951|out/sv_url_inc/picorv32_pcpi_fast_mul.sv:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=mul.rs2[21] Q=mul.rs2_q[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:951|out/sv_url_inc/picorv32_pcpi_fast_mul.sv:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=mul.rs2[20] Q=mul.rs2_q[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:951|out/sv_url_inc/picorv32_pcpi_fast_mul.sv:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=mul.rs2[19] Q=mul.rs2_q[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:951|out/sv_url_inc/picorv32_pcpi_fast_mul.sv:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=mul.rs2[18] Q=mul.rs2_q[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:951|out/sv_url_inc/picorv32_pcpi_fast_mul.sv:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=mul.rs2[17] Q=mul.rs2_q[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:951|out/sv_url_inc/picorv32_pcpi_fast_mul.sv:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=mul.rs2[16] Q=mul.rs2_q[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:951|out/sv_url_inc/picorv32_pcpi_fast_mul.sv:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=mul.rs2[15] Q=mul.rs2_q[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:951|out/sv_url_inc/picorv32_pcpi_fast_mul.sv:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=mul.rs2[14] Q=mul.rs2_q[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:951|out/sv_url_inc/picorv32_pcpi_fast_mul.sv:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=mul.rs2[13] Q=mul.rs2_q[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:951|out/sv_url_inc/picorv32_pcpi_fast_mul.sv:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=mul.rs2[30] Q=mul.rs2_q[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:951|out/sv_url_inc/picorv32_pcpi_fast_mul.sv:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=mul.rs2[12] Q=mul.rs2_q[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:951|out/sv_url_inc/picorv32_pcpi_fast_mul.sv:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=mul.rs2[11] Q=mul.rs2_q[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:951|out/sv_url_inc/picorv32_pcpi_fast_mul.sv:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=mul.rs2[10] Q=mul.rs2_q[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:951|out/sv_url_inc/picorv32_pcpi_fast_mul.sv:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=mul.rs2[9] Q=mul.rs2_q[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:951|out/sv_url_inc/picorv32_pcpi_fast_mul.sv:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=mul.rs2[8] Q=mul.rs2_q[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:951|out/sv_url_inc/picorv32_pcpi_fast_mul.sv:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=mul.rs2[7] Q=mul.rs2_q[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:951|out/sv_url_inc/picorv32_pcpi_fast_mul.sv:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=mul.rs2[6] Q=mul.rs2_q[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:951|out/sv_url_inc/picorv32_pcpi_fast_mul.sv:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=mul.rs2[5] Q=mul.rs2_q[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:951|out/sv_url_inc/picorv32_pcpi_fast_mul.sv:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=mul.rs2[4] Q=mul.rs2_q[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:951|out/sv_url_inc/picorv32_pcpi_fast_mul.sv:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=mul.rs2[3] Q=mul.rs2_q[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:951|out/sv_url_inc/picorv32_pcpi_fast_mul.sv:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=mul.rs2[29] Q=mul.rs2_q[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:951|out/sv_url_inc/picorv32_pcpi_fast_mul.sv:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=mul.rs2[2] Q=mul.rs2_q[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:951|out/sv_url_inc/picorv32_pcpi_fast_mul.sv:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=mul.rs2[1] Q=mul.rs2_q[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:951|out/sv_url_inc/picorv32_pcpi_fast_mul.sv:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=mul.rs2[0] Q=mul.rs2_q[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:951|out/sv_url_inc/picorv32_pcpi_fast_mul.sv:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=mul.rs2[28] Q=mul.rs2_q[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:951|out/sv_url_inc/picorv32_pcpi_fast_mul.sv:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=mul.rs2[27] Q=mul.rs2_q[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:951|out/sv_url_inc/picorv32_pcpi_fast_mul.sv:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=mul.rs2[26] Q=mul.rs2_q[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:951|out/sv_url_inc/picorv32_pcpi_fast_mul.sv:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=mul.rs2[25] Q=mul.rs2_q[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:951|out/sv_url_inc/picorv32_pcpi_fast_mul.sv:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=mul.rs2[24] Q=mul.rs2_q[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:951|out/sv_url_inc/picorv32_pcpi_fast_mul.sv:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=mul.rs2[23] Q=mul.rs2_q[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:951|out/sv_url_inc/picorv32_pcpi_fast_mul.sv:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=mul.instr_any_mulh Q=mul.shift_out
.attr module_not_derived 00000000000000000000000000000001
.attr src "warp-v_risc-v_1-stage.sv:951|out/sv_url_inc/picorv32_pcpi_fast_mul.sv:80|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_LUT4 I0=$false I1=FETCH_Instr_reset_a0 I2=FETCH_Instr_ReachedEnd_a0 I3=FETCH_Instr_Reg4Became45_a0 O=passed
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011000000000000
.names L1_FETCH_Instr_Bank[0].L1_Mem_Value_a0.0.0.0_WCLKE[7] L1_FETCH_Instr_Bank[0].L1_Mem_Value_a0.0.0.0_WCLKE[0]
1 1
.names L1_FETCH_Instr_Bank[0].L1_Mem_Value_a0.0.0.0_WCLKE[7] L1_FETCH_Instr_Bank[0].L1_Mem_Value_a0.0.0.0_WCLKE[1]
1 1
.names L1_FETCH_Instr_Bank[0].L1_Mem_Value_a0.0.0.0_WCLKE[7] L1_FETCH_Instr_Bank[0].L1_Mem_Value_a0.0.0.0_WCLKE[2]
1 1
.names L1_FETCH_Instr_Bank[0].L1_Mem_Value_a0.0.0.0_WCLKE[7] L1_FETCH_Instr_Bank[0].L1_Mem_Value_a0.0.0.0_WCLKE[3]
1 1
.names L1_FETCH_Instr_Bank[0].L1_Mem_Value_a0.0.0.0_WCLKE[7] L1_FETCH_Instr_Bank[0].L1_Mem_Value_a0.0.0.0_WCLKE[4]
1 1
.names L1_FETCH_Instr_Bank[0].L1_Mem_Value_a0.0.0.0_WCLKE[7] L1_FETCH_Instr_Bank[0].L1_Mem_Value_a0.0.0.0_WCLKE[5]
1 1
.names L1_FETCH_Instr_Bank[0].L1_Mem_Value_a0.0.0.0_WCLKE[7] L1_FETCH_Instr_Bank[0].L1_Mem_Value_a0.0.0.0_WCLKE[6]
1 1
.names $true div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[0]
1 1
.names $true FETCH_Instr_GoodPathMask_n1_SB_LUT4_O_I1_SB_CARRY_CO_CI[0]
1 1
.names $true FETCH_Instr_GoodPathMask_n1_SB_LUT4_O_I1_SB_CARRY_CO_CI[1]
1 1
.names FETCH_Instr_GoodPathMask_n1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_4_CI FETCH_Instr_GoodPathMask_n1_SB_LUT4_O_I1_SB_CARRY_CO_CI[2]
1 1
.names $true FETCH_Instr_non_aborting_isa_trap_a0_SB_LUT4_O_I2_SB_CARRY_CO_CI[0]
1 1
.names $true cyc_cnt_SB_LUT4_I3_O_SB_CARRY_I1_CO[0]
1 1
.names cyc_cnt_SB_LUT4_I3_29_O cyc_cnt_SB_LUT4_I3_O_SB_CARRY_I1_CO[1]
1 1
.names $false FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_1_CO[0]
1 1
.names $false FETCH_Instr_pc_inc_a0_SB_LUT4_O_I3[0]
1 1
.names FETCH_Instr_Pc_a0[2] FETCH_Instr_pc_inc_a0_SB_LUT4_O_I3[1]
1 1
.names $false FETCH_Instr_addr_a0_SB_LUT4_O_6_I2_SB_CARRY_I1_CO[0]
1 1
.names $false FETCH_Instr_Cnt_n1_SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
1 1
.names FETCH_Instr_Cnt_n1[0] FETCH_Instr_Cnt_n1_SB_DFFSR_Q_D_SB_LUT4_O_I3[1]
1 1
.names $false FETCH_Instr_stall_cnt_upper_div_a0_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
1 1
.names FETCH_Instr_stall_cnt_a1[0] FETCH_Instr_stall_cnt_upper_div_a0_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
1 1
.names $false FETCH_Instr_raw_rl_a0_SB_CARRY_I0_CO[0]
1 1
.names $true div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I0_SB_CARRY_CI_CO[0]
1 1
.names div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I0 div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I0_SB_CARRY_CI_CO[1]
1 1
.names $true div.divisor_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[0]
1 1
.names div.divisor_SB_DFFE_Q_30_D_SB_LUT4_O_I2 div.divisor_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[1]
1 1
.names $true div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[0]
1 1
.names div.pcpi_rd_SB_DFF_Q_30_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3 div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[1]
1 1
.names $true div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[0]
1 1
.names div.pcpi_rd_SB_DFF_Q_30_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3 div.pcpi_rd_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[1]
1 1
.names $true div.dividend_SB_DFFE_Q_31_D_SB_LUT4_O_I2_SB_CARRY_I1_CO[0]
1 1
.names $false mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_CARRY_I1_CO[0]
1 1
.names $false mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_CARRY_I1_CO[1]
1 1
.names $false mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_CARRY_I1_CO[2]
1 1
.names $false mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_CARRY_I1_CO[3]
1 1
.names $false mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_CARRY_I1_CO[4]
1 1
.names $false mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_CARRY_I1_CO[5]
1 1
.names $false mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_CARRY_I1_CO[6]
1 1
.names mul.rd_SB_DFF_Q_63_D mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
1 1
.names mul.rd_SB_DFF_Q_62_D mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
1 1
.names mul.rd_SB_DFF_Q_61_D mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
1 1
.names mul.rd_SB_DFF_Q_60_D mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[3]
1 1
.names mul.rd_SB_DFF_Q_59_D mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[4]
1 1
.names mul.rd_SB_DFF_Q_58_D mul.rd_SB_DFF_Q_58_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[5]
1 1
.names $true FETCH_Instr_lui_rslt_a0_SB_CARRY_I0_2_CO[0]
1 1
.names FETCH_Instr_raw_a0[15] FETCH_Instr_lui_rslt_a0_SB_CARRY_I0_2_CO[1]
1 1
.names FETCH_Instr_lui_rslt_a0_SB_CARRY_I0_CO FETCH_Instr_lui_rslt_a0_SB_CARRY_I0_2_CO[4]
1 1
.names $true FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO[0]
1 1
.names FETCH_Instr_raw_a0[20] FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO[1]
1 1
.names FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO_SB_CARRY_CI_CO FETCH_Instr_misaligned_jump_target_a0_SB_CARRY_I0_CO[4]
1 1
.names $true FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_1_I0_SB_LUT4_O_I3[0]
1 1
.names FETCH_Instr_HoldInst_dest_reg_a0[0] FETCH_Instr_replay_a0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_1_I0_SB_LUT4_O_I3[1]
1 1
.names MEM_Data_ld_value_a1[0] L1_FETCH_Instr_Bank[0].L1_Mem_Value_a0.0.0.0_RDATA[0]
1 1
.names MEM_Data_ld_value_a1[1] L1_FETCH_Instr_Bank[0].L1_Mem_Value_a0.0.0.0_RDATA[2]
1 1
.names MEM_Data_ld_value_a1[2] L1_FETCH_Instr_Bank[0].L1_Mem_Value_a0.0.0.0_RDATA[4]
1 1
.names MEM_Data_ld_value_a1[3] L1_FETCH_Instr_Bank[0].L1_Mem_Value_a0.0.0.0_RDATA[6]
1 1
.names MEM_Data_ld_value_a1[4] L1_FETCH_Instr_Bank[0].L1_Mem_Value_a0.0.0.0_RDATA[8]
1 1
.names MEM_Data_ld_value_a1[5] L1_FETCH_Instr_Bank[0].L1_Mem_Value_a0.0.0.0_RDATA[10]
1 1
.names MEM_Data_ld_value_a1[6] L1_FETCH_Instr_Bank[0].L1_Mem_Value_a0.0.0.0_RDATA[12]
1 1
.names MEM_Data_ld_value_a1[7] L1_FETCH_Instr_Bank[0].L1_Mem_Value_a0.0.0.0_RDATA[14]
1 1
.names MEM_Data_ld_value_a1[8] L1_FETCH_Instr_Bank[1].L1_Mem_Value_a0.0.0.0_RDATA[0]
1 1
.names MEM_Data_ld_value_a1[9] L1_FETCH_Instr_Bank[1].L1_Mem_Value_a0.0.0.0_RDATA[2]
1 1
.names MEM_Data_ld_value_a1[10] L1_FETCH_Instr_Bank[1].L1_Mem_Value_a0.0.0.0_RDATA[4]
1 1
.names MEM_Data_ld_value_a1[11] L1_FETCH_Instr_Bank[1].L1_Mem_Value_a0.0.0.0_RDATA[6]
1 1
.names MEM_Data_ld_value_a1[12] L1_FETCH_Instr_Bank[1].L1_Mem_Value_a0.0.0.0_RDATA[8]
1 1
.names MEM_Data_ld_value_a1[13] L1_FETCH_Instr_Bank[1].L1_Mem_Value_a0.0.0.0_RDATA[10]
1 1
.names MEM_Data_ld_value_a1[14] L1_FETCH_Instr_Bank[1].L1_Mem_Value_a0.0.0.0_RDATA[12]
1 1
.names MEM_Data_ld_value_a1[15] L1_FETCH_Instr_Bank[1].L1_Mem_Value_a0.0.0.0_RDATA[14]
1 1
.names MEM_Data_ld_value_a1[16] L1_FETCH_Instr_Bank[2].L1_Mem_Value_a0.0.0.0_RDATA[0]
1 1
.names MEM_Data_ld_value_a1[17] L1_FETCH_Instr_Bank[2].L1_Mem_Value_a0.0.0.0_RDATA[2]
1 1
.names MEM_Data_ld_value_a1[18] L1_FETCH_Instr_Bank[2].L1_Mem_Value_a0.0.0.0_RDATA[4]
1 1
.names MEM_Data_ld_value_a1[19] L1_FETCH_Instr_Bank[2].L1_Mem_Value_a0.0.0.0_RDATA[6]
1 1
.names MEM_Data_ld_value_a1[20] L1_FETCH_Instr_Bank[2].L1_Mem_Value_a0.0.0.0_RDATA[8]
1 1
.names MEM_Data_ld_value_a1[21] L1_FETCH_Instr_Bank[2].L1_Mem_Value_a0.0.0.0_RDATA[10]
1 1
.names MEM_Data_ld_value_a1[22] L1_FETCH_Instr_Bank[2].L1_Mem_Value_a0.0.0.0_RDATA[12]
1 1
.names MEM_Data_ld_value_a1[23] L1_FETCH_Instr_Bank[2].L1_Mem_Value_a0.0.0.0_RDATA[14]
1 1
.names MEM_Data_ld_value_a1[24] L1_FETCH_Instr_Bank[3].L1_Mem_Value_a0.0.0.0_RDATA[0]
1 1
.names MEM_Data_ld_value_a1[25] L1_FETCH_Instr_Bank[3].L1_Mem_Value_a0.0.0.0_RDATA[2]
1 1
.names MEM_Data_ld_value_a1[26] L1_FETCH_Instr_Bank[3].L1_Mem_Value_a0.0.0.0_RDATA[4]
1 1
.names MEM_Data_ld_value_a1[27] L1_FETCH_Instr_Bank[3].L1_Mem_Value_a0.0.0.0_RDATA[6]
1 1
.names MEM_Data_ld_value_a1[28] L1_FETCH_Instr_Bank[3].L1_Mem_Value_a0.0.0.0_RDATA[8]
1 1
.names MEM_Data_ld_value_a1[29] L1_FETCH_Instr_Bank[3].L1_Mem_Value_a0.0.0.0_RDATA[10]
1 1
.names MEM_Data_ld_value_a1[30] L1_FETCH_Instr_Bank[3].L1_Mem_Value_a0.0.0.0_RDATA[12]
1 1
.names MEM_Data_ld_value_a1[31] L1_FETCH_Instr_Bank[3].L1_Mem_Value_a0.0.0.0_RDATA[14]
1 1
.names $true FETCH_InstrMem_instr_a0[0][0]
1 1
.names $true FETCH_InstrMem_instr_a0[0][1]
1 1
.names $false FETCH_InstrMem_instr_a0[0][2]
1 1
.names $false FETCH_InstrMem_instr_a0[0][3]
1 1
.names $true FETCH_InstrMem_instr_a0[0][4]
1 1
.names $false FETCH_InstrMem_instr_a0[0][5]
1 1
.names $false FETCH_InstrMem_instr_a0[0][6]
1 1
.names $false FETCH_InstrMem_instr_a0[0][7]
1 1
.names $false FETCH_InstrMem_instr_a0[0][8]
1 1
.names $false FETCH_InstrMem_instr_a0[0][9]
1 1
.names $true FETCH_InstrMem_instr_a0[0][10]
1 1
.names $false FETCH_InstrMem_instr_a0[0][11]
1 1
.names $false FETCH_InstrMem_instr_a0[0][12]
1 1
.names $true FETCH_InstrMem_instr_a0[0][13]
1 1
.names $true FETCH_InstrMem_instr_a0[0][14]
1 1
.names $false FETCH_InstrMem_instr_a0[0][15]
1 1
.names $false FETCH_InstrMem_instr_a0[0][16]
1 1
.names $false FETCH_InstrMem_instr_a0[0][17]
1 1
.names $false FETCH_InstrMem_instr_a0[0][18]
1 1
.names $false FETCH_InstrMem_instr_a0[0][19]
1 1
.names $true FETCH_InstrMem_instr_a0[0][20]
1 1
.names $true FETCH_InstrMem_instr_a0[0][21]
1 1
.names $false FETCH_InstrMem_instr_a0[0][22]
1 1
.names $true FETCH_InstrMem_instr_a0[0][23]
1 1
.names $false FETCH_InstrMem_instr_a0[0][24]
1 1
.names $false FETCH_InstrMem_instr_a0[0][25]
1 1
.names $false FETCH_InstrMem_instr_a0[0][26]
1 1
.names $false FETCH_InstrMem_instr_a0[0][27]
1 1
.names $false FETCH_InstrMem_instr_a0[0][28]
1 1
.names $false FETCH_InstrMem_instr_a0[0][29]
1 1
.names $false FETCH_InstrMem_instr_a0[0][30]
1 1
.names $false FETCH_InstrMem_instr_a0[0][31]
1 1
.names $true FETCH_InstrMem_instr_a0[10][0]
1 1
.names $true FETCH_InstrMem_instr_a0[10][1]
1 1
.names $false FETCH_InstrMem_instr_a0[10][2]
1 1
.names $false FETCH_InstrMem_instr_a0[10][3]
1 1
.names $true FETCH_InstrMem_instr_a0[10][4]
1 1
.names $true FETCH_InstrMem_instr_a0[10][5]
1 1
.names $false FETCH_InstrMem_instr_a0[10][6]
1 1
.names $true FETCH_InstrMem_instr_a0[10][7]
1 1
.names $false FETCH_InstrMem_instr_a0[10][8]
1 1
.names $true FETCH_InstrMem_instr_a0[10][9]
1 1
.names $true FETCH_InstrMem_instr_a0[10][10]
1 1
.names $false FETCH_InstrMem_instr_a0[10][11]
1 1
.names $false FETCH_InstrMem_instr_a0[10][12]
1 1
.names $false FETCH_InstrMem_instr_a0[10][13]
1 1
.names $false FETCH_InstrMem_instr_a0[10][14]
1 1
.names $false FETCH_InstrMem_instr_a0[10][15]
1 1
.names $false FETCH_InstrMem_instr_a0[10][16]
1 1
.names $false FETCH_InstrMem_instr_a0[10][17]
1 1
.names $true FETCH_InstrMem_instr_a0[10][18]
1 1
.names $false FETCH_InstrMem_instr_a0[10][19]
1 1
.names $false FETCH_InstrMem_instr_a0[10][20]
1 1
.names $true FETCH_InstrMem_instr_a0[10][21]
1 1
.names $false FETCH_InstrMem_instr_a0[10][22]
1 1
.names $true FETCH_InstrMem_instr_a0[10][23]
1 1
.names $false FETCH_InstrMem_instr_a0[10][24]
1 1
.names $true FETCH_InstrMem_instr_a0[10][25]
1 1
.names $false FETCH_InstrMem_instr_a0[10][26]
1 1
.names $false FETCH_InstrMem_instr_a0[10][27]
1 1
.names $false FETCH_InstrMem_instr_a0[10][28]
1 1
.names $false FETCH_InstrMem_instr_a0[10][29]
1 1
.names $false FETCH_InstrMem_instr_a0[10][30]
1 1
.names $false FETCH_InstrMem_instr_a0[10][31]
1 1
.names $true FETCH_InstrMem_instr_a0[11][0]
1 1
.names $true FETCH_InstrMem_instr_a0[11][1]
1 1
.names $false FETCH_InstrMem_instr_a0[11][2]
1 1
.names $false FETCH_InstrMem_instr_a0[11][3]
1 1
.names $true FETCH_InstrMem_instr_a0[11][4]
1 1
.names $true FETCH_InstrMem_instr_a0[11][5]
1 1
.names $false FETCH_InstrMem_instr_a0[11][6]
1 1
.names $false FETCH_InstrMem_instr_a0[11][7]
1 1
.names $true FETCH_InstrMem_instr_a0[11][8]
1 1
.names $true FETCH_InstrMem_instr_a0[11][9]
1 1
.names $true FETCH_InstrMem_instr_a0[11][10]
1 1
.names $false FETCH_InstrMem_instr_a0[11][11]
1 1
.names $false FETCH_InstrMem_instr_a0[11][12]
1 1
.names $false FETCH_InstrMem_instr_a0[11][13]
1 1
.names $true FETCH_InstrMem_instr_a0[11][14]
1 1
.names $true FETCH_InstrMem_instr_a0[11][15]
1 1
.names $true FETCH_InstrMem_instr_a0[11][16]
1 1
.names $false FETCH_InstrMem_instr_a0[11][17]
1 1
.names $true FETCH_InstrMem_instr_a0[11][18]
1 1
.names $false FETCH_InstrMem_instr_a0[11][19]
1 1
.names $false FETCH_InstrMem_instr_a0[11][20]
1 1
.names $false FETCH_InstrMem_instr_a0[11][21]
1 1
.names $false FETCH_InstrMem_instr_a0[11][22]
1 1
.names $true FETCH_InstrMem_instr_a0[11][23]
1 1
.names $false FETCH_InstrMem_instr_a0[11][24]
1 1
.names $true FETCH_InstrMem_instr_a0[11][25]
1 1
.names $false FETCH_InstrMem_instr_a0[11][26]
1 1
.names $false FETCH_InstrMem_instr_a0[11][27]
1 1
.names $false FETCH_InstrMem_instr_a0[11][28]
1 1
.names $false FETCH_InstrMem_instr_a0[11][29]
1 1
.names $false FETCH_InstrMem_instr_a0[11][30]
1 1
.names $false FETCH_InstrMem_instr_a0[11][31]
1 1
.names $true FETCH_InstrMem_instr_a0[12][0]
1 1
.names $true FETCH_InstrMem_instr_a0[12][1]
1 1
.names $false FETCH_InstrMem_instr_a0[12][2]
1 1
.names $false FETCH_InstrMem_instr_a0[12][3]
1 1
.names $true FETCH_InstrMem_instr_a0[12][4]
1 1
.names $true FETCH_InstrMem_instr_a0[12][5]
1 1
.names $false FETCH_InstrMem_instr_a0[12][6]
1 1
.names $true FETCH_InstrMem_instr_a0[12][7]
1 1
.names $true FETCH_InstrMem_instr_a0[12][8]
1 1
.names $true FETCH_InstrMem_instr_a0[12][9]
1 1
.names $true FETCH_InstrMem_instr_a0[12][10]
1 1
.names $false FETCH_InstrMem_instr_a0[12][11]
1 1
.names $false FETCH_InstrMem_instr_a0[12][12]
1 1
.names $false FETCH_InstrMem_instr_a0[12][13]
1 1
.names $true FETCH_InstrMem_instr_a0[12][14]
1 1
.names $true FETCH_InstrMem_instr_a0[12][15]
1 1
.names $false FETCH_InstrMem_instr_a0[12][16]
1 1
.names $true FETCH_InstrMem_instr_a0[12][17]
1 1
.names $true FETCH_InstrMem_instr_a0[12][18]
1 1
.names $false FETCH_InstrMem_instr_a0[12][19]
1 1
.names $false FETCH_InstrMem_instr_a0[12][20]
1 1
.names $true FETCH_InstrMem_instr_a0[12][21]
1 1
.names $false FETCH_InstrMem_instr_a0[12][22]
1 1
.names $true FETCH_InstrMem_instr_a0[12][23]
1 1
.names $false FETCH_InstrMem_instr_a0[12][24]
1 1
.names $true FETCH_InstrMem_instr_a0[12][25]
1 1
.names $false FETCH_InstrMem_instr_a0[12][26]
1 1
.names $false FETCH_InstrMem_instr_a0[12][27]
1 1
.names $false FETCH_InstrMem_instr_a0[12][28]
1 1
.names $false FETCH_InstrMem_instr_a0[12][29]
1 1
.names $false FETCH_InstrMem_instr_a0[12][30]
1 1
.names $false FETCH_InstrMem_instr_a0[12][31]
1 1
.names $true FETCH_InstrMem_instr_a0[13][0]
1 1
.names $true FETCH_InstrMem_instr_a0[13][1]
1 1
.names $false FETCH_InstrMem_instr_a0[13][2]
1 1
.names $false FETCH_InstrMem_instr_a0[13][3]
1 1
.names $false FETCH_InstrMem_instr_a0[13][4]
1 1
.names $false FETCH_InstrMem_instr_a0[13][5]
1 1
.names $false FETCH_InstrMem_instr_a0[13][6]
1 1
.names $true FETCH_InstrMem_instr_a0[13][7]
1 1
.names $false FETCH_InstrMem_instr_a0[13][8]
1 1
.names $true FETCH_InstrMem_instr_a0[13][9]
1 1
.names $false FETCH_InstrMem_instr_a0[13][10]
1 1
.names $false FETCH_InstrMem_instr_a0[13][11]
1 1
.names $false FETCH_InstrMem_instr_a0[13][12]
1 1
.names $true FETCH_InstrMem_instr_a0[13][13]
1 1
.names $false FETCH_InstrMem_instr_a0[13][14]
1 1
.names $false FETCH_InstrMem_instr_a0[13][15]
1 1
.names $true FETCH_InstrMem_instr_a0[13][16]
1 1
.names $true FETCH_InstrMem_instr_a0[13][17]
1 1
.names $false FETCH_InstrMem_instr_a0[13][18]
1 1
.names $false FETCH_InstrMem_instr_a0[13][19]
1 1
.names $false FETCH_InstrMem_instr_a0[13][20]
1 1
.names $false FETCH_InstrMem_instr_a0[13][21]
1 1
.names $false FETCH_InstrMem_instr_a0[13][22]
1 1
.names $false FETCH_InstrMem_instr_a0[13][23]
1 1
.names $false FETCH_InstrMem_instr_a0[13][24]
1 1
.names $false FETCH_InstrMem_instr_a0[13][25]
1 1
.names $false FETCH_InstrMem_instr_a0[13][26]
1 1
.names $false FETCH_InstrMem_instr_a0[13][27]
1 1
.names $false FETCH_InstrMem_instr_a0[13][28]
1 1
.names $false FETCH_InstrMem_instr_a0[13][29]
1 1
.names $false FETCH_InstrMem_instr_a0[13][30]
1 1
.names $false FETCH_InstrMem_instr_a0[13][31]
1 1
.names $true FETCH_InstrMem_instr_a0[14][0]
1 1
.names $true FETCH_InstrMem_instr_a0[14][1]
1 1
.names $false FETCH_InstrMem_instr_a0[14][2]
1 1
.names $false FETCH_InstrMem_instr_a0[14][3]
1 1
.names $true FETCH_InstrMem_instr_a0[14][4]
1 1
.names $false FETCH_InstrMem_instr_a0[14][5]
1 1
.names $false FETCH_InstrMem_instr_a0[14][6]
1 1
.names $false FETCH_InstrMem_instr_a0[14][7]
1 1
.names $false FETCH_InstrMem_instr_a0[14][8]
1 1
.names $true FETCH_InstrMem_instr_a0[14][9]
1 1
.names $false FETCH_InstrMem_instr_a0[14][10]
1 1
.names $false FETCH_InstrMem_instr_a0[14][11]
1 1
.names $false FETCH_InstrMem_instr_a0[14][12]
1 1
.names $false FETCH_InstrMem_instr_a0[14][13]
1 1
.names $false FETCH_InstrMem_instr_a0[14][14]
1 1
.names $false FETCH_InstrMem_instr_a0[14][15]
1 1
.names $false FETCH_InstrMem_instr_a0[14][16]
1 1
.names $false FETCH_InstrMem_instr_a0[14][17]
1 1
.names $false FETCH_InstrMem_instr_a0[14][18]
1 1
.names $false FETCH_InstrMem_instr_a0[14][19]
1 1
.names $true FETCH_InstrMem_instr_a0[14][20]
1 1
.names $false FETCH_InstrMem_instr_a0[14][21]
1 1
.names $true FETCH_InstrMem_instr_a0[14][22]
1 1
.names $true FETCH_InstrMem_instr_a0[14][23]
1 1
.names $false FETCH_InstrMem_instr_a0[14][24]
1 1
.names $true FETCH_InstrMem_instr_a0[14][25]
1 1
.names $false FETCH_InstrMem_instr_a0[14][26]
1 1
.names $false FETCH_InstrMem_instr_a0[14][27]
1 1
.names $false FETCH_InstrMem_instr_a0[14][28]
1 1
.names $false FETCH_InstrMem_instr_a0[14][29]
1 1
.names $false FETCH_InstrMem_instr_a0[14][30]
1 1
.names $false FETCH_InstrMem_instr_a0[14][31]
1 1
.names $true FETCH_InstrMem_instr_a0[15][0]
1 1
.names $true FETCH_InstrMem_instr_a0[15][1]
1 1
.names $false FETCH_InstrMem_instr_a0[15][2]
1 1
.names $false FETCH_InstrMem_instr_a0[15][3]
1 1
.names $false FETCH_InstrMem_instr_a0[15][4]
1 1
.names $true FETCH_InstrMem_instr_a0[15][5]
1 1
.names $true FETCH_InstrMem_instr_a0[15][6]
1 1
.names $true FETCH_InstrMem_instr_a0[15][7]
1 1
.names $true FETCH_InstrMem_instr_a0[15][8]
1 1
.names $true FETCH_InstrMem_instr_a0[15][9]
1 1
.names $true FETCH_InstrMem_instr_a0[15][10]
1 1
.names $true FETCH_InstrMem_instr_a0[15][11]
1 1
.names $true FETCH_InstrMem_instr_a0[15][12]
1 1
.names $false FETCH_InstrMem_instr_a0[15][13]
1 1
.names $true FETCH_InstrMem_instr_a0[15][14]
1 1
.names $false FETCH_InstrMem_instr_a0[15][15]
1 1
.names $false FETCH_InstrMem_instr_a0[15][16]
1 1
.names $false FETCH_InstrMem_instr_a0[15][17]
1 1
.names $true FETCH_InstrMem_instr_a0[15][18]
1 1
.names $false FETCH_InstrMem_instr_a0[15][19]
1 1
.names $true FETCH_InstrMem_instr_a0[15][20]
1 1
.names $false FETCH_InstrMem_instr_a0[15][21]
1 1
.names $false FETCH_InstrMem_instr_a0[15][22]
1 1
.names $true FETCH_InstrMem_instr_a0[15][23]
1 1
.names $false FETCH_InstrMem_instr_a0[15][24]
1 1
.names $true FETCH_InstrMem_instr_a0[15][25]
1 1
.names $true FETCH_InstrMem_instr_a0[15][26]
1 1
.names $true FETCH_InstrMem_instr_a0[15][27]
1 1
.names $true FETCH_InstrMem_instr_a0[15][28]
1 1
.names $true FETCH_InstrMem_instr_a0[15][29]
1 1
.names $true FETCH_InstrMem_instr_a0[15][30]
1 1
.names $false FETCH_InstrMem_instr_a0[15][31]
1 1
.names $true FETCH_InstrMem_instr_a0[1][0]
1 1
.names $true FETCH_InstrMem_instr_a0[1][1]
1 1
.names $false FETCH_InstrMem_instr_a0[1][2]
1 1
.names $false FETCH_InstrMem_instr_a0[1][3]
1 1
.names $true FETCH_InstrMem_instr_a0[1][4]
1 1
.names $false FETCH_InstrMem_instr_a0[1][5]
1 1
.names $false FETCH_InstrMem_instr_a0[1][6]
1 1
.names $true FETCH_InstrMem_instr_a0[1][7]
1 1
.names $false FETCH_InstrMem_instr_a0[1][8]
1 1
.names $false FETCH_InstrMem_instr_a0[1][9]
1 1
.names $true FETCH_InstrMem_instr_a0[1][10]
1 1
.names $false FETCH_InstrMem_instr_a0[1][11]
1 1
.names $false FETCH_InstrMem_instr_a0[1][12]
1 1
.names $true FETCH_InstrMem_instr_a0[1][13]
1 1
.names $true FETCH_InstrMem_instr_a0[1][14]
1 1
.names $false FETCH_InstrMem_instr_a0[1][15]
1 1
.names $false FETCH_InstrMem_instr_a0[1][16]
1 1
.names $false FETCH_InstrMem_instr_a0[1][17]
1 1
.names $false FETCH_InstrMem_instr_a0[1][18]
1 1
.names $false FETCH_InstrMem_instr_a0[1][19]
1 1
.names $false FETCH_InstrMem_instr_a0[1][20]
1 1
.names $true FETCH_InstrMem_instr_a0[1][21]
1 1
.names $false FETCH_InstrMem_instr_a0[1][22]
1 1
.names $true FETCH_InstrMem_instr_a0[1][23]
1 1
.names $false FETCH_InstrMem_instr_a0[1][24]
1 1
.names $false FETCH_InstrMem_instr_a0[1][25]
1 1
.names $false FETCH_InstrMem_instr_a0[1][26]
1 1
.names $false FETCH_InstrMem_instr_a0[1][27]
1 1
.names $false FETCH_InstrMem_instr_a0[1][28]
1 1
.names $false FETCH_InstrMem_instr_a0[1][29]
1 1
.names $false FETCH_InstrMem_instr_a0[1][30]
1 1
.names $false FETCH_InstrMem_instr_a0[1][31]
1 1
.names $true FETCH_InstrMem_instr_a0[2][0]
1 1
.names $true FETCH_InstrMem_instr_a0[2][1]
1 1
.names $false FETCH_InstrMem_instr_a0[2][2]
1 1
.names $false FETCH_InstrMem_instr_a0[2][3]
1 1
.names $true FETCH_InstrMem_instr_a0[2][4]
1 1
.names $false FETCH_InstrMem_instr_a0[2][5]
1 1
.names $false FETCH_InstrMem_instr_a0[2][6]
1 1
.names $false FETCH_InstrMem_instr_a0[2][7]
1 1
.names $true FETCH_InstrMem_instr_a0[2][8]
1 1
.names $false FETCH_InstrMem_instr_a0[2][9]
1 1
.names $true FETCH_InstrMem_instr_a0[2][10]
1 1
.names $false FETCH_InstrMem_instr_a0[2][11]
1 1
.names $false FETCH_InstrMem_instr_a0[2][12]
1 1
.names $true FETCH_InstrMem_instr_a0[2][13]
1 1
.names $true FETCH_InstrMem_instr_a0[2][14]
1 1
.names $false FETCH_InstrMem_instr_a0[2][15]
1 1
.names $false FETCH_InstrMem_instr_a0[2][16]
1 1
.names $false FETCH_InstrMem_instr_a0[2][17]
1 1
.names $false FETCH_InstrMem_instr_a0[2][18]
1 1
.names $false FETCH_InstrMem_instr_a0[2][19]
1 1
.names $false FETCH_InstrMem_instr_a0[2][20]
1 1
.names $true FETCH_InstrMem_instr_a0[2][21]
1 1
.names $false FETCH_InstrMem_instr_a0[2][22]
1 1
.names $true FETCH_InstrMem_instr_a0[2][23]
1 1
.names $false FETCH_InstrMem_instr_a0[2][24]
1 1
.names $true FETCH_InstrMem_instr_a0[2][25]
1 1
.names $false FETCH_InstrMem_instr_a0[2][26]
1 1
.names $true FETCH_InstrMem_instr_a0[2][27]
1 1
.names $false FETCH_InstrMem_instr_a0[2][28]
1 1
.names $false FETCH_InstrMem_instr_a0[2][29]
1 1
.names $false FETCH_InstrMem_instr_a0[2][30]
1 1
.names $false FETCH_InstrMem_instr_a0[2][31]
1 1
.names $true FETCH_InstrMem_instr_a0[3][0]
1 1
.names $true FETCH_InstrMem_instr_a0[3][1]
1 1
.names $false FETCH_InstrMem_instr_a0[3][2]
1 1
.names $false FETCH_InstrMem_instr_a0[3][3]
1 1
.names $true FETCH_InstrMem_instr_a0[3][4]
1 1
.names $true FETCH_InstrMem_instr_a0[3][5]
1 1
.names $false FETCH_InstrMem_instr_a0[3][6]
1 1
.names $true FETCH_InstrMem_instr_a0[3][7]
1 1
.names $true FETCH_InstrMem_instr_a0[3][8]
1 1
.names $false FETCH_InstrMem_instr_a0[3][9]
1 1
.names $true FETCH_InstrMem_instr_a0[3][10]
1 1
.names $false FETCH_InstrMem_instr_a0[3][11]
1 1
.names $false FETCH_InstrMem_instr_a0[3][12]
1 1
.names $false FETCH_InstrMem_instr_a0[3][13]
1 1
.names $false FETCH_InstrMem_instr_a0[3][14]
1 1
.names $false FETCH_InstrMem_instr_a0[3][15]
1 1
.names $false FETCH_InstrMem_instr_a0[3][16]
1 1
.names $false FETCH_InstrMem_instr_a0[3][17]
1 1
.names $true FETCH_InstrMem_instr_a0[3][18]
1 1
.names $false FETCH_InstrMem_instr_a0[3][19]
1 1
.names $true FETCH_InstrMem_instr_a0[3][20]
1 1
.names $false FETCH_InstrMem_instr_a0[3][21]
1 1
.names $false FETCH_InstrMem_instr_a0[3][22]
1 1
.names $true FETCH_InstrMem_instr_a0[3][23]
1 1
.names $false FETCH_InstrMem_instr_a0[3][24]
1 1
.names $true FETCH_InstrMem_instr_a0[3][25]
1 1
.names $false FETCH_InstrMem_instr_a0[3][26]
1 1
.names $false FETCH_InstrMem_instr_a0[3][27]
1 1
.names $false FETCH_InstrMem_instr_a0[3][28]
1 1
.names $false FETCH_InstrMem_instr_a0[3][29]
1 1
.names $false FETCH_InstrMem_instr_a0[3][30]
1 1
.names $false FETCH_InstrMem_instr_a0[3][31]
1 1
.names $true FETCH_InstrMem_instr_a0[4][0]
1 1
.names $true FETCH_InstrMem_instr_a0[4][1]
1 1
.names $false FETCH_InstrMem_instr_a0[4][2]
1 1
.names $false FETCH_InstrMem_instr_a0[4][3]
1 1
.names $true FETCH_InstrMem_instr_a0[4][4]
1 1
.names $false FETCH_InstrMem_instr_a0[4][5]
1 1
.names $false FETCH_InstrMem_instr_a0[4][6]
1 1
.names $false FETCH_InstrMem_instr_a0[4][7]
1 1
.names $true FETCH_InstrMem_instr_a0[4][8]
1 1
.names $true FETCH_InstrMem_instr_a0[4][9]
1 1
.names $false FETCH_InstrMem_instr_a0[4][10]
1 1
.names $false FETCH_InstrMem_instr_a0[4][11]
1 1
.names $false FETCH_InstrMem_instr_a0[4][12]
1 1
.names $true FETCH_InstrMem_instr_a0[4][13]
1 1
.names $true FETCH_InstrMem_instr_a0[4][14]
1 1
.names $false FETCH_InstrMem_instr_a0[4][15]
1 1
.names $false FETCH_InstrMem_instr_a0[4][16]
1 1
.names $false FETCH_InstrMem_instr_a0[4][17]
1 1
.names $false FETCH_InstrMem_instr_a0[4][18]
1 1
.names $false FETCH_InstrMem_instr_a0[4][19]
1 1
.names $false FETCH_InstrMem_instr_a0[4][20]
1 1
.names $false FETCH_InstrMem_instr_a0[4][21]
1 1
.names $false FETCH_InstrMem_instr_a0[4][22]
1 1
.names $false FETCH_InstrMem_instr_a0[4][23]
1 1
.names $false FETCH_InstrMem_instr_a0[4][24]
1 1
.names $false FETCH_InstrMem_instr_a0[4][25]
1 1
.names $false FETCH_InstrMem_instr_a0[4][26]
1 1
.names $false FETCH_InstrMem_instr_a0[4][27]
1 1
.names $false FETCH_InstrMem_instr_a0[4][28]
1 1
.names $false FETCH_InstrMem_instr_a0[4][29]
1 1
.names $false FETCH_InstrMem_instr_a0[4][30]
1 1
.names $false FETCH_InstrMem_instr_a0[4][31]
1 1
.names $true FETCH_InstrMem_instr_a0[5][0]
1 1
.names $true FETCH_InstrMem_instr_a0[5][1]
1 1
.names $false FETCH_InstrMem_instr_a0[5][2]
1 1
.names $false FETCH_InstrMem_instr_a0[5][3]
1 1
.names $false FETCH_InstrMem_instr_a0[5][4]
1 1
.names $true FETCH_InstrMem_instr_a0[5][5]
1 1
.names $false FETCH_InstrMem_instr_a0[5][6]
1 1
.names $false FETCH_InstrMem_instr_a0[5][7]
1 1
.names $false FETCH_InstrMem_instr_a0[5][8]
1 1
.names $false FETCH_InstrMem_instr_a0[5][9]
1 1
.names $false FETCH_InstrMem_instr_a0[5][10]
1 1
.names $false FETCH_InstrMem_instr_a0[5][11]
1 1
.names $false FETCH_InstrMem_instr_a0[5][12]
1 1
.names $true FETCH_InstrMem_instr_a0[5][13]
1 1
.names $false FETCH_InstrMem_instr_a0[5][14]
1 1
.names $false FETCH_InstrMem_instr_a0[5][15]
1 1
.names $true FETCH_InstrMem_instr_a0[5][16]
1 1
.names $true FETCH_InstrMem_instr_a0[5][17]
1 1
.names $false FETCH_InstrMem_instr_a0[5][18]
1 1
.names $false FETCH_InstrMem_instr_a0[5][19]
1 1
.names $true FETCH_InstrMem_instr_a0[5][20]
1 1
.names $true FETCH_InstrMem_instr_a0[5][21]
1 1
.names $false FETCH_InstrMem_instr_a0[5][22]
1 1
.names $true FETCH_InstrMem_instr_a0[5][23]
1 1
.names $false FETCH_InstrMem_instr_a0[5][24]
1 1
.names $false FETCH_InstrMem_instr_a0[5][25]
1 1
.names $false FETCH_InstrMem_instr_a0[5][26]
1 1
.names $false FETCH_InstrMem_instr_a0[5][27]
1 1
.names $false FETCH_InstrMem_instr_a0[5][28]
1 1
.names $false FETCH_InstrMem_instr_a0[5][29]
1 1
.names $false FETCH_InstrMem_instr_a0[5][30]
1 1
.names $false FETCH_InstrMem_instr_a0[5][31]
1 1
.names $true FETCH_InstrMem_instr_a0[6][0]
1 1
.names $true FETCH_InstrMem_instr_a0[6][1]
1 1
.names $false FETCH_InstrMem_instr_a0[6][2]
1 1
.names $false FETCH_InstrMem_instr_a0[6][3]
1 1
.names $true FETCH_InstrMem_instr_a0[6][4]
1 1
.names $true FETCH_InstrMem_instr_a0[6][5]
1 1
.names $false FETCH_InstrMem_instr_a0[6][6]
1 1
.names $false FETCH_InstrMem_instr_a0[6][7]
1 1
.names $false FETCH_InstrMem_instr_a0[6][8]
1 1
.names $true FETCH_InstrMem_instr_a0[6][9]
1 1
.names $true FETCH_InstrMem_instr_a0[6][10]
1 1
.names $false FETCH_InstrMem_instr_a0[6][11]
1 1
.names $false FETCH_InstrMem_instr_a0[6][12]
1 1
.names $false FETCH_InstrMem_instr_a0[6][13]
1 1
.names $false FETCH_InstrMem_instr_a0[6][14]
1 1
.names $true FETCH_InstrMem_instr_a0[6][15]
1 1
.names $false FETCH_InstrMem_instr_a0[6][16]
1 1
.names $false FETCH_InstrMem_instr_a0[6][17]
1 1
.names $true FETCH_InstrMem_instr_a0[6][18]
1 1
.names $false FETCH_InstrMem_instr_a0[6][19]
1 1
.names $false FETCH_InstrMem_instr_a0[6][20]
1 1
.names $true FETCH_InstrMem_instr_a0[6][21]
1 1
.names $false FETCH_InstrMem_instr_a0[6][22]
1 1
.names $true FETCH_InstrMem_instr_a0[6][23]
1 1
.names $false FETCH_InstrMem_instr_a0[6][24]
1 1
.names $true FETCH_InstrMem_instr_a0[6][25]
1 1
.names $false FETCH_InstrMem_instr_a0[6][26]
1 1
.names $false FETCH_InstrMem_instr_a0[6][27]
1 1
.names $false FETCH_InstrMem_instr_a0[6][28]
1 1
.names $false FETCH_InstrMem_instr_a0[6][29]
1 1
.names $false FETCH_InstrMem_instr_a0[6][30]
1 1
.names $false FETCH_InstrMem_instr_a0[6][31]
1 1
.names $true FETCH_InstrMem_instr_a0[7][0]
1 1
.names $true FETCH_InstrMem_instr_a0[7][1]
1 1
.names $false FETCH_InstrMem_instr_a0[7][2]
1 1
.names $false FETCH_InstrMem_instr_a0[7][3]
1 1
.names $false FETCH_InstrMem_instr_a0[7][4]
1 1
.names $false FETCH_InstrMem_instr_a0[7][5]
1 1
.names $false FETCH_InstrMem_instr_a0[7][6]
1 1
.names $false FETCH_InstrMem_instr_a0[7][7]
1 1
.names $false FETCH_InstrMem_instr_a0[7][8]
1 1
.names $true FETCH_InstrMem_instr_a0[7][9]
1 1
.names $false FETCH_InstrMem_instr_a0[7][10]
1 1
.names $false FETCH_InstrMem_instr_a0[7][11]
1 1
.names $false FETCH_InstrMem_instr_a0[7][12]
1 1
.names $true FETCH_InstrMem_instr_a0[7][13]
1 1
.names $false FETCH_InstrMem_instr_a0[7][14]
1 1
.names $false FETCH_InstrMem_instr_a0[7][15]
1 1
.names $true FETCH_InstrMem_instr_a0[7][16]
1 1
.names $true FETCH_InstrMem_instr_a0[7][17]
1 1
.names $false FETCH_InstrMem_instr_a0[7][18]
1 1
.names $false FETCH_InstrMem_instr_a0[7][19]
1 1
.names $false FETCH_InstrMem_instr_a0[7][20]
1 1
.names $false FETCH_InstrMem_instr_a0[7][21]
1 1
.names $false FETCH_InstrMem_instr_a0[7][22]
1 1
.names $false FETCH_InstrMem_instr_a0[7][23]
1 1
.names $false FETCH_InstrMem_instr_a0[7][24]
1 1
.names $false FETCH_InstrMem_instr_a0[7][25]
1 1
.names $false FETCH_InstrMem_instr_a0[7][26]
1 1
.names $false FETCH_InstrMem_instr_a0[7][27]
1 1
.names $false FETCH_InstrMem_instr_a0[7][28]
1 1
.names $false FETCH_InstrMem_instr_a0[7][29]
1 1
.names $false FETCH_InstrMem_instr_a0[7][30]
1 1
.names $false FETCH_InstrMem_instr_a0[7][31]
1 1
.names $true FETCH_InstrMem_instr_a0[8][0]
1 1
.names $true FETCH_InstrMem_instr_a0[8][1]
1 1
.names $false FETCH_InstrMem_instr_a0[8][2]
1 1
.names $false FETCH_InstrMem_instr_a0[8][3]
1 1
.names $true FETCH_InstrMem_instr_a0[8][4]
1 1
.names $false FETCH_InstrMem_instr_a0[8][5]
1 1
.names $false FETCH_InstrMem_instr_a0[8][6]
1 1
.names $false FETCH_InstrMem_instr_a0[8][7]
1 1
.names $true FETCH_InstrMem_instr_a0[8][8]
1 1
.names $true FETCH_InstrMem_instr_a0[8][9]
1 1
.names $false FETCH_InstrMem_instr_a0[8][10]
1 1
.names $false FETCH_InstrMem_instr_a0[8][11]
1 1
.names $false FETCH_InstrMem_instr_a0[8][12]
1 1
.names $false FETCH_InstrMem_instr_a0[8][13]
1 1
.names $false FETCH_InstrMem_instr_a0[8][14]
1 1
.names $false FETCH_InstrMem_instr_a0[8][15]
1 1
.names $true FETCH_InstrMem_instr_a0[8][16]
1 1
.names $true FETCH_InstrMem_instr_a0[8][17]
1 1
.names $false FETCH_InstrMem_instr_a0[8][18]
1 1
.names $false FETCH_InstrMem_instr_a0[8][19]
1 1
.names $false FETCH_InstrMem_instr_a0[8][20]
1 1
.names $false FETCH_InstrMem_instr_a0[8][21]
1 1
.names $true FETCH_InstrMem_instr_a0[8][22]
1 1
.names $false FETCH_InstrMem_instr_a0[8][23]
1 1
.names $false FETCH_InstrMem_instr_a0[8][24]
1 1
.names $false FETCH_InstrMem_instr_a0[8][25]
1 1
.names $false FETCH_InstrMem_instr_a0[8][26]
1 1
.names $false FETCH_InstrMem_instr_a0[8][27]
1 1
.names $false FETCH_InstrMem_instr_a0[8][28]
1 1
.names $false FETCH_InstrMem_instr_a0[8][29]
1 1
.names $false FETCH_InstrMem_instr_a0[8][30]
1 1
.names $false FETCH_InstrMem_instr_a0[8][31]
1 1
.names $true FETCH_InstrMem_instr_a0[9][0]
1 1
.names $true FETCH_InstrMem_instr_a0[9][1]
1 1
.names $false FETCH_InstrMem_instr_a0[9][2]
1 1
.names $false FETCH_InstrMem_instr_a0[9][3]
1 1
.names $false FETCH_InstrMem_instr_a0[9][4]
1 1
.names $true FETCH_InstrMem_instr_a0[9][5]
1 1
.names $false FETCH_InstrMem_instr_a0[9][6]
1 1
.names $false FETCH_InstrMem_instr_a0[9][7]
1 1
.names $false FETCH_InstrMem_instr_a0[9][8]
1 1
.names $false FETCH_InstrMem_instr_a0[9][9]
1 1
.names $false FETCH_InstrMem_instr_a0[9][10]
1 1
.names $false FETCH_InstrMem_instr_a0[9][11]
1 1
.names $false FETCH_InstrMem_instr_a0[9][12]
1 1
.names $true FETCH_InstrMem_instr_a0[9][13]
1 1
.names $false FETCH_InstrMem_instr_a0[9][14]
1 1
.names $false FETCH_InstrMem_instr_a0[9][15]
1 1
.names $true FETCH_InstrMem_instr_a0[9][16]
1 1
.names $true FETCH_InstrMem_instr_a0[9][17]
1 1
.names $false FETCH_InstrMem_instr_a0[9][18]
1 1
.names $false FETCH_InstrMem_instr_a0[9][19]
1 1
.names $false FETCH_InstrMem_instr_a0[9][20]
1 1
.names $false FETCH_InstrMem_instr_a0[9][21]
1 1
.names $true FETCH_InstrMem_instr_a0[9][22]
1 1
.names $true FETCH_InstrMem_instr_a0[9][23]
1 1
.names $false FETCH_InstrMem_instr_a0[9][24]
1 1
.names $false FETCH_InstrMem_instr_a0[9][25]
1 1
.names $false FETCH_InstrMem_instr_a0[9][26]
1 1
.names $false FETCH_InstrMem_instr_a0[9][27]
1 1
.names $false FETCH_InstrMem_instr_a0[9][28]
1 1
.names $false FETCH_InstrMem_instr_a0[9][29]
1 1
.names $false FETCH_InstrMem_instr_a0[9][30]
1 1
.names $false FETCH_InstrMem_instr_a0[9][31]
1 1
.names $true FETCH_Instr_Div1_div_insn_a0[0]
1 1
.names $true FETCH_Instr_Div1_div_insn_a0[1]
1 1
.names $false FETCH_Instr_Div1_div_insn_a0[2]
1 1
.names $false FETCH_Instr_Div1_div_insn_a0[3]
1 1
.names $true FETCH_Instr_Div1_div_insn_a0[4]
1 1
.names $true FETCH_Instr_Div1_div_insn_a0[5]
1 1
.names $false FETCH_Instr_Div1_div_insn_a0[6]
1 1
.names $true FETCH_Instr_Div1_div_insn_a0[7]
1 1
.names $false FETCH_Instr_Div1_div_insn_a0[8]
1 1
.names $true FETCH_Instr_Div1_div_insn_a0[9]
1 1
.names $false FETCH_Instr_Div1_div_insn_a0[10]
1 1
.names $false FETCH_Instr_Div1_div_insn_a0[11]
1 1
.names $true FETCH_Instr_Div1_div_insn_a0[14]
1 1
.names $true FETCH_Instr_Div1_div_insn_a0[15]
1 1
.names $false FETCH_Instr_Div1_div_insn_a0[16]
1 1
.names $true FETCH_Instr_Div1_div_insn_a0[17]
1 1
.names $false FETCH_Instr_Div1_div_insn_a0[18]
1 1
.names $false FETCH_Instr_Div1_div_insn_a0[19]
1 1
.names $false FETCH_Instr_Div1_div_insn_a0[20]
1 1
.names $true FETCH_Instr_Div1_div_insn_a0[21]
1 1
.names $true FETCH_Instr_Div1_div_insn_a0[22]
1 1
.names $false FETCH_Instr_Div1_div_insn_a0[23]
1 1
.names $false FETCH_Instr_Div1_div_insn_a0[24]
1 1
.names $true FETCH_Instr_Div1_div_insn_a0[25]
1 1
.names FETCH_Instr_Div1_div_insn_a0[12] FETCH_Instr_Div1_opcode_a0[0]
1 1
.names FETCH_Instr_Div1_div_insn_a0[13] FETCH_Instr_Div1_opcode_a0[1]
1 1
.names $undef FETCH_Instr_GoodPathMask_n1[1]
1 1
.names $true FETCH_Instr_Mul1_mul_insn_a0[0]
1 1
.names $true FETCH_Instr_Mul1_mul_insn_a0[1]
1 1
.names $false FETCH_Instr_Mul1_mul_insn_a0[2]
1 1
.names $false FETCH_Instr_Mul1_mul_insn_a0[3]
1 1
.names $true FETCH_Instr_Mul1_mul_insn_a0[4]
1 1
.names $true FETCH_Instr_Mul1_mul_insn_a0[5]
1 1
.names $false FETCH_Instr_Mul1_mul_insn_a0[6]
1 1
.names $true FETCH_Instr_Mul1_mul_insn_a0[7]
1 1
.names $false FETCH_Instr_Mul1_mul_insn_a0[8]
1 1
.names $true FETCH_Instr_Mul1_mul_insn_a0[9]
1 1
.names $false FETCH_Instr_Mul1_mul_insn_a0[10]
1 1
.names $false FETCH_Instr_Mul1_mul_insn_a0[11]
1 1
.names $false FETCH_Instr_Mul1_mul_insn_a0[14]
1 1
.names $true FETCH_Instr_Mul1_mul_insn_a0[15]
1 1
.names $false FETCH_Instr_Mul1_mul_insn_a0[16]
1 1
.names $true FETCH_Instr_Mul1_mul_insn_a0[17]
1 1
.names $false FETCH_Instr_Mul1_mul_insn_a0[18]
1 1
.names $false FETCH_Instr_Mul1_mul_insn_a0[19]
1 1
.names $false FETCH_Instr_Mul1_mul_insn_a0[20]
1 1
.names $true FETCH_Instr_Mul1_mul_insn_a0[21]
1 1
.names $true FETCH_Instr_Mul1_mul_insn_a0[22]
1 1
.names $false FETCH_Instr_Mul1_mul_insn_a0[23]
1 1
.names $false FETCH_Instr_Mul1_mul_insn_a0[24]
1 1
.names $true FETCH_Instr_Mul1_mul_insn_a0[25]
1 1
.names $false FETCH_Instr_Mul1_mul_insn_a0[26]
1 1
.names $false FETCH_Instr_Mul1_mul_insn_a0[27]
1 1
.names $false FETCH_Instr_Mul1_mul_insn_a0[28]
1 1
.names $false FETCH_Instr_Mul1_mul_insn_a0[29]
1 1
.names $false FETCH_Instr_Mul1_mul_insn_a0[30]
1 1
.names $false FETCH_Instr_Mul1_mul_insn_a0[31]
1 1
.names FETCH_Instr_Mul1_mul_insn_a0[12] FETCH_Instr_Mul1_opcode_a0[0]
1 1
.names FETCH_Instr_Mul1_mul_insn_a0[13] FETCH_Instr_Mul1_opcode_a0[1]
1 1
.names $false FETCH_Instr_Mul1_opcode_a0[2]
1 1
.names MEM_Data_addr_a1[0] FETCH_Instr_OrigLoadInst_addr_a0[0]
1 1
.names MEM_Data_addr_a1[1] FETCH_Instr_OrigLoadInst_addr_a0[1]
1 1
.names FETCH_Instr_OrigInst_dest_reg_a0[0] FETCH_Instr_OrigLoadInst_dest_reg_a0[0]
1 1
.names FETCH_Instr_OrigInst_dest_reg_a0[1] FETCH_Instr_OrigLoadInst_dest_reg_a0[1]
1 1
.names FETCH_Instr_OrigInst_dest_reg_a0[2] FETCH_Instr_OrigLoadInst_dest_reg_a0[2]
1 1
.names FETCH_Instr_OrigInst_dest_reg_a0[3] FETCH_Instr_OrigLoadInst_dest_reg_a0[3]
1 1
.names FETCH_Instr_OrigInst_dest_reg_a0[4] FETCH_Instr_OrigLoadInst_dest_reg_a0[4]
1 1
.names MEM_Data_ld_st_half_a1 FETCH_Instr_OrigLoadInst_ld_st_half_a0
1 1
.names MEM_Data_ld_st_word_a1 FETCH_Instr_OrigLoadInst_ld_st_word_a0
1 1
.names MEM_Data_ld_value_a1[0] FETCH_Instr_OrigLoadInst_ld_value_a0[0]
1 1
.names MEM_Data_ld_value_a1[1] FETCH_Instr_OrigLoadInst_ld_value_a0[1]
1 1
.names MEM_Data_ld_value_a1[2] FETCH_Instr_OrigLoadInst_ld_value_a0[2]
1 1
.names MEM_Data_ld_value_a1[3] FETCH_Instr_OrigLoadInst_ld_value_a0[3]
1 1
.names MEM_Data_ld_value_a1[4] FETCH_Instr_OrigLoadInst_ld_value_a0[4]
1 1
.names MEM_Data_ld_value_a1[5] FETCH_Instr_OrigLoadInst_ld_value_a0[5]
1 1
.names MEM_Data_ld_value_a1[6] FETCH_Instr_OrigLoadInst_ld_value_a0[6]
1 1
.names MEM_Data_ld_value_a1[7] FETCH_Instr_OrigLoadInst_ld_value_a0[7]
1 1
.names MEM_Data_ld_value_a1[8] FETCH_Instr_OrigLoadInst_ld_value_a0[8]
1 1
.names MEM_Data_ld_value_a1[9] FETCH_Instr_OrigLoadInst_ld_value_a0[9]
1 1
.names MEM_Data_ld_value_a1[10] FETCH_Instr_OrigLoadInst_ld_value_a0[10]
1 1
.names MEM_Data_ld_value_a1[11] FETCH_Instr_OrigLoadInst_ld_value_a0[11]
1 1
.names MEM_Data_ld_value_a1[12] FETCH_Instr_OrigLoadInst_ld_value_a0[12]
1 1
.names MEM_Data_ld_value_a1[13] FETCH_Instr_OrigLoadInst_ld_value_a0[13]
1 1
.names MEM_Data_ld_value_a1[14] FETCH_Instr_OrigLoadInst_ld_value_a0[14]
1 1
.names MEM_Data_ld_value_a1[15] FETCH_Instr_OrigLoadInst_ld_value_a0[15]
1 1
.names MEM_Data_ld_value_a1[16] FETCH_Instr_OrigLoadInst_ld_value_a0[16]
1 1
.names MEM_Data_ld_value_a1[17] FETCH_Instr_OrigLoadInst_ld_value_a0[17]
1 1
.names MEM_Data_ld_value_a1[18] FETCH_Instr_OrigLoadInst_ld_value_a0[18]
1 1
.names MEM_Data_ld_value_a1[19] FETCH_Instr_OrigLoadInst_ld_value_a0[19]
1 1
.names MEM_Data_ld_value_a1[20] FETCH_Instr_OrigLoadInst_ld_value_a0[20]
1 1
.names MEM_Data_ld_value_a1[21] FETCH_Instr_OrigLoadInst_ld_value_a0[21]
1 1
.names MEM_Data_ld_value_a1[22] FETCH_Instr_OrigLoadInst_ld_value_a0[22]
1 1
.names MEM_Data_ld_value_a1[23] FETCH_Instr_OrigLoadInst_ld_value_a0[23]
1 1
.names MEM_Data_ld_value_a1[24] FETCH_Instr_OrigLoadInst_ld_value_a0[24]
1 1
.names MEM_Data_ld_value_a1[25] FETCH_Instr_OrigLoadInst_ld_value_a0[25]
1 1
.names MEM_Data_ld_value_a1[26] FETCH_Instr_OrigLoadInst_ld_value_a0[26]
1 1
.names MEM_Data_ld_value_a1[27] FETCH_Instr_OrigLoadInst_ld_value_a0[27]
1 1
.names MEM_Data_ld_value_a1[28] FETCH_Instr_OrigLoadInst_ld_value_a0[28]
1 1
.names MEM_Data_ld_value_a1[29] FETCH_Instr_OrigLoadInst_ld_value_a0[29]
1 1
.names MEM_Data_ld_value_a1[30] FETCH_Instr_OrigLoadInst_ld_value_a0[30]
1 1
.names MEM_Data_ld_value_a1[31] FETCH_Instr_OrigLoadInst_ld_value_a0[31]
1 1
.names MEM_Data_raw_funct3_a1 FETCH_Instr_OrigLoadInst_raw_funct3_a0
1 1
.names FETCH_Instr_misaligned_indirect_jump_target_a0 FETCH_Instr_addi_rslt_a0[1]
1 1
.names $false FETCH_Instr_andi_rslt_a0[4]
1 1
.names $false FETCH_Instr_andi_rslt_a0[11]
1 1
.names $false FETCH_Instr_andi_rslt_a0[12]
1 1
.names $false FETCH_Instr_andi_rslt_a0[13]
1 1
.names $false FETCH_Instr_andi_rslt_a0[14]
1 1
.names $false FETCH_Instr_andi_rslt_a0[15]
1 1
.names $false FETCH_Instr_andi_rslt_a0[16]
1 1
.names $false FETCH_Instr_andi_rslt_a0[17]
1 1
.names $false FETCH_Instr_andi_rslt_a0[18]
1 1
.names $false FETCH_Instr_andi_rslt_a0[19]
1 1
.names $false FETCH_Instr_andi_rslt_a0[20]
1 1
.names $false FETCH_Instr_andi_rslt_a0[21]
1 1
.names $false FETCH_Instr_andi_rslt_a0[22]
1 1
.names $false FETCH_Instr_andi_rslt_a0[23]
1 1
.names $false FETCH_Instr_andi_rslt_a0[24]
1 1
.names $false FETCH_Instr_andi_rslt_a0[25]
1 1
.names $false FETCH_Instr_andi_rslt_a0[26]
1 1
.names $false FETCH_Instr_andi_rslt_a0[27]
1 1
.names $false FETCH_Instr_andi_rslt_a0[28]
1 1
.names $false FETCH_Instr_andi_rslt_a0[29]
1 1
.names $false FETCH_Instr_andi_rslt_a0[30]
1 1
.names $false FETCH_Instr_andi_rslt_a0[31]
1 1
.names $false FETCH_Instr_auipc_rslt_a0[0]
1 1
.names $false FETCH_Instr_auipc_rslt_a0[1]
1 1
.names FETCH_Instr_Pc_a0[2] FETCH_Instr_auipc_rslt_a0[2]
1 1
.names FETCH_Instr_Pc_a0[3] FETCH_Instr_auipc_rslt_a0[3]
1 1
.names FETCH_Instr_Pc_a0[4] FETCH_Instr_auipc_rslt_a0[4]
1 1
.names FETCH_Instr_Pc_a0[5] FETCH_Instr_auipc_rslt_a0[5]
1 1
.names FETCH_Instr_Pc_a0[6] FETCH_Instr_auipc_rslt_a0[6]
1 1
.names FETCH_Instr_Pc_a0[7] FETCH_Instr_auipc_rslt_a0[7]
1 1
.names FETCH_Instr_Pc_a0[8] FETCH_Instr_auipc_rslt_a0[8]
1 1
.names FETCH_Instr_Pc_a0[9] FETCH_Instr_auipc_rslt_a0[9]
1 1
.names FETCH_Instr_Pc_a0[10] FETCH_Instr_auipc_rslt_a0[10]
1 1
.names FETCH_Instr_Pc_a0[11] FETCH_Instr_auipc_rslt_a0[11]
1 1
.names $undef FETCH_Instr_auipc_rslt_a0[12]
1 1
.names $undef FETCH_Instr_auipc_rslt_a0[13]
1 1
.names $undef FETCH_Instr_auipc_rslt_a0[14]
1 1
.names $undef FETCH_Instr_auipc_rslt_a0[15]
1 1
.names $undef FETCH_Instr_auipc_rslt_a0[16]
1 1
.names $undef FETCH_Instr_auipc_rslt_a0[17]
1 1
.names $undef FETCH_Instr_auipc_rslt_a0[18]
1 1
.names $undef FETCH_Instr_auipc_rslt_a0[19]
1 1
.names $undef FETCH_Instr_auipc_rslt_a0[20]
1 1
.names $undef FETCH_Instr_auipc_rslt_a0[21]
1 1
.names $undef FETCH_Instr_auipc_rslt_a0[22]
1 1
.names $undef FETCH_Instr_auipc_rslt_a0[23]
1 1
.names $undef FETCH_Instr_auipc_rslt_a0[24]
1 1
.names $undef FETCH_Instr_auipc_rslt_a0[25]
1 1
.names $undef FETCH_Instr_auipc_rslt_a0[26]
1 1
.names $undef FETCH_Instr_auipc_rslt_a0[27]
1 1
.names $undef FETCH_Instr_auipc_rslt_a0[28]
1 1
.names $undef FETCH_Instr_auipc_rslt_a0[29]
1 1
.names $undef FETCH_Instr_auipc_rslt_a0[30]
1 1
.names $undef FETCH_Instr_auipc_rslt_a0[31]
1 1
.names FETCH_Instr_branch_redir_pc_a0[2] FETCH_Instr_branch_target_a0[2]
1 1
.names FETCH_Instr_branch_redir_pc_a0[3] FETCH_Instr_branch_target_a0[3]
1 1
.names FETCH_Instr_branch_redir_pc_a0[4] FETCH_Instr_branch_target_a0[4]
1 1
.names FETCH_Instr_branch_redir_pc_a0[5] FETCH_Instr_branch_target_a0[5]
1 1
.names FETCH_Instr_branch_redir_pc_a0[6] FETCH_Instr_branch_target_a0[6]
1 1
.names FETCH_Instr_branch_redir_pc_a0[7] FETCH_Instr_branch_target_a0[7]
1 1
.names FETCH_Instr_branch_redir_pc_a0[8] FETCH_Instr_branch_target_a0[8]
1 1
.names FETCH_Instr_branch_redir_pc_a0[9] FETCH_Instr_branch_target_a0[9]
1 1
.names FETCH_Instr_branch_redir_pc_a0[10] FETCH_Instr_branch_target_a0[10]
1 1
.names FETCH_Instr_branch_redir_pc_a0[11] FETCH_Instr_branch_target_a0[11]
1 1
.names FETCH_Instr_branch_redir_pc_a0[12] FETCH_Instr_branch_target_a0[12]
1 1
.names FETCH_Instr_branch_redir_pc_a0[13] FETCH_Instr_branch_target_a0[13]
1 1
.names FETCH_Instr_branch_redir_pc_a0[14] FETCH_Instr_branch_target_a0[14]
1 1
.names FETCH_Instr_branch_redir_pc_a0[15] FETCH_Instr_branch_target_a0[15]
1 1
.names FETCH_Instr_branch_redir_pc_a0[16] FETCH_Instr_branch_target_a0[16]
1 1
.names FETCH_Instr_branch_redir_pc_a0[17] FETCH_Instr_branch_target_a0[17]
1 1
.names FETCH_Instr_branch_redir_pc_a0[18] FETCH_Instr_branch_target_a0[18]
1 1
.names FETCH_Instr_branch_redir_pc_a0[19] FETCH_Instr_branch_target_a0[19]
1 1
.names FETCH_Instr_branch_redir_pc_a0[20] FETCH_Instr_branch_target_a0[20]
1 1
.names FETCH_Instr_branch_redir_pc_a0[21] FETCH_Instr_branch_target_a0[21]
1 1
.names FETCH_Instr_branch_redir_pc_a0[22] FETCH_Instr_branch_target_a0[22]
1 1
.names FETCH_Instr_branch_redir_pc_a0[23] FETCH_Instr_branch_target_a0[23]
1 1
.names FETCH_Instr_branch_redir_pc_a0[24] FETCH_Instr_branch_target_a0[24]
1 1
.names FETCH_Instr_branch_redir_pc_a0[25] FETCH_Instr_branch_target_a0[25]
1 1
.names FETCH_Instr_branch_redir_pc_a0[26] FETCH_Instr_branch_target_a0[26]
1 1
.names FETCH_Instr_branch_redir_pc_a0[27] FETCH_Instr_branch_target_a0[27]
1 1
.names FETCH_Instr_branch_redir_pc_a0[28] FETCH_Instr_branch_target_a0[28]
1 1
.names FETCH_Instr_branch_redir_pc_a0[29] FETCH_Instr_branch_target_a0[29]
1 1
.names FETCH_Instr_branch_redir_pc_a0[30] FETCH_Instr_branch_target_a0[30]
1 1
.names FETCH_Instr_branch_redir_pc_a0[31] FETCH_Instr_branch_target_a0[31]
1 1
.names clk FETCH_Instr_clk_a0
1 1
.names $true FETCH_Instr_csr_cycle_hw_wr_a0
1 1
.names $true FETCH_Instr_csr_cycle_hw_wr_en_mask_a0[0]
1 1
.names $true FETCH_Instr_csr_cycle_hw_wr_en_mask_a0[1]
1 1
.names $true FETCH_Instr_csr_cycle_hw_wr_en_mask_a0[2]
1 1
.names $true FETCH_Instr_csr_cycle_hw_wr_en_mask_a0[3]
1 1
.names $true FETCH_Instr_csr_cycle_hw_wr_en_mask_a0[4]
1 1
.names $true FETCH_Instr_csr_cycle_hw_wr_en_mask_a0[5]
1 1
.names $true FETCH_Instr_csr_cycle_hw_wr_en_mask_a0[6]
1 1
.names $true FETCH_Instr_csr_cycle_hw_wr_en_mask_a0[7]
1 1
.names $true FETCH_Instr_csr_cycle_hw_wr_en_mask_a0[8]
1 1
.names $true FETCH_Instr_csr_cycle_hw_wr_en_mask_a0[9]
1 1
.names $true FETCH_Instr_csr_cycle_hw_wr_en_mask_a0[10]
1 1
.names $true FETCH_Instr_csr_cycle_hw_wr_en_mask_a0[11]
1 1
.names $true FETCH_Instr_csr_cycle_hw_wr_en_mask_a0[12]
1 1
.names $true FETCH_Instr_csr_cycle_hw_wr_en_mask_a0[13]
1 1
.names $true FETCH_Instr_csr_cycle_hw_wr_en_mask_a0[14]
1 1
.names $true FETCH_Instr_csr_cycle_hw_wr_en_mask_a0[15]
1 1
.names $true FETCH_Instr_csr_cycle_hw_wr_en_mask_a0[16]
1 1
.names $true FETCH_Instr_csr_cycle_hw_wr_en_mask_a0[17]
1 1
.names $true FETCH_Instr_csr_cycle_hw_wr_en_mask_a0[18]
1 1
.names $true FETCH_Instr_csr_cycle_hw_wr_en_mask_a0[19]
1 1
.names $true FETCH_Instr_csr_cycle_hw_wr_en_mask_a0[20]
1 1
.names $true FETCH_Instr_csr_cycle_hw_wr_en_mask_a0[21]
1 1
.names $true FETCH_Instr_csr_cycle_hw_wr_en_mask_a0[22]
1 1
.names $true FETCH_Instr_csr_cycle_hw_wr_en_mask_a0[23]
1 1
.names $true FETCH_Instr_csr_cycle_hw_wr_en_mask_a0[24]
1 1
.names $true FETCH_Instr_csr_cycle_hw_wr_en_mask_a0[25]
1 1
.names $true FETCH_Instr_csr_cycle_hw_wr_en_mask_a0[26]
1 1
.names $true FETCH_Instr_csr_cycle_hw_wr_en_mask_a0[27]
1 1
.names $true FETCH_Instr_csr_cycle_hw_wr_en_mask_a0[28]
1 1
.names $true FETCH_Instr_csr_cycle_hw_wr_en_mask_a0[29]
1 1
.names $true FETCH_Instr_csr_cycle_hw_wr_en_mask_a0[30]
1 1
.names $true FETCH_Instr_csr_cycle_hw_wr_en_mask_a0[31]
1 1
.names $true FETCH_Instr_csr_cycle_hw_wr_mask_a0[0]
1 1
.names $true FETCH_Instr_csr_cycle_hw_wr_mask_a0[1]
1 1
.names $true FETCH_Instr_csr_cycle_hw_wr_mask_a0[2]
1 1
.names $true FETCH_Instr_csr_cycle_hw_wr_mask_a0[3]
1 1
.names $true FETCH_Instr_csr_cycle_hw_wr_mask_a0[4]
1 1
.names $true FETCH_Instr_csr_cycle_hw_wr_mask_a0[5]
1 1
.names $true FETCH_Instr_csr_cycle_hw_wr_mask_a0[6]
1 1
.names $true FETCH_Instr_csr_cycle_hw_wr_mask_a0[7]
1 1
.names $true FETCH_Instr_csr_cycle_hw_wr_mask_a0[8]
1 1
.names $true FETCH_Instr_csr_cycle_hw_wr_mask_a0[9]
1 1
.names $true FETCH_Instr_csr_cycle_hw_wr_mask_a0[10]
1 1
.names $true FETCH_Instr_csr_cycle_hw_wr_mask_a0[11]
1 1
.names $true FETCH_Instr_csr_cycle_hw_wr_mask_a0[12]
1 1
.names $true FETCH_Instr_csr_cycle_hw_wr_mask_a0[13]
1 1
.names $true FETCH_Instr_csr_cycle_hw_wr_mask_a0[14]
1 1
.names $true FETCH_Instr_csr_cycle_hw_wr_mask_a0[15]
1 1
.names $true FETCH_Instr_csr_cycle_hw_wr_mask_a0[16]
1 1
.names $true FETCH_Instr_csr_cycle_hw_wr_mask_a0[17]
1 1
.names $true FETCH_Instr_csr_cycle_hw_wr_mask_a0[18]
1 1
.names $true FETCH_Instr_csr_cycle_hw_wr_mask_a0[19]
1 1
.names $true FETCH_Instr_csr_cycle_hw_wr_mask_a0[20]
1 1
.names $true FETCH_Instr_csr_cycle_hw_wr_mask_a0[21]
1 1
.names $true FETCH_Instr_csr_cycle_hw_wr_mask_a0[22]
1 1
.names $true FETCH_Instr_csr_cycle_hw_wr_mask_a0[23]
1 1
.names $true FETCH_Instr_csr_cycle_hw_wr_mask_a0[24]
1 1
.names $true FETCH_Instr_csr_cycle_hw_wr_mask_a0[25]
1 1
.names $true FETCH_Instr_csr_cycle_hw_wr_mask_a0[26]
1 1
.names $true FETCH_Instr_csr_cycle_hw_wr_mask_a0[27]
1 1
.names $true FETCH_Instr_csr_cycle_hw_wr_mask_a0[28]
1 1
.names $true FETCH_Instr_csr_cycle_hw_wr_mask_a0[29]
1 1
.names $true FETCH_Instr_csr_cycle_hw_wr_mask_a0[30]
1 1
.names $true FETCH_Instr_csr_cycle_hw_wr_mask_a0[31]
1 1
.names $true FETCH_Instr_csr_cycleh_hw_wr_a0
1 1
.names $true FETCH_Instr_csr_cycleh_hw_wr_en_mask_a0[0]
1 1
.names $true FETCH_Instr_csr_cycleh_hw_wr_en_mask_a0[1]
1 1
.names $true FETCH_Instr_csr_cycleh_hw_wr_en_mask_a0[2]
1 1
.names $true FETCH_Instr_csr_cycleh_hw_wr_en_mask_a0[3]
1 1
.names $true FETCH_Instr_csr_cycleh_hw_wr_en_mask_a0[4]
1 1
.names $true FETCH_Instr_csr_cycleh_hw_wr_en_mask_a0[5]
1 1
.names $true FETCH_Instr_csr_cycleh_hw_wr_en_mask_a0[6]
1 1
.names $true FETCH_Instr_csr_cycleh_hw_wr_en_mask_a0[7]
1 1
.names $true FETCH_Instr_csr_cycleh_hw_wr_en_mask_a0[8]
1 1
.names $true FETCH_Instr_csr_cycleh_hw_wr_en_mask_a0[9]
1 1
.names $true FETCH_Instr_csr_cycleh_hw_wr_en_mask_a0[10]
1 1
.names $true FETCH_Instr_csr_cycleh_hw_wr_en_mask_a0[11]
1 1
.names $true FETCH_Instr_csr_cycleh_hw_wr_en_mask_a0[12]
1 1
.names $true FETCH_Instr_csr_cycleh_hw_wr_en_mask_a0[13]
1 1
.names $true FETCH_Instr_csr_cycleh_hw_wr_en_mask_a0[14]
1 1
.names $true FETCH_Instr_csr_cycleh_hw_wr_en_mask_a0[15]
1 1
.names $true FETCH_Instr_csr_cycleh_hw_wr_en_mask_a0[16]
1 1
.names $true FETCH_Instr_csr_cycleh_hw_wr_en_mask_a0[17]
1 1
.names $true FETCH_Instr_csr_cycleh_hw_wr_en_mask_a0[18]
1 1
.names $true FETCH_Instr_csr_cycleh_hw_wr_en_mask_a0[19]
1 1
.names $true FETCH_Instr_csr_cycleh_hw_wr_en_mask_a0[20]
1 1
.names $true FETCH_Instr_csr_cycleh_hw_wr_en_mask_a0[21]
1 1
.names $true FETCH_Instr_csr_cycleh_hw_wr_en_mask_a0[22]
1 1
.names $true FETCH_Instr_csr_cycleh_hw_wr_en_mask_a0[23]
1 1
.names $true FETCH_Instr_csr_cycleh_hw_wr_en_mask_a0[24]
1 1
.names $true FETCH_Instr_csr_cycleh_hw_wr_en_mask_a0[25]
1 1
.names $true FETCH_Instr_csr_cycleh_hw_wr_en_mask_a0[26]
1 1
.names $true FETCH_Instr_csr_cycleh_hw_wr_en_mask_a0[27]
1 1
.names $true FETCH_Instr_csr_cycleh_hw_wr_en_mask_a0[28]
1 1
.names $true FETCH_Instr_csr_cycleh_hw_wr_en_mask_a0[29]
1 1
.names $true FETCH_Instr_csr_cycleh_hw_wr_en_mask_a0[30]
1 1
.names $true FETCH_Instr_csr_cycleh_hw_wr_en_mask_a0[31]
1 1
.names $true FETCH_Instr_csr_cycleh_hw_wr_mask_a0[0]
1 1
.names $true FETCH_Instr_csr_cycleh_hw_wr_mask_a0[1]
1 1
.names $true FETCH_Instr_csr_cycleh_hw_wr_mask_a0[2]
1 1
.names $true FETCH_Instr_csr_cycleh_hw_wr_mask_a0[3]
1 1
.names $true FETCH_Instr_csr_cycleh_hw_wr_mask_a0[4]
1 1
.names $true FETCH_Instr_csr_cycleh_hw_wr_mask_a0[5]
1 1
.names $true FETCH_Instr_csr_cycleh_hw_wr_mask_a0[6]
1 1
.names $true FETCH_Instr_csr_cycleh_hw_wr_mask_a0[7]
1 1
.names $true FETCH_Instr_csr_cycleh_hw_wr_mask_a0[8]
1 1
.names $true FETCH_Instr_csr_cycleh_hw_wr_mask_a0[9]
1 1
.names $true FETCH_Instr_csr_cycleh_hw_wr_mask_a0[10]
1 1
.names $true FETCH_Instr_csr_cycleh_hw_wr_mask_a0[11]
1 1
.names $true FETCH_Instr_csr_cycleh_hw_wr_mask_a0[12]
1 1
.names $true FETCH_Instr_csr_cycleh_hw_wr_mask_a0[13]
1 1
.names $true FETCH_Instr_csr_cycleh_hw_wr_mask_a0[14]
1 1
.names $true FETCH_Instr_csr_cycleh_hw_wr_mask_a0[15]
1 1
.names $true FETCH_Instr_csr_cycleh_hw_wr_mask_a0[16]
1 1
.names $true FETCH_Instr_csr_cycleh_hw_wr_mask_a0[17]
1 1
.names $true FETCH_Instr_csr_cycleh_hw_wr_mask_a0[18]
1 1
.names $true FETCH_Instr_csr_cycleh_hw_wr_mask_a0[19]
1 1
.names $true FETCH_Instr_csr_cycleh_hw_wr_mask_a0[20]
1 1
.names $true FETCH_Instr_csr_cycleh_hw_wr_mask_a0[21]
1 1
.names $true FETCH_Instr_csr_cycleh_hw_wr_mask_a0[22]
1 1
.names $true FETCH_Instr_csr_cycleh_hw_wr_mask_a0[23]
1 1
.names $true FETCH_Instr_csr_cycleh_hw_wr_mask_a0[24]
1 1
.names $true FETCH_Instr_csr_cycleh_hw_wr_mask_a0[25]
1 1
.names $true FETCH_Instr_csr_cycleh_hw_wr_mask_a0[26]
1 1
.names $true FETCH_Instr_csr_cycleh_hw_wr_mask_a0[27]
1 1
.names $true FETCH_Instr_csr_cycleh_hw_wr_mask_a0[28]
1 1
.names $true FETCH_Instr_csr_cycleh_hw_wr_mask_a0[29]
1 1
.names $true FETCH_Instr_csr_cycleh_hw_wr_mask_a0[30]
1 1
.names $true FETCH_Instr_csr_cycleh_hw_wr_mask_a0[31]
1 1
.names $true FETCH_Instr_csr_instret_hw_wr_mask_a0[0]
1 1
.names $true FETCH_Instr_csr_instret_hw_wr_mask_a0[1]
1 1
.names $true FETCH_Instr_csr_instret_hw_wr_mask_a0[2]
1 1
.names $true FETCH_Instr_csr_instret_hw_wr_mask_a0[3]
1 1
.names $true FETCH_Instr_csr_instret_hw_wr_mask_a0[4]
1 1
.names $true FETCH_Instr_csr_instret_hw_wr_mask_a0[5]
1 1
.names $true FETCH_Instr_csr_instret_hw_wr_mask_a0[6]
1 1
.names $true FETCH_Instr_csr_instret_hw_wr_mask_a0[7]
1 1
.names $true FETCH_Instr_csr_instret_hw_wr_mask_a0[8]
1 1
.names $true FETCH_Instr_csr_instret_hw_wr_mask_a0[9]
1 1
.names $true FETCH_Instr_csr_instret_hw_wr_mask_a0[10]
1 1
.names $true FETCH_Instr_csr_instret_hw_wr_mask_a0[11]
1 1
.names $true FETCH_Instr_csr_instret_hw_wr_mask_a0[12]
1 1
.names $true FETCH_Instr_csr_instret_hw_wr_mask_a0[13]
1 1
.names $true FETCH_Instr_csr_instret_hw_wr_mask_a0[14]
1 1
.names $true FETCH_Instr_csr_instret_hw_wr_mask_a0[15]
1 1
.names $true FETCH_Instr_csr_instret_hw_wr_mask_a0[16]
1 1
.names $true FETCH_Instr_csr_instret_hw_wr_mask_a0[17]
1 1
.names $true FETCH_Instr_csr_instret_hw_wr_mask_a0[18]
1 1
.names $true FETCH_Instr_csr_instret_hw_wr_mask_a0[19]
1 1
.names $true FETCH_Instr_csr_instret_hw_wr_mask_a0[20]
1 1
.names $true FETCH_Instr_csr_instret_hw_wr_mask_a0[21]
1 1
.names $true FETCH_Instr_csr_instret_hw_wr_mask_a0[22]
1 1
.names $true FETCH_Instr_csr_instret_hw_wr_mask_a0[23]
1 1
.names $true FETCH_Instr_csr_instret_hw_wr_mask_a0[24]
1 1
.names $true FETCH_Instr_csr_instret_hw_wr_mask_a0[25]
1 1
.names $true FETCH_Instr_csr_instret_hw_wr_mask_a0[26]
1 1
.names $true FETCH_Instr_csr_instret_hw_wr_mask_a0[27]
1 1
.names $true FETCH_Instr_csr_instret_hw_wr_mask_a0[28]
1 1
.names $true FETCH_Instr_csr_instret_hw_wr_mask_a0[29]
1 1
.names $true FETCH_Instr_csr_instret_hw_wr_mask_a0[30]
1 1
.names $true FETCH_Instr_csr_instret_hw_wr_mask_a0[31]
1 1
.names $true FETCH_Instr_csr_instreth_hw_wr_mask_a0[0]
1 1
.names $true FETCH_Instr_csr_instreth_hw_wr_mask_a0[1]
1 1
.names $true FETCH_Instr_csr_instreth_hw_wr_mask_a0[2]
1 1
.names $true FETCH_Instr_csr_instreth_hw_wr_mask_a0[3]
1 1
.names $true FETCH_Instr_csr_instreth_hw_wr_mask_a0[4]
1 1
.names $true FETCH_Instr_csr_instreth_hw_wr_mask_a0[5]
1 1
.names $true FETCH_Instr_csr_instreth_hw_wr_mask_a0[6]
1 1
.names $true FETCH_Instr_csr_instreth_hw_wr_mask_a0[7]
1 1
.names $true FETCH_Instr_csr_instreth_hw_wr_mask_a0[8]
1 1
.names $true FETCH_Instr_csr_instreth_hw_wr_mask_a0[9]
1 1
.names $true FETCH_Instr_csr_instreth_hw_wr_mask_a0[10]
1 1
.names $true FETCH_Instr_csr_instreth_hw_wr_mask_a0[11]
1 1
.names $true FETCH_Instr_csr_instreth_hw_wr_mask_a0[12]
1 1
.names $true FETCH_Instr_csr_instreth_hw_wr_mask_a0[13]
1 1
.names $true FETCH_Instr_csr_instreth_hw_wr_mask_a0[14]
1 1
.names $true FETCH_Instr_csr_instreth_hw_wr_mask_a0[15]
1 1
.names $true FETCH_Instr_csr_instreth_hw_wr_mask_a0[16]
1 1
.names $true FETCH_Instr_csr_instreth_hw_wr_mask_a0[17]
1 1
.names $true FETCH_Instr_csr_instreth_hw_wr_mask_a0[18]
1 1
.names $true FETCH_Instr_csr_instreth_hw_wr_mask_a0[19]
1 1
.names $true FETCH_Instr_csr_instreth_hw_wr_mask_a0[20]
1 1
.names $true FETCH_Instr_csr_instreth_hw_wr_mask_a0[21]
1 1
.names $true FETCH_Instr_csr_instreth_hw_wr_mask_a0[22]
1 1
.names $true FETCH_Instr_csr_instreth_hw_wr_mask_a0[23]
1 1
.names $true FETCH_Instr_csr_instreth_hw_wr_mask_a0[24]
1 1
.names $true FETCH_Instr_csr_instreth_hw_wr_mask_a0[25]
1 1
.names $true FETCH_Instr_csr_instreth_hw_wr_mask_a0[26]
1 1
.names $true FETCH_Instr_csr_instreth_hw_wr_mask_a0[27]
1 1
.names $true FETCH_Instr_csr_instreth_hw_wr_mask_a0[28]
1 1
.names $true FETCH_Instr_csr_instreth_hw_wr_mask_a0[29]
1 1
.names $true FETCH_Instr_csr_instreth_hw_wr_mask_a0[30]
1 1
.names $true FETCH_Instr_csr_instreth_hw_wr_mask_a0[31]
1 1
.names $true FETCH_Instr_csr_time_hw_wr_mask_a0[0]
1 1
.names $true FETCH_Instr_csr_time_hw_wr_mask_a0[1]
1 1
.names $true FETCH_Instr_csr_time_hw_wr_mask_a0[2]
1 1
.names $true FETCH_Instr_csr_time_hw_wr_mask_a0[3]
1 1
.names $true FETCH_Instr_csr_time_hw_wr_mask_a0[4]
1 1
.names $true FETCH_Instr_csr_time_hw_wr_mask_a0[5]
1 1
.names $true FETCH_Instr_csr_time_hw_wr_mask_a0[6]
1 1
.names $true FETCH_Instr_csr_time_hw_wr_mask_a0[7]
1 1
.names $true FETCH_Instr_csr_time_hw_wr_mask_a0[8]
1 1
.names $true FETCH_Instr_csr_time_hw_wr_mask_a0[9]
1 1
.names $true FETCH_Instr_csr_time_hw_wr_mask_a0[10]
1 1
.names $true FETCH_Instr_csr_time_hw_wr_mask_a0[11]
1 1
.names $true FETCH_Instr_csr_time_hw_wr_mask_a0[12]
1 1
.names $true FETCH_Instr_csr_time_hw_wr_mask_a0[13]
1 1
.names $true FETCH_Instr_csr_time_hw_wr_mask_a0[14]
1 1
.names $true FETCH_Instr_csr_time_hw_wr_mask_a0[15]
1 1
.names $true FETCH_Instr_csr_time_hw_wr_mask_a0[16]
1 1
.names $true FETCH_Instr_csr_time_hw_wr_mask_a0[17]
1 1
.names $true FETCH_Instr_csr_time_hw_wr_mask_a0[18]
1 1
.names $true FETCH_Instr_csr_time_hw_wr_mask_a0[19]
1 1
.names $true FETCH_Instr_csr_time_hw_wr_mask_a0[20]
1 1
.names $true FETCH_Instr_csr_time_hw_wr_mask_a0[21]
1 1
.names $true FETCH_Instr_csr_time_hw_wr_mask_a0[22]
1 1
.names $true FETCH_Instr_csr_time_hw_wr_mask_a0[23]
1 1
.names $true FETCH_Instr_csr_time_hw_wr_mask_a0[24]
1 1
.names $true FETCH_Instr_csr_time_hw_wr_mask_a0[25]
1 1
.names $true FETCH_Instr_csr_time_hw_wr_mask_a0[26]
1 1
.names $true FETCH_Instr_csr_time_hw_wr_mask_a0[27]
1 1
.names $true FETCH_Instr_csr_time_hw_wr_mask_a0[28]
1 1
.names $true FETCH_Instr_csr_time_hw_wr_mask_a0[29]
1 1
.names $true FETCH_Instr_csr_time_hw_wr_mask_a0[30]
1 1
.names $true FETCH_Instr_csr_time_hw_wr_mask_a0[31]
1 1
.names $true FETCH_Instr_csr_timeh_hw_wr_mask_a0[0]
1 1
.names $true FETCH_Instr_csr_timeh_hw_wr_mask_a0[1]
1 1
.names $true FETCH_Instr_csr_timeh_hw_wr_mask_a0[2]
1 1
.names $true FETCH_Instr_csr_timeh_hw_wr_mask_a0[3]
1 1
.names $true FETCH_Instr_csr_timeh_hw_wr_mask_a0[4]
1 1
.names $true FETCH_Instr_csr_timeh_hw_wr_mask_a0[5]
1 1
.names $true FETCH_Instr_csr_timeh_hw_wr_mask_a0[6]
1 1
.names $true FETCH_Instr_csr_timeh_hw_wr_mask_a0[7]
1 1
.names $true FETCH_Instr_csr_timeh_hw_wr_mask_a0[8]
1 1
.names $true FETCH_Instr_csr_timeh_hw_wr_mask_a0[9]
1 1
.names $true FETCH_Instr_csr_timeh_hw_wr_mask_a0[10]
1 1
.names $true FETCH_Instr_csr_timeh_hw_wr_mask_a0[11]
1 1
.names $true FETCH_Instr_csr_timeh_hw_wr_mask_a0[12]
1 1
.names $true FETCH_Instr_csr_timeh_hw_wr_mask_a0[13]
1 1
.names $true FETCH_Instr_csr_timeh_hw_wr_mask_a0[14]
1 1
.names $true FETCH_Instr_csr_timeh_hw_wr_mask_a0[15]
1 1
.names $true FETCH_Instr_csr_timeh_hw_wr_mask_a0[16]
1 1
.names $true FETCH_Instr_csr_timeh_hw_wr_mask_a0[17]
1 1
.names $true FETCH_Instr_csr_timeh_hw_wr_mask_a0[18]
1 1
.names $true FETCH_Instr_csr_timeh_hw_wr_mask_a0[19]
1 1
.names $true FETCH_Instr_csr_timeh_hw_wr_mask_a0[20]
1 1
.names $true FETCH_Instr_csr_timeh_hw_wr_mask_a0[21]
1 1
.names $true FETCH_Instr_csr_timeh_hw_wr_mask_a0[22]
1 1
.names $true FETCH_Instr_csr_timeh_hw_wr_mask_a0[23]
1 1
.names $true FETCH_Instr_csr_timeh_hw_wr_mask_a0[24]
1 1
.names $true FETCH_Instr_csr_timeh_hw_wr_mask_a0[25]
1 1
.names $true FETCH_Instr_csr_timeh_hw_wr_mask_a0[26]
1 1
.names $true FETCH_Instr_csr_timeh_hw_wr_mask_a0[27]
1 1
.names $true FETCH_Instr_csr_timeh_hw_wr_mask_a0[28]
1 1
.names $true FETCH_Instr_csr_timeh_hw_wr_mask_a0[29]
1 1
.names $true FETCH_Instr_csr_timeh_hw_wr_mask_a0[30]
1 1
.names $true FETCH_Instr_csr_timeh_hw_wr_mask_a0[31]
1 1
.names FETCH_Instr_HoldInst_dest_reg_a0[0] FETCH_Instr_dest_reg_a0[0]
1 1
.names FETCH_Instr_HoldInst_dest_reg_a0[1] FETCH_Instr_dest_reg_a0[1]
1 1
.names FETCH_Instr_HoldInst_dest_reg_a0[2] FETCH_Instr_dest_reg_a0[2]
1 1
.names FETCH_Instr_HoldInst_dest_reg_a0[3] FETCH_Instr_dest_reg_a0[3]
1 1
.names FETCH_Instr_HoldInst_dest_reg_a0[4] FETCH_Instr_dest_reg_a0[4]
1 1
.names $false FETCH_Instr_div_rslt_a0[0]
1 1
.names $false FETCH_Instr_div_rslt_a0[1]
1 1
.names $false FETCH_Instr_div_rslt_a0[2]
1 1
.names $false FETCH_Instr_div_rslt_a0[3]
1 1
.names $false FETCH_Instr_div_rslt_a0[4]
1 1
.names $false FETCH_Instr_div_rslt_a0[5]
1 1
.names $false FETCH_Instr_div_rslt_a0[6]
1 1
.names $false FETCH_Instr_div_rslt_a0[7]
1 1
.names $false FETCH_Instr_div_rslt_a0[8]
1 1
.names $false FETCH_Instr_div_rslt_a0[9]
1 1
.names $false FETCH_Instr_div_rslt_a0[10]
1 1
.names $false FETCH_Instr_div_rslt_a0[11]
1 1
.names $false FETCH_Instr_div_rslt_a0[12]
1 1
.names $false FETCH_Instr_div_rslt_a0[13]
1 1
.names $false FETCH_Instr_div_rslt_a0[14]
1 1
.names $false FETCH_Instr_div_rslt_a0[15]
1 1
.names $false FETCH_Instr_div_rslt_a0[16]
1 1
.names $false FETCH_Instr_div_rslt_a0[17]
1 1
.names $false FETCH_Instr_div_rslt_a0[18]
1 1
.names $false FETCH_Instr_div_rslt_a0[19]
1 1
.names $false FETCH_Instr_div_rslt_a0[20]
1 1
.names $false FETCH_Instr_div_rslt_a0[21]
1 1
.names $false FETCH_Instr_div_rslt_a0[22]
1 1
.names $false FETCH_Instr_div_rslt_a0[23]
1 1
.names $false FETCH_Instr_div_rslt_a0[24]
1 1
.names $false FETCH_Instr_div_rslt_a0[25]
1 1
.names $false FETCH_Instr_div_rslt_a0[26]
1 1
.names $false FETCH_Instr_div_rslt_a0[27]
1 1
.names $false FETCH_Instr_div_rslt_a0[28]
1 1
.names $false FETCH_Instr_div_rslt_a0[29]
1 1
.names $false FETCH_Instr_div_rslt_a0[30]
1 1
.names $false FETCH_Instr_div_rslt_a0[31]
1 1
.names div.pcpi_rd[0] FETCH_Instr_divblock_rslt_a0[0]
1 1
.names div.pcpi_rd[1] FETCH_Instr_divblock_rslt_a0[1]
1 1
.names div.pcpi_rd[2] FETCH_Instr_divblock_rslt_a0[2]
1 1
.names div.pcpi_rd[3] FETCH_Instr_divblock_rslt_a0[3]
1 1
.names div.pcpi_rd[4] FETCH_Instr_divblock_rslt_a0[4]
1 1
.names div.pcpi_rd[5] FETCH_Instr_divblock_rslt_a0[5]
1 1
.names div.pcpi_rd[6] FETCH_Instr_divblock_rslt_a0[6]
1 1
.names div.pcpi_rd[7] FETCH_Instr_divblock_rslt_a0[7]
1 1
.names div.pcpi_rd[8] FETCH_Instr_divblock_rslt_a0[8]
1 1
.names div.pcpi_rd[9] FETCH_Instr_divblock_rslt_a0[9]
1 1
.names div.pcpi_rd[10] FETCH_Instr_divblock_rslt_a0[10]
1 1
.names div.pcpi_rd[11] FETCH_Instr_divblock_rslt_a0[11]
1 1
.names div.pcpi_rd[12] FETCH_Instr_divblock_rslt_a0[12]
1 1
.names div.pcpi_rd[13] FETCH_Instr_divblock_rslt_a0[13]
1 1
.names div.pcpi_rd[14] FETCH_Instr_divblock_rslt_a0[14]
1 1
.names div.pcpi_rd[15] FETCH_Instr_divblock_rslt_a0[15]
1 1
.names div.pcpi_rd[16] FETCH_Instr_divblock_rslt_a0[16]
1 1
.names div.pcpi_rd[17] FETCH_Instr_divblock_rslt_a0[17]
1 1
.names div.pcpi_rd[18] FETCH_Instr_divblock_rslt_a0[18]
1 1
.names div.pcpi_rd[19] FETCH_Instr_divblock_rslt_a0[19]
1 1
.names div.pcpi_rd[20] FETCH_Instr_divblock_rslt_a0[20]
1 1
.names div.pcpi_rd[21] FETCH_Instr_divblock_rslt_a0[21]
1 1
.names div.pcpi_rd[22] FETCH_Instr_divblock_rslt_a0[22]
1 1
.names div.pcpi_rd[23] FETCH_Instr_divblock_rslt_a0[23]
1 1
.names div.pcpi_rd[24] FETCH_Instr_divblock_rslt_a0[24]
1 1
.names div.pcpi_rd[25] FETCH_Instr_divblock_rslt_a0[25]
1 1
.names div.pcpi_rd[26] FETCH_Instr_divblock_rslt_a0[26]
1 1
.names div.pcpi_rd[27] FETCH_Instr_divblock_rslt_a0[27]
1 1
.names div.pcpi_rd[28] FETCH_Instr_divblock_rslt_a0[28]
1 1
.names div.pcpi_rd[29] FETCH_Instr_divblock_rslt_a0[29]
1 1
.names div.pcpi_rd[30] FETCH_Instr_divblock_rslt_a0[30]
1 1
.names div.pcpi_rd[31] FETCH_Instr_divblock_rslt_a0[31]
1 1
.names $false FETCH_Instr_divu_rslt_a0[0]
1 1
.names $false FETCH_Instr_divu_rslt_a0[1]
1 1
.names $false FETCH_Instr_divu_rslt_a0[2]
1 1
.names $false FETCH_Instr_divu_rslt_a0[3]
1 1
.names $false FETCH_Instr_divu_rslt_a0[4]
1 1
.names $false FETCH_Instr_divu_rslt_a0[5]
1 1
.names $false FETCH_Instr_divu_rslt_a0[6]
1 1
.names $false FETCH_Instr_divu_rslt_a0[7]
1 1
.names $false FETCH_Instr_divu_rslt_a0[8]
1 1
.names $false FETCH_Instr_divu_rslt_a0[9]
1 1
.names $false FETCH_Instr_divu_rslt_a0[10]
1 1
.names $false FETCH_Instr_divu_rslt_a0[11]
1 1
.names $false FETCH_Instr_divu_rslt_a0[12]
1 1
.names $false FETCH_Instr_divu_rslt_a0[13]
1 1
.names $false FETCH_Instr_divu_rslt_a0[14]
1 1
.names $false FETCH_Instr_divu_rslt_a0[15]
1 1
.names $false FETCH_Instr_divu_rslt_a0[16]
1 1
.names $false FETCH_Instr_divu_rslt_a0[17]
1 1
.names $false FETCH_Instr_divu_rslt_a0[18]
1 1
.names $false FETCH_Instr_divu_rslt_a0[19]
1 1
.names $false FETCH_Instr_divu_rslt_a0[20]
1 1
.names $false FETCH_Instr_divu_rslt_a0[21]
1 1
.names $false FETCH_Instr_divu_rslt_a0[22]
1 1
.names $false FETCH_Instr_divu_rslt_a0[23]
1 1
.names $false FETCH_Instr_divu_rslt_a0[24]
1 1
.names $false FETCH_Instr_divu_rslt_a0[25]
1 1
.names $false FETCH_Instr_divu_rslt_a0[26]
1 1
.names $false FETCH_Instr_divu_rslt_a0[27]
1 1
.names $false FETCH_Instr_divu_rslt_a0[28]
1 1
.names $false FETCH_Instr_divu_rslt_a0[29]
1 1
.names $false FETCH_Instr_divu_rslt_a0[30]
1 1
.names $false FETCH_Instr_divu_rslt_a0[31]
1 1
.names failed FETCH_Instr_failed_a0
1 1
.names $false FETCH_Instr_indirect_jump_a0
1 1
.names FETCH_Instr_addi_rslt_a0[0] FETCH_Instr_indirect_jump_full_target_a0[0]
1 1
.names FETCH_Instr_misaligned_indirect_jump_target_a0 FETCH_Instr_indirect_jump_full_target_a0[1]
1 1
.names FETCH_Instr_addi_rslt_a0[2] FETCH_Instr_indirect_jump_full_target_a0[2]
1 1
.names FETCH_Instr_addi_rslt_a0[3] FETCH_Instr_indirect_jump_full_target_a0[3]
1 1
.names FETCH_Instr_addi_rslt_a0[4] FETCH_Instr_indirect_jump_full_target_a0[4]
1 1
.names FETCH_Instr_addi_rslt_a0[5] FETCH_Instr_indirect_jump_full_target_a0[5]
1 1
.names FETCH_Instr_addi_rslt_a0[6] FETCH_Instr_indirect_jump_full_target_a0[6]
1 1
.names FETCH_Instr_addi_rslt_a0[7] FETCH_Instr_indirect_jump_full_target_a0[7]
1 1
.names FETCH_Instr_addi_rslt_a0[8] FETCH_Instr_indirect_jump_full_target_a0[8]
1 1
.names FETCH_Instr_addi_rslt_a0[9] FETCH_Instr_indirect_jump_full_target_a0[9]
1 1
.names FETCH_Instr_addi_rslt_a0[10] FETCH_Instr_indirect_jump_full_target_a0[10]
1 1
.names FETCH_Instr_addi_rslt_a0[11] FETCH_Instr_indirect_jump_full_target_a0[11]
1 1
.names FETCH_Instr_addi_rslt_a0[12] FETCH_Instr_indirect_jump_full_target_a0[12]
1 1
.names FETCH_Instr_addi_rslt_a0[13] FETCH_Instr_indirect_jump_full_target_a0[13]
1 1
.names FETCH_Instr_addi_rslt_a0[14] FETCH_Instr_indirect_jump_full_target_a0[14]
1 1
.names FETCH_Instr_addi_rslt_a0[15] FETCH_Instr_indirect_jump_full_target_a0[15]
1 1
.names FETCH_Instr_addi_rslt_a0[16] FETCH_Instr_indirect_jump_full_target_a0[16]
1 1
.names FETCH_Instr_addi_rslt_a0[17] FETCH_Instr_indirect_jump_full_target_a0[17]
1 1
.names FETCH_Instr_addi_rslt_a0[18] FETCH_Instr_indirect_jump_full_target_a0[18]
1 1
.names FETCH_Instr_addi_rslt_a0[19] FETCH_Instr_indirect_jump_full_target_a0[19]
1 1
.names FETCH_Instr_addi_rslt_a0[20] FETCH_Instr_indirect_jump_full_target_a0[20]
1 1
.names FETCH_Instr_addi_rslt_a0[21] FETCH_Instr_indirect_jump_full_target_a0[21]
1 1
.names FETCH_Instr_addi_rslt_a0[22] FETCH_Instr_indirect_jump_full_target_a0[22]
1 1
.names FETCH_Instr_addi_rslt_a0[23] FETCH_Instr_indirect_jump_full_target_a0[23]
1 1
.names FETCH_Instr_addi_rslt_a0[24] FETCH_Instr_indirect_jump_full_target_a0[24]
1 1
.names FETCH_Instr_addi_rslt_a0[25] FETCH_Instr_indirect_jump_full_target_a0[25]
1 1
.names FETCH_Instr_addi_rslt_a0[26] FETCH_Instr_indirect_jump_full_target_a0[26]
1 1
.names FETCH_Instr_addi_rslt_a0[27] FETCH_Instr_indirect_jump_full_target_a0[27]
1 1
.names FETCH_Instr_addi_rslt_a0[28] FETCH_Instr_indirect_jump_full_target_a0[28]
1 1
.names FETCH_Instr_addi_rslt_a0[29] FETCH_Instr_indirect_jump_full_target_a0[29]
1 1
.names FETCH_Instr_addi_rslt_a0[30] FETCH_Instr_indirect_jump_full_target_a0[30]
1 1
.names FETCH_Instr_addi_rslt_a0[31] FETCH_Instr_indirect_jump_full_target_a0[31]
1 1
.names FETCH_Instr_addi_rslt_a0[2] FETCH_Instr_indirect_jump_target_a0[2]
1 1
.names FETCH_Instr_addi_rslt_a0[3] FETCH_Instr_indirect_jump_target_a0[3]
1 1
.names FETCH_Instr_addi_rslt_a0[4] FETCH_Instr_indirect_jump_target_a0[4]
1 1
.names FETCH_Instr_addi_rslt_a0[5] FETCH_Instr_indirect_jump_target_a0[5]
1 1
.names FETCH_Instr_addi_rslt_a0[6] FETCH_Instr_indirect_jump_target_a0[6]
1 1
.names FETCH_Instr_addi_rslt_a0[7] FETCH_Instr_indirect_jump_target_a0[7]
1 1
.names FETCH_Instr_addi_rslt_a0[8] FETCH_Instr_indirect_jump_target_a0[8]
1 1
.names FETCH_Instr_addi_rslt_a0[9] FETCH_Instr_indirect_jump_target_a0[9]
1 1
.names FETCH_Instr_addi_rslt_a0[10] FETCH_Instr_indirect_jump_target_a0[10]
1 1
.names FETCH_Instr_addi_rslt_a0[11] FETCH_Instr_indirect_jump_target_a0[11]
1 1
.names FETCH_Instr_addi_rslt_a0[12] FETCH_Instr_indirect_jump_target_a0[12]
1 1
.names FETCH_Instr_addi_rslt_a0[13] FETCH_Instr_indirect_jump_target_a0[13]
1 1
.names FETCH_Instr_addi_rslt_a0[14] FETCH_Instr_indirect_jump_target_a0[14]
1 1
.names FETCH_Instr_addi_rslt_a0[15] FETCH_Instr_indirect_jump_target_a0[15]
1 1
.names FETCH_Instr_addi_rslt_a0[16] FETCH_Instr_indirect_jump_target_a0[16]
1 1
.names FETCH_Instr_addi_rslt_a0[17] FETCH_Instr_indirect_jump_target_a0[17]
1 1
.names FETCH_Instr_addi_rslt_a0[18] FETCH_Instr_indirect_jump_target_a0[18]
1 1
.names FETCH_Instr_addi_rslt_a0[19] FETCH_Instr_indirect_jump_target_a0[19]
1 1
.names FETCH_Instr_addi_rslt_a0[20] FETCH_Instr_indirect_jump_target_a0[20]
1 1
.names FETCH_Instr_addi_rslt_a0[21] FETCH_Instr_indirect_jump_target_a0[21]
1 1
.names FETCH_Instr_addi_rslt_a0[22] FETCH_Instr_indirect_jump_target_a0[22]
1 1
.names FETCH_Instr_addi_rslt_a0[23] FETCH_Instr_indirect_jump_target_a0[23]
1 1
.names FETCH_Instr_addi_rslt_a0[24] FETCH_Instr_indirect_jump_target_a0[24]
1 1
.names FETCH_Instr_addi_rslt_a0[25] FETCH_Instr_indirect_jump_target_a0[25]
1 1
.names FETCH_Instr_addi_rslt_a0[26] FETCH_Instr_indirect_jump_target_a0[26]
1 1
.names FETCH_Instr_addi_rslt_a0[27] FETCH_Instr_indirect_jump_target_a0[27]
1 1
.names FETCH_Instr_addi_rslt_a0[28] FETCH_Instr_indirect_jump_target_a0[28]
1 1
.names FETCH_Instr_addi_rslt_a0[29] FETCH_Instr_indirect_jump_target_a0[29]
1 1
.names FETCH_Instr_addi_rslt_a0[30] FETCH_Instr_indirect_jump_target_a0[30]
1 1
.names FETCH_Instr_addi_rslt_a0[31] FETCH_Instr_indirect_jump_target_a0[31]
1 1
.names $false FETCH_Instr_is_auipc_instr_a0
1 1
.names $false FETCH_Instr_is_csr_cycle_a0
1 1
.names $false FETCH_Instr_is_csr_cycleh_a0
1 1
.names $false FETCH_Instr_is_csr_instret_a0
1 1
.names $false FETCH_Instr_is_csr_instreth_a0
1 1
.names $false FETCH_Instr_is_csr_time_a0
1 1
.names $false FETCH_Instr_is_csr_timeh_a0
1 1
.names $false FETCH_Instr_is_j_type_a0
1 1
.names $false FETCH_Instr_is_jal_instr_a0
1 1
.names $false FETCH_Instr_is_jalr_instr_a0
1 1
.names $false FETCH_Instr_is_lui_instr_a0
1 1
.names $false FETCH_Instr_is_r2_type_a0
1 1
.names $false FETCH_Instr_is_sra_instr_a0
1 1
.names $false FETCH_Instr_is_srai_instr_a0
1 1
.names $false FETCH_Instr_is_sub_instr_a0
1 1
.names $false FETCH_Instr_jal_rslt_a0[0]
1 1
.names $false FETCH_Instr_jal_rslt_a0[1]
1 1
.names FETCH_Instr_pc_inc_a0[3] FETCH_Instr_jal_rslt_a0[3]
1 1
.names FETCH_Instr_pc_inc_a0[4] FETCH_Instr_jal_rslt_a0[4]
1 1
.names FETCH_Instr_pc_inc_a0[5] FETCH_Instr_jal_rslt_a0[5]
1 1
.names FETCH_Instr_pc_inc_a0[6] FETCH_Instr_jal_rslt_a0[6]
1 1
.names FETCH_Instr_pc_inc_a0[7] FETCH_Instr_jal_rslt_a0[7]
1 1
.names FETCH_Instr_pc_inc_a0[8] FETCH_Instr_jal_rslt_a0[8]
1 1
.names FETCH_Instr_pc_inc_a0[9] FETCH_Instr_jal_rslt_a0[9]
1 1
.names FETCH_Instr_pc_inc_a0[10] FETCH_Instr_jal_rslt_a0[10]
1 1
.names FETCH_Instr_pc_inc_a0[11] FETCH_Instr_jal_rslt_a0[11]
1 1
.names FETCH_Instr_pc_inc_a0[12] FETCH_Instr_jal_rslt_a0[12]
1 1
.names FETCH_Instr_pc_inc_a0[13] FETCH_Instr_jal_rslt_a0[13]
1 1
.names FETCH_Instr_pc_inc_a0[14] FETCH_Instr_jal_rslt_a0[14]
1 1
.names FETCH_Instr_pc_inc_a0[15] FETCH_Instr_jal_rslt_a0[15]
1 1
.names FETCH_Instr_pc_inc_a0[16] FETCH_Instr_jal_rslt_a0[16]
1 1
.names FETCH_Instr_pc_inc_a0[17] FETCH_Instr_jal_rslt_a0[17]
1 1
.names FETCH_Instr_pc_inc_a0[18] FETCH_Instr_jal_rslt_a0[18]
1 1
.names FETCH_Instr_pc_inc_a0[19] FETCH_Instr_jal_rslt_a0[19]
1 1
.names FETCH_Instr_pc_inc_a0[20] FETCH_Instr_jal_rslt_a0[20]
1 1
.names FETCH_Instr_pc_inc_a0[21] FETCH_Instr_jal_rslt_a0[21]
1 1
.names FETCH_Instr_pc_inc_a0[22] FETCH_Instr_jal_rslt_a0[22]
1 1
.names FETCH_Instr_pc_inc_a0[23] FETCH_Instr_jal_rslt_a0[23]
1 1
.names FETCH_Instr_pc_inc_a0[24] FETCH_Instr_jal_rslt_a0[24]
1 1
.names FETCH_Instr_pc_inc_a0[25] FETCH_Instr_jal_rslt_a0[25]
1 1
.names FETCH_Instr_pc_inc_a0[26] FETCH_Instr_jal_rslt_a0[26]
1 1
.names FETCH_Instr_pc_inc_a0[27] FETCH_Instr_jal_rslt_a0[27]
1 1
.names FETCH_Instr_pc_inc_a0[28] FETCH_Instr_jal_rslt_a0[28]
1 1
.names FETCH_Instr_pc_inc_a0[29] FETCH_Instr_jal_rslt_a0[29]
1 1
.names FETCH_Instr_pc_inc_a0[30] FETCH_Instr_jal_rslt_a0[30]
1 1
.names FETCH_Instr_pc_inc_a0[31] FETCH_Instr_jal_rslt_a0[31]
1 1
.names $false FETCH_Instr_jalr_rslt_a0[0]
1 1
.names $false FETCH_Instr_jalr_rslt_a0[1]
1 1
.names FETCH_Instr_jal_rslt_a0[2] FETCH_Instr_jalr_rslt_a0[2]
1 1
.names FETCH_Instr_pc_inc_a0[3] FETCH_Instr_jalr_rslt_a0[3]
1 1
.names FETCH_Instr_pc_inc_a0[4] FETCH_Instr_jalr_rslt_a0[4]
1 1
.names FETCH_Instr_pc_inc_a0[5] FETCH_Instr_jalr_rslt_a0[5]
1 1
.names FETCH_Instr_pc_inc_a0[6] FETCH_Instr_jalr_rslt_a0[6]
1 1
.names FETCH_Instr_pc_inc_a0[7] FETCH_Instr_jalr_rslt_a0[7]
1 1
.names FETCH_Instr_pc_inc_a0[8] FETCH_Instr_jalr_rslt_a0[8]
1 1
.names FETCH_Instr_pc_inc_a0[9] FETCH_Instr_jalr_rslt_a0[9]
1 1
.names FETCH_Instr_pc_inc_a0[10] FETCH_Instr_jalr_rslt_a0[10]
1 1
.names FETCH_Instr_pc_inc_a0[11] FETCH_Instr_jalr_rslt_a0[11]
1 1
.names FETCH_Instr_pc_inc_a0[12] FETCH_Instr_jalr_rslt_a0[12]
1 1
.names FETCH_Instr_pc_inc_a0[13] FETCH_Instr_jalr_rslt_a0[13]
1 1
.names FETCH_Instr_pc_inc_a0[14] FETCH_Instr_jalr_rslt_a0[14]
1 1
.names FETCH_Instr_pc_inc_a0[15] FETCH_Instr_jalr_rslt_a0[15]
1 1
.names FETCH_Instr_pc_inc_a0[16] FETCH_Instr_jalr_rslt_a0[16]
1 1
.names FETCH_Instr_pc_inc_a0[17] FETCH_Instr_jalr_rslt_a0[17]
1 1
.names FETCH_Instr_pc_inc_a0[18] FETCH_Instr_jalr_rslt_a0[18]
1 1
.names FETCH_Instr_pc_inc_a0[19] FETCH_Instr_jalr_rslt_a0[19]
1 1
.names FETCH_Instr_pc_inc_a0[20] FETCH_Instr_jalr_rslt_a0[20]
1 1
.names FETCH_Instr_pc_inc_a0[21] FETCH_Instr_jalr_rslt_a0[21]
1 1
.names FETCH_Instr_pc_inc_a0[22] FETCH_Instr_jalr_rslt_a0[22]
1 1
.names FETCH_Instr_pc_inc_a0[23] FETCH_Instr_jalr_rslt_a0[23]
1 1
.names FETCH_Instr_pc_inc_a0[24] FETCH_Instr_jalr_rslt_a0[24]
1 1
.names FETCH_Instr_pc_inc_a0[25] FETCH_Instr_jalr_rslt_a0[25]
1 1
.names FETCH_Instr_pc_inc_a0[26] FETCH_Instr_jalr_rslt_a0[26]
1 1
.names FETCH_Instr_pc_inc_a0[27] FETCH_Instr_jalr_rslt_a0[27]
1 1
.names FETCH_Instr_pc_inc_a0[28] FETCH_Instr_jalr_rslt_a0[28]
1 1
.names FETCH_Instr_pc_inc_a0[29] FETCH_Instr_jalr_rslt_a0[29]
1 1
.names FETCH_Instr_pc_inc_a0[30] FETCH_Instr_jalr_rslt_a0[30]
1 1
.names FETCH_Instr_pc_inc_a0[31] FETCH_Instr_jalr_rslt_a0[31]
1 1
.names $false FETCH_Instr_jump_a0
1 1
.names $false FETCH_Instr_lb_rslt_a0[0]
1 1
.names $false FETCH_Instr_lb_rslt_a0[1]
1 1
.names $false FETCH_Instr_lb_rslt_a0[2]
1 1
.names $false FETCH_Instr_lb_rslt_a0[3]
1 1
.names $false FETCH_Instr_lb_rslt_a0[4]
1 1
.names $false FETCH_Instr_lb_rslt_a0[5]
1 1
.names $false FETCH_Instr_lb_rslt_a0[6]
1 1
.names $false FETCH_Instr_lb_rslt_a0[7]
1 1
.names $false FETCH_Instr_lb_rslt_a0[8]
1 1
.names $false FETCH_Instr_lb_rslt_a0[9]
1 1
.names $false FETCH_Instr_lb_rslt_a0[10]
1 1
.names $false FETCH_Instr_lb_rslt_a0[11]
1 1
.names $false FETCH_Instr_lb_rslt_a0[12]
1 1
.names $false FETCH_Instr_lb_rslt_a0[13]
1 1
.names $false FETCH_Instr_lb_rslt_a0[14]
1 1
.names $false FETCH_Instr_lb_rslt_a0[15]
1 1
.names $false FETCH_Instr_lb_rslt_a0[16]
1 1
.names $false FETCH_Instr_lb_rslt_a0[17]
1 1
.names $false FETCH_Instr_lb_rslt_a0[18]
1 1
.names $false FETCH_Instr_lb_rslt_a0[19]
1 1
.names $false FETCH_Instr_lb_rslt_a0[20]
1 1
.names $false FETCH_Instr_lb_rslt_a0[21]
1 1
.names $false FETCH_Instr_lb_rslt_a0[22]
1 1
.names $false FETCH_Instr_lb_rslt_a0[23]
1 1
.names $false FETCH_Instr_lb_rslt_a0[24]
1 1
.names $false FETCH_Instr_lb_rslt_a0[25]
1 1
.names $false FETCH_Instr_lb_rslt_a0[26]
1 1
.names $false FETCH_Instr_lb_rslt_a0[27]
1 1
.names $false FETCH_Instr_lb_rslt_a0[28]
1 1
.names $false FETCH_Instr_lb_rslt_a0[29]
1 1
.names $false FETCH_Instr_lb_rslt_a0[30]
1 1
.names $false FETCH_Instr_lb_rslt_a0[31]
1 1
.names $false FETCH_Instr_lbu_rslt_a0[0]
1 1
.names $false FETCH_Instr_lbu_rslt_a0[1]
1 1
.names $false FETCH_Instr_lbu_rslt_a0[2]
1 1
.names $false FETCH_Instr_lbu_rslt_a0[3]
1 1
.names $false FETCH_Instr_lbu_rslt_a0[4]
1 1
.names $false FETCH_Instr_lbu_rslt_a0[5]
1 1
.names $false FETCH_Instr_lbu_rslt_a0[6]
1 1
.names $false FETCH_Instr_lbu_rslt_a0[7]
1 1
.names $false FETCH_Instr_lbu_rslt_a0[8]
1 1
.names $false FETCH_Instr_lbu_rslt_a0[9]
1 1
.names $false FETCH_Instr_lbu_rslt_a0[10]
1 1
.names $false FETCH_Instr_lbu_rslt_a0[11]
1 1
.names $false FETCH_Instr_lbu_rslt_a0[12]
1 1
.names $false FETCH_Instr_lbu_rslt_a0[13]
1 1
.names $false FETCH_Instr_lbu_rslt_a0[14]
1 1
.names $false FETCH_Instr_lbu_rslt_a0[15]
1 1
.names $false FETCH_Instr_lbu_rslt_a0[16]
1 1
.names $false FETCH_Instr_lbu_rslt_a0[17]
1 1
.names $false FETCH_Instr_lbu_rslt_a0[18]
1 1
.names $false FETCH_Instr_lbu_rslt_a0[19]
1 1
.names $false FETCH_Instr_lbu_rslt_a0[20]
1 1
.names $false FETCH_Instr_lbu_rslt_a0[21]
1 1
.names $false FETCH_Instr_lbu_rslt_a0[22]
1 1
.names $false FETCH_Instr_lbu_rslt_a0[23]
1 1
.names $false FETCH_Instr_lbu_rslt_a0[24]
1 1
.names $false FETCH_Instr_lbu_rslt_a0[25]
1 1
.names $false FETCH_Instr_lbu_rslt_a0[26]
1 1
.names $false FETCH_Instr_lbu_rslt_a0[27]
1 1
.names $false FETCH_Instr_lbu_rslt_a0[28]
1 1
.names $false FETCH_Instr_lbu_rslt_a0[29]
1 1
.names $false FETCH_Instr_lbu_rslt_a0[30]
1 1
.names $false FETCH_Instr_lbu_rslt_a0[31]
1 1
.names $false FETCH_Instr_ld_st_half_a0
1 1
.names $false FETCH_Instr_lh_rslt_a0[0]
1 1
.names $false FETCH_Instr_lh_rslt_a0[1]
1 1
.names $false FETCH_Instr_lh_rslt_a0[2]
1 1
.names $false FETCH_Instr_lh_rslt_a0[3]
1 1
.names $false FETCH_Instr_lh_rslt_a0[4]
1 1
.names $false FETCH_Instr_lh_rslt_a0[5]
1 1
.names $false FETCH_Instr_lh_rslt_a0[6]
1 1
.names $false FETCH_Instr_lh_rslt_a0[7]
1 1
.names $false FETCH_Instr_lh_rslt_a0[8]
1 1
.names $false FETCH_Instr_lh_rslt_a0[9]
1 1
.names $false FETCH_Instr_lh_rslt_a0[10]
1 1
.names $false FETCH_Instr_lh_rslt_a0[11]
1 1
.names $false FETCH_Instr_lh_rslt_a0[12]
1 1
.names $false FETCH_Instr_lh_rslt_a0[13]
1 1
.names $false FETCH_Instr_lh_rslt_a0[14]
1 1
.names $false FETCH_Instr_lh_rslt_a0[15]
1 1
.names $false FETCH_Instr_lh_rslt_a0[16]
1 1
.names $false FETCH_Instr_lh_rslt_a0[17]
1 1
.names $false FETCH_Instr_lh_rslt_a0[18]
1 1
.names $false FETCH_Instr_lh_rslt_a0[19]
1 1
.names $false FETCH_Instr_lh_rslt_a0[20]
1 1
.names $false FETCH_Instr_lh_rslt_a0[21]
1 1
.names $false FETCH_Instr_lh_rslt_a0[22]
1 1
.names $false FETCH_Instr_lh_rslt_a0[23]
1 1
.names $false FETCH_Instr_lh_rslt_a0[24]
1 1
.names $false FETCH_Instr_lh_rslt_a0[25]
1 1
.names $false FETCH_Instr_lh_rslt_a0[26]
1 1
.names $false FETCH_Instr_lh_rslt_a0[27]
1 1
.names $false FETCH_Instr_lh_rslt_a0[28]
1 1
.names $false FETCH_Instr_lh_rslt_a0[29]
1 1
.names $false FETCH_Instr_lh_rslt_a0[30]
1 1
.names $false FETCH_Instr_lh_rslt_a0[31]
1 1
.names $false FETCH_Instr_lhu_rslt_a0[0]
1 1
.names $false FETCH_Instr_lhu_rslt_a0[1]
1 1
.names $false FETCH_Instr_lhu_rslt_a0[2]
1 1
.names $false FETCH_Instr_lhu_rslt_a0[3]
1 1
.names $false FETCH_Instr_lhu_rslt_a0[4]
1 1
.names $false FETCH_Instr_lhu_rslt_a0[5]
1 1
.names $false FETCH_Instr_lhu_rslt_a0[6]
1 1
.names $false FETCH_Instr_lhu_rslt_a0[7]
1 1
.names $false FETCH_Instr_lhu_rslt_a0[8]
1 1
.names $false FETCH_Instr_lhu_rslt_a0[9]
1 1
.names $false FETCH_Instr_lhu_rslt_a0[10]
1 1
.names $false FETCH_Instr_lhu_rslt_a0[11]
1 1
.names $false FETCH_Instr_lhu_rslt_a0[12]
1 1
.names $false FETCH_Instr_lhu_rslt_a0[13]
1 1
.names $false FETCH_Instr_lhu_rslt_a0[14]
1 1
.names $false FETCH_Instr_lhu_rslt_a0[15]
1 1
.names $false FETCH_Instr_lhu_rslt_a0[16]
1 1
.names $false FETCH_Instr_lhu_rslt_a0[17]
1 1
.names $false FETCH_Instr_lhu_rslt_a0[18]
1 1
.names $false FETCH_Instr_lhu_rslt_a0[19]
1 1
.names $false FETCH_Instr_lhu_rslt_a0[20]
1 1
.names $false FETCH_Instr_lhu_rslt_a0[21]
1 1
.names $false FETCH_Instr_lhu_rslt_a0[22]
1 1
.names $false FETCH_Instr_lhu_rslt_a0[23]
1 1
.names $false FETCH_Instr_lhu_rslt_a0[24]
1 1
.names $false FETCH_Instr_lhu_rslt_a0[25]
1 1
.names $false FETCH_Instr_lhu_rslt_a0[26]
1 1
.names $false FETCH_Instr_lhu_rslt_a0[27]
1 1
.names $false FETCH_Instr_lhu_rslt_a0[28]
1 1
.names $false FETCH_Instr_lhu_rslt_a0[29]
1 1
.names $false FETCH_Instr_lhu_rslt_a0[30]
1 1
.names $false FETCH_Instr_lhu_rslt_a0[31]
1 1
.names $false FETCH_Instr_lui_rslt_a0[0]
1 1
.names $false FETCH_Instr_lui_rslt_a0[1]
1 1
.names $false FETCH_Instr_lui_rslt_a0[2]
1 1
.names $false FETCH_Instr_lui_rslt_a0[3]
1 1
.names $false FETCH_Instr_lui_rslt_a0[4]
1 1
.names $false FETCH_Instr_lui_rslt_a0[5]
1 1
.names $false FETCH_Instr_lui_rslt_a0[6]
1 1
.names $false FETCH_Instr_lui_rslt_a0[7]
1 1
.names $false FETCH_Instr_lui_rslt_a0[8]
1 1
.names $false FETCH_Instr_lui_rslt_a0[9]
1 1
.names $false FETCH_Instr_lui_rslt_a0[10]
1 1
.names $false FETCH_Instr_lui_rslt_a0[11]
1 1
.names FETCH_Instr_raw_aq_a0 FETCH_Instr_lui_rslt_a0[12]
1 1
.names FETCH_Instr_raw_a0[15] FETCH_Instr_lui_rslt_a0[15]
1 1
.names $false FETCH_Instr_lui_rslt_a0[19]
1 1
.names FETCH_Instr_raw_a0[20] FETCH_Instr_lui_rslt_a0[20]
1 1
.names FETCH_Instr_misaligned_jump_target_a0 FETCH_Instr_lui_rslt_a0[21]
1 1
.names FETCH_Instr_raw_a0[22] FETCH_Instr_lui_rslt_a0[22]
1 1
.names FETCH_Instr_raw_a0[23] FETCH_Instr_lui_rslt_a0[23]
1 1
.names $false FETCH_Instr_lui_rslt_a0[24]
1 1
.names FETCH_Instr_raw_rl_a0 FETCH_Instr_lui_rslt_a0[25]
1 1
.names FETCH_Instr_raw_aq_a0 FETCH_Instr_lui_rslt_a0[26]
1 1
.names FETCH_Instr_raw_a0[27] FETCH_Instr_lui_rslt_a0[27]
1 1
.names FETCH_Instr_raw_aq_a0 FETCH_Instr_lui_rslt_a0[28]
1 1
.names FETCH_Instr_raw_aq_a0 FETCH_Instr_lui_rslt_a0[29]
1 1
.names FETCH_Instr_raw_aq_a0 FETCH_Instr_lui_rslt_a0[30]
1 1
.names $false FETCH_Instr_lw_rslt_a0[0]
1 1
.names $false FETCH_Instr_lw_rslt_a0[1]
1 1
.names $false FETCH_Instr_lw_rslt_a0[2]
1 1
.names $false FETCH_Instr_lw_rslt_a0[3]
1 1
.names $false FETCH_Instr_lw_rslt_a0[4]
1 1
.names $false FETCH_Instr_lw_rslt_a0[5]
1 1
.names $false FETCH_Instr_lw_rslt_a0[6]
1 1
.names $false FETCH_Instr_lw_rslt_a0[7]
1 1
.names $false FETCH_Instr_lw_rslt_a0[8]
1 1
.names $false FETCH_Instr_lw_rslt_a0[9]
1 1
.names $false FETCH_Instr_lw_rslt_a0[10]
1 1
.names $false FETCH_Instr_lw_rslt_a0[11]
1 1
.names $false FETCH_Instr_lw_rslt_a0[12]
1 1
.names $false FETCH_Instr_lw_rslt_a0[13]
1 1
.names $false FETCH_Instr_lw_rslt_a0[14]
1 1
.names $false FETCH_Instr_lw_rslt_a0[15]
1 1
.names $false FETCH_Instr_lw_rslt_a0[16]
1 1
.names $false FETCH_Instr_lw_rslt_a0[17]
1 1
.names $false FETCH_Instr_lw_rslt_a0[18]
1 1
.names $false FETCH_Instr_lw_rslt_a0[19]
1 1
.names $false FETCH_Instr_lw_rslt_a0[20]
1 1
.names $false FETCH_Instr_lw_rslt_a0[21]
1 1
.names $false FETCH_Instr_lw_rslt_a0[22]
1 1
.names $false FETCH_Instr_lw_rslt_a0[23]
1 1
.names $false FETCH_Instr_lw_rslt_a0[24]
1 1
.names $false FETCH_Instr_lw_rslt_a0[25]
1 1
.names $false FETCH_Instr_lw_rslt_a0[26]
1 1
.names $false FETCH_Instr_lw_rslt_a0[27]
1 1
.names $false FETCH_Instr_lw_rslt_a0[28]
1 1
.names $false FETCH_Instr_lw_rslt_a0[29]
1 1
.names $false FETCH_Instr_lw_rslt_a0[30]
1 1
.names $false FETCH_Instr_lw_rslt_a0[31]
1 1
.names $undef FETCH_Instr_mul_in1_a0[0]
1 1
.names $undef FETCH_Instr_mul_in1_a0[1]
1 1
.names $undef FETCH_Instr_mul_in1_a0[2]
1 1
.names $undef FETCH_Instr_mul_in1_a0[3]
1 1
.names $undef FETCH_Instr_mul_in1_a0[4]
1 1
.names $undef FETCH_Instr_mul_in1_a0[5]
1 1
.names $undef FETCH_Instr_mul_in1_a0[6]
1 1
.names $undef FETCH_Instr_mul_in1_a0[7]
1 1
.names $undef FETCH_Instr_mul_in1_a0[8]
1 1
.names $undef FETCH_Instr_mul_in1_a0[9]
1 1
.names $undef FETCH_Instr_mul_in1_a0[10]
1 1
.names $undef FETCH_Instr_mul_in1_a0[11]
1 1
.names $undef FETCH_Instr_mul_in1_a0[12]
1 1
.names $undef FETCH_Instr_mul_in1_a0[13]
1 1
.names $undef FETCH_Instr_mul_in1_a0[14]
1 1
.names $undef FETCH_Instr_mul_in1_a0[15]
1 1
.names $undef FETCH_Instr_mul_in1_a0[16]
1 1
.names $undef FETCH_Instr_mul_in1_a0[17]
1 1
.names $undef FETCH_Instr_mul_in1_a0[18]
1 1
.names $undef FETCH_Instr_mul_in1_a0[19]
1 1
.names $undef FETCH_Instr_mul_in1_a0[20]
1 1
.names $undef FETCH_Instr_mul_in1_a0[21]
1 1
.names $undef FETCH_Instr_mul_in1_a0[22]
1 1
.names $undef FETCH_Instr_mul_in1_a0[23]
1 1
.names $undef FETCH_Instr_mul_in1_a0[24]
1 1
.names $undef FETCH_Instr_mul_in1_a0[25]
1 1
.names $undef FETCH_Instr_mul_in1_a0[26]
1 1
.names $undef FETCH_Instr_mul_in2_a0[0]
1 1
.names $undef FETCH_Instr_mul_in2_a0[1]
1 1
.names $undef FETCH_Instr_mul_in2_a0[2]
1 1
.names $undef FETCH_Instr_mul_in2_a0[3]
1 1
.names $undef FETCH_Instr_mul_in2_a0[4]
1 1
.names $undef FETCH_Instr_mul_in2_a0[5]
1 1
.names $undef FETCH_Instr_mul_in2_a0[6]
1 1
.names $undef FETCH_Instr_mul_in2_a0[7]
1 1
.names $undef FETCH_Instr_mul_in2_a0[8]
1 1
.names $undef FETCH_Instr_mul_in2_a0[9]
1 1
.names $undef FETCH_Instr_mul_in2_a0[10]
1 1
.names $undef FETCH_Instr_mul_in2_a0[11]
1 1
.names $undef FETCH_Instr_mul_in2_a0[12]
1 1
.names $undef FETCH_Instr_mul_in2_a0[13]
1 1
.names $undef FETCH_Instr_mul_in2_a0[14]
1 1
.names $undef FETCH_Instr_mul_in2_a0[15]
1 1
.names $undef FETCH_Instr_mul_in2_a0[16]
1 1
.names $undef FETCH_Instr_mul_in2_a0[17]
1 1
.names $undef FETCH_Instr_mul_in2_a0[18]
1 1
.names $undef FETCH_Instr_mul_in2_a0[19]
1 1
.names $undef FETCH_Instr_mul_in2_a0[20]
1 1
.names $undef FETCH_Instr_mul_in2_a0[21]
1 1
.names $undef FETCH_Instr_mul_in2_a0[22]
1 1
.names $undef FETCH_Instr_mul_in2_a0[23]
1 1
.names $undef FETCH_Instr_mul_in2_a0[24]
1 1
.names $undef FETCH_Instr_mul_in2_a0[25]
1 1
.names $undef FETCH_Instr_mul_in2_a0[26]
1 1
.names $undef FETCH_Instr_mul_in2_a0[27]
1 1
.names $undef FETCH_Instr_mul_in2_a0[28]
1 1
.names $undef FETCH_Instr_mul_in2_a0[29]
1 1
.names $undef FETCH_Instr_mul_in2_a0[30]
1 1
.names $false FETCH_Instr_mul_rslt_a0[0]
1 1
.names $false FETCH_Instr_mul_rslt_a0[1]
1 1
.names $false FETCH_Instr_mul_rslt_a0[2]
1 1
.names $false FETCH_Instr_mul_rslt_a0[3]
1 1
.names $false FETCH_Instr_mul_rslt_a0[4]
1 1
.names $false FETCH_Instr_mul_rslt_a0[5]
1 1
.names $false FETCH_Instr_mul_rslt_a0[6]
1 1
.names $false FETCH_Instr_mul_rslt_a0[7]
1 1
.names $false FETCH_Instr_mul_rslt_a0[8]
1 1
.names $false FETCH_Instr_mul_rslt_a0[9]
1 1
.names $false FETCH_Instr_mul_rslt_a0[10]
1 1
.names $false FETCH_Instr_mul_rslt_a0[11]
1 1
.names $false FETCH_Instr_mul_rslt_a0[12]
1 1
.names $false FETCH_Instr_mul_rslt_a0[13]
1 1
.names $false FETCH_Instr_mul_rslt_a0[14]
1 1
.names $false FETCH_Instr_mul_rslt_a0[15]
1 1
.names $false FETCH_Instr_mul_rslt_a0[16]
1 1
.names $false FETCH_Instr_mul_rslt_a0[17]
1 1
.names $false FETCH_Instr_mul_rslt_a0[18]
1 1
.names $false FETCH_Instr_mul_rslt_a0[19]
1 1
.names $false FETCH_Instr_mul_rslt_a0[20]
1 1
.names $false FETCH_Instr_mul_rslt_a0[21]
1 1
.names $false FETCH_Instr_mul_rslt_a0[22]
1 1
.names $false FETCH_Instr_mul_rslt_a0[23]
1 1
.names $false FETCH_Instr_mul_rslt_a0[24]
1 1
.names $false FETCH_Instr_mul_rslt_a0[25]
1 1
.names $false FETCH_Instr_mul_rslt_a0[26]
1 1
.names $false FETCH_Instr_mul_rslt_a0[27]
1 1
.names $false FETCH_Instr_mul_rslt_a0[28]
1 1
.names $false FETCH_Instr_mul_rslt_a0[29]
1 1
.names $false FETCH_Instr_mul_rslt_a0[30]
1 1
.names $false FETCH_Instr_mul_rslt_a0[31]
1 1
.names $false FETCH_Instr_mulh_rslt_a0[0]
1 1
.names $false FETCH_Instr_mulh_rslt_a0[1]
1 1
.names $false FETCH_Instr_mulh_rslt_a0[2]
1 1
.names $false FETCH_Instr_mulh_rslt_a0[3]
1 1
.names $false FETCH_Instr_mulh_rslt_a0[4]
1 1
.names $false FETCH_Instr_mulh_rslt_a0[5]
1 1
.names $false FETCH_Instr_mulh_rslt_a0[6]
1 1
.names $false FETCH_Instr_mulh_rslt_a0[7]
1 1
.names $false FETCH_Instr_mulh_rslt_a0[8]
1 1
.names $false FETCH_Instr_mulh_rslt_a0[9]
1 1
.names $false FETCH_Instr_mulh_rslt_a0[10]
1 1
.names $false FETCH_Instr_mulh_rslt_a0[11]
1 1
.names $false FETCH_Instr_mulh_rslt_a0[12]
1 1
.names $false FETCH_Instr_mulh_rslt_a0[13]
1 1
.names $false FETCH_Instr_mulh_rslt_a0[14]
1 1
.names $false FETCH_Instr_mulh_rslt_a0[15]
1 1
.names $false FETCH_Instr_mulh_rslt_a0[16]
1 1
.names $false FETCH_Instr_mulh_rslt_a0[17]
1 1
.names $false FETCH_Instr_mulh_rslt_a0[18]
1 1
.names $false FETCH_Instr_mulh_rslt_a0[19]
1 1
.names $false FETCH_Instr_mulh_rslt_a0[20]
1 1
.names $false FETCH_Instr_mulh_rslt_a0[21]
1 1
.names $false FETCH_Instr_mulh_rslt_a0[22]
1 1
.names $false FETCH_Instr_mulh_rslt_a0[23]
1 1
.names $false FETCH_Instr_mulh_rslt_a0[24]
1 1
.names $false FETCH_Instr_mulh_rslt_a0[25]
1 1
.names $false FETCH_Instr_mulh_rslt_a0[26]
1 1
.names $false FETCH_Instr_mulh_rslt_a0[27]
1 1
.names $false FETCH_Instr_mulh_rslt_a0[28]
1 1
.names $false FETCH_Instr_mulh_rslt_a0[29]
1 1
.names $false FETCH_Instr_mulh_rslt_a0[30]
1 1
.names $false FETCH_Instr_mulh_rslt_a0[31]
1 1
.names $false FETCH_Instr_mulhsu_rslt_a0[0]
1 1
.names $false FETCH_Instr_mulhsu_rslt_a0[1]
1 1
.names $false FETCH_Instr_mulhsu_rslt_a0[2]
1 1
.names $false FETCH_Instr_mulhsu_rslt_a0[3]
1 1
.names $false FETCH_Instr_mulhsu_rslt_a0[4]
1 1
.names $false FETCH_Instr_mulhsu_rslt_a0[5]
1 1
.names $false FETCH_Instr_mulhsu_rslt_a0[6]
1 1
.names $false FETCH_Instr_mulhsu_rslt_a0[7]
1 1
.names $false FETCH_Instr_mulhsu_rslt_a0[8]
1 1
.names $false FETCH_Instr_mulhsu_rslt_a0[9]
1 1
.names $false FETCH_Instr_mulhsu_rslt_a0[10]
1 1
.names $false FETCH_Instr_mulhsu_rslt_a0[11]
1 1
.names $false FETCH_Instr_mulhsu_rslt_a0[12]
1 1
.names $false FETCH_Instr_mulhsu_rslt_a0[13]
1 1
.names $false FETCH_Instr_mulhsu_rslt_a0[14]
1 1
.names $false FETCH_Instr_mulhsu_rslt_a0[15]
1 1
.names $false FETCH_Instr_mulhsu_rslt_a0[16]
1 1
.names $false FETCH_Instr_mulhsu_rslt_a0[17]
1 1
.names $false FETCH_Instr_mulhsu_rslt_a0[18]
1 1
.names $false FETCH_Instr_mulhsu_rslt_a0[19]
1 1
.names $false FETCH_Instr_mulhsu_rslt_a0[20]
1 1
.names $false FETCH_Instr_mulhsu_rslt_a0[21]
1 1
.names $false FETCH_Instr_mulhsu_rslt_a0[22]
1 1
.names $false FETCH_Instr_mulhsu_rslt_a0[23]
1 1
.names $false FETCH_Instr_mulhsu_rslt_a0[24]
1 1
.names $false FETCH_Instr_mulhsu_rslt_a0[25]
1 1
.names $false FETCH_Instr_mulhsu_rslt_a0[26]
1 1
.names $false FETCH_Instr_mulhsu_rslt_a0[27]
1 1
.names $false FETCH_Instr_mulhsu_rslt_a0[28]
1 1
.names $false FETCH_Instr_mulhsu_rslt_a0[29]
1 1
.names $false FETCH_Instr_mulhsu_rslt_a0[30]
1 1
.names $false FETCH_Instr_mulhsu_rslt_a0[31]
1 1
.names $false FETCH_Instr_mulhu_rslt_a0[0]
1 1
.names $false FETCH_Instr_mulhu_rslt_a0[1]
1 1
.names $false FETCH_Instr_mulhu_rslt_a0[2]
1 1
.names $false FETCH_Instr_mulhu_rslt_a0[3]
1 1
.names $false FETCH_Instr_mulhu_rslt_a0[4]
1 1
.names $false FETCH_Instr_mulhu_rslt_a0[5]
1 1
.names $false FETCH_Instr_mulhu_rslt_a0[6]
1 1
.names $false FETCH_Instr_mulhu_rslt_a0[7]
1 1
.names $false FETCH_Instr_mulhu_rslt_a0[8]
1 1
.names $false FETCH_Instr_mulhu_rslt_a0[9]
1 1
.names $false FETCH_Instr_mulhu_rslt_a0[10]
1 1
.names $false FETCH_Instr_mulhu_rslt_a0[11]
1 1
.names $false FETCH_Instr_mulhu_rslt_a0[12]
1 1
.names $false FETCH_Instr_mulhu_rslt_a0[13]
1 1
.names $false FETCH_Instr_mulhu_rslt_a0[14]
1 1
.names $false FETCH_Instr_mulhu_rslt_a0[15]
1 1
.names $false FETCH_Instr_mulhu_rslt_a0[16]
1 1
.names $false FETCH_Instr_mulhu_rslt_a0[17]
1 1
.names $false FETCH_Instr_mulhu_rslt_a0[18]
1 1
.names $false FETCH_Instr_mulhu_rslt_a0[19]
1 1
.names $false FETCH_Instr_mulhu_rslt_a0[20]
1 1
.names $false FETCH_Instr_mulhu_rslt_a0[21]
1 1
.names $false FETCH_Instr_mulhu_rslt_a0[22]
1 1
.names $false FETCH_Instr_mulhu_rslt_a0[23]
1 1
.names $false FETCH_Instr_mulhu_rslt_a0[24]
1 1
.names $false FETCH_Instr_mulhu_rslt_a0[25]
1 1
.names $false FETCH_Instr_mulhu_rslt_a0[26]
1 1
.names $false FETCH_Instr_mulhu_rslt_a0[27]
1 1
.names $false FETCH_Instr_mulhu_rslt_a0[28]
1 1
.names $false FETCH_Instr_mulhu_rslt_a0[29]
1 1
.names $false FETCH_Instr_mulhu_rslt_a0[30]
1 1
.names $false FETCH_Instr_mulhu_rslt_a0[31]
1 1
.names $true FETCH_Instr_next_good_path_mask_a0[0]
1 1
.names FETCH_Instr_non_aborting_isa_trap_a0 FETCH_Instr_non_aborting_trap_a0
1 1
.names FETCH_Instr_div_mul_a0 FETCH_Instr_non_pipelined_a0
1 1
.names passed FETCH_Instr_passed_a0
1 1
.names FETCH_Instr_jal_rslt_a0[2] FETCH_Instr_pc_inc_a0[2]
1 1
.names $false FETCH_Instr_pred_taken_a0
1 1
.names $true FETCH_Instr_raw_a0[0]
1 1
.names $true FETCH_Instr_raw_a0[1]
1 1
.names $false FETCH_Instr_raw_a0[2]
1 1
.names $false FETCH_Instr_raw_a0[3]
1 1
.names FETCH_Instr_raw_aq_a0 FETCH_Instr_raw_a0[6]
1 1
.names FETCH_Instr_raw_aq_a0 FETCH_Instr_raw_a0[11]
1 1
.names FETCH_Instr_raw_aq_a0 FETCH_Instr_raw_a0[12]
1 1
.names FETCH_Instr_lui_rslt_a0[13] FETCH_Instr_raw_a0[13]
1 1
.names FETCH_Instr_lui_rslt_a0[14] FETCH_Instr_raw_a0[14]
1 1
.names FETCH_Instr_lui_rslt_a0[16] FETCH_Instr_raw_a0[16]
1 1
.names FETCH_Instr_lui_rslt_a0[17] FETCH_Instr_raw_a0[17]
1 1
.names FETCH_Instr_lui_rslt_a0[18] FETCH_Instr_raw_a0[18]
1 1
.names $false FETCH_Instr_raw_a0[19]
1 1
.names FETCH_Instr_misaligned_jump_target_a0 FETCH_Instr_raw_a0[21]
1 1
.names $false FETCH_Instr_raw_a0[24]
1 1
.names FETCH_Instr_raw_rl_a0 FETCH_Instr_raw_a0[25]
1 1
.names FETCH_Instr_raw_aq_a0 FETCH_Instr_raw_a0[26]
1 1
.names FETCH_Instr_raw_aq_a0 FETCH_Instr_raw_a0[28]
1 1
.names FETCH_Instr_raw_aq_a0 FETCH_Instr_raw_a0[29]
1 1
.names FETCH_Instr_raw_aq_a0 FETCH_Instr_raw_a0[30]
1 1
.names $false FETCH_Instr_raw_b_imm_a0[0]
1 1
.names FETCH_Instr_raw_a0[9] FETCH_Instr_raw_b_imm_a0[2]
1 1
.names FETCH_Instr_raw_a0[10] FETCH_Instr_raw_b_imm_a0[3]
1 1
.names FETCH_Instr_raw_aq_a0 FETCH_Instr_raw_b_imm_a0[4]
1 1
.names FETCH_Instr_raw_rl_a0 FETCH_Instr_raw_b_imm_a0[5]
1 1
.names FETCH_Instr_raw_aq_a0 FETCH_Instr_raw_b_imm_a0[6]
1 1
.names FETCH_Instr_raw_a0[27] FETCH_Instr_raw_b_imm_a0[7]
1 1
.names FETCH_Instr_raw_aq_a0 FETCH_Instr_raw_b_imm_a0[8]
1 1
.names FETCH_Instr_raw_aq_a0 FETCH_Instr_raw_b_imm_a0[9]
1 1
.names FETCH_Instr_raw_aq_a0 FETCH_Instr_raw_b_imm_a0[10]
1 1
.names FETCH_Instr_raw_a0[7] FETCH_Instr_raw_b_imm_a0[11]
1 1
.names $false FETCH_Instr_raw_b_imm_a0[12]
1 1
.names $false FETCH_Instr_raw_b_imm_a0[13]
1 1
.names $false FETCH_Instr_raw_b_imm_a0[14]
1 1
.names $false FETCH_Instr_raw_b_imm_a0[15]
1 1
.names $false FETCH_Instr_raw_b_imm_a0[16]
1 1
.names $false FETCH_Instr_raw_b_imm_a0[17]
1 1
.names $false FETCH_Instr_raw_b_imm_a0[18]
1 1
.names $false FETCH_Instr_raw_b_imm_a0[19]
1 1
.names $false FETCH_Instr_raw_b_imm_a0[20]
1 1
.names $false FETCH_Instr_raw_b_imm_a0[21]
1 1
.names $false FETCH_Instr_raw_b_imm_a0[22]
1 1
.names $false FETCH_Instr_raw_b_imm_a0[23]
1 1
.names $false FETCH_Instr_raw_b_imm_a0[24]
1 1
.names $false FETCH_Instr_raw_b_imm_a0[25]
1 1
.names $false FETCH_Instr_raw_b_imm_a0[26]
1 1
.names $false FETCH_Instr_raw_b_imm_a0[27]
1 1
.names $false FETCH_Instr_raw_b_imm_a0[28]
1 1
.names $false FETCH_Instr_raw_b_imm_a0[29]
1 1
.names $false FETCH_Instr_raw_b_imm_a0[30]
1 1
.names $false FETCH_Instr_raw_b_imm_a0[31]
1 1
.names FETCH_Instr_raw_aq_a0 FETCH_Instr_raw_funct3_a0[0]
1 1
.names FETCH_Instr_lui_rslt_a0[13] FETCH_Instr_raw_funct3_a0[1]
1 1
.names FETCH_Instr_lui_rslt_a0[14] FETCH_Instr_raw_funct3_a0[2]
1 1
.names FETCH_Instr_raw_rl_a0 FETCH_Instr_raw_funct7_a0[0]
1 1
.names FETCH_Instr_raw_aq_a0 FETCH_Instr_raw_funct7_a0[1]
1 1
.names FETCH_Instr_raw_a0[27] FETCH_Instr_raw_funct7_a0[2]
1 1
.names FETCH_Instr_raw_aq_a0 FETCH_Instr_raw_funct7_a0[3]
1 1
.names FETCH_Instr_raw_aq_a0 FETCH_Instr_raw_funct7_a0[4]
1 1
.names FETCH_Instr_raw_aq_a0 FETCH_Instr_raw_funct7_a0[5]
1 1
.names $false FETCH_Instr_raw_funct7_a0[6]
1 1
.names FETCH_Instr_raw_a0[20] FETCH_Instr_raw_i_imm_a0[0]
1 1
.names FETCH_Instr_misaligned_jump_target_a0 FETCH_Instr_raw_i_imm_a0[1]
1 1
.names FETCH_Instr_raw_a0[22] FETCH_Instr_raw_i_imm_a0[2]
1 1
.names FETCH_Instr_raw_a0[23] FETCH_Instr_raw_i_imm_a0[3]
1 1
.names $false FETCH_Instr_raw_i_imm_a0[4]
1 1
.names FETCH_Instr_raw_rl_a0 FETCH_Instr_raw_i_imm_a0[5]
1 1
.names FETCH_Instr_raw_aq_a0 FETCH_Instr_raw_i_imm_a0[6]
1 1
.names FETCH_Instr_raw_a0[27] FETCH_Instr_raw_i_imm_a0[7]
1 1
.names FETCH_Instr_raw_aq_a0 FETCH_Instr_raw_i_imm_a0[8]
1 1
.names FETCH_Instr_raw_aq_a0 FETCH_Instr_raw_i_imm_a0[9]
1 1
.names FETCH_Instr_raw_aq_a0 FETCH_Instr_raw_i_imm_a0[10]
1 1
.names $false FETCH_Instr_raw_i_imm_a0[11]
1 1
.names $false FETCH_Instr_raw_i_imm_a0[12]
1 1
.names $false FETCH_Instr_raw_i_imm_a0[13]
1 1
.names $false FETCH_Instr_raw_i_imm_a0[14]
1 1
.names $false FETCH_Instr_raw_i_imm_a0[15]
1 1
.names $false FETCH_Instr_raw_i_imm_a0[16]
1 1
.names $false FETCH_Instr_raw_i_imm_a0[17]
1 1
.names $false FETCH_Instr_raw_i_imm_a0[18]
1 1
.names $false FETCH_Instr_raw_i_imm_a0[19]
1 1
.names $false FETCH_Instr_raw_i_imm_a0[20]
1 1
.names $false FETCH_Instr_raw_i_imm_a0[21]
1 1
.names $false FETCH_Instr_raw_i_imm_a0[22]
1 1
.names $false FETCH_Instr_raw_i_imm_a0[23]
1 1
.names $false FETCH_Instr_raw_i_imm_a0[24]
1 1
.names $false FETCH_Instr_raw_i_imm_a0[25]
1 1
.names $false FETCH_Instr_raw_i_imm_a0[26]
1 1
.names $false FETCH_Instr_raw_i_imm_a0[27]
1 1
.names $false FETCH_Instr_raw_i_imm_a0[28]
1 1
.names $false FETCH_Instr_raw_i_imm_a0[29]
1 1
.names $false FETCH_Instr_raw_i_imm_a0[30]
1 1
.names $false FETCH_Instr_raw_i_imm_a0[31]
1 1
.names $false FETCH_Instr_raw_j_imm_a0[0]
1 1
.names FETCH_Instr_misaligned_jump_target_a0 FETCH_Instr_raw_j_imm_a0[1]
1 1
.names FETCH_Instr_raw_a0[22] FETCH_Instr_raw_j_imm_a0[2]
1 1
.names FETCH_Instr_raw_a0[23] FETCH_Instr_raw_j_imm_a0[3]
1 1
.names $false FETCH_Instr_raw_j_imm_a0[4]
1 1
.names FETCH_Instr_raw_rl_a0 FETCH_Instr_raw_j_imm_a0[5]
1 1
.names FETCH_Instr_raw_aq_a0 FETCH_Instr_raw_j_imm_a0[6]
1 1
.names FETCH_Instr_raw_a0[27] FETCH_Instr_raw_j_imm_a0[7]
1 1
.names FETCH_Instr_raw_aq_a0 FETCH_Instr_raw_j_imm_a0[8]
1 1
.names FETCH_Instr_raw_aq_a0 FETCH_Instr_raw_j_imm_a0[9]
1 1
.names FETCH_Instr_raw_aq_a0 FETCH_Instr_raw_j_imm_a0[10]
1 1
.names FETCH_Instr_raw_a0[20] FETCH_Instr_raw_j_imm_a0[11]
1 1
.names FETCH_Instr_raw_aq_a0 FETCH_Instr_raw_j_imm_a0[12]
1 1
.names FETCH_Instr_lui_rslt_a0[13] FETCH_Instr_raw_j_imm_a0[13]
1 1
.names FETCH_Instr_lui_rslt_a0[14] FETCH_Instr_raw_j_imm_a0[14]
1 1
.names FETCH_Instr_raw_a0[15] FETCH_Instr_raw_j_imm_a0[15]
1 1
.names FETCH_Instr_lui_rslt_a0[16] FETCH_Instr_raw_j_imm_a0[16]
1 1
.names FETCH_Instr_lui_rslt_a0[17] FETCH_Instr_raw_j_imm_a0[17]
1 1
.names FETCH_Instr_lui_rslt_a0[18] FETCH_Instr_raw_j_imm_a0[18]
1 1
.names $false FETCH_Instr_raw_j_imm_a0[19]
1 1
.names $false FETCH_Instr_raw_j_imm_a0[20]
1 1
.names $false FETCH_Instr_raw_j_imm_a0[21]
1 1
.names $false FETCH_Instr_raw_j_imm_a0[22]
1 1
.names $false FETCH_Instr_raw_j_imm_a0[23]
1 1
.names $false FETCH_Instr_raw_j_imm_a0[24]
1 1
.names $false FETCH_Instr_raw_j_imm_a0[25]
1 1
.names $false FETCH_Instr_raw_j_imm_a0[26]
1 1
.names $false FETCH_Instr_raw_j_imm_a0[27]
1 1
.names $false FETCH_Instr_raw_j_imm_a0[28]
1 1
.names $false FETCH_Instr_raw_j_imm_a0[29]
1 1
.names $false FETCH_Instr_raw_j_imm_a0[30]
1 1
.names $false FETCH_Instr_raw_j_imm_a0[31]
1 1
.names $true FETCH_Instr_raw_op2_a0[0]
1 1
.names $true FETCH_Instr_raw_op2_a0[1]
1 1
.names $false FETCH_Instr_raw_op5_a0[0]
1 1
.names $false FETCH_Instr_raw_op5_a0[1]
1 1
.names FETCH_Instr_raw_a0[4] FETCH_Instr_raw_op5_a0[2]
1 1
.names FETCH_Instr_raw_a0[5] FETCH_Instr_raw_op5_a0[3]
1 1
.names FETCH_Instr_raw_aq_a0 FETCH_Instr_raw_op5_a0[4]
1 1
.names FETCH_Instr_raw_a0[7] FETCH_Instr_raw_rd_a0[0]
1 1
.names FETCH_Instr_raw_a0[9] FETCH_Instr_raw_rd_a0[2]
1 1
.names FETCH_Instr_raw_a0[10] FETCH_Instr_raw_rd_a0[3]
1 1
.names FETCH_Instr_raw_aq_a0 FETCH_Instr_raw_rd_a0[4]
1 1
.names FETCH_Instr_raw_aq_a0 FETCH_Instr_raw_rm_a0[0]
1 1
.names FETCH_Instr_lui_rslt_a0[13] FETCH_Instr_raw_rm_a0[1]
1 1
.names FETCH_Instr_lui_rslt_a0[14] FETCH_Instr_raw_rm_a0[2]
1 1
.names FETCH_Instr_raw_a0[15] FETCH_Instr_raw_rs1_a0[0]
1 1
.names FETCH_Instr_lui_rslt_a0[16] FETCH_Instr_raw_rs1_a0[1]
1 1
.names FETCH_Instr_lui_rslt_a0[17] FETCH_Instr_raw_rs1_a0[2]
1 1
.names FETCH_Instr_lui_rslt_a0[18] FETCH_Instr_raw_rs1_a0[3]
1 1
.names $false FETCH_Instr_raw_rs1_a0[4]
1 1
.names FETCH_Instr_raw_a0[20] FETCH_Instr_raw_rs2_a0[0]
1 1
.names FETCH_Instr_misaligned_jump_target_a0 FETCH_Instr_raw_rs2_a0[1]
1 1
.names FETCH_Instr_raw_a0[22] FETCH_Instr_raw_rs2_a0[2]
1 1
.names FETCH_Instr_raw_a0[23] FETCH_Instr_raw_rs2_a0[3]
1 1
.names $false FETCH_Instr_raw_rs2_a0[4]
1 1
.names FETCH_Instr_raw_a0[27] FETCH_Instr_raw_rs3_a0[0]
1 1
.names FETCH_Instr_raw_aq_a0 FETCH_Instr_raw_rs3_a0[1]
1 1
.names FETCH_Instr_raw_aq_a0 FETCH_Instr_raw_rs3_a0[2]
1 1
.names FETCH_Instr_raw_aq_a0 FETCH_Instr_raw_rs3_a0[3]
1 1
.names $false FETCH_Instr_raw_rs3_a0[4]
1 1
.names FETCH_Instr_raw_a0[7] FETCH_Instr_raw_s_imm_a0[0]
1 1
.names FETCH_Instr_raw_a0[9] FETCH_Instr_raw_s_imm_a0[2]
1 1
.names FETCH_Instr_raw_a0[10] FETCH_Instr_raw_s_imm_a0[3]
1 1
.names FETCH_Instr_raw_aq_a0 FETCH_Instr_raw_s_imm_a0[4]
1 1
.names FETCH_Instr_raw_rl_a0 FETCH_Instr_raw_s_imm_a0[5]
1 1
.names FETCH_Instr_raw_aq_a0 FETCH_Instr_raw_s_imm_a0[6]
1 1
.names FETCH_Instr_raw_a0[27] FETCH_Instr_raw_s_imm_a0[7]
1 1
.names FETCH_Instr_raw_aq_a0 FETCH_Instr_raw_s_imm_a0[8]
1 1
.names FETCH_Instr_raw_aq_a0 FETCH_Instr_raw_s_imm_a0[9]
1 1
.names FETCH_Instr_raw_aq_a0 FETCH_Instr_raw_s_imm_a0[10]
1 1
.names $false FETCH_Instr_raw_s_imm_a0[11]
1 1
.names $false FETCH_Instr_raw_s_imm_a0[12]
1 1
.names $false FETCH_Instr_raw_s_imm_a0[13]
1 1
.names $false FETCH_Instr_raw_s_imm_a0[14]
1 1
.names $false FETCH_Instr_raw_s_imm_a0[15]
1 1
.names $false FETCH_Instr_raw_s_imm_a0[16]
1 1
.names $false FETCH_Instr_raw_s_imm_a0[17]
1 1
.names $false FETCH_Instr_raw_s_imm_a0[18]
1 1
.names $false FETCH_Instr_raw_s_imm_a0[19]
1 1
.names $false FETCH_Instr_raw_s_imm_a0[20]
1 1
.names $false FETCH_Instr_raw_s_imm_a0[21]
1 1
.names $false FETCH_Instr_raw_s_imm_a0[22]
1 1
.names $false FETCH_Instr_raw_s_imm_a0[23]
1 1
.names $false FETCH_Instr_raw_s_imm_a0[24]
1 1
.names $false FETCH_Instr_raw_s_imm_a0[25]
1 1
.names $false FETCH_Instr_raw_s_imm_a0[26]
1 1
.names $false FETCH_Instr_raw_s_imm_a0[27]
1 1
.names $false FETCH_Instr_raw_s_imm_a0[28]
1 1
.names $false FETCH_Instr_raw_s_imm_a0[29]
1 1
.names $false FETCH_Instr_raw_s_imm_a0[30]
1 1
.names $false FETCH_Instr_raw_s_imm_a0[31]
1 1
.names FETCH_Instr_raw_a0[20] FETCH_Instr_raw_shamt_a0[0]
1 1
.names FETCH_Instr_misaligned_jump_target_a0 FETCH_Instr_raw_shamt_a0[1]
1 1
.names FETCH_Instr_raw_a0[22] FETCH_Instr_raw_shamt_a0[2]
1 1
.names FETCH_Instr_raw_a0[23] FETCH_Instr_raw_shamt_a0[3]
1 1
.names $false FETCH_Instr_raw_shamt_a0[4]
1 1
.names FETCH_Instr_raw_rl_a0 FETCH_Instr_raw_shamt_a0[5]
1 1
.names FETCH_Instr_raw_aq_a0 FETCH_Instr_raw_shamt_a0[6]
1 1
.names $false FETCH_Instr_raw_u_imm_a0[0]
1 1
.names $false FETCH_Instr_raw_u_imm_a0[1]
1 1
.names $false FETCH_Instr_raw_u_imm_a0[2]
1 1
.names $false FETCH_Instr_raw_u_imm_a0[3]
1 1
.names $false FETCH_Instr_raw_u_imm_a0[4]
1 1
.names $false FETCH_Instr_raw_u_imm_a0[5]
1 1
.names $false FETCH_Instr_raw_u_imm_a0[6]
1 1
.names $false FETCH_Instr_raw_u_imm_a0[7]
1 1
.names $false FETCH_Instr_raw_u_imm_a0[8]
1 1
.names $false FETCH_Instr_raw_u_imm_a0[9]
1 1
.names $false FETCH_Instr_raw_u_imm_a0[10]
1 1
.names $false FETCH_Instr_raw_u_imm_a0[11]
1 1
.names FETCH_Instr_raw_aq_a0 FETCH_Instr_raw_u_imm_a0[12]
1 1
.names FETCH_Instr_lui_rslt_a0[13] FETCH_Instr_raw_u_imm_a0[13]
1 1
.names FETCH_Instr_lui_rslt_a0[14] FETCH_Instr_raw_u_imm_a0[14]
1 1
.names FETCH_Instr_raw_a0[15] FETCH_Instr_raw_u_imm_a0[15]
1 1
.names FETCH_Instr_lui_rslt_a0[16] FETCH_Instr_raw_u_imm_a0[16]
1 1
.names FETCH_Instr_lui_rslt_a0[17] FETCH_Instr_raw_u_imm_a0[17]
1 1
.names FETCH_Instr_lui_rslt_a0[18] FETCH_Instr_raw_u_imm_a0[18]
1 1
.names $false FETCH_Instr_raw_u_imm_a0[19]
1 1
.names FETCH_Instr_raw_a0[20] FETCH_Instr_raw_u_imm_a0[20]
1 1
.names FETCH_Instr_misaligned_jump_target_a0 FETCH_Instr_raw_u_imm_a0[21]
1 1
.names FETCH_Instr_raw_a0[22] FETCH_Instr_raw_u_imm_a0[22]
1 1
.names FETCH_Instr_raw_a0[23] FETCH_Instr_raw_u_imm_a0[23]
1 1
.names $false FETCH_Instr_raw_u_imm_a0[24]
1 1
.names FETCH_Instr_raw_rl_a0 FETCH_Instr_raw_u_imm_a0[25]
1 1
.names FETCH_Instr_raw_aq_a0 FETCH_Instr_raw_u_imm_a0[26]
1 1
.names FETCH_Instr_raw_a0[27] FETCH_Instr_raw_u_imm_a0[27]
1 1
.names FETCH_Instr_raw_aq_a0 FETCH_Instr_raw_u_imm_a0[28]
1 1
.names FETCH_Instr_raw_aq_a0 FETCH_Instr_raw_u_imm_a0[29]
1 1
.names FETCH_Instr_raw_aq_a0 FETCH_Instr_raw_u_imm_a0[30]
1 1
.names $false FETCH_Instr_raw_u_imm_a0[31]
1 1
.names div.pcpi_ready FETCH_Instr_readyd_a0
1 1
.names $false FETCH_Instr_rem_rslt_a0[0]
1 1
.names $false FETCH_Instr_rem_rslt_a0[1]
1 1
.names $false FETCH_Instr_rem_rslt_a0[2]
1 1
.names $false FETCH_Instr_rem_rslt_a0[3]
1 1
.names $false FETCH_Instr_rem_rslt_a0[4]
1 1
.names $false FETCH_Instr_rem_rslt_a0[5]
1 1
.names $false FETCH_Instr_rem_rslt_a0[6]
1 1
.names $false FETCH_Instr_rem_rslt_a0[7]
1 1
.names $false FETCH_Instr_rem_rslt_a0[8]
1 1
.names $false FETCH_Instr_rem_rslt_a0[9]
1 1
.names $false FETCH_Instr_rem_rslt_a0[10]
1 1
.names $false FETCH_Instr_rem_rslt_a0[11]
1 1
.names $false FETCH_Instr_rem_rslt_a0[12]
1 1
.names $false FETCH_Instr_rem_rslt_a0[13]
1 1
.names $false FETCH_Instr_rem_rslt_a0[14]
1 1
.names $false FETCH_Instr_rem_rslt_a0[15]
1 1
.names $false FETCH_Instr_rem_rslt_a0[16]
1 1
.names $false FETCH_Instr_rem_rslt_a0[17]
1 1
.names $false FETCH_Instr_rem_rslt_a0[18]
1 1
.names $false FETCH_Instr_rem_rslt_a0[19]
1 1
.names $false FETCH_Instr_rem_rslt_a0[20]
1 1
.names $false FETCH_Instr_rem_rslt_a0[21]
1 1
.names $false FETCH_Instr_rem_rslt_a0[22]
1 1
.names $false FETCH_Instr_rem_rslt_a0[23]
1 1
.names $false FETCH_Instr_rem_rslt_a0[24]
1 1
.names $false FETCH_Instr_rem_rslt_a0[25]
1 1
.names $false FETCH_Instr_rem_rslt_a0[26]
1 1
.names $false FETCH_Instr_rem_rslt_a0[27]
1 1
.names $false FETCH_Instr_rem_rslt_a0[28]
1 1
.names $false FETCH_Instr_rem_rslt_a0[29]
1 1
.names $false FETCH_Instr_rem_rslt_a0[30]
1 1
.names $false FETCH_Instr_rem_rslt_a0[31]
1 1
.names $false FETCH_Instr_remu_rslt_a0[0]
1 1
.names $false FETCH_Instr_remu_rslt_a0[1]
1 1
.names $false FETCH_Instr_remu_rslt_a0[2]
1 1
.names $false FETCH_Instr_remu_rslt_a0[3]
1 1
.names $false FETCH_Instr_remu_rslt_a0[4]
1 1
.names $false FETCH_Instr_remu_rslt_a0[5]
1 1
.names $false FETCH_Instr_remu_rslt_a0[6]
1 1
.names $false FETCH_Instr_remu_rslt_a0[7]
1 1
.names $false FETCH_Instr_remu_rslt_a0[8]
1 1
.names $false FETCH_Instr_remu_rslt_a0[9]
1 1
.names $false FETCH_Instr_remu_rslt_a0[10]
1 1
.names $false FETCH_Instr_remu_rslt_a0[11]
1 1
.names $false FETCH_Instr_remu_rslt_a0[12]
1 1
.names $false FETCH_Instr_remu_rslt_a0[13]
1 1
.names $false FETCH_Instr_remu_rslt_a0[14]
1 1
.names $false FETCH_Instr_remu_rslt_a0[15]
1 1
.names $false FETCH_Instr_remu_rslt_a0[16]
1 1
.names $false FETCH_Instr_remu_rslt_a0[17]
1 1
.names $false FETCH_Instr_remu_rslt_a0[18]
1 1
.names $false FETCH_Instr_remu_rslt_a0[19]
1 1
.names $false FETCH_Instr_remu_rslt_a0[20]
1 1
.names $false FETCH_Instr_remu_rslt_a0[21]
1 1
.names $false FETCH_Instr_remu_rslt_a0[22]
1 1
.names $false FETCH_Instr_remu_rslt_a0[23]
1 1
.names $false FETCH_Instr_remu_rslt_a0[24]
1 1
.names $false FETCH_Instr_remu_rslt_a0[25]
1 1
.names $false FETCH_Instr_remu_rslt_a0[26]
1 1
.names $false FETCH_Instr_remu_rslt_a0[27]
1 1
.names $false FETCH_Instr_remu_rslt_a0[28]
1 1
.names $false FETCH_Instr_remu_rslt_a0[29]
1 1
.names $false FETCH_Instr_remu_rslt_a0[30]
1 1
.names $false FETCH_Instr_remu_rslt_a0[31]
1 1
.names FETCH_Instr_replay_a0 FETCH_Instr_replay_int_a0
1 1
.names $false FETCH_Instr_replay_trap_a0
1 1
.names FETCH_Instr_trigger_next_pc_div_mul_second_issue_a1 FETCH_Instr_second_issue_div_mul_a0
1 1
.names MEM_Data_valid_ld_a1 FETCH_Instr_second_issue_ld_a0
1 1
.names $false FETCH_Instr_slti_rslt_a0[1]
1 1
.names $false FETCH_Instr_slti_rslt_a0[2]
1 1
.names $false FETCH_Instr_slti_rslt_a0[3]
1 1
.names $false FETCH_Instr_slti_rslt_a0[4]
1 1
.names $false FETCH_Instr_slti_rslt_a0[5]
1 1
.names $false FETCH_Instr_slti_rslt_a0[6]
1 1
.names $false FETCH_Instr_slti_rslt_a0[7]
1 1
.names $false FETCH_Instr_slti_rslt_a0[8]
1 1
.names $false FETCH_Instr_slti_rslt_a0[9]
1 1
.names $false FETCH_Instr_slti_rslt_a0[10]
1 1
.names $false FETCH_Instr_slti_rslt_a0[11]
1 1
.names $false FETCH_Instr_slti_rslt_a0[12]
1 1
.names $false FETCH_Instr_slti_rslt_a0[13]
1 1
.names $false FETCH_Instr_slti_rslt_a0[14]
1 1
.names $false FETCH_Instr_slti_rslt_a0[15]
1 1
.names $false FETCH_Instr_slti_rslt_a0[16]
1 1
.names $false FETCH_Instr_slti_rslt_a0[17]
1 1
.names $false FETCH_Instr_slti_rslt_a0[18]
1 1
.names $false FETCH_Instr_slti_rslt_a0[19]
1 1
.names $false FETCH_Instr_slti_rslt_a0[20]
1 1
.names $false FETCH_Instr_slti_rslt_a0[21]
1 1
.names $false FETCH_Instr_slti_rslt_a0[22]
1 1
.names $false FETCH_Instr_slti_rslt_a0[23]
1 1
.names $false FETCH_Instr_slti_rslt_a0[24]
1 1
.names $false FETCH_Instr_slti_rslt_a0[25]
1 1
.names $false FETCH_Instr_slti_rslt_a0[26]
1 1
.names $false FETCH_Instr_slti_rslt_a0[27]
1 1
.names $false FETCH_Instr_slti_rslt_a0[28]
1 1
.names $false FETCH_Instr_slti_rslt_a0[29]
1 1
.names $false FETCH_Instr_slti_rslt_a0[30]
1 1
.names $false FETCH_Instr_slti_rslt_a0[31]
1 1
.names $false FETCH_Instr_sltiu_rslt_a0[1]
1 1
.names $false FETCH_Instr_sltiu_rslt_a0[2]
1 1
.names $false FETCH_Instr_sltiu_rslt_a0[3]
1 1
.names $false FETCH_Instr_sltiu_rslt_a0[4]
1 1
.names $false FETCH_Instr_sltiu_rslt_a0[5]
1 1
.names $false FETCH_Instr_sltiu_rslt_a0[6]
1 1
.names $false FETCH_Instr_sltiu_rslt_a0[7]
1 1
.names $false FETCH_Instr_sltiu_rslt_a0[8]
1 1
.names $false FETCH_Instr_sltiu_rslt_a0[9]
1 1
.names $false FETCH_Instr_sltiu_rslt_a0[10]
1 1
.names $false FETCH_Instr_sltiu_rslt_a0[11]
1 1
.names $false FETCH_Instr_sltiu_rslt_a0[12]
1 1
.names $false FETCH_Instr_sltiu_rslt_a0[13]
1 1
.names $false FETCH_Instr_sltiu_rslt_a0[14]
1 1
.names $false FETCH_Instr_sltiu_rslt_a0[15]
1 1
.names $false FETCH_Instr_sltiu_rslt_a0[16]
1 1
.names $false FETCH_Instr_sltiu_rslt_a0[17]
1 1
.names $false FETCH_Instr_sltiu_rslt_a0[18]
1 1
.names $false FETCH_Instr_sltiu_rslt_a0[19]
1 1
.names $false FETCH_Instr_sltiu_rslt_a0[20]
1 1
.names $false FETCH_Instr_sltiu_rslt_a0[21]
1 1
.names $false FETCH_Instr_sltiu_rslt_a0[22]
1 1
.names $false FETCH_Instr_sltiu_rslt_a0[23]
1 1
.names $false FETCH_Instr_sltiu_rslt_a0[24]
1 1
.names $false FETCH_Instr_sltiu_rslt_a0[25]
1 1
.names $false FETCH_Instr_sltiu_rslt_a0[26]
1 1
.names $false FETCH_Instr_sltiu_rslt_a0[27]
1 1
.names $false FETCH_Instr_sltiu_rslt_a0[28]
1 1
.names $false FETCH_Instr_sltiu_rslt_a0[29]
1 1
.names $false FETCH_Instr_sltiu_rslt_a0[30]
1 1
.names $false FETCH_Instr_sltiu_rslt_a0[31]
1 1
.names reset FETCH_Instr_soft_reset_n1
1 1
.names FETCH_Instr_st_reg_value_a0[0] FETCH_Instr_st_value_a0[0]
1 1
.names FETCH_Instr_st_reg_value_a0[1] FETCH_Instr_st_value_a0[1]
1 1
.names FETCH_Instr_st_reg_value_a0[2] FETCH_Instr_st_value_a0[2]
1 1
.names FETCH_Instr_st_reg_value_a0[3] FETCH_Instr_st_value_a0[3]
1 1
.names FETCH_Instr_st_reg_value_a0[4] FETCH_Instr_st_value_a0[4]
1 1
.names FETCH_Instr_st_reg_value_a0[5] FETCH_Instr_st_value_a0[5]
1 1
.names FETCH_Instr_st_reg_value_a0[6] FETCH_Instr_st_value_a0[6]
1 1
.names FETCH_Instr_st_reg_value_a0[7] FETCH_Instr_st_value_a0[7]
1 1
.names L1_FETCH_Instr_Bank[1].L1_st_value_a0[8] FETCH_Instr_st_value_a0[8]
1 1
.names L1_FETCH_Instr_Bank[1].L1_st_value_a0[9] FETCH_Instr_st_value_a0[9]
1 1
.names L1_FETCH_Instr_Bank[1].L1_st_value_a0[10] FETCH_Instr_st_value_a0[10]
1 1
.names L1_FETCH_Instr_Bank[1].L1_st_value_a0[11] FETCH_Instr_st_value_a0[11]
1 1
.names L1_FETCH_Instr_Bank[1].L1_st_value_a0[12] FETCH_Instr_st_value_a0[12]
1 1
.names L1_FETCH_Instr_Bank[1].L1_st_value_a0[13] FETCH_Instr_st_value_a0[13]
1 1
.names L1_FETCH_Instr_Bank[1].L1_st_value_a0[14] FETCH_Instr_st_value_a0[14]
1 1
.names L1_FETCH_Instr_Bank[1].L1_st_value_a0[15] FETCH_Instr_st_value_a0[15]
1 1
.names L1_FETCH_Instr_Bank[2].L1_st_value_a0[16] FETCH_Instr_st_value_a0[16]
1 1
.names L1_FETCH_Instr_Bank[2].L1_st_value_a0[17] FETCH_Instr_st_value_a0[17]
1 1
.names L1_FETCH_Instr_Bank[2].L1_st_value_a0[18] FETCH_Instr_st_value_a0[18]
1 1
.names L1_FETCH_Instr_Bank[2].L1_st_value_a0[19] FETCH_Instr_st_value_a0[19]
1 1
.names L1_FETCH_Instr_Bank[2].L1_st_value_a0[20] FETCH_Instr_st_value_a0[20]
1 1
.names L1_FETCH_Instr_Bank[2].L1_st_value_a0[21] FETCH_Instr_st_value_a0[21]
1 1
.names L1_FETCH_Instr_Bank[2].L1_st_value_a0[22] FETCH_Instr_st_value_a0[22]
1 1
.names L1_FETCH_Instr_Bank[2].L1_st_value_a0[23] FETCH_Instr_st_value_a0[23]
1 1
.names L1_FETCH_Instr_Bank[3].L1_st_value_a0[24] FETCH_Instr_st_value_a0[24]
1 1
.names L1_FETCH_Instr_Bank[3].L1_st_value_a0[25] FETCH_Instr_st_value_a0[25]
1 1
.names L1_FETCH_Instr_Bank[3].L1_st_value_a0[26] FETCH_Instr_st_value_a0[26]
1 1
.names L1_FETCH_Instr_Bank[3].L1_st_value_a0[27] FETCH_Instr_st_value_a0[27]
1 1
.names L1_FETCH_Instr_Bank[3].L1_st_value_a0[28] FETCH_Instr_st_value_a0[28]
1 1
.names L1_FETCH_Instr_Bank[3].L1_st_value_a0[29] FETCH_Instr_st_value_a0[29]
1 1
.names L1_FETCH_Instr_Bank[3].L1_st_value_a0[30] FETCH_Instr_st_value_a0[30]
1 1
.names L1_FETCH_Instr_Bank[3].L1_st_value_a0[31] FETCH_Instr_st_value_a0[31]
1 1
.names $true FETCH_Instr_trap_target_a0[2]
1 1
.names $true FETCH_Instr_trap_target_a0[3]
1 1
.names $true FETCH_Instr_trap_target_a0[4]
1 1
.names $true FETCH_Instr_trap_target_a0[5]
1 1
.names $true FETCH_Instr_trap_target_a0[6]
1 1
.names $true FETCH_Instr_trap_target_a0[7]
1 1
.names $true FETCH_Instr_trap_target_a0[8]
1 1
.names $true FETCH_Instr_trap_target_a0[9]
1 1
.names $true FETCH_Instr_trap_target_a0[10]
1 1
.names $true FETCH_Instr_trap_target_a0[11]
1 1
.names $true FETCH_Instr_trap_target_a0[12]
1 1
.names $true FETCH_Instr_trap_target_a0[13]
1 1
.names $true FETCH_Instr_trap_target_a0[14]
1 1
.names $true FETCH_Instr_trap_target_a0[15]
1 1
.names $true FETCH_Instr_trap_target_a0[16]
1 1
.names $true FETCH_Instr_trap_target_a0[17]
1 1
.names $true FETCH_Instr_trap_target_a0[18]
1 1
.names $true FETCH_Instr_trap_target_a0[19]
1 1
.names $true FETCH_Instr_trap_target_a0[20]
1 1
.names $true FETCH_Instr_trap_target_a0[21]
1 1
.names $true FETCH_Instr_trap_target_a0[22]
1 1
.names $true FETCH_Instr_trap_target_a0[23]
1 1
.names $true FETCH_Instr_trap_target_a0[24]
1 1
.names $true FETCH_Instr_trap_target_a0[25]
1 1
.names $true FETCH_Instr_trap_target_a0[26]
1 1
.names $true FETCH_Instr_trap_target_a0[27]
1 1
.names $true FETCH_Instr_trap_target_a0[28]
1 1
.names $true FETCH_Instr_trap_target_a0[29]
1 1
.names $true FETCH_Instr_trap_target_a0[30]
1 1
.names $true FETCH_Instr_trap_target_a0[31]
1 1
.names $true FETCH_Instr_trap_target_a1[2]
1 1
.names $true FETCH_Instr_trap_target_a1[3]
1 1
.names $true FETCH_Instr_trap_target_a1[4]
1 1
.names $true FETCH_Instr_trap_target_a1[5]
1 1
.names $true FETCH_Instr_trap_target_a1[6]
1 1
.names $true FETCH_Instr_trap_target_a1[7]
1 1
.names $true FETCH_Instr_trap_target_a1[8]
1 1
.names $true FETCH_Instr_trap_target_a1[9]
1 1
.names $true FETCH_Instr_trap_target_a1[10]
1 1
.names $true FETCH_Instr_trap_target_a1[11]
1 1
.names $true FETCH_Instr_trap_target_a1[12]
1 1
.names $true FETCH_Instr_trap_target_a1[13]
1 1
.names $true FETCH_Instr_trap_target_a1[14]
1 1
.names $true FETCH_Instr_trap_target_a1[15]
1 1
.names $true FETCH_Instr_trap_target_a1[16]
1 1
.names $true FETCH_Instr_trap_target_a1[17]
1 1
.names $true FETCH_Instr_trap_target_a1[18]
1 1
.names $true FETCH_Instr_trap_target_a1[19]
1 1
.names $true FETCH_Instr_trap_target_a1[20]
1 1
.names $true FETCH_Instr_trap_target_a1[21]
1 1
.names $true FETCH_Instr_trap_target_a1[22]
1 1
.names $true FETCH_Instr_trap_target_a1[23]
1 1
.names $true FETCH_Instr_trap_target_a1[24]
1 1
.names $true FETCH_Instr_trap_target_a1[25]
1 1
.names $true FETCH_Instr_trap_target_a1[26]
1 1
.names $true FETCH_Instr_trap_target_a1[27]
1 1
.names $true FETCH_Instr_trap_target_a1[28]
1 1
.names $true FETCH_Instr_trap_target_a1[29]
1 1
.names $true FETCH_Instr_trap_target_a1[30]
1 1
.names $true FETCH_Instr_trap_target_a1[31]
1 1
.names $false FETCH_Instr_valid_csr_a0
1 1
.names div.pcpi_wait FETCH_Instr_waitd_a0
1 1
.names $false FETCH_Instr_waitm_a0
1 1
.names FETCH_Instr_readym_a0 FETCH_Instr_wrm_a0
1 1
.names FETCH_Instr_ori_rslt_a0[4] FETCH_Instr_xori_rslt_a0[4]
1 1
.names FETCH_Instr_ori_rslt_a0[11] FETCH_Instr_xori_rslt_a0[11]
1 1
.names FETCH_Instr_ori_rslt_a0[12] FETCH_Instr_xori_rslt_a0[12]
1 1
.names FETCH_Instr_ori_rslt_a0[13] FETCH_Instr_xori_rslt_a0[13]
1 1
.names FETCH_Instr_ori_rslt_a0[14] FETCH_Instr_xori_rslt_a0[14]
1 1
.names FETCH_Instr_ori_rslt_a0[15] FETCH_Instr_xori_rslt_a0[15]
1 1
.names FETCH_Instr_ori_rslt_a0[16] FETCH_Instr_xori_rslt_a0[16]
1 1
.names FETCH_Instr_ori_rslt_a0[17] FETCH_Instr_xori_rslt_a0[17]
1 1
.names FETCH_Instr_ori_rslt_a0[18] FETCH_Instr_xori_rslt_a0[18]
1 1
.names FETCH_Instr_ori_rslt_a0[19] FETCH_Instr_xori_rslt_a0[19]
1 1
.names FETCH_Instr_ori_rslt_a0[20] FETCH_Instr_xori_rslt_a0[20]
1 1
.names FETCH_Instr_ori_rslt_a0[21] FETCH_Instr_xori_rslt_a0[21]
1 1
.names FETCH_Instr_ori_rslt_a0[22] FETCH_Instr_xori_rslt_a0[22]
1 1
.names FETCH_Instr_ori_rslt_a0[23] FETCH_Instr_xori_rslt_a0[23]
1 1
.names FETCH_Instr_ori_rslt_a0[24] FETCH_Instr_xori_rslt_a0[24]
1 1
.names FETCH_Instr_ori_rslt_a0[25] FETCH_Instr_xori_rslt_a0[25]
1 1
.names FETCH_Instr_ori_rslt_a0[26] FETCH_Instr_xori_rslt_a0[26]
1 1
.names FETCH_Instr_ori_rslt_a0[27] FETCH_Instr_xori_rslt_a0[27]
1 1
.names FETCH_Instr_ori_rslt_a0[28] FETCH_Instr_xori_rslt_a0[28]
1 1
.names FETCH_Instr_ori_rslt_a0[29] FETCH_Instr_xori_rslt_a0[29]
1 1
.names FETCH_Instr_ori_rslt_a0[30] FETCH_Instr_xori_rslt_a0[30]
1 1
.names FETCH_Instr_ori_rslt_a0[31] FETCH_Instr_xori_rslt_a0[31]
1 1
.names FETCH_Instr_addr_a0[0] L1_FETCH_Instr_Bank[0].L1_addr_a0[0]
1 1
.names FETCH_Instr_addr_a0[1] L1_FETCH_Instr_Bank[0].L1_addr_a0[1]
1 1
.names FETCH_Instr_addr_a0[2] L1_FETCH_Instr_Bank[0].L1_addr_a0[2]
1 1
.names FETCH_Instr_addr_a0[3] L1_FETCH_Instr_Bank[0].L1_addr_a0[3]
1 1
.names FETCH_Instr_addr_a0[4] L1_FETCH_Instr_Bank[0].L1_addr_a0[4]
1 1
.names FETCH_Instr_addr_a0[5] L1_FETCH_Instr_Bank[0].L1_addr_a0[5]
1 1
.names FETCH_Instr_addr_a0[6] L1_FETCH_Instr_Bank[0].L1_addr_a0[6]
1 1
.names FETCH_Instr_st_reg_value_a0[0] L1_FETCH_Instr_Bank[0].L1_st_value_a0[0]
1 1
.names FETCH_Instr_st_reg_value_a0[1] L1_FETCH_Instr_Bank[0].L1_st_value_a0[1]
1 1
.names FETCH_Instr_st_reg_value_a0[2] L1_FETCH_Instr_Bank[0].L1_st_value_a0[2]
1 1
.names FETCH_Instr_st_reg_value_a0[3] L1_FETCH_Instr_Bank[0].L1_st_value_a0[3]
1 1
.names FETCH_Instr_st_reg_value_a0[4] L1_FETCH_Instr_Bank[0].L1_st_value_a0[4]
1 1
.names FETCH_Instr_st_reg_value_a0[5] L1_FETCH_Instr_Bank[0].L1_st_value_a0[5]
1 1
.names FETCH_Instr_st_reg_value_a0[6] L1_FETCH_Instr_Bank[0].L1_st_value_a0[6]
1 1
.names FETCH_Instr_st_reg_value_a0[7] L1_FETCH_Instr_Bank[0].L1_st_value_a0[7]
1 1
.names L1_FETCH_Instr_Bank[1].L1_st_value_a0[8] L1_FETCH_Instr_Bank[0].L1_st_value_a0[8]
1 1
.names L1_FETCH_Instr_Bank[1].L1_st_value_a0[9] L1_FETCH_Instr_Bank[0].L1_st_value_a0[9]
1 1
.names L1_FETCH_Instr_Bank[1].L1_st_value_a0[10] L1_FETCH_Instr_Bank[0].L1_st_value_a0[10]
1 1
.names L1_FETCH_Instr_Bank[1].L1_st_value_a0[11] L1_FETCH_Instr_Bank[0].L1_st_value_a0[11]
1 1
.names L1_FETCH_Instr_Bank[1].L1_st_value_a0[12] L1_FETCH_Instr_Bank[0].L1_st_value_a0[12]
1 1
.names L1_FETCH_Instr_Bank[1].L1_st_value_a0[13] L1_FETCH_Instr_Bank[0].L1_st_value_a0[13]
1 1
.names L1_FETCH_Instr_Bank[1].L1_st_value_a0[14] L1_FETCH_Instr_Bank[0].L1_st_value_a0[14]
1 1
.names L1_FETCH_Instr_Bank[1].L1_st_value_a0[15] L1_FETCH_Instr_Bank[0].L1_st_value_a0[15]
1 1
.names L1_FETCH_Instr_Bank[2].L1_st_value_a0[16] L1_FETCH_Instr_Bank[0].L1_st_value_a0[16]
1 1
.names L1_FETCH_Instr_Bank[2].L1_st_value_a0[17] L1_FETCH_Instr_Bank[0].L1_st_value_a0[17]
1 1
.names L1_FETCH_Instr_Bank[2].L1_st_value_a0[18] L1_FETCH_Instr_Bank[0].L1_st_value_a0[18]
1 1
.names L1_FETCH_Instr_Bank[2].L1_st_value_a0[19] L1_FETCH_Instr_Bank[0].L1_st_value_a0[19]
1 1
.names L1_FETCH_Instr_Bank[2].L1_st_value_a0[20] L1_FETCH_Instr_Bank[0].L1_st_value_a0[20]
1 1
.names L1_FETCH_Instr_Bank[2].L1_st_value_a0[21] L1_FETCH_Instr_Bank[0].L1_st_value_a0[21]
1 1
.names L1_FETCH_Instr_Bank[2].L1_st_value_a0[22] L1_FETCH_Instr_Bank[0].L1_st_value_a0[22]
1 1
.names L1_FETCH_Instr_Bank[2].L1_st_value_a0[23] L1_FETCH_Instr_Bank[0].L1_st_value_a0[23]
1 1
.names L1_FETCH_Instr_Bank[3].L1_st_value_a0[24] L1_FETCH_Instr_Bank[0].L1_st_value_a0[24]
1 1
.names L1_FETCH_Instr_Bank[3].L1_st_value_a0[25] L1_FETCH_Instr_Bank[0].L1_st_value_a0[25]
1 1
.names L1_FETCH_Instr_Bank[3].L1_st_value_a0[26] L1_FETCH_Instr_Bank[0].L1_st_value_a0[26]
1 1
.names L1_FETCH_Instr_Bank[3].L1_st_value_a0[27] L1_FETCH_Instr_Bank[0].L1_st_value_a0[27]
1 1
.names L1_FETCH_Instr_Bank[3].L1_st_value_a0[28] L1_FETCH_Instr_Bank[0].L1_st_value_a0[28]
1 1
.names L1_FETCH_Instr_Bank[3].L1_st_value_a0[29] L1_FETCH_Instr_Bank[0].L1_st_value_a0[29]
1 1
.names L1_FETCH_Instr_Bank[3].L1_st_value_a0[30] L1_FETCH_Instr_Bank[0].L1_st_value_a0[30]
1 1
.names L1_FETCH_Instr_Bank[3].L1_st_value_a0[31] L1_FETCH_Instr_Bank[0].L1_st_value_a0[31]
1 1
.names FETCH_Instr_addr_a0[0] L1_FETCH_Instr_Bank[1].L1_addr_a0[0]
1 1
.names FETCH_Instr_addr_a0[1] L1_FETCH_Instr_Bank[1].L1_addr_a0[1]
1 1
.names FETCH_Instr_addr_a0[2] L1_FETCH_Instr_Bank[1].L1_addr_a0[2]
1 1
.names FETCH_Instr_addr_a0[3] L1_FETCH_Instr_Bank[1].L1_addr_a0[3]
1 1
.names FETCH_Instr_addr_a0[4] L1_FETCH_Instr_Bank[1].L1_addr_a0[4]
1 1
.names FETCH_Instr_addr_a0[5] L1_FETCH_Instr_Bank[1].L1_addr_a0[5]
1 1
.names FETCH_Instr_addr_a0[6] L1_FETCH_Instr_Bank[1].L1_addr_a0[6]
1 1
.names $undef L1_FETCH_Instr_Bank[1].L1_addr_a0[7]
1 1
.names $undef L1_FETCH_Instr_Bank[1].L1_addr_a0[8]
1 1
.names $undef L1_FETCH_Instr_Bank[1].L1_addr_a0[9]
1 1
.names $undef L1_FETCH_Instr_Bank[1].L1_addr_a0[10]
1 1
.names $undef L1_FETCH_Instr_Bank[1].L1_addr_a0[11]
1 1
.names $undef L1_FETCH_Instr_Bank[1].L1_addr_a0[12]
1 1
.names $undef L1_FETCH_Instr_Bank[1].L1_addr_a0[13]
1 1
.names $undef L1_FETCH_Instr_Bank[1].L1_addr_a0[14]
1 1
.names $undef L1_FETCH_Instr_Bank[1].L1_addr_a0[15]
1 1
.names $undef L1_FETCH_Instr_Bank[1].L1_addr_a0[16]
1 1
.names $undef L1_FETCH_Instr_Bank[1].L1_addr_a0[17]
1 1
.names $undef L1_FETCH_Instr_Bank[1].L1_addr_a0[18]
1 1
.names $undef L1_FETCH_Instr_Bank[1].L1_addr_a0[19]
1 1
.names $undef L1_FETCH_Instr_Bank[1].L1_addr_a0[20]
1 1
.names $undef L1_FETCH_Instr_Bank[1].L1_addr_a0[21]
1 1
.names $undef L1_FETCH_Instr_Bank[1].L1_addr_a0[22]
1 1
.names $undef L1_FETCH_Instr_Bank[1].L1_addr_a0[23]
1 1
.names $undef L1_FETCH_Instr_Bank[1].L1_addr_a0[24]
1 1
.names $undef L1_FETCH_Instr_Bank[1].L1_addr_a0[25]
1 1
.names $undef L1_FETCH_Instr_Bank[1].L1_addr_a0[26]
1 1
.names $undef L1_FETCH_Instr_Bank[1].L1_addr_a0[27]
1 1
.names $undef L1_FETCH_Instr_Bank[1].L1_addr_a0[28]
1 1
.names $undef L1_FETCH_Instr_Bank[1].L1_addr_a0[29]
1 1
.names $undef L1_FETCH_Instr_Bank[1].L1_addr_a0[30]
1 1
.names $undef L1_FETCH_Instr_Bank[1].L1_addr_a0[31]
1 1
.names FETCH_Instr_st_reg_value_a0[0] L1_FETCH_Instr_Bank[1].L1_st_value_a0[0]
1 1
.names FETCH_Instr_st_reg_value_a0[1] L1_FETCH_Instr_Bank[1].L1_st_value_a0[1]
1 1
.names FETCH_Instr_st_reg_value_a0[2] L1_FETCH_Instr_Bank[1].L1_st_value_a0[2]
1 1
.names FETCH_Instr_st_reg_value_a0[3] L1_FETCH_Instr_Bank[1].L1_st_value_a0[3]
1 1
.names FETCH_Instr_st_reg_value_a0[4] L1_FETCH_Instr_Bank[1].L1_st_value_a0[4]
1 1
.names FETCH_Instr_st_reg_value_a0[5] L1_FETCH_Instr_Bank[1].L1_st_value_a0[5]
1 1
.names FETCH_Instr_st_reg_value_a0[6] L1_FETCH_Instr_Bank[1].L1_st_value_a0[6]
1 1
.names FETCH_Instr_st_reg_value_a0[7] L1_FETCH_Instr_Bank[1].L1_st_value_a0[7]
1 1
.names L1_FETCH_Instr_Bank[2].L1_st_value_a0[16] L1_FETCH_Instr_Bank[1].L1_st_value_a0[16]
1 1
.names L1_FETCH_Instr_Bank[2].L1_st_value_a0[17] L1_FETCH_Instr_Bank[1].L1_st_value_a0[17]
1 1
.names L1_FETCH_Instr_Bank[2].L1_st_value_a0[18] L1_FETCH_Instr_Bank[1].L1_st_value_a0[18]
1 1
.names L1_FETCH_Instr_Bank[2].L1_st_value_a0[19] L1_FETCH_Instr_Bank[1].L1_st_value_a0[19]
1 1
.names L1_FETCH_Instr_Bank[2].L1_st_value_a0[20] L1_FETCH_Instr_Bank[1].L1_st_value_a0[20]
1 1
.names L1_FETCH_Instr_Bank[2].L1_st_value_a0[21] L1_FETCH_Instr_Bank[1].L1_st_value_a0[21]
1 1
.names L1_FETCH_Instr_Bank[2].L1_st_value_a0[22] L1_FETCH_Instr_Bank[1].L1_st_value_a0[22]
1 1
.names L1_FETCH_Instr_Bank[2].L1_st_value_a0[23] L1_FETCH_Instr_Bank[1].L1_st_value_a0[23]
1 1
.names L1_FETCH_Instr_Bank[3].L1_st_value_a0[24] L1_FETCH_Instr_Bank[1].L1_st_value_a0[24]
1 1
.names L1_FETCH_Instr_Bank[3].L1_st_value_a0[25] L1_FETCH_Instr_Bank[1].L1_st_value_a0[25]
1 1
.names L1_FETCH_Instr_Bank[3].L1_st_value_a0[26] L1_FETCH_Instr_Bank[1].L1_st_value_a0[26]
1 1
.names L1_FETCH_Instr_Bank[3].L1_st_value_a0[27] L1_FETCH_Instr_Bank[1].L1_st_value_a0[27]
1 1
.names L1_FETCH_Instr_Bank[3].L1_st_value_a0[28] L1_FETCH_Instr_Bank[1].L1_st_value_a0[28]
1 1
.names L1_FETCH_Instr_Bank[3].L1_st_value_a0[29] L1_FETCH_Instr_Bank[1].L1_st_value_a0[29]
1 1
.names L1_FETCH_Instr_Bank[3].L1_st_value_a0[30] L1_FETCH_Instr_Bank[1].L1_st_value_a0[30]
1 1
.names L1_FETCH_Instr_Bank[3].L1_st_value_a0[31] L1_FETCH_Instr_Bank[1].L1_st_value_a0[31]
1 1
.names FETCH_Instr_addr_a0[0] L1_FETCH_Instr_Bank[2].L1_addr_a0[0]
1 1
.names FETCH_Instr_addr_a0[1] L1_FETCH_Instr_Bank[2].L1_addr_a0[1]
1 1
.names FETCH_Instr_addr_a0[2] L1_FETCH_Instr_Bank[2].L1_addr_a0[2]
1 1
.names FETCH_Instr_addr_a0[3] L1_FETCH_Instr_Bank[2].L1_addr_a0[3]
1 1
.names FETCH_Instr_addr_a0[4] L1_FETCH_Instr_Bank[2].L1_addr_a0[4]
1 1
.names FETCH_Instr_addr_a0[5] L1_FETCH_Instr_Bank[2].L1_addr_a0[5]
1 1
.names FETCH_Instr_addr_a0[6] L1_FETCH_Instr_Bank[2].L1_addr_a0[6]
1 1
.names $undef L1_FETCH_Instr_Bank[2].L1_addr_a0[7]
1 1
.names $undef L1_FETCH_Instr_Bank[2].L1_addr_a0[8]
1 1
.names $undef L1_FETCH_Instr_Bank[2].L1_addr_a0[9]
1 1
.names $undef L1_FETCH_Instr_Bank[2].L1_addr_a0[10]
1 1
.names $undef L1_FETCH_Instr_Bank[2].L1_addr_a0[11]
1 1
.names $undef L1_FETCH_Instr_Bank[2].L1_addr_a0[12]
1 1
.names $undef L1_FETCH_Instr_Bank[2].L1_addr_a0[13]
1 1
.names $undef L1_FETCH_Instr_Bank[2].L1_addr_a0[14]
1 1
.names $undef L1_FETCH_Instr_Bank[2].L1_addr_a0[15]
1 1
.names $undef L1_FETCH_Instr_Bank[2].L1_addr_a0[16]
1 1
.names $undef L1_FETCH_Instr_Bank[2].L1_addr_a0[17]
1 1
.names $undef L1_FETCH_Instr_Bank[2].L1_addr_a0[18]
1 1
.names $undef L1_FETCH_Instr_Bank[2].L1_addr_a0[19]
1 1
.names $undef L1_FETCH_Instr_Bank[2].L1_addr_a0[20]
1 1
.names $undef L1_FETCH_Instr_Bank[2].L1_addr_a0[21]
1 1
.names $undef L1_FETCH_Instr_Bank[2].L1_addr_a0[22]
1 1
.names $undef L1_FETCH_Instr_Bank[2].L1_addr_a0[23]
1 1
.names $undef L1_FETCH_Instr_Bank[2].L1_addr_a0[24]
1 1
.names $undef L1_FETCH_Instr_Bank[2].L1_addr_a0[25]
1 1
.names $undef L1_FETCH_Instr_Bank[2].L1_addr_a0[26]
1 1
.names $undef L1_FETCH_Instr_Bank[2].L1_addr_a0[27]
1 1
.names $undef L1_FETCH_Instr_Bank[2].L1_addr_a0[28]
1 1
.names $undef L1_FETCH_Instr_Bank[2].L1_addr_a0[29]
1 1
.names $undef L1_FETCH_Instr_Bank[2].L1_addr_a0[30]
1 1
.names $undef L1_FETCH_Instr_Bank[2].L1_addr_a0[31]
1 1
.names FETCH_Instr_st_reg_value_a0[0] L1_FETCH_Instr_Bank[2].L1_st_value_a0[0]
1 1
.names FETCH_Instr_st_reg_value_a0[1] L1_FETCH_Instr_Bank[2].L1_st_value_a0[1]
1 1
.names FETCH_Instr_st_reg_value_a0[2] L1_FETCH_Instr_Bank[2].L1_st_value_a0[2]
1 1
.names FETCH_Instr_st_reg_value_a0[3] L1_FETCH_Instr_Bank[2].L1_st_value_a0[3]
1 1
.names FETCH_Instr_st_reg_value_a0[4] L1_FETCH_Instr_Bank[2].L1_st_value_a0[4]
1 1
.names FETCH_Instr_st_reg_value_a0[5] L1_FETCH_Instr_Bank[2].L1_st_value_a0[5]
1 1
.names FETCH_Instr_st_reg_value_a0[6] L1_FETCH_Instr_Bank[2].L1_st_value_a0[6]
1 1
.names FETCH_Instr_st_reg_value_a0[7] L1_FETCH_Instr_Bank[2].L1_st_value_a0[7]
1 1
.names L1_FETCH_Instr_Bank[1].L1_st_value_a0[8] L1_FETCH_Instr_Bank[2].L1_st_value_a0[8]
1 1
.names L1_FETCH_Instr_Bank[1].L1_st_value_a0[9] L1_FETCH_Instr_Bank[2].L1_st_value_a0[9]
1 1
.names L1_FETCH_Instr_Bank[1].L1_st_value_a0[10] L1_FETCH_Instr_Bank[2].L1_st_value_a0[10]
1 1
.names L1_FETCH_Instr_Bank[1].L1_st_value_a0[11] L1_FETCH_Instr_Bank[2].L1_st_value_a0[11]
1 1
.names L1_FETCH_Instr_Bank[1].L1_st_value_a0[12] L1_FETCH_Instr_Bank[2].L1_st_value_a0[12]
1 1
.names L1_FETCH_Instr_Bank[1].L1_st_value_a0[13] L1_FETCH_Instr_Bank[2].L1_st_value_a0[13]
1 1
.names L1_FETCH_Instr_Bank[1].L1_st_value_a0[14] L1_FETCH_Instr_Bank[2].L1_st_value_a0[14]
1 1
.names L1_FETCH_Instr_Bank[1].L1_st_value_a0[15] L1_FETCH_Instr_Bank[2].L1_st_value_a0[15]
1 1
.names L1_FETCH_Instr_Bank[3].L1_st_value_a0[24] L1_FETCH_Instr_Bank[2].L1_st_value_a0[24]
1 1
.names L1_FETCH_Instr_Bank[3].L1_st_value_a0[25] L1_FETCH_Instr_Bank[2].L1_st_value_a0[25]
1 1
.names L1_FETCH_Instr_Bank[3].L1_st_value_a0[26] L1_FETCH_Instr_Bank[2].L1_st_value_a0[26]
1 1
.names L1_FETCH_Instr_Bank[3].L1_st_value_a0[27] L1_FETCH_Instr_Bank[2].L1_st_value_a0[27]
1 1
.names L1_FETCH_Instr_Bank[3].L1_st_value_a0[28] L1_FETCH_Instr_Bank[2].L1_st_value_a0[28]
1 1
.names L1_FETCH_Instr_Bank[3].L1_st_value_a0[29] L1_FETCH_Instr_Bank[2].L1_st_value_a0[29]
1 1
.names L1_FETCH_Instr_Bank[3].L1_st_value_a0[30] L1_FETCH_Instr_Bank[2].L1_st_value_a0[30]
1 1
.names L1_FETCH_Instr_Bank[3].L1_st_value_a0[31] L1_FETCH_Instr_Bank[2].L1_st_value_a0[31]
1 1
.names FETCH_Instr_addr_a0[0] L1_FETCH_Instr_Bank[3].L1_addr_a0[0]
1 1
.names FETCH_Instr_addr_a0[1] L1_FETCH_Instr_Bank[3].L1_addr_a0[1]
1 1
.names FETCH_Instr_addr_a0[2] L1_FETCH_Instr_Bank[3].L1_addr_a0[2]
1 1
.names FETCH_Instr_addr_a0[3] L1_FETCH_Instr_Bank[3].L1_addr_a0[3]
1 1
.names FETCH_Instr_addr_a0[4] L1_FETCH_Instr_Bank[3].L1_addr_a0[4]
1 1
.names FETCH_Instr_addr_a0[5] L1_FETCH_Instr_Bank[3].L1_addr_a0[5]
1 1
.names FETCH_Instr_addr_a0[6] L1_FETCH_Instr_Bank[3].L1_addr_a0[6]
1 1
.names $undef L1_FETCH_Instr_Bank[3].L1_addr_a0[7]
1 1
.names $undef L1_FETCH_Instr_Bank[3].L1_addr_a0[8]
1 1
.names $undef L1_FETCH_Instr_Bank[3].L1_addr_a0[9]
1 1
.names $undef L1_FETCH_Instr_Bank[3].L1_addr_a0[10]
1 1
.names $undef L1_FETCH_Instr_Bank[3].L1_addr_a0[11]
1 1
.names $undef L1_FETCH_Instr_Bank[3].L1_addr_a0[12]
1 1
.names $undef L1_FETCH_Instr_Bank[3].L1_addr_a0[13]
1 1
.names $undef L1_FETCH_Instr_Bank[3].L1_addr_a0[14]
1 1
.names $undef L1_FETCH_Instr_Bank[3].L1_addr_a0[15]
1 1
.names $undef L1_FETCH_Instr_Bank[3].L1_addr_a0[16]
1 1
.names $undef L1_FETCH_Instr_Bank[3].L1_addr_a0[17]
1 1
.names $undef L1_FETCH_Instr_Bank[3].L1_addr_a0[18]
1 1
.names $undef L1_FETCH_Instr_Bank[3].L1_addr_a0[19]
1 1
.names $undef L1_FETCH_Instr_Bank[3].L1_addr_a0[20]
1 1
.names $undef L1_FETCH_Instr_Bank[3].L1_addr_a0[21]
1 1
.names $undef L1_FETCH_Instr_Bank[3].L1_addr_a0[22]
1 1
.names $undef L1_FETCH_Instr_Bank[3].L1_addr_a0[23]
1 1
.names $undef L1_FETCH_Instr_Bank[3].L1_addr_a0[24]
1 1
.names $undef L1_FETCH_Instr_Bank[3].L1_addr_a0[25]
1 1
.names $undef L1_FETCH_Instr_Bank[3].L1_addr_a0[26]
1 1
.names $undef L1_FETCH_Instr_Bank[3].L1_addr_a0[27]
1 1
.names $undef L1_FETCH_Instr_Bank[3].L1_addr_a0[28]
1 1
.names $undef L1_FETCH_Instr_Bank[3].L1_addr_a0[29]
1 1
.names $undef L1_FETCH_Instr_Bank[3].L1_addr_a0[30]
1 1
.names $undef L1_FETCH_Instr_Bank[3].L1_addr_a0[31]
1 1
.names FETCH_Instr_st_reg_value_a0[0] L1_FETCH_Instr_Bank[3].L1_st_value_a0[0]
1 1
.names FETCH_Instr_st_reg_value_a0[1] L1_FETCH_Instr_Bank[3].L1_st_value_a0[1]
1 1
.names FETCH_Instr_st_reg_value_a0[2] L1_FETCH_Instr_Bank[3].L1_st_value_a0[2]
1 1
.names FETCH_Instr_st_reg_value_a0[3] L1_FETCH_Instr_Bank[3].L1_st_value_a0[3]
1 1
.names FETCH_Instr_st_reg_value_a0[4] L1_FETCH_Instr_Bank[3].L1_st_value_a0[4]
1 1
.names FETCH_Instr_st_reg_value_a0[5] L1_FETCH_Instr_Bank[3].L1_st_value_a0[5]
1 1
.names FETCH_Instr_st_reg_value_a0[6] L1_FETCH_Instr_Bank[3].L1_st_value_a0[6]
1 1
.names FETCH_Instr_st_reg_value_a0[7] L1_FETCH_Instr_Bank[3].L1_st_value_a0[7]
1 1
.names L1_FETCH_Instr_Bank[1].L1_st_value_a0[8] L1_FETCH_Instr_Bank[3].L1_st_value_a0[8]
1 1
.names L1_FETCH_Instr_Bank[1].L1_st_value_a0[9] L1_FETCH_Instr_Bank[3].L1_st_value_a0[9]
1 1
.names L1_FETCH_Instr_Bank[1].L1_st_value_a0[10] L1_FETCH_Instr_Bank[3].L1_st_value_a0[10]
1 1
.names L1_FETCH_Instr_Bank[1].L1_st_value_a0[11] L1_FETCH_Instr_Bank[3].L1_st_value_a0[11]
1 1
.names L1_FETCH_Instr_Bank[1].L1_st_value_a0[12] L1_FETCH_Instr_Bank[3].L1_st_value_a0[12]
1 1
.names L1_FETCH_Instr_Bank[1].L1_st_value_a0[13] L1_FETCH_Instr_Bank[3].L1_st_value_a0[13]
1 1
.names L1_FETCH_Instr_Bank[1].L1_st_value_a0[14] L1_FETCH_Instr_Bank[3].L1_st_value_a0[14]
1 1
.names L1_FETCH_Instr_Bank[1].L1_st_value_a0[15] L1_FETCH_Instr_Bank[3].L1_st_value_a0[15]
1 1
.names L1_FETCH_Instr_Bank[2].L1_st_value_a0[16] L1_FETCH_Instr_Bank[3].L1_st_value_a0[16]
1 1
.names L1_FETCH_Instr_Bank[2].L1_st_value_a0[17] L1_FETCH_Instr_Bank[3].L1_st_value_a0[17]
1 1
.names L1_FETCH_Instr_Bank[2].L1_st_value_a0[18] L1_FETCH_Instr_Bank[3].L1_st_value_a0[18]
1 1
.names L1_FETCH_Instr_Bank[2].L1_st_value_a0[19] L1_FETCH_Instr_Bank[3].L1_st_value_a0[19]
1 1
.names L1_FETCH_Instr_Bank[2].L1_st_value_a0[20] L1_FETCH_Instr_Bank[3].L1_st_value_a0[20]
1 1
.names L1_FETCH_Instr_Bank[2].L1_st_value_a0[21] L1_FETCH_Instr_Bank[3].L1_st_value_a0[21]
1 1
.names L1_FETCH_Instr_Bank[2].L1_st_value_a0[22] L1_FETCH_Instr_Bank[3].L1_st_value_a0[22]
1 1
.names L1_FETCH_Instr_Bank[2].L1_st_value_a0[23] L1_FETCH_Instr_Bank[3].L1_st_value_a0[23]
1 1
.names FETCH_Instr_raw_a0[15] L1_FETCH_Instr_Src[1].L1_reg_a0[0]
1 1
.names FETCH_Instr_lui_rslt_a0[16] L1_FETCH_Instr_Src[1].L1_reg_a0[1]
1 1
.names FETCH_Instr_lui_rslt_a0[17] L1_FETCH_Instr_Src[1].L1_reg_a0[2]
1 1
.names FETCH_Instr_lui_rslt_a0[18] L1_FETCH_Instr_Src[1].L1_reg_a0[3]
1 1
.names $false L1_FETCH_Instr_Src[1].L1_reg_a0[4]
1 1
.names FETCH_Instr_raw_a0[20] L1_FETCH_Instr_Src[2].L1_reg_a0[0]
1 1
.names FETCH_Instr_misaligned_jump_target_a0 L1_FETCH_Instr_Src[2].L1_reg_a0[1]
1 1
.names FETCH_Instr_raw_a0[22] L1_FETCH_Instr_Src[2].L1_reg_a0[2]
1 1
.names FETCH_Instr_raw_a0[23] L1_FETCH_Instr_Src[2].L1_reg_a0[3]
1 1
.names $false L1_FETCH_Instr_Src[2].L1_reg_a0[4]
1 1
.names $false L1_MEM_Data_Src[1].L1_dummy_a0
1 1
.names $false L1_MEM_Data_Src[2].L1_dummy_a0
1 1
.names $false L1b_FETCH_Instr_Src[1].L1_dummy_a0
1 1
.names FETCH_Instr_ori_rslt_a0[4] L1b_FETCH_Instr_Src[1].L1_reg_value_a0[4]
1 1
.names FETCH_Instr_ori_rslt_a0[11] L1b_FETCH_Instr_Src[1].L1_reg_value_a0[11]
1 1
.names FETCH_Instr_ori_rslt_a0[12] L1b_FETCH_Instr_Src[1].L1_reg_value_a0[12]
1 1
.names FETCH_Instr_ori_rslt_a0[13] L1b_FETCH_Instr_Src[1].L1_reg_value_a0[13]
1 1
.names FETCH_Instr_ori_rslt_a0[14] L1b_FETCH_Instr_Src[1].L1_reg_value_a0[14]
1 1
.names FETCH_Instr_ori_rslt_a0[15] L1b_FETCH_Instr_Src[1].L1_reg_value_a0[15]
1 1
.names FETCH_Instr_ori_rslt_a0[16] L1b_FETCH_Instr_Src[1].L1_reg_value_a0[16]
1 1
.names FETCH_Instr_ori_rslt_a0[17] L1b_FETCH_Instr_Src[1].L1_reg_value_a0[17]
1 1
.names FETCH_Instr_ori_rslt_a0[18] L1b_FETCH_Instr_Src[1].L1_reg_value_a0[18]
1 1
.names FETCH_Instr_ori_rslt_a0[19] L1b_FETCH_Instr_Src[1].L1_reg_value_a0[19]
1 1
.names FETCH_Instr_ori_rslt_a0[20] L1b_FETCH_Instr_Src[1].L1_reg_value_a0[20]
1 1
.names FETCH_Instr_ori_rslt_a0[21] L1b_FETCH_Instr_Src[1].L1_reg_value_a0[21]
1 1
.names FETCH_Instr_ori_rslt_a0[22] L1b_FETCH_Instr_Src[1].L1_reg_value_a0[22]
1 1
.names FETCH_Instr_ori_rslt_a0[23] L1b_FETCH_Instr_Src[1].L1_reg_value_a0[23]
1 1
.names FETCH_Instr_ori_rslt_a0[24] L1b_FETCH_Instr_Src[1].L1_reg_value_a0[24]
1 1
.names FETCH_Instr_ori_rslt_a0[25] L1b_FETCH_Instr_Src[1].L1_reg_value_a0[25]
1 1
.names FETCH_Instr_ori_rslt_a0[26] L1b_FETCH_Instr_Src[1].L1_reg_value_a0[26]
1 1
.names FETCH_Instr_ori_rslt_a0[27] L1b_FETCH_Instr_Src[1].L1_reg_value_a0[27]
1 1
.names FETCH_Instr_ori_rslt_a0[28] L1b_FETCH_Instr_Src[1].L1_reg_value_a0[28]
1 1
.names FETCH_Instr_ori_rslt_a0[29] L1b_FETCH_Instr_Src[1].L1_reg_value_a0[29]
1 1
.names FETCH_Instr_ori_rslt_a0[30] L1b_FETCH_Instr_Src[1].L1_reg_value_a0[30]
1 1
.names FETCH_Instr_ori_rslt_a0[31] L1b_FETCH_Instr_Src[1].L1_reg_value_a0[31]
1 1
.names $false L1b_FETCH_Instr_Src[2].L1_dummy_a0
1 1
.names FETCH_Instr_st_reg_value_a0[0] L1b_FETCH_Instr_Src[2].L1_reg_value_a0[0]
1 1
.names FETCH_Instr_st_reg_value_a0[1] L1b_FETCH_Instr_Src[2].L1_reg_value_a0[1]
1 1
.names FETCH_Instr_st_reg_value_a0[2] L1b_FETCH_Instr_Src[2].L1_reg_value_a0[2]
1 1
.names FETCH_Instr_st_reg_value_a0[3] L1b_FETCH_Instr_Src[2].L1_reg_value_a0[3]
1 1
.names FETCH_Instr_st_reg_value_a0[4] L1b_FETCH_Instr_Src[2].L1_reg_value_a0[4]
1 1
.names FETCH_Instr_st_reg_value_a0[5] L1b_FETCH_Instr_Src[2].L1_reg_value_a0[5]
1 1
.names FETCH_Instr_st_reg_value_a0[6] L1b_FETCH_Instr_Src[2].L1_reg_value_a0[6]
1 1
.names FETCH_Instr_st_reg_value_a0[7] L1b_FETCH_Instr_Src[2].L1_reg_value_a0[7]
1 1
.names FETCH_Instr_st_reg_value_a0[8] L1b_FETCH_Instr_Src[2].L1_reg_value_a0[8]
1 1
.names FETCH_Instr_st_reg_value_a0[9] L1b_FETCH_Instr_Src[2].L1_reg_value_a0[9]
1 1
.names FETCH_Instr_st_reg_value_a0[10] L1b_FETCH_Instr_Src[2].L1_reg_value_a0[10]
1 1
.names FETCH_Instr_st_reg_value_a0[11] L1b_FETCH_Instr_Src[2].L1_reg_value_a0[11]
1 1
.names FETCH_Instr_st_reg_value_a0[12] L1b_FETCH_Instr_Src[2].L1_reg_value_a0[12]
1 1
.names FETCH_Instr_st_reg_value_a0[13] L1b_FETCH_Instr_Src[2].L1_reg_value_a0[13]
1 1
.names FETCH_Instr_st_reg_value_a0[14] L1b_FETCH_Instr_Src[2].L1_reg_value_a0[14]
1 1
.names FETCH_Instr_st_reg_value_a0[15] L1b_FETCH_Instr_Src[2].L1_reg_value_a0[15]
1 1
.names FETCH_Instr_st_reg_value_a0[16] L1b_FETCH_Instr_Src[2].L1_reg_value_a0[16]
1 1
.names FETCH_Instr_st_reg_value_a0[17] L1b_FETCH_Instr_Src[2].L1_reg_value_a0[17]
1 1
.names FETCH_Instr_st_reg_value_a0[18] L1b_FETCH_Instr_Src[2].L1_reg_value_a0[18]
1 1
.names FETCH_Instr_st_reg_value_a0[19] L1b_FETCH_Instr_Src[2].L1_reg_value_a0[19]
1 1
.names FETCH_Instr_st_reg_value_a0[20] L1b_FETCH_Instr_Src[2].L1_reg_value_a0[20]
1 1
.names FETCH_Instr_st_reg_value_a0[21] L1b_FETCH_Instr_Src[2].L1_reg_value_a0[21]
1 1
.names FETCH_Instr_st_reg_value_a0[22] L1b_FETCH_Instr_Src[2].L1_reg_value_a0[22]
1 1
.names FETCH_Instr_st_reg_value_a0[23] L1b_FETCH_Instr_Src[2].L1_reg_value_a0[23]
1 1
.names FETCH_Instr_st_reg_value_a0[24] L1b_FETCH_Instr_Src[2].L1_reg_value_a0[24]
1 1
.names FETCH_Instr_st_reg_value_a0[25] L1b_FETCH_Instr_Src[2].L1_reg_value_a0[25]
1 1
.names FETCH_Instr_st_reg_value_a0[26] L1b_FETCH_Instr_Src[2].L1_reg_value_a0[26]
1 1
.names FETCH_Instr_st_reg_value_a0[27] L1b_FETCH_Instr_Src[2].L1_reg_value_a0[27]
1 1
.names FETCH_Instr_st_reg_value_a0[28] L1b_FETCH_Instr_Src[2].L1_reg_value_a0[28]
1 1
.names FETCH_Instr_st_reg_value_a0[29] L1b_FETCH_Instr_Src[2].L1_reg_value_a0[29]
1 1
.names FETCH_Instr_st_reg_value_a0[30] L1b_FETCH_Instr_Src[2].L1_reg_value_a0[30]
1 1
.names FETCH_Instr_st_reg_value_a0[31] L1b_FETCH_Instr_Src[2].L1_reg_value_a0[31]
1 1
.names FETCH_Instr_addr_a0[0] MEM_Data_addr_a0[0]
1 1
.names FETCH_Instr_addr_a0[1] MEM_Data_addr_a0[1]
1 1
.names FETCH_Instr_HoldInst_dest_reg_a0[0] MEM_Data_dest_reg_a0[0]
1 1
.names FETCH_Instr_HoldInst_dest_reg_a0[1] MEM_Data_dest_reg_a0[1]
1 1
.names FETCH_Instr_HoldInst_dest_reg_a0[2] MEM_Data_dest_reg_a0[2]
1 1
.names FETCH_Instr_HoldInst_dest_reg_a0[3] MEM_Data_dest_reg_a0[3]
1 1
.names FETCH_Instr_HoldInst_dest_reg_a0[4] MEM_Data_dest_reg_a0[4]
1 1
.names FETCH_Instr_OrigInst_dest_reg_a0[0] MEM_Data_dest_reg_a1[0]
1 1
.names FETCH_Instr_OrigInst_dest_reg_a0[1] MEM_Data_dest_reg_a1[1]
1 1
.names FETCH_Instr_OrigInst_dest_reg_a0[2] MEM_Data_dest_reg_a1[2]
1 1
.names FETCH_Instr_OrigInst_dest_reg_a0[3] MEM_Data_dest_reg_a1[3]
1 1
.names FETCH_Instr_OrigInst_dest_reg_a0[4] MEM_Data_dest_reg_a1[4]
1 1
.names $false MEM_Data_ld_st_half_a0
1 1
.names FETCH_Instr_ld_st_word_a0 MEM_Data_ld_st_word_a0
1 1
.names FETCH_Instr_lui_rslt_a0[14] MEM_Data_raw_funct3_a0
1 1
.names FETCH_Instr_valid_ld_a0 MEM_Data_valid_ld_a0
1 1
.names clk clkP_FETCH_Instr_valid_exe_a1
1 1
.names clk div.clk
1 1
.names $true div.pcpi_insn[0]
1 1
.names $true div.pcpi_insn[1]
1 1
.names $false div.pcpi_insn[2]
1 1
.names $false div.pcpi_insn[3]
1 1
.names $true div.pcpi_insn[4]
1 1
.names $true div.pcpi_insn[5]
1 1
.names $false div.pcpi_insn[6]
1 1
.names $true div.pcpi_insn[7]
1 1
.names $false div.pcpi_insn[8]
1 1
.names $true div.pcpi_insn[9]
1 1
.names $false div.pcpi_insn[10]
1 1
.names $false div.pcpi_insn[11]
1 1
.names FETCH_Instr_Div1_div_insn_a0[12] div.pcpi_insn[12]
1 1
.names FETCH_Instr_Div1_div_insn_a0[13] div.pcpi_insn[13]
1 1
.names $true div.pcpi_insn[14]
1 1
.names $true div.pcpi_insn[15]
1 1
.names $false div.pcpi_insn[16]
1 1
.names $true div.pcpi_insn[17]
1 1
.names $false div.pcpi_insn[18]
1 1
.names $false div.pcpi_insn[19]
1 1
.names $false div.pcpi_insn[20]
1 1
.names $true div.pcpi_insn[21]
1 1
.names $true div.pcpi_insn[22]
1 1
.names $false div.pcpi_insn[23]
1 1
.names $false div.pcpi_insn[24]
1 1
.names $true div.pcpi_insn[25]
1 1
.names FETCH_Instr_div_stall_a1 div.pcpi_valid
1 1
.names clk gen_clkP_FETCH_Instr_valid_exe_a1.free_clk
1 1
.names $true gen_clkP_FETCH_Instr_valid_exe_a1.func_en
1 1
.names clk gen_clkP_FETCH_Instr_valid_exe_a1.gated_clk
1 1
.names $false gen_clkP_FETCH_Instr_valid_exe_a1.gating_override
1 1
.names FETCH_Instr_readym_a0 mul.active[3]
1 1
.names clk mul.clk
1 1
.names $true mul.pcpi_insn[0]
1 1
.names $true mul.pcpi_insn[1]
1 1
.names $false mul.pcpi_insn[2]
1 1
.names $false mul.pcpi_insn[3]
1 1
.names $true mul.pcpi_insn[4]
1 1
.names $true mul.pcpi_insn[5]
1 1
.names $false mul.pcpi_insn[6]
1 1
.names $true mul.pcpi_insn[7]
1 1
.names $false mul.pcpi_insn[8]
1 1
.names $true mul.pcpi_insn[9]
1 1
.names $false mul.pcpi_insn[10]
1 1
.names $false mul.pcpi_insn[11]
1 1
.names FETCH_Instr_Mul1_mul_insn_a0[12] mul.pcpi_insn[12]
1 1
.names FETCH_Instr_Mul1_mul_insn_a0[13] mul.pcpi_insn[13]
1 1
.names $false mul.pcpi_insn[14]
1 1
.names $true mul.pcpi_insn[15]
1 1
.names $false mul.pcpi_insn[16]
1 1
.names $true mul.pcpi_insn[17]
1 1
.names $false mul.pcpi_insn[18]
1 1
.names $false mul.pcpi_insn[19]
1 1
.names $false mul.pcpi_insn[20]
1 1
.names $true mul.pcpi_insn[21]
1 1
.names $true mul.pcpi_insn[22]
1 1
.names $false mul.pcpi_insn[23]
1 1
.names $false mul.pcpi_insn[24]
1 1
.names $true mul.pcpi_insn[25]
1 1
.names $false mul.pcpi_insn[26]
1 1
.names $false mul.pcpi_insn[27]
1 1
.names $false mul.pcpi_insn[28]
1 1
.names $false mul.pcpi_insn[29]
1 1
.names $false mul.pcpi_insn[30]
1 1
.names $false mul.pcpi_insn[31]
1 1
.names FETCH_Instr_mulblk_valid_a0 mul.pcpi_insn_valid
1 1
.names FETCH_Instr_readym_a0 mul.pcpi_ready
1 1
.names $undef mul.pcpi_rs1[0]
1 1
.names $undef mul.pcpi_rs1[1]
1 1
.names $undef mul.pcpi_rs1[2]
1 1
.names $undef mul.pcpi_rs1[3]
1 1
.names $undef mul.pcpi_rs1[4]
1 1
.names $undef mul.pcpi_rs1[5]
1 1
.names $undef mul.pcpi_rs1[6]
1 1
.names $undef mul.pcpi_rs1[7]
1 1
.names $undef mul.pcpi_rs1[8]
1 1
.names $undef mul.pcpi_rs1[9]
1 1
.names $undef mul.pcpi_rs1[10]
1 1
.names $undef mul.pcpi_rs1[11]
1 1
.names $undef mul.pcpi_rs1[12]
1 1
.names $undef mul.pcpi_rs1[13]
1 1
.names $undef mul.pcpi_rs1[14]
1 1
.names $undef mul.pcpi_rs1[15]
1 1
.names $undef mul.pcpi_rs1[16]
1 1
.names $undef mul.pcpi_rs1[17]
1 1
.names $undef mul.pcpi_rs1[18]
1 1
.names $undef mul.pcpi_rs1[19]
1 1
.names $undef mul.pcpi_rs1[20]
1 1
.names $undef mul.pcpi_rs1[21]
1 1
.names $undef mul.pcpi_rs1[22]
1 1
.names $undef mul.pcpi_rs1[23]
1 1
.names $undef mul.pcpi_rs1[24]
1 1
.names $undef mul.pcpi_rs1[25]
1 1
.names $undef mul.pcpi_rs1[26]
1 1
.names $undef mul.pcpi_rs2[0]
1 1
.names $undef mul.pcpi_rs2[1]
1 1
.names $undef mul.pcpi_rs2[2]
1 1
.names $undef mul.pcpi_rs2[3]
1 1
.names $undef mul.pcpi_rs2[4]
1 1
.names $undef mul.pcpi_rs2[5]
1 1
.names $undef mul.pcpi_rs2[6]
1 1
.names $undef mul.pcpi_rs2[7]
1 1
.names $undef mul.pcpi_rs2[8]
1 1
.names $undef mul.pcpi_rs2[9]
1 1
.names $undef mul.pcpi_rs2[10]
1 1
.names $undef mul.pcpi_rs2[11]
1 1
.names $undef mul.pcpi_rs2[12]
1 1
.names $undef mul.pcpi_rs2[13]
1 1
.names $undef mul.pcpi_rs2[14]
1 1
.names $undef mul.pcpi_rs2[15]
1 1
.names $undef mul.pcpi_rs2[16]
1 1
.names $undef mul.pcpi_rs2[17]
1 1
.names $undef mul.pcpi_rs2[18]
1 1
.names $undef mul.pcpi_rs2[19]
1 1
.names $undef mul.pcpi_rs2[20]
1 1
.names $undef mul.pcpi_rs2[21]
1 1
.names $undef mul.pcpi_rs2[22]
1 1
.names $undef mul.pcpi_rs2[23]
1 1
.names $undef mul.pcpi_rs2[24]
1 1
.names $undef mul.pcpi_rs2[25]
1 1
.names $undef mul.pcpi_rs2[26]
1 1
.names FETCH_Instr_mulblk_valid_a0 mul.pcpi_valid
1 1
.names $false mul.pcpi_wait
1 1
.names FETCH_Instr_readym_a0 mul.pcpi_wr
1 1
.names reset pseudo_rand.DEFAULT_reset_a0
1 1
.names $false pseudo_rand.SEED[0]
1 1
.names $true pseudo_rand.SEED[1]
1 1
.names $false pseudo_rand.SEED[2]
1 1
.names $true pseudo_rand.SEED[3]
1 1
.names $false pseudo_rand.SEED[4]
1 1
.names $false pseudo_rand.SEED[5]
1 1
.names $true pseudo_rand.SEED[6]
1 1
.names $false pseudo_rand.SEED[7]
1 1
.names $false pseudo_rand.SEED[8]
1 1
.names $false pseudo_rand.SEED[9]
1 1
.names $false pseudo_rand.SEED[10]
1 1
.names $true pseudo_rand.SEED[11]
1 1
.names $false pseudo_rand.SEED[12]
1 1
.names $true pseudo_rand.SEED[13]
1 1
.names $true pseudo_rand.SEED[14]
1 1
.names $false pseudo_rand.SEED[15]
1 1
.names $false pseudo_rand.SEED[16]
1 1
.names $false pseudo_rand.SEED[17]
1 1
.names $true pseudo_rand.SEED[18]
1 1
.names $false pseudo_rand.SEED[19]
1 1
.names $false pseudo_rand.SEED[20]
1 1
.names $true pseudo_rand.SEED[21]
1 1
.names $true pseudo_rand.SEED[22]
1 1
.names $true pseudo_rand.SEED[23]
1 1
.names $false pseudo_rand.SEED[24]
1 1
.names $false pseudo_rand.SEED[25]
1 1
.names $true pseudo_rand.SEED[26]
1 1
.names $false pseudo_rand.SEED[27]
1 1
.names $false pseudo_rand.SEED[28]
1 1
.names $false pseudo_rand.SEED[29]
1 1
.names $false pseudo_rand.SEED[30]
1 1
.names $false pseudo_rand.SEED[31]
1 1
.names $false pseudo_rand.SEED[32]
1 1
.names $false pseudo_rand.SEED[33]
1 1
.names $true pseudo_rand.SEED[34]
1 1
.names $false pseudo_rand.SEED[35]
1 1
.names $false pseudo_rand.SEED[36]
1 1
.names $true pseudo_rand.SEED[37]
1 1
.names $true pseudo_rand.SEED[38]
1 1
.names $false pseudo_rand.SEED[39]
1 1
.names $false pseudo_rand.SEED[40]
1 1
.names $false pseudo_rand.SEED[41]
1 1
.names $false pseudo_rand.SEED[42]
1 1
.names $true pseudo_rand.SEED[43]
1 1
.names $true pseudo_rand.SEED[44]
1 1
.names $true pseudo_rand.SEED[45]
1 1
.names $true pseudo_rand.SEED[46]
1 1
.names $true pseudo_rand.SEED[47]
1 1
.names $true pseudo_rand.SEED[48]
1 1
.names $false pseudo_rand.SEED[49]
1 1
.names $true pseudo_rand.SEED[50]
1 1
.names $false pseudo_rand.SEED[51]
1 1
.names $false pseudo_rand.SEED[52]
1 1
.names $false pseudo_rand.SEED[53]
1 1
.names $true pseudo_rand.SEED[54]
1 1
.names $false pseudo_rand.SEED[55]
1 1
.names $false pseudo_rand.SEED[56]
1 1
.names $false pseudo_rand.SEED[57]
1 1
.names $true pseudo_rand.SEED[58]
1 1
.names $true pseudo_rand.SEED[59]
1 1
.names $false pseudo_rand.SEED[60]
1 1
.names $false pseudo_rand.SEED[61]
1 1
.names $false pseudo_rand.SEED[62]
1 1
.names $false pseudo_rand.SEED[63]
1 1
.names $false pseudo_rand.SEED[64]
1 1
.names $false pseudo_rand.SEED[65]
1 1
.names $true pseudo_rand.SEED[66]
1 1
.names $false pseudo_rand.SEED[67]
1 1
.names $true pseudo_rand.SEED[68]
1 1
.names $false pseudo_rand.SEED[69]
1 1
.names $true pseudo_rand.SEED[70]
1 1
.names $false pseudo_rand.SEED[71]
1 1
.names $false pseudo_rand.SEED[72]
1 1
.names $true pseudo_rand.SEED[73]
1 1
.names $true pseudo_rand.SEED[74]
1 1
.names $false pseudo_rand.SEED[75]
1 1
.names $false pseudo_rand.SEED[76]
1 1
.names $false pseudo_rand.SEED[77]
1 1
.names $true pseudo_rand.SEED[78]
1 1
.names $false pseudo_rand.SEED[79]
1 1
.names $true pseudo_rand.SEED[80]
1 1
.names $true pseudo_rand.SEED[81]
1 1
.names $true pseudo_rand.SEED[82]
1 1
.names $false pseudo_rand.SEED[83]
1 1
.names $false pseudo_rand.SEED[84]
1 1
.names $false pseudo_rand.SEED[85]
1 1
.names $false pseudo_rand.SEED[86]
1 1
.names $true pseudo_rand.SEED[87]
1 1
.names $false pseudo_rand.SEED[88]
1 1
.names $true pseudo_rand.SEED[89]
1 1
.names $true pseudo_rand.SEED[90]
1 1
.names $false pseudo_rand.SEED[91]
1 1
.names $true pseudo_rand.SEED[92]
1 1
.names $true pseudo_rand.SEED[93]
1 1
.names $true pseudo_rand.SEED[94]
1 1
.names $false pseudo_rand.SEED[95]
1 1
.names $false pseudo_rand.SEED[96]
1 1
.names $true pseudo_rand.SEED[97]
1 1
.names $true pseudo_rand.SEED[98]
1 1
.names $false pseudo_rand.SEED[99]
1 1
.names $false pseudo_rand.SEED[100]
1 1
.names $false pseudo_rand.SEED[101]
1 1
.names $true pseudo_rand.SEED[102]
1 1
.names $false pseudo_rand.SEED[103]
1 1
.names $true pseudo_rand.SEED[104]
1 1
.names $true pseudo_rand.SEED[105]
1 1
.names $false pseudo_rand.SEED[106]
1 1
.names $true pseudo_rand.SEED[107]
1 1
.names $false pseudo_rand.SEED[108]
1 1
.names $false pseudo_rand.SEED[109]
1 1
.names $false pseudo_rand.SEED[110]
1 1
.names $true pseudo_rand.SEED[111]
1 1
.names $false pseudo_rand.SEED[112]
1 1
.names $false pseudo_rand.SEED[113]
1 1
.names $true pseudo_rand.SEED[114]
1 1
.names $false pseudo_rand.SEED[115]
1 1
.names $false pseudo_rand.SEED[116]
1 1
.names $false pseudo_rand.SEED[117]
1 1
.names $false pseudo_rand.SEED[118]
1 1
.names $false pseudo_rand.SEED[119]
1 1
.names $true pseudo_rand.SEED[120]
1 1
.names $true pseudo_rand.SEED[121]
1 1
.names $false pseudo_rand.SEED[122]
1 1
.names $false pseudo_rand.SEED[123]
1 1
.names $true pseudo_rand.SEED[124]
1 1
.names $true pseudo_rand.SEED[125]
1 1
.names $true pseudo_rand.SEED[126]
1 1
.names $true pseudo_rand.SEED[127]
1 1
.names $false pseudo_rand.SEED[128]
1 1
.names $false pseudo_rand.SEED[129]
1 1
.names $false pseudo_rand.SEED[130]
1 1
.names $true pseudo_rand.SEED[131]
1 1
.names $false pseudo_rand.SEED[132]
1 1
.names $false pseudo_rand.SEED[133]
1 1
.names $true pseudo_rand.SEED[134]
1 1
.names $false pseudo_rand.SEED[135]
1 1
.names $false pseudo_rand.SEED[136]
1 1
.names $false pseudo_rand.SEED[137]
1 1
.names $false pseudo_rand.SEED[138]
1 1
.names $true pseudo_rand.SEED[139]
1 1
.names $false pseudo_rand.SEED[140]
1 1
.names $false pseudo_rand.SEED[141]
1 1
.names $true pseudo_rand.SEED[142]
1 1
.names $false pseudo_rand.SEED[143]
1 1
.names $false pseudo_rand.SEED[144]
1 1
.names $false pseudo_rand.SEED[145]
1 1
.names $false pseudo_rand.SEED[146]
1 1
.names $true pseudo_rand.SEED[147]
1 1
.names $true pseudo_rand.SEED[148]
1 1
.names $false pseudo_rand.SEED[149]
1 1
.names $true pseudo_rand.SEED[150]
1 1
.names $true pseudo_rand.SEED[151]
1 1
.names $false pseudo_rand.SEED[152]
1 1
.names $false pseudo_rand.SEED[153]
1 1
.names $true pseudo_rand.SEED[154]
1 1
.names $true pseudo_rand.SEED[155]
1 1
.names $true pseudo_rand.SEED[156]
1 1
.names $false pseudo_rand.SEED[157]
1 1
.names $true pseudo_rand.SEED[158]
1 1
.names $false pseudo_rand.SEED[159]
1 1
.names $false pseudo_rand.SEED[160]
1 1
.names $true pseudo_rand.SEED[161]
1 1
.names $false pseudo_rand.SEED[162]
1 1
.names $false pseudo_rand.SEED[163]
1 1
.names $true pseudo_rand.SEED[164]
1 1
.names $true pseudo_rand.SEED[165]
1 1
.names $false pseudo_rand.SEED[166]
1 1
.names $false pseudo_rand.SEED[167]
1 1
.names $true pseudo_rand.SEED[168]
1 1
.names $false pseudo_rand.SEED[169]
1 1
.names $false pseudo_rand.SEED[170]
1 1
.names $false pseudo_rand.SEED[171]
1 1
.names $false pseudo_rand.SEED[172]
1 1
.names $true pseudo_rand.SEED[173]
1 1
.names $true pseudo_rand.SEED[174]
1 1
.names $true pseudo_rand.SEED[175]
1 1
.names $false pseudo_rand.SEED[176]
1 1
.names $false pseudo_rand.SEED[177]
1 1
.names $true pseudo_rand.SEED[178]
1 1
.names $false pseudo_rand.SEED[179]
1 1
.names $false pseudo_rand.SEED[180]
1 1
.names $false pseudo_rand.SEED[181]
1 1
.names $false pseudo_rand.SEED[182]
1 1
.names $true pseudo_rand.SEED[183]
1 1
.names $false pseudo_rand.SEED[184]
1 1
.names $true pseudo_rand.SEED[185]
1 1
.names $true pseudo_rand.SEED[186]
1 1
.names $false pseudo_rand.SEED[187]
1 1
.names $false pseudo_rand.SEED[188]
1 1
.names $true pseudo_rand.SEED[189]
1 1
.names $true pseudo_rand.SEED[190]
1 1
.names $false pseudo_rand.SEED[191]
1 1
.names $true pseudo_rand.SEED[192]
1 1
.names $false pseudo_rand.SEED[193]
1 1
.names $false pseudo_rand.SEED[194]
1 1
.names $false pseudo_rand.SEED[195]
1 1
.names $true pseudo_rand.SEED[196]
1 1
.names $true pseudo_rand.SEED[197]
1 1
.names $false pseudo_rand.SEED[198]
1 1
.names $false pseudo_rand.SEED[199]
1 1
.names $false pseudo_rand.SEED[200]
1 1
.names $false pseudo_rand.SEED[201]
1 1
.names $true pseudo_rand.SEED[202]
1 1
.names $false pseudo_rand.SEED[203]
1 1
.names $true pseudo_rand.SEED[204]
1 1
.names $false pseudo_rand.SEED[205]
1 1
.names $true pseudo_rand.SEED[206]
1 1
.names $false pseudo_rand.SEED[207]
1 1
.names $true pseudo_rand.SEED[208]
1 1
.names $false pseudo_rand.SEED[209]
1 1
.names $true pseudo_rand.SEED[210]
1 1
.names $true pseudo_rand.SEED[211]
1 1
.names $true pseudo_rand.SEED[212]
1 1
.names $true pseudo_rand.SEED[213]
1 1
.names $false pseudo_rand.SEED[214]
1 1
.names $false pseudo_rand.SEED[215]
1 1
.names $true pseudo_rand.SEED[216]
1 1
.names $false pseudo_rand.SEED[217]
1 1
.names $false pseudo_rand.SEED[218]
1 1
.names $false pseudo_rand.SEED[219]
1 1
.names $true pseudo_rand.SEED[220]
1 1
.names $true pseudo_rand.SEED[221]
1 1
.names $true pseudo_rand.SEED[222]
1 1
.names $false pseudo_rand.SEED[223]
1 1
.names $false pseudo_rand.SEED[224]
1 1
.names $false pseudo_rand.SEED[225]
1 1
.names $false pseudo_rand.SEED[226]
1 1
.names $true pseudo_rand.SEED[227]
1 1
.names $false pseudo_rand.SEED[228]
1 1
.names $true pseudo_rand.SEED[229]
1 1
.names $true pseudo_rand.SEED[230]
1 1
.names $false pseudo_rand.SEED[231]
1 1
.names $true pseudo_rand.SEED[232]
1 1
.names $false pseudo_rand.SEED[233]
1 1
.names $false pseudo_rand.SEED[234]
1 1
.names $false pseudo_rand.SEED[235]
1 1
.names $false pseudo_rand.SEED[236]
1 1
.names $true pseudo_rand.SEED[237]
1 1
.names $true pseudo_rand.SEED[238]
1 1
.names $true pseudo_rand.SEED[239]
1 1
.names $true pseudo_rand.SEED[240]
1 1
.names $true pseudo_rand.SEED[241]
1 1
.names $false pseudo_rand.SEED[242]
1 1
.names $false pseudo_rand.SEED[243]
1 1
.names $false pseudo_rand.SEED[244]
1 1
.names $true pseudo_rand.SEED[245]
1 1
.names $true pseudo_rand.SEED[246]
1 1
.names $false pseudo_rand.SEED[247]
1 1
.names $true pseudo_rand.SEED[248]
1 1
.names $false pseudo_rand.SEED[249]
1 1
.names $false pseudo_rand.SEED[250]
1 1
.names $false pseudo_rand.SEED[251]
1 1
.names $true pseudo_rand.SEED[252]
1 1
.names $true pseudo_rand.SEED[253]
1 1
.names $true pseudo_rand.SEED[254]
1 1
.names $false pseudo_rand.SEED[255]
1 1
.names $false pseudo_rand.SEED[256]
1 1
.names clk pseudo_rand.clk
1 1
.names reset pseudo_rand.reset
1 1
.end
