
---------- Begin Simulation Statistics ----------
sim_seconds                                  1.661375                       # Number of seconds simulated
sim_ticks                                1661374915500                       # Number of ticks simulated
final_tick                               1661374915500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 872995                       # Simulator instruction rate (inst/s)
host_op_rate                                  1530035                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             2900743650                       # Simulator tick rate (ticks/s)
host_mem_usage                                 825116                       # Number of bytes of host memory used
host_seconds                                   572.74                       # Real time elapsed on the host
sim_insts                                   500000001                       # Number of instructions simulated
sim_ops                                     876313789                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu.inst           43456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data       448365632                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          448409088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        43456                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         43456                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     75901952                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        75901952                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst              679                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data          7005713                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             7006392                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks       1185968                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1185968                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst              26157                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data          269876250                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             269902407                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst         26157                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            26157                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        45686227                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             45686227                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        45686227                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst             26157                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data         269876250                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            315588634                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                     7006392                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1185968                       # Number of write requests accepted
system.mem_ctrls.readBursts                   7006392                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1185968                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM              447802752                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  606336                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                75899648                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               448409088                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             75901952                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                   9474                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     9                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs      5811512                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            451533                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            435861                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            432451                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            443196                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            424521                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            425759                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            429584                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            423965                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            431866                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            429018                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           436092                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           438090                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           446119                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           451779                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           448590                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           448494                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             76395                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             76157                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             75688                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             77177                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             73185                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             70298                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             72794                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             70637                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             71466                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             70466                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            70903                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            74645                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            76732                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            76667                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            76328                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            76394                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  1661358119500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               7006392                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1185968                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 6996918                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  24329                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  25959                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  70407                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  70961                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  70915                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  70911                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  70906                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  70911                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  70930                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  70918                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  70952                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  70955                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  71441                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  71676                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  71007                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  70958                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  70897                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  70896                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      6096215                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     85.906157                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    72.263912                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   107.316538                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      5445804     89.33%     89.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       471434      7.73%     97.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        55131      0.90%     97.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        24772      0.41%     98.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        18395      0.30%     98.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        13854      0.23%     98.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        12417      0.20%     99.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         8631      0.14%     99.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        45777      0.75%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      6096215                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        70896                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      98.691661                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     51.676104                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    153.064303                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511         68558     96.70%     96.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023         2248      3.17%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1535           87      0.12%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-2047            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-8703            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         70896                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        70896                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.727770                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.699849                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.978764                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            44925     63.37%     63.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1630      2.30%     65.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            23081     32.56%     98.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1238      1.75%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               20      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         70896                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                 159263868000                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat            290456080500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                34984590000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     22762.00                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                41512.00                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       269.54                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        45.68                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    269.90                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     45.69                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.46                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.11                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.36                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.86                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                  1485440                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  601195                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 21.23                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                50.69                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     202793.59                       # Average gap between requests
system.mem_ctrls.pageHitRate                    25.50                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy              22823209080                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy              12453139875                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy             27041586000                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy             3838304880                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         108512464320                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy         866536733880                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy         236700846750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy           1277906284785                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            769.189186                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE 388457405000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF   55476720000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT  1217433870000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy              23264176320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy              12693747000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy             27534374400                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy             3846534480                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         108512464320                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy         869581777905                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy         234029755500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy           1279462829925                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            770.126091                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE 383649012000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF   55476720000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT  1222242263000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu.branchPred.lookups                97900997                       # Number of BP lookups
system.cpu.branchPred.condPredicted          97900997                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect           9488424                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             52340587                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                50171290                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             95.855421                       # BTB Hit Percentage
system.cpu.branchPred.BTBMissPct             4.144579                       # BTB Miss Percentage
system.cpu.branchPred.usedRAS                 5512041                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect              32525                       # Number of incorrect RAS predictions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.workload.num_syscalls                  168                       # Number of system calls
system.cpu.numCycles                       3322749831                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                   500000001                       # Number of instructions committed
system.cpu.committedOps                     876313789                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses             872966647                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                2882303                       # Number of float alu accesses
system.cpu.num_func_calls                    11025253                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts     75981008                       # number of instructions that are conditional controls
system.cpu.num_int_insts                    872966647                       # number of integer instructions
system.cpu.num_fp_insts                       2882303                       # number of float instructions
system.cpu.num_int_register_reads          1835046753                       # number of times the integer registers were read
system.cpu.num_int_register_writes          703076391                       # number of times the integer registers were written
system.cpu.num_fp_register_reads              4386189                       # number of times the floating registers were read
system.cpu.num_fp_register_writes             2464451                       # number of times the floating registers were written
system.cpu.num_cc_register_reads            441654707                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           253505554                       # number of times the CC registers were written
system.cpu.num_mem_refs                     293763517                       # number of memory refs
system.cpu.num_load_insts                   221284970                       # Number of load instructions
system.cpu.num_store_insts                   72478547                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.BranchMispredPercent              9.691856                       # Number of branch mispredictions percentage
system.cpu.num_busy_cycles                 3322749831                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                          97900997                       # Number of branches fetched
system.cpu.predictedBranches                 55683331                       # Number of branches predicted as taken
system.cpu.BranchMispred                      9488424                       # Number of branch mispredictions
system.cpu.op_class::No_OpClass                939430      0.11%      0.11% # Class of executed instruction
system.cpu.op_class::IntAlu                 578420295     66.01%     66.11% # Class of executed instruction
system.cpu.op_class::IntMult                   907073      0.10%     66.22% # Class of executed instruction
system.cpu.op_class::IntDiv                        42      0.00%     66.22% # Class of executed instruction
system.cpu.op_class::FloatAdd                 2283432      0.26%     66.48% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::MemRead                221284970     25.25%     91.73% # Class of executed instruction
system.cpu.op_class::MemWrite                72478547      8.27%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                  876313789                       # Class of executed instruction
system.cpu.dcache.tags.replacements          10216140                       # number of replacements
system.cpu.dcache.tags.tagsinuse          2047.323810                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           283559458                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          10218188                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             27.750464                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle        1262801500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  2047.323810                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999670                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999670                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         2048                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          606                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2         1237                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          202                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         597773480                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        597773480                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data    211420396                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       211420396                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     72139062                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       72139062                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data     283559458                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        283559458                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    283559458                       # number of overall hits
system.cpu.dcache.overall_hits::total       283559458                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data      9878702                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       9878702                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data       339486                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       339486                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data     10218188                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       10218188                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data     10218188                       # number of overall misses
system.cpu.dcache.overall_misses::total      10218188                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data 680524883000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 680524883000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data  19926245000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  19926245000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 700451128000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 700451128000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 700451128000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 700451128000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data    221299098                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    221299098                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     72478548                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     72478548                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    293777646                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    293777646                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    293777646                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    293777646                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.044640                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.044640                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.004684                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004684                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.034782                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.034782                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.034782                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.034782                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 68888.087018                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 68888.087018                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 58695.336479                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 58695.336479                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 68549.446144                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 68549.446144                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 68549.446144                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 68549.446144                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks      1967865                       # number of writebacks
system.cpu.dcache.writebacks::total           1967865                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data      9878702                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      9878702                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data       339486                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       339486                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data     10218188                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     10218188                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data     10218188                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     10218188                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 670646181000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 670646181000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data  19586759000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  19586759000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 690232940000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 690232940000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 690232940000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 690232940000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.044640                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.044640                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.004684                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.004684                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.034782                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.034782                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.034782                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.034782                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 67888.087018                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 67888.087018                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 57695.336479                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 57695.336479                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 67549.446144                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 67549.446144                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 67549.446144                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 67549.446144                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements                23                       # number of replacements
system.cpu.icache.tags.tagsinuse           621.006583                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           677317252                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               680                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          996054.782353                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   621.006583                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.303226                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.303226                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          657                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          657                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.320801                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        1354636544                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       1354636544                       # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst    677317252                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       677317252                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst     677317252                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        677317252                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst    677317252                       # number of overall hits
system.cpu.icache.overall_hits::total       677317252                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          680                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           680                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          680                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            680                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          680                       # number of overall misses
system.cpu.icache.overall_misses::total           680                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     54145000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     54145000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     54145000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     54145000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     54145000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     54145000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst    677317932                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    677317932                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst    677317932                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    677317932                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst    677317932                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    677317932                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000001                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000001                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst        79625                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total        79625                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst        79625                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total        79625                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst        79625                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total        79625                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.writebacks::writebacks           23                       # number of writebacks
system.cpu.icache.writebacks::total                23                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          680                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          680                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          680                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          680                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          680                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          680                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     53465000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     53465000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     53465000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     53465000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     53465000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     53465000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst        78625                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total        78625                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst        78625                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total        78625                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst        78625                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total        78625                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.l2.tags.replacements                   7045447                       # number of replacements
system.l2.tags.tagsinuse                  8003.344098                       # Cycle average of tags in use
system.l2.tags.total_refs                    12941990                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   7053610                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.834804                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              330475231000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     1275.045855                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst          1.439475                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       6726.858768                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.155645                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.000176                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.821150                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.976971                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8163                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          428                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3618                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         3596                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          521                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.996460                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  89133216                       # Number of tag accesses
system.l2.tags.data_accesses                 89133216                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks      1967865                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1967865                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks           23                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               23                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data             117217                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                117217                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst               1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  1                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data        3095258                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           3095258                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                     1                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data               3212475                       # number of demand (read+write) hits
system.l2.demand_hits::total                  3212476                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                    1                       # number of overall hits
system.l2.overall_hits::cpu.data              3212475                       # number of overall hits
system.l2.overall_hits::total                 3212476                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data           222269                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              222269                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst           679                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              679                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data      6783444                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         6783444                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                 679                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data             7005713                       # number of demand (read+write) misses
system.l2.demand_misses::total                7006392                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                679                       # number of overall misses
system.l2.overall_misses::cpu.data            7005713                       # number of overall misses
system.l2.overall_misses::total               7006392                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data  17846751000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   17846751000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst     52431500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     52431500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data 623327919000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 623327919000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst      52431500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data  641174670000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     641227101500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     52431500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data 641174670000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    641227101500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks      1967865                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1967865                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks           23                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           23                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data         339486                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            339486                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst          680                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            680                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data      9878702                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       9878702                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               680                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data          10218188                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             10218868                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              680                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data         10218188                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            10218868                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.654722                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.654722                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.998529                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.998529                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.686674                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.686674                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.998529                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.685612                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.685633                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.998529                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.685612                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.685633                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 80293.477723                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 80293.477723                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 77218.703976                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 77218.703976                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 91889.594578                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 91889.594578                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 77218.703976                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 91521.686658                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 91520.300534                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 77218.703976                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 91521.686658                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 91520.300534                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks              1185968                       # number of writebacks
system.l2.writebacks::total                   1185968                       # number of writebacks
system.l2.CleanEvict_mshr_misses::writebacks        99887                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         99887                       # number of CleanEvict MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data       222269                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         222269                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst          679                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          679                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data      6783444                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      6783444                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            679                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data        7005713                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           7006392                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           679                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data       7005713                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          7006392                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data  15624061000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  15624061000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst     45641500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     45641500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data 555493479000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 555493479000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     45641500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data 571117540000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 571163181500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     45641500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data 571117540000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 571163181500                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.654722                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.654722                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.998529                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.998529                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.686674                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.686674                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.998529                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.685612                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.685633                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.998529                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.685612                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.685633                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 70293.477723                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 70293.477723                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 67218.703976                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 67218.703976                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 81889.594578                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 81889.594578                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 67218.703976                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 81521.686658                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 81520.300534                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 67218.703976                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 81521.686658                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 81520.300534                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadResp            6784123                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1185968                       # Transaction distribution
system.membus.trans_dist::CleanEvict          5811512                       # Transaction distribution
system.membus.trans_dist::ReadExReq            222269                       # Transaction distribution
system.membus.trans_dist::ReadExResp           222269                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       6784123                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     21010264                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     21010264                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               21010264                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    524311040                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    524311040                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               524311040                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples          14003872                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                14003872    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            14003872                       # Request fanout histogram
system.membus.reqLayer2.occupancy         18754808000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy        39067016500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.4                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests     20435031                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests     10216163                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops         147854                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops       147854                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadResp           9879382                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      3153833                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           23                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        14107753                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           339486                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          339486                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           680                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      9878702                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1383                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     30652515                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              30653898                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        44992                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    779907392                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              779952384                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         7045447                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples         17264315                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.008564                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.092146                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               17116460     99.14%     99.14% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 147855      0.86%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           17264315                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        12185403500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1020000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       15327282000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.9                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
