{
  "module_name": "rvu_reg.h",
  "hash_id": "4ce7a7dec619a301ff6ff5cbf9755226cf902e3dc92a7232ff0a0b109de54083",
  "original_prompt": "Ingested from linux-6.6.14/drivers/net/ethernet/marvell/octeontx2/af/rvu_reg.h",
  "human_readable_source": " \n \n\n#ifndef RVU_REG_H\n#define RVU_REG_H\n\n \n#define RVU_AF_MSIXTR_BASE                  (0x10)\n#define RVU_AF_ECO                          (0x20)\n#define RVU_AF_BLK_RST                      (0x30)\n#define RVU_AF_PF_BAR4_ADDR                 (0x40)\n#define RVU_AF_RAS                          (0x100)\n#define RVU_AF_RAS_W1S                      (0x108)\n#define RVU_AF_RAS_ENA_W1S                  (0x110)\n#define RVU_AF_RAS_ENA_W1C                  (0x118)\n#define RVU_AF_GEN_INT                      (0x120)\n#define RVU_AF_GEN_INT_W1S                  (0x128)\n#define RVU_AF_GEN_INT_ENA_W1S              (0x130)\n#define RVU_AF_GEN_INT_ENA_W1C              (0x138)\n#define\tRVU_AF_AFPF_MBOX0\t\t    (0x02000)\n#define\tRVU_AF_AFPF_MBOX1\t\t    (0x02008)\n#define RVU_AF_AFPFX_MBOXX(a, b)            (0x2000 | (a) << 4 | (b) << 3)\n#define RVU_AF_PFME_STATUS                  (0x2800)\n#define RVU_AF_PFTRPEND                     (0x2810)\n#define RVU_AF_PFTRPEND_W1S                 (0x2820)\n#define RVU_AF_PF_RST                       (0x2840)\n#define RVU_AF_HWVF_RST                     (0x2850)\n#define RVU_AF_PFAF_MBOX_INT                (0x2880)\n#define RVU_AF_PFAF_MBOX_INT_W1S            (0x2888)\n#define RVU_AF_PFAF_MBOX_INT_ENA_W1S        (0x2890)\n#define RVU_AF_PFAF_MBOX_INT_ENA_W1C        (0x2898)\n#define RVU_AF_PFFLR_INT                    (0x28a0)\n#define RVU_AF_PFFLR_INT_W1S                (0x28a8)\n#define RVU_AF_PFFLR_INT_ENA_W1S            (0x28b0)\n#define RVU_AF_PFFLR_INT_ENA_W1C            (0x28b8)\n#define RVU_AF_PFME_INT                     (0x28c0)\n#define RVU_AF_PFME_INT_W1S                 (0x28c8)\n#define RVU_AF_PFME_INT_ENA_W1S             (0x28d0)\n#define RVU_AF_PFME_INT_ENA_W1C             (0x28d8)\n#define RVU_AF_PFX_BAR4_ADDR(a)             (0x5000 | (a) << 4)\n#define RVU_AF_PFX_BAR4_CFG                 (0x5200 | (a) << 4)\n#define RVU_AF_PFX_VF_BAR4_ADDR             (0x5400 | (a) << 4)\n#define RVU_AF_PFX_VF_BAR4_CFG              (0x5600 | (a) << 4)\n#define RVU_AF_PFX_LMTLINE_ADDR             (0x5800 | (a) << 4)\n#define RVU_AF_SMMU_ADDR_REQ\t\t    (0x6000)\n#define RVU_AF_SMMU_TXN_REQ\t\t    (0x6008)\n#define RVU_AF_SMMU_ADDR_RSP_STS\t    (0x6010)\n#define RVU_AF_SMMU_ADDR_TLN\t\t    (0x6018)\n#define RVU_AF_SMMU_TLN_FLIT0\t\t    (0x6020)\n\n \n#define RVU_PRIV_CONST                      (0x8000000)\n#define RVU_PRIV_GEN_CFG                    (0x8000010)\n#define RVU_PRIV_CLK_CFG                    (0x8000020)\n#define RVU_PRIV_ACTIVE_PC                  (0x8000030)\n#define RVU_PRIV_PFX_CFG(a)                 (0x8000100 | (a) << 16)\n#define RVU_PRIV_PFX_MSIX_CFG(a)            (0x8000110 | (a) << 16)\n#define RVU_PRIV_PFX_ID_CFG(a)              (0x8000120 | (a) << 16)\n#define RVU_PRIV_PFX_INT_CFG(a)             (0x8000200 | (a) << 16)\n#define RVU_PRIV_PFX_NIXX_CFG(a)            (0x8000300 | (a) << 3)\n#define RVU_PRIV_PFX_NPA_CFG\t\t    (0x8000310)\n#define RVU_PRIV_PFX_SSO_CFG                (0x8000320)\n#define RVU_PRIV_PFX_SSOW_CFG               (0x8000330)\n#define RVU_PRIV_PFX_TIM_CFG                (0x8000340)\n#define RVU_PRIV_PFX_CPTX_CFG(a)            (0x8000350 | (a) << 3)\n#define RVU_PRIV_BLOCK_TYPEX_REV(a)         (0x8000400 | (a) << 3)\n#define RVU_PRIV_HWVFX_INT_CFG(a)           (0x8001280 | (a) << 16)\n#define RVU_PRIV_HWVFX_NIXX_CFG(a)          (0x8001300 | (a) << 3)\n#define RVU_PRIV_HWVFX_NPA_CFG              (0x8001310)\n#define RVU_PRIV_HWVFX_SSO_CFG              (0x8001320)\n#define RVU_PRIV_HWVFX_SSOW_CFG             (0x8001330)\n#define RVU_PRIV_HWVFX_TIM_CFG              (0x8001340)\n#define RVU_PRIV_HWVFX_CPTX_CFG(a)          (0x8001350 | (a) << 3)\n\n \n#define\tRVU_PF_VFX_PFVF_MBOX0\t\t    (0x00000)\n#define\tRVU_PF_VFX_PFVF_MBOX1\t\t    (0x00008)\n#define RVU_PF_VFX_PFVF_MBOXX(a, b)         (0x0 | (a) << 12 | (b) << 3)\n#define RVU_PF_VF_BAR4_ADDR                 (0x10)\n#define RVU_PF_BLOCK_ADDRX_DISC(a)          (0x200 | (a) << 3)\n#define RVU_PF_VFME_STATUSX(a)              (0x800 | (a) << 3)\n#define RVU_PF_VFTRPENDX(a)                 (0x820 | (a) << 3)\n#define RVU_PF_VFTRPEND_W1SX(a)             (0x840 | (a) << 3)\n#define RVU_PF_VFPF_MBOX_INTX(a)            (0x880 | (a) << 3)\n#define RVU_PF_VFPF_MBOX_INT_W1SX(a)        (0x8A0 | (a) << 3)\n#define RVU_PF_VFPF_MBOX_INT_ENA_W1SX(a)    (0x8C0 | (a) << 3)\n#define RVU_PF_VFPF_MBOX_INT_ENA_W1CX(a)    (0x8E0 | (a) << 3)\n#define RVU_PF_VFFLR_INTX(a)                (0x900 | (a) << 3)\n#define RVU_PF_VFFLR_INT_W1SX(a)            (0x920 | (a) << 3)\n#define RVU_PF_VFFLR_INT_ENA_W1SX(a)        (0x940 | (a) << 3)\n#define RVU_PF_VFFLR_INT_ENA_W1CX(a)        (0x960 | (a) << 3)\n#define RVU_PF_VFME_INTX(a)                 (0x980 | (a) << 3)\n#define RVU_PF_VFME_INT_W1SX(a)             (0x9A0 | (a) << 3)\n#define RVU_PF_VFME_INT_ENA_W1SX(a)         (0x9C0 | (a) << 3)\n#define RVU_PF_VFME_INT_ENA_W1CX(a)         (0x9E0 | (a) << 3)\n#define RVU_PF_PFAF_MBOX0                   (0xC00)\n#define RVU_PF_PFAF_MBOX1                   (0xC08)\n#define RVU_PF_PFAF_MBOXX(a)                (0xC00 | (a) << 3)\n#define RVU_PF_INT                          (0xc20)\n#define RVU_PF_INT_W1S                      (0xc28)\n#define RVU_PF_INT_ENA_W1S                  (0xc30)\n#define RVU_PF_INT_ENA_W1C                  (0xc38)\n#define RVU_PF_MSIX_VECX_ADDR(a)            (0x000 | (a) << 4)\n#define RVU_PF_MSIX_VECX_CTL(a)             (0x008 | (a) << 4)\n#define RVU_PF_MSIX_PBAX(a)                 (0xF0000 | (a) << 3)\n#define RVU_PF_VF_MBOX_ADDR                 (0xC40)\n#define RVU_PF_LMTLINE_ADDR                 (0xC48)\n\n \n#define\tRVU_VF_VFPF_MBOX0\t\t    (0x00000)\n#define\tRVU_VF_VFPF_MBOX1\t\t    (0x00008)\n\n \n#define NPA_AF_BLK_RST                  (0x0000)\n#define NPA_AF_CONST                    (0x0010)\n#define NPA_AF_CONST1                   (0x0018)\n#define NPA_AF_LF_RST                   (0x0020)\n#define NPA_AF_GEN_CFG                  (0x0030)\n#define NPA_AF_NDC_CFG                  (0x0040)\n#define NPA_AF_INP_CTL                  (0x00D0)\n#define NPA_AF_ACTIVE_CYCLES_PC         (0x00F0)\n#define NPA_AF_AVG_DELAY                (0x0100)\n#define NPA_AF_GEN_INT                  (0x0140)\n#define NPA_AF_GEN_INT_W1S              (0x0148)\n#define NPA_AF_GEN_INT_ENA_W1S          (0x0150)\n#define NPA_AF_GEN_INT_ENA_W1C          (0x0158)\n#define NPA_AF_RVU_INT                  (0x0160)\n#define NPA_AF_RVU_INT_W1S              (0x0168)\n#define NPA_AF_RVU_INT_ENA_W1S          (0x0170)\n#define NPA_AF_RVU_INT_ENA_W1C          (0x0178)\n#define NPA_AF_ERR_INT\t\t\t(0x0180)\n#define NPA_AF_ERR_INT_W1S\t\t(0x0188)\n#define NPA_AF_ERR_INT_ENA_W1S\t\t(0x0190)\n#define NPA_AF_ERR_INT_ENA_W1C\t\t(0x0198)\n#define NPA_AF_RAS\t\t\t(0x01A0)\n#define NPA_AF_RAS_W1S\t\t\t(0x01A8)\n#define NPA_AF_RAS_ENA_W1S\t\t(0x01B0)\n#define NPA_AF_RAS_ENA_W1C\t\t(0x01B8)\n#define NPA_AF_BP_TEST                  (0x0200)\n#define NPA_AF_ECO                      (0x0300)\n#define NPA_AF_AQ_CFG                   (0x0600)\n#define NPA_AF_AQ_BASE                  (0x0610)\n#define NPA_AF_AQ_STATUS\t\t(0x0620)\n#define NPA_AF_AQ_DOOR                  (0x0630)\n#define NPA_AF_AQ_DONE_WAIT             (0x0640)\n#define NPA_AF_AQ_DONE                  (0x0650)\n#define NPA_AF_AQ_DONE_ACK              (0x0660)\n#define NPA_AF_AQ_DONE_INT              (0x0680)\n#define NPA_AF_AQ_DONE_INT_W1S          (0x0688)\n#define NPA_AF_AQ_DONE_ENA_W1S          (0x0690)\n#define NPA_AF_AQ_DONE_ENA_W1C          (0x0698)\n#define NPA_AF_BATCH_CTL\t\t(0x06a0)\n#define NPA_AF_LFX_AURAS_CFG(a)         (0x4000 | (a) << 18)\n#define NPA_AF_LFX_LOC_AURAS_BASE(a)    (0x4010 | (a) << 18)\n#define NPA_AF_LFX_QINTS_CFG(a)         (0x4100 | (a) << 18)\n#define NPA_AF_LFX_QINTS_BASE(a)        (0x4110 | (a) << 18)\n#define NPA_PRIV_AF_INT_CFG             (0x10000)\n#define NPA_PRIV_LFX_CFG\t\t(0x10010)\n#define NPA_PRIV_LFX_INT_CFG\t\t(0x10020)\n#define NPA_AF_RVU_LF_CFG_DEBUG         (0x10030)\n\n \n#define NIX_AF_CFG\t\t\t(0x0000)\n#define NIX_AF_STATUS\t\t\t(0x0010)\n#define NIX_AF_NDC_CFG\t\t\t(0x0018)\n#define NIX_AF_CONST\t\t\t(0x0020)\n#define NIX_AF_CONST1\t\t\t(0x0028)\n#define NIX_AF_CONST2\t\t\t(0x0030)\n#define NIX_AF_CONST3\t\t\t(0x0038)\n#define NIX_AF_SQ_CONST\t\t\t(0x0040)\n#define NIX_AF_CQ_CONST\t\t\t(0x0048)\n#define NIX_AF_RQ_CONST\t\t\t(0x0050)\n#define NIX_AF_PL_CONST\t\t\t(0x0058)\n#define NIX_AF_PSE_CONST\t\t(0x0060)\n#define NIX_AF_TL1_CONST\t\t(0x0070)\n#define NIX_AF_TL2_CONST\t\t(0x0078)\n#define NIX_AF_TL3_CONST\t\t(0x0080)\n#define NIX_AF_TL4_CONST\t\t(0x0088)\n#define NIX_AF_MDQ_CONST\t\t(0x0090)\n#define NIX_AF_MC_MIRROR_CONST\t\t(0x0098)\n#define NIX_AF_LSO_CFG\t\t\t(0x00A8)\n#define NIX_AF_BLK_RST\t\t\t(0x00B0)\n#define NIX_AF_TX_TSTMP_CFG\t\t(0x00C0)\n#define NIX_AF_PL_TS\t\t\t(0x00C8)\n#define NIX_AF_RX_CFG\t\t\t(0x00D0)\n#define NIX_AF_AVG_DELAY\t\t(0x00E0)\n#define NIX_AF_CINT_DELAY\t\t(0x00F0)\n#define NIX_AF_VWQE_TIMER\t\t(0x00F8)\n#define NIX_AF_RX_MCAST_BASE\t\t(0x0100)\n#define NIX_AF_RX_MCAST_CFG\t\t(0x0110)\n#define NIX_AF_RX_MCAST_BUF_BASE\t(0x0120)\n#define NIX_AF_RX_MCAST_BUF_CFG\t\t(0x0130)\n#define NIX_AF_RX_MIRROR_BUF_BASE\t(0x0140)\n#define NIX_AF_RX_MIRROR_BUF_CFG\t(0x0148)\n#define NIX_AF_LF_RST\t\t\t(0x0150)\n#define NIX_AF_GEN_INT\t\t\t(0x0160)\n#define NIX_AF_GEN_INT_W1S\t\t(0x0168)\n#define NIX_AF_GEN_INT_ENA_W1S\t\t(0x0170)\n#define NIX_AF_GEN_INT_ENA_W1C\t\t(0x0178)\n#define NIX_AF_ERR_INT\t\t\t(0x0180)\n#define NIX_AF_ERR_INT_W1S\t\t(0x0188)\n#define NIX_AF_ERR_INT_ENA_W1S\t\t(0x0190)\n#define NIX_AF_ERR_INT_ENA_W1C\t\t(0x0198)\n#define NIX_AF_RAS\t\t\t(0x01A0)\n#define NIX_AF_RAS_W1S\t\t\t(0x01A8)\n#define NIX_AF_RAS_ENA_W1S\t\t(0x01B0)\n#define NIX_AF_RAS_ENA_W1C\t\t(0x01B8)\n#define NIX_AF_RVU_INT\t\t\t(0x01C0)\n#define NIX_AF_RVU_INT_W1S\t\t(0x01C8)\n#define NIX_AF_RVU_INT_ENA_W1S\t\t(0x01D0)\n#define NIX_AF_RVU_INT_ENA_W1C\t\t(0x01D8)\n#define NIX_AF_TCP_TIMER\t\t(0x01E0)\n#define NIX_AF_RX_DEF_ET(a)\t\t(0x01F0ull | (uint64_t)(a) << 3)\n#define NIX_AF_RX_DEF_OL2\t\t(0x0200)\n#define NIX_AF_RX_DEF_OIP4\t\t(0x0210)\n#define NIX_AF_RX_DEF_IIP4\t\t(0x0220)\n#define NIX_AF_RX_DEF_VLAN0_PCP_DEI\t(0x0228)\n#define NIX_AF_RX_DEF_OIP6\t\t(0x0230)\n#define NIX_AF_RX_DEF_VLAN1_PCP_DEI\t(0x0238)\n#define NIX_AF_RX_DEF_IIP6\t\t(0x0240)\n#define NIX_AF_RX_DEF_OTCP\t\t(0x0250)\n#define NIX_AF_RX_DEF_ITCP\t\t(0x0260)\n#define NIX_AF_RX_DEF_OUDP\t\t(0x0270)\n#define NIX_AF_RX_DEF_IUDP\t\t(0x0280)\n#define NIX_AF_RX_DEF_OSCTP\t\t(0x0290)\n#define NIX_AF_RX_DEF_CST_APAD0\t\t(0x0298)\n#define NIX_AF_RX_DEF_ISCTP\t\t(0x02A0)\n#define NIX_AF_RX_DEF_IPSECX\t\t(0x02B0)\n#define NIX_AF_RX_DEF_CST_APAD1\t\t(0x02A8)\n#define NIX_AF_RX_DEF_IIP4_DSCP\t\t(0x02E0)\n#define NIX_AF_RX_DEF_OIP4_DSCP\t\t(0x02E8)\n#define NIX_AF_RX_DEF_IIP6_DSCP\t\t(0x02F0)\n#define NIX_AF_RX_DEF_OIP6_DSCP\t\t(0x02F8)\n#define NIX_AF_RX_IPSEC_GEN_CFG\t\t(0x0300)\n#define NIX_AF_RX_CPTX_INST_ADDR\t(0x0310)\n#define NIX_AF_RX_CPTX_INST_QSEL(a)\t(0x0320ull | (uint64_t)(a) << 3)\n#define NIX_AF_RX_CPTX_CREDIT(a)\t(0x0360ull | (uint64_t)(a) << 3)\n#define NIX_AF_NDC_TX_SYNC\t\t(0x03F0)\n#define NIX_AF_AQ_CFG\t\t\t(0x0400)\n#define NIX_AF_AQ_BASE\t\t\t(0x0410)\n#define NIX_AF_AQ_STATUS\t\t(0x0420)\n#define NIX_AF_AQ_DOOR\t\t\t(0x0430)\n#define NIX_AF_AQ_DONE_WAIT\t\t(0x0440)\n#define NIX_AF_AQ_DONE\t\t\t(0x0450)\n#define NIX_AF_AQ_DONE_ACK\t\t(0x0460)\n#define NIX_AF_AQ_DONE_TIMER\t\t(0x0470)\n#define NIX_AF_AQ_DONE_INT\t\t(0x0480)\n#define NIX_AF_AQ_DONE_INT_W1S\t\t(0x0488)\n#define NIX_AF_AQ_DONE_ENA_W1S\t\t(0x0490)\n#define NIX_AF_AQ_DONE_ENA_W1C\t\t(0x0498)\n#define NIX_AF_RX_LINKX_SLX_SPKT_CNT\t(0x0500)\n#define NIX_AF_RX_LINKX_SLX_SXQE_CNT\t(0x0510)\n#define NIX_AF_RX_MCAST_JOBSX_SW_CNT\t(0x0520)\n#define NIX_AF_RX_MIRROR_JOBSX_SW_CNT\t(0x0530)\n#define NIX_AF_RX_LINKX_CFG(a)\t\t(0x0540 | (a) << 16)\n#define NIX_AF_RX_SW_SYNC\t\t(0x0550)\n#define NIX_AF_RX_SW_SYNC_DONE\t\t(0x0560)\n#define NIX_AF_SEB_ECO\t\t\t(0x0600)\n#define NIX_AF_SEB_TEST_BP\t\t(0x0610)\n#define NIX_AF_NORM_TX_FIFO_STATUS\t(0x0620)\n#define NIX_AF_EXPR_TX_FIFO_STATUS\t(0x0630)\n#define NIX_AF_SDP_TX_FIFO_STATUS\t(0x0640)\n#define NIX_AF_TX_NPC_CAPTURE_CONFIG\t(0x0660)\n#define NIX_AF_TX_NPC_CAPTURE_INFO\t(0x0670)\n#define NIX_AF_SEB_CFG\t\t\t(0x05F0)\n#define NIX_PTP_1STEP_EN\t\tBIT_ULL(2)\n\n#define NIX_AF_DEBUG_NPC_RESP_DATAX(a)          (0x680 | (a) << 3)\n#define NIX_AF_SMQX_CFG(a)                      (0x700 | (a) << 16)\n#define NIX_AF_SQM_DBG_CTL_STATUS               (0x750)\n#define NIX_AF_DWRR_SDP_MTU                     (0x790)  \n#define NIX_AF_DWRR_MTUX(a)\t\t\t(0x790 | (a) << 16)  \n#define NIX_AF_DWRR_RPM_MTU                     (0x7A0)\n#define NIX_AF_PSE_CHANNEL_LEVEL                (0x800)\n#define NIX_AF_PSE_SHAPER_CFG                   (0x810)\n#define NIX_AF_TX_EXPR_CREDIT\t\t\t(0x830)\n#define NIX_AF_MARK_FORMATX_CTL(a)              (0x900 | (a) << 18)\n#define NIX_AF_TX_LINKX_NORM_CREDIT(a)\t\t(0xA00 | (a) << 16)\n#define NIX_AF_TX_LINKX_EXPR_CREDIT(a)\t\t(0xA10 | (a) << 16)\n#define NIX_AF_TX_LINKX_SW_XOFF(a)              (0xA20 | (a) << 16)\n#define NIX_AF_TX_LINKX_HW_XOFF(a)              (0xA30 | (a) << 16)\n#define NIX_AF_SDP_LINK_CREDIT                  (0xa40)\n#define NIX_AF_SDP_SW_XOFFX(a)                  (0xA60 | (a) << 3)\n#define NIX_AF_SDP_HW_XOFFX(a)                  (0xAC0 | (a) << 3)\n#define NIX_AF_TL4X_BP_STATUS(a)                (0xB00 | (a) << 16)\n#define NIX_AF_TL4X_SDP_LINK_CFG(a)             (0xB10 | (a) << 16)\n#define NIX_AF_TL1X_SCHEDULE(a)                 (0xC00 | (a) << 16)\n#define NIX_AF_TL1X_SHAPE(a)                    (0xC10 | (a) << 16)\n#define NIX_AF_TL1X_CIR(a)                      (0xC20 | (a) << 16)\n#define NIX_AF_TL1X_SHAPE_STATE(a)              (0xC50 | (a) << 16)\n#define NIX_AF_TL1X_SW_XOFF(a)                  (0xC70 | (a) << 16)\n#define NIX_AF_TL1X_TOPOLOGY(a)                 (0xC80 | (a) << 16)\n#define NIX_AF_TL1X_GREEN(a)                    (0xC90 | (a) << 16)\n#define NIX_AF_TL1X_YELLOW(a)                   (0xCA0 | (a) << 16)\n#define NIX_AF_TL1X_RED(a)                      (0xCB0 | (a) << 16)\n#define NIX_AF_TL1X_MD_DEBUG0(a)                (0xCC0 | (a) << 16)\n#define NIX_AF_TL1X_MD_DEBUG1(a)                (0xCC8 | (a) << 16)\n#define NIX_AF_TL1X_MD_DEBUG2(a)                (0xCD0 | (a) << 16)\n#define NIX_AF_TL1X_MD_DEBUG3(a)                (0xCD8 | (a) << 16)\n#define NIX_AF_TL1A_DEBUG                       (0xce0)\n#define NIX_AF_TL1B_DEBUG                       (0xcf0)\n#define NIX_AF_TL1_DEBUG_GREEN                  (0xd00)\n#define NIX_AF_TL1_DEBUG_NODE                   (0xd10)\n#define NIX_AF_TL1X_DROPPED_PACKETS(a)          (0xD20 | (a) << 16)\n#define NIX_AF_TL1X_DROPPED_BYTES(a)            (0xD30 | (a) << 16)\n#define NIX_AF_TL1X_RED_PACKETS(a)              (0xD40 | (a) << 16)\n#define NIX_AF_TL1X_RED_BYTES(a)                (0xD50 | (a) << 16)\n#define NIX_AF_TL1X_YELLOW_PACKETS(a)           (0xD60 | (a) << 16)\n#define NIX_AF_TL1X_YELLOW_BYTES(a)             (0xD70 | (a) << 16)\n#define NIX_AF_TL1X_GREEN_PACKETS(a)            (0xD80 | (a) << 16)\n#define NIX_AF_TL1X_GREEN_BYTES(a)              (0xD90 | (a) << 16)\n#define NIX_AF_TL2X_SCHEDULE(a)                 (0xE00 | (a) << 16)\n#define NIX_AF_TL2X_SHAPE(a)                    (0xE10 | (a) << 16)\n#define NIX_AF_TL2X_CIR(a)                      (0xE20 | (a) << 16)\n#define NIX_AF_TL2X_PIR(a)                      (0xE30 | (a) << 16)\n#define NIX_AF_TL2X_SCHED_STATE(a)              (0xE40 | (a) << 16)\n#define NIX_AF_TL2X_SHAPE_STATE(a)              (0xE50 | (a) << 16)\n#define NIX_AF_TL2X_POINTERS(a)                 (0xE60 | (a) << 16)\n#define NIX_AF_TL2X_SW_XOFF(a)                  (0xE70 | (a) << 16)\n#define NIX_AF_TL2X_TOPOLOGY(a)                 (0xE80 | (a) << 16)\n#define NIX_AF_TL2X_PARENT(a)                   (0xE88 | (a) << 16)\n#define NIX_AF_TL2X_GREEN(a)                    (0xE90 | (a) << 16)\n#define NIX_AF_TL2X_YELLOW(a)                   (0xEA0 | (a) << 16)\n#define NIX_AF_TL2X_RED(a)                      (0xEB0 | (a) << 16)\n#define NIX_AF_TL2X_MD_DEBUG0(a)                (0xEC0 | (a) << 16)\n#define NIX_AF_TL2X_MD_DEBUG1(a)                (0xEC8 | (a) << 16)\n#define NIX_AF_TL2X_MD_DEBUG2(a)                (0xED0 | (a) << 16)\n#define NIX_AF_TL2X_MD_DEBUG3(a)                (0xED8 | (a) << 16)\n#define NIX_AF_TL2A_DEBUG                       (0xee0)\n#define NIX_AF_TL2B_DEBUG                       (0xef0)\n#define NIX_AF_TL3X_SCHEDULE(a)                 (0x1000 | (a) << 16)\n#define NIX_AF_TL3X_SHAPE(a)                    (0x1010 | (a) << 16)\n#define NIX_AF_TL3X_CIR(a)                      (0x1020 | (a) << 16)\n#define NIX_AF_TL3X_PIR(a)                      (0x1030 | (a) << 16)\n#define NIX_AF_TL3X_SCHED_STATE(a)              (0x1040 | (a) << 16)\n#define NIX_AF_TL3X_SHAPE_STATE(a)              (0x1050 | (a) << 16)\n#define NIX_AF_TL3X_POINTERS(a)                 (0x1060 | (a) << 16)\n#define NIX_AF_TL3X_SW_XOFF(a)                  (0x1070 | (a) << 16)\n#define NIX_AF_TL3X_TOPOLOGY(a)                 (0x1080 | (a) << 16)\n#define NIX_AF_TL3X_PARENT(a)                   (0x1088 | (a) << 16)\n#define NIX_AF_TL3X_GREEN(a)                    (0x1090 | (a) << 16)\n#define NIX_AF_TL3X_YELLOW(a)                   (0x10A0 | (a) << 16)\n#define NIX_AF_TL3X_RED(a)                      (0x10B0 | (a) << 16)\n#define NIX_AF_TL3X_MD_DEBUG0(a)                (0x10C0 | (a) << 16)\n#define NIX_AF_TL3X_MD_DEBUG1(a)                (0x10C8 | (a) << 16)\n#define NIX_AF_TL3X_MD_DEBUG2(a)                (0x10D0 | (a) << 16)\n#define NIX_AF_TL3X_MD_DEBUG3(a)                (0x10D8 | (a) << 16)\n#define NIX_AF_TL3A_DEBUG                       (0x10e0)\n#define NIX_AF_TL3B_DEBUG                       (0x10f0)\n#define NIX_AF_TL4X_SCHEDULE(a)                 (0x1200 | (a) << 16)\n#define NIX_AF_TL4X_SHAPE(a)                    (0x1210 | (a) << 16)\n#define NIX_AF_TL4X_CIR(a)                      (0x1220 | (a) << 16)\n#define NIX_AF_TL4X_PIR(a)                      (0x1230 | (a) << 16)\n#define NIX_AF_TL4X_SCHED_STATE(a)              (0x1240 | (a) << 16)\n#define NIX_AF_TL4X_SHAPE_STATE(a)              (0x1250 | (a) << 16)\n#define NIX_AF_TL4X_POINTERS(a)                 (0x1260 | (a) << 16)\n#define NIX_AF_TL4X_SW_XOFF(a)                  (0x1270 | (a) << 16)\n#define NIX_AF_TL4X_TOPOLOGY(a)                 (0x1280 | (a) << 16)\n#define NIX_AF_TL4X_PARENT(a)                   (0x1288 | (a) << 16)\n#define NIX_AF_TL4X_GREEN(a)                    (0x1290 | (a) << 16)\n#define NIX_AF_TL4X_YELLOW(a)                   (0x12A0 | (a) << 16)\n#define NIX_AF_TL4X_RED(a)                      (0x12B0 | (a) << 16)\n#define NIX_AF_TL4X_MD_DEBUG0(a)                (0x12C0 | (a) << 16)\n#define NIX_AF_TL4X_MD_DEBUG1(a)                (0x12C8 | (a) << 16)\n#define NIX_AF_TL4X_MD_DEBUG2(a)                (0x12D0 | (a) << 16)\n#define NIX_AF_TL4X_MD_DEBUG3(a)                (0x12D8 | (a) << 16)\n#define NIX_AF_TL4A_DEBUG                       (0x12e0)\n#define NIX_AF_TL4B_DEBUG                       (0x12f0)\n#define NIX_AF_MDQX_SCHEDULE(a)                 (0x1400 | (a) << 16)\n#define NIX_AF_MDQX_SHAPE(a)                    (0x1410 | (a) << 16)\n#define NIX_AF_MDQX_CIR(a)                      (0x1420 | (a) << 16)\n#define NIX_AF_MDQX_PIR(a)                      (0x1430 | (a) << 16)\n#define NIX_AF_MDQX_SCHED_STATE(a)              (0x1440 | (a) << 16)\n#define NIX_AF_MDQX_SHAPE_STATE(a)              (0x1450 | (a) << 16)\n#define NIX_AF_MDQX_POINTERS(a)                 (0x1460 | (a) << 16)\n#define NIX_AF_MDQX_SW_XOFF(a)                  (0x1470 | (a) << 16)\n#define NIX_AF_MDQX_PARENT(a)                   (0x1480 | (a) << 16)\n#define NIX_AF_MDQX_MD_DEBUG(a)                 (0x14C0 | (a) << 16)\n#define NIX_AF_MDQX_PTR_FIFO(a)                 (0x14D0 | (a) << 16)\n#define NIX_AF_MDQA_DEBUG                       (0x14e0)\n#define NIX_AF_MDQB_DEBUG                       (0x14f0)\n#define NIX_AF_TL3_TL2X_CFG(a)                  (0x1600 | (a) << 18)\n#define NIX_AF_TL3_TL2X_BP_STATUS(a)            (0x1610 | (a) << 16)\n#define NIX_AF_TL3_TL2X_LINKX_CFG(a, b)         (0x1700 | (a) << 16 | (b) << 3)\n#define NIX_AF_RX_FLOW_KEY_ALGX_FIELDX(a, b)    (0x1800 | (a) << 18 | (b) << 3)\n#define NIX_AF_TX_MCASTX(a)                     (0x1900 | (a) << 15)\n#define NIX_AF_TX_VTAG_DEFX_CTL(a)              (0x1A00 | (a) << 16)\n#define NIX_AF_TX_VTAG_DEFX_DATA(a)             (0x1A10 | (a) << 16)\n#define NIX_AF_RX_BPIDX_STATUS(a)               (0x1A20 | (a) << 17)\n#define NIX_AF_RX_CHANX_CFG(a)                  (0x1A30 | (a) << 15)\n#define NIX_AF_CINT_TIMERX(a)                   (0x1A40 | (a) << 18)\n#define NIX_AF_LSO_FORMATX_FIELDX(a, b)         (0x1B00 | (a) << 16 | (b) << 3)\n#define NIX_AF_LFX_CFG(a)\t\t(0x4000 | (a) << 17)\n#define NIX_AF_LFX_SQS_CFG(a)\t\t(0x4020 | (a) << 17)\n#define NIX_AF_LFX_TX_CFG2(a)\t\t(0x4028 | (a) << 17)\n#define NIX_AF_LFX_SQS_BASE(a)\t\t(0x4030 | (a) << 17)\n#define NIX_AF_LFX_RQS_CFG(a)\t\t(0x4040 | (a) << 17)\n#define NIX_AF_LFX_RQS_BASE(a)\t\t(0x4050 | (a) << 17)\n#define NIX_AF_LFX_CQS_CFG(a)\t\t(0x4060 | (a) << 17)\n#define NIX_AF_LFX_CQS_BASE(a)\t\t(0x4070 | (a) << 17)\n#define NIX_AF_LFX_TX_CFG(a)\t\t(0x4080 | (a) << 17)\n#define NIX_AF_LFX_TX_PARSE_CFG(a)\t(0x4090 | (a) << 17)\n#define NIX_AF_LFX_RX_CFG(a)\t\t(0x40A0 | (a) << 17)\n#define NIX_AF_LFX_RSS_CFG(a)\t\t(0x40C0 | (a) << 17)\n#define NIX_AF_LFX_RSS_BASE(a)\t\t(0x40D0 | (a) << 17)\n#define NIX_AF_LFX_QINTS_CFG(a)\t\t(0x4100 | (a) << 17)\n#define NIX_AF_LFX_QINTS_BASE(a)\t(0x4110 | (a) << 17)\n#define NIX_AF_LFX_CINTS_CFG(a)\t\t(0x4120 | (a) << 17)\n#define NIX_AF_LFX_CINTS_BASE(a)\t(0x4130 | (a) << 17)\n#define NIX_AF_LFX_RX_IPSEC_CFG0(a)\t(0x4140 | (a) << 17)\n#define NIX_AF_LFX_RX_IPSEC_CFG1(a)\t(0x4148 | (a) << 17)\n#define NIX_AF_LFX_RX_IPSEC_DYNO_CFG(a)\t(0x4150 | (a) << 17)\n#define NIX_AF_LFX_RX_IPSEC_DYNO_BASE(a)\t(0x4158 | (a) << 17)\n#define NIX_AF_LFX_RX_IPSEC_SA_BASE(a)\t(0x4170 | (a) << 17)\n#define NIX_AF_LFX_TX_STATUS(a)\t\t(0x4180 | (a) << 17)\n#define NIX_AF_LFX_RX_VTAG_TYPEX(a, b)\t(0x4200 | (a) << 17 | (b) << 3)\n#define NIX_AF_LFX_LOCKX(a, b)\t\t(0x4300 | (a) << 17 | (b) << 3)\n#define NIX_AF_LFX_TX_STATX(a, b)\t(0x4400 | (a) << 17 | (b) << 3)\n#define NIX_AF_LFX_RX_STATX(a, b)\t(0x4500 | (a) << 17 | (b) << 3)\n#define NIX_AF_LFX_RSS_GRPX(a, b)\t(0x4600 | (a) << 17 | (b) << 3)\n#define NIX_AF_RX_NPC_MC_RCV\t\t(0x4700)\n#define NIX_AF_RX_NPC_MC_DROP\t\t(0x4710)\n#define NIX_AF_RX_NPC_MIRROR_RCV\t(0x4720)\n#define NIX_AF_RX_NPC_MIRROR_DROP\t(0x4730)\n#define NIX_AF_RX_ACTIVE_CYCLES_PCX(a)\t(0x4800 | (a) << 16)\n#define NIX_AF_LINKX_CFG(a)\t\t(0x4010 | (a) << 17)\n#define NIX_AF_MDQX_IN_MD_COUNT(a)\t(0x14e0 | (a) << 16)\n\n#define NIX_PRIV_AF_INT_CFG\t\t(0x8000000)\n#define NIX_PRIV_LFX_CFG\t\t(0x8000010)\n#define NIX_PRIV_LFX_INT_CFG\t\t(0x8000020)\n#define NIX_AF_RVU_LF_CFG_DEBUG\t\t(0x8000030)\n\n#define NIX_AF_LINKX_BASE_MASK\t\tGENMASK_ULL(11, 0)\n#define NIX_AF_LINKX_RANGE_MASK\t\tGENMASK_ULL(19, 16)\n#define NIX_AF_LINKX_MCS_CNT_MASK\tGENMASK_ULL(33, 32)\n\n \n#define SSO_AF_CONST\t\t\t(0x1000)\n#define SSO_AF_CONST1\t\t\t(0x1008)\n#define SSO_AF_BLK_RST\t\t\t(0x10f8)\n#define SSO_AF_LF_HWGRP_RST\t\t(0x10e0)\n#define SSO_AF_RVU_LF_CFG_DEBUG\t\t(0x3800)\n#define SSO_PRIV_LFX_HWGRP_CFG\t\t(0x10000)\n#define SSO_PRIV_LFX_HWGRP_INT_CFG\t(0x20000)\n\n \n#define SSOW_AF_RVU_LF_HWS_CFG_DEBUG\t(0x0010)\n#define SSOW_AF_LF_HWS_RST\t\t(0x0030)\n#define SSOW_PRIV_LFX_HWS_CFG\t\t(0x1000)\n#define SSOW_PRIV_LFX_HWS_INT_CFG\t(0x2000)\n\n \n#define TIM_AF_CONST\t\t\t(0x90)\n#define TIM_PRIV_LFX_CFG\t\t(0x20000)\n#define TIM_PRIV_LFX_INT_CFG\t\t(0x24000)\n#define TIM_AF_RVU_LF_CFG_DEBUG\t\t(0x30000)\n#define TIM_AF_BLK_RST\t\t\t(0x10)\n#define TIM_AF_LF_RST\t\t\t(0x20)\n\n \n#define CPT_AF_CONSTANTS0               (0x0000)\n#define CPT_AF_CONSTANTS1               (0x1000)\n#define CPT_AF_DIAG                     (0x3000)\n#define CPT_AF_ECO                      (0x4000)\n#define CPT_AF_FLTX_INT(a)              (0xa000ull | (u64)(a) << 3)\n#define CPT_AF_FLTX_INT_W1S(a)          (0xb000ull | (u64)(a) << 3)\n#define CPT_AF_FLTX_INT_ENA_W1C(a)      (0xc000ull | (u64)(a) << 3)\n#define CPT_AF_FLTX_INT_ENA_W1S(a)      (0xd000ull | (u64)(a) << 3)\n#define CPT_AF_PSNX_EXE(a)              (0xe000ull | (u64)(a) << 3)\n#define CPT_AF_PSNX_EXE_W1S(a)          (0xf000ull | (u64)(a) << 3)\n#define CPT_AF_PSNX_LF(a)               (0x10000ull | (u64)(a) << 3)\n#define CPT_AF_PSNX_LF_W1S(a)           (0x11000ull | (u64)(a) << 3)\n#define CPT_AF_EXEX_CTL2(a)             (0x12000ull | (u64)(a) << 3)\n#define CPT_AF_EXEX_STS(a)              (0x13000ull | (u64)(a) << 3)\n#define CPT_AF_EXE_ERR_INFO             (0x14000)\n#define CPT_AF_EXEX_ACTIVE(a)           (0x16000ull | (u64)(a) << 3)\n#define CPT_AF_INST_REQ_PC              (0x17000)\n#define CPT_AF_INST_LATENCY_PC          (0x18000)\n#define CPT_AF_RD_REQ_PC                (0x19000)\n#define CPT_AF_RD_LATENCY_PC            (0x1a000)\n#define CPT_AF_RD_UC_PC                 (0x1b000)\n#define CPT_AF_ACTIVE_CYCLES_PC         (0x1c000)\n#define CPT_AF_EXE_DBG_CTL              (0x1d000)\n#define CPT_AF_EXE_DBG_DATA             (0x1e000)\n#define CPT_AF_EXE_REQ_TIMER            (0x1f000)\n#define CPT_AF_EXEX_CTL(a)              (0x20000ull | (u64)(a) << 3)\n#define CPT_AF_EXE_PERF_CTL             (0x21000)\n#define CPT_AF_EXE_DBG_CNTX(a)          (0x22000ull | (u64)(a) << 3)\n#define CPT_AF_EXE_PERF_EVENT_CNT       (0x23000)\n#define CPT_AF_EXE_EPCI_INBX_CNT(a)     (0x24000ull | (u64)(a) << 3)\n#define CPT_AF_EXE_EPCI_OUTBX_CNT(a)    (0x25000ull | (u64)(a) << 3)\n#define CPT_AF_EXEX_UCODE_BASE(a)       (0x26000ull | (u64)(a) << 3)\n#define CPT_AF_LFX_CTL(a)               (0x27000ull | (u64)(a) << 3)\n#define CPT_AF_LFX_CTL2(a)              (0x29000ull | (u64)(a) << 3)\n#define CPT_AF_CPTCLK_CNT               (0x2a000)\n#define CPT_AF_PF_FUNC                  (0x2b000)\n#define CPT_AF_LFX_PTR_CTL(a)           (0x2c000ull | (u64)(a) << 3)\n#define CPT_AF_GRPX_THR(a)              (0x2d000ull | (u64)(a) << 3)\n#define CPT_AF_CTL                      (0x2e000ull)\n#define CPT_AF_XEX_THR(a)               (0x2f000ull | (u64)(a) << 3)\n#define CPT_PRIV_LFX_CFG                (0x41000)\n#define CPT_PRIV_AF_INT_CFG             (0x42000)\n#define CPT_PRIV_LFX_INT_CFG            (0x43000)\n#define CPT_AF_LF_RST                   (0x44000)\n#define CPT_AF_RVU_LF_CFG_DEBUG         (0x45000)\n#define CPT_AF_BLK_RST                  (0x46000)\n#define CPT_AF_RVU_INT                  (0x47000)\n#define CPT_AF_RVU_INT_W1S              (0x47008)\n#define CPT_AF_RVU_INT_ENA_W1S          (0x47010)\n#define CPT_AF_RVU_INT_ENA_W1C          (0x47018)\n#define CPT_AF_RAS_INT                  (0x47020)\n#define CPT_AF_RAS_INT_W1S              (0x47028)\n#define CPT_AF_RAS_INT_ENA_W1S          (0x47030)\n#define CPT_AF_RAS_INT_ENA_W1C          (0x47038)\n#define CPT_AF_CTX_FLUSH_TIMER          (0x48000ull)\n#define CPT_AF_CTX_ERR                  (0x48008ull)\n#define CPT_AF_CTX_ENC_ID               (0x48010ull)\n#define CPT_AF_CTX_MIS_PC\t\t(0x49400ull)\n#define CPT_AF_CTX_HIT_PC\t\t(0x49408ull)\n#define CPT_AF_CTX_AOP_PC\t\t(0x49410ull)\n#define CPT_AF_CTX_AOP_LATENCY_PC       (0x49418ull)\n#define CPT_AF_CTX_IFETCH_PC            (0x49420ull)\n#define CPT_AF_CTX_IFETCH_LATENCY_PC    (0x49428ull)\n#define CPT_AF_CTX_FFETCH_PC            (0x49430ull)\n#define CPT_AF_CTX_FFETCH_LATENCY_PC    (0x49438ull)\n#define CPT_AF_CTX_WBACK_PC             (0x49440ull)\n#define CPT_AF_CTX_WBACK_LATENCY_PC     (0x49448ull)\n#define CPT_AF_CTX_PSH_PC               (0x49450ull)\n#define CPT_AF_CTX_PSH_LATENCY_PC       (0x49458ull)\n#define CPT_AF_CTX_CAM_DATA(a)          (0x49800ull | (u64)(a) << 3)\n#define CPT_AF_RXC_TIME                 (0x50010ull)\n#define CPT_AF_RXC_TIME_CFG             (0x50018ull)\n#define CPT_AF_RXC_DFRG                 (0x50020ull)\n#define CPT_AF_RXC_ACTIVE_STS           (0x50028ull)\n#define CPT_AF_RXC_ZOMBIE_STS           (0x50030ull)\n#define CPT_AF_X2PX_LINK_CFG(a)         (0x51000ull | (u64)(a) << 3)\n\n#define AF_BAR2_ALIASX(a, b)            (0x9100000ull | (a) << 12 | (b))\n#define CPT_AF_BAR2_SEL                 0x9000000\n#define CPT_AF_BAR2_ALIASX(a, b)        AF_BAR2_ALIASX(a, b)\n\n#define CPT_AF_LF_CTL2_SHIFT 3\n#define CPT_AF_LF_SSO_PF_FUNC_SHIFT 32\n\n#define CPT_LF_CTL                      0x10\n#define CPT_LF_INPROG                   0x40\n#define CPT_LF_Q_SIZE                   0x100\n#define CPT_LF_Q_INST_PTR               0x110\n#define CPT_LF_Q_GRP_PTR                0x120\n#define CPT_LF_CTX_FLUSH                0x510\n\n#define NPC_AF_BLK_RST                  (0x00040)\n\n \n#define NPC_AF_CFG\t\t\t(0x00000)\n#define NPC_AF_ACTIVE_PC\t\t(0x00010)\n#define NPC_AF_CONST\t\t\t(0x00020)\n#define NPC_AF_CONST1\t\t\t(0x00030)\n#define NPC_AF_BLK_RST\t\t\t(0x00040)\n#define NPC_AF_MCAM_SCRUB_CTL\t\t(0x000a0)\n#define NPC_AF_KCAM_SCRUB_CTL\t\t(0x000b0)\n#define NPC_AF_CONST2\t\t\t(0x00100)\n#define NPC_AF_CONST3\t\t\t(0x00110)\n#define NPC_AF_KPUX_CFG(a)\t\t(0x00500 | (a) << 3)\n#define NPC_AF_PCK_CFG\t\t\t(0x00600)\n#define NPC_AF_PCK_DEF_OL2\t\t(0x00610)\n#define NPC_AF_PCK_DEF_OIP4\t\t(0x00620)\n#define NPC_AF_PCK_DEF_OIP6\t\t(0x00630)\n#define NPC_AF_PCK_DEF_IIP4\t\t(0x00640)\n#define NPC_AF_INTFX_HASHX_RESULT_CTRL(a, b)\t(0x006c0 | (a) << 4 | (b) << 3)\n#define NPC_AF_INTFX_HASHX_MASKX(a, b, c)  (0x00700 | (a) << 5 | (b) << 4 | (c) << 3)\n#define NPC_AF_KEX_LDATAX_FLAGS_CFG(a)\t(0x00800 | (a) << 3)\n#define NPC_AF_INTFX_HASHX_CFG(a, b)  (0x00b00 | (a) << 6 | (b) << 4)\n#define NPC_AF_INTFX_SECRET_KEY0(a)\t(0x00e00 | (a) << 3)\n#define NPC_AF_INTFX_SECRET_KEY1(a)\t(0x00e20 | (a) << 3)\n#define NPC_AF_INTFX_SECRET_KEY2(a)\t(0x00e40 | (a) << 3)\n#define NPC_AF_INTFX_KEX_CFG(a)\t\t(0x01010 | (a) << 8)\n#define NPC_AF_PKINDX_ACTION0(a)\t(0x80000ull | (a) << 6)\n#define NPC_AF_PKINDX_ACTION1(a)\t(0x80008ull | (a) << 6)\n#define NPC_AF_PKINDX_CPI_DEFX(a, b)\t(0x80020ull | (a) << 6 | (b) << 3)\n#define NPC_AF_KPUX_ENTRYX_CAMX(a, b, c) \\\n\t\t(0x100000 | (a) << 14 | (b) << 6 | (c) << 3)\n#define NPC_AF_KPUX_ENTRYX_ACTION0(a, b) \\\n\t\t(0x100020 | (a) << 14 | (b) << 6)\n#define NPC_AF_KPUX_ENTRYX_ACTION1(a, b) \\\n\t\t(0x100028 | (a) << 14 | (b) << 6)\n#define NPC_AF_KPUX_ENTRY_DISX(a, b)\t(0x180000 | (a) << 6 | (b) << 3)\n#define NPC_AF_CPIX_CFG(a)\t\t(0x200000 | (a) << 3)\n#define NPC_AF_INTFX_LIDX_LTX_LDX_CFG(a, b, c, d) \\\n\t\t(0x900000 | (a) << 16 | (b) << 12 | (c) << 5 | (d) << 3)\n#define NPC_AF_INTFX_LDATAX_FLAGSX_CFG(a, b, c) \\\n\t\t(0x980000 | (a) << 16 | (b) << 12 | (c) << 3)\n#define NPC_AF_INTFX_MISS_STAT_ACT(a)\t(0x1880040 + (a) * 0x8)\n#define NPC_AF_INTFX_MISS_ACT(a)\t(0x1a00000 | (a) << 4)\n#define NPC_AF_INTFX_MISS_TAG_ACT(a)\t(0x1b00008 | (a) << 4)\n#define NPC_AF_MCAM_BANKX_HITX(a, b)\t(0x1c80000 | (a) << 8 | (b) << 4)\n#define NPC_AF_LKUP_CTL\t\t\t(0x2000000)\n#define NPC_AF_LKUP_DATAX(a)\t\t(0x2000200 | (a) << 4)\n#define NPC_AF_LKUP_RESULTX(a)\t\t(0x2000400 | (a) << 4)\n#define NPC_AF_INTFX_STAT(a)\t\t(0x2000800 | (a) << 4)\n#define NPC_AF_DBG_CTL\t\t\t(0x3000000)\n#define NPC_AF_DBG_STATUS\t\t(0x3000010)\n#define NPC_AF_KPUX_DBG(a)\t\t(0x3000020 | (a) << 8)\n#define NPC_AF_IKPU_ERR_CTL\t\t(0x3000080)\n#define NPC_AF_KPUX_ERR_CTL(a)\t\t(0x30000a0 | (a) << 8)\n#define NPC_AF_MCAM_DBG\t\t\t(0x3001000)\n#define NPC_AF_DBG_DATAX(a)\t\t(0x3001400 | (a) << 4)\n#define NPC_AF_DBG_RESULTX(a)\t\t(0x3001800 | (a) << 4)\n\n#define NPC_AF_EXACT_MEM_ENTRY(a, b)\t(0x300000 | (a) << 15 | (b) << 3)\n#define NPC_AF_EXACT_CAM_ENTRY(a)\t(0xC00 | (a) << 3)\n#define NPC_AF_INTFX_EXACT_MASK(a)\t(0x660 | (a) << 3)\n#define NPC_AF_INTFX_EXACT_RESULT_CTL(a)(0x680 | (a) << 3)\n#define NPC_AF_INTFX_EXACT_CFG(a)\t(0xA00 | (a) << 3)\n#define NPC_AF_INTFX_EXACT_SECRET0(a)\t(0xE00 | (a) << 3)\n#define NPC_AF_INTFX_EXACT_SECRET1(a)\t(0xE20 | (a) << 3)\n#define NPC_AF_INTFX_EXACT_SECRET2(a)\t(0xE40 | (a) << 3)\n\n#define NPC_AF_MCAMEX_BANKX_CAMX_INTF(a, b, c) ({\t\t\t   \\\n\tu64 offset;\t\t\t\t\t\t\t   \\\n\t\t\t\t\t\t\t\t\t   \\\n\toffset = (0x1000000ull | (a) << 10 | (b) << 6 | (c) << 3);\t   \\\n\tif (rvu->hw->npc_ext_set)\t\t\t\t\t   \\\n\t\toffset = (0x8000000ull | (a) << 8 | (b) << 22 | (c) << 3); \\\n\toffset; })\n\n#define NPC_AF_MCAMEX_BANKX_CAMX_W0(a, b, c) ({\t\t\t\t   \\\n\tu64 offset;\t\t\t\t\t\t\t   \\\n\t\t\t\t\t\t\t\t\t   \\\n\toffset = (0x1000010ull | (a) << 10 | (b) << 6 | (c) << 3);\t   \\\n\tif (rvu->hw->npc_ext_set)\t\t\t\t\t   \\\n\t\toffset = (0x8000010ull | (a) << 8 | (b) << 22 | (c) << 3); \\\n\toffset; })\n\n#define NPC_AF_MCAMEX_BANKX_CAMX_W1(a, b, c) ({\t\t\t\t   \\\n\tu64 offset;\t\t\t\t\t\t\t   \\\n\t\t\t\t\t\t\t\t\t   \\\n\toffset = (0x1000020ull | (a) << 10 | (b) << 6 | (c) << 3);\t   \\\n\tif (rvu->hw->npc_ext_set)\t\t\t\t\t   \\\n\t\toffset = (0x8000020ull | (a) << 8 | (b) << 22 | (c) << 3); \\\n\toffset; })\n\n#define NPC_AF_MCAMEX_BANKX_CFG(a, b) ({\t\t\t\t   \\\n\tu64 offset;\t\t\t\t\t\t\t   \\\n\t\t\t\t\t\t\t\t\t   \\\n\toffset = (0x1800000ull | (a) << 8 | (b) << 4);\t\t\t   \\\n\tif (rvu->hw->npc_ext_set)\t\t\t\t\t   \\\n\t\toffset = (0x8000038ull | (a) << 8 | (b) << 22);\t\t   \\\n\toffset; })\n\n#define NPC_AF_MCAMEX_BANKX_ACTION(a, b) ({\t\t\t\t   \\\n\tu64 offset;\t\t\t\t\t\t\t   \\\n\t\t\t\t\t\t\t\t\t   \\\n\toffset = (0x1900000ull | (a) << 8 | (b) << 4);\t\t\t   \\\n\tif (rvu->hw->npc_ext_set)\t\t\t\t\t   \\\n\t\toffset = (0x8000040ull | (a) << 8 | (b) << 22);\t\t   \\\n\toffset; })\t\t\t\t\t\t\t   \\\n\n#define NPC_AF_MCAMEX_BANKX_TAG_ACT(a, b) ({\t\t\t\t   \\\n\tu64 offset;\t\t\t\t\t\t\t   \\\n\t\t\t\t\t\t\t\t\t   \\\n\toffset = (0x1900008ull | (a) << 8 | (b) << 4);\t\t\t   \\\n\tif (rvu->hw->npc_ext_set)\t\t\t\t\t   \\\n\t\toffset = (0x8000048ull | (a) << 8 | (b) << 22);\t\t   \\\n\toffset; })\t\t\t\t\t\t\t   \\\n\n#define NPC_AF_MCAMEX_BANKX_STAT_ACT(a, b) ({\t\t\t\t   \\\n\tu64 offset;\t\t\t\t\t\t\t   \\\n\t\t\t\t\t\t\t\t\t   \\\n\toffset = (0x1880000ull | (a) << 8 | (b) << 4);\t\t\t   \\\n\tif (rvu->hw->npc_ext_set)\t\t\t\t\t   \\\n\t\toffset = (0x8000050ull | (a) << 8 | (b) << 22);\t\t   \\\n\toffset; })\t\t\t\t\t\t\t   \\\n\n#define NPC_AF_MATCH_STATX(a) ({\t\t\t\t\t   \\\n\tu64 offset;\t\t\t\t\t\t\t   \\\n\t\t\t\t\t\t\t\t\t   \\\n\toffset = (0x1880008ull | (a) << 8);\t\t\t\t   \\\n\tif (rvu->hw->npc_ext_set)\t\t\t\t\t   \\\n\t\toffset = (0x8000078ull | (a) << 8);\t\t\t   \\\n\toffset; })\t\t\t\t\t\t\t   \\\n\n \n#define NDC_AF_CONST\t\t\t(0x00000)\n#define NDC_AF_CLK_EN\t\t\t(0x00020)\n#define NDC_AF_CTL\t\t\t(0x00030)\n#define NDC_AF_BANK_CTL\t\t\t(0x00040)\n#define NDC_AF_BANK_CTL_DONE\t\t(0x00048)\n#define NDC_AF_INTR\t\t\t(0x00058)\n#define NDC_AF_INTR_W1S\t\t\t(0x00060)\n#define NDC_AF_INTR_ENA_W1S\t\t(0x00068)\n#define NDC_AF_INTR_ENA_W1C\t\t(0x00070)\n#define NDC_AF_ACTIVE_PC\t\t(0x00078)\n#define NDC_AF_CAMS_RD_INTERVAL\t\t(0x00080)\n#define NDC_AF_BP_TEST_ENABLE\t\t(0x001F8)\n#define NDC_AF_BP_TEST(a)\t\t(0x00200 | (a) << 3)\n#define NDC_AF_BLK_RST\t\t\t(0x002F0)\n#define NDC_PRIV_AF_INT_CFG\t\t(0x002F8)\n#define NDC_AF_HASHX(a)\t\t\t(0x00300 | (a) << 3)\n#define NDC_AF_PORTX_RTX_RWX_REQ_PC(a, b, c) \\\n\t\t(0x00C00 | (a) << 5 | (b) << 4 | (c) << 3)\n#define NDC_AF_PORTX_RTX_RWX_OSTDN_PC(a, b, c) \\\n\t\t(0x00D00 | (a) << 5 | (b) << 4 | (c) << 3)\n#define NDC_AF_PORTX_RTX_RWX_LAT_PC(a, b, c) \\\n\t\t(0x00E00 | (a) << 5 | (b) << 4 | (c) << 3)\n#define NDC_AF_PORTX_RTX_CANT_ALLOC_PC(a, b) \\\n\t\t(0x00F00 | (a) << 5 | (b) << 4)\n#define NDC_AF_BANKX_HIT_PC(a)\t\t(0x01000 | (a) << 3)\n#define NDC_AF_BANKX_MISS_PC(a)\t\t(0x01100 | (a) << 3)\n#define NDC_AF_BANKX_LINEX_METADATA(a, b) \\\n\t\t(0x10000 | (a) << 12 | (b) << 3)\n\n \n#define LBK_CONST\t\t\t(0x10ull)\n#define LBK_LINK_CFG_P2X\t\t(0x400ull)\n#define LBK_LINK_CFG_X2P\t\t(0x408ull)\n#define LBK_CONST_CHANS\t\t\tGENMASK_ULL(47, 32)\n#define LBK_CONST_DST\t\t\tGENMASK_ULL(31, 28)\n#define LBK_CONST_SRC\t\t\tGENMASK_ULL(27, 24)\n#define LBK_CONST_BUF_SIZE\t\tGENMASK_ULL(23, 0)\n#define LBK_LINK_CFG_RANGE_MASK\t\tGENMASK_ULL(19, 16)\n#define LBK_LINK_CFG_ID_MASK\t\tGENMASK_ULL(11, 6)\n#define LBK_LINK_CFG_BASE_MASK\t\tGENMASK_ULL(5, 0)\n\n \n#define\tAPR_AF_LMT_CFG\t\t\t(0x000ull)\n#define\tAPR_AF_LMT_MAP_BASE\t\t(0x008ull)\n#define\tAPR_AF_LMT_CTL\t\t\t(0x010ull)\n#define APR_LMT_MAP_ENT_DIS_SCH_CMP_SHIFT\t23\n#define APR_LMT_MAP_ENT_SCH_ENA_SHIFT\t\t22\n#define APR_LMT_MAP_ENT_DIS_LINE_PREF_SHIFT\t21\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}