INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2020.2/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'yobuwen' on host 'yobuwen' (Linux_x86_64 version 4.15.0-126-generic) on Fri Feb 19 14:44:25 CST 2021
INFO: [HLS 200-10] On os Ubuntu 16.04.7 LTS
INFO: [HLS 200-10] In directory '/home/yobuwen/hello-one/HLS_prj'
Sourcing Tcl script '/home/yobuwen/hello-one/HLS_prj/example/solution1/csynth.tcl'
INFO: [HLS 200-1510] Running: open_project example 
INFO: [HLS 200-10] Opening project '/home/yobuwen/hello-one/HLS_prj/example'.
INFO: [HLS 200-1510] Running: set_top example_gemv 
INFO: [HLS 200-1510] Running: add_files example_gemv.c 
INFO: [HLS 200-10] Adding design file 'example_gemv.c' to the project
INFO: [HLS 200-1510] Running: add_files -tb A.h 
INFO: [HLS 200-10] Adding test bench file 'A.h' to the project
INFO: [HLS 200-1510] Running: add_files -tb b.h 
INFO: [HLS 200-10] Adding test bench file 'b.h' to the project
INFO: [HLS 200-1510] Running: add_files -tb c.h 
INFO: [HLS 200-10] Adding test bench file 'c.h' to the project
INFO: [HLS 200-1510] Running: add_files -tb test_gemv.c 
INFO: [HLS 200-10] Adding test bench file 'test_gemv.c' to the project
INFO: [HLS 200-1510] Running: open_solution solution1 -flow_target vivado 
INFO: [HLS 200-10] Opening solution '/home/yobuwen/hello-one/HLS_prj/example/solution1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-1510] Running: set_part xc7z010clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 191.547 MB.
INFO: [HLS 200-10] Analyzing design file 'example_gemv.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.44 seconds. CPU system time: 0.24 seconds. Elapsed time: 2.15 seconds; current allocated memory: 191.890 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.46 seconds. CPU system time: 0.35 seconds. Elapsed time: 5.92 seconds; current allocated memory: 194.366 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 194.367 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 195.574 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 194.761 MB.
INFO: [XFORM 203-510] Pipelining loop 'example_gemv_label1' (example_gemv.c:8) in function 'example_gemv' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'example_gemv_label1' (example_gemv.c:8) in function 'example_gemv' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'example_gemv_label0' (example_gemv.c:8) in function 'example_gemv' completely with a factor of 5.
INFO: [XFORM 203-11] Balancing expressions in function 'example_gemv' (example_gemv.c:6:41)...4 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 215.240 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 207.630 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'example_gemv' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'example_gemv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'example_gemv_label1'.
WARNING: [HLS 200-885] Unable to schedule 'load' operation ('A_load_4', example_gemv.c:11) on array 'A' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'A'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 7, loop 'example_gemv_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 208.036 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 208.373 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'example_gemv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'example_gemv/A' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example_gemv/b' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example_gemv/c' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'example_gemv' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_2_1': 5 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'example_gemv'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 209.114 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'example_gemv_mul_32s_32s_32_2_1_Multiplier_0'
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1.58 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.84 seconds; current allocated memory: 217.797 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for example_gemv.
INFO: [VLOG 209-307] Generating Verilog RTL for example_gemv.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 144.68 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 7.2 seconds. CPU system time: 0.67 seconds. Elapsed time: 11.03 seconds; current allocated memory: 217.980 MB.
INFO: [HLS 200-112] Total CPU user time: 11.41 seconds. Total CPU system time: 1.42 seconds. Total elapsed time: 14.15 seconds; peak allocated memory: 217.797 MB.
