--------------------------------------------------------------------------------------------
COMMAND
--------------------------------------------------------------------------------------------

exec> report_checks \
        -path_delay max \
        -through _00fe0c0500000000_p_Instance \
        -format full_clock_expanded \
        -fields {slew cap input_pins nets fanout} \
        -no_line_splits \
        -group_count 1000 \
        -slack_max 40 \
        -digits 2 \
        -unique_paths_to_endpoint \
        
design: caravel
time: Sun Dec 10 16:14:28 UTC 2023

--------------------------------------------------------------------------------------------
REPORT
--------------------------------------------------------------------------------------------

Startpoint: chip_core/_37874_ (falling edge-triggered flip-flop clocked by clk)
Endpoint: chip_core/mprj/j1a/_51892_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                         15.00   15.00   clock clk (fall edge)
                          0.00   15.00   clock source latency
     1    2.99    3.50    0.00   15.00 v clock (in)
                                         clock (net)
                  3.50    0.00   15.00 v padframe/mgmt_clock_input_pad/PAD (gf180mcu_fd_io__in_c)
     1    0.05    0.14    2.25   17.25 v padframe/mgmt_clock_input_pad/Y (gf180mcu_fd_io__in_c)
                                         clock_core (net)
                  0.14    0.00   17.25 v chip_core/input1/I (gf180mcu_fd_sc_mcu7t5v0__buf_20)
     1    0.07    0.09    0.21   17.47 v chip_core/input1/Z (gf180mcu_fd_sc_mcu7t5v0__buf_20)
                                         chip_core/net1 (net)
                  0.09    0.01   17.47 v chip_core/wire2130/I (gf180mcu_fd_sc_mcu7t5v0__buf_20)
     1    0.13    0.11    0.21   17.68 v chip_core/wire2130/Z (gf180mcu_fd_sc_mcu7t5v0__buf_20)
                                         chip_core/net2130 (net)
                  0.12    0.03   17.71 v chip_core/wire2129/I (gf180mcu_fd_sc_mcu7t5v0__buf_20)
     3    0.11    0.11    0.22   17.93 v chip_core/wire2129/Z (gf180mcu_fd_sc_mcu7t5v0__buf_20)
                                         chip_core/net2129 (net)
                  0.11    0.02   17.95 v chip_core/_21442_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
     2    0.03    0.44    0.30   18.25 ^ chip_core/_21442_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
                                         chip_core/_09463_ (net)
                  0.44    0.00   18.25 ^ chip_core/_21454_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     1    0.26    1.92    1.26   19.51 v chip_core/_21454_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                         chip_core/clock_ctrl.core_clk (net)
                  1.93    0.07   19.59 v chip_core/clkbuf_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     2    0.04    0.15    0.60   20.19 v chip_core/clkbuf_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                                         chip_core/clknet_0_clock_ctrl.core_clk (net)
                  0.15    0.00   20.19 v chip_core/clkbuf_1_1_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04    0.14    0.29   20.48 v chip_core/clkbuf_1_1_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                         chip_core/clknet_1_1_0_clock_ctrl.core_clk (net)
                  0.14    0.00   20.48 v chip_core/clkbuf_1_1_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04    0.14    0.28   20.76 v chip_core/clkbuf_1_1_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                         chip_core/clknet_1_1_1_clock_ctrl.core_clk (net)
                  0.14    0.00   20.76 v chip_core/clkbuf_1_1_2_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04    0.14    0.29   21.05 v chip_core/clkbuf_1_1_2_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                         chip_core/clknet_1_1_2_clock_ctrl.core_clk (net)
                  0.14    0.00   21.05 v chip_core/clkbuf_1_1_3_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02    0.11    0.26   21.32 v chip_core/clkbuf_1_1_3_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                         chip_core/clknet_1_1_3_clock_ctrl.core_clk (net)
                  0.11    0.00   21.32 v chip_core/clkbuf_1_1_4_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.07    0.20    0.33   21.64 v chip_core/clkbuf_1_1_4_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                         chip_core/clknet_1_1_4_clock_ctrl.core_clk (net)
                  0.20    0.00   21.64 v chip_core/clkbuf_2_2_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.03    0.13    0.30   21.94 v chip_core/clkbuf_2_2_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                         chip_core/clknet_2_2_0_clock_ctrl.core_clk (net)
                  0.13    0.00   21.94 v chip_core/clkbuf_2_2_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.06    0.18    0.32   22.26 v chip_core/clkbuf_2_2_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                         chip_core/clknet_2_2_1_clock_ctrl.core_clk (net)
                  0.18    0.00   22.26 v chip_core/clkbuf_3_5_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.03    0.12    0.28   22.54 v chip_core/clkbuf_3_5_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                         chip_core/clknet_3_5_0_clock_ctrl.core_clk (net)
                  0.12    0.00   22.55 v chip_core/clkbuf_3_5_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02    0.11    0.25   22.80 v chip_core/clkbuf_3_5_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                         chip_core/clknet_3_5_1_clock_ctrl.core_clk (net)
                  0.11    0.00   22.80 v chip_core/clkbuf_3_5_2_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.06    0.18    0.31   23.11 v chip_core/clkbuf_3_5_2_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                         chip_core/clknet_3_5_2_clock_ctrl.core_clk (net)
                  0.18    0.00   23.11 v chip_core/clkbuf_4_10_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.06    0.19    0.34   23.45 v chip_core/clkbuf_4_10_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                         chip_core/clknet_4_10_0_clock_ctrl.core_clk (net)
                  0.19    0.00   23.45 v chip_core/clkbuf_5_21_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.04    0.15    0.31   23.76 v chip_core/clkbuf_5_21_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                         chip_core/clknet_5_21_0_clock_ctrl.core_clk (net)
                  0.15    0.00   23.76 v chip_core/clkbuf_6_43_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.04    0.15    0.30   24.06 v chip_core/clkbuf_6_43_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                         chip_core/clknet_6_43_0_clock_ctrl.core_clk (net)
                  0.15    0.00   24.06 v chip_core/clkbuf_7_87_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    13    0.35    0.78    0.72   24.78 v chip_core/clkbuf_7_87_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                         chip_core/clknet_7_87_0_clock_ctrl.core_clk (net)
                  0.78    0.01   24.79 v chip_core/clkbuf_leaf_1161_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     3    0.02    0.10    0.40   25.19 v chip_core/clkbuf_leaf_1161_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                                         chip_core/clknet_leaf_1161_clock_ctrl.core_clk (net)
                  0.10    0.00   25.19 v chip_core/_37874_/CLKN (gf180mcu_fd_sc_mcu7t5v0__dffnsnq_4)
     3    0.08    0.33    1.06   26.24 v chip_core/_37874_/Q (gf180mcu_fd_sc_mcu7t5v0__dffnsnq_4)
                                         chip_core/clock_ctrl.reset_delay[0] (net)
                  0.33    0.00   26.24 v chip_core/max_length1744/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     1    0.09    0.24    0.40   26.64 v chip_core/max_length1744/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         chip_core/net1744 (net)
                  0.24    0.01   26.65 v chip_core/wire1743/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     6    0.05    0.11    0.27   26.92 v chip_core/wire1743/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         chip_core/net1743 (net)
                  0.11    0.00   26.92 v chip_core/wire1742/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     3    0.04    0.15    0.29   27.20 v chip_core/wire1742/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                         chip_core/net1742 (net)
                  0.15    0.00   27.20 v chip_core/wire1741/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     2    0.01    0.09    0.25   27.45 v chip_core/wire1741/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                         chip_core/net1741 (net)
                  0.09    0.00   27.45 v chip_core/mprj/j1a/input11/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     8    0.09    0.38    0.45   27.89 v chip_core/mprj/j1a/input11/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         chip_core/mprj/j1a/net11 (net)
                  0.38    0.01   27.91 v chip_core/mprj/j1a/_39272_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.02    0.29    0.48   28.39 v chip_core/mprj/j1a/_39272_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         chip_core/mprj/j1a/_17950_ (net)
                  0.29    0.00   28.39 v chip_core/mprj/j1a/_40484_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.01    0.20    0.19   28.58 ^ chip_core/mprj/j1a/_40484_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         chip_core/mprj/j1a/_00059_ (net)
                  0.20    0.00   28.58 ^ chip_core/mprj/j1a/_51892_/SETN (gf180mcu_fd_sc_mcu7t5v0__dffsnq_1)
                                 28.58   data arrival time

                         30.00   30.00   clock clk (rise edge)
                          0.00   30.00   clock source latency
     1    2.96    2.00    0.00   30.00 ^ clock (in)
                                         clock (net)
                  2.00    0.00   30.00 ^ padframe/mgmt_clock_input_pad/PAD (gf180mcu_fd_io__in_c)
     1    0.05    0.22    0.96   30.96 ^ padframe/mgmt_clock_input_pad/Y (gf180mcu_fd_io__in_c)
                                         clock_core (net)
                  0.22    0.00   30.96 ^ chip_core/input1/I (gf180mcu_fd_sc_mcu7t5v0__buf_20)
     1    0.07    0.11    0.19   31.15 ^ chip_core/input1/Z (gf180mcu_fd_sc_mcu7t5v0__buf_20)
                                         chip_core/net1 (net)
                  0.11    0.01   31.16 ^ chip_core/wire2130/I (gf180mcu_fd_sc_mcu7t5v0__buf_20)
     1    0.13    0.14    0.18   31.34 ^ chip_core/wire2130/Z (gf180mcu_fd_sc_mcu7t5v0__buf_20)
                                         chip_core/net2130 (net)
                  0.15    0.02   31.37 ^ chip_core/wire2129/I (gf180mcu_fd_sc_mcu7t5v0__buf_20)
     3    0.11    0.13    0.19   31.56 ^ chip_core/wire2129/Z (gf180mcu_fd_sc_mcu7t5v0__buf_20)
                                         chip_core/net2129 (net)
                  0.14    0.02   31.57 ^ chip_core/_21442_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
     2    0.03    0.27    0.18   31.75 v chip_core/_21442_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
                                         chip_core/_09463_ (net)
                  0.27    0.00   31.75 v chip_core/_21454_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     1    0.26    2.31    1.34   33.10 ^ chip_core/_21454_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                         chip_core/clock_ctrl.core_clk (net)
                  2.32    0.07   33.16 ^ chip_core/clkbuf_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     2    0.04    0.16    0.44   33.60 ^ chip_core/clkbuf_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                                         chip_core/clknet_0_clock_ctrl.core_clk (net)
                  0.16    0.00   33.61 ^ chip_core/clkbuf_1_0_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04    0.14    0.26   33.86 ^ chip_core/clkbuf_1_0_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                         chip_core/clknet_1_0_0_clock_ctrl.core_clk (net)
                  0.14    0.00   33.86 ^ chip_core/clkbuf_1_0_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.03    0.12    0.24   34.11 ^ chip_core/clkbuf_1_0_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                         chip_core/clknet_1_0_1_clock_ctrl.core_clk (net)
                  0.12    0.00   34.11 ^ chip_core/clkbuf_1_0_2_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04    0.14    0.25   34.36 ^ chip_core/clkbuf_1_0_2_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                         chip_core/clknet_1_0_2_clock_ctrl.core_clk (net)
                  0.14    0.00   34.37 ^ chip_core/clkbuf_1_0_3_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02    0.10    0.23   34.59 ^ chip_core/clkbuf_1_0_3_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                         chip_core/clknet_1_0_3_clock_ctrl.core_clk (net)
                  0.10    0.00   34.59 ^ chip_core/clkbuf_1_0_4_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.08    0.21    0.29   34.89 ^ chip_core/clkbuf_1_0_4_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                         chip_core/clknet_1_0_4_clock_ctrl.core_clk (net)
                  0.21    0.00   34.89 ^ chip_core/clkbuf_2_1_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.03    0.13    0.26   35.15 ^ chip_core/clkbuf_2_1_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                         chip_core/clknet_2_1_0_clock_ctrl.core_clk (net)
                  0.13    0.00   35.15 ^ chip_core/clkbuf_2_1_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.07    0.20    0.29   35.44 ^ chip_core/clkbuf_2_1_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                         chip_core/clknet_2_1_1_clock_ctrl.core_clk (net)
                  0.20    0.00   35.45 ^ chip_core/clkbuf_3_2_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04    0.14    0.27   35.71 ^ chip_core/clkbuf_3_2_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                         chip_core/clknet_3_2_0_clock_ctrl.core_clk (net)
                  0.14    0.00   35.72 ^ chip_core/clkbuf_3_2_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02    0.11    0.23   35.95 ^ chip_core/clkbuf_3_2_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                         chip_core/clknet_3_2_1_clock_ctrl.core_clk (net)
                  0.11    0.00   35.95 ^ chip_core/clkbuf_3_2_2_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.07    0.19    0.28   36.23 ^ chip_core/clkbuf_3_2_2_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                         chip_core/clknet_3_2_2_clock_ctrl.core_clk (net)
                  0.19    0.00   36.23 ^ chip_core/clkbuf_4_5_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.07    0.20    0.30   36.53 ^ chip_core/clkbuf_4_5_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                         chip_core/clknet_4_5_0_clock_ctrl.core_clk (net)
                  0.20    0.00   36.54 ^ chip_core/clkbuf_5_10_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.04    0.15    0.27   36.81 ^ chip_core/clkbuf_5_10_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                         chip_core/clknet_5_10_0_clock_ctrl.core_clk (net)
                  0.15    0.00   36.81 ^ chip_core/clkbuf_6_21_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.04    0.14    0.26   37.07 ^ chip_core/clkbuf_6_21_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                         chip_core/clknet_6_21_0_clock_ctrl.core_clk (net)
                  0.14    0.00   37.07 ^ chip_core/clkbuf_7_42_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.24    0.51    0.48   37.55 ^ chip_core/clkbuf_7_42_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                         chip_core/clknet_7_42_0_clock_ctrl.core_clk (net)
                  0.51    0.00   37.55 ^ chip_core/clkbuf_opt_2_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     1    0.04    0.11    0.30   37.85 ^ chip_core/clkbuf_opt_2_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                                         chip_core/clknet_opt_2_0_clock_ctrl.core_clk (net)
                  0.11    0.00   37.85 ^ chip_core/clkbuf_opt_2_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     2    0.02    0.09    0.21   38.07 ^ chip_core/clkbuf_opt_2_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                                         chip_core/clknet_opt_2_1_clock_ctrl.core_clk (net)
                  0.09    0.00   38.07 ^ chip_core/mprj/j1a/clkbuf_0_boardClk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.19    0.24    0.31   38.38 ^ chip_core/mprj/j1a/clkbuf_0_boardClk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         chip_core/mprj/j1a/clknet_0_boardClk (net)
                  0.24    0.02   38.39 ^ chip_core/mprj/j1a/clkbuf_1_0_0_boardClk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.18    0.39    0.43   38.82 ^ chip_core/mprj/j1a/clkbuf_1_0_0_boardClk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                         chip_core/mprj/j1a/clknet_1_0_0_boardClk (net)
                  0.39    0.01   38.83 ^ chip_core/mprj/j1a/clkbuf_3_0_0_boardClk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    16    0.25    0.53    0.53   39.36 ^ chip_core/mprj/j1a/clkbuf_3_0_0_boardClk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                         chip_core/mprj/j1a/clknet_3_0_0_boardClk (net)
                  0.53    0.02   39.38 ^ chip_core/mprj/j1a/clkbuf_6_1_0_boardClk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     4    0.07    0.20    0.36   39.74 ^ chip_core/mprj/j1a/clkbuf_6_1_0_boardClk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                         chip_core/mprj/j1a/clknet_6_1_0_boardClk (net)
                  0.20    0.00   39.74 ^ chip_core/mprj/j1a/clkbuf_7_2__f_boardClk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    10    0.13    0.19    0.31   40.05 ^ chip_core/mprj/j1a/clkbuf_7_2__f_boardClk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         chip_core/mprj/j1a/clknet_7_2__leaf_boardClk (net)
                  0.19    0.00   40.05 ^ chip_core/mprj/j1a/clkbuf_leaf_6_boardClk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.02    0.09    0.23   40.29 ^ chip_core/mprj/j1a/clkbuf_leaf_6_boardClk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         chip_core/mprj/j1a/clknet_leaf_6_boardClk (net)
                  0.09    0.00   40.29 ^ chip_core/mprj/j1a/_51892_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffsnq_1)
                         -0.10   40.19   clock uncertainty
                          0.23   40.41   clock reconvergence pessimism
                          0.02   40.44   library recovery time
                                 40.44   data required time
-----------------------------------------------------------------------------
                                 40.44   data required time
                                -28.58   data arrival time
-----------------------------------------------------------------------------
                                 11.86   slack (MET)


Startpoint: chip_core/_37874_ (falling edge-triggered flip-flop clocked by clk)
Endpoint: chip_core/mprj/j1a/_52011_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                         15.00   15.00   clock clk (fall edge)
                          0.00   15.00   clock source latency
     1    2.99    3.50    0.00   15.00 v clock (in)
                                         clock (net)
                  3.50    0.00   15.00 v padframe/mgmt_clock_input_pad/PAD (gf180mcu_fd_io__in_c)
     1    0.05    0.14    2.25   17.25 v padframe/mgmt_clock_input_pad/Y (gf180mcu_fd_io__in_c)
                                         clock_core (net)
                  0.14    0.00   17.25 v chip_core/input1/I (gf180mcu_fd_sc_mcu7t5v0__buf_20)
     1    0.07    0.09    0.21   17.47 v chip_core/input1/Z (gf180mcu_fd_sc_mcu7t5v0__buf_20)
                                         chip_core/net1 (net)
                  0.09    0.01   17.47 v chip_core/wire2130/I (gf180mcu_fd_sc_mcu7t5v0__buf_20)
     1    0.13    0.11    0.21   17.68 v chip_core/wire2130/Z (gf180mcu_fd_sc_mcu7t5v0__buf_20)
                                         chip_core/net2130 (net)
                  0.12    0.03   17.71 v chip_core/wire2129/I (gf180mcu_fd_sc_mcu7t5v0__buf_20)
     3    0.11    0.11    0.22   17.93 v chip_core/wire2129/Z (gf180mcu_fd_sc_mcu7t5v0__buf_20)
                                         chip_core/net2129 (net)
                  0.11    0.02   17.95 v chip_core/_21442_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
     2    0.03    0.44    0.30   18.25 ^ chip_core/_21442_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
                                         chip_core/_09463_ (net)
                  0.44    0.00   18.25 ^ chip_core/_21454_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     1    0.26    1.92    1.26   19.51 v chip_core/_21454_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                         chip_core/clock_ctrl.core_clk (net)
                  1.93    0.07   19.59 v chip_core/clkbuf_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     2    0.04    0.15    0.60   20.19 v chip_core/clkbuf_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                                         chip_core/clknet_0_clock_ctrl.core_clk (net)
                  0.15    0.00   20.19 v chip_core/clkbuf_1_1_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04    0.14    0.29   20.48 v chip_core/clkbuf_1_1_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                         chip_core/clknet_1_1_0_clock_ctrl.core_clk (net)
                  0.14    0.00   20.48 v chip_core/clkbuf_1_1_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04    0.14    0.28   20.76 v chip_core/clkbuf_1_1_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                         chip_core/clknet_1_1_1_clock_ctrl.core_clk (net)
                  0.14    0.00   20.76 v chip_core/clkbuf_1_1_2_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04    0.14    0.29   21.05 v chip_core/clkbuf_1_1_2_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                         chip_core/clknet_1_1_2_clock_ctrl.core_clk (net)
                  0.14    0.00   21.05 v chip_core/clkbuf_1_1_3_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02    0.11    0.26   21.32 v chip_core/clkbuf_1_1_3_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                         chip_core/clknet_1_1_3_clock_ctrl.core_clk (net)
                  0.11    0.00   21.32 v chip_core/clkbuf_1_1_4_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.07    0.20    0.33   21.64 v chip_core/clkbuf_1_1_4_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                         chip_core/clknet_1_1_4_clock_ctrl.core_clk (net)
                  0.20    0.00   21.64 v chip_core/clkbuf_2_2_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.03    0.13    0.30   21.94 v chip_core/clkbuf_2_2_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                         chip_core/clknet_2_2_0_clock_ctrl.core_clk (net)
                  0.13    0.00   21.94 v chip_core/clkbuf_2_2_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.06    0.18    0.32   22.26 v chip_core/clkbuf_2_2_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                         chip_core/clknet_2_2_1_clock_ctrl.core_clk (net)
                  0.18    0.00   22.26 v chip_core/clkbuf_3_5_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.03    0.12    0.28   22.54 v chip_core/clkbuf_3_5_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                         chip_core/clknet_3_5_0_clock_ctrl.core_clk (net)
                  0.12    0.00   22.55 v chip_core/clkbuf_3_5_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02    0.11    0.25   22.80 v chip_core/clkbuf_3_5_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                         chip_core/clknet_3_5_1_clock_ctrl.core_clk (net)
                  0.11    0.00   22.80 v chip_core/clkbuf_3_5_2_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.06    0.18    0.31   23.11 v chip_core/clkbuf_3_5_2_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                         chip_core/clknet_3_5_2_clock_ctrl.core_clk (net)
                  0.18    0.00   23.11 v chip_core/clkbuf_4_10_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.06    0.19    0.34   23.45 v chip_core/clkbuf_4_10_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                         chip_core/clknet_4_10_0_clock_ctrl.core_clk (net)
                  0.19    0.00   23.45 v chip_core/clkbuf_5_21_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.04    0.15    0.31   23.76 v chip_core/clkbuf_5_21_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                         chip_core/clknet_5_21_0_clock_ctrl.core_clk (net)
                  0.15    0.00   23.76 v chip_core/clkbuf_6_43_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.04    0.15    0.30   24.06 v chip_core/clkbuf_6_43_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                         chip_core/clknet_6_43_0_clock_ctrl.core_clk (net)
                  0.15    0.00   24.06 v chip_core/clkbuf_7_87_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    13    0.35    0.78    0.72   24.78 v chip_core/clkbuf_7_87_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                         chip_core/clknet_7_87_0_clock_ctrl.core_clk (net)
                  0.78    0.01   24.79 v chip_core/clkbuf_leaf_1161_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     3    0.02    0.10    0.40   25.19 v chip_core/clkbuf_leaf_1161_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                                         chip_core/clknet_leaf_1161_clock_ctrl.core_clk (net)
                  0.10    0.00   25.19 v chip_core/_37874_/CLKN (gf180mcu_fd_sc_mcu7t5v0__dffnsnq_4)
     3    0.08    0.33    1.06   26.24 v chip_core/_37874_/Q (gf180mcu_fd_sc_mcu7t5v0__dffnsnq_4)
                                         chip_core/clock_ctrl.reset_delay[0] (net)
                  0.33    0.00   26.24 v chip_core/max_length1744/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     1    0.09    0.24    0.40   26.64 v chip_core/max_length1744/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         chip_core/net1744 (net)
                  0.24    0.01   26.65 v chip_core/wire1743/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     6    0.05    0.11    0.27   26.92 v chip_core/wire1743/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         chip_core/net1743 (net)
                  0.11    0.00   26.92 v chip_core/wire1742/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     3    0.04    0.15    0.29   27.20 v chip_core/wire1742/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                         chip_core/net1742 (net)
                  0.15    0.00   27.20 v chip_core/wire1741/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     2    0.01    0.09    0.25   27.45 v chip_core/wire1741/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                         chip_core/net1741 (net)
                  0.09    0.00   27.45 v chip_core/mprj/j1a/input11/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     8    0.09    0.38    0.45   27.89 v chip_core/mprj/j1a/input11/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         chip_core/mprj/j1a/net11 (net)
                  0.38    0.01   27.91 v chip_core/mprj/j1a/_39272_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.02    0.29    0.48   28.39 v chip_core/mprj/j1a/_39272_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         chip_core/mprj/j1a/_17950_ (net)
                  0.29    0.00   28.39 v chip_core/mprj/j1a/_40779_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.01    0.20    0.18   28.57 ^ chip_core/mprj/j1a/_40779_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         chip_core/mprj/j1a/_00060_ (net)
                  0.20    0.00   28.57 ^ chip_core/mprj/j1a/_52011_/SETN (gf180mcu_fd_sc_mcu7t5v0__dffsnq_1)
                                 28.57   data arrival time

                         30.00   30.00   clock clk (rise edge)
                          0.00   30.00   clock source latency
     1    2.96    2.00    0.00   30.00 ^ clock (in)
                                         clock (net)
                  2.00    0.00   30.00 ^ padframe/mgmt_clock_input_pad/PAD (gf180mcu_fd_io__in_c)
     1    0.05    0.22    0.96   30.96 ^ padframe/mgmt_clock_input_pad/Y (gf180mcu_fd_io__in_c)
                                         clock_core (net)
                  0.22    0.00   30.96 ^ chip_core/input1/I (gf180mcu_fd_sc_mcu7t5v0__buf_20)
     1    0.07    0.11    0.19   31.15 ^ chip_core/input1/Z (gf180mcu_fd_sc_mcu7t5v0__buf_20)
                                         chip_core/net1 (net)
                  0.11    0.01   31.16 ^ chip_core/wire2130/I (gf180mcu_fd_sc_mcu7t5v0__buf_20)
     1    0.13    0.14    0.18   31.34 ^ chip_core/wire2130/Z (gf180mcu_fd_sc_mcu7t5v0__buf_20)
                                         chip_core/net2130 (net)
                  0.15    0.02   31.37 ^ chip_core/wire2129/I (gf180mcu_fd_sc_mcu7t5v0__buf_20)
     3    0.11    0.13    0.19   31.56 ^ chip_core/wire2129/Z (gf180mcu_fd_sc_mcu7t5v0__buf_20)
                                         chip_core/net2129 (net)
                  0.14    0.02   31.57 ^ chip_core/_21442_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
     2    0.03    0.27    0.18   31.75 v chip_core/_21442_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
                                         chip_core/_09463_ (net)
                  0.27    0.00   31.75 v chip_core/_21454_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     1    0.26    2.31    1.34   33.10 ^ chip_core/_21454_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                         chip_core/clock_ctrl.core_clk (net)
                  2.32    0.07   33.16 ^ chip_core/clkbuf_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     2    0.04    0.16    0.44   33.60 ^ chip_core/clkbuf_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                                         chip_core/clknet_0_clock_ctrl.core_clk (net)
                  0.16    0.00   33.61 ^ chip_core/clkbuf_1_0_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04    0.14    0.26   33.86 ^ chip_core/clkbuf_1_0_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                         chip_core/clknet_1_0_0_clock_ctrl.core_clk (net)
                  0.14    0.00   33.86 ^ chip_core/clkbuf_1_0_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.03    0.12    0.24   34.11 ^ chip_core/clkbuf_1_0_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                         chip_core/clknet_1_0_1_clock_ctrl.core_clk (net)
                  0.12    0.00   34.11 ^ chip_core/clkbuf_1_0_2_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04    0.14    0.25   34.36 ^ chip_core/clkbuf_1_0_2_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                         chip_core/clknet_1_0_2_clock_ctrl.core_clk (net)
                  0.14    0.00   34.37 ^ chip_core/clkbuf_1_0_3_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02    0.10    0.23   34.59 ^ chip_core/clkbuf_1_0_3_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                         chip_core/clknet_1_0_3_clock_ctrl.core_clk (net)
                  0.10    0.00   34.59 ^ chip_core/clkbuf_1_0_4_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.08    0.21    0.29   34.89 ^ chip_core/clkbuf_1_0_4_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                         chip_core/clknet_1_0_4_clock_ctrl.core_clk (net)
                  0.21    0.00   34.89 ^ chip_core/clkbuf_2_1_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.03    0.13    0.26   35.15 ^ chip_core/clkbuf_2_1_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                         chip_core/clknet_2_1_0_clock_ctrl.core_clk (net)
                  0.13    0.00   35.15 ^ chip_core/clkbuf_2_1_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.07    0.20    0.29   35.44 ^ chip_core/clkbuf_2_1_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                         chip_core/clknet_2_1_1_clock_ctrl.core_clk (net)
                  0.20    0.00   35.45 ^ chip_core/clkbuf_3_2_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04    0.14    0.27   35.71 ^ chip_core/clkbuf_3_2_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                         chip_core/clknet_3_2_0_clock_ctrl.core_clk (net)
                  0.14    0.00   35.72 ^ chip_core/clkbuf_3_2_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02    0.11    0.23   35.95 ^ chip_core/clkbuf_3_2_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                         chip_core/clknet_3_2_1_clock_ctrl.core_clk (net)
                  0.11    0.00   35.95 ^ chip_core/clkbuf_3_2_2_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.07    0.19    0.28   36.23 ^ chip_core/clkbuf_3_2_2_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                         chip_core/clknet_3_2_2_clock_ctrl.core_clk (net)
                  0.19    0.00   36.23 ^ chip_core/clkbuf_4_5_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.07    0.20    0.30   36.53 ^ chip_core/clkbuf_4_5_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                         chip_core/clknet_4_5_0_clock_ctrl.core_clk (net)
                  0.20    0.00   36.54 ^ chip_core/clkbuf_5_10_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.04    0.15    0.27   36.81 ^ chip_core/clkbuf_5_10_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                         chip_core/clknet_5_10_0_clock_ctrl.core_clk (net)
                  0.15    0.00   36.81 ^ chip_core/clkbuf_6_21_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.04    0.14    0.26   37.07 ^ chip_core/clkbuf_6_21_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                         chip_core/clknet_6_21_0_clock_ctrl.core_clk (net)
                  0.14    0.00   37.07 ^ chip_core/clkbuf_7_42_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.24    0.51    0.48   37.55 ^ chip_core/clkbuf_7_42_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                         chip_core/clknet_7_42_0_clock_ctrl.core_clk (net)
                  0.51    0.00   37.55 ^ chip_core/clkbuf_opt_2_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     1    0.04    0.11    0.30   37.85 ^ chip_core/clkbuf_opt_2_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                                         chip_core/clknet_opt_2_0_clock_ctrl.core_clk (net)
                  0.11    0.00   37.85 ^ chip_core/clkbuf_opt_2_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     2    0.02    0.09    0.21   38.07 ^ chip_core/clkbuf_opt_2_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                                         chip_core/clknet_opt_2_1_clock_ctrl.core_clk (net)
                  0.09    0.00   38.07 ^ chip_core/mprj/j1a/clkbuf_0_boardClk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.19    0.24    0.31   38.38 ^ chip_core/mprj/j1a/clkbuf_0_boardClk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         chip_core/mprj/j1a/clknet_0_boardClk (net)
                  0.24    0.02   38.39 ^ chip_core/mprj/j1a/clkbuf_1_0_0_boardClk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.18    0.39    0.43   38.82 ^ chip_core/mprj/j1a/clkbuf_1_0_0_boardClk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                         chip_core/mprj/j1a/clknet_1_0_0_boardClk (net)
                  0.39    0.01   38.83 ^ chip_core/mprj/j1a/clkbuf_3_0_0_boardClk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    16    0.25    0.53    0.53   39.36 ^ chip_core/mprj/j1a/clkbuf_3_0_0_boardClk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                         chip_core/mprj/j1a/clknet_3_0_0_boardClk (net)
                  0.53    0.02   39.38 ^ chip_core/mprj/j1a/clkbuf_6_1_0_boardClk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     4    0.07    0.20    0.36   39.74 ^ chip_core/mprj/j1a/clkbuf_6_1_0_boardClk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                         chip_core/mprj/j1a/clknet_6_1_0_boardClk (net)
                  0.20    0.00   39.74 ^ chip_core/mprj/j1a/clkbuf_7_2__f_boardClk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    10    0.13    0.19    0.31   40.05 ^ chip_core/mprj/j1a/clkbuf_7_2__f_boardClk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         chip_core/mprj/j1a/clknet_7_2__leaf_boardClk (net)
                  0.19    0.00   40.05 ^ chip_core/mprj/j1a/clkbuf_leaf_6_boardClk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.02    0.09    0.23   40.29 ^ chip_core/mprj/j1a/clkbuf_leaf_6_boardClk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         chip_core/mprj/j1a/clknet_leaf_6_boardClk (net)
                  0.09    0.00   40.29 ^ chip_core/mprj/j1a/_52011_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffsnq_1)
                         -0.10   40.19   clock uncertainty
                          0.23   40.41   clock reconvergence pessimism
                          0.02   40.44   library recovery time
                                 40.44   data required time
-----------------------------------------------------------------------------
                                 40.44   data required time
                                -28.57   data arrival time
-----------------------------------------------------------------------------
                                 11.87   slack (MET)


min:
reg-reg: 0/0
reg-output: 0/0
input-reg: 0/0
input-output: 0/0
max:
reg-reg: 0/2
reg-output: 0/0
input-reg: 0/0
input-output: 0/0
