#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sun Mar 24 00:28:09 2019
# Process ID: 3832
# Current directory: C:/Users/melik/eclipse-workspace/zyboz7_workshop/vivado_project/proj
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent4444 C:\Users\melik\eclipse-workspace\zyboz7_workshop\vivado_project\proj\zyboz7_pcam.xpr
# Log file: C:/Users/melik/eclipse-workspace/zyboz7_workshop/vivado_project/proj/vivado.log
# Journal file: C:/Users/melik/eclipse-workspace/zyboz7_workshop/vivado_project/proj\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/melik/eclipse-workspace/zyboz7_workshop/vivado_project/proj/zyboz7_pcam.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/melik/eclipse-workspace/zyboz7_workshop/vivado_project/repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/melik/eclipse-workspace/edge_detect/solution1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'system.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
system_edge_detect_0_0

open_project: Time (s): cpu = 00:01:05 ; elapsed = 00:01:07 . Memory (MB): peak = 939.012 ; gain = 271.668
update_compile_order -fileset sources_1
open_bd_design {C:/Users/melik/eclipse-workspace/zyboz7_workshop/vivado_project/proj/zyboz7_pcam.srcs/sources_1/bd/system/system.bd}
Adding cell -- xilinx.com:ip:axi_vdma:6.3 - axi_vdma_0
Adding cell -- xilinx.com:hls:edge_detect:1.0 - edge_detect_0
Adding cell -- xilinx.com:module_ref:DVIClocking:1.0 - DVIClocking_0
Adding cell -- digilentinc.com:ip:rgb2dvi:1.4 - rgb2dvi_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_vid_clk_dyn
Adding cell -- xilinx.com:ip:v_axi4s_vid_out:4.0 - v_axi4s_vid_out_0
Adding cell -- xilinx.com:ip:clk_wiz:6.0 - video_dynclk
Adding cell -- xilinx.com:ip:v_tc:6.1 - vtg
WARNING: [BD 41-1731] Type mismatch between connected pins: /video_out/DVIClocking_0/SerialClk(undef) and /video_out/rgb2dvi_0/SerialClk(clk)
WARNING: [BD 41-1731] Type mismatch between connected pins: /video_out/DVIClocking_0/PixelClk(undef) and /video_out/rgb2dvi_0/PixelClk(clk)
WARNING: [BD 41-1731] Type mismatch between connected pins: /video_out/DVIClocking_0/PixelClk(undef) and /video_out/rst_vid_clk_dyn/slowest_sync_clk(clk)
WARNING: [BD 41-1731] Type mismatch between connected pins: /video_out/DVIClocking_0/PixelClk(undef) and /video_out/v_axi4s_vid_out_0/vid_io_out_clk(clk)
WARNING: [BD 41-1731] Type mismatch between connected pins: /video_out/DVIClocking_0/PixelClk(undef) and /video_out/vtg/clk(clk)
WARNING: [BD 41-1731] Type mismatch between connected pins: /video_out/v_axi4s_vid_out_0/locked(undef) and /video_out/rgb2dvi_0/aRst_n(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /video_out/video_dynclk/pxl_clk_5x(clk) and /video_out/DVIClocking_0/PixelClk5X(undef)
Adding cell -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_clk_wiz_0_50M
Adding cell -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- digilentinc.com:user:AXI_BayerToRGB:1.0 - AXI_BayerToRGB_1
Adding cell -- digilentinc.com:user:AXI_GammaCorrection:1.0 - AXI_GammaCorrection_0
Adding cell -- digilentinc.com:ip:MIPI_CSI_2_RX:1.0 - MIPI_CSI_2_RX_0
Adding cell -- digilentinc.com:ip:MIPI_D_PHY_RX:1.0 - MIPI_D_PHY_RX_0
Successfully read diagram <system> from BD file <C:/Users/melik/eclipse-workspace/zyboz7_workshop/vivado_project/proj/zyboz7_pcam.srcs/sources_1/bd/system/system.bd>
open_bd_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 985.445 ; gain = 32.305
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:hls:edge_detect:1.0 [get_ips  system_edge_detect_0_0] -log ip_upgrade.log
Upgrading 'C:/Users/melik/eclipse-workspace/zyboz7_workshop/vivado_project/proj/zyboz7_pcam.srcs/sources_1/bd/system/system.bd'
INFO: [IP_Flow 19-3422] Upgraded system_edge_detect_0_0 (Edge_detect 1.0) from revision 1903182127 to revision 1903231550
Wrote  : <C:/Users/melik/eclipse-workspace/zyboz7_workshop/vivado_project/proj/zyboz7_pcam.srcs/sources_1/bd/system/system.bd> 
Wrote  : <C:/Users/melik/eclipse-workspace/zyboz7_workshop/vivado_project/proj/zyboz7_pcam.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/melik/eclipse-workspace/zyboz7_workshop/vivado_project/proj/ip_upgrade.log'.
upgrade_ip: Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 1022.539 ; gain = 29.723
export_ip_user_files -of_objects [get_ips system_edge_detect_0_0] -no_script -sync -force -quiet
validate_bd_design
WARNING: [BD 41-721] Attempt to set value '50000000' on disabled parameter 'C_S_AXI_LITE_FREQ_HZ' of cell '/camera_in/MIPI_D_PHY_RX_0' is ignored
WARNING: [BD 41-721] Attempt to set value '200000000' on disabled parameter 'kRefClkFreqHz' of cell '/camera_in/MIPI_D_PHY_RX_0' is ignored
INFO: [digilentinc.com:ip:MIPI_CSI_2_RX:1.0-17] /camera_in/MIPI_CSI_2_RX_0Verified that video_aclk frequency can handle RxByteClkHS frequency. AXI-Stream bandwidth 600000000 Pix/s >= PPI bandwidth 134400000.0 Pix/s
INFO: [digilentinc.com:ip:MIPI_D_PHY_RX:1.0-17] /camera_in/MIPI_D_PHY_RX_0FREQ_HZ of 50000000 propagated into CONFIG.C_S_AXI_LITE_FREQ_HZ
INFO: [digilentinc.com:ip:MIPI_D_PHY_RX:1.0-17] /camera_in/MIPI_D_PHY_RX_0FREQ_HZ of 200000000 propagated into CONFIG.kRefClkFreqHz
INFO: [digilentinc.com:ip:MIPI_D_PHY_RX:1.0-17] /camera_in/MIPI_D_PHY_RX_0FREQ_HZ of 84000000 propagated onto RxByteClkHS
WARNING: [xilinx.com:ip:v_axi4s_vid_out:4.0-307] /video_out/v_axi4s_vid_out_0 video_in-TDATA: Bus sub-field mismatch. /video_out/v_axi4s_vid_out_0 field count: 3. /video_out video_in-TDATA field count: 1.
INFO: [xilinx.com:ip:v_axi4s_vid_out:4.0-316] /video_out/v_axi4s_vid_out_0 video_in-TDATA: Sub-fields: rows_0_cols_0_G(8:0), rows_0_cols_0_B(16:8), rows_0_cols_0_R(24:16). /video_out video_in-TDATA sub-fields: integer(32:0)
CRITICAL WARNING: [BD 41-237] Bus Interface property TDATA_NUM_BYTES does not match between /edge_detect_0/stream_in(4) and /axi_vdma_0/M_AXIS_MM2S(3)
CRITICAL WARNING: [BD 41-237] Bus Interface property TDATA_NUM_BYTES does not match between /video_out/v_axi4s_vid_out_0/video_in(3) and /edge_detect_0/stream_out(4)
WARNING: [BD 41-927] Following properties on pin /camera_in/AXI_BayerToRGB_1/StreamClk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_clk_wiz_0_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /camera_in/AXI_GammaCorrection_0/StreamClk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_clk_wiz_0_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /camera_in/AXI_GammaCorrection_0/AxiLiteClk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_clk_wiz_0_0_clk_out1 
validate_bd_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1051.477 ; gain = 22.211
save_bd_design
Wrote  : <C:/Users/melik/eclipse-workspace/zyboz7_workshop/vivado_project/proj/zyboz7_pcam.srcs/sources_1/bd/system/system.bd> 
Wrote  : <C:/Users/melik/eclipse-workspace/zyboz7_workshop/vivado_project/proj/zyboz7_pcam.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
reset_run synth_1
reset_run system_v_axi4s_vid_out_0_0_synth_1
reset_run system_vtg_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
INFO: [BD 41-1662] The design 'system.bd' is already validated. Therefore parameter propagation will not be re-run.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/video_out/v_axi4s_vid_out_0/s_axis_video_tdata'(24) to net 'edge_detect_0_stream_out_TDATA'(32) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/edge_detect_0/stream_in_TDATA'(32) to net 'axi_vdma_0_M_AXIS_MM2S_TDATA'(24) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/edge_detect_0/stream_in_TKEEP'(4) to net 'axi_vdma_0_M_AXIS_MM2S_TKEEP'(3) - Only lower order bits will be connected.
VHDL Output written to : C:/Users/melik/eclipse-workspace/zyboz7_workshop/vivado_project/proj/zyboz7_pcam.srcs/sources_1/bd/system/synth/system.vhd
WARNING: [BD 41-235] Width mismatch when connecting pin: '/video_out/v_axi4s_vid_out_0/s_axis_video_tdata'(24) to net 'edge_detect_0_stream_out_TDATA'(32) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/edge_detect_0/stream_in_TDATA'(32) to net 'axi_vdma_0_M_AXIS_MM2S_TDATA'(24) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/edge_detect_0/stream_in_TKEEP'(4) to net 'axi_vdma_0_M_AXIS_MM2S_TKEEP'(3) - Only lower order bits will be connected.
VHDL Output written to : C:/Users/melik/eclipse-workspace/zyboz7_workshop/vivado_project/proj/zyboz7_pcam.srcs/sources_1/bd/system/sim/system.vhd
VHDL Output written to : C:/Users/melik/eclipse-workspace/zyboz7_workshop/vivado_project/proj/zyboz7_pcam.srcs/sources_1/bd/system/hdl/system_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_vdma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block video_out/DVIClocking_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block video_out/rgb2dvi_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block video_out/rst_vid_clk_dyn .
INFO: [BD 41-1029] Generation completed for the IP Integrator block video_out/v_axi4s_vid_out_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block video_out/video_dynclk .
INFO: [BD 41-1029] Generation completed for the IP Integrator block video_out/vtg .
INFO: [BD 41-1029] Generation completed for the IP Integrator block control_block/clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block control_block/processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block control_block/rst_clk_wiz_0_50M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block control_block/xlconcat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block camera_in/AXI_BayerToRGB_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block camera_in/AXI_GammaCorrection_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block camera_in/MIPI_CSI_2_RX_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block camera_in/MIPI_D_PHY_RX_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block edge_detect_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block control_block/ps7_0_axi_periph/xbar .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/melik/eclipse-workspace/zyboz7_workshop/vivado_project/proj/zyboz7_pcam.srcs/sources_1/bd/system/ip/system_auto_pc_2/system_auto_pc_2_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block control_block/ps7_0_axi_periph/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/melik/eclipse-workspace/zyboz7_workshop/vivado_project/proj/zyboz7_pcam.srcs/sources_1/bd/system/ip/system_auto_pc_1/system_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block control_block/axi_mem_intercon_1/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/melik/eclipse-workspace/zyboz7_workshop/vivado_project/proj/zyboz7_pcam.srcs/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block control_block/axi_mem_intercon/s00_couplers/auto_pc .
Exporting to file C:/Users/melik/eclipse-workspace/zyboz7_workshop/vivado_project/proj/zyboz7_pcam.srcs/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file C:/Users/melik/eclipse-workspace/zyboz7_workshop/vivado_project/proj/zyboz7_pcam.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File C:/Users/melik/eclipse-workspace/zyboz7_workshop/vivado_project/proj/zyboz7_pcam.srcs/sources_1/bd/system/synth/system.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_v_axi4s_vid_out_0_0, cache-ID = 31924de763181566; cache size = 57.880 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_vtg_0, cache-ID = bda78eecf1c397ef; cache size = 57.880 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_2, cache-ID = 7b03c0ae332792b2; cache size = 57.880 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_1, cache-ID = 9f0bec12bf37ba11; cache size = 57.880 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_0, cache-ID = 5d6130e64d3f7fc9; cache size = 57.880 MB.
[Sun Mar 24 00:38:18 2019] Launched system_edge_detect_0_0_synth_1, synth_1...
Run output will be captured here:
system_edge_detect_0_0_synth_1: C:/Users/melik/eclipse-workspace/zyboz7_workshop/vivado_project/proj/zyboz7_pcam.runs/system_edge_detect_0_0_synth_1/runme.log
synth_1: C:/Users/melik/eclipse-workspace/zyboz7_workshop/vivado_project/proj/zyboz7_pcam.runs/synth_1/runme.log
[Sun Mar 24 00:38:19 2019] Launched impl_1...
Run output will be captured here: C:/Users/melik/eclipse-workspace/zyboz7_workshop/vivado_project/proj/zyboz7_pcam.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:20 ; elapsed = 00:00:37 . Memory (MB): peak = 1232.871 ; gain = 164.594
report_ip_status -name ip_status 
file copy -force C:/Users/melik/eclipse-workspace/zyboz7_workshop/vivado_project/proj/zyboz7_pcam.runs/impl_1/system_wrapper.sysdef C:/Users/melik/eclipse-workspace/zyboz7_workshop/vivado_project/proj/zyboz7_pcam.sdk/system_wrapper.hdf

launch_sdk -workspace C:/Users/melik/eclipse-workspace/zyboz7_workshop/vivado_project/proj/zyboz7_pcam.sdk -hwspec C:/Users/melik/eclipse-workspace/zyboz7_workshop/vivado_project/proj/zyboz7_pcam.sdk/system_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/melik/eclipse-workspace/zyboz7_workshop/vivado_project/proj/zyboz7_pcam.sdk -hwspec C:/Users/melik/eclipse-workspace/zyboz7_workshop/vivado_project/proj/zyboz7_pcam.sdk/system_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
launch_sdk -workspace C:/Users/melik/eclipse-workspace/zyboz7_workshop/vivado_project/proj/zyboz7_pcam.sdk -hwspec C:/Users/melik/eclipse-workspace/zyboz7_workshop/vivado_project/proj/zyboz7_pcam.sdk/system_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/melik/eclipse-workspace/zyboz7_workshop/vivado_project/proj/zyboz7_pcam.sdk -hwspec C:/Users/melik/eclipse-workspace/zyboz7_workshop/vivado_project/proj/zyboz7_pcam.sdk/system_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
file copy -force C:/Users/melik/eclipse-workspace/zyboz7_workshop/vivado_project/proj/zyboz7_pcam.runs/impl_1/system_wrapper.sysdef C:/Users/melik/eclipse-workspace/zyboz7_workshop/vivado_project/proj/zyboz7_pcam.sdk/system_wrapper.hdf

launch_sdk -workspace C:/Users/melik/eclipse-workspace/zyboz7_workshop/vivado_project/proj/zyboz7_pcam.sdk -hwspec C:/Users/melik/eclipse-workspace/zyboz7_workshop/vivado_project/proj/zyboz7_pcam.sdk/system_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/melik/eclipse-workspace/zyboz7_workshop/vivado_project/proj/zyboz7_pcam.sdk -hwspec C:/Users/melik/eclipse-workspace/zyboz7_workshop/vivado_project/proj/zyboz7_pcam.sdk/system_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
file copy -force C:/Users/melik/eclipse-workspace/zyboz7_workshop/vivado_project/proj/zyboz7_pcam.runs/impl_1/system_wrapper.sysdef C:/Users/melik/eclipse-workspace/zyboz7_workshop/vivado_project/proj/zyboz7_pcam.sdk/system_wrapper.hdf

launch_sdk -workspace C:/Users/melik/eclipse-workspace/zyboz7_workshop/vivado_project/proj/zyboz7_pcam.sdk -hwspec C:/Users/melik/eclipse-workspace/zyboz7_workshop/vivado_project/proj/zyboz7_pcam.sdk/system_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/melik/eclipse-workspace/zyboz7_workshop/vivado_project/proj/zyboz7_pcam.sdk -hwspec C:/Users/melik/eclipse-workspace/zyboz7_workshop/vivado_project/proj/zyboz7_pcam.sdk/system_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
exit
INFO: [Common 17-206] Exiting Vivado at Sun Mar 24 01:15:23 2019...
