<module name="CBASS_INFRA1_FW" acronym="" XML_version="1.0" HW_revision="n/a" description="">
	<register id="FW_REGS_br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0_fw_region_0_control" acronym="FW_REGS_br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0_fw_region_0_control" offset="0x800" width="32" description="The FW Region 0 Control Register defines the control fields for the slave br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0 region 0 firewall.">
		<bitfield id="CACHE_MODE" width="1" begin="9" end="9" resetval="0x0" description="Cache mode for region. Set to 1 to check cache permissions. Set to 0 to ignore cache permissions." range="9" rwaccess="R/W"/> 
		<bitfield id="BACKGROUND" width="1" begin="8" end="8" resetval="0x0" description="Background enable for region. There can be 1 backgroun region per FW and foreground regions can have overlapping addresses only with the background region." range="8" rwaccess="R/W"/> 
		<bitfield id="LOCK" width="1" begin="4" end="4" resetval="0x0" description="Lock region. Once set region values cannot be modified." range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE" width="4" begin="3" end="0" resetval="0x0" description="Enable region. A value of 0xA enables, others disable." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="FW_REGS_br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0_fw_region_0_permission_0" acronym="FW_REGS_br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0_fw_region_0_permission_0" offset="0x804" width="32" description="The FW Region 0 Permission 0 Register defines the permissions for the slave br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0 region 0 firewall.">
		<bitfield id="PRIV_ID" width="8" begin="23" end="16" resetval="0x0" description="Allowed privid." range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_DEBUG" width="1" begin="15" end="15" resetval="0x0" description="Non-secure user debug allowed." range="15" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_CACHEABLE" width="1" begin="14" end="14" resetval="0x0" description="Non-secure user cacheable allowed." range="14" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_READ" width="1" begin="13" end="13" resetval="0x0" description="Non-secure user read allowed." range="13" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_WRITE" width="1" begin="12" end="12" resetval="0x0" description="Non-secure user write allowed." range="12" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_DEBUG" width="1" begin="11" end="11" resetval="0x0" description="Non-secure supervisor debug allowed." range="11" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_CACHEABLE" width="1" begin="10" end="10" resetval="0x0" description="Non-secure supervisor cacheable allowed." range="10" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_READ" width="1" begin="9" end="9" resetval="0x0" description="Non-secure supervisor read allowed." range="9" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_WRITE" width="1" begin="8" end="8" resetval="0x0" description="Non-secure supervisor write allowed." range="8" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_DEBUG" width="1" begin="7" end="7" resetval="0x0" description="Secure user debug allowed." range="7" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_CACHEABLE" width="1" begin="6" end="6" resetval="0x0" description="Secure user cacheable allowed." range="6" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_READ" width="1" begin="5" end="5" resetval="0x0" description="Secure user read allowed." range="5" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_WRITE" width="1" begin="4" end="4" resetval="0x0" description="Secure user write allowed." range="4" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_DEBUG" width="1" begin="3" end="3" resetval="0x0" description="Secure supervisor debug allowed." range="3" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_CACHEABLE" width="1" begin="2" end="2" resetval="0x0" description="Secure supervisor cacheable allowed." range="2" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_READ" width="1" begin="1" end="1" resetval="0x0" description="Secure supervisor read allowed." range="1" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_WRITE" width="1" begin="0" end="0" resetval="0x0" description="Secure supervisor write allowed." range="0" rwaccess="R/W"/>
	</register>
	<register id="FW_REGS_br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0_fw_region_0_permission_1" acronym="FW_REGS_br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0_fw_region_0_permission_1" offset="0x808" width="32" description="The FW Region 0 Permission 1 Register defines the permissions for the slave br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0 region 0 firewall.">
		<bitfield id="PRIV_ID" width="8" begin="23" end="16" resetval="0x0" description="Allowed privid." range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_DEBUG" width="1" begin="15" end="15" resetval="0x0" description="Non-secure user debug allowed." range="15" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_CACHEABLE" width="1" begin="14" end="14" resetval="0x0" description="Non-secure user cacheable allowed." range="14" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_READ" width="1" begin="13" end="13" resetval="0x0" description="Non-secure user read allowed." range="13" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_WRITE" width="1" begin="12" end="12" resetval="0x0" description="Non-secure user write allowed." range="12" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_DEBUG" width="1" begin="11" end="11" resetval="0x0" description="Non-secure supervisor debug allowed." range="11" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_CACHEABLE" width="1" begin="10" end="10" resetval="0x0" description="Non-secure supervisor cacheable allowed." range="10" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_READ" width="1" begin="9" end="9" resetval="0x0" description="Non-secure supervisor read allowed." range="9" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_WRITE" width="1" begin="8" end="8" resetval="0x0" description="Non-secure supervisor write allowed." range="8" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_DEBUG" width="1" begin="7" end="7" resetval="0x0" description="Secure user debug allowed." range="7" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_CACHEABLE" width="1" begin="6" end="6" resetval="0x0" description="Secure user cacheable allowed." range="6" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_READ" width="1" begin="5" end="5" resetval="0x0" description="Secure user read allowed." range="5" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_WRITE" width="1" begin="4" end="4" resetval="0x0" description="Secure user write allowed." range="4" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_DEBUG" width="1" begin="3" end="3" resetval="0x0" description="Secure supervisor debug allowed." range="3" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_CACHEABLE" width="1" begin="2" end="2" resetval="0x0" description="Secure supervisor cacheable allowed." range="2" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_READ" width="1" begin="1" end="1" resetval="0x0" description="Secure supervisor read allowed." range="1" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_WRITE" width="1" begin="0" end="0" resetval="0x0" description="Secure supervisor write allowed." range="0" rwaccess="R/W"/>
	</register>
	<register id="FW_REGS_br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0_fw_region_0_permission_2" acronym="FW_REGS_br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0_fw_region_0_permission_2" offset="0x80C" width="32" description="The FW Region 0 Permission 2 Register defines the permissions for the slave br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0 region 0 firewall.">
		<bitfield id="PRIV_ID" width="8" begin="23" end="16" resetval="0x0" description="Allowed privid." range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_DEBUG" width="1" begin="15" end="15" resetval="0x0" description="Non-secure user debug allowed." range="15" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_CACHEABLE" width="1" begin="14" end="14" resetval="0x0" description="Non-secure user cacheable allowed." range="14" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_READ" width="1" begin="13" end="13" resetval="0x0" description="Non-secure user read allowed." range="13" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_WRITE" width="1" begin="12" end="12" resetval="0x0" description="Non-secure user write allowed." range="12" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_DEBUG" width="1" begin="11" end="11" resetval="0x0" description="Non-secure supervisor debug allowed." range="11" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_CACHEABLE" width="1" begin="10" end="10" resetval="0x0" description="Non-secure supervisor cacheable allowed." range="10" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_READ" width="1" begin="9" end="9" resetval="0x0" description="Non-secure supervisor read allowed." range="9" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_WRITE" width="1" begin="8" end="8" resetval="0x0" description="Non-secure supervisor write allowed." range="8" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_DEBUG" width="1" begin="7" end="7" resetval="0x0" description="Secure user debug allowed." range="7" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_CACHEABLE" width="1" begin="6" end="6" resetval="0x0" description="Secure user cacheable allowed." range="6" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_READ" width="1" begin="5" end="5" resetval="0x0" description="Secure user read allowed." range="5" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_WRITE" width="1" begin="4" end="4" resetval="0x0" description="Secure user write allowed." range="4" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_DEBUG" width="1" begin="3" end="3" resetval="0x0" description="Secure supervisor debug allowed." range="3" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_CACHEABLE" width="1" begin="2" end="2" resetval="0x0" description="Secure supervisor cacheable allowed." range="2" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_READ" width="1" begin="1" end="1" resetval="0x0" description="Secure supervisor read allowed." range="1" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_WRITE" width="1" begin="0" end="0" resetval="0x0" description="Secure supervisor write allowed." range="0" rwaccess="R/W"/>
	</register>
	<register id="FW_REGS_br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0_fw_region_0_start_address_l" acronym="FW_REGS_br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0_fw_region_0_start_address_l" offset="0x810" width="32" description="The FW Region 0 Start Address Low Register defines the start address bits 31 to 0 for the slave br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0 region 0 firewall.">
		<bitfield id="START_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="Start address bits 31 to 12. Lowest 12 bits are forced to 0 as address must be 4KB aligned." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="START_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x0" description="Start address bits 11 to 0 are forced to 0 as address must be 4KB aligned." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="FW_REGS_br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0_fw_region_0_start_address_h" acronym="FW_REGS_br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0_fw_region_0_start_address_h" offset="0x814" width="32" description="The FW Region 0 Start Address High Register defines the start address bits 47 to 32 for the slave br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0 region 0 firewall.">
		<bitfield id="START_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="Start address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="FW_REGS_br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0_fw_region_0_end_address_l" acronym="FW_REGS_br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0_fw_region_0_end_address_l" offset="0x818" width="32" description="The FW Region 0 End Address Low Register defines the end address bits 31 to 0 to include for the slave br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0 region 0 firewall.">
		<bitfield id="END_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="End address bits 31 to 12 to include in the match. Lowest 12 bits are forced to 1s as address must be 4KB aligned." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="END_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x4095" description="End address bits 11 to 0 are forced to 1s as address must be 4KB aligned minus 1." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="FW_REGS_br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0_fw_region_0_end_address_h" acronym="FW_REGS_br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0_fw_region_0_end_address_h" offset="0x81C" width="32" description="The FW Region 0 End Address High Register defines the end address bits 47 to 32 to include for the slave br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0 region 0 firewall.">
		<bitfield id="END_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="End address bits 47 to 32 to include in the match." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="FW_REGS_br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0_fw_region_1_control" acronym="FW_REGS_br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0_fw_region_1_control" offset="0x820" width="32" description="The FW Region 1 Control Register defines the control fields for the slave br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0 region 1 firewall.">
		<bitfield id="CACHE_MODE" width="1" begin="9" end="9" resetval="0x0" description="Cache mode for region. Set to 1 to check cache permissions. Set to 0 to ignore cache permissions." range="9" rwaccess="R/W"/> 
		<bitfield id="BACKGROUND" width="1" begin="8" end="8" resetval="0x0" description="Background enable for region. There can be 1 backgroun region per FW and foreground regions can have overlapping addresses only with the background region." range="8" rwaccess="R/W"/> 
		<bitfield id="LOCK" width="1" begin="4" end="4" resetval="0x0" description="Lock region. Once set region values cannot be modified." range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE" width="4" begin="3" end="0" resetval="0x0" description="Enable region. A value of 0xA enables, others disable." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="FW_REGS_br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0_fw_region_1_permission_0" acronym="FW_REGS_br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0_fw_region_1_permission_0" offset="0x824" width="32" description="The FW Region 1 Permission 0 Register defines the permissions for the slave br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0 region 1 firewall.">
		<bitfield id="PRIV_ID" width="8" begin="23" end="16" resetval="0x0" description="Allowed privid." range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_DEBUG" width="1" begin="15" end="15" resetval="0x0" description="Non-secure user debug allowed." range="15" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_CACHEABLE" width="1" begin="14" end="14" resetval="0x0" description="Non-secure user cacheable allowed." range="14" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_READ" width="1" begin="13" end="13" resetval="0x0" description="Non-secure user read allowed." range="13" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_WRITE" width="1" begin="12" end="12" resetval="0x0" description="Non-secure user write allowed." range="12" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_DEBUG" width="1" begin="11" end="11" resetval="0x0" description="Non-secure supervisor debug allowed." range="11" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_CACHEABLE" width="1" begin="10" end="10" resetval="0x0" description="Non-secure supervisor cacheable allowed." range="10" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_READ" width="1" begin="9" end="9" resetval="0x0" description="Non-secure supervisor read allowed." range="9" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_WRITE" width="1" begin="8" end="8" resetval="0x0" description="Non-secure supervisor write allowed." range="8" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_DEBUG" width="1" begin="7" end="7" resetval="0x0" description="Secure user debug allowed." range="7" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_CACHEABLE" width="1" begin="6" end="6" resetval="0x0" description="Secure user cacheable allowed." range="6" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_READ" width="1" begin="5" end="5" resetval="0x0" description="Secure user read allowed." range="5" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_WRITE" width="1" begin="4" end="4" resetval="0x0" description="Secure user write allowed." range="4" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_DEBUG" width="1" begin="3" end="3" resetval="0x0" description="Secure supervisor debug allowed." range="3" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_CACHEABLE" width="1" begin="2" end="2" resetval="0x0" description="Secure supervisor cacheable allowed." range="2" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_READ" width="1" begin="1" end="1" resetval="0x0" description="Secure supervisor read allowed." range="1" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_WRITE" width="1" begin="0" end="0" resetval="0x0" description="Secure supervisor write allowed." range="0" rwaccess="R/W"/>
	</register>
	<register id="FW_REGS_br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0_fw_region_1_permission_1" acronym="FW_REGS_br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0_fw_region_1_permission_1" offset="0x828" width="32" description="The FW Region 1 Permission 1 Register defines the permissions for the slave br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0 region 1 firewall.">
		<bitfield id="PRIV_ID" width="8" begin="23" end="16" resetval="0x0" description="Allowed privid." range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_DEBUG" width="1" begin="15" end="15" resetval="0x0" description="Non-secure user debug allowed." range="15" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_CACHEABLE" width="1" begin="14" end="14" resetval="0x0" description="Non-secure user cacheable allowed." range="14" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_READ" width="1" begin="13" end="13" resetval="0x0" description="Non-secure user read allowed." range="13" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_WRITE" width="1" begin="12" end="12" resetval="0x0" description="Non-secure user write allowed." range="12" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_DEBUG" width="1" begin="11" end="11" resetval="0x0" description="Non-secure supervisor debug allowed." range="11" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_CACHEABLE" width="1" begin="10" end="10" resetval="0x0" description="Non-secure supervisor cacheable allowed." range="10" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_READ" width="1" begin="9" end="9" resetval="0x0" description="Non-secure supervisor read allowed." range="9" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_WRITE" width="1" begin="8" end="8" resetval="0x0" description="Non-secure supervisor write allowed." range="8" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_DEBUG" width="1" begin="7" end="7" resetval="0x0" description="Secure user debug allowed." range="7" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_CACHEABLE" width="1" begin="6" end="6" resetval="0x0" description="Secure user cacheable allowed." range="6" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_READ" width="1" begin="5" end="5" resetval="0x0" description="Secure user read allowed." range="5" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_WRITE" width="1" begin="4" end="4" resetval="0x0" description="Secure user write allowed." range="4" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_DEBUG" width="1" begin="3" end="3" resetval="0x0" description="Secure supervisor debug allowed." range="3" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_CACHEABLE" width="1" begin="2" end="2" resetval="0x0" description="Secure supervisor cacheable allowed." range="2" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_READ" width="1" begin="1" end="1" resetval="0x0" description="Secure supervisor read allowed." range="1" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_WRITE" width="1" begin="0" end="0" resetval="0x0" description="Secure supervisor write allowed." range="0" rwaccess="R/W"/>
	</register>
	<register id="FW_REGS_br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0_fw_region_1_permission_2" acronym="FW_REGS_br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0_fw_region_1_permission_2" offset="0x82C" width="32" description="The FW Region 1 Permission 2 Register defines the permissions for the slave br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0 region 1 firewall.">
		<bitfield id="PRIV_ID" width="8" begin="23" end="16" resetval="0x0" description="Allowed privid." range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_DEBUG" width="1" begin="15" end="15" resetval="0x0" description="Non-secure user debug allowed." range="15" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_CACHEABLE" width="1" begin="14" end="14" resetval="0x0" description="Non-secure user cacheable allowed." range="14" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_READ" width="1" begin="13" end="13" resetval="0x0" description="Non-secure user read allowed." range="13" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_WRITE" width="1" begin="12" end="12" resetval="0x0" description="Non-secure user write allowed." range="12" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_DEBUG" width="1" begin="11" end="11" resetval="0x0" description="Non-secure supervisor debug allowed." range="11" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_CACHEABLE" width="1" begin="10" end="10" resetval="0x0" description="Non-secure supervisor cacheable allowed." range="10" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_READ" width="1" begin="9" end="9" resetval="0x0" description="Non-secure supervisor read allowed." range="9" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_WRITE" width="1" begin="8" end="8" resetval="0x0" description="Non-secure supervisor write allowed." range="8" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_DEBUG" width="1" begin="7" end="7" resetval="0x0" description="Secure user debug allowed." range="7" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_CACHEABLE" width="1" begin="6" end="6" resetval="0x0" description="Secure user cacheable allowed." range="6" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_READ" width="1" begin="5" end="5" resetval="0x0" description="Secure user read allowed." range="5" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_WRITE" width="1" begin="4" end="4" resetval="0x0" description="Secure user write allowed." range="4" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_DEBUG" width="1" begin="3" end="3" resetval="0x0" description="Secure supervisor debug allowed." range="3" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_CACHEABLE" width="1" begin="2" end="2" resetval="0x0" description="Secure supervisor cacheable allowed." range="2" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_READ" width="1" begin="1" end="1" resetval="0x0" description="Secure supervisor read allowed." range="1" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_WRITE" width="1" begin="0" end="0" resetval="0x0" description="Secure supervisor write allowed." range="0" rwaccess="R/W"/>
	</register>
	<register id="FW_REGS_br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0_fw_region_1_start_address_l" acronym="FW_REGS_br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0_fw_region_1_start_address_l" offset="0x830" width="32" description="The FW Region 1 Start Address Low Register defines the start address bits 31 to 0 for the slave br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0 region 1 firewall.">
		<bitfield id="START_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="Start address bits 31 to 12. Lowest 12 bits are forced to 0 as address must be 4KB aligned." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="START_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x0" description="Start address bits 11 to 0 are forced to 0 as address must be 4KB aligned." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="FW_REGS_br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0_fw_region_1_start_address_h" acronym="FW_REGS_br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0_fw_region_1_start_address_h" offset="0x834" width="32" description="The FW Region 1 Start Address High Register defines the start address bits 47 to 32 for the slave br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0 region 1 firewall.">
		<bitfield id="START_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="Start address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="FW_REGS_br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0_fw_region_1_end_address_l" acronym="FW_REGS_br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0_fw_region_1_end_address_l" offset="0x838" width="32" description="The FW Region 1 End Address Low Register defines the end address bits 31 to 0 to include for the slave br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0 region 1 firewall.">
		<bitfield id="END_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="End address bits 31 to 12 to include in the match. Lowest 12 bits are forced to 1s as address must be 4KB aligned." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="END_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x4095" description="End address bits 11 to 0 are forced to 1s as address must be 4KB aligned minus 1." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="FW_REGS_br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0_fw_region_1_end_address_h" acronym="FW_REGS_br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0_fw_region_1_end_address_h" offset="0x83C" width="32" description="The FW Region 1 End Address High Register defines the end address bits 47 to 32 to include for the slave br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0 region 1 firewall.">
		<bitfield id="END_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="End address bits 47 to 32 to include in the match." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="FW_REGS_br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0_fw_region_2_control" acronym="FW_REGS_br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0_fw_region_2_control" offset="0x840" width="32" description="The FW Region 2 Control Register defines the control fields for the slave br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0 region 2 firewall.">
		<bitfield id="CACHE_MODE" width="1" begin="9" end="9" resetval="0x0" description="Cache mode for region. Set to 1 to check cache permissions. Set to 0 to ignore cache permissions." range="9" rwaccess="R/W"/> 
		<bitfield id="BACKGROUND" width="1" begin="8" end="8" resetval="0x0" description="Background enable for region. There can be 1 backgroun region per FW and foreground regions can have overlapping addresses only with the background region." range="8" rwaccess="R/W"/> 
		<bitfield id="LOCK" width="1" begin="4" end="4" resetval="0x0" description="Lock region. Once set region values cannot be modified." range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE" width="4" begin="3" end="0" resetval="0x0" description="Enable region. A value of 0xA enables, others disable." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="FW_REGS_br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0_fw_region_2_permission_0" acronym="FW_REGS_br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0_fw_region_2_permission_0" offset="0x844" width="32" description="The FW Region 2 Permission 0 Register defines the permissions for the slave br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0 region 2 firewall.">
		<bitfield id="PRIV_ID" width="8" begin="23" end="16" resetval="0x0" description="Allowed privid." range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_DEBUG" width="1" begin="15" end="15" resetval="0x0" description="Non-secure user debug allowed." range="15" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_CACHEABLE" width="1" begin="14" end="14" resetval="0x0" description="Non-secure user cacheable allowed." range="14" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_READ" width="1" begin="13" end="13" resetval="0x0" description="Non-secure user read allowed." range="13" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_WRITE" width="1" begin="12" end="12" resetval="0x0" description="Non-secure user write allowed." range="12" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_DEBUG" width="1" begin="11" end="11" resetval="0x0" description="Non-secure supervisor debug allowed." range="11" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_CACHEABLE" width="1" begin="10" end="10" resetval="0x0" description="Non-secure supervisor cacheable allowed." range="10" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_READ" width="1" begin="9" end="9" resetval="0x0" description="Non-secure supervisor read allowed." range="9" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_WRITE" width="1" begin="8" end="8" resetval="0x0" description="Non-secure supervisor write allowed." range="8" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_DEBUG" width="1" begin="7" end="7" resetval="0x0" description="Secure user debug allowed." range="7" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_CACHEABLE" width="1" begin="6" end="6" resetval="0x0" description="Secure user cacheable allowed." range="6" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_READ" width="1" begin="5" end="5" resetval="0x0" description="Secure user read allowed." range="5" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_WRITE" width="1" begin="4" end="4" resetval="0x0" description="Secure user write allowed." range="4" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_DEBUG" width="1" begin="3" end="3" resetval="0x0" description="Secure supervisor debug allowed." range="3" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_CACHEABLE" width="1" begin="2" end="2" resetval="0x0" description="Secure supervisor cacheable allowed." range="2" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_READ" width="1" begin="1" end="1" resetval="0x0" description="Secure supervisor read allowed." range="1" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_WRITE" width="1" begin="0" end="0" resetval="0x0" description="Secure supervisor write allowed." range="0" rwaccess="R/W"/>
	</register>
	<register id="FW_REGS_br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0_fw_region_2_permission_1" acronym="FW_REGS_br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0_fw_region_2_permission_1" offset="0x848" width="32" description="The FW Region 2 Permission 1 Register defines the permissions for the slave br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0 region 2 firewall.">
		<bitfield id="PRIV_ID" width="8" begin="23" end="16" resetval="0x0" description="Allowed privid." range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_DEBUG" width="1" begin="15" end="15" resetval="0x0" description="Non-secure user debug allowed." range="15" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_CACHEABLE" width="1" begin="14" end="14" resetval="0x0" description="Non-secure user cacheable allowed." range="14" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_READ" width="1" begin="13" end="13" resetval="0x0" description="Non-secure user read allowed." range="13" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_WRITE" width="1" begin="12" end="12" resetval="0x0" description="Non-secure user write allowed." range="12" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_DEBUG" width="1" begin="11" end="11" resetval="0x0" description="Non-secure supervisor debug allowed." range="11" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_CACHEABLE" width="1" begin="10" end="10" resetval="0x0" description="Non-secure supervisor cacheable allowed." range="10" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_READ" width="1" begin="9" end="9" resetval="0x0" description="Non-secure supervisor read allowed." range="9" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_WRITE" width="1" begin="8" end="8" resetval="0x0" description="Non-secure supervisor write allowed." range="8" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_DEBUG" width="1" begin="7" end="7" resetval="0x0" description="Secure user debug allowed." range="7" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_CACHEABLE" width="1" begin="6" end="6" resetval="0x0" description="Secure user cacheable allowed." range="6" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_READ" width="1" begin="5" end="5" resetval="0x0" description="Secure user read allowed." range="5" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_WRITE" width="1" begin="4" end="4" resetval="0x0" description="Secure user write allowed." range="4" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_DEBUG" width="1" begin="3" end="3" resetval="0x0" description="Secure supervisor debug allowed." range="3" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_CACHEABLE" width="1" begin="2" end="2" resetval="0x0" description="Secure supervisor cacheable allowed." range="2" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_READ" width="1" begin="1" end="1" resetval="0x0" description="Secure supervisor read allowed." range="1" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_WRITE" width="1" begin="0" end="0" resetval="0x0" description="Secure supervisor write allowed." range="0" rwaccess="R/W"/>
	</register>
	<register id="FW_REGS_br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0_fw_region_2_permission_2" acronym="FW_REGS_br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0_fw_region_2_permission_2" offset="0x84C" width="32" description="The FW Region 2 Permission 2 Register defines the permissions for the slave br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0 region 2 firewall.">
		<bitfield id="PRIV_ID" width="8" begin="23" end="16" resetval="0x0" description="Allowed privid." range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_DEBUG" width="1" begin="15" end="15" resetval="0x0" description="Non-secure user debug allowed." range="15" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_CACHEABLE" width="1" begin="14" end="14" resetval="0x0" description="Non-secure user cacheable allowed." range="14" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_READ" width="1" begin="13" end="13" resetval="0x0" description="Non-secure user read allowed." range="13" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_WRITE" width="1" begin="12" end="12" resetval="0x0" description="Non-secure user write allowed." range="12" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_DEBUG" width="1" begin="11" end="11" resetval="0x0" description="Non-secure supervisor debug allowed." range="11" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_CACHEABLE" width="1" begin="10" end="10" resetval="0x0" description="Non-secure supervisor cacheable allowed." range="10" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_READ" width="1" begin="9" end="9" resetval="0x0" description="Non-secure supervisor read allowed." range="9" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_WRITE" width="1" begin="8" end="8" resetval="0x0" description="Non-secure supervisor write allowed." range="8" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_DEBUG" width="1" begin="7" end="7" resetval="0x0" description="Secure user debug allowed." range="7" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_CACHEABLE" width="1" begin="6" end="6" resetval="0x0" description="Secure user cacheable allowed." range="6" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_READ" width="1" begin="5" end="5" resetval="0x0" description="Secure user read allowed." range="5" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_WRITE" width="1" begin="4" end="4" resetval="0x0" description="Secure user write allowed." range="4" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_DEBUG" width="1" begin="3" end="3" resetval="0x0" description="Secure supervisor debug allowed." range="3" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_CACHEABLE" width="1" begin="2" end="2" resetval="0x0" description="Secure supervisor cacheable allowed." range="2" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_READ" width="1" begin="1" end="1" resetval="0x0" description="Secure supervisor read allowed." range="1" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_WRITE" width="1" begin="0" end="0" resetval="0x0" description="Secure supervisor write allowed." range="0" rwaccess="R/W"/>
	</register>
	<register id="FW_REGS_br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0_fw_region_2_start_address_l" acronym="FW_REGS_br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0_fw_region_2_start_address_l" offset="0x850" width="32" description="The FW Region 2 Start Address Low Register defines the start address bits 31 to 0 for the slave br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0 region 2 firewall.">
		<bitfield id="START_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="Start address bits 31 to 12. Lowest 12 bits are forced to 0 as address must be 4KB aligned." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="START_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x0" description="Start address bits 11 to 0 are forced to 0 as address must be 4KB aligned." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="FW_REGS_br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0_fw_region_2_start_address_h" acronym="FW_REGS_br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0_fw_region_2_start_address_h" offset="0x854" width="32" description="The FW Region 2 Start Address High Register defines the start address bits 47 to 32 for the slave br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0 region 2 firewall.">
		<bitfield id="START_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="Start address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="FW_REGS_br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0_fw_region_2_end_address_l" acronym="FW_REGS_br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0_fw_region_2_end_address_l" offset="0x858" width="32" description="The FW Region 2 End Address Low Register defines the end address bits 31 to 0 to include for the slave br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0 region 2 firewall.">
		<bitfield id="END_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="End address bits 31 to 12 to include in the match. Lowest 12 bits are forced to 1s as address must be 4KB aligned." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="END_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x4095" description="End address bits 11 to 0 are forced to 1s as address must be 4KB aligned minus 1." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="FW_REGS_br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0_fw_region_2_end_address_h" acronym="FW_REGS_br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0_fw_region_2_end_address_h" offset="0x85C" width="32" description="The FW Region 2 End Address High Register defines the end address bits 47 to 32 to include for the slave br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0 region 2 firewall.">
		<bitfield id="END_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="End address bits 47 to 32 to include in the match." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="FW_REGS_br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0_fw_region_3_control" acronym="FW_REGS_br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0_fw_region_3_control" offset="0x860" width="32" description="The FW Region 3 Control Register defines the control fields for the slave br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0 region 3 firewall.">
		<bitfield id="CACHE_MODE" width="1" begin="9" end="9" resetval="0x0" description="Cache mode for region. Set to 1 to check cache permissions. Set to 0 to ignore cache permissions." range="9" rwaccess="R/W"/> 
		<bitfield id="BACKGROUND" width="1" begin="8" end="8" resetval="0x0" description="Background enable for region. There can be 1 backgroun region per FW and foreground regions can have overlapping addresses only with the background region." range="8" rwaccess="R/W"/> 
		<bitfield id="LOCK" width="1" begin="4" end="4" resetval="0x0" description="Lock region. Once set region values cannot be modified." range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE" width="4" begin="3" end="0" resetval="0x0" description="Enable region. A value of 0xA enables, others disable." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="FW_REGS_br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0_fw_region_3_permission_0" acronym="FW_REGS_br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0_fw_region_3_permission_0" offset="0x864" width="32" description="The FW Region 3 Permission 0 Register defines the permissions for the slave br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0 region 3 firewall.">
		<bitfield id="PRIV_ID" width="8" begin="23" end="16" resetval="0x0" description="Allowed privid." range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_DEBUG" width="1" begin="15" end="15" resetval="0x0" description="Non-secure user debug allowed." range="15" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_CACHEABLE" width="1" begin="14" end="14" resetval="0x0" description="Non-secure user cacheable allowed." range="14" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_READ" width="1" begin="13" end="13" resetval="0x0" description="Non-secure user read allowed." range="13" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_WRITE" width="1" begin="12" end="12" resetval="0x0" description="Non-secure user write allowed." range="12" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_DEBUG" width="1" begin="11" end="11" resetval="0x0" description="Non-secure supervisor debug allowed." range="11" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_CACHEABLE" width="1" begin="10" end="10" resetval="0x0" description="Non-secure supervisor cacheable allowed." range="10" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_READ" width="1" begin="9" end="9" resetval="0x0" description="Non-secure supervisor read allowed." range="9" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_WRITE" width="1" begin="8" end="8" resetval="0x0" description="Non-secure supervisor write allowed." range="8" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_DEBUG" width="1" begin="7" end="7" resetval="0x0" description="Secure user debug allowed." range="7" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_CACHEABLE" width="1" begin="6" end="6" resetval="0x0" description="Secure user cacheable allowed." range="6" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_READ" width="1" begin="5" end="5" resetval="0x0" description="Secure user read allowed." range="5" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_WRITE" width="1" begin="4" end="4" resetval="0x0" description="Secure user write allowed." range="4" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_DEBUG" width="1" begin="3" end="3" resetval="0x0" description="Secure supervisor debug allowed." range="3" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_CACHEABLE" width="1" begin="2" end="2" resetval="0x0" description="Secure supervisor cacheable allowed." range="2" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_READ" width="1" begin="1" end="1" resetval="0x0" description="Secure supervisor read allowed." range="1" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_WRITE" width="1" begin="0" end="0" resetval="0x0" description="Secure supervisor write allowed." range="0" rwaccess="R/W"/>
	</register>
	<register id="FW_REGS_br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0_fw_region_3_permission_1" acronym="FW_REGS_br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0_fw_region_3_permission_1" offset="0x868" width="32" description="The FW Region 3 Permission 1 Register defines the permissions for the slave br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0 region 3 firewall.">
		<bitfield id="PRIV_ID" width="8" begin="23" end="16" resetval="0x0" description="Allowed privid." range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_DEBUG" width="1" begin="15" end="15" resetval="0x0" description="Non-secure user debug allowed." range="15" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_CACHEABLE" width="1" begin="14" end="14" resetval="0x0" description="Non-secure user cacheable allowed." range="14" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_READ" width="1" begin="13" end="13" resetval="0x0" description="Non-secure user read allowed." range="13" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_WRITE" width="1" begin="12" end="12" resetval="0x0" description="Non-secure user write allowed." range="12" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_DEBUG" width="1" begin="11" end="11" resetval="0x0" description="Non-secure supervisor debug allowed." range="11" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_CACHEABLE" width="1" begin="10" end="10" resetval="0x0" description="Non-secure supervisor cacheable allowed." range="10" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_READ" width="1" begin="9" end="9" resetval="0x0" description="Non-secure supervisor read allowed." range="9" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_WRITE" width="1" begin="8" end="8" resetval="0x0" description="Non-secure supervisor write allowed." range="8" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_DEBUG" width="1" begin="7" end="7" resetval="0x0" description="Secure user debug allowed." range="7" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_CACHEABLE" width="1" begin="6" end="6" resetval="0x0" description="Secure user cacheable allowed." range="6" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_READ" width="1" begin="5" end="5" resetval="0x0" description="Secure user read allowed." range="5" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_WRITE" width="1" begin="4" end="4" resetval="0x0" description="Secure user write allowed." range="4" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_DEBUG" width="1" begin="3" end="3" resetval="0x0" description="Secure supervisor debug allowed." range="3" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_CACHEABLE" width="1" begin="2" end="2" resetval="0x0" description="Secure supervisor cacheable allowed." range="2" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_READ" width="1" begin="1" end="1" resetval="0x0" description="Secure supervisor read allowed." range="1" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_WRITE" width="1" begin="0" end="0" resetval="0x0" description="Secure supervisor write allowed." range="0" rwaccess="R/W"/>
	</register>
	<register id="FW_REGS_br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0_fw_region_3_permission_2" acronym="FW_REGS_br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0_fw_region_3_permission_2" offset="0x86C" width="32" description="The FW Region 3 Permission 2 Register defines the permissions for the slave br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0 region 3 firewall.">
		<bitfield id="PRIV_ID" width="8" begin="23" end="16" resetval="0x0" description="Allowed privid." range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_DEBUG" width="1" begin="15" end="15" resetval="0x0" description="Non-secure user debug allowed." range="15" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_CACHEABLE" width="1" begin="14" end="14" resetval="0x0" description="Non-secure user cacheable allowed." range="14" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_READ" width="1" begin="13" end="13" resetval="0x0" description="Non-secure user read allowed." range="13" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_WRITE" width="1" begin="12" end="12" resetval="0x0" description="Non-secure user write allowed." range="12" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_DEBUG" width="1" begin="11" end="11" resetval="0x0" description="Non-secure supervisor debug allowed." range="11" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_CACHEABLE" width="1" begin="10" end="10" resetval="0x0" description="Non-secure supervisor cacheable allowed." range="10" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_READ" width="1" begin="9" end="9" resetval="0x0" description="Non-secure supervisor read allowed." range="9" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_WRITE" width="1" begin="8" end="8" resetval="0x0" description="Non-secure supervisor write allowed." range="8" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_DEBUG" width="1" begin="7" end="7" resetval="0x0" description="Secure user debug allowed." range="7" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_CACHEABLE" width="1" begin="6" end="6" resetval="0x0" description="Secure user cacheable allowed." range="6" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_READ" width="1" begin="5" end="5" resetval="0x0" description="Secure user read allowed." range="5" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_WRITE" width="1" begin="4" end="4" resetval="0x0" description="Secure user write allowed." range="4" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_DEBUG" width="1" begin="3" end="3" resetval="0x0" description="Secure supervisor debug allowed." range="3" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_CACHEABLE" width="1" begin="2" end="2" resetval="0x0" description="Secure supervisor cacheable allowed." range="2" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_READ" width="1" begin="1" end="1" resetval="0x0" description="Secure supervisor read allowed." range="1" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_WRITE" width="1" begin="0" end="0" resetval="0x0" description="Secure supervisor write allowed." range="0" rwaccess="R/W"/>
	</register>
	<register id="FW_REGS_br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0_fw_region_3_start_address_l" acronym="FW_REGS_br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0_fw_region_3_start_address_l" offset="0x870" width="32" description="The FW Region 3 Start Address Low Register defines the start address bits 31 to 0 for the slave br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0 region 3 firewall.">
		<bitfield id="START_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="Start address bits 31 to 12. Lowest 12 bits are forced to 0 as address must be 4KB aligned." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="START_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x0" description="Start address bits 11 to 0 are forced to 0 as address must be 4KB aligned." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="FW_REGS_br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0_fw_region_3_start_address_h" acronym="FW_REGS_br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0_fw_region_3_start_address_h" offset="0x874" width="32" description="The FW Region 3 Start Address High Register defines the start address bits 47 to 32 for the slave br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0 region 3 firewall.">
		<bitfield id="START_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="Start address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="FW_REGS_br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0_fw_region_3_end_address_l" acronym="FW_REGS_br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0_fw_region_3_end_address_l" offset="0x878" width="32" description="The FW Region 3 End Address Low Register defines the end address bits 31 to 0 to include for the slave br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0 region 3 firewall.">
		<bitfield id="END_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="End address bits 31 to 12 to include in the match. Lowest 12 bits are forced to 1s as address must be 4KB aligned." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="END_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x4095" description="End address bits 11 to 0 are forced to 1s as address must be 4KB aligned minus 1." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="FW_REGS_br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0_fw_region_3_end_address_h" acronym="FW_REGS_br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0_fw_region_3_end_address_h" offset="0x87C" width="32" description="The FW Region 3 End Address High Register defines the end address bits 47 to 32 to include for the slave br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0 region 3 firewall.">
		<bitfield id="END_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="End address bits 47 to 32 to include in the match." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="FW_REGS_br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0_fw_region_4_control" acronym="FW_REGS_br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0_fw_region_4_control" offset="0x880" width="32" description="The FW Region 4 Control Register defines the control fields for the slave br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0 region 4 firewall.">
		<bitfield id="CACHE_MODE" width="1" begin="9" end="9" resetval="0x0" description="Cache mode for region. Set to 1 to check cache permissions. Set to 0 to ignore cache permissions." range="9" rwaccess="R/W"/> 
		<bitfield id="BACKGROUND" width="1" begin="8" end="8" resetval="0x0" description="Background enable for region. There can be 1 backgroun region per FW and foreground regions can have overlapping addresses only with the background region." range="8" rwaccess="R/W"/> 
		<bitfield id="LOCK" width="1" begin="4" end="4" resetval="0x0" description="Lock region. Once set region values cannot be modified." range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE" width="4" begin="3" end="0" resetval="0x0" description="Enable region. A value of 0xA enables, others disable." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="FW_REGS_br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0_fw_region_4_permission_0" acronym="FW_REGS_br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0_fw_region_4_permission_0" offset="0x884" width="32" description="The FW Region 4 Permission 0 Register defines the permissions for the slave br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0 region 4 firewall.">
		<bitfield id="PRIV_ID" width="8" begin="23" end="16" resetval="0x0" description="Allowed privid." range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_DEBUG" width="1" begin="15" end="15" resetval="0x0" description="Non-secure user debug allowed." range="15" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_CACHEABLE" width="1" begin="14" end="14" resetval="0x0" description="Non-secure user cacheable allowed." range="14" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_READ" width="1" begin="13" end="13" resetval="0x0" description="Non-secure user read allowed." range="13" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_WRITE" width="1" begin="12" end="12" resetval="0x0" description="Non-secure user write allowed." range="12" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_DEBUG" width="1" begin="11" end="11" resetval="0x0" description="Non-secure supervisor debug allowed." range="11" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_CACHEABLE" width="1" begin="10" end="10" resetval="0x0" description="Non-secure supervisor cacheable allowed." range="10" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_READ" width="1" begin="9" end="9" resetval="0x0" description="Non-secure supervisor read allowed." range="9" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_WRITE" width="1" begin="8" end="8" resetval="0x0" description="Non-secure supervisor write allowed." range="8" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_DEBUG" width="1" begin="7" end="7" resetval="0x0" description="Secure user debug allowed." range="7" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_CACHEABLE" width="1" begin="6" end="6" resetval="0x0" description="Secure user cacheable allowed." range="6" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_READ" width="1" begin="5" end="5" resetval="0x0" description="Secure user read allowed." range="5" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_WRITE" width="1" begin="4" end="4" resetval="0x0" description="Secure user write allowed." range="4" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_DEBUG" width="1" begin="3" end="3" resetval="0x0" description="Secure supervisor debug allowed." range="3" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_CACHEABLE" width="1" begin="2" end="2" resetval="0x0" description="Secure supervisor cacheable allowed." range="2" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_READ" width="1" begin="1" end="1" resetval="0x0" description="Secure supervisor read allowed." range="1" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_WRITE" width="1" begin="0" end="0" resetval="0x0" description="Secure supervisor write allowed." range="0" rwaccess="R/W"/>
	</register>
	<register id="FW_REGS_br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0_fw_region_4_permission_1" acronym="FW_REGS_br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0_fw_region_4_permission_1" offset="0x888" width="32" description="The FW Region 4 Permission 1 Register defines the permissions for the slave br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0 region 4 firewall.">
		<bitfield id="PRIV_ID" width="8" begin="23" end="16" resetval="0x0" description="Allowed privid." range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_DEBUG" width="1" begin="15" end="15" resetval="0x0" description="Non-secure user debug allowed." range="15" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_CACHEABLE" width="1" begin="14" end="14" resetval="0x0" description="Non-secure user cacheable allowed." range="14" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_READ" width="1" begin="13" end="13" resetval="0x0" description="Non-secure user read allowed." range="13" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_WRITE" width="1" begin="12" end="12" resetval="0x0" description="Non-secure user write allowed." range="12" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_DEBUG" width="1" begin="11" end="11" resetval="0x0" description="Non-secure supervisor debug allowed." range="11" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_CACHEABLE" width="1" begin="10" end="10" resetval="0x0" description="Non-secure supervisor cacheable allowed." range="10" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_READ" width="1" begin="9" end="9" resetval="0x0" description="Non-secure supervisor read allowed." range="9" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_WRITE" width="1" begin="8" end="8" resetval="0x0" description="Non-secure supervisor write allowed." range="8" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_DEBUG" width="1" begin="7" end="7" resetval="0x0" description="Secure user debug allowed." range="7" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_CACHEABLE" width="1" begin="6" end="6" resetval="0x0" description="Secure user cacheable allowed." range="6" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_READ" width="1" begin="5" end="5" resetval="0x0" description="Secure user read allowed." range="5" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_WRITE" width="1" begin="4" end="4" resetval="0x0" description="Secure user write allowed." range="4" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_DEBUG" width="1" begin="3" end="3" resetval="0x0" description="Secure supervisor debug allowed." range="3" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_CACHEABLE" width="1" begin="2" end="2" resetval="0x0" description="Secure supervisor cacheable allowed." range="2" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_READ" width="1" begin="1" end="1" resetval="0x0" description="Secure supervisor read allowed." range="1" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_WRITE" width="1" begin="0" end="0" resetval="0x0" description="Secure supervisor write allowed." range="0" rwaccess="R/W"/>
	</register>
	<register id="FW_REGS_br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0_fw_region_4_permission_2" acronym="FW_REGS_br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0_fw_region_4_permission_2" offset="0x88C" width="32" description="The FW Region 4 Permission 2 Register defines the permissions for the slave br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0 region 4 firewall.">
		<bitfield id="PRIV_ID" width="8" begin="23" end="16" resetval="0x0" description="Allowed privid." range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_DEBUG" width="1" begin="15" end="15" resetval="0x0" description="Non-secure user debug allowed." range="15" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_CACHEABLE" width="1" begin="14" end="14" resetval="0x0" description="Non-secure user cacheable allowed." range="14" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_READ" width="1" begin="13" end="13" resetval="0x0" description="Non-secure user read allowed." range="13" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_WRITE" width="1" begin="12" end="12" resetval="0x0" description="Non-secure user write allowed." range="12" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_DEBUG" width="1" begin="11" end="11" resetval="0x0" description="Non-secure supervisor debug allowed." range="11" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_CACHEABLE" width="1" begin="10" end="10" resetval="0x0" description="Non-secure supervisor cacheable allowed." range="10" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_READ" width="1" begin="9" end="9" resetval="0x0" description="Non-secure supervisor read allowed." range="9" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_WRITE" width="1" begin="8" end="8" resetval="0x0" description="Non-secure supervisor write allowed." range="8" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_DEBUG" width="1" begin="7" end="7" resetval="0x0" description="Secure user debug allowed." range="7" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_CACHEABLE" width="1" begin="6" end="6" resetval="0x0" description="Secure user cacheable allowed." range="6" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_READ" width="1" begin="5" end="5" resetval="0x0" description="Secure user read allowed." range="5" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_WRITE" width="1" begin="4" end="4" resetval="0x0" description="Secure user write allowed." range="4" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_DEBUG" width="1" begin="3" end="3" resetval="0x0" description="Secure supervisor debug allowed." range="3" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_CACHEABLE" width="1" begin="2" end="2" resetval="0x0" description="Secure supervisor cacheable allowed." range="2" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_READ" width="1" begin="1" end="1" resetval="0x0" description="Secure supervisor read allowed." range="1" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_WRITE" width="1" begin="0" end="0" resetval="0x0" description="Secure supervisor write allowed." range="0" rwaccess="R/W"/>
	</register>
	<register id="FW_REGS_br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0_fw_region_4_start_address_l" acronym="FW_REGS_br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0_fw_region_4_start_address_l" offset="0x890" width="32" description="The FW Region 4 Start Address Low Register defines the start address bits 31 to 0 for the slave br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0 region 4 firewall.">
		<bitfield id="START_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="Start address bits 31 to 12. Lowest 12 bits are forced to 0 as address must be 4KB aligned." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="START_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x0" description="Start address bits 11 to 0 are forced to 0 as address must be 4KB aligned." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="FW_REGS_br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0_fw_region_4_start_address_h" acronym="FW_REGS_br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0_fw_region_4_start_address_h" offset="0x894" width="32" description="The FW Region 4 Start Address High Register defines the start address bits 47 to 32 for the slave br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0 region 4 firewall.">
		<bitfield id="START_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="Start address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="FW_REGS_br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0_fw_region_4_end_address_l" acronym="FW_REGS_br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0_fw_region_4_end_address_l" offset="0x898" width="32" description="The FW Region 4 End Address Low Register defines the end address bits 31 to 0 to include for the slave br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0 region 4 firewall.">
		<bitfield id="END_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="End address bits 31 to 12 to include in the match. Lowest 12 bits are forced to 1s as address must be 4KB aligned." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="END_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x4095" description="End address bits 11 to 0 are forced to 1s as address must be 4KB aligned minus 1." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="FW_REGS_br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0_fw_region_4_end_address_h" acronym="FW_REGS_br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0_fw_region_4_end_address_h" offset="0x89C" width="32" description="The FW Region 4 End Address High Register defines the end address bits 47 to 32 to include for the slave br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0 region 4 firewall.">
		<bitfield id="END_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="End address bits 47 to 32 to include in the match." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="FW_REGS_br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0_fw_region_5_control" acronym="FW_REGS_br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0_fw_region_5_control" offset="0x8A0" width="32" description="The FW Region 5 Control Register defines the control fields for the slave br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0 region 5 firewall.">
		<bitfield id="CACHE_MODE" width="1" begin="9" end="9" resetval="0x0" description="Cache mode for region. Set to 1 to check cache permissions. Set to 0 to ignore cache permissions." range="9" rwaccess="R/W"/> 
		<bitfield id="BACKGROUND" width="1" begin="8" end="8" resetval="0x0" description="Background enable for region. There can be 1 backgroun region per FW and foreground regions can have overlapping addresses only with the background region." range="8" rwaccess="R/W"/> 
		<bitfield id="LOCK" width="1" begin="4" end="4" resetval="0x0" description="Lock region. Once set region values cannot be modified." range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE" width="4" begin="3" end="0" resetval="0x0" description="Enable region. A value of 0xA enables, others disable." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="FW_REGS_br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0_fw_region_5_permission_0" acronym="FW_REGS_br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0_fw_region_5_permission_0" offset="0x8A4" width="32" description="The FW Region 5 Permission 0 Register defines the permissions for the slave br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0 region 5 firewall.">
		<bitfield id="PRIV_ID" width="8" begin="23" end="16" resetval="0x0" description="Allowed privid." range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_DEBUG" width="1" begin="15" end="15" resetval="0x0" description="Non-secure user debug allowed." range="15" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_CACHEABLE" width="1" begin="14" end="14" resetval="0x0" description="Non-secure user cacheable allowed." range="14" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_READ" width="1" begin="13" end="13" resetval="0x0" description="Non-secure user read allowed." range="13" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_WRITE" width="1" begin="12" end="12" resetval="0x0" description="Non-secure user write allowed." range="12" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_DEBUG" width="1" begin="11" end="11" resetval="0x0" description="Non-secure supervisor debug allowed." range="11" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_CACHEABLE" width="1" begin="10" end="10" resetval="0x0" description="Non-secure supervisor cacheable allowed." range="10" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_READ" width="1" begin="9" end="9" resetval="0x0" description="Non-secure supervisor read allowed." range="9" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_WRITE" width="1" begin="8" end="8" resetval="0x0" description="Non-secure supervisor write allowed." range="8" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_DEBUG" width="1" begin="7" end="7" resetval="0x0" description="Secure user debug allowed." range="7" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_CACHEABLE" width="1" begin="6" end="6" resetval="0x0" description="Secure user cacheable allowed." range="6" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_READ" width="1" begin="5" end="5" resetval="0x0" description="Secure user read allowed." range="5" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_WRITE" width="1" begin="4" end="4" resetval="0x0" description="Secure user write allowed." range="4" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_DEBUG" width="1" begin="3" end="3" resetval="0x0" description="Secure supervisor debug allowed." range="3" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_CACHEABLE" width="1" begin="2" end="2" resetval="0x0" description="Secure supervisor cacheable allowed." range="2" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_READ" width="1" begin="1" end="1" resetval="0x0" description="Secure supervisor read allowed." range="1" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_WRITE" width="1" begin="0" end="0" resetval="0x0" description="Secure supervisor write allowed." range="0" rwaccess="R/W"/>
	</register>
	<register id="FW_REGS_br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0_fw_region_5_permission_1" acronym="FW_REGS_br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0_fw_region_5_permission_1" offset="0x8A8" width="32" description="The FW Region 5 Permission 1 Register defines the permissions for the slave br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0 region 5 firewall.">
		<bitfield id="PRIV_ID" width="8" begin="23" end="16" resetval="0x0" description="Allowed privid." range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_DEBUG" width="1" begin="15" end="15" resetval="0x0" description="Non-secure user debug allowed." range="15" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_CACHEABLE" width="1" begin="14" end="14" resetval="0x0" description="Non-secure user cacheable allowed." range="14" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_READ" width="1" begin="13" end="13" resetval="0x0" description="Non-secure user read allowed." range="13" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_WRITE" width="1" begin="12" end="12" resetval="0x0" description="Non-secure user write allowed." range="12" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_DEBUG" width="1" begin="11" end="11" resetval="0x0" description="Non-secure supervisor debug allowed." range="11" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_CACHEABLE" width="1" begin="10" end="10" resetval="0x0" description="Non-secure supervisor cacheable allowed." range="10" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_READ" width="1" begin="9" end="9" resetval="0x0" description="Non-secure supervisor read allowed." range="9" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_WRITE" width="1" begin="8" end="8" resetval="0x0" description="Non-secure supervisor write allowed." range="8" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_DEBUG" width="1" begin="7" end="7" resetval="0x0" description="Secure user debug allowed." range="7" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_CACHEABLE" width="1" begin="6" end="6" resetval="0x0" description="Secure user cacheable allowed." range="6" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_READ" width="1" begin="5" end="5" resetval="0x0" description="Secure user read allowed." range="5" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_WRITE" width="1" begin="4" end="4" resetval="0x0" description="Secure user write allowed." range="4" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_DEBUG" width="1" begin="3" end="3" resetval="0x0" description="Secure supervisor debug allowed." range="3" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_CACHEABLE" width="1" begin="2" end="2" resetval="0x0" description="Secure supervisor cacheable allowed." range="2" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_READ" width="1" begin="1" end="1" resetval="0x0" description="Secure supervisor read allowed." range="1" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_WRITE" width="1" begin="0" end="0" resetval="0x0" description="Secure supervisor write allowed." range="0" rwaccess="R/W"/>
	</register>
	<register id="FW_REGS_br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0_fw_region_5_permission_2" acronym="FW_REGS_br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0_fw_region_5_permission_2" offset="0x8AC" width="32" description="The FW Region 5 Permission 2 Register defines the permissions for the slave br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0 region 5 firewall.">
		<bitfield id="PRIV_ID" width="8" begin="23" end="16" resetval="0x0" description="Allowed privid." range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_DEBUG" width="1" begin="15" end="15" resetval="0x0" description="Non-secure user debug allowed." range="15" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_CACHEABLE" width="1" begin="14" end="14" resetval="0x0" description="Non-secure user cacheable allowed." range="14" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_READ" width="1" begin="13" end="13" resetval="0x0" description="Non-secure user read allowed." range="13" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_WRITE" width="1" begin="12" end="12" resetval="0x0" description="Non-secure user write allowed." range="12" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_DEBUG" width="1" begin="11" end="11" resetval="0x0" description="Non-secure supervisor debug allowed." range="11" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_CACHEABLE" width="1" begin="10" end="10" resetval="0x0" description="Non-secure supervisor cacheable allowed." range="10" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_READ" width="1" begin="9" end="9" resetval="0x0" description="Non-secure supervisor read allowed." range="9" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_WRITE" width="1" begin="8" end="8" resetval="0x0" description="Non-secure supervisor write allowed." range="8" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_DEBUG" width="1" begin="7" end="7" resetval="0x0" description="Secure user debug allowed." range="7" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_CACHEABLE" width="1" begin="6" end="6" resetval="0x0" description="Secure user cacheable allowed." range="6" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_READ" width="1" begin="5" end="5" resetval="0x0" description="Secure user read allowed." range="5" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_WRITE" width="1" begin="4" end="4" resetval="0x0" description="Secure user write allowed." range="4" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_DEBUG" width="1" begin="3" end="3" resetval="0x0" description="Secure supervisor debug allowed." range="3" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_CACHEABLE" width="1" begin="2" end="2" resetval="0x0" description="Secure supervisor cacheable allowed." range="2" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_READ" width="1" begin="1" end="1" resetval="0x0" description="Secure supervisor read allowed." range="1" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_WRITE" width="1" begin="0" end="0" resetval="0x0" description="Secure supervisor write allowed." range="0" rwaccess="R/W"/>
	</register>
	<register id="FW_REGS_br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0_fw_region_5_start_address_l" acronym="FW_REGS_br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0_fw_region_5_start_address_l" offset="0x8B0" width="32" description="The FW Region 5 Start Address Low Register defines the start address bits 31 to 0 for the slave br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0 region 5 firewall.">
		<bitfield id="START_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="Start address bits 31 to 12. Lowest 12 bits are forced to 0 as address must be 4KB aligned." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="START_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x0" description="Start address bits 11 to 0 are forced to 0 as address must be 4KB aligned." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="FW_REGS_br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0_fw_region_5_start_address_h" acronym="FW_REGS_br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0_fw_region_5_start_address_h" offset="0x8B4" width="32" description="The FW Region 5 Start Address High Register defines the start address bits 47 to 32 for the slave br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0 region 5 firewall.">
		<bitfield id="START_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="Start address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="FW_REGS_br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0_fw_region_5_end_address_l" acronym="FW_REGS_br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0_fw_region_5_end_address_l" offset="0x8B8" width="32" description="The FW Region 5 End Address Low Register defines the end address bits 31 to 0 to include for the slave br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0 region 5 firewall.">
		<bitfield id="END_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="End address bits 31 to 12 to include in the match. Lowest 12 bits are forced to 1s as address must be 4KB aligned." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="END_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x4095" description="End address bits 11 to 0 are forced to 1s as address must be 4KB aligned minus 1." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="FW_REGS_br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0_fw_region_5_end_address_h" acronym="FW_REGS_br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0_fw_region_5_end_address_h" offset="0x8BC" width="32" description="The FW Region 5 End Address High Register defines the end address bits 47 to 32 to include for the slave br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0 region 5 firewall.">
		<bitfield id="END_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="End address bits 47 to 32 to include in the match." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="FW_REGS_br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0_fw_region_6_control" acronym="FW_REGS_br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0_fw_region_6_control" offset="0x8C0" width="32" description="The FW Region 6 Control Register defines the control fields for the slave br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0 region 6 firewall.">
		<bitfield id="CACHE_MODE" width="1" begin="9" end="9" resetval="0x0" description="Cache mode for region. Set to 1 to check cache permissions. Set to 0 to ignore cache permissions." range="9" rwaccess="R/W"/> 
		<bitfield id="BACKGROUND" width="1" begin="8" end="8" resetval="0x0" description="Background enable for region. There can be 1 backgroun region per FW and foreground regions can have overlapping addresses only with the background region." range="8" rwaccess="R/W"/> 
		<bitfield id="LOCK" width="1" begin="4" end="4" resetval="0x0" description="Lock region. Once set region values cannot be modified." range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE" width="4" begin="3" end="0" resetval="0x0" description="Enable region. A value of 0xA enables, others disable." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="FW_REGS_br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0_fw_region_6_permission_0" acronym="FW_REGS_br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0_fw_region_6_permission_0" offset="0x8C4" width="32" description="The FW Region 6 Permission 0 Register defines the permissions for the slave br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0 region 6 firewall.">
		<bitfield id="PRIV_ID" width="8" begin="23" end="16" resetval="0x0" description="Allowed privid." range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_DEBUG" width="1" begin="15" end="15" resetval="0x0" description="Non-secure user debug allowed." range="15" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_CACHEABLE" width="1" begin="14" end="14" resetval="0x0" description="Non-secure user cacheable allowed." range="14" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_READ" width="1" begin="13" end="13" resetval="0x0" description="Non-secure user read allowed." range="13" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_WRITE" width="1" begin="12" end="12" resetval="0x0" description="Non-secure user write allowed." range="12" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_DEBUG" width="1" begin="11" end="11" resetval="0x0" description="Non-secure supervisor debug allowed." range="11" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_CACHEABLE" width="1" begin="10" end="10" resetval="0x0" description="Non-secure supervisor cacheable allowed." range="10" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_READ" width="1" begin="9" end="9" resetval="0x0" description="Non-secure supervisor read allowed." range="9" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_WRITE" width="1" begin="8" end="8" resetval="0x0" description="Non-secure supervisor write allowed." range="8" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_DEBUG" width="1" begin="7" end="7" resetval="0x0" description="Secure user debug allowed." range="7" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_CACHEABLE" width="1" begin="6" end="6" resetval="0x0" description="Secure user cacheable allowed." range="6" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_READ" width="1" begin="5" end="5" resetval="0x0" description="Secure user read allowed." range="5" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_WRITE" width="1" begin="4" end="4" resetval="0x0" description="Secure user write allowed." range="4" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_DEBUG" width="1" begin="3" end="3" resetval="0x0" description="Secure supervisor debug allowed." range="3" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_CACHEABLE" width="1" begin="2" end="2" resetval="0x0" description="Secure supervisor cacheable allowed." range="2" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_READ" width="1" begin="1" end="1" resetval="0x0" description="Secure supervisor read allowed." range="1" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_WRITE" width="1" begin="0" end="0" resetval="0x0" description="Secure supervisor write allowed." range="0" rwaccess="R/W"/>
	</register>
	<register id="FW_REGS_br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0_fw_region_6_permission_1" acronym="FW_REGS_br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0_fw_region_6_permission_1" offset="0x8C8" width="32" description="The FW Region 6 Permission 1 Register defines the permissions for the slave br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0 region 6 firewall.">
		<bitfield id="PRIV_ID" width="8" begin="23" end="16" resetval="0x0" description="Allowed privid." range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_DEBUG" width="1" begin="15" end="15" resetval="0x0" description="Non-secure user debug allowed." range="15" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_CACHEABLE" width="1" begin="14" end="14" resetval="0x0" description="Non-secure user cacheable allowed." range="14" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_READ" width="1" begin="13" end="13" resetval="0x0" description="Non-secure user read allowed." range="13" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_WRITE" width="1" begin="12" end="12" resetval="0x0" description="Non-secure user write allowed." range="12" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_DEBUG" width="1" begin="11" end="11" resetval="0x0" description="Non-secure supervisor debug allowed." range="11" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_CACHEABLE" width="1" begin="10" end="10" resetval="0x0" description="Non-secure supervisor cacheable allowed." range="10" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_READ" width="1" begin="9" end="9" resetval="0x0" description="Non-secure supervisor read allowed." range="9" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_WRITE" width="1" begin="8" end="8" resetval="0x0" description="Non-secure supervisor write allowed." range="8" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_DEBUG" width="1" begin="7" end="7" resetval="0x0" description="Secure user debug allowed." range="7" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_CACHEABLE" width="1" begin="6" end="6" resetval="0x0" description="Secure user cacheable allowed." range="6" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_READ" width="1" begin="5" end="5" resetval="0x0" description="Secure user read allowed." range="5" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_WRITE" width="1" begin="4" end="4" resetval="0x0" description="Secure user write allowed." range="4" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_DEBUG" width="1" begin="3" end="3" resetval="0x0" description="Secure supervisor debug allowed." range="3" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_CACHEABLE" width="1" begin="2" end="2" resetval="0x0" description="Secure supervisor cacheable allowed." range="2" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_READ" width="1" begin="1" end="1" resetval="0x0" description="Secure supervisor read allowed." range="1" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_WRITE" width="1" begin="0" end="0" resetval="0x0" description="Secure supervisor write allowed." range="0" rwaccess="R/W"/>
	</register>
	<register id="FW_REGS_br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0_fw_region_6_permission_2" acronym="FW_REGS_br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0_fw_region_6_permission_2" offset="0x8CC" width="32" description="The FW Region 6 Permission 2 Register defines the permissions for the slave br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0 region 6 firewall.">
		<bitfield id="PRIV_ID" width="8" begin="23" end="16" resetval="0x0" description="Allowed privid." range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_DEBUG" width="1" begin="15" end="15" resetval="0x0" description="Non-secure user debug allowed." range="15" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_CACHEABLE" width="1" begin="14" end="14" resetval="0x0" description="Non-secure user cacheable allowed." range="14" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_READ" width="1" begin="13" end="13" resetval="0x0" description="Non-secure user read allowed." range="13" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_WRITE" width="1" begin="12" end="12" resetval="0x0" description="Non-secure user write allowed." range="12" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_DEBUG" width="1" begin="11" end="11" resetval="0x0" description="Non-secure supervisor debug allowed." range="11" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_CACHEABLE" width="1" begin="10" end="10" resetval="0x0" description="Non-secure supervisor cacheable allowed." range="10" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_READ" width="1" begin="9" end="9" resetval="0x0" description="Non-secure supervisor read allowed." range="9" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_WRITE" width="1" begin="8" end="8" resetval="0x0" description="Non-secure supervisor write allowed." range="8" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_DEBUG" width="1" begin="7" end="7" resetval="0x0" description="Secure user debug allowed." range="7" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_CACHEABLE" width="1" begin="6" end="6" resetval="0x0" description="Secure user cacheable allowed." range="6" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_READ" width="1" begin="5" end="5" resetval="0x0" description="Secure user read allowed." range="5" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_WRITE" width="1" begin="4" end="4" resetval="0x0" description="Secure user write allowed." range="4" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_DEBUG" width="1" begin="3" end="3" resetval="0x0" description="Secure supervisor debug allowed." range="3" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_CACHEABLE" width="1" begin="2" end="2" resetval="0x0" description="Secure supervisor cacheable allowed." range="2" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_READ" width="1" begin="1" end="1" resetval="0x0" description="Secure supervisor read allowed." range="1" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_WRITE" width="1" begin="0" end="0" resetval="0x0" description="Secure supervisor write allowed." range="0" rwaccess="R/W"/>
	</register>
	<register id="FW_REGS_br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0_fw_region_6_start_address_l" acronym="FW_REGS_br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0_fw_region_6_start_address_l" offset="0x8D0" width="32" description="The FW Region 6 Start Address Low Register defines the start address bits 31 to 0 for the slave br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0 region 6 firewall.">
		<bitfield id="START_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="Start address bits 31 to 12. Lowest 12 bits are forced to 0 as address must be 4KB aligned." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="START_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x0" description="Start address bits 11 to 0 are forced to 0 as address must be 4KB aligned." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="FW_REGS_br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0_fw_region_6_start_address_h" acronym="FW_REGS_br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0_fw_region_6_start_address_h" offset="0x8D4" width="32" description="The FW Region 6 Start Address High Register defines the start address bits 47 to 32 for the slave br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0 region 6 firewall.">
		<bitfield id="START_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="Start address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="FW_REGS_br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0_fw_region_6_end_address_l" acronym="FW_REGS_br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0_fw_region_6_end_address_l" offset="0x8D8" width="32" description="The FW Region 6 End Address Low Register defines the end address bits 31 to 0 to include for the slave br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0 region 6 firewall.">
		<bitfield id="END_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="End address bits 31 to 12 to include in the match. Lowest 12 bits are forced to 1s as address must be 4KB aligned." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="END_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x4095" description="End address bits 11 to 0 are forced to 1s as address must be 4KB aligned minus 1." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="FW_REGS_br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0_fw_region_6_end_address_h" acronym="FW_REGS_br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0_fw_region_6_end_address_h" offset="0x8DC" width="32" description="The FW Region 6 End Address High Register defines the end address bits 47 to 32 to include for the slave br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0 region 6 firewall.">
		<bitfield id="END_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="End address bits 47 to 32 to include in the match." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="FW_REGS_br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0_fw_region_7_control" acronym="FW_REGS_br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0_fw_region_7_control" offset="0x8E0" width="32" description="The FW Region 7 Control Register defines the control fields for the slave br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0 region 7 firewall.">
		<bitfield id="CACHE_MODE" width="1" begin="9" end="9" resetval="0x0" description="Cache mode for region. Set to 1 to check cache permissions. Set to 0 to ignore cache permissions." range="9" rwaccess="R/W"/> 
		<bitfield id="BACKGROUND" width="1" begin="8" end="8" resetval="0x0" description="Background enable for region. There can be 1 backgroun region per FW and foreground regions can have overlapping addresses only with the background region." range="8" rwaccess="R/W"/> 
		<bitfield id="LOCK" width="1" begin="4" end="4" resetval="0x0" description="Lock region. Once set region values cannot be modified." range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE" width="4" begin="3" end="0" resetval="0x0" description="Enable region. A value of 0xA enables, others disable." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="FW_REGS_br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0_fw_region_7_permission_0" acronym="FW_REGS_br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0_fw_region_7_permission_0" offset="0x8E4" width="32" description="The FW Region 7 Permission 0 Register defines the permissions for the slave br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0 region 7 firewall.">
		<bitfield id="PRIV_ID" width="8" begin="23" end="16" resetval="0x0" description="Allowed privid." range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_DEBUG" width="1" begin="15" end="15" resetval="0x0" description="Non-secure user debug allowed." range="15" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_CACHEABLE" width="1" begin="14" end="14" resetval="0x0" description="Non-secure user cacheable allowed." range="14" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_READ" width="1" begin="13" end="13" resetval="0x0" description="Non-secure user read allowed." range="13" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_WRITE" width="1" begin="12" end="12" resetval="0x0" description="Non-secure user write allowed." range="12" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_DEBUG" width="1" begin="11" end="11" resetval="0x0" description="Non-secure supervisor debug allowed." range="11" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_CACHEABLE" width="1" begin="10" end="10" resetval="0x0" description="Non-secure supervisor cacheable allowed." range="10" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_READ" width="1" begin="9" end="9" resetval="0x0" description="Non-secure supervisor read allowed." range="9" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_WRITE" width="1" begin="8" end="8" resetval="0x0" description="Non-secure supervisor write allowed." range="8" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_DEBUG" width="1" begin="7" end="7" resetval="0x0" description="Secure user debug allowed." range="7" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_CACHEABLE" width="1" begin="6" end="6" resetval="0x0" description="Secure user cacheable allowed." range="6" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_READ" width="1" begin="5" end="5" resetval="0x0" description="Secure user read allowed." range="5" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_WRITE" width="1" begin="4" end="4" resetval="0x0" description="Secure user write allowed." range="4" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_DEBUG" width="1" begin="3" end="3" resetval="0x0" description="Secure supervisor debug allowed." range="3" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_CACHEABLE" width="1" begin="2" end="2" resetval="0x0" description="Secure supervisor cacheable allowed." range="2" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_READ" width="1" begin="1" end="1" resetval="0x0" description="Secure supervisor read allowed." range="1" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_WRITE" width="1" begin="0" end="0" resetval="0x0" description="Secure supervisor write allowed." range="0" rwaccess="R/W"/>
	</register>
	<register id="FW_REGS_br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0_fw_region_7_permission_1" acronym="FW_REGS_br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0_fw_region_7_permission_1" offset="0x8E8" width="32" description="The FW Region 7 Permission 1 Register defines the permissions for the slave br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0 region 7 firewall.">
		<bitfield id="PRIV_ID" width="8" begin="23" end="16" resetval="0x0" description="Allowed privid." range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_DEBUG" width="1" begin="15" end="15" resetval="0x0" description="Non-secure user debug allowed." range="15" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_CACHEABLE" width="1" begin="14" end="14" resetval="0x0" description="Non-secure user cacheable allowed." range="14" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_READ" width="1" begin="13" end="13" resetval="0x0" description="Non-secure user read allowed." range="13" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_WRITE" width="1" begin="12" end="12" resetval="0x0" description="Non-secure user write allowed." range="12" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_DEBUG" width="1" begin="11" end="11" resetval="0x0" description="Non-secure supervisor debug allowed." range="11" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_CACHEABLE" width="1" begin="10" end="10" resetval="0x0" description="Non-secure supervisor cacheable allowed." range="10" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_READ" width="1" begin="9" end="9" resetval="0x0" description="Non-secure supervisor read allowed." range="9" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_WRITE" width="1" begin="8" end="8" resetval="0x0" description="Non-secure supervisor write allowed." range="8" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_DEBUG" width="1" begin="7" end="7" resetval="0x0" description="Secure user debug allowed." range="7" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_CACHEABLE" width="1" begin="6" end="6" resetval="0x0" description="Secure user cacheable allowed." range="6" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_READ" width="1" begin="5" end="5" resetval="0x0" description="Secure user read allowed." range="5" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_WRITE" width="1" begin="4" end="4" resetval="0x0" description="Secure user write allowed." range="4" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_DEBUG" width="1" begin="3" end="3" resetval="0x0" description="Secure supervisor debug allowed." range="3" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_CACHEABLE" width="1" begin="2" end="2" resetval="0x0" description="Secure supervisor cacheable allowed." range="2" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_READ" width="1" begin="1" end="1" resetval="0x0" description="Secure supervisor read allowed." range="1" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_WRITE" width="1" begin="0" end="0" resetval="0x0" description="Secure supervisor write allowed." range="0" rwaccess="R/W"/>
	</register>
	<register id="FW_REGS_br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0_fw_region_7_permission_2" acronym="FW_REGS_br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0_fw_region_7_permission_2" offset="0x8EC" width="32" description="The FW Region 7 Permission 2 Register defines the permissions for the slave br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0 region 7 firewall.">
		<bitfield id="PRIV_ID" width="8" begin="23" end="16" resetval="0x0" description="Allowed privid." range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_DEBUG" width="1" begin="15" end="15" resetval="0x0" description="Non-secure user debug allowed." range="15" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_CACHEABLE" width="1" begin="14" end="14" resetval="0x0" description="Non-secure user cacheable allowed." range="14" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_READ" width="1" begin="13" end="13" resetval="0x0" description="Non-secure user read allowed." range="13" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_WRITE" width="1" begin="12" end="12" resetval="0x0" description="Non-secure user write allowed." range="12" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_DEBUG" width="1" begin="11" end="11" resetval="0x0" description="Non-secure supervisor debug allowed." range="11" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_CACHEABLE" width="1" begin="10" end="10" resetval="0x0" description="Non-secure supervisor cacheable allowed." range="10" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_READ" width="1" begin="9" end="9" resetval="0x0" description="Non-secure supervisor read allowed." range="9" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_WRITE" width="1" begin="8" end="8" resetval="0x0" description="Non-secure supervisor write allowed." range="8" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_DEBUG" width="1" begin="7" end="7" resetval="0x0" description="Secure user debug allowed." range="7" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_CACHEABLE" width="1" begin="6" end="6" resetval="0x0" description="Secure user cacheable allowed." range="6" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_READ" width="1" begin="5" end="5" resetval="0x0" description="Secure user read allowed." range="5" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_WRITE" width="1" begin="4" end="4" resetval="0x0" description="Secure user write allowed." range="4" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_DEBUG" width="1" begin="3" end="3" resetval="0x0" description="Secure supervisor debug allowed." range="3" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_CACHEABLE" width="1" begin="2" end="2" resetval="0x0" description="Secure supervisor cacheable allowed." range="2" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_READ" width="1" begin="1" end="1" resetval="0x0" description="Secure supervisor read allowed." range="1" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_WRITE" width="1" begin="0" end="0" resetval="0x0" description="Secure supervisor write allowed." range="0" rwaccess="R/W"/>
	</register>
	<register id="FW_REGS_br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0_fw_region_7_start_address_l" acronym="FW_REGS_br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0_fw_region_7_start_address_l" offset="0x8F0" width="32" description="The FW Region 7 Start Address Low Register defines the start address bits 31 to 0 for the slave br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0 region 7 firewall.">
		<bitfield id="START_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="Start address bits 31 to 12. Lowest 12 bits are forced to 0 as address must be 4KB aligned." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="START_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x0" description="Start address bits 11 to 0 are forced to 0 as address must be 4KB aligned." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="FW_REGS_br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0_fw_region_7_start_address_h" acronym="FW_REGS_br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0_fw_region_7_start_address_h" offset="0x8F4" width="32" description="The FW Region 7 Start Address High Register defines the start address bits 47 to 32 for the slave br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0 region 7 firewall.">
		<bitfield id="START_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="Start address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="FW_REGS_br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0_fw_region_7_end_address_l" acronym="FW_REGS_br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0_fw_region_7_end_address_l" offset="0x8F8" width="32" description="The FW Region 7 End Address Low Register defines the end address bits 31 to 0 to include for the slave br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0 region 7 firewall.">
		<bitfield id="END_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="End address bits 31 to 12 to include in the match. Lowest 12 bits are forced to 1s as address must be 4KB aligned." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="END_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x4095" description="End address bits 11 to 0 are forced to 1s as address must be 4KB aligned minus 1." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="FW_REGS_br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0_fw_region_7_end_address_h" acronym="FW_REGS_br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0_fw_region_7_end_address_h" offset="0x8FC" width="32" description="The FW Region 7 End Address High Register defines the end address bits 47 to 32 to include for the slave br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0 region 7 firewall.">
		<bitfield id="END_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="End address bits 47 to 32 to include in the match." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="FW_REGS_br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0_fw_region_0_control" acronym="FW_REGS_br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0_fw_region_0_control" offset="0xC00" width="32" description="The FW Region 0 Control Register defines the control fields for the slave br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0 region 0 firewall.">
		<bitfield id="CACHE_MODE" width="1" begin="9" end="9" resetval="0x0" description="Cache mode for region. Set to 1 to check cache permissions. Set to 0 to ignore cache permissions." range="9" rwaccess="R/W"/> 
		<bitfield id="BACKGROUND" width="1" begin="8" end="8" resetval="0x0" description="Background enable for region. There can be 1 backgroun region per FW and foreground regions can have overlapping addresses only with the background region." range="8" rwaccess="R/W"/> 
		<bitfield id="LOCK" width="1" begin="4" end="4" resetval="0x0" description="Lock region. Once set region values cannot be modified." range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE" width="4" begin="3" end="0" resetval="0x0" description="Enable region. A value of 0xA enables, others disable." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="FW_REGS_br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0_fw_region_0_permission_0" acronym="FW_REGS_br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0_fw_region_0_permission_0" offset="0xC04" width="32" description="The FW Region 0 Permission 0 Register defines the permissions for the slave br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0 region 0 firewall.">
		<bitfield id="PRIV_ID" width="8" begin="23" end="16" resetval="0x0" description="Allowed privid." range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_DEBUG" width="1" begin="15" end="15" resetval="0x0" description="Non-secure user debug allowed." range="15" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_CACHEABLE" width="1" begin="14" end="14" resetval="0x0" description="Non-secure user cacheable allowed." range="14" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_READ" width="1" begin="13" end="13" resetval="0x0" description="Non-secure user read allowed." range="13" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_WRITE" width="1" begin="12" end="12" resetval="0x0" description="Non-secure user write allowed." range="12" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_DEBUG" width="1" begin="11" end="11" resetval="0x0" description="Non-secure supervisor debug allowed." range="11" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_CACHEABLE" width="1" begin="10" end="10" resetval="0x0" description="Non-secure supervisor cacheable allowed." range="10" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_READ" width="1" begin="9" end="9" resetval="0x0" description="Non-secure supervisor read allowed." range="9" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_WRITE" width="1" begin="8" end="8" resetval="0x0" description="Non-secure supervisor write allowed." range="8" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_DEBUG" width="1" begin="7" end="7" resetval="0x0" description="Secure user debug allowed." range="7" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_CACHEABLE" width="1" begin="6" end="6" resetval="0x0" description="Secure user cacheable allowed." range="6" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_READ" width="1" begin="5" end="5" resetval="0x0" description="Secure user read allowed." range="5" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_WRITE" width="1" begin="4" end="4" resetval="0x0" description="Secure user write allowed." range="4" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_DEBUG" width="1" begin="3" end="3" resetval="0x0" description="Secure supervisor debug allowed." range="3" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_CACHEABLE" width="1" begin="2" end="2" resetval="0x0" description="Secure supervisor cacheable allowed." range="2" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_READ" width="1" begin="1" end="1" resetval="0x0" description="Secure supervisor read allowed." range="1" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_WRITE" width="1" begin="0" end="0" resetval="0x0" description="Secure supervisor write allowed." range="0" rwaccess="R/W"/>
	</register>
	<register id="FW_REGS_br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0_fw_region_0_permission_1" acronym="FW_REGS_br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0_fw_region_0_permission_1" offset="0xC08" width="32" description="The FW Region 0 Permission 1 Register defines the permissions for the slave br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0 region 0 firewall.">
		<bitfield id="PRIV_ID" width="8" begin="23" end="16" resetval="0x0" description="Allowed privid." range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_DEBUG" width="1" begin="15" end="15" resetval="0x0" description="Non-secure user debug allowed." range="15" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_CACHEABLE" width="1" begin="14" end="14" resetval="0x0" description="Non-secure user cacheable allowed." range="14" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_READ" width="1" begin="13" end="13" resetval="0x0" description="Non-secure user read allowed." range="13" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_WRITE" width="1" begin="12" end="12" resetval="0x0" description="Non-secure user write allowed." range="12" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_DEBUG" width="1" begin="11" end="11" resetval="0x0" description="Non-secure supervisor debug allowed." range="11" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_CACHEABLE" width="1" begin="10" end="10" resetval="0x0" description="Non-secure supervisor cacheable allowed." range="10" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_READ" width="1" begin="9" end="9" resetval="0x0" description="Non-secure supervisor read allowed." range="9" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_WRITE" width="1" begin="8" end="8" resetval="0x0" description="Non-secure supervisor write allowed." range="8" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_DEBUG" width="1" begin="7" end="7" resetval="0x0" description="Secure user debug allowed." range="7" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_CACHEABLE" width="1" begin="6" end="6" resetval="0x0" description="Secure user cacheable allowed." range="6" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_READ" width="1" begin="5" end="5" resetval="0x0" description="Secure user read allowed." range="5" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_WRITE" width="1" begin="4" end="4" resetval="0x0" description="Secure user write allowed." range="4" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_DEBUG" width="1" begin="3" end="3" resetval="0x0" description="Secure supervisor debug allowed." range="3" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_CACHEABLE" width="1" begin="2" end="2" resetval="0x0" description="Secure supervisor cacheable allowed." range="2" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_READ" width="1" begin="1" end="1" resetval="0x0" description="Secure supervisor read allowed." range="1" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_WRITE" width="1" begin="0" end="0" resetval="0x0" description="Secure supervisor write allowed." range="0" rwaccess="R/W"/>
	</register>
	<register id="FW_REGS_br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0_fw_region_0_permission_2" acronym="FW_REGS_br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0_fw_region_0_permission_2" offset="0xC0C" width="32" description="The FW Region 0 Permission 2 Register defines the permissions for the slave br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0 region 0 firewall.">
		<bitfield id="PRIV_ID" width="8" begin="23" end="16" resetval="0x0" description="Allowed privid." range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_DEBUG" width="1" begin="15" end="15" resetval="0x0" description="Non-secure user debug allowed." range="15" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_CACHEABLE" width="1" begin="14" end="14" resetval="0x0" description="Non-secure user cacheable allowed." range="14" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_READ" width="1" begin="13" end="13" resetval="0x0" description="Non-secure user read allowed." range="13" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_WRITE" width="1" begin="12" end="12" resetval="0x0" description="Non-secure user write allowed." range="12" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_DEBUG" width="1" begin="11" end="11" resetval="0x0" description="Non-secure supervisor debug allowed." range="11" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_CACHEABLE" width="1" begin="10" end="10" resetval="0x0" description="Non-secure supervisor cacheable allowed." range="10" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_READ" width="1" begin="9" end="9" resetval="0x0" description="Non-secure supervisor read allowed." range="9" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_WRITE" width="1" begin="8" end="8" resetval="0x0" description="Non-secure supervisor write allowed." range="8" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_DEBUG" width="1" begin="7" end="7" resetval="0x0" description="Secure user debug allowed." range="7" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_CACHEABLE" width="1" begin="6" end="6" resetval="0x0" description="Secure user cacheable allowed." range="6" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_READ" width="1" begin="5" end="5" resetval="0x0" description="Secure user read allowed." range="5" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_WRITE" width="1" begin="4" end="4" resetval="0x0" description="Secure user write allowed." range="4" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_DEBUG" width="1" begin="3" end="3" resetval="0x0" description="Secure supervisor debug allowed." range="3" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_CACHEABLE" width="1" begin="2" end="2" resetval="0x0" description="Secure supervisor cacheable allowed." range="2" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_READ" width="1" begin="1" end="1" resetval="0x0" description="Secure supervisor read allowed." range="1" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_WRITE" width="1" begin="0" end="0" resetval="0x0" description="Secure supervisor write allowed." range="0" rwaccess="R/W"/>
	</register>
	<register id="FW_REGS_br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0_fw_region_0_start_address_l" acronym="FW_REGS_br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0_fw_region_0_start_address_l" offset="0xC10" width="32" description="The FW Region 0 Start Address Low Register defines the start address bits 31 to 0 for the slave br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0 region 0 firewall.">
		<bitfield id="START_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="Start address bits 31 to 12. Lowest 12 bits are forced to 0 as address must be 4KB aligned." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="START_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x0" description="Start address bits 11 to 0 are forced to 0 as address must be 4KB aligned." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="FW_REGS_br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0_fw_region_0_start_address_h" acronym="FW_REGS_br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0_fw_region_0_start_address_h" offset="0xC14" width="32" description="The FW Region 0 Start Address High Register defines the start address bits 47 to 32 for the slave br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0 region 0 firewall.">
		<bitfield id="START_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="Start address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="FW_REGS_br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0_fw_region_0_end_address_l" acronym="FW_REGS_br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0_fw_region_0_end_address_l" offset="0xC18" width="32" description="The FW Region 0 End Address Low Register defines the end address bits 31 to 0 to include for the slave br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0 region 0 firewall.">
		<bitfield id="END_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="End address bits 31 to 12 to include in the match. Lowest 12 bits are forced to 1s as address must be 4KB aligned." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="END_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x4095" description="End address bits 11 to 0 are forced to 1s as address must be 4KB aligned minus 1." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="FW_REGS_br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0_fw_region_0_end_address_h" acronym="FW_REGS_br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0_fw_region_0_end_address_h" offset="0xC1C" width="32" description="The FW Region 0 End Address High Register defines the end address bits 47 to 32 to include for the slave br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0 region 0 firewall.">
		<bitfield id="END_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="End address bits 47 to 32 to include in the match." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="FW_REGS_br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0_fw_region_1_control" acronym="FW_REGS_br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0_fw_region_1_control" offset="0xC20" width="32" description="The FW Region 1 Control Register defines the control fields for the slave br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0 region 1 firewall.">
		<bitfield id="CACHE_MODE" width="1" begin="9" end="9" resetval="0x0" description="Cache mode for region. Set to 1 to check cache permissions. Set to 0 to ignore cache permissions." range="9" rwaccess="R/W"/> 
		<bitfield id="BACKGROUND" width="1" begin="8" end="8" resetval="0x0" description="Background enable for region. There can be 1 backgroun region per FW and foreground regions can have overlapping addresses only with the background region." range="8" rwaccess="R/W"/> 
		<bitfield id="LOCK" width="1" begin="4" end="4" resetval="0x0" description="Lock region. Once set region values cannot be modified." range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE" width="4" begin="3" end="0" resetval="0x0" description="Enable region. A value of 0xA enables, others disable." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="FW_REGS_br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0_fw_region_1_permission_0" acronym="FW_REGS_br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0_fw_region_1_permission_0" offset="0xC24" width="32" description="The FW Region 1 Permission 0 Register defines the permissions for the slave br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0 region 1 firewall.">
		<bitfield id="PRIV_ID" width="8" begin="23" end="16" resetval="0x0" description="Allowed privid." range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_DEBUG" width="1" begin="15" end="15" resetval="0x0" description="Non-secure user debug allowed." range="15" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_CACHEABLE" width="1" begin="14" end="14" resetval="0x0" description="Non-secure user cacheable allowed." range="14" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_READ" width="1" begin="13" end="13" resetval="0x0" description="Non-secure user read allowed." range="13" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_WRITE" width="1" begin="12" end="12" resetval="0x0" description="Non-secure user write allowed." range="12" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_DEBUG" width="1" begin="11" end="11" resetval="0x0" description="Non-secure supervisor debug allowed." range="11" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_CACHEABLE" width="1" begin="10" end="10" resetval="0x0" description="Non-secure supervisor cacheable allowed." range="10" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_READ" width="1" begin="9" end="9" resetval="0x0" description="Non-secure supervisor read allowed." range="9" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_WRITE" width="1" begin="8" end="8" resetval="0x0" description="Non-secure supervisor write allowed." range="8" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_DEBUG" width="1" begin="7" end="7" resetval="0x0" description="Secure user debug allowed." range="7" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_CACHEABLE" width="1" begin="6" end="6" resetval="0x0" description="Secure user cacheable allowed." range="6" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_READ" width="1" begin="5" end="5" resetval="0x0" description="Secure user read allowed." range="5" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_WRITE" width="1" begin="4" end="4" resetval="0x0" description="Secure user write allowed." range="4" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_DEBUG" width="1" begin="3" end="3" resetval="0x0" description="Secure supervisor debug allowed." range="3" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_CACHEABLE" width="1" begin="2" end="2" resetval="0x0" description="Secure supervisor cacheable allowed." range="2" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_READ" width="1" begin="1" end="1" resetval="0x0" description="Secure supervisor read allowed." range="1" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_WRITE" width="1" begin="0" end="0" resetval="0x0" description="Secure supervisor write allowed." range="0" rwaccess="R/W"/>
	</register>
	<register id="FW_REGS_br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0_fw_region_1_permission_1" acronym="FW_REGS_br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0_fw_region_1_permission_1" offset="0xC28" width="32" description="The FW Region 1 Permission 1 Register defines the permissions for the slave br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0 region 1 firewall.">
		<bitfield id="PRIV_ID" width="8" begin="23" end="16" resetval="0x0" description="Allowed privid." range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_DEBUG" width="1" begin="15" end="15" resetval="0x0" description="Non-secure user debug allowed." range="15" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_CACHEABLE" width="1" begin="14" end="14" resetval="0x0" description="Non-secure user cacheable allowed." range="14" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_READ" width="1" begin="13" end="13" resetval="0x0" description="Non-secure user read allowed." range="13" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_WRITE" width="1" begin="12" end="12" resetval="0x0" description="Non-secure user write allowed." range="12" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_DEBUG" width="1" begin="11" end="11" resetval="0x0" description="Non-secure supervisor debug allowed." range="11" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_CACHEABLE" width="1" begin="10" end="10" resetval="0x0" description="Non-secure supervisor cacheable allowed." range="10" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_READ" width="1" begin="9" end="9" resetval="0x0" description="Non-secure supervisor read allowed." range="9" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_WRITE" width="1" begin="8" end="8" resetval="0x0" description="Non-secure supervisor write allowed." range="8" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_DEBUG" width="1" begin="7" end="7" resetval="0x0" description="Secure user debug allowed." range="7" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_CACHEABLE" width="1" begin="6" end="6" resetval="0x0" description="Secure user cacheable allowed." range="6" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_READ" width="1" begin="5" end="5" resetval="0x0" description="Secure user read allowed." range="5" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_WRITE" width="1" begin="4" end="4" resetval="0x0" description="Secure user write allowed." range="4" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_DEBUG" width="1" begin="3" end="3" resetval="0x0" description="Secure supervisor debug allowed." range="3" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_CACHEABLE" width="1" begin="2" end="2" resetval="0x0" description="Secure supervisor cacheable allowed." range="2" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_READ" width="1" begin="1" end="1" resetval="0x0" description="Secure supervisor read allowed." range="1" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_WRITE" width="1" begin="0" end="0" resetval="0x0" description="Secure supervisor write allowed." range="0" rwaccess="R/W"/>
	</register>
	<register id="FW_REGS_br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0_fw_region_1_permission_2" acronym="FW_REGS_br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0_fw_region_1_permission_2" offset="0xC2C" width="32" description="The FW Region 1 Permission 2 Register defines the permissions for the slave br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0 region 1 firewall.">
		<bitfield id="PRIV_ID" width="8" begin="23" end="16" resetval="0x0" description="Allowed privid." range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_DEBUG" width="1" begin="15" end="15" resetval="0x0" description="Non-secure user debug allowed." range="15" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_CACHEABLE" width="1" begin="14" end="14" resetval="0x0" description="Non-secure user cacheable allowed." range="14" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_READ" width="1" begin="13" end="13" resetval="0x0" description="Non-secure user read allowed." range="13" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_WRITE" width="1" begin="12" end="12" resetval="0x0" description="Non-secure user write allowed." range="12" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_DEBUG" width="1" begin="11" end="11" resetval="0x0" description="Non-secure supervisor debug allowed." range="11" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_CACHEABLE" width="1" begin="10" end="10" resetval="0x0" description="Non-secure supervisor cacheable allowed." range="10" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_READ" width="1" begin="9" end="9" resetval="0x0" description="Non-secure supervisor read allowed." range="9" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_WRITE" width="1" begin="8" end="8" resetval="0x0" description="Non-secure supervisor write allowed." range="8" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_DEBUG" width="1" begin="7" end="7" resetval="0x0" description="Secure user debug allowed." range="7" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_CACHEABLE" width="1" begin="6" end="6" resetval="0x0" description="Secure user cacheable allowed." range="6" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_READ" width="1" begin="5" end="5" resetval="0x0" description="Secure user read allowed." range="5" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_WRITE" width="1" begin="4" end="4" resetval="0x0" description="Secure user write allowed." range="4" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_DEBUG" width="1" begin="3" end="3" resetval="0x0" description="Secure supervisor debug allowed." range="3" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_CACHEABLE" width="1" begin="2" end="2" resetval="0x0" description="Secure supervisor cacheable allowed." range="2" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_READ" width="1" begin="1" end="1" resetval="0x0" description="Secure supervisor read allowed." range="1" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_WRITE" width="1" begin="0" end="0" resetval="0x0" description="Secure supervisor write allowed." range="0" rwaccess="R/W"/>
	</register>
	<register id="FW_REGS_br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0_fw_region_1_start_address_l" acronym="FW_REGS_br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0_fw_region_1_start_address_l" offset="0xC30" width="32" description="The FW Region 1 Start Address Low Register defines the start address bits 31 to 0 for the slave br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0 region 1 firewall.">
		<bitfield id="START_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="Start address bits 31 to 12. Lowest 12 bits are forced to 0 as address must be 4KB aligned." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="START_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x0" description="Start address bits 11 to 0 are forced to 0 as address must be 4KB aligned." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="FW_REGS_br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0_fw_region_1_start_address_h" acronym="FW_REGS_br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0_fw_region_1_start_address_h" offset="0xC34" width="32" description="The FW Region 1 Start Address High Register defines the start address bits 47 to 32 for the slave br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0 region 1 firewall.">
		<bitfield id="START_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="Start address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="FW_REGS_br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0_fw_region_1_end_address_l" acronym="FW_REGS_br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0_fw_region_1_end_address_l" offset="0xC38" width="32" description="The FW Region 1 End Address Low Register defines the end address bits 31 to 0 to include for the slave br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0 region 1 firewall.">
		<bitfield id="END_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="End address bits 31 to 12 to include in the match. Lowest 12 bits are forced to 1s as address must be 4KB aligned." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="END_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x4095" description="End address bits 11 to 0 are forced to 1s as address must be 4KB aligned minus 1." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="FW_REGS_br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0_fw_region_1_end_address_h" acronym="FW_REGS_br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0_fw_region_1_end_address_h" offset="0xC3C" width="32" description="The FW Region 1 End Address High Register defines the end address bits 47 to 32 to include for the slave br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0 region 1 firewall.">
		<bitfield id="END_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="End address bits 47 to 32 to include in the match." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="FW_REGS_br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0_fw_region_2_control" acronym="FW_REGS_br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0_fw_region_2_control" offset="0xC40" width="32" description="The FW Region 2 Control Register defines the control fields for the slave br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0 region 2 firewall.">
		<bitfield id="CACHE_MODE" width="1" begin="9" end="9" resetval="0x0" description="Cache mode for region. Set to 1 to check cache permissions. Set to 0 to ignore cache permissions." range="9" rwaccess="R/W"/> 
		<bitfield id="BACKGROUND" width="1" begin="8" end="8" resetval="0x0" description="Background enable for region. There can be 1 backgroun region per FW and foreground regions can have overlapping addresses only with the background region." range="8" rwaccess="R/W"/> 
		<bitfield id="LOCK" width="1" begin="4" end="4" resetval="0x0" description="Lock region. Once set region values cannot be modified." range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE" width="4" begin="3" end="0" resetval="0x0" description="Enable region. A value of 0xA enables, others disable." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="FW_REGS_br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0_fw_region_2_permission_0" acronym="FW_REGS_br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0_fw_region_2_permission_0" offset="0xC44" width="32" description="The FW Region 2 Permission 0 Register defines the permissions for the slave br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0 region 2 firewall.">
		<bitfield id="PRIV_ID" width="8" begin="23" end="16" resetval="0x0" description="Allowed privid." range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_DEBUG" width="1" begin="15" end="15" resetval="0x0" description="Non-secure user debug allowed." range="15" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_CACHEABLE" width="1" begin="14" end="14" resetval="0x0" description="Non-secure user cacheable allowed." range="14" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_READ" width="1" begin="13" end="13" resetval="0x0" description="Non-secure user read allowed." range="13" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_WRITE" width="1" begin="12" end="12" resetval="0x0" description="Non-secure user write allowed." range="12" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_DEBUG" width="1" begin="11" end="11" resetval="0x0" description="Non-secure supervisor debug allowed." range="11" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_CACHEABLE" width="1" begin="10" end="10" resetval="0x0" description="Non-secure supervisor cacheable allowed." range="10" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_READ" width="1" begin="9" end="9" resetval="0x0" description="Non-secure supervisor read allowed." range="9" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_WRITE" width="1" begin="8" end="8" resetval="0x0" description="Non-secure supervisor write allowed." range="8" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_DEBUG" width="1" begin="7" end="7" resetval="0x0" description="Secure user debug allowed." range="7" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_CACHEABLE" width="1" begin="6" end="6" resetval="0x0" description="Secure user cacheable allowed." range="6" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_READ" width="1" begin="5" end="5" resetval="0x0" description="Secure user read allowed." range="5" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_WRITE" width="1" begin="4" end="4" resetval="0x0" description="Secure user write allowed." range="4" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_DEBUG" width="1" begin="3" end="3" resetval="0x0" description="Secure supervisor debug allowed." range="3" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_CACHEABLE" width="1" begin="2" end="2" resetval="0x0" description="Secure supervisor cacheable allowed." range="2" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_READ" width="1" begin="1" end="1" resetval="0x0" description="Secure supervisor read allowed." range="1" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_WRITE" width="1" begin="0" end="0" resetval="0x0" description="Secure supervisor write allowed." range="0" rwaccess="R/W"/>
	</register>
	<register id="FW_REGS_br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0_fw_region_2_permission_1" acronym="FW_REGS_br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0_fw_region_2_permission_1" offset="0xC48" width="32" description="The FW Region 2 Permission 1 Register defines the permissions for the slave br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0 region 2 firewall.">
		<bitfield id="PRIV_ID" width="8" begin="23" end="16" resetval="0x0" description="Allowed privid." range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_DEBUG" width="1" begin="15" end="15" resetval="0x0" description="Non-secure user debug allowed." range="15" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_CACHEABLE" width="1" begin="14" end="14" resetval="0x0" description="Non-secure user cacheable allowed." range="14" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_READ" width="1" begin="13" end="13" resetval="0x0" description="Non-secure user read allowed." range="13" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_WRITE" width="1" begin="12" end="12" resetval="0x0" description="Non-secure user write allowed." range="12" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_DEBUG" width="1" begin="11" end="11" resetval="0x0" description="Non-secure supervisor debug allowed." range="11" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_CACHEABLE" width="1" begin="10" end="10" resetval="0x0" description="Non-secure supervisor cacheable allowed." range="10" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_READ" width="1" begin="9" end="9" resetval="0x0" description="Non-secure supervisor read allowed." range="9" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_WRITE" width="1" begin="8" end="8" resetval="0x0" description="Non-secure supervisor write allowed." range="8" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_DEBUG" width="1" begin="7" end="7" resetval="0x0" description="Secure user debug allowed." range="7" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_CACHEABLE" width="1" begin="6" end="6" resetval="0x0" description="Secure user cacheable allowed." range="6" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_READ" width="1" begin="5" end="5" resetval="0x0" description="Secure user read allowed." range="5" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_WRITE" width="1" begin="4" end="4" resetval="0x0" description="Secure user write allowed." range="4" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_DEBUG" width="1" begin="3" end="3" resetval="0x0" description="Secure supervisor debug allowed." range="3" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_CACHEABLE" width="1" begin="2" end="2" resetval="0x0" description="Secure supervisor cacheable allowed." range="2" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_READ" width="1" begin="1" end="1" resetval="0x0" description="Secure supervisor read allowed." range="1" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_WRITE" width="1" begin="0" end="0" resetval="0x0" description="Secure supervisor write allowed." range="0" rwaccess="R/W"/>
	</register>
	<register id="FW_REGS_br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0_fw_region_2_permission_2" acronym="FW_REGS_br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0_fw_region_2_permission_2" offset="0xC4C" width="32" description="The FW Region 2 Permission 2 Register defines the permissions for the slave br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0 region 2 firewall.">
		<bitfield id="PRIV_ID" width="8" begin="23" end="16" resetval="0x0" description="Allowed privid." range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_DEBUG" width="1" begin="15" end="15" resetval="0x0" description="Non-secure user debug allowed." range="15" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_CACHEABLE" width="1" begin="14" end="14" resetval="0x0" description="Non-secure user cacheable allowed." range="14" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_READ" width="1" begin="13" end="13" resetval="0x0" description="Non-secure user read allowed." range="13" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_WRITE" width="1" begin="12" end="12" resetval="0x0" description="Non-secure user write allowed." range="12" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_DEBUG" width="1" begin="11" end="11" resetval="0x0" description="Non-secure supervisor debug allowed." range="11" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_CACHEABLE" width="1" begin="10" end="10" resetval="0x0" description="Non-secure supervisor cacheable allowed." range="10" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_READ" width="1" begin="9" end="9" resetval="0x0" description="Non-secure supervisor read allowed." range="9" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_WRITE" width="1" begin="8" end="8" resetval="0x0" description="Non-secure supervisor write allowed." range="8" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_DEBUG" width="1" begin="7" end="7" resetval="0x0" description="Secure user debug allowed." range="7" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_CACHEABLE" width="1" begin="6" end="6" resetval="0x0" description="Secure user cacheable allowed." range="6" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_READ" width="1" begin="5" end="5" resetval="0x0" description="Secure user read allowed." range="5" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_WRITE" width="1" begin="4" end="4" resetval="0x0" description="Secure user write allowed." range="4" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_DEBUG" width="1" begin="3" end="3" resetval="0x0" description="Secure supervisor debug allowed." range="3" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_CACHEABLE" width="1" begin="2" end="2" resetval="0x0" description="Secure supervisor cacheable allowed." range="2" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_READ" width="1" begin="1" end="1" resetval="0x0" description="Secure supervisor read allowed." range="1" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_WRITE" width="1" begin="0" end="0" resetval="0x0" description="Secure supervisor write allowed." range="0" rwaccess="R/W"/>
	</register>
	<register id="FW_REGS_br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0_fw_region_2_start_address_l" acronym="FW_REGS_br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0_fw_region_2_start_address_l" offset="0xC50" width="32" description="The FW Region 2 Start Address Low Register defines the start address bits 31 to 0 for the slave br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0 region 2 firewall.">
		<bitfield id="START_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="Start address bits 31 to 12. Lowest 12 bits are forced to 0 as address must be 4KB aligned." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="START_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x0" description="Start address bits 11 to 0 are forced to 0 as address must be 4KB aligned." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="FW_REGS_br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0_fw_region_2_start_address_h" acronym="FW_REGS_br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0_fw_region_2_start_address_h" offset="0xC54" width="32" description="The FW Region 2 Start Address High Register defines the start address bits 47 to 32 for the slave br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0 region 2 firewall.">
		<bitfield id="START_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="Start address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="FW_REGS_br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0_fw_region_2_end_address_l" acronym="FW_REGS_br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0_fw_region_2_end_address_l" offset="0xC58" width="32" description="The FW Region 2 End Address Low Register defines the end address bits 31 to 0 to include for the slave br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0 region 2 firewall.">
		<bitfield id="END_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="End address bits 31 to 12 to include in the match. Lowest 12 bits are forced to 1s as address must be 4KB aligned." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="END_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x4095" description="End address bits 11 to 0 are forced to 1s as address must be 4KB aligned minus 1." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="FW_REGS_br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0_fw_region_2_end_address_h" acronym="FW_REGS_br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0_fw_region_2_end_address_h" offset="0xC5C" width="32" description="The FW Region 2 End Address High Register defines the end address bits 47 to 32 to include for the slave br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0 region 2 firewall.">
		<bitfield id="END_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="End address bits 47 to 32 to include in the match." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="FW_REGS_br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0_fw_region_3_control" acronym="FW_REGS_br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0_fw_region_3_control" offset="0xC60" width="32" description="The FW Region 3 Control Register defines the control fields for the slave br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0 region 3 firewall.">
		<bitfield id="CACHE_MODE" width="1" begin="9" end="9" resetval="0x0" description="Cache mode for region. Set to 1 to check cache permissions. Set to 0 to ignore cache permissions." range="9" rwaccess="R/W"/> 
		<bitfield id="BACKGROUND" width="1" begin="8" end="8" resetval="0x0" description="Background enable for region. There can be 1 backgroun region per FW and foreground regions can have overlapping addresses only with the background region." range="8" rwaccess="R/W"/> 
		<bitfield id="LOCK" width="1" begin="4" end="4" resetval="0x0" description="Lock region. Once set region values cannot be modified." range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE" width="4" begin="3" end="0" resetval="0x0" description="Enable region. A value of 0xA enables, others disable." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="FW_REGS_br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0_fw_region_3_permission_0" acronym="FW_REGS_br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0_fw_region_3_permission_0" offset="0xC64" width="32" description="The FW Region 3 Permission 0 Register defines the permissions for the slave br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0 region 3 firewall.">
		<bitfield id="PRIV_ID" width="8" begin="23" end="16" resetval="0x0" description="Allowed privid." range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_DEBUG" width="1" begin="15" end="15" resetval="0x0" description="Non-secure user debug allowed." range="15" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_CACHEABLE" width="1" begin="14" end="14" resetval="0x0" description="Non-secure user cacheable allowed." range="14" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_READ" width="1" begin="13" end="13" resetval="0x0" description="Non-secure user read allowed." range="13" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_WRITE" width="1" begin="12" end="12" resetval="0x0" description="Non-secure user write allowed." range="12" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_DEBUG" width="1" begin="11" end="11" resetval="0x0" description="Non-secure supervisor debug allowed." range="11" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_CACHEABLE" width="1" begin="10" end="10" resetval="0x0" description="Non-secure supervisor cacheable allowed." range="10" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_READ" width="1" begin="9" end="9" resetval="0x0" description="Non-secure supervisor read allowed." range="9" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_WRITE" width="1" begin="8" end="8" resetval="0x0" description="Non-secure supervisor write allowed." range="8" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_DEBUG" width="1" begin="7" end="7" resetval="0x0" description="Secure user debug allowed." range="7" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_CACHEABLE" width="1" begin="6" end="6" resetval="0x0" description="Secure user cacheable allowed." range="6" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_READ" width="1" begin="5" end="5" resetval="0x0" description="Secure user read allowed." range="5" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_WRITE" width="1" begin="4" end="4" resetval="0x0" description="Secure user write allowed." range="4" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_DEBUG" width="1" begin="3" end="3" resetval="0x0" description="Secure supervisor debug allowed." range="3" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_CACHEABLE" width="1" begin="2" end="2" resetval="0x0" description="Secure supervisor cacheable allowed." range="2" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_READ" width="1" begin="1" end="1" resetval="0x0" description="Secure supervisor read allowed." range="1" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_WRITE" width="1" begin="0" end="0" resetval="0x0" description="Secure supervisor write allowed." range="0" rwaccess="R/W"/>
	</register>
	<register id="FW_REGS_br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0_fw_region_3_permission_1" acronym="FW_REGS_br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0_fw_region_3_permission_1" offset="0xC68" width="32" description="The FW Region 3 Permission 1 Register defines the permissions for the slave br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0 region 3 firewall.">
		<bitfield id="PRIV_ID" width="8" begin="23" end="16" resetval="0x0" description="Allowed privid." range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_DEBUG" width="1" begin="15" end="15" resetval="0x0" description="Non-secure user debug allowed." range="15" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_CACHEABLE" width="1" begin="14" end="14" resetval="0x0" description="Non-secure user cacheable allowed." range="14" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_READ" width="1" begin="13" end="13" resetval="0x0" description="Non-secure user read allowed." range="13" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_WRITE" width="1" begin="12" end="12" resetval="0x0" description="Non-secure user write allowed." range="12" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_DEBUG" width="1" begin="11" end="11" resetval="0x0" description="Non-secure supervisor debug allowed." range="11" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_CACHEABLE" width="1" begin="10" end="10" resetval="0x0" description="Non-secure supervisor cacheable allowed." range="10" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_READ" width="1" begin="9" end="9" resetval="0x0" description="Non-secure supervisor read allowed." range="9" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_WRITE" width="1" begin="8" end="8" resetval="0x0" description="Non-secure supervisor write allowed." range="8" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_DEBUG" width="1" begin="7" end="7" resetval="0x0" description="Secure user debug allowed." range="7" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_CACHEABLE" width="1" begin="6" end="6" resetval="0x0" description="Secure user cacheable allowed." range="6" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_READ" width="1" begin="5" end="5" resetval="0x0" description="Secure user read allowed." range="5" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_WRITE" width="1" begin="4" end="4" resetval="0x0" description="Secure user write allowed." range="4" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_DEBUG" width="1" begin="3" end="3" resetval="0x0" description="Secure supervisor debug allowed." range="3" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_CACHEABLE" width="1" begin="2" end="2" resetval="0x0" description="Secure supervisor cacheable allowed." range="2" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_READ" width="1" begin="1" end="1" resetval="0x0" description="Secure supervisor read allowed." range="1" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_WRITE" width="1" begin="0" end="0" resetval="0x0" description="Secure supervisor write allowed." range="0" rwaccess="R/W"/>
	</register>
	<register id="FW_REGS_br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0_fw_region_3_permission_2" acronym="FW_REGS_br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0_fw_region_3_permission_2" offset="0xC6C" width="32" description="The FW Region 3 Permission 2 Register defines the permissions for the slave br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0 region 3 firewall.">
		<bitfield id="PRIV_ID" width="8" begin="23" end="16" resetval="0x0" description="Allowed privid." range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_DEBUG" width="1" begin="15" end="15" resetval="0x0" description="Non-secure user debug allowed." range="15" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_CACHEABLE" width="1" begin="14" end="14" resetval="0x0" description="Non-secure user cacheable allowed." range="14" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_READ" width="1" begin="13" end="13" resetval="0x0" description="Non-secure user read allowed." range="13" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_WRITE" width="1" begin="12" end="12" resetval="0x0" description="Non-secure user write allowed." range="12" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_DEBUG" width="1" begin="11" end="11" resetval="0x0" description="Non-secure supervisor debug allowed." range="11" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_CACHEABLE" width="1" begin="10" end="10" resetval="0x0" description="Non-secure supervisor cacheable allowed." range="10" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_READ" width="1" begin="9" end="9" resetval="0x0" description="Non-secure supervisor read allowed." range="9" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_WRITE" width="1" begin="8" end="8" resetval="0x0" description="Non-secure supervisor write allowed." range="8" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_DEBUG" width="1" begin="7" end="7" resetval="0x0" description="Secure user debug allowed." range="7" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_CACHEABLE" width="1" begin="6" end="6" resetval="0x0" description="Secure user cacheable allowed." range="6" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_READ" width="1" begin="5" end="5" resetval="0x0" description="Secure user read allowed." range="5" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_WRITE" width="1" begin="4" end="4" resetval="0x0" description="Secure user write allowed." range="4" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_DEBUG" width="1" begin="3" end="3" resetval="0x0" description="Secure supervisor debug allowed." range="3" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_CACHEABLE" width="1" begin="2" end="2" resetval="0x0" description="Secure supervisor cacheable allowed." range="2" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_READ" width="1" begin="1" end="1" resetval="0x0" description="Secure supervisor read allowed." range="1" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_WRITE" width="1" begin="0" end="0" resetval="0x0" description="Secure supervisor write allowed." range="0" rwaccess="R/W"/>
	</register>
	<register id="FW_REGS_br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0_fw_region_3_start_address_l" acronym="FW_REGS_br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0_fw_region_3_start_address_l" offset="0xC70" width="32" description="The FW Region 3 Start Address Low Register defines the start address bits 31 to 0 for the slave br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0 region 3 firewall.">
		<bitfield id="START_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="Start address bits 31 to 12. Lowest 12 bits are forced to 0 as address must be 4KB aligned." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="START_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x0" description="Start address bits 11 to 0 are forced to 0 as address must be 4KB aligned." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="FW_REGS_br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0_fw_region_3_start_address_h" acronym="FW_REGS_br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0_fw_region_3_start_address_h" offset="0xC74" width="32" description="The FW Region 3 Start Address High Register defines the start address bits 47 to 32 for the slave br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0 region 3 firewall.">
		<bitfield id="START_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="Start address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="FW_REGS_br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0_fw_region_3_end_address_l" acronym="FW_REGS_br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0_fw_region_3_end_address_l" offset="0xC78" width="32" description="The FW Region 3 End Address Low Register defines the end address bits 31 to 0 to include for the slave br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0 region 3 firewall.">
		<bitfield id="END_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="End address bits 31 to 12 to include in the match. Lowest 12 bits are forced to 1s as address must be 4KB aligned." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="END_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x4095" description="End address bits 11 to 0 are forced to 1s as address must be 4KB aligned minus 1." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="FW_REGS_br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0_fw_region_3_end_address_h" acronym="FW_REGS_br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0_fw_region_3_end_address_h" offset="0xC7C" width="32" description="The FW Region 3 End Address High Register defines the end address bits 47 to 32 to include for the slave br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0 region 3 firewall.">
		<bitfield id="END_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="End address bits 47 to 32 to include in the match." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="FW_REGS_br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0_fw_region_4_control" acronym="FW_REGS_br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0_fw_region_4_control" offset="0xC80" width="32" description="The FW Region 4 Control Register defines the control fields for the slave br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0 region 4 firewall.">
		<bitfield id="CACHE_MODE" width="1" begin="9" end="9" resetval="0x0" description="Cache mode for region. Set to 1 to check cache permissions. Set to 0 to ignore cache permissions." range="9" rwaccess="R/W"/> 
		<bitfield id="BACKGROUND" width="1" begin="8" end="8" resetval="0x0" description="Background enable for region. There can be 1 backgroun region per FW and foreground regions can have overlapping addresses only with the background region." range="8" rwaccess="R/W"/> 
		<bitfield id="LOCK" width="1" begin="4" end="4" resetval="0x0" description="Lock region. Once set region values cannot be modified." range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE" width="4" begin="3" end="0" resetval="0x0" description="Enable region. A value of 0xA enables, others disable." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="FW_REGS_br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0_fw_region_4_permission_0" acronym="FW_REGS_br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0_fw_region_4_permission_0" offset="0xC84" width="32" description="The FW Region 4 Permission 0 Register defines the permissions for the slave br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0 region 4 firewall.">
		<bitfield id="PRIV_ID" width="8" begin="23" end="16" resetval="0x0" description="Allowed privid." range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_DEBUG" width="1" begin="15" end="15" resetval="0x0" description="Non-secure user debug allowed." range="15" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_CACHEABLE" width="1" begin="14" end="14" resetval="0x0" description="Non-secure user cacheable allowed." range="14" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_READ" width="1" begin="13" end="13" resetval="0x0" description="Non-secure user read allowed." range="13" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_WRITE" width="1" begin="12" end="12" resetval="0x0" description="Non-secure user write allowed." range="12" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_DEBUG" width="1" begin="11" end="11" resetval="0x0" description="Non-secure supervisor debug allowed." range="11" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_CACHEABLE" width="1" begin="10" end="10" resetval="0x0" description="Non-secure supervisor cacheable allowed." range="10" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_READ" width="1" begin="9" end="9" resetval="0x0" description="Non-secure supervisor read allowed." range="9" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_WRITE" width="1" begin="8" end="8" resetval="0x0" description="Non-secure supervisor write allowed." range="8" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_DEBUG" width="1" begin="7" end="7" resetval="0x0" description="Secure user debug allowed." range="7" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_CACHEABLE" width="1" begin="6" end="6" resetval="0x0" description="Secure user cacheable allowed." range="6" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_READ" width="1" begin="5" end="5" resetval="0x0" description="Secure user read allowed." range="5" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_WRITE" width="1" begin="4" end="4" resetval="0x0" description="Secure user write allowed." range="4" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_DEBUG" width="1" begin="3" end="3" resetval="0x0" description="Secure supervisor debug allowed." range="3" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_CACHEABLE" width="1" begin="2" end="2" resetval="0x0" description="Secure supervisor cacheable allowed." range="2" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_READ" width="1" begin="1" end="1" resetval="0x0" description="Secure supervisor read allowed." range="1" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_WRITE" width="1" begin="0" end="0" resetval="0x0" description="Secure supervisor write allowed." range="0" rwaccess="R/W"/>
	</register>
	<register id="FW_REGS_br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0_fw_region_4_permission_1" acronym="FW_REGS_br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0_fw_region_4_permission_1" offset="0xC88" width="32" description="The FW Region 4 Permission 1 Register defines the permissions for the slave br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0 region 4 firewall.">
		<bitfield id="PRIV_ID" width="8" begin="23" end="16" resetval="0x0" description="Allowed privid." range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_DEBUG" width="1" begin="15" end="15" resetval="0x0" description="Non-secure user debug allowed." range="15" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_CACHEABLE" width="1" begin="14" end="14" resetval="0x0" description="Non-secure user cacheable allowed." range="14" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_READ" width="1" begin="13" end="13" resetval="0x0" description="Non-secure user read allowed." range="13" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_WRITE" width="1" begin="12" end="12" resetval="0x0" description="Non-secure user write allowed." range="12" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_DEBUG" width="1" begin="11" end="11" resetval="0x0" description="Non-secure supervisor debug allowed." range="11" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_CACHEABLE" width="1" begin="10" end="10" resetval="0x0" description="Non-secure supervisor cacheable allowed." range="10" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_READ" width="1" begin="9" end="9" resetval="0x0" description="Non-secure supervisor read allowed." range="9" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_WRITE" width="1" begin="8" end="8" resetval="0x0" description="Non-secure supervisor write allowed." range="8" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_DEBUG" width="1" begin="7" end="7" resetval="0x0" description="Secure user debug allowed." range="7" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_CACHEABLE" width="1" begin="6" end="6" resetval="0x0" description="Secure user cacheable allowed." range="6" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_READ" width="1" begin="5" end="5" resetval="0x0" description="Secure user read allowed." range="5" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_WRITE" width="1" begin="4" end="4" resetval="0x0" description="Secure user write allowed." range="4" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_DEBUG" width="1" begin="3" end="3" resetval="0x0" description="Secure supervisor debug allowed." range="3" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_CACHEABLE" width="1" begin="2" end="2" resetval="0x0" description="Secure supervisor cacheable allowed." range="2" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_READ" width="1" begin="1" end="1" resetval="0x0" description="Secure supervisor read allowed." range="1" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_WRITE" width="1" begin="0" end="0" resetval="0x0" description="Secure supervisor write allowed." range="0" rwaccess="R/W"/>
	</register>
	<register id="FW_REGS_br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0_fw_region_4_permission_2" acronym="FW_REGS_br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0_fw_region_4_permission_2" offset="0xC8C" width="32" description="The FW Region 4 Permission 2 Register defines the permissions for the slave br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0 region 4 firewall.">
		<bitfield id="PRIV_ID" width="8" begin="23" end="16" resetval="0x0" description="Allowed privid." range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_DEBUG" width="1" begin="15" end="15" resetval="0x0" description="Non-secure user debug allowed." range="15" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_CACHEABLE" width="1" begin="14" end="14" resetval="0x0" description="Non-secure user cacheable allowed." range="14" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_READ" width="1" begin="13" end="13" resetval="0x0" description="Non-secure user read allowed." range="13" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_WRITE" width="1" begin="12" end="12" resetval="0x0" description="Non-secure user write allowed." range="12" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_DEBUG" width="1" begin="11" end="11" resetval="0x0" description="Non-secure supervisor debug allowed." range="11" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_CACHEABLE" width="1" begin="10" end="10" resetval="0x0" description="Non-secure supervisor cacheable allowed." range="10" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_READ" width="1" begin="9" end="9" resetval="0x0" description="Non-secure supervisor read allowed." range="9" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_WRITE" width="1" begin="8" end="8" resetval="0x0" description="Non-secure supervisor write allowed." range="8" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_DEBUG" width="1" begin="7" end="7" resetval="0x0" description="Secure user debug allowed." range="7" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_CACHEABLE" width="1" begin="6" end="6" resetval="0x0" description="Secure user cacheable allowed." range="6" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_READ" width="1" begin="5" end="5" resetval="0x0" description="Secure user read allowed." range="5" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_WRITE" width="1" begin="4" end="4" resetval="0x0" description="Secure user write allowed." range="4" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_DEBUG" width="1" begin="3" end="3" resetval="0x0" description="Secure supervisor debug allowed." range="3" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_CACHEABLE" width="1" begin="2" end="2" resetval="0x0" description="Secure supervisor cacheable allowed." range="2" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_READ" width="1" begin="1" end="1" resetval="0x0" description="Secure supervisor read allowed." range="1" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_WRITE" width="1" begin="0" end="0" resetval="0x0" description="Secure supervisor write allowed." range="0" rwaccess="R/W"/>
	</register>
	<register id="FW_REGS_br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0_fw_region_4_start_address_l" acronym="FW_REGS_br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0_fw_region_4_start_address_l" offset="0xC90" width="32" description="The FW Region 4 Start Address Low Register defines the start address bits 31 to 0 for the slave br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0 region 4 firewall.">
		<bitfield id="START_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="Start address bits 31 to 12. Lowest 12 bits are forced to 0 as address must be 4KB aligned." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="START_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x0" description="Start address bits 11 to 0 are forced to 0 as address must be 4KB aligned." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="FW_REGS_br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0_fw_region_4_start_address_h" acronym="FW_REGS_br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0_fw_region_4_start_address_h" offset="0xC94" width="32" description="The FW Region 4 Start Address High Register defines the start address bits 47 to 32 for the slave br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0 region 4 firewall.">
		<bitfield id="START_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="Start address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="FW_REGS_br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0_fw_region_4_end_address_l" acronym="FW_REGS_br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0_fw_region_4_end_address_l" offset="0xC98" width="32" description="The FW Region 4 End Address Low Register defines the end address bits 31 to 0 to include for the slave br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0 region 4 firewall.">
		<bitfield id="END_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="End address bits 31 to 12 to include in the match. Lowest 12 bits are forced to 1s as address must be 4KB aligned." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="END_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x4095" description="End address bits 11 to 0 are forced to 1s as address must be 4KB aligned minus 1." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="FW_REGS_br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0_fw_region_4_end_address_h" acronym="FW_REGS_br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0_fw_region_4_end_address_h" offset="0xC9C" width="32" description="The FW Region 4 End Address High Register defines the end address bits 47 to 32 to include for the slave br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0 region 4 firewall.">
		<bitfield id="END_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="End address bits 47 to 32 to include in the match." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="FW_REGS_br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0_fw_region_5_control" acronym="FW_REGS_br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0_fw_region_5_control" offset="0xCA0" width="32" description="The FW Region 5 Control Register defines the control fields for the slave br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0 region 5 firewall.">
		<bitfield id="CACHE_MODE" width="1" begin="9" end="9" resetval="0x0" description="Cache mode for region. Set to 1 to check cache permissions. Set to 0 to ignore cache permissions." range="9" rwaccess="R/W"/> 
		<bitfield id="BACKGROUND" width="1" begin="8" end="8" resetval="0x0" description="Background enable for region. There can be 1 backgroun region per FW and foreground regions can have overlapping addresses only with the background region." range="8" rwaccess="R/W"/> 
		<bitfield id="LOCK" width="1" begin="4" end="4" resetval="0x0" description="Lock region. Once set region values cannot be modified." range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE" width="4" begin="3" end="0" resetval="0x0" description="Enable region. A value of 0xA enables, others disable." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="FW_REGS_br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0_fw_region_5_permission_0" acronym="FW_REGS_br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0_fw_region_5_permission_0" offset="0xCA4" width="32" description="The FW Region 5 Permission 0 Register defines the permissions for the slave br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0 region 5 firewall.">
		<bitfield id="PRIV_ID" width="8" begin="23" end="16" resetval="0x0" description="Allowed privid." range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_DEBUG" width="1" begin="15" end="15" resetval="0x0" description="Non-secure user debug allowed." range="15" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_CACHEABLE" width="1" begin="14" end="14" resetval="0x0" description="Non-secure user cacheable allowed." range="14" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_READ" width="1" begin="13" end="13" resetval="0x0" description="Non-secure user read allowed." range="13" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_WRITE" width="1" begin="12" end="12" resetval="0x0" description="Non-secure user write allowed." range="12" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_DEBUG" width="1" begin="11" end="11" resetval="0x0" description="Non-secure supervisor debug allowed." range="11" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_CACHEABLE" width="1" begin="10" end="10" resetval="0x0" description="Non-secure supervisor cacheable allowed." range="10" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_READ" width="1" begin="9" end="9" resetval="0x0" description="Non-secure supervisor read allowed." range="9" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_WRITE" width="1" begin="8" end="8" resetval="0x0" description="Non-secure supervisor write allowed." range="8" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_DEBUG" width="1" begin="7" end="7" resetval="0x0" description="Secure user debug allowed." range="7" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_CACHEABLE" width="1" begin="6" end="6" resetval="0x0" description="Secure user cacheable allowed." range="6" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_READ" width="1" begin="5" end="5" resetval="0x0" description="Secure user read allowed." range="5" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_WRITE" width="1" begin="4" end="4" resetval="0x0" description="Secure user write allowed." range="4" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_DEBUG" width="1" begin="3" end="3" resetval="0x0" description="Secure supervisor debug allowed." range="3" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_CACHEABLE" width="1" begin="2" end="2" resetval="0x0" description="Secure supervisor cacheable allowed." range="2" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_READ" width="1" begin="1" end="1" resetval="0x0" description="Secure supervisor read allowed." range="1" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_WRITE" width="1" begin="0" end="0" resetval="0x0" description="Secure supervisor write allowed." range="0" rwaccess="R/W"/>
	</register>
	<register id="FW_REGS_br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0_fw_region_5_permission_1" acronym="FW_REGS_br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0_fw_region_5_permission_1" offset="0xCA8" width="32" description="The FW Region 5 Permission 1 Register defines the permissions for the slave br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0 region 5 firewall.">
		<bitfield id="PRIV_ID" width="8" begin="23" end="16" resetval="0x0" description="Allowed privid." range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_DEBUG" width="1" begin="15" end="15" resetval="0x0" description="Non-secure user debug allowed." range="15" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_CACHEABLE" width="1" begin="14" end="14" resetval="0x0" description="Non-secure user cacheable allowed." range="14" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_READ" width="1" begin="13" end="13" resetval="0x0" description="Non-secure user read allowed." range="13" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_WRITE" width="1" begin="12" end="12" resetval="0x0" description="Non-secure user write allowed." range="12" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_DEBUG" width="1" begin="11" end="11" resetval="0x0" description="Non-secure supervisor debug allowed." range="11" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_CACHEABLE" width="1" begin="10" end="10" resetval="0x0" description="Non-secure supervisor cacheable allowed." range="10" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_READ" width="1" begin="9" end="9" resetval="0x0" description="Non-secure supervisor read allowed." range="9" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_WRITE" width="1" begin="8" end="8" resetval="0x0" description="Non-secure supervisor write allowed." range="8" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_DEBUG" width="1" begin="7" end="7" resetval="0x0" description="Secure user debug allowed." range="7" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_CACHEABLE" width="1" begin="6" end="6" resetval="0x0" description="Secure user cacheable allowed." range="6" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_READ" width="1" begin="5" end="5" resetval="0x0" description="Secure user read allowed." range="5" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_WRITE" width="1" begin="4" end="4" resetval="0x0" description="Secure user write allowed." range="4" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_DEBUG" width="1" begin="3" end="3" resetval="0x0" description="Secure supervisor debug allowed." range="3" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_CACHEABLE" width="1" begin="2" end="2" resetval="0x0" description="Secure supervisor cacheable allowed." range="2" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_READ" width="1" begin="1" end="1" resetval="0x0" description="Secure supervisor read allowed." range="1" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_WRITE" width="1" begin="0" end="0" resetval="0x0" description="Secure supervisor write allowed." range="0" rwaccess="R/W"/>
	</register>
	<register id="FW_REGS_br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0_fw_region_5_permission_2" acronym="FW_REGS_br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0_fw_region_5_permission_2" offset="0xCAC" width="32" description="The FW Region 5 Permission 2 Register defines the permissions for the slave br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0 region 5 firewall.">
		<bitfield id="PRIV_ID" width="8" begin="23" end="16" resetval="0x0" description="Allowed privid." range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_DEBUG" width="1" begin="15" end="15" resetval="0x0" description="Non-secure user debug allowed." range="15" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_CACHEABLE" width="1" begin="14" end="14" resetval="0x0" description="Non-secure user cacheable allowed." range="14" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_READ" width="1" begin="13" end="13" resetval="0x0" description="Non-secure user read allowed." range="13" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_WRITE" width="1" begin="12" end="12" resetval="0x0" description="Non-secure user write allowed." range="12" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_DEBUG" width="1" begin="11" end="11" resetval="0x0" description="Non-secure supervisor debug allowed." range="11" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_CACHEABLE" width="1" begin="10" end="10" resetval="0x0" description="Non-secure supervisor cacheable allowed." range="10" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_READ" width="1" begin="9" end="9" resetval="0x0" description="Non-secure supervisor read allowed." range="9" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_WRITE" width="1" begin="8" end="8" resetval="0x0" description="Non-secure supervisor write allowed." range="8" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_DEBUG" width="1" begin="7" end="7" resetval="0x0" description="Secure user debug allowed." range="7" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_CACHEABLE" width="1" begin="6" end="6" resetval="0x0" description="Secure user cacheable allowed." range="6" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_READ" width="1" begin="5" end="5" resetval="0x0" description="Secure user read allowed." range="5" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_WRITE" width="1" begin="4" end="4" resetval="0x0" description="Secure user write allowed." range="4" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_DEBUG" width="1" begin="3" end="3" resetval="0x0" description="Secure supervisor debug allowed." range="3" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_CACHEABLE" width="1" begin="2" end="2" resetval="0x0" description="Secure supervisor cacheable allowed." range="2" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_READ" width="1" begin="1" end="1" resetval="0x0" description="Secure supervisor read allowed." range="1" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_WRITE" width="1" begin="0" end="0" resetval="0x0" description="Secure supervisor write allowed." range="0" rwaccess="R/W"/>
	</register>
	<register id="FW_REGS_br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0_fw_region_5_start_address_l" acronym="FW_REGS_br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0_fw_region_5_start_address_l" offset="0xCB0" width="32" description="The FW Region 5 Start Address Low Register defines the start address bits 31 to 0 for the slave br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0 region 5 firewall.">
		<bitfield id="START_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="Start address bits 31 to 12. Lowest 12 bits are forced to 0 as address must be 4KB aligned." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="START_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x0" description="Start address bits 11 to 0 are forced to 0 as address must be 4KB aligned." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="FW_REGS_br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0_fw_region_5_start_address_h" acronym="FW_REGS_br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0_fw_region_5_start_address_h" offset="0xCB4" width="32" description="The FW Region 5 Start Address High Register defines the start address bits 47 to 32 for the slave br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0 region 5 firewall.">
		<bitfield id="START_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="Start address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="FW_REGS_br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0_fw_region_5_end_address_l" acronym="FW_REGS_br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0_fw_region_5_end_address_l" offset="0xCB8" width="32" description="The FW Region 5 End Address Low Register defines the end address bits 31 to 0 to include for the slave br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0 region 5 firewall.">
		<bitfield id="END_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="End address bits 31 to 12 to include in the match. Lowest 12 bits are forced to 1s as address must be 4KB aligned." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="END_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x4095" description="End address bits 11 to 0 are forced to 1s as address must be 4KB aligned minus 1." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="FW_REGS_br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0_fw_region_5_end_address_h" acronym="FW_REGS_br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0_fw_region_5_end_address_h" offset="0xCBC" width="32" description="The FW Region 5 End Address High Register defines the end address bits 47 to 32 to include for the slave br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0 region 5 firewall.">
		<bitfield id="END_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="End address bits 47 to 32 to include in the match." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="FW_REGS_br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0_fw_region_6_control" acronym="FW_REGS_br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0_fw_region_6_control" offset="0xCC0" width="32" description="The FW Region 6 Control Register defines the control fields for the slave br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0 region 6 firewall.">
		<bitfield id="CACHE_MODE" width="1" begin="9" end="9" resetval="0x0" description="Cache mode for region. Set to 1 to check cache permissions. Set to 0 to ignore cache permissions." range="9" rwaccess="R/W"/> 
		<bitfield id="BACKGROUND" width="1" begin="8" end="8" resetval="0x0" description="Background enable for region. There can be 1 backgroun region per FW and foreground regions can have overlapping addresses only with the background region." range="8" rwaccess="R/W"/> 
		<bitfield id="LOCK" width="1" begin="4" end="4" resetval="0x0" description="Lock region. Once set region values cannot be modified." range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE" width="4" begin="3" end="0" resetval="0x0" description="Enable region. A value of 0xA enables, others disable." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="FW_REGS_br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0_fw_region_6_permission_0" acronym="FW_REGS_br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0_fw_region_6_permission_0" offset="0xCC4" width="32" description="The FW Region 6 Permission 0 Register defines the permissions for the slave br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0 region 6 firewall.">
		<bitfield id="PRIV_ID" width="8" begin="23" end="16" resetval="0x0" description="Allowed privid." range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_DEBUG" width="1" begin="15" end="15" resetval="0x0" description="Non-secure user debug allowed." range="15" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_CACHEABLE" width="1" begin="14" end="14" resetval="0x0" description="Non-secure user cacheable allowed." range="14" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_READ" width="1" begin="13" end="13" resetval="0x0" description="Non-secure user read allowed." range="13" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_WRITE" width="1" begin="12" end="12" resetval="0x0" description="Non-secure user write allowed." range="12" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_DEBUG" width="1" begin="11" end="11" resetval="0x0" description="Non-secure supervisor debug allowed." range="11" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_CACHEABLE" width="1" begin="10" end="10" resetval="0x0" description="Non-secure supervisor cacheable allowed." range="10" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_READ" width="1" begin="9" end="9" resetval="0x0" description="Non-secure supervisor read allowed." range="9" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_WRITE" width="1" begin="8" end="8" resetval="0x0" description="Non-secure supervisor write allowed." range="8" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_DEBUG" width="1" begin="7" end="7" resetval="0x0" description="Secure user debug allowed." range="7" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_CACHEABLE" width="1" begin="6" end="6" resetval="0x0" description="Secure user cacheable allowed." range="6" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_READ" width="1" begin="5" end="5" resetval="0x0" description="Secure user read allowed." range="5" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_WRITE" width="1" begin="4" end="4" resetval="0x0" description="Secure user write allowed." range="4" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_DEBUG" width="1" begin="3" end="3" resetval="0x0" description="Secure supervisor debug allowed." range="3" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_CACHEABLE" width="1" begin="2" end="2" resetval="0x0" description="Secure supervisor cacheable allowed." range="2" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_READ" width="1" begin="1" end="1" resetval="0x0" description="Secure supervisor read allowed." range="1" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_WRITE" width="1" begin="0" end="0" resetval="0x0" description="Secure supervisor write allowed." range="0" rwaccess="R/W"/>
	</register>
	<register id="FW_REGS_br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0_fw_region_6_permission_1" acronym="FW_REGS_br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0_fw_region_6_permission_1" offset="0xCC8" width="32" description="The FW Region 6 Permission 1 Register defines the permissions for the slave br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0 region 6 firewall.">
		<bitfield id="PRIV_ID" width="8" begin="23" end="16" resetval="0x0" description="Allowed privid." range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_DEBUG" width="1" begin="15" end="15" resetval="0x0" description="Non-secure user debug allowed." range="15" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_CACHEABLE" width="1" begin="14" end="14" resetval="0x0" description="Non-secure user cacheable allowed." range="14" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_READ" width="1" begin="13" end="13" resetval="0x0" description="Non-secure user read allowed." range="13" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_WRITE" width="1" begin="12" end="12" resetval="0x0" description="Non-secure user write allowed." range="12" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_DEBUG" width="1" begin="11" end="11" resetval="0x0" description="Non-secure supervisor debug allowed." range="11" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_CACHEABLE" width="1" begin="10" end="10" resetval="0x0" description="Non-secure supervisor cacheable allowed." range="10" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_READ" width="1" begin="9" end="9" resetval="0x0" description="Non-secure supervisor read allowed." range="9" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_WRITE" width="1" begin="8" end="8" resetval="0x0" description="Non-secure supervisor write allowed." range="8" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_DEBUG" width="1" begin="7" end="7" resetval="0x0" description="Secure user debug allowed." range="7" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_CACHEABLE" width="1" begin="6" end="6" resetval="0x0" description="Secure user cacheable allowed." range="6" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_READ" width="1" begin="5" end="5" resetval="0x0" description="Secure user read allowed." range="5" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_WRITE" width="1" begin="4" end="4" resetval="0x0" description="Secure user write allowed." range="4" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_DEBUG" width="1" begin="3" end="3" resetval="0x0" description="Secure supervisor debug allowed." range="3" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_CACHEABLE" width="1" begin="2" end="2" resetval="0x0" description="Secure supervisor cacheable allowed." range="2" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_READ" width="1" begin="1" end="1" resetval="0x0" description="Secure supervisor read allowed." range="1" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_WRITE" width="1" begin="0" end="0" resetval="0x0" description="Secure supervisor write allowed." range="0" rwaccess="R/W"/>
	</register>
	<register id="FW_REGS_br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0_fw_region_6_permission_2" acronym="FW_REGS_br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0_fw_region_6_permission_2" offset="0xCCC" width="32" description="The FW Region 6 Permission 2 Register defines the permissions for the slave br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0 region 6 firewall.">
		<bitfield id="PRIV_ID" width="8" begin="23" end="16" resetval="0x0" description="Allowed privid." range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_DEBUG" width="1" begin="15" end="15" resetval="0x0" description="Non-secure user debug allowed." range="15" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_CACHEABLE" width="1" begin="14" end="14" resetval="0x0" description="Non-secure user cacheable allowed." range="14" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_READ" width="1" begin="13" end="13" resetval="0x0" description="Non-secure user read allowed." range="13" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_WRITE" width="1" begin="12" end="12" resetval="0x0" description="Non-secure user write allowed." range="12" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_DEBUG" width="1" begin="11" end="11" resetval="0x0" description="Non-secure supervisor debug allowed." range="11" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_CACHEABLE" width="1" begin="10" end="10" resetval="0x0" description="Non-secure supervisor cacheable allowed." range="10" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_READ" width="1" begin="9" end="9" resetval="0x0" description="Non-secure supervisor read allowed." range="9" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_WRITE" width="1" begin="8" end="8" resetval="0x0" description="Non-secure supervisor write allowed." range="8" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_DEBUG" width="1" begin="7" end="7" resetval="0x0" description="Secure user debug allowed." range="7" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_CACHEABLE" width="1" begin="6" end="6" resetval="0x0" description="Secure user cacheable allowed." range="6" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_READ" width="1" begin="5" end="5" resetval="0x0" description="Secure user read allowed." range="5" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_WRITE" width="1" begin="4" end="4" resetval="0x0" description="Secure user write allowed." range="4" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_DEBUG" width="1" begin="3" end="3" resetval="0x0" description="Secure supervisor debug allowed." range="3" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_CACHEABLE" width="1" begin="2" end="2" resetval="0x0" description="Secure supervisor cacheable allowed." range="2" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_READ" width="1" begin="1" end="1" resetval="0x0" description="Secure supervisor read allowed." range="1" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_WRITE" width="1" begin="0" end="0" resetval="0x0" description="Secure supervisor write allowed." range="0" rwaccess="R/W"/>
	</register>
	<register id="FW_REGS_br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0_fw_region_6_start_address_l" acronym="FW_REGS_br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0_fw_region_6_start_address_l" offset="0xCD0" width="32" description="The FW Region 6 Start Address Low Register defines the start address bits 31 to 0 for the slave br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0 region 6 firewall.">
		<bitfield id="START_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="Start address bits 31 to 12. Lowest 12 bits are forced to 0 as address must be 4KB aligned." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="START_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x0" description="Start address bits 11 to 0 are forced to 0 as address must be 4KB aligned." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="FW_REGS_br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0_fw_region_6_start_address_h" acronym="FW_REGS_br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0_fw_region_6_start_address_h" offset="0xCD4" width="32" description="The FW Region 6 Start Address High Register defines the start address bits 47 to 32 for the slave br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0 region 6 firewall.">
		<bitfield id="START_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="Start address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="FW_REGS_br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0_fw_region_6_end_address_l" acronym="FW_REGS_br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0_fw_region_6_end_address_l" offset="0xCD8" width="32" description="The FW Region 6 End Address Low Register defines the end address bits 31 to 0 to include for the slave br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0 region 6 firewall.">
		<bitfield id="END_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="End address bits 31 to 12 to include in the match. Lowest 12 bits are forced to 1s as address must be 4KB aligned." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="END_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x4095" description="End address bits 11 to 0 are forced to 1s as address must be 4KB aligned minus 1." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="FW_REGS_br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0_fw_region_6_end_address_h" acronym="FW_REGS_br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0_fw_region_6_end_address_h" offset="0xCDC" width="32" description="The FW Region 6 End Address High Register defines the end address bits 47 to 32 to include for the slave br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0 region 6 firewall.">
		<bitfield id="END_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="End address bits 47 to 32 to include in the match." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="FW_REGS_br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0_fw_region_7_control" acronym="FW_REGS_br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0_fw_region_7_control" offset="0xCE0" width="32" description="The FW Region 7 Control Register defines the control fields for the slave br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0 region 7 firewall.">
		<bitfield id="CACHE_MODE" width="1" begin="9" end="9" resetval="0x0" description="Cache mode for region. Set to 1 to check cache permissions. Set to 0 to ignore cache permissions." range="9" rwaccess="R/W"/> 
		<bitfield id="BACKGROUND" width="1" begin="8" end="8" resetval="0x0" description="Background enable for region. There can be 1 backgroun region per FW and foreground regions can have overlapping addresses only with the background region." range="8" rwaccess="R/W"/> 
		<bitfield id="LOCK" width="1" begin="4" end="4" resetval="0x0" description="Lock region. Once set region values cannot be modified." range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE" width="4" begin="3" end="0" resetval="0x0" description="Enable region. A value of 0xA enables, others disable." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="FW_REGS_br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0_fw_region_7_permission_0" acronym="FW_REGS_br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0_fw_region_7_permission_0" offset="0xCE4" width="32" description="The FW Region 7 Permission 0 Register defines the permissions for the slave br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0 region 7 firewall.">
		<bitfield id="PRIV_ID" width="8" begin="23" end="16" resetval="0x0" description="Allowed privid." range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_DEBUG" width="1" begin="15" end="15" resetval="0x0" description="Non-secure user debug allowed." range="15" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_CACHEABLE" width="1" begin="14" end="14" resetval="0x0" description="Non-secure user cacheable allowed." range="14" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_READ" width="1" begin="13" end="13" resetval="0x0" description="Non-secure user read allowed." range="13" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_WRITE" width="1" begin="12" end="12" resetval="0x0" description="Non-secure user write allowed." range="12" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_DEBUG" width="1" begin="11" end="11" resetval="0x0" description="Non-secure supervisor debug allowed." range="11" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_CACHEABLE" width="1" begin="10" end="10" resetval="0x0" description="Non-secure supervisor cacheable allowed." range="10" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_READ" width="1" begin="9" end="9" resetval="0x0" description="Non-secure supervisor read allowed." range="9" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_WRITE" width="1" begin="8" end="8" resetval="0x0" description="Non-secure supervisor write allowed." range="8" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_DEBUG" width="1" begin="7" end="7" resetval="0x0" description="Secure user debug allowed." range="7" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_CACHEABLE" width="1" begin="6" end="6" resetval="0x0" description="Secure user cacheable allowed." range="6" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_READ" width="1" begin="5" end="5" resetval="0x0" description="Secure user read allowed." range="5" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_WRITE" width="1" begin="4" end="4" resetval="0x0" description="Secure user write allowed." range="4" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_DEBUG" width="1" begin="3" end="3" resetval="0x0" description="Secure supervisor debug allowed." range="3" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_CACHEABLE" width="1" begin="2" end="2" resetval="0x0" description="Secure supervisor cacheable allowed." range="2" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_READ" width="1" begin="1" end="1" resetval="0x0" description="Secure supervisor read allowed." range="1" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_WRITE" width="1" begin="0" end="0" resetval="0x0" description="Secure supervisor write allowed." range="0" rwaccess="R/W"/>
	</register>
	<register id="FW_REGS_br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0_fw_region_7_permission_1" acronym="FW_REGS_br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0_fw_region_7_permission_1" offset="0xCE8" width="32" description="The FW Region 7 Permission 1 Register defines the permissions for the slave br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0 region 7 firewall.">
		<bitfield id="PRIV_ID" width="8" begin="23" end="16" resetval="0x0" description="Allowed privid." range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_DEBUG" width="1" begin="15" end="15" resetval="0x0" description="Non-secure user debug allowed." range="15" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_CACHEABLE" width="1" begin="14" end="14" resetval="0x0" description="Non-secure user cacheable allowed." range="14" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_READ" width="1" begin="13" end="13" resetval="0x0" description="Non-secure user read allowed." range="13" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_WRITE" width="1" begin="12" end="12" resetval="0x0" description="Non-secure user write allowed." range="12" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_DEBUG" width="1" begin="11" end="11" resetval="0x0" description="Non-secure supervisor debug allowed." range="11" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_CACHEABLE" width="1" begin="10" end="10" resetval="0x0" description="Non-secure supervisor cacheable allowed." range="10" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_READ" width="1" begin="9" end="9" resetval="0x0" description="Non-secure supervisor read allowed." range="9" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_WRITE" width="1" begin="8" end="8" resetval="0x0" description="Non-secure supervisor write allowed." range="8" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_DEBUG" width="1" begin="7" end="7" resetval="0x0" description="Secure user debug allowed." range="7" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_CACHEABLE" width="1" begin="6" end="6" resetval="0x0" description="Secure user cacheable allowed." range="6" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_READ" width="1" begin="5" end="5" resetval="0x0" description="Secure user read allowed." range="5" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_WRITE" width="1" begin="4" end="4" resetval="0x0" description="Secure user write allowed." range="4" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_DEBUG" width="1" begin="3" end="3" resetval="0x0" description="Secure supervisor debug allowed." range="3" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_CACHEABLE" width="1" begin="2" end="2" resetval="0x0" description="Secure supervisor cacheable allowed." range="2" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_READ" width="1" begin="1" end="1" resetval="0x0" description="Secure supervisor read allowed." range="1" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_WRITE" width="1" begin="0" end="0" resetval="0x0" description="Secure supervisor write allowed." range="0" rwaccess="R/W"/>
	</register>
	<register id="FW_REGS_br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0_fw_region_7_permission_2" acronym="FW_REGS_br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0_fw_region_7_permission_2" offset="0xCEC" width="32" description="The FW Region 7 Permission 2 Register defines the permissions for the slave br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0 region 7 firewall.">
		<bitfield id="PRIV_ID" width="8" begin="23" end="16" resetval="0x0" description="Allowed privid." range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_DEBUG" width="1" begin="15" end="15" resetval="0x0" description="Non-secure user debug allowed." range="15" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_CACHEABLE" width="1" begin="14" end="14" resetval="0x0" description="Non-secure user cacheable allowed." range="14" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_READ" width="1" begin="13" end="13" resetval="0x0" description="Non-secure user read allowed." range="13" rwaccess="R/W"/> 
		<bitfield id="NONSEC_USER_WRITE" width="1" begin="12" end="12" resetval="0x0" description="Non-secure user write allowed." range="12" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_DEBUG" width="1" begin="11" end="11" resetval="0x0" description="Non-secure supervisor debug allowed." range="11" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_CACHEABLE" width="1" begin="10" end="10" resetval="0x0" description="Non-secure supervisor cacheable allowed." range="10" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_READ" width="1" begin="9" end="9" resetval="0x0" description="Non-secure supervisor read allowed." range="9" rwaccess="R/W"/> 
		<bitfield id="NONSEC_SUPV_WRITE" width="1" begin="8" end="8" resetval="0x0" description="Non-secure supervisor write allowed." range="8" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_DEBUG" width="1" begin="7" end="7" resetval="0x0" description="Secure user debug allowed." range="7" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_CACHEABLE" width="1" begin="6" end="6" resetval="0x0" description="Secure user cacheable allowed." range="6" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_READ" width="1" begin="5" end="5" resetval="0x0" description="Secure user read allowed." range="5" rwaccess="R/W"/> 
		<bitfield id="SEC_USER_WRITE" width="1" begin="4" end="4" resetval="0x0" description="Secure user write allowed." range="4" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_DEBUG" width="1" begin="3" end="3" resetval="0x0" description="Secure supervisor debug allowed." range="3" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_CACHEABLE" width="1" begin="2" end="2" resetval="0x0" description="Secure supervisor cacheable allowed." range="2" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_READ" width="1" begin="1" end="1" resetval="0x0" description="Secure supervisor read allowed." range="1" rwaccess="R/W"/> 
		<bitfield id="SEC_SUPV_WRITE" width="1" begin="0" end="0" resetval="0x0" description="Secure supervisor write allowed." range="0" rwaccess="R/W"/>
	</register>
	<register id="FW_REGS_br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0_fw_region_7_start_address_l" acronym="FW_REGS_br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0_fw_region_7_start_address_l" offset="0xCF0" width="32" description="The FW Region 7 Start Address Low Register defines the start address bits 31 to 0 for the slave br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0 region 7 firewall.">
		<bitfield id="START_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="Start address bits 31 to 12. Lowest 12 bits are forced to 0 as address must be 4KB aligned." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="START_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x0" description="Start address bits 11 to 0 are forced to 0 as address must be 4KB aligned." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="FW_REGS_br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0_fw_region_7_start_address_h" acronym="FW_REGS_br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0_fw_region_7_start_address_h" offset="0xCF4" width="32" description="The FW Region 7 Start Address High Register defines the start address bits 47 to 32 for the slave br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0 region 7 firewall.">
		<bitfield id="START_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="Start address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="FW_REGS_br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0_fw_region_7_end_address_l" acronym="FW_REGS_br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0_fw_region_7_end_address_l" offset="0xCF8" width="32" description="The FW Region 7 End Address Low Register defines the end address bits 31 to 0 to include for the slave br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0 region 7 firewall.">
		<bitfield id="END_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="End address bits 31 to 12 to include in the match. Lowest 12 bits are forced to 1s as address must be 4KB aligned." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="END_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x4095" description="End address bits 11 to 0 are forced to 1s as address must be 4KB aligned minus 1." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="FW_REGS_br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0_fw_region_7_end_address_h" acronym="FW_REGS_br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0_fw_region_7_end_address_h" offset="0xCFC" width="32" description="The FW Region 7 End Address High Register defines the end address bits 47 to 32 to include for the slave br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0 region 7 firewall.">
		<bitfield id="END_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="End address bits 47 to 32 to include in the match." range="15 - 0" rwaccess="R/W"/>
	</register>
</module>