 
set ::env(PROJECT_NAME) aes_highthroughput_lowarea
set ::env(DESIGN_TOP) aes_top_example
set ::env(DESIGN_DIR)  RTL_Benchmark/Verilog/Cores/crypto_core/aes_highthroughput_lowarea/rtl
set ::env(TOP_VERILOG) RTL_Benchmark/Verilog/Cores/crypto_core/aes_highthroughput_lowarea/rtl/aes_top_example.v
set ::env(CLOCK_COUNT) 1
set ::env(DOMAIN) digital_design

