Verilog Test Report - 2025-09-28 03:04:07
============================================================

Total tests: 54
Passed: 44
Failed: 10
Success rate: 81.5%

counter:
  iverilog: PASS
  verilator: PASS
  yosys: PASS

decoder:
  iverilog: PASS
  verilator: PASS
  yosys: PASS

dflipflop_masterslave:
  iverilog: PASS
  verilator: FAIL
    Error: %Warning-UNUSED: /workspace/test/verilog/dflipflop_masterslave.v:18:16: Signal is not used: 'input_clock1_clk_1'
                                                                      : ... In instance...
  yosys: PASS

dflipflop:
  iverilog: PASS
  verilator: FAIL
    Error: %Warning-UNUSED: /workspace/test/verilog/dflipflop.v:21:16: Signal is not used: 'input_input_switch4__clear_4'
                                                          : ... In instance dflipflop
   ...
  yosys: PASS

dflipflop2:
  iverilog: PASS
  verilator: PASS
  yosys: PASS

display_3bits_counter:
  iverilog: PASS
  verilator: PASS
  yosys: PASS

display_3bits:
  iverilog: PASS
  verilator: PASS
  yosys: PASS

display_4bits_counter:
  iverilog: PASS
  verilator: PASS
  yosys: PASS

display_4bits:
  iverilog: PASS
  verilator: PASS
  yosys: PASS

dlatch:
  iverilog: PASS
  verilator: PASS
  yosys: PASS

ic:
  iverilog: PASS
  verilator: FAIL
    Error: %Warning-UNUSED: /workspace/test/verilog/ic.v:76:9: Signal is not used: 'seq_jk_flip_flop_35_1_q'
                                                  : ... In instance ic
   76 |     reg seq_jk_flip_flo...
  yosys: PASS

input_module:
  iverilog: PASS
  verilator: PASS
  yosys: PASS

jkflipflop:
  iverilog: PASS
  verilator: FAIL
    Error: %Warning-UNUSED: /workspace/test/verilog/jkflipflop.v:20:16: Signal is not used: 'input_input_switch3__clear_3'
                                                           : ... In instance jkflipflop
...
  yosys: PASS

notes:
  iverilog: PASS
  verilator: FAIL
    Error: %Warning-UNUSED: /workspace/test/verilog/notes.v:42:9: Signal is not used: 'seq_jk_flip_flop_10_1_q'
                                                     : ... In instance notes
   42 |     reg seq_jk...
  yosys: PASS

register:
  iverilog: FAIL
    Error: /workspace/test/verilog/register_tb.v:18: error: port ``input_clock2_2'' is not a port of dut.
1 error(s) during elaboration.
...
  verilator: FAIL
    Error: %Warning-UNUSED: /workspace/test/verilog/register.v:32:9: Signal is not used: 'seq_d_flip_flop_7_1_q'
                                                        : ... In instance register
   32 |     reg...
  yosys: PASS

sequential:
  iverilog: PASS
  verilator: FAIL
    Error: %Warning-UNUSED: /workspace/test/verilog/sequential.v:20:16: Signal is not used: 'input_clock3_fast_clk_3'
                                                           : ... In instance sequential
   20...
  yosys: PASS

serialize:
  iverilog: PASS
  verilator: FAIL
    Error: %Warning-UNUSED: /workspace/test/verilog/serialize.v:34:9: Signal is not used: 'seq_d_flip_flop_9_1_q'
                                                         : ... In instance serialize
   34 |     ...
  yosys: PASS

tflipflop:
  iverilog: PASS
  verilator: FAIL
    Error: %Warning-UNUSED: /workspace/test/verilog/tflipflop.v:18:16: Signal is not used: 'input_push_button1_t_1'
                                                          : ... In instance tflipflop
   18 |  ...
  yosys: PASS

