

================================================================
== Vivado HLS Report for 'shellSort'
================================================================
* Date:           Thu Jun 24 12:48:49 2021

* Version:        2016.1 (Build 1538259 on Fri Apr 08 16:12:49 MDT 2016)
* Project:        shellSort
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a100tcsg324-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      7.74|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |    ?|    ?|         5|          -|          -|     ?|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 6
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (tmp)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	2  / true
* FSM state operations: 

 <State 1>: 1.57ns
ST_1: index_3 [1/1] 0.00ns
:0  %index_3 = alloca i32

ST_1: stg_8 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap([48 x float]* %A) nounwind, !map !1

ST_1: stg_9 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecTopModule([10 x i8]* @shellSort_str) nounwind

ST_1: stg_10 [1/1] 1.57ns
:3  store i32 0, i32* %index_3

ST_1: stg_11 [1/1] 0.00ns
:4  br label %.backedge


 <State 2>: 4.30ns
ST_2: index_3_load [1/1] 0.00ns
.backedge:0  %index_3_load = load i32* %index_3

ST_2: tmp [1/1] 2.93ns
.backedge:1  %tmp = icmp slt i32 %index_3_load, 48

ST_2: stg_14 [1/1] 0.00ns
.backedge:2  br i1 %tmp, label %1, label %4

ST_2: tmp_2 [1/1] 2.93ns
:0  %tmp_2 = icmp eq i32 %index_3_load, 0

ST_2: index [1/1] 2.39ns
:1  %index = add nsw i32 1, %index_3_load

ST_2: i_assign [1/1] 1.37ns
:2  %i_assign = select i1 %tmp_2, i32 %index, i32 %index_3_load

ST_2: stg_18 [1/1] 0.00ns
:0  ret void


 <State 3>: 5.10ns
ST_3: tmp_4 [1/1] 0.00ns
:3  %tmp_4 = sext i32 %i_assign to i64

ST_3: A_addr [1/1] 0.00ns
:4  %A_addr = getelementptr [48 x float]* %A, i64 0, i64 %tmp_4

ST_3: A_load [2/2] 2.71ns
:5  %A_load = load float* %A_addr, align 4

ST_3: index_2 [1/1] 2.39ns
:6  %index_2 = add nsw i32 -1, %i_assign

ST_3: tmp_6 [1/1] 0.00ns
:7  %tmp_6 = sext i32 %index_2 to i64

ST_3: A_addr_1 [1/1] 0.00ns
:8  %A_addr_1 = getelementptr [48 x float]* %A, i64 0, i64 %tmp_6

ST_3: A_load_1 [2/2] 2.71ns
:9  %A_load_1 = load float* %A_addr_1, align 4


 <State 4>: 2.71ns
ST_4: A_load [1/2] 2.71ns
:5  %A_load = load float* %A_addr, align 4

ST_4: A_load_1 [1/2] 2.71ns
:9  %A_load_1 = load float* %A_addr_1, align 4


 <State 5>: 7.74ns
ST_5: A_load_to_int [1/1] 0.00ns
:10  %A_load_to_int = bitcast float %A_load to i32

ST_5: tmp_1 [1/1] 0.00ns
:11  %tmp_1 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %A_load_to_int, i32 23, i32 30)

ST_5: tmp_3 [1/1] 0.00ns
:12  %tmp_3 = trunc i32 %A_load_to_int to i23

ST_5: A_load_1_to_int [1/1] 0.00ns
:13  %A_load_1_to_int = bitcast float %A_load_1 to i32

ST_5: tmp_5 [1/1] 0.00ns
:14  %tmp_5 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %A_load_1_to_int, i32 23, i32 30)

ST_5: tmp_7 [1/1] 0.00ns
:15  %tmp_7 = trunc i32 %A_load_1_to_int to i23

ST_5: notlhs [1/1] 2.47ns
:16  %notlhs = icmp ne i8 %tmp_1, -1

ST_5: notrhs [1/1] 2.84ns
:17  %notrhs = icmp eq i23 %tmp_3, 0

ST_5: tmp_8 [1/1] 0.00ns (grouped into LUT with out node tmp_11)
:18  %tmp_8 = or i1 %notrhs, %notlhs

ST_5: notlhs1 [1/1] 2.47ns
:19  %notlhs1 = icmp ne i8 %tmp_5, -1

ST_5: notrhs2 [1/1] 2.84ns
:20  %notrhs2 = icmp eq i23 %tmp_7, 0

ST_5: tmp_9 [1/1] 0.00ns (grouped into LUT with out node tmp_11)
:21  %tmp_9 = or i1 %notrhs2, %notlhs1

ST_5: tmp_s [1/1] 0.00ns (grouped into LUT with out node tmp_11)
:22  %tmp_s = and i1 %tmp_8, %tmp_9

ST_5: tmp_10 [1/1] 6.37ns
:23  %tmp_10 = fcmp oge float %A_load, %A_load_1

ST_5: tmp_11 [1/1] 1.37ns (out node of the LUT)
:24  %tmp_11 = and i1 %tmp_s, %tmp_10

ST_5: stg_43 [1/1] 0.00ns
:25  br i1 %tmp_11, label %2, label %3

ST_5: tmp_i [1/1] 0.00ns
:0  %tmp_i = zext i32 %i_assign to i64

ST_5: A_addr_2 [1/1] 0.00ns
:1  %A_addr_2 = getelementptr [48 x float]* %A, i64 0, i64 %tmp_i

ST_5: temp [2/2] 2.71ns
:2  %temp = load float* %A_addr_2, align 4

ST_5: stg_47 [1/1] 1.57ns
:5  store i32 %index_2, i32* %index_3

ST_5: index_1 [1/1] 2.39ns
:0  %index_1 = add nsw i32 %i_assign, 1

ST_5: stg_49 [1/1] 1.57ns
:1  store i32 %index_1, i32* %index_3

ST_5: stg_50 [1/1] 0.00ns
:2  br label %.backedge.backedge


 <State 6>: 5.42ns
ST_6: temp [1/2] 2.71ns
:2  %temp = load float* %A_addr_2, align 4

ST_6: stg_52 [1/1] 2.71ns
:3  store float %A_load_1, float* %A_addr_2, align 4

ST_6: stg_53 [1/1] 2.71ns
:4  store float %temp, float* %A_addr_1, align 4

ST_6: stg_54 [1/1] 0.00ns
:6  br label %.backedge.backedge

ST_6: stg_55 [1/1] 0.00ns
.backedge.backedge:0  br label %.backedge



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ A]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
index_3         (alloca       ) [ 0111111]
stg_8           (specbitsmap  ) [ 0000000]
stg_9           (spectopmodule) [ 0000000]
stg_10          (store        ) [ 0000000]
stg_11          (br           ) [ 0000000]
index_3_load    (load         ) [ 0000000]
tmp             (icmp         ) [ 0011111]
stg_14          (br           ) [ 0000000]
tmp_2           (icmp         ) [ 0000000]
index           (add          ) [ 0000000]
i_assign        (select       ) [ 0001110]
stg_18          (ret          ) [ 0000000]
tmp_4           (sext         ) [ 0000000]
A_addr          (getelementptr) [ 0000100]
index_2         (add          ) [ 0000110]
tmp_6           (sext         ) [ 0000000]
A_addr_1        (getelementptr) [ 0000111]
A_load          (load         ) [ 0000010]
A_load_1        (load         ) [ 0000011]
A_load_to_int   (bitcast      ) [ 0000000]
tmp_1           (partselect   ) [ 0000000]
tmp_3           (trunc        ) [ 0000000]
A_load_1_to_int (bitcast      ) [ 0000000]
tmp_5           (partselect   ) [ 0000000]
tmp_7           (trunc        ) [ 0000000]
notlhs          (icmp         ) [ 0000000]
notrhs          (icmp         ) [ 0000000]
tmp_8           (or           ) [ 0000000]
notlhs1         (icmp         ) [ 0000000]
notrhs2         (icmp         ) [ 0000000]
tmp_9           (or           ) [ 0000000]
tmp_s           (and          ) [ 0000000]
tmp_10          (fcmp         ) [ 0000000]
tmp_11          (and          ) [ 0011111]
stg_43          (br           ) [ 0000000]
tmp_i           (zext         ) [ 0000000]
A_addr_2        (getelementptr) [ 0000001]
stg_47          (store        ) [ 0000000]
index_1         (add          ) [ 0000000]
stg_49          (store        ) [ 0000000]
stg_50          (br           ) [ 0000000]
temp            (load         ) [ 0000000]
stg_52          (store        ) [ 0000000]
stg_53          (store        ) [ 0000000]
stg_54          (br           ) [ 0000000]
stg_55          (br           ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="A">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1001" name="const_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="shellSort_str"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1004" name="index_3_fu_28">
<pin_list>
<pin id="29" dir="0" index="0" bw="1" slack="0"/>
<pin id="30" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="index_3/1 "/>
</bind>
</comp>

<comp id="32" class="1004" name="A_addr_gep_fu_32">
<pin_list>
<pin id="33" dir="0" index="0" bw="32" slack="0"/>
<pin id="34" dir="0" index="1" bw="1" slack="0"/>
<pin id="35" dir="0" index="2" bw="32" slack="0"/>
<pin id="36" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr/3 "/>
</bind>
</comp>

<comp id="39" class="1004" name="grp_access_fu_39">
<pin_list>
<pin id="40" dir="0" index="0" bw="6" slack="0"/>
<pin id="41" dir="0" index="1" bw="32" slack="0"/>
<pin id="51" dir="0" index="3" bw="6" slack="0"/>
<pin id="52" dir="0" index="4" bw="32" slack="2"/>
<pin id="42" dir="1" index="2" bw="32" slack="0"/>
<pin id="53" dir="1" index="5" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="A_load/3 A_load_1/3 temp/5 stg_52/6 stg_53/6 "/>
</bind>
</comp>

<comp id="44" class="1004" name="A_addr_1_gep_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="32" slack="0"/>
<pin id="46" dir="0" index="1" bw="1" slack="0"/>
<pin id="47" dir="0" index="2" bw="32" slack="0"/>
<pin id="48" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr_1/3 "/>
</bind>
</comp>

<comp id="55" class="1004" name="A_addr_2_gep_fu_55">
<pin_list>
<pin id="56" dir="0" index="0" bw="32" slack="0"/>
<pin id="57" dir="0" index="1" bw="1" slack="0"/>
<pin id="58" dir="0" index="2" bw="32" slack="0"/>
<pin id="59" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr_2/5 "/>
</bind>
</comp>

<comp id="64" class="1004" name="tmp_10_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="32" slack="1"/>
<pin id="66" dir="0" index="1" bw="32" slack="1"/>
<pin id="67" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_10/5 "/>
</bind>
</comp>

<comp id="68" class="1004" name="stg_10_store_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="0" index="1" bw="32" slack="0"/>
<pin id="71" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_10/1 "/>
</bind>
</comp>

<comp id="73" class="1004" name="index_3_load_load_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="32" slack="1"/>
<pin id="75" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="index_3_load/2 "/>
</bind>
</comp>

<comp id="76" class="1004" name="tmp_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="32" slack="0"/>
<pin id="78" dir="0" index="1" bw="7" slack="0"/>
<pin id="79" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="82" class="1004" name="tmp_2_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="32" slack="0"/>
<pin id="84" dir="0" index="1" bw="1" slack="0"/>
<pin id="85" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="88" class="1004" name="index_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="0" index="1" bw="32" slack="0"/>
<pin id="91" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="index/2 "/>
</bind>
</comp>

<comp id="94" class="1004" name="i_assign_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="0" index="1" bw="32" slack="0"/>
<pin id="97" dir="0" index="2" bw="32" slack="0"/>
<pin id="98" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="i_assign/2 "/>
</bind>
</comp>

<comp id="102" class="1004" name="tmp_4_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="32" slack="1"/>
<pin id="104" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_4/3 "/>
</bind>
</comp>

<comp id="106" class="1004" name="index_2_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="0" index="1" bw="32" slack="1"/>
<pin id="109" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="index_2/3 "/>
</bind>
</comp>

<comp id="111" class="1004" name="tmp_6_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="32" slack="0"/>
<pin id="113" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_6/3 "/>
</bind>
</comp>

<comp id="116" class="1004" name="A_load_to_int_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="32" slack="1"/>
<pin id="118" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="A_load_to_int/5 "/>
</bind>
</comp>

<comp id="119" class="1004" name="tmp_1_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="8" slack="0"/>
<pin id="121" dir="0" index="1" bw="32" slack="0"/>
<pin id="122" dir="0" index="2" bw="6" slack="0"/>
<pin id="123" dir="0" index="3" bw="6" slack="0"/>
<pin id="124" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/5 "/>
</bind>
</comp>

<comp id="129" class="1004" name="tmp_3_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="32" slack="0"/>
<pin id="131" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_3/5 "/>
</bind>
</comp>

<comp id="133" class="1004" name="A_load_1_to_int_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="32" slack="1"/>
<pin id="135" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="A_load_1_to_int/5 "/>
</bind>
</comp>

<comp id="136" class="1004" name="tmp_5_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="8" slack="0"/>
<pin id="138" dir="0" index="1" bw="32" slack="0"/>
<pin id="139" dir="0" index="2" bw="6" slack="0"/>
<pin id="140" dir="0" index="3" bw="6" slack="0"/>
<pin id="141" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_5/5 "/>
</bind>
</comp>

<comp id="146" class="1004" name="tmp_7_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="32" slack="0"/>
<pin id="148" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_7/5 "/>
</bind>
</comp>

<comp id="150" class="1004" name="notlhs_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="8" slack="0"/>
<pin id="152" dir="0" index="1" bw="1" slack="0"/>
<pin id="153" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notlhs/5 "/>
</bind>
</comp>

<comp id="156" class="1004" name="notrhs_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="23" slack="0"/>
<pin id="158" dir="0" index="1" bw="1" slack="0"/>
<pin id="159" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notrhs/5 "/>
</bind>
</comp>

<comp id="162" class="1004" name="tmp_8_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="1" slack="0"/>
<pin id="164" dir="0" index="1" bw="1" slack="0"/>
<pin id="165" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_8/5 "/>
</bind>
</comp>

<comp id="168" class="1004" name="notlhs1_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="8" slack="0"/>
<pin id="170" dir="0" index="1" bw="1" slack="0"/>
<pin id="171" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notlhs1/5 "/>
</bind>
</comp>

<comp id="174" class="1004" name="notrhs2_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="23" slack="0"/>
<pin id="176" dir="0" index="1" bw="1" slack="0"/>
<pin id="177" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notrhs2/5 "/>
</bind>
</comp>

<comp id="180" class="1004" name="tmp_9_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="1" slack="0"/>
<pin id="182" dir="0" index="1" bw="1" slack="0"/>
<pin id="183" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_9/5 "/>
</bind>
</comp>

<comp id="186" class="1004" name="tmp_s_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="1" slack="0"/>
<pin id="188" dir="0" index="1" bw="1" slack="0"/>
<pin id="189" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_s/5 "/>
</bind>
</comp>

<comp id="192" class="1004" name="tmp_11_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="1" slack="0"/>
<pin id="194" dir="0" index="1" bw="1" slack="0"/>
<pin id="195" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_11/5 "/>
</bind>
</comp>

<comp id="198" class="1004" name="tmp_i_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="32" slack="3"/>
<pin id="200" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i/5 "/>
</bind>
</comp>

<comp id="202" class="1004" name="stg_47_store_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="32" slack="2"/>
<pin id="204" dir="0" index="1" bw="32" slack="4"/>
<pin id="205" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_47/5 "/>
</bind>
</comp>

<comp id="206" class="1004" name="index_1_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="32" slack="3"/>
<pin id="208" dir="0" index="1" bw="1" slack="0"/>
<pin id="209" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="index_1/5 "/>
</bind>
</comp>

<comp id="211" class="1004" name="stg_49_store_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="32" slack="0"/>
<pin id="213" dir="0" index="1" bw="32" slack="4"/>
<pin id="214" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_49/5 "/>
</bind>
</comp>

<comp id="216" class="1005" name="index_3_reg_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="32" slack="0"/>
<pin id="218" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="index_3 "/>
</bind>
</comp>

<comp id="227" class="1005" name="i_assign_reg_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="32" slack="1"/>
<pin id="229" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="i_assign "/>
</bind>
</comp>

<comp id="235" class="1005" name="A_addr_reg_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="6" slack="1"/>
<pin id="237" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="A_addr "/>
</bind>
</comp>

<comp id="240" class="1005" name="index_2_reg_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="32" slack="2"/>
<pin id="242" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="index_2 "/>
</bind>
</comp>

<comp id="245" class="1005" name="A_addr_1_reg_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="6" slack="1"/>
<pin id="247" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="A_addr_1 "/>
</bind>
</comp>

<comp id="251" class="1005" name="A_load_reg_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="32" slack="1"/>
<pin id="253" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="A_load "/>
</bind>
</comp>

<comp id="257" class="1005" name="A_load_1_reg_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="32" slack="1"/>
<pin id="259" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="A_load_1 "/>
</bind>
</comp>

<comp id="264" class="1005" name="tmp_11_reg_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="1" slack="1"/>
<pin id="266" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_11 "/>
</bind>
</comp>

<comp id="268" class="1005" name="A_addr_2_reg_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="6" slack="1"/>
<pin id="270" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="A_addr_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="31"><net_src comp="2" pin="0"/><net_sink comp="28" pin=0"/></net>

<net id="37"><net_src comp="0" pin="0"/><net_sink comp="32" pin=0"/></net>

<net id="38"><net_src comp="14" pin="0"/><net_sink comp="32" pin=1"/></net>

<net id="43"><net_src comp="32" pin="3"/><net_sink comp="39" pin=0"/></net>

<net id="49"><net_src comp="0" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="50"><net_src comp="14" pin="0"/><net_sink comp="44" pin=1"/></net>

<net id="54"><net_src comp="44" pin="3"/><net_sink comp="39" pin=3"/></net>

<net id="60"><net_src comp="0" pin="0"/><net_sink comp="55" pin=0"/></net>

<net id="61"><net_src comp="14" pin="0"/><net_sink comp="55" pin=1"/></net>

<net id="62"><net_src comp="55" pin="3"/><net_sink comp="39" pin=0"/></net>

<net id="63"><net_src comp="39" pin="2"/><net_sink comp="39" pin=1"/></net>

<net id="72"><net_src comp="10" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="80"><net_src comp="73" pin="1"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="12" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="86"><net_src comp="73" pin="1"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="10" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="92"><net_src comp="2" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="73" pin="1"/><net_sink comp="88" pin=1"/></net>

<net id="99"><net_src comp="82" pin="2"/><net_sink comp="94" pin=0"/></net>

<net id="100"><net_src comp="88" pin="2"/><net_sink comp="94" pin=1"/></net>

<net id="101"><net_src comp="73" pin="1"/><net_sink comp="94" pin=2"/></net>

<net id="105"><net_src comp="102" pin="1"/><net_sink comp="32" pin=2"/></net>

<net id="110"><net_src comp="16" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="114"><net_src comp="106" pin="2"/><net_sink comp="111" pin=0"/></net>

<net id="115"><net_src comp="111" pin="1"/><net_sink comp="44" pin=2"/></net>

<net id="125"><net_src comp="18" pin="0"/><net_sink comp="119" pin=0"/></net>

<net id="126"><net_src comp="116" pin="1"/><net_sink comp="119" pin=1"/></net>

<net id="127"><net_src comp="20" pin="0"/><net_sink comp="119" pin=2"/></net>

<net id="128"><net_src comp="22" pin="0"/><net_sink comp="119" pin=3"/></net>

<net id="132"><net_src comp="116" pin="1"/><net_sink comp="129" pin=0"/></net>

<net id="142"><net_src comp="18" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="143"><net_src comp="133" pin="1"/><net_sink comp="136" pin=1"/></net>

<net id="144"><net_src comp="20" pin="0"/><net_sink comp="136" pin=2"/></net>

<net id="145"><net_src comp="22" pin="0"/><net_sink comp="136" pin=3"/></net>

<net id="149"><net_src comp="133" pin="1"/><net_sink comp="146" pin=0"/></net>

<net id="154"><net_src comp="119" pin="4"/><net_sink comp="150" pin=0"/></net>

<net id="155"><net_src comp="24" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="160"><net_src comp="129" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="161"><net_src comp="26" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="166"><net_src comp="156" pin="2"/><net_sink comp="162" pin=0"/></net>

<net id="167"><net_src comp="150" pin="2"/><net_sink comp="162" pin=1"/></net>

<net id="172"><net_src comp="136" pin="4"/><net_sink comp="168" pin=0"/></net>

<net id="173"><net_src comp="24" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="178"><net_src comp="146" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="179"><net_src comp="26" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="184"><net_src comp="174" pin="2"/><net_sink comp="180" pin=0"/></net>

<net id="185"><net_src comp="168" pin="2"/><net_sink comp="180" pin=1"/></net>

<net id="190"><net_src comp="162" pin="2"/><net_sink comp="186" pin=0"/></net>

<net id="191"><net_src comp="180" pin="2"/><net_sink comp="186" pin=1"/></net>

<net id="196"><net_src comp="186" pin="2"/><net_sink comp="192" pin=0"/></net>

<net id="197"><net_src comp="64" pin="2"/><net_sink comp="192" pin=1"/></net>

<net id="201"><net_src comp="198" pin="1"/><net_sink comp="55" pin=2"/></net>

<net id="210"><net_src comp="2" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="215"><net_src comp="206" pin="2"/><net_sink comp="211" pin=0"/></net>

<net id="219"><net_src comp="28" pin="1"/><net_sink comp="216" pin=0"/></net>

<net id="220"><net_src comp="216" pin="1"/><net_sink comp="68" pin=1"/></net>

<net id="221"><net_src comp="216" pin="1"/><net_sink comp="73" pin=0"/></net>

<net id="222"><net_src comp="216" pin="1"/><net_sink comp="202" pin=1"/></net>

<net id="223"><net_src comp="216" pin="1"/><net_sink comp="211" pin=1"/></net>

<net id="230"><net_src comp="94" pin="3"/><net_sink comp="227" pin=0"/></net>

<net id="231"><net_src comp="227" pin="1"/><net_sink comp="102" pin=0"/></net>

<net id="232"><net_src comp="227" pin="1"/><net_sink comp="106" pin=1"/></net>

<net id="233"><net_src comp="227" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="234"><net_src comp="227" pin="1"/><net_sink comp="206" pin=0"/></net>

<net id="238"><net_src comp="32" pin="3"/><net_sink comp="235" pin=0"/></net>

<net id="239"><net_src comp="235" pin="1"/><net_sink comp="39" pin=0"/></net>

<net id="243"><net_src comp="106" pin="2"/><net_sink comp="240" pin=0"/></net>

<net id="244"><net_src comp="240" pin="1"/><net_sink comp="202" pin=0"/></net>

<net id="248"><net_src comp="44" pin="3"/><net_sink comp="245" pin=0"/></net>

<net id="249"><net_src comp="245" pin="1"/><net_sink comp="39" pin=3"/></net>

<net id="250"><net_src comp="245" pin="1"/><net_sink comp="39" pin=0"/></net>

<net id="254"><net_src comp="39" pin="2"/><net_sink comp="251" pin=0"/></net>

<net id="255"><net_src comp="251" pin="1"/><net_sink comp="116" pin=0"/></net>

<net id="256"><net_src comp="251" pin="1"/><net_sink comp="64" pin=0"/></net>

<net id="260"><net_src comp="39" pin="5"/><net_sink comp="257" pin=0"/></net>

<net id="261"><net_src comp="257" pin="1"/><net_sink comp="133" pin=0"/></net>

<net id="262"><net_src comp="257" pin="1"/><net_sink comp="64" pin=1"/></net>

<net id="263"><net_src comp="257" pin="1"/><net_sink comp="39" pin=4"/></net>

<net id="267"><net_src comp="192" pin="2"/><net_sink comp="264" pin=0"/></net>

<net id="271"><net_src comp="55" pin="3"/><net_sink comp="268" pin=0"/></net>

<net id="272"><net_src comp="268" pin="1"/><net_sink comp="39" pin=0"/></net>

<net id="273"><net_src comp="268" pin="1"/><net_sink comp="39" pin=3"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: A | {6 }
 - Input state : 
	Port: shellSort : A | {3 4 5 6 }
  - Chain level:
	State 1
		stg_10 : 1
	State 2
		tmp : 1
		stg_14 : 2
		tmp_2 : 1
		index : 1
		i_assign : 2
	State 3
		A_addr : 1
		A_load : 2
		tmp_6 : 1
		A_addr_1 : 2
		A_load_1 : 3
	State 4
	State 5
		tmp_1 : 1
		tmp_3 : 1
		tmp_5 : 1
		tmp_7 : 1
		notlhs : 2
		notrhs : 2
		tmp_8 : 3
		notlhs1 : 2
		notrhs2 : 2
		tmp_9 : 3
		tmp_s : 3
		tmp_11 : 3
		stg_43 : 3
		A_addr_2 : 1
		temp : 2
		stg_49 : 1
	State 6
		stg_53 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------|---------|---------|---------|
| Operation| Functional Unit|  DSP48E |    FF   |   LUT   |
|----------|----------------|---------|---------|---------|
|   fcmp   |  tmp_10_fu_64  |    0    |    66   |    70   |
|----------|----------------|---------|---------|---------|
|          |   index_fu_88  |    0    |    0    |    32   |
|    add   | index_2_fu_106 |    0    |    0    |    32   |
|          | index_1_fu_206 |    0    |    0    |    32   |
|----------|----------------|---------|---------|---------|
|          |    tmp_fu_76   |    0    |    0    |    11   |
|          |   tmp_2_fu_82  |    0    |    0    |    11   |
|   icmp   |  notlhs_fu_150 |    0    |    0    |    3    |
|          |  notrhs_fu_156 |    0    |    0    |    8    |
|          | notlhs1_fu_168 |    0    |    0    |    3    |
|          | notrhs2_fu_174 |    0    |    0    |    8    |
|----------|----------------|---------|---------|---------|
|  select  | i_assign_fu_94 |    0    |    0    |    32   |
|----------|----------------|---------|---------|---------|
|    or    |  tmp_8_fu_162  |    0    |    0    |    1    |
|          |  tmp_9_fu_180  |    0    |    0    |    1    |
|----------|----------------|---------|---------|---------|
|    and   |  tmp_s_fu_186  |    0    |    0    |    1    |
|          |  tmp_11_fu_192 |    0    |    0    |    1    |
|----------|----------------|---------|---------|---------|
|   sext   |  tmp_4_fu_102  |    0    |    0    |    0    |
|          |  tmp_6_fu_111  |    0    |    0    |    0    |
|----------|----------------|---------|---------|---------|
|partselect|  tmp_1_fu_119  |    0    |    0    |    0    |
|          |  tmp_5_fu_136  |    0    |    0    |    0    |
|----------|----------------|---------|---------|---------|
|   trunc  |  tmp_3_fu_129  |    0    |    0    |    0    |
|          |  tmp_7_fu_146  |    0    |    0    |    0    |
|----------|----------------|---------|---------|---------|
|   zext   |  tmp_i_fu_198  |    0    |    0    |    0    |
|----------|----------------|---------|---------|---------|
|   Total  |                |    0    |    66   |   246   |
|----------|----------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------+--------+
|                |   FF   |
+----------------+--------+
|A_addr_1_reg_245|    6   |
|A_addr_2_reg_268|    6   |
| A_addr_reg_235 |    6   |
|A_load_1_reg_257|   32   |
| A_load_reg_251 |   32   |
|i_assign_reg_227|   32   |
| index_2_reg_240|   32   |
| index_3_reg_216|   32   |
| tmp_11_reg_264 |    1   |
+----------------+--------+
|      Total     |   179  |
+----------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_39 |  p0  |   5  |   6  |   30   ||    6    |
| grp_access_fu_39 |  p3  |   3  |   6  |   18   ||    6    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   48   ||   3.51  ||    12   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    0   |    -   |   66   |   246  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    3   |    -   |   12   |
|  Register |    -   |    -   |   179  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |    3   |   245  |   258  |
+-----------+--------+--------+--------+--------+
