<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="ucisw_projekt.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="SCHEME.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="SCHEME.cmd_log"/>
    <file xil_pn:fileType="FILE_JHD" xil_pn:name="SCHEME.jhd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="SCHEME.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="SCHEME.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="SCHEME.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="SCHEME.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="SCHEME.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="SCHEME.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="SCHEME.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="SCHEME.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="SCHEME.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="SCHEME.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="SCHEME.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="SCHEME.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="SCHEME.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="SCHEME.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="SCHEME.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="SCHEME.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="SCHEME.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VHDL" xil_pn:name="SCHEME.vhf"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="SCHEME.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="SCHEME.xst"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="SCHEME_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="SCHEME_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="SCHEME_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="SCHEME_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="SCHEME_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="SCHEME_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="SCHEME_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="SCHEME_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="SCHEME_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="SCHEME_par.xrpt"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="SCHEME_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="SCHEME_usage.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="SCHEME_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="SCHEME_xst.xrpt"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="scheme.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="scheme.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="scheme.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="vga_800x600.spl"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="vga_800x600.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="vga_controller_test_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="vga_controller_test_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="vga_controller_test_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="vga_pixel.spl"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="vga_pixel.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1523519961" xil_pn:in_ck="-4878747477430373518" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1523519961">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="vga_800x600.vhd"/>
      <outfile xil_pn:name="vga_controller_test.vhd"/>
      <outfile xil_pn:name="vga_pixel.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1523519961" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="1237758319664847439" xil_pn:start_ts="1523519961">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1523519962" xil_pn:in_ck="3949543319003969" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-1929437390944183471" xil_pn:start_ts="1523519961">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputChanged"/>
    </transform>
    <transform xil_pn:end_ts="1523519962" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-8586954167799231541" xil_pn:start_ts="1523519962">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1523519962" xil_pn:in_ck="-4878747477430373518" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1523519962">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="vga_800x600.vhd"/>
      <outfile xil_pn:name="vga_controller_test.vhd"/>
      <outfile xil_pn:name="vga_pixel.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1523519967" xil_pn:in_ck="-4878747477430373518" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-7991702530122119193" xil_pn:start_ts="1523519962">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="InputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="vga_controller_test_beh.prj"/>
      <outfile xil_pn:name="vga_controller_test_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1523519968" xil_pn:in_ck="763106108710555183" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="3813075683341418420" xil_pn:start_ts="1523519967">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="vga_controller_test_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1523520479" xil_pn:in_ck="3949543319003969" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-4625080576353485571" xil_pn:start_ts="1523520477">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="SCHEME.vhf"/>
    </transform>
    <transform xil_pn:end_ts="1523520479" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-8586954167799231541" xil_pn:start_ts="1523520479">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1523520479" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1523520479">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1523520479" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="7909017164302024059" xil_pn:start_ts="1523520479">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1523520479" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-3893270297158069842" xil_pn:start_ts="1523520479">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1523520479" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-7780913264638846315" xil_pn:start_ts="1523520479">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1523520908" xil_pn:in_ck="6138010725153855657" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="563617074003814869" xil_pn:start_ts="1523520900">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="SCHEME.jhd"/>
      <outfile xil_pn:name="SCHEME.lso"/>
      <outfile xil_pn:name="SCHEME.ngc"/>
      <outfile xil_pn:name="SCHEME.ngr"/>
      <outfile xil_pn:name="SCHEME.prj"/>
      <outfile xil_pn:name="SCHEME.stx"/>
      <outfile xil_pn:name="SCHEME.syr"/>
      <outfile xil_pn:name="SCHEME.xst"/>
      <outfile xil_pn:name="SCHEME_vhdl.prj"/>
      <outfile xil_pn:name="SCHEME_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1523520487" xil_pn:in_ck="104304488467710" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="5069202360704029175" xil_pn:start_ts="1523520487">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1523520913" xil_pn:in_ck="-6358979059259248391" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="3348298277428129976" xil_pn:start_ts="1523520908">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="SCHEME.bld"/>
      <outfile xil_pn:name="SCHEME.ngd"/>
      <outfile xil_pn:name="SCHEME_ngdbuild.xrpt"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1523520918" xil_pn:in_ck="-6358979059259248390" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="-1309755933173654900" xil_pn:start_ts="1523520913">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="SCHEME.pcf"/>
      <outfile xil_pn:name="SCHEME_map.map"/>
      <outfile xil_pn:name="SCHEME_map.mrp"/>
      <outfile xil_pn:name="SCHEME_map.ncd"/>
      <outfile xil_pn:name="SCHEME_map.ngm"/>
      <outfile xil_pn:name="SCHEME_map.xrpt"/>
      <outfile xil_pn:name="SCHEME_summary.xml"/>
      <outfile xil_pn:name="SCHEME_usage.xml"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1523520934" xil_pn:in_ck="3533327648898755859" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="-3872219738485705569" xil_pn:start_ts="1523520918">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="SCHEME.ncd"/>
      <outfile xil_pn:name="SCHEME.pad"/>
      <outfile xil_pn:name="SCHEME.par"/>
      <outfile xil_pn:name="SCHEME.ptwx"/>
      <outfile xil_pn:name="SCHEME.unroutes"/>
      <outfile xil_pn:name="SCHEME.xpi"/>
      <outfile xil_pn:name="SCHEME_pad.csv"/>
      <outfile xil_pn:name="SCHEME_pad.txt"/>
      <outfile xil_pn:name="SCHEME_par.xrpt"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1523520939" xil_pn:in_ck="3949543318998520" xil_pn:name="TRANEXT_bitFile_spartan3e" xil_pn:prop_ck="287829442711806529" xil_pn:start_ts="1523520934">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="SCHEME.ut"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="scheme.bgn"/>
      <outfile xil_pn:name="scheme.bit"/>
      <outfile xil_pn:name="scheme.drc"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1523520964" xil_pn:in_ck="5481122303064194" xil_pn:name="TRAN_impactProgrammingTool" xil_pn:prop_ck="820969946832651384" xil_pn:start_ts="1523520964">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1523520939" xil_pn:in_ck="5481122303064194" xil_pn:name="TRAN_analyzeDesignUsingChipscope" xil_pn:prop_ck="3348298277428129976" xil_pn:start_ts="1523520939">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1523520934" xil_pn:in_ck="-6358979059259248522" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416187" xil_pn:start_ts="1523520930">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="SCHEME.twr"/>
      <outfile xil_pn:name="SCHEME.twx"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
    </transform>
  </transforms>

</generated_project>
