// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version"

// DATE "12/28/2023 10:36:33"

// 
// Device: Altera EPM1270T144I5 Package TQFP144
// 

// 
// This Verilog file should be used for ModelSim (Verilog) only
// 

`timescale 1 ns/ 1 ps

module driver_board (
	clk,
	Reset,
	RUDIN,
	RDDIN,
	LUDIN,
	LDDIN,
	ERR,
	LED1,
	LED2,
	LED3,
	COMM_R,
	COMM_T,
	ADclk,
	ADcon,
	ADout,
	DCOV,
	DCUV,
	HOT_1,
	HOT_2,
	Powerfall,
	BypPowerErr,
	DSW,
	BypCon,
	BypOk,
	test);
input 	clk;
input 	Reset;
output 	RUDIN;
output 	RDDIN;
output 	LUDIN;
output 	LDDIN;
input 	[3:0] ERR;
output 	LED1;
output 	LED2;
output 	LED3;
input 	COMM_R;
output 	COMM_T;
output 	ADclk;
output 	ADcon;
input 	ADout;
input 	DCOV;
input 	DCUV;
input 	HOT_1;
input 	HOT_2;
input 	Powerfall;
input 	BypPowerErr;
input 	[5:0] DSW;
output 	BypCon;
input 	BypOk;
output 	[7:0] test;

// Design Ports Information
// Reset	=>  Location: PIN_67,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ERR[0]	=>  Location: PIN_137,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ERR[1]	=>  Location: PIN_138,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ERR[2]	=>  Location: PIN_139,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ERR[3]	=>  Location: PIN_140,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// COMM_R	=>  Location: PIN_37,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// DCOV	=>  Location: PIN_66,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// DCUV	=>  Location: PIN_70,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// HOT_2	=>  Location: PIN_78,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Powerfall	=>  Location: PIN_71,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// BypPowerErr	=>  Location: PIN_59,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// BypOk	=>  Location: PIN_31,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// clk	=>  Location: PIN_18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// DSW[5]	=>  Location: PIN_108,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// DSW[0]	=>  Location: PIN_103,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// DSW[1]	=>  Location: PIN_104,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// DSW[2]	=>  Location: PIN_105,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// DSW[3]	=>  Location: PIN_106,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// DSW[4]	=>  Location: PIN_107,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// HOT_1	=>  Location: PIN_72,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ADout	=>  Location: PIN_91,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// RUDIN	=>  Location: PIN_122,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// RDDIN	=>  Location: PIN_118,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LUDIN	=>  Location: PIN_113,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LDDIN	=>  Location: PIN_109,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LED1	=>  Location: PIN_40,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LED2	=>  Location: PIN_41,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LED3	=>  Location: PIN_42,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// COMM_T	=>  Location: PIN_38,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// ADclk	=>  Location: PIN_94,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// ADcon	=>  Location: PIN_88,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// BypCon	=>  Location: PIN_32,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// test[0]	=>  Location: PIN_1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// test[1]	=>  Location: PIN_2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// test[2]	=>  Location: PIN_3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// test[3]	=>  Location: PIN_4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// test[4]	=>  Location: PIN_5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// test[5]	=>  Location: PIN_6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// test[6]	=>  Location: PIN_7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// test[7]	=>  Location: PIN_8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("driver_board_v.sdo");
// synopsys translate_on

wire \clk~combout ;
wire \fiber_tx|Equal0~0_combout ;
wire \fiber_tx|Add7~15_combout ;
wire \fiber_tx|Add7~17 ;
wire \fiber_tx|Add7~17COUT1_42 ;
wire \fiber_tx|Add7~10_combout ;
wire \fiber_tx|Add7~5_combout ;
wire \fiber_tx|Add7~7 ;
wire \fiber_tx|Add7~7COUT1_48 ;
wire \fiber_tx|Add7~2 ;
wire \fiber_tx|Add7~2COUT1_50 ;
wire \fiber_tx|Add7~30_combout ;
wire \fiber_tx|Add7~12 ;
wire \fiber_tx|Add7~12COUT1_44 ;
wire \fiber_tx|Add7~25_combout ;
wire \fiber_tx|always1~0_combout ;
wire \fiber_tx|always1~1_combout ;
wire \fiber_tx|Add7~27 ;
wire \fiber_tx|Add7~27COUT1_46 ;
wire \fiber_tx|Add7~20_combout ;
wire \fiber_tx|Add7~22 ;
wire \fiber_tx|Add7~0_combout ;
wire \fiber_tx|Equal2~0_combout ;
wire \ads7822|ad_trig_syn~regout ;
wire \ads7822|ad_trig_syn1~regout ;
wire \ads7822|div_cnt[0]~7 ;
wire \ads7822|div_cnt[0]~7COUT1_18 ;
wire \ads7822|div_cnt[1]~5 ;
wire \ads7822|div_cnt[1]~5COUT1_20 ;
wire \ads7822|div_cnt[2]~9 ;
wire \ads7822|div_cnt[2]~9COUT1_22 ;
wire \ads7822|Equal2~0_combout ;
wire \ads7822|div_cnt[3]~3 ;
wire \ads7822|div_cnt[4]~1 ;
wire \ads7822|div_cnt[4]~1COUT1_24 ;
wire \ads7822|always2~0_combout ;
wire \ads7822|Equal2~1_combout ;
wire \ads7822|Add1~10_combout ;
wire \ads7822|Add1~12 ;
wire \ads7822|Add1~12COUT1_36 ;
wire \ads7822|Add1~15_combout ;
wire \ads7822|Add1~17 ;
wire \ads7822|Add1~17COUT1_38 ;
wire \ads7822|Add1~5_combout ;
wire \ads7822|Add1~7 ;
wire \ads7822|Add1~7COUT1_40 ;
wire \ads7822|Add1~0_combout ;
wire \ads7822|Add1~2 ;
wire \ads7822|Add1~25_combout ;
wire \ads7822|Add1~27 ;
wire \ads7822|Add1~27COUT1_42 ;
wire \ads7822|Add1~20_combout ;
wire \ads7822|always7~0_combout ;
wire \ads7822|Equal1~0_combout ;
wire \ads7822|numer_cnt[1]~0_combout ;
wire \ads7822|AD_Work~regout ;
wire \ADout~combout ;
wire \ads7822|ad_dout_syn~regout ;
wire \ads7822|always7~1_combout ;
wire \ads7822|always7~2_combout ;
wire \ads7822|always6~0_combout ;
wire \ads7822|ad_syn[0]~1_combout ;
wire \ads7822|Equal5~0_combout ;
wire \ads7822|data_valid~regout ;
wire \volt_calc|LessThan1~0 ;
wire \volt_calc|LessThan0~0 ;
wire \volt_calc|LessThan1~1 ;
wire \volt_calc|LessThan0~2 ;
wire \volt_calc|LessThan0~1 ;
wire \volt_calc|LessThan1~2 ;
wire \volt_calc|LessThan0~3 ;
wire \volt_calc|always1~0_combout ;
wire \volt_calc|Add1~42 ;
wire \volt_calc|Add1~42COUT1_65 ;
wire \volt_calc|Add1~32 ;
wire \volt_calc|Add1~32COUT1_67 ;
wire \volt_calc|Add1~22 ;
wire \volt_calc|Add1~22COUT1_69 ;
wire \volt_calc|Add1~27 ;
wire \volt_calc|Add1~27COUT1_71 ;
wire \volt_calc|Add1~37 ;
wire \volt_calc|Add1~12 ;
wire \volt_calc|Add1~12COUT1_73 ;
wire \volt_calc|Add1~7 ;
wire \volt_calc|Add1~7COUT1_75 ;
wire \volt_calc|Add1~2 ;
wire \volt_calc|Add1~2COUT1_77 ;
wire \volt_calc|Add1~17 ;
wire \volt_calc|Add1~17COUT1_79 ;
wire \volt_calc|Add1~52 ;
wire \volt_calc|Add1~45_combout ;
wire \volt_calc|Add0~42 ;
wire \volt_calc|Add0~42COUT1_65 ;
wire \volt_calc|Add0~32 ;
wire \volt_calc|Add0~32COUT1_67 ;
wire \volt_calc|Add0~22 ;
wire \volt_calc|Add0~22COUT1_69 ;
wire \volt_calc|Add0~27 ;
wire \volt_calc|Add0~27COUT1_71 ;
wire \volt_calc|Add0~37 ;
wire \volt_calc|Add0~12 ;
wire \volt_calc|Add0~12COUT1_73 ;
wire \volt_calc|Add0~7 ;
wire \volt_calc|Add0~7COUT1_75 ;
wire \volt_calc|Add0~2 ;
wire \volt_calc|Add0~2COUT1_77 ;
wire \volt_calc|Add0~17 ;
wire \volt_calc|Add0~17COUT1_79 ;
wire \volt_calc|Add0~52 ;
wire \volt_calc|Add0~45_combout ;
wire \volt_calc|Equal0~0_combout ;
wire \volt_calc|Equal0~1_combout ;
wire \volt_calc|LessThan1~3 ;
wire \volt_calc|udc_volt[11]~0_combout ;
wire \volt_calc|Add1~0_combout ;
wire \volt_calc|Add0~0_combout ;
wire \fiber_tx|Equal3~0_combout ;
wire \volt_calc|Add0~50_combout ;
wire \volt_calc|Add1~50_combout ;
wire \volt_calc|Add1~15_combout ;
wire \volt_calc|Add0~15_combout ;
wire \volt_calc|Add1~10_combout ;
wire \volt_calc|Add0~10_combout ;
wire \volt_calc|Add0~5_combout ;
wire \volt_calc|Add1~5_combout ;
wire \fiber_tx|Mux0~3 ;
wire \fiber_tx|Mux0~4_combout ;
wire \fiber_tx|Mux0~9_combout ;
wire \volt_calc|Add1~40_combout ;
wire \volt_calc|Add0~40_combout ;
wire \volt_calc|udc_volt~1_combout ;
wire \fiber_tx|Mux0~7 ;
wire \volt_calc|Add0~35_combout ;
wire \volt_calc|Add1~35_combout ;
wire \volt_calc|Add0~20_combout ;
wire \volt_calc|Add1~20_combout ;
wire \volt_calc|Add0~30_combout ;
wire \volt_calc|Add1~30_combout ;
wire \volt_calc|Add0~25_combout ;
wire \volt_calc|Add1~25_combout ;
wire \fiber_tx|Mux0~5 ;
wire \fiber_tx|Mux0~6 ;
wire \fiber_tx|Mux0~8_combout ;
wire \fiber_tx|Mux0~10_combout ;
wire \fiber_tx|Mux0~11_combout ;
wire \HOT_1~combout ;
wire \div_1us|Add0~20_combout ;
wire \div_1us|Add0~22 ;
wire \div_1us|Add0~22COUT1_31 ;
wire \div_1us|Add0~17 ;
wire \div_1us|Add0~17COUT1_33 ;
wire \div_1us|Add0~5_combout ;
wire \div_1us|Add0~7 ;
wire \div_1us|Add0~7COUT1_35 ;
wire \div_1us|Add0~2 ;
wire \div_1us|Add0~2COUT1_37 ;
wire \div_1us|Add0~10_combout ;
wire \div_1us|Add0~0_combout ;
wire \div_1us|Equal0~0 ;
wire \div_1us|Add0~15_combout ;
wire \div_1us|Equal0~1 ;
wire \div_1us|Add1~25_combout ;
wire \div_1us|Add1~27 ;
wire \div_1us|Add1~27COUT1_73 ;
wire \div_1us|Add1~20_combout ;
wire \div_1us|Add1~22 ;
wire \div_1us|Add1~22COUT1_75 ;
wire \div_1us|Add1~15_combout ;
wire \div_1us|Add1~17 ;
wire \div_1us|Add1~17COUT1_77 ;
wire \div_1us|Add1~10_combout ;
wire \div_1us|Equal1~0_combout ;
wire \div_1us|Add1~45_combout ;
wire \div_1us|Add1~12 ;
wire \div_1us|Add1~12COUT1_79 ;
wire \div_1us|Add1~7 ;
wire \div_1us|Add1~0_combout ;
wire \div_1us|Equal1~1_combout ;
wire \div_1us|Equal1~2_combout ;
wire \div_1us|Equal1~3_combout ;
wire \div_1us|Add1~47 ;
wire \div_1us|Add1~47COUT1_65 ;
wire \div_1us|Add1~50_combout ;
wire \div_1us|Add1~52 ;
wire \div_1us|Add1~52COUT1_67 ;
wire \div_1us|Add1~40_combout ;
wire \div_1us|Add1~42 ;
wire \div_1us|Add1~42COUT1_69 ;
wire \div_1us|Add1~35_combout ;
wire \div_1us|Add1~37 ;
wire \div_1us|Add1~37COUT1_71 ;
wire \div_1us|Add1~30_combout ;
wire \div_1us|Add1~32 ;
wire \div_1us|Add1~5_combout ;
wire \div_1us|LessThan1~0_combout ;
wire \err_detect|hot1|cnt_delay[0]~26 ;
wire \err_detect|hot1|cnt_delay[0]~26COUT1_46 ;
wire \err_detect|hot1|cnt_delay[1]~28 ;
wire \err_detect|hot1|cnt_delay[2]~15 ;
wire \err_detect|hot1|cnt_delay[2]~15COUT1_48 ;
wire \err_detect|hot1|cnt_delay[3]~17 ;
wire \err_detect|hot1|cnt_delay[3]~17COUT1_50 ;
wire \err_detect|hot1|cnt_delay[4]~19 ;
wire \err_detect|hot1|cnt_delay[4]~19COUT1_52 ;
wire \err_detect|hot1|cnt_delay[5]~21 ;
wire \err_detect|hot1|cnt_delay[5]~21COUT1_54 ;
wire \err_detect|hot1|cnt_delay[6]~23 ;
wire \err_detect|hot1|cnt_delay[5]~29_combout ;
wire \err_detect|hot1|cnt_delay[5]~24_combout ;
wire \err_detect|hot1|cnt_delay[5]~30_combout ;
wire \err_detect|hot1|cnt_delay[7]~1 ;
wire \err_detect|hot1|cnt_delay[7]~1COUT1_56 ;
wire \err_detect|hot1|cnt_delay[8]~3 ;
wire \err_detect|hot1|cnt_delay[8]~3COUT1_58 ;
wire \err_detect|hot1|cnt_delay[9]~5 ;
wire \err_detect|hot1|cnt_delay[9]~5COUT1_60 ;
wire \err_detect|hot1|cnt_delay[10]~7 ;
wire \err_detect|hot1|cnt_delay[10]~7COUT1_62 ;
wire \err_detect|hot1|cnt_delay[11]~9 ;
wire \err_detect|hot1|cnt_delay[12]~11 ;
wire \err_detect|hot1|cnt_delay[12]~11COUT1_64 ;
wire \err_detect|hot1|cnt_delay[5]~31_combout ;
wire \err_detect|hot1|cnt_delay[5]~32_combout ;
wire \err_detect|hot1|cnt_delay[5]~33 ;
wire \err_detect|hot1|LessThan1~2_combout ;
wire \err_detect|hot1|LessThan1~1_combout ;
wire \err_detect|hot1|LessThan1~0_combout ;
wire \err_detect|hot1|signal_out~regout ;
wire \fiber_tx|Mux0~15 ;
wire \fiber_tx|Add1~3 ;
wire \fiber_tx|Add0~17 ;
wire \fiber_tx|Add0~17COUT1_31 ;
wire \fiber_tx|Add0~7 ;
wire \fiber_tx|Add0~7COUT1_33 ;
wire \fiber_tx|Add0~12 ;
wire \fiber_tx|Add0~12COUT1_35 ;
wire \fiber_tx|Add0~20_combout ;
wire \fiber_tx|Add0~10_combout ;
wire \fiber_tx|Add1~2 ;
wire \fiber_tx|Add0~5_combout ;
wire \fiber_tx|Add1~1 ;
wire \fiber_tx|Add0~15_combout ;
wire \fiber_tx|Add2~22 ;
wire \fiber_tx|Add2~22COUT1_36 ;
wire \fiber_tx|Add2~12 ;
wire \fiber_tx|Add2~12COUT1_38 ;
wire \fiber_tx|Add2~17 ;
wire \fiber_tx|Add2~17COUT1_40 ;
wire \fiber_tx|Add2~25_combout ;
wire \fiber_tx|Add2~15_combout ;
wire \fiber_tx|Add2~10_combout ;
wire \fiber_tx|Add2~20_combout ;
wire \fiber_tx|Add4~27 ;
wire \fiber_tx|Add4~27COUT1_42 ;
wire \fiber_tx|Add4~17 ;
wire \fiber_tx|Add4~17COUT1_44 ;
wire \fiber_tx|Add4~22 ;
wire \fiber_tx|Add4~22COUT1_46 ;
wire \fiber_tx|Add4~30_combout ;
wire \fiber_tx|Add4~15_combout ;
wire \fiber_tx|Add4~20_combout ;
wire \fiber_tx|Add4~25_combout ;
wire \fiber_tx|Mux0~12_combout ;
wire \fiber_tx|Mux0~13_combout ;
wire \fiber_tx|Mux0~16_combout ;
wire \fiber_tx|Add4~32 ;
wire \fiber_tx|Add2~27 ;
wire \fiber_tx|Add1~0 ;
wire \fiber_tx|Add0~22 ;
wire \fiber_tx|Add0~22COUT1_37 ;
wire \fiber_tx|Add0~0_combout ;
wire \fiber_tx|Add2~2 ;
wire \fiber_tx|Add2~2COUT1_42 ;
wire \fiber_tx|Add2~5_combout ;
wire \fiber_tx|Add2~0_combout ;
wire \fiber_tx|Add4~7 ;
wire \fiber_tx|Add4~7COUT1_48 ;
wire \fiber_tx|Add4~12 ;
wire \fiber_tx|Add4~12COUT1_50 ;
wire \fiber_tx|Add4~0_combout ;
wire \fiber_tx|Add4~5_combout ;
wire \fiber_tx|Mux0~0_combout ;
wire \fiber_tx|Add4~10_combout ;
wire \fiber_tx|Mux0~1_combout ;
wire \fiber_tx|Mux0~2_combout ;
wire \fiber_tx|COMM_T~regout ;
wire \ads7822|always6~1_combout ;
wire \ads7822|always6~2_combout ;
wire \ads7822|ad_clk~regout ;
wire \ads7822|ad_cs_reg~regout ;
wire [11:0] \fiber_tx|send_volt ;
wire [11:0] \volt_calc|udc_volt ;
wire [1:0] \err_detect|hot2|time_1us_syn ;
wire [3:0] \fiber_tx|cnt_4m ;
wire [5:0] \DSW~combout ;
wire [11:0] \volt_calc|real_volt ;
wire [5:0] \ads7822|div_cnt ;
wire [10:0] \div_1us|cnt_time1ms ;
wire [11:0] \ads7822|ad_syn ;
wire [11:0] \ads7822|sample_data ;
wire [5:0] \div_1us|cnt_time ;
wire [13:0] \err_detect|hot1|cnt_delay ;
wire [6:0] \fiber_tx|send_nums ;
wire [13:0] \fiber_tx|send_moduleinfo ;
wire [5:0] \ads7822|numer_cnt ;


// Location: PIN_18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \clk~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\clk~combout ),
	.padio(clk));
// synopsys translate_off
defparam \clk~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X14_Y2_N1
maxii_lcell \fiber_tx|cnt_4m[0] (
// Equation(s):
// \fiber_tx|cnt_4m [0] = DFFEAS((((!\fiber_tx|cnt_4m [0]))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\fiber_tx|cnt_4m [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\fiber_tx|cnt_4m [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \fiber_tx|cnt_4m[0] .lut_mask = "00ff";
defparam \fiber_tx|cnt_4m[0] .operation_mode = "normal";
defparam \fiber_tx|cnt_4m[0] .output_mode = "reg_only";
defparam \fiber_tx|cnt_4m[0] .register_cascade_mode = "off";
defparam \fiber_tx|cnt_4m[0] .sum_lutc_input = "datac";
defparam \fiber_tx|cnt_4m[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y2_N6
maxii_lcell \fiber_tx|cnt_4m[1] (
// Equation(s):
// \fiber_tx|cnt_4m [1] = DFFEAS((\fiber_tx|cnt_4m [1] & (((!\fiber_tx|cnt_4m [0])))) # (!\fiber_tx|cnt_4m [1] & (\fiber_tx|cnt_4m [0] & ((\fiber_tx|cnt_4m [2]) # (!\fiber_tx|cnt_4m [3])))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\fiber_tx|cnt_4m [3]),
	.datab(\fiber_tx|cnt_4m [2]),
	.datac(\fiber_tx|cnt_4m [1]),
	.datad(\fiber_tx|cnt_4m [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\fiber_tx|cnt_4m [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \fiber_tx|cnt_4m[1] .lut_mask = "0df0";
defparam \fiber_tx|cnt_4m[1] .operation_mode = "normal";
defparam \fiber_tx|cnt_4m[1] .output_mode = "reg_only";
defparam \fiber_tx|cnt_4m[1] .register_cascade_mode = "off";
defparam \fiber_tx|cnt_4m[1] .sum_lutc_input = "datac";
defparam \fiber_tx|cnt_4m[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y2_N9
maxii_lcell \fiber_tx|cnt_4m[2] (
// Equation(s):
// \fiber_tx|cnt_4m [2] = DFFEAS((\fiber_tx|cnt_4m [2] $ (((\fiber_tx|cnt_4m [1] & \fiber_tx|cnt_4m [0])))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\fiber_tx|cnt_4m [2]),
	.datac(\fiber_tx|cnt_4m [1]),
	.datad(\fiber_tx|cnt_4m [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\fiber_tx|cnt_4m [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \fiber_tx|cnt_4m[2] .lut_mask = "3ccc";
defparam \fiber_tx|cnt_4m[2] .operation_mode = "normal";
defparam \fiber_tx|cnt_4m[2] .output_mode = "reg_only";
defparam \fiber_tx|cnt_4m[2] .register_cascade_mode = "off";
defparam \fiber_tx|cnt_4m[2] .sum_lutc_input = "datac";
defparam \fiber_tx|cnt_4m[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y2_N3
maxii_lcell \fiber_tx|cnt_4m[3] (
// Equation(s):
// \fiber_tx|cnt_4m [3] = DFFEAS((\fiber_tx|cnt_4m [3] & ((\fiber_tx|cnt_4m [2] $ (\fiber_tx|cnt_4m [1])) # (!\fiber_tx|cnt_4m [0]))) # (!\fiber_tx|cnt_4m [3] & (\fiber_tx|cnt_4m [2] & (\fiber_tx|cnt_4m [1] & \fiber_tx|cnt_4m [0]))), GLOBAL(\clk~combout ), 
// VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\fiber_tx|cnt_4m [3]),
	.datab(\fiber_tx|cnt_4m [2]),
	.datac(\fiber_tx|cnt_4m [1]),
	.datad(\fiber_tx|cnt_4m [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\fiber_tx|cnt_4m [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \fiber_tx|cnt_4m[3] .lut_mask = "68aa";
defparam \fiber_tx|cnt_4m[3] .operation_mode = "normal";
defparam \fiber_tx|cnt_4m[3] .output_mode = "reg_only";
defparam \fiber_tx|cnt_4m[3] .register_cascade_mode = "off";
defparam \fiber_tx|cnt_4m[3] .sum_lutc_input = "datac";
defparam \fiber_tx|cnt_4m[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y2_N4
maxii_lcell \fiber_tx|Equal0~0 (
// Equation(s):
// \fiber_tx|Equal0~0_combout  = (\fiber_tx|cnt_4m [3] & (!\fiber_tx|cnt_4m [2] & (!\fiber_tx|cnt_4m [1] & \fiber_tx|cnt_4m [0])))

	.clk(gnd),
	.dataa(\fiber_tx|cnt_4m [3]),
	.datab(\fiber_tx|cnt_4m [2]),
	.datac(\fiber_tx|cnt_4m [1]),
	.datad(\fiber_tx|cnt_4m [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\fiber_tx|Equal0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \fiber_tx|Equal0~0 .lut_mask = "0200";
defparam \fiber_tx|Equal0~0 .operation_mode = "normal";
defparam \fiber_tx|Equal0~0 .output_mode = "comb_only";
defparam \fiber_tx|Equal0~0 .register_cascade_mode = "off";
defparam \fiber_tx|Equal0~0 .sum_lutc_input = "datac";
defparam \fiber_tx|Equal0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y6_N1
maxii_lcell \fiber_tx|Add7~15 (
// Equation(s):
// \fiber_tx|Add7~15_combout  = (!\fiber_tx|send_nums [0])
// \fiber_tx|Add7~17  = CARRY((\fiber_tx|send_nums [0]))
// \fiber_tx|Add7~17COUT1_42  = CARRY((\fiber_tx|send_nums [0]))

	.clk(gnd),
	.dataa(\fiber_tx|send_nums [0]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\fiber_tx|Add7~15_combout ),
	.regout(),
	.cout(),
	.cout0(\fiber_tx|Add7~17 ),
	.cout1(\fiber_tx|Add7~17COUT1_42 ));
// synopsys translate_off
defparam \fiber_tx|Add7~15 .lut_mask = "55aa";
defparam \fiber_tx|Add7~15 .operation_mode = "arithmetic";
defparam \fiber_tx|Add7~15 .output_mode = "comb_only";
defparam \fiber_tx|Add7~15 .register_cascade_mode = "off";
defparam \fiber_tx|Add7~15 .sum_lutc_input = "datac";
defparam \fiber_tx|Add7~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y6_N8
maxii_lcell \fiber_tx|send_nums[0] (
// Equation(s):
// \fiber_tx|send_nums [0] = DFFEAS((\fiber_tx|Equal0~0_combout  & (((\fiber_tx|Add7~15_combout  & !\fiber_tx|always1~1_combout )))) # (!\fiber_tx|Equal0~0_combout  & (\fiber_tx|send_nums [0])), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\fiber_tx|send_nums [0]),
	.datab(\fiber_tx|Add7~15_combout ),
	.datac(\fiber_tx|Equal0~0_combout ),
	.datad(\fiber_tx|always1~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\fiber_tx|send_nums [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \fiber_tx|send_nums[0] .lut_mask = "0aca";
defparam \fiber_tx|send_nums[0] .operation_mode = "normal";
defparam \fiber_tx|send_nums[0] .output_mode = "reg_only";
defparam \fiber_tx|send_nums[0] .register_cascade_mode = "off";
defparam \fiber_tx|send_nums[0] .sum_lutc_input = "datac";
defparam \fiber_tx|send_nums[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y6_N2
maxii_lcell \fiber_tx|Add7~10 (
// Equation(s):
// \fiber_tx|Add7~10_combout  = (\fiber_tx|send_nums [1] $ ((\fiber_tx|Add7~17 )))
// \fiber_tx|Add7~12  = CARRY(((!\fiber_tx|Add7~17 ) # (!\fiber_tx|send_nums [1])))
// \fiber_tx|Add7~12COUT1_44  = CARRY(((!\fiber_tx|Add7~17COUT1_42 ) # (!\fiber_tx|send_nums [1])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\fiber_tx|send_nums [1]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\fiber_tx|Add7~17 ),
	.cin1(\fiber_tx|Add7~17COUT1_42 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\fiber_tx|Add7~10_combout ),
	.regout(),
	.cout(),
	.cout0(\fiber_tx|Add7~12 ),
	.cout1(\fiber_tx|Add7~12COUT1_44 ));
// synopsys translate_off
defparam \fiber_tx|Add7~10 .cin0_used = "true";
defparam \fiber_tx|Add7~10 .cin1_used = "true";
defparam \fiber_tx|Add7~10 .lut_mask = "3c3f";
defparam \fiber_tx|Add7~10 .operation_mode = "arithmetic";
defparam \fiber_tx|Add7~10 .output_mode = "comb_only";
defparam \fiber_tx|Add7~10 .register_cascade_mode = "off";
defparam \fiber_tx|Add7~10 .sum_lutc_input = "cin";
defparam \fiber_tx|Add7~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y6_N0
maxii_lcell \fiber_tx|send_nums[1] (
// Equation(s):
// \fiber_tx|send_nums [1] = DFFEAS((\fiber_tx|Equal0~0_combout  & (((\fiber_tx|Add7~10_combout  & !\fiber_tx|always1~1_combout )))) # (!\fiber_tx|Equal0~0_combout  & (\fiber_tx|send_nums [1])), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\fiber_tx|send_nums [1]),
	.datab(\fiber_tx|Add7~10_combout ),
	.datac(\fiber_tx|Equal0~0_combout ),
	.datad(\fiber_tx|always1~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\fiber_tx|send_nums [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \fiber_tx|send_nums[1] .lut_mask = "0aca";
defparam \fiber_tx|send_nums[1] .operation_mode = "normal";
defparam \fiber_tx|send_nums[1] .output_mode = "reg_only";
defparam \fiber_tx|send_nums[1] .register_cascade_mode = "off";
defparam \fiber_tx|send_nums[1] .sum_lutc_input = "datac";
defparam \fiber_tx|send_nums[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y6_N5
maxii_lcell \fiber_tx|Add7~5 (
// Equation(s):
// \fiber_tx|Add7~5_combout  = (\fiber_tx|send_nums [4] $ ((!\fiber_tx|Add7~22 )))
// \fiber_tx|Add7~7  = CARRY(((\fiber_tx|send_nums [4] & !\fiber_tx|Add7~22 )))
// \fiber_tx|Add7~7COUT1_48  = CARRY(((\fiber_tx|send_nums [4] & !\fiber_tx|Add7~22 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\fiber_tx|send_nums [4]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\fiber_tx|Add7~22 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\fiber_tx|Add7~5_combout ),
	.regout(),
	.cout(),
	.cout0(\fiber_tx|Add7~7 ),
	.cout1(\fiber_tx|Add7~7COUT1_48 ));
// synopsys translate_off
defparam \fiber_tx|Add7~5 .cin_used = "true";
defparam \fiber_tx|Add7~5 .lut_mask = "c30c";
defparam \fiber_tx|Add7~5 .operation_mode = "arithmetic";
defparam \fiber_tx|Add7~5 .output_mode = "comb_only";
defparam \fiber_tx|Add7~5 .register_cascade_mode = "off";
defparam \fiber_tx|Add7~5 .sum_lutc_input = "cin";
defparam \fiber_tx|Add7~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y6_N7
maxii_lcell \fiber_tx|send_nums[4] (
// Equation(s):
// \fiber_tx|send_nums [4] = DFFEAS((\fiber_tx|Equal0~0_combout  & (((!\fiber_tx|always1~1_combout  & \fiber_tx|Add7~5_combout )))) # (!\fiber_tx|Equal0~0_combout  & (\fiber_tx|send_nums [4])), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\fiber_tx|send_nums [4]),
	.datab(\fiber_tx|Equal0~0_combout ),
	.datac(\fiber_tx|always1~1_combout ),
	.datad(\fiber_tx|Add7~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\fiber_tx|send_nums [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \fiber_tx|send_nums[4] .lut_mask = "2e22";
defparam \fiber_tx|send_nums[4] .operation_mode = "normal";
defparam \fiber_tx|send_nums[4] .output_mode = "reg_only";
defparam \fiber_tx|send_nums[4] .register_cascade_mode = "off";
defparam \fiber_tx|send_nums[4] .sum_lutc_input = "datac";
defparam \fiber_tx|send_nums[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y6_N6
maxii_lcell \fiber_tx|Add7~0 (
// Equation(s):
// \fiber_tx|Add7~0_combout  = \fiber_tx|send_nums [5] $ (((((!\fiber_tx|Add7~22  & \fiber_tx|Add7~7 ) # (\fiber_tx|Add7~22  & \fiber_tx|Add7~7COUT1_48 )))))
// \fiber_tx|Add7~2  = CARRY(((!\fiber_tx|Add7~7 )) # (!\fiber_tx|send_nums [5]))
// \fiber_tx|Add7~2COUT1_50  = CARRY(((!\fiber_tx|Add7~7COUT1_48 )) # (!\fiber_tx|send_nums [5]))

	.clk(gnd),
	.dataa(\fiber_tx|send_nums [5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\fiber_tx|Add7~22 ),
	.cin0(\fiber_tx|Add7~7 ),
	.cin1(\fiber_tx|Add7~7COUT1_48 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\fiber_tx|Add7~0_combout ),
	.regout(),
	.cout(),
	.cout0(\fiber_tx|Add7~2 ),
	.cout1(\fiber_tx|Add7~2COUT1_50 ));
// synopsys translate_off
defparam \fiber_tx|Add7~0 .cin0_used = "true";
defparam \fiber_tx|Add7~0 .cin1_used = "true";
defparam \fiber_tx|Add7~0 .cin_used = "true";
defparam \fiber_tx|Add7~0 .lut_mask = "5a5f";
defparam \fiber_tx|Add7~0 .operation_mode = "arithmetic";
defparam \fiber_tx|Add7~0 .output_mode = "comb_only";
defparam \fiber_tx|Add7~0 .register_cascade_mode = "off";
defparam \fiber_tx|Add7~0 .sum_lutc_input = "cin";
defparam \fiber_tx|Add7~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y6_N7
maxii_lcell \fiber_tx|Add7~30 (
// Equation(s):
// \fiber_tx|Add7~30_combout  = \fiber_tx|send_nums [6] $ ((((!(!\fiber_tx|Add7~22  & \fiber_tx|Add7~2 ) # (\fiber_tx|Add7~22  & \fiber_tx|Add7~2COUT1_50 )))))

	.clk(gnd),
	.dataa(\fiber_tx|send_nums [6]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\fiber_tx|Add7~22 ),
	.cin0(\fiber_tx|Add7~2 ),
	.cin1(\fiber_tx|Add7~2COUT1_50 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\fiber_tx|Add7~30_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \fiber_tx|Add7~30 .cin0_used = "true";
defparam \fiber_tx|Add7~30 .cin1_used = "true";
defparam \fiber_tx|Add7~30 .cin_used = "true";
defparam \fiber_tx|Add7~30 .lut_mask = "a5a5";
defparam \fiber_tx|Add7~30 .operation_mode = "normal";
defparam \fiber_tx|Add7~30 .output_mode = "comb_only";
defparam \fiber_tx|Add7~30 .register_cascade_mode = "off";
defparam \fiber_tx|Add7~30 .sum_lutc_input = "cin";
defparam \fiber_tx|Add7~30 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y6_N9
maxii_lcell \fiber_tx|send_nums[6] (
// Equation(s):
// \fiber_tx|send_nums [6] = DFFEAS((\fiber_tx|Equal0~0_combout  & (!\fiber_tx|always1~1_combout  & ((\fiber_tx|Add7~30_combout )))) # (!\fiber_tx|Equal0~0_combout  & (((\fiber_tx|send_nums [6])))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\fiber_tx|always1~1_combout ),
	.datab(\fiber_tx|send_nums [6]),
	.datac(\fiber_tx|Equal0~0_combout ),
	.datad(\fiber_tx|Add7~30_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\fiber_tx|send_nums [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \fiber_tx|send_nums[6] .lut_mask = "5c0c";
defparam \fiber_tx|send_nums[6] .operation_mode = "normal";
defparam \fiber_tx|send_nums[6] .output_mode = "reg_only";
defparam \fiber_tx|send_nums[6] .register_cascade_mode = "off";
defparam \fiber_tx|send_nums[6] .sum_lutc_input = "datac";
defparam \fiber_tx|send_nums[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y6_N3
maxii_lcell \fiber_tx|Add7~25 (
// Equation(s):
// \fiber_tx|Add7~25_combout  = (\fiber_tx|send_nums [2] $ ((!\fiber_tx|Add7~12 )))
// \fiber_tx|Add7~27  = CARRY(((\fiber_tx|send_nums [2] & !\fiber_tx|Add7~12 )))
// \fiber_tx|Add7~27COUT1_46  = CARRY(((\fiber_tx|send_nums [2] & !\fiber_tx|Add7~12COUT1_44 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\fiber_tx|send_nums [2]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\fiber_tx|Add7~12 ),
	.cin1(\fiber_tx|Add7~12COUT1_44 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\fiber_tx|Add7~25_combout ),
	.regout(),
	.cout(),
	.cout0(\fiber_tx|Add7~27 ),
	.cout1(\fiber_tx|Add7~27COUT1_46 ));
// synopsys translate_off
defparam \fiber_tx|Add7~25 .cin0_used = "true";
defparam \fiber_tx|Add7~25 .cin1_used = "true";
defparam \fiber_tx|Add7~25 .lut_mask = "c30c";
defparam \fiber_tx|Add7~25 .operation_mode = "arithmetic";
defparam \fiber_tx|Add7~25 .output_mode = "comb_only";
defparam \fiber_tx|Add7~25 .register_cascade_mode = "off";
defparam \fiber_tx|Add7~25 .sum_lutc_input = "cin";
defparam \fiber_tx|Add7~25 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y6_N9
maxii_lcell \fiber_tx|send_nums[2] (
// Equation(s):
// \fiber_tx|send_nums [2] = DFFEAS((\fiber_tx|Equal0~0_combout  & (!\fiber_tx|always1~1_combout  & ((\fiber_tx|Add7~25_combout )))) # (!\fiber_tx|Equal0~0_combout  & (((\fiber_tx|send_nums [2])))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\fiber_tx|Equal0~0_combout ),
	.datab(\fiber_tx|always1~1_combout ),
	.datac(\fiber_tx|send_nums [2]),
	.datad(\fiber_tx|Add7~25_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\fiber_tx|send_nums [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \fiber_tx|send_nums[2] .lut_mask = "7250";
defparam \fiber_tx|send_nums[2] .operation_mode = "normal";
defparam \fiber_tx|send_nums[2] .output_mode = "reg_only";
defparam \fiber_tx|send_nums[2] .register_cascade_mode = "off";
defparam \fiber_tx|send_nums[2] .sum_lutc_input = "datac";
defparam \fiber_tx|send_nums[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y6_N4
maxii_lcell \fiber_tx|always1~0 (
// Equation(s):
// \fiber_tx|always1~0_combout  = (\fiber_tx|send_nums [2] & (!\fiber_tx|send_nums [4] & (!\fiber_tx|send_nums [5] & \fiber_tx|send_nums [3])))

	.clk(gnd),
	.dataa(\fiber_tx|send_nums [2]),
	.datab(\fiber_tx|send_nums [4]),
	.datac(\fiber_tx|send_nums [5]),
	.datad(\fiber_tx|send_nums [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\fiber_tx|always1~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \fiber_tx|always1~0 .lut_mask = "0200";
defparam \fiber_tx|always1~0 .operation_mode = "normal";
defparam \fiber_tx|always1~0 .output_mode = "comb_only";
defparam \fiber_tx|always1~0 .register_cascade_mode = "off";
defparam \fiber_tx|always1~0 .sum_lutc_input = "datac";
defparam \fiber_tx|always1~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y6_N2
maxii_lcell \fiber_tx|always1~1 (
// Equation(s):
// \fiber_tx|always1~1_combout  = (\fiber_tx|send_nums [1] & (\fiber_tx|send_nums [6] & (\fiber_tx|always1~0_combout  & \fiber_tx|send_nums [0])))

	.clk(gnd),
	.dataa(\fiber_tx|send_nums [1]),
	.datab(\fiber_tx|send_nums [6]),
	.datac(\fiber_tx|always1~0_combout ),
	.datad(\fiber_tx|send_nums [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\fiber_tx|always1~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \fiber_tx|always1~1 .lut_mask = "8000";
defparam \fiber_tx|always1~1 .operation_mode = "normal";
defparam \fiber_tx|always1~1 .output_mode = "comb_only";
defparam \fiber_tx|always1~1 .register_cascade_mode = "off";
defparam \fiber_tx|always1~1 .sum_lutc_input = "datac";
defparam \fiber_tx|always1~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y6_N4
maxii_lcell \fiber_tx|Add7~20 (
// Equation(s):
// \fiber_tx|Add7~20_combout  = \fiber_tx|send_nums [3] $ ((((\fiber_tx|Add7~27 ))))
// \fiber_tx|Add7~22  = CARRY(((!\fiber_tx|Add7~27COUT1_46 )) # (!\fiber_tx|send_nums [3]))

	.clk(gnd),
	.dataa(\fiber_tx|send_nums [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\fiber_tx|Add7~27 ),
	.cin1(\fiber_tx|Add7~27COUT1_46 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\fiber_tx|Add7~20_combout ),
	.regout(),
	.cout(\fiber_tx|Add7~22 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \fiber_tx|Add7~20 .cin0_used = "true";
defparam \fiber_tx|Add7~20 .cin1_used = "true";
defparam \fiber_tx|Add7~20 .lut_mask = "5a5f";
defparam \fiber_tx|Add7~20 .operation_mode = "arithmetic";
defparam \fiber_tx|Add7~20 .output_mode = "comb_only";
defparam \fiber_tx|Add7~20 .register_cascade_mode = "off";
defparam \fiber_tx|Add7~20 .sum_lutc_input = "cin";
defparam \fiber_tx|Add7~20 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y6_N1
maxii_lcell \fiber_tx|send_nums[3] (
// Equation(s):
// \fiber_tx|send_nums [3] = DFFEAS((\fiber_tx|Equal0~0_combout  & (((!\fiber_tx|always1~1_combout  & \fiber_tx|Add7~20_combout )))) # (!\fiber_tx|Equal0~0_combout  & (\fiber_tx|send_nums [3])), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\fiber_tx|Equal0~0_combout ),
	.datab(\fiber_tx|send_nums [3]),
	.datac(\fiber_tx|always1~1_combout ),
	.datad(\fiber_tx|Add7~20_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\fiber_tx|send_nums [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \fiber_tx|send_nums[3] .lut_mask = "4e44";
defparam \fiber_tx|send_nums[3] .operation_mode = "normal";
defparam \fiber_tx|send_nums[3] .output_mode = "reg_only";
defparam \fiber_tx|send_nums[3] .register_cascade_mode = "off";
defparam \fiber_tx|send_nums[3] .sum_lutc_input = "datac";
defparam \fiber_tx|send_nums[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y6_N0
maxii_lcell \fiber_tx|send_nums[5] (
// Equation(s):
// \fiber_tx|send_nums [5] = DFFEAS((\fiber_tx|Equal0~0_combout  & (\fiber_tx|Add7~0_combout  & ((!\fiber_tx|always1~1_combout )))) # (!\fiber_tx|Equal0~0_combout  & (((\fiber_tx|send_nums [5])))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\fiber_tx|Add7~0_combout ),
	.datab(\fiber_tx|send_nums [5]),
	.datac(\fiber_tx|always1~1_combout ),
	.datad(\fiber_tx|Equal0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\fiber_tx|send_nums [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \fiber_tx|send_nums[5] .lut_mask = "0acc";
defparam \fiber_tx|send_nums[5] .operation_mode = "normal";
defparam \fiber_tx|send_nums[5] .output_mode = "reg_only";
defparam \fiber_tx|send_nums[5] .register_cascade_mode = "off";
defparam \fiber_tx|send_nums[5] .sum_lutc_input = "datac";
defparam \fiber_tx|send_nums[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y6_N6
maxii_lcell \fiber_tx|Equal2~0 (
// Equation(s):
// \fiber_tx|Equal2~0_combout  = (!\fiber_tx|send_nums [1] & (!\fiber_tx|send_nums [5] & (!\fiber_tx|send_nums [4] & !\fiber_tx|send_nums [0])))

	.clk(gnd),
	.dataa(\fiber_tx|send_nums [1]),
	.datab(\fiber_tx|send_nums [5]),
	.datac(\fiber_tx|send_nums [4]),
	.datad(\fiber_tx|send_nums [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\fiber_tx|Equal2~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \fiber_tx|Equal2~0 .lut_mask = "0001";
defparam \fiber_tx|Equal2~0 .operation_mode = "normal";
defparam \fiber_tx|Equal2~0 .output_mode = "comb_only";
defparam \fiber_tx|Equal2~0 .register_cascade_mode = "off";
defparam \fiber_tx|Equal2~0 .sum_lutc_input = "datac";
defparam \fiber_tx|Equal2~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y6_N5
maxii_lcell \ads7822|ad_trig_syn (
// Equation(s):
// \ads7822|ad_trig_syn~regout  = DFFEAS((\fiber_tx|Equal2~0_combout  & (!\fiber_tx|send_nums [6] & (\fiber_tx|send_nums [2] & \fiber_tx|send_nums [3]))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\fiber_tx|Equal2~0_combout ),
	.datab(\fiber_tx|send_nums [6]),
	.datac(\fiber_tx|send_nums [2]),
	.datad(\fiber_tx|send_nums [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ads7822|ad_trig_syn~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ads7822|ad_trig_syn .lut_mask = "2000";
defparam \ads7822|ad_trig_syn .operation_mode = "normal";
defparam \ads7822|ad_trig_syn .output_mode = "reg_only";
defparam \ads7822|ad_trig_syn .register_cascade_mode = "off";
defparam \ads7822|ad_trig_syn .sum_lutc_input = "datac";
defparam \ads7822|ad_trig_syn .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y7_N9
maxii_lcell \ads7822|ad_trig_syn1 (
// Equation(s):
// \ads7822|ad_trig_syn1~regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , , \ads7822|ad_trig_syn~regout , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\ads7822|ad_trig_syn~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ads7822|ad_trig_syn1~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ads7822|ad_trig_syn1 .lut_mask = "0000";
defparam \ads7822|ad_trig_syn1 .operation_mode = "normal";
defparam \ads7822|ad_trig_syn1 .output_mode = "reg_only";
defparam \ads7822|ad_trig_syn1 .register_cascade_mode = "off";
defparam \ads7822|ad_trig_syn1 .sum_lutc_input = "datac";
defparam \ads7822|ad_trig_syn1 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y8_N1
maxii_lcell \ads7822|div_cnt[0] (
// Equation(s):
// \ads7822|div_cnt [0] = DFFEAS(\ads7822|AD_Work~regout  $ ((\ads7822|div_cnt [0])), GLOBAL(\clk~combout ), VCC, , , , , \ads7822|always2~0_combout , )
// \ads7822|div_cnt[0]~7  = CARRY((\ads7822|AD_Work~regout  & (\ads7822|div_cnt [0])))
// \ads7822|div_cnt[0]~7COUT1_18  = CARRY((\ads7822|AD_Work~regout  & (\ads7822|div_cnt [0])))

	.clk(\clk~combout ),
	.dataa(\ads7822|AD_Work~regout ),
	.datab(\ads7822|div_cnt [0]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\ads7822|always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ads7822|div_cnt [0]),
	.cout(),
	.cout0(\ads7822|div_cnt[0]~7 ),
	.cout1(\ads7822|div_cnt[0]~7COUT1_18 ));
// synopsys translate_off
defparam \ads7822|div_cnt[0] .lut_mask = "6688";
defparam \ads7822|div_cnt[0] .operation_mode = "arithmetic";
defparam \ads7822|div_cnt[0] .output_mode = "reg_only";
defparam \ads7822|div_cnt[0] .register_cascade_mode = "off";
defparam \ads7822|div_cnt[0] .sum_lutc_input = "datac";
defparam \ads7822|div_cnt[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y8_N2
maxii_lcell \ads7822|div_cnt[1] (
// Equation(s):
// \ads7822|div_cnt [1] = DFFEAS((\ads7822|div_cnt [1] $ ((\ads7822|div_cnt[0]~7 ))), GLOBAL(\clk~combout ), VCC, , , , , \ads7822|always2~0_combout , )
// \ads7822|div_cnt[1]~5  = CARRY(((!\ads7822|div_cnt[0]~7 ) # (!\ads7822|div_cnt [1])))
// \ads7822|div_cnt[1]~5COUT1_20  = CARRY(((!\ads7822|div_cnt[0]~7COUT1_18 ) # (!\ads7822|div_cnt [1])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\ads7822|div_cnt [1]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\ads7822|always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\ads7822|div_cnt[0]~7 ),
	.cin1(\ads7822|div_cnt[0]~7COUT1_18 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ads7822|div_cnt [1]),
	.cout(),
	.cout0(\ads7822|div_cnt[1]~5 ),
	.cout1(\ads7822|div_cnt[1]~5COUT1_20 ));
// synopsys translate_off
defparam \ads7822|div_cnt[1] .cin0_used = "true";
defparam \ads7822|div_cnt[1] .cin1_used = "true";
defparam \ads7822|div_cnt[1] .lut_mask = "3c3f";
defparam \ads7822|div_cnt[1] .operation_mode = "arithmetic";
defparam \ads7822|div_cnt[1] .output_mode = "reg_only";
defparam \ads7822|div_cnt[1] .register_cascade_mode = "off";
defparam \ads7822|div_cnt[1] .sum_lutc_input = "cin";
defparam \ads7822|div_cnt[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y8_N3
maxii_lcell \ads7822|div_cnt[2] (
// Equation(s):
// \ads7822|div_cnt [2] = DFFEAS(\ads7822|div_cnt [2] $ ((((!\ads7822|div_cnt[1]~5 )))), GLOBAL(\clk~combout ), VCC, , , , , \ads7822|always2~0_combout , )
// \ads7822|div_cnt[2]~9  = CARRY((\ads7822|div_cnt [2] & ((!\ads7822|div_cnt[1]~5 ))))
// \ads7822|div_cnt[2]~9COUT1_22  = CARRY((\ads7822|div_cnt [2] & ((!\ads7822|div_cnt[1]~5COUT1_20 ))))

	.clk(\clk~combout ),
	.dataa(\ads7822|div_cnt [2]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\ads7822|always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\ads7822|div_cnt[1]~5 ),
	.cin1(\ads7822|div_cnt[1]~5COUT1_20 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ads7822|div_cnt [2]),
	.cout(),
	.cout0(\ads7822|div_cnt[2]~9 ),
	.cout1(\ads7822|div_cnt[2]~9COUT1_22 ));
// synopsys translate_off
defparam \ads7822|div_cnt[2] .cin0_used = "true";
defparam \ads7822|div_cnt[2] .cin1_used = "true";
defparam \ads7822|div_cnt[2] .lut_mask = "a50a";
defparam \ads7822|div_cnt[2] .operation_mode = "arithmetic";
defparam \ads7822|div_cnt[2] .output_mode = "reg_only";
defparam \ads7822|div_cnt[2] .register_cascade_mode = "off";
defparam \ads7822|div_cnt[2] .sum_lutc_input = "cin";
defparam \ads7822|div_cnt[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y8_N4
maxii_lcell \ads7822|div_cnt[3] (
// Equation(s):
// \ads7822|div_cnt [3] = DFFEAS(\ads7822|div_cnt [3] $ ((((\ads7822|div_cnt[2]~9 )))), GLOBAL(\clk~combout ), VCC, , , , , \ads7822|always2~0_combout , )
// \ads7822|div_cnt[3]~3  = CARRY(((!\ads7822|div_cnt[2]~9COUT1_22 )) # (!\ads7822|div_cnt [3]))

	.clk(\clk~combout ),
	.dataa(\ads7822|div_cnt [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\ads7822|always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\ads7822|div_cnt[2]~9 ),
	.cin1(\ads7822|div_cnt[2]~9COUT1_22 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ads7822|div_cnt [3]),
	.cout(\ads7822|div_cnt[3]~3 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ads7822|div_cnt[3] .cin0_used = "true";
defparam \ads7822|div_cnt[3] .cin1_used = "true";
defparam \ads7822|div_cnt[3] .lut_mask = "5a5f";
defparam \ads7822|div_cnt[3] .operation_mode = "arithmetic";
defparam \ads7822|div_cnt[3] .output_mode = "reg_only";
defparam \ads7822|div_cnt[3] .register_cascade_mode = "off";
defparam \ads7822|div_cnt[3] .sum_lutc_input = "cin";
defparam \ads7822|div_cnt[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y8_N9
maxii_lcell \ads7822|Equal2~0 (
// Equation(s):
// \ads7822|Equal2~0_combout  = (((\ads7822|div_cnt [3]) # (!\ads7822|div_cnt [0])) # (!\ads7822|div_cnt [1])) # (!\ads7822|div_cnt [2])

	.clk(gnd),
	.dataa(\ads7822|div_cnt [2]),
	.datab(\ads7822|div_cnt [1]),
	.datac(\ads7822|div_cnt [3]),
	.datad(\ads7822|div_cnt [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ads7822|Equal2~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ads7822|Equal2~0 .lut_mask = "f7ff";
defparam \ads7822|Equal2~0 .operation_mode = "normal";
defparam \ads7822|Equal2~0 .output_mode = "comb_only";
defparam \ads7822|Equal2~0 .register_cascade_mode = "off";
defparam \ads7822|Equal2~0 .sum_lutc_input = "datac";
defparam \ads7822|Equal2~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y8_N5
maxii_lcell \ads7822|div_cnt[4] (
// Equation(s):
// \ads7822|div_cnt [4] = DFFEAS(\ads7822|div_cnt [4] $ ((((!\ads7822|div_cnt[3]~3 )))), GLOBAL(\clk~combout ), VCC, , , , , \ads7822|always2~0_combout , )
// \ads7822|div_cnt[4]~1  = CARRY((\ads7822|div_cnt [4] & ((!\ads7822|div_cnt[3]~3 ))))
// \ads7822|div_cnt[4]~1COUT1_24  = CARRY((\ads7822|div_cnt [4] & ((!\ads7822|div_cnt[3]~3 ))))

	.clk(\clk~combout ),
	.dataa(\ads7822|div_cnt [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\ads7822|always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\ads7822|div_cnt[3]~3 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ads7822|div_cnt [4]),
	.cout(),
	.cout0(\ads7822|div_cnt[4]~1 ),
	.cout1(\ads7822|div_cnt[4]~1COUT1_24 ));
// synopsys translate_off
defparam \ads7822|div_cnt[4] .cin_used = "true";
defparam \ads7822|div_cnt[4] .lut_mask = "a50a";
defparam \ads7822|div_cnt[4] .operation_mode = "arithmetic";
defparam \ads7822|div_cnt[4] .output_mode = "reg_only";
defparam \ads7822|div_cnt[4] .register_cascade_mode = "off";
defparam \ads7822|div_cnt[4] .sum_lutc_input = "cin";
defparam \ads7822|div_cnt[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y8_N6
maxii_lcell \ads7822|div_cnt[5] (
// Equation(s):
// \ads7822|div_cnt [5] = DFFEAS(\ads7822|div_cnt [5] $ (((((!\ads7822|div_cnt[3]~3  & \ads7822|div_cnt[4]~1 ) # (\ads7822|div_cnt[3]~3  & \ads7822|div_cnt[4]~1COUT1_24 ))))), GLOBAL(\clk~combout ), VCC, , , , , \ads7822|always2~0_combout , )

	.clk(\clk~combout ),
	.dataa(\ads7822|div_cnt [5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\ads7822|always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\ads7822|div_cnt[3]~3 ),
	.cin0(\ads7822|div_cnt[4]~1 ),
	.cin1(\ads7822|div_cnt[4]~1COUT1_24 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ads7822|div_cnt [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ads7822|div_cnt[5] .cin0_used = "true";
defparam \ads7822|div_cnt[5] .cin1_used = "true";
defparam \ads7822|div_cnt[5] .cin_used = "true";
defparam \ads7822|div_cnt[5] .lut_mask = "5a5a";
defparam \ads7822|div_cnt[5] .operation_mode = "normal";
defparam \ads7822|div_cnt[5] .output_mode = "reg_only";
defparam \ads7822|div_cnt[5] .register_cascade_mode = "off";
defparam \ads7822|div_cnt[5] .sum_lutc_input = "cin";
defparam \ads7822|div_cnt[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y8_N0
maxii_lcell \ads7822|always2~0 (
// Equation(s):
// \ads7822|always2~0_combout  = ((!\ads7822|div_cnt [4] & (!\ads7822|Equal2~0_combout  & \ads7822|div_cnt [5]))) # (!\ads7822|AD_Work~regout )

	.clk(gnd),
	.dataa(\ads7822|div_cnt [4]),
	.datab(\ads7822|Equal2~0_combout ),
	.datac(\ads7822|div_cnt [5]),
	.datad(\ads7822|AD_Work~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ads7822|always2~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ads7822|always2~0 .lut_mask = "10ff";
defparam \ads7822|always2~0 .operation_mode = "normal";
defparam \ads7822|always2~0 .output_mode = "comb_only";
defparam \ads7822|always2~0 .register_cascade_mode = "off";
defparam \ads7822|always2~0 .sum_lutc_input = "datac";
defparam \ads7822|always2~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y8_N8
maxii_lcell \ads7822|Equal2~1 (
// Equation(s):
// \ads7822|Equal2~1_combout  = (\ads7822|div_cnt [4]) # (((\ads7822|Equal2~0_combout ) # (!\ads7822|div_cnt [5])))

	.clk(gnd),
	.dataa(\ads7822|div_cnt [4]),
	.datab(vcc),
	.datac(\ads7822|div_cnt [5]),
	.datad(\ads7822|Equal2~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ads7822|Equal2~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ads7822|Equal2~1 .lut_mask = "ffaf";
defparam \ads7822|Equal2~1 .operation_mode = "normal";
defparam \ads7822|Equal2~1 .output_mode = "comb_only";
defparam \ads7822|Equal2~1 .register_cascade_mode = "off";
defparam \ads7822|Equal2~1 .sum_lutc_input = "datac";
defparam \ads7822|Equal2~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y8_N1
maxii_lcell \ads7822|Add1~10 (
// Equation(s):
// \ads7822|Add1~10_combout  = ((!\ads7822|numer_cnt [0]))
// \ads7822|Add1~12  = CARRY(((\ads7822|numer_cnt [0])))
// \ads7822|Add1~12COUT1_36  = CARRY(((\ads7822|numer_cnt [0])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\ads7822|numer_cnt [0]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ads7822|Add1~10_combout ),
	.regout(),
	.cout(),
	.cout0(\ads7822|Add1~12 ),
	.cout1(\ads7822|Add1~12COUT1_36 ));
// synopsys translate_off
defparam \ads7822|Add1~10 .lut_mask = "33cc";
defparam \ads7822|Add1~10 .operation_mode = "arithmetic";
defparam \ads7822|Add1~10 .output_mode = "comb_only";
defparam \ads7822|Add1~10 .register_cascade_mode = "off";
defparam \ads7822|Add1~10 .sum_lutc_input = "datac";
defparam \ads7822|Add1~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y8_N8
maxii_lcell \ads7822|numer_cnt[0] (
// Equation(s):
// \ads7822|numer_cnt [0] = DFFEAS((\ads7822|numer_cnt[1]~0_combout  & ((\ads7822|Equal2~1_combout  & (\ads7822|numer_cnt [0])) # (!\ads7822|Equal2~1_combout  & ((\ads7822|Add1~10_combout ))))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\ads7822|numer_cnt [0]),
	.datab(\ads7822|Equal2~1_combout ),
	.datac(\ads7822|numer_cnt[1]~0_combout ),
	.datad(\ads7822|Add1~10_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ads7822|numer_cnt [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ads7822|numer_cnt[0] .lut_mask = "b080";
defparam \ads7822|numer_cnt[0] .operation_mode = "normal";
defparam \ads7822|numer_cnt[0] .output_mode = "reg_only";
defparam \ads7822|numer_cnt[0] .register_cascade_mode = "off";
defparam \ads7822|numer_cnt[0] .sum_lutc_input = "datac";
defparam \ads7822|numer_cnt[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y8_N2
maxii_lcell \ads7822|Add1~15 (
// Equation(s):
// \ads7822|Add1~15_combout  = (\ads7822|numer_cnt [1] $ ((\ads7822|Add1~12 )))
// \ads7822|Add1~17  = CARRY(((!\ads7822|Add1~12 ) # (!\ads7822|numer_cnt [1])))
// \ads7822|Add1~17COUT1_38  = CARRY(((!\ads7822|Add1~12COUT1_36 ) # (!\ads7822|numer_cnt [1])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\ads7822|numer_cnt [1]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\ads7822|Add1~12 ),
	.cin1(\ads7822|Add1~12COUT1_36 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ads7822|Add1~15_combout ),
	.regout(),
	.cout(),
	.cout0(\ads7822|Add1~17 ),
	.cout1(\ads7822|Add1~17COUT1_38 ));
// synopsys translate_off
defparam \ads7822|Add1~15 .cin0_used = "true";
defparam \ads7822|Add1~15 .cin1_used = "true";
defparam \ads7822|Add1~15 .lut_mask = "3c3f";
defparam \ads7822|Add1~15 .operation_mode = "arithmetic";
defparam \ads7822|Add1~15 .output_mode = "comb_only";
defparam \ads7822|Add1~15 .register_cascade_mode = "off";
defparam \ads7822|Add1~15 .sum_lutc_input = "cin";
defparam \ads7822|Add1~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y8_N9
maxii_lcell \ads7822|numer_cnt[1] (
// Equation(s):
// \ads7822|numer_cnt [1] = DFFEAS((\ads7822|numer_cnt[1]~0_combout  & ((\ads7822|Equal2~1_combout  & ((\ads7822|numer_cnt [1]))) # (!\ads7822|Equal2~1_combout  & (\ads7822|Add1~15_combout )))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\ads7822|Equal2~1_combout ),
	.datab(\ads7822|Add1~15_combout ),
	.datac(\ads7822|numer_cnt[1]~0_combout ),
	.datad(\ads7822|numer_cnt [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ads7822|numer_cnt [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ads7822|numer_cnt[1] .lut_mask = "e040";
defparam \ads7822|numer_cnt[1] .operation_mode = "normal";
defparam \ads7822|numer_cnt[1] .output_mode = "reg_only";
defparam \ads7822|numer_cnt[1] .register_cascade_mode = "off";
defparam \ads7822|numer_cnt[1] .sum_lutc_input = "datac";
defparam \ads7822|numer_cnt[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y8_N3
maxii_lcell \ads7822|Add1~5 (
// Equation(s):
// \ads7822|Add1~5_combout  = \ads7822|numer_cnt [2] $ ((((!\ads7822|Add1~17 ))))
// \ads7822|Add1~7  = CARRY((\ads7822|numer_cnt [2] & ((!\ads7822|Add1~17 ))))
// \ads7822|Add1~7COUT1_40  = CARRY((\ads7822|numer_cnt [2] & ((!\ads7822|Add1~17COUT1_38 ))))

	.clk(gnd),
	.dataa(\ads7822|numer_cnt [2]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\ads7822|Add1~17 ),
	.cin1(\ads7822|Add1~17COUT1_38 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ads7822|Add1~5_combout ),
	.regout(),
	.cout(),
	.cout0(\ads7822|Add1~7 ),
	.cout1(\ads7822|Add1~7COUT1_40 ));
// synopsys translate_off
defparam \ads7822|Add1~5 .cin0_used = "true";
defparam \ads7822|Add1~5 .cin1_used = "true";
defparam \ads7822|Add1~5 .lut_mask = "a50a";
defparam \ads7822|Add1~5 .operation_mode = "arithmetic";
defparam \ads7822|Add1~5 .output_mode = "comb_only";
defparam \ads7822|Add1~5 .register_cascade_mode = "off";
defparam \ads7822|Add1~5 .sum_lutc_input = "cin";
defparam \ads7822|Add1~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y8_N8
maxii_lcell \ads7822|numer_cnt[2] (
// Equation(s):
// \ads7822|numer_cnt [2] = DFFEAS((\ads7822|numer_cnt[1]~0_combout  & ((\ads7822|Equal2~1_combout  & (\ads7822|numer_cnt [2])) # (!\ads7822|Equal2~1_combout  & ((\ads7822|Add1~5_combout ))))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\ads7822|numer_cnt [2]),
	.datab(\ads7822|Add1~5_combout ),
	.datac(\ads7822|Equal2~1_combout ),
	.datad(\ads7822|numer_cnt[1]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ads7822|numer_cnt [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ads7822|numer_cnt[2] .lut_mask = "ac00";
defparam \ads7822|numer_cnt[2] .operation_mode = "normal";
defparam \ads7822|numer_cnt[2] .output_mode = "reg_only";
defparam \ads7822|numer_cnt[2] .register_cascade_mode = "off";
defparam \ads7822|numer_cnt[2] .sum_lutc_input = "datac";
defparam \ads7822|numer_cnt[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y8_N4
maxii_lcell \ads7822|Add1~0 (
// Equation(s):
// \ads7822|Add1~0_combout  = (\ads7822|numer_cnt [3] $ ((\ads7822|Add1~7 )))
// \ads7822|Add1~2  = CARRY(((!\ads7822|Add1~7COUT1_40 ) # (!\ads7822|numer_cnt [3])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\ads7822|numer_cnt [3]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\ads7822|Add1~7 ),
	.cin1(\ads7822|Add1~7COUT1_40 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ads7822|Add1~0_combout ),
	.regout(),
	.cout(\ads7822|Add1~2 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ads7822|Add1~0 .cin0_used = "true";
defparam \ads7822|Add1~0 .cin1_used = "true";
defparam \ads7822|Add1~0 .lut_mask = "3c3f";
defparam \ads7822|Add1~0 .operation_mode = "arithmetic";
defparam \ads7822|Add1~0 .output_mode = "comb_only";
defparam \ads7822|Add1~0 .register_cascade_mode = "off";
defparam \ads7822|Add1~0 .sum_lutc_input = "cin";
defparam \ads7822|Add1~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y8_N9
maxii_lcell \ads7822|numer_cnt[3] (
// Equation(s):
// \ads7822|numer_cnt [3] = DFFEAS((\ads7822|numer_cnt[1]~0_combout  & ((\ads7822|Equal2~1_combout  & (\ads7822|numer_cnt [3])) # (!\ads7822|Equal2~1_combout  & ((\ads7822|Add1~0_combout ))))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\ads7822|Equal2~1_combout ),
	.datab(\ads7822|numer_cnt [3]),
	.datac(\ads7822|Add1~0_combout ),
	.datad(\ads7822|numer_cnt[1]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ads7822|numer_cnt [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ads7822|numer_cnt[3] .lut_mask = "d800";
defparam \ads7822|numer_cnt[3] .operation_mode = "normal";
defparam \ads7822|numer_cnt[3] .output_mode = "reg_only";
defparam \ads7822|numer_cnt[3] .register_cascade_mode = "off";
defparam \ads7822|numer_cnt[3] .sum_lutc_input = "datac";
defparam \ads7822|numer_cnt[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y8_N5
maxii_lcell \ads7822|Add1~25 (
// Equation(s):
// \ads7822|Add1~25_combout  = (\ads7822|numer_cnt [4] $ ((!\ads7822|Add1~2 )))
// \ads7822|Add1~27  = CARRY(((\ads7822|numer_cnt [4] & !\ads7822|Add1~2 )))
// \ads7822|Add1~27COUT1_42  = CARRY(((\ads7822|numer_cnt [4] & !\ads7822|Add1~2 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\ads7822|numer_cnt [4]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\ads7822|Add1~2 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ads7822|Add1~25_combout ),
	.regout(),
	.cout(),
	.cout0(\ads7822|Add1~27 ),
	.cout1(\ads7822|Add1~27COUT1_42 ));
// synopsys translate_off
defparam \ads7822|Add1~25 .cin_used = "true";
defparam \ads7822|Add1~25 .lut_mask = "c30c";
defparam \ads7822|Add1~25 .operation_mode = "arithmetic";
defparam \ads7822|Add1~25 .output_mode = "comb_only";
defparam \ads7822|Add1~25 .register_cascade_mode = "off";
defparam \ads7822|Add1~25 .sum_lutc_input = "cin";
defparam \ads7822|Add1~25 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y8_N7
maxii_lcell \ads7822|numer_cnt[4] (
// Equation(s):
// \ads7822|numer_cnt [4] = DFFEAS((\ads7822|numer_cnt[1]~0_combout  & ((\ads7822|Equal2~1_combout  & (\ads7822|numer_cnt [4])) # (!\ads7822|Equal2~1_combout  & ((\ads7822|Add1~25_combout ))))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\ads7822|Equal2~1_combout ),
	.datab(\ads7822|numer_cnt [4]),
	.datac(\ads7822|Add1~25_combout ),
	.datad(\ads7822|numer_cnt[1]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ads7822|numer_cnt [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ads7822|numer_cnt[4] .lut_mask = "d800";
defparam \ads7822|numer_cnt[4] .operation_mode = "normal";
defparam \ads7822|numer_cnt[4] .output_mode = "reg_only";
defparam \ads7822|numer_cnt[4] .register_cascade_mode = "off";
defparam \ads7822|numer_cnt[4] .sum_lutc_input = "datac";
defparam \ads7822|numer_cnt[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y8_N6
maxii_lcell \ads7822|Add1~20 (
// Equation(s):
// \ads7822|Add1~20_combout  = (((!\ads7822|Add1~2  & \ads7822|Add1~27 ) # (\ads7822|Add1~2  & \ads7822|Add1~27COUT1_42 ) $ (\ads7822|numer_cnt [5])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ads7822|numer_cnt [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\ads7822|Add1~2 ),
	.cin0(\ads7822|Add1~27 ),
	.cin1(\ads7822|Add1~27COUT1_42 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ads7822|Add1~20_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ads7822|Add1~20 .cin0_used = "true";
defparam \ads7822|Add1~20 .cin1_used = "true";
defparam \ads7822|Add1~20 .cin_used = "true";
defparam \ads7822|Add1~20 .lut_mask = "0ff0";
defparam \ads7822|Add1~20 .operation_mode = "normal";
defparam \ads7822|Add1~20 .output_mode = "comb_only";
defparam \ads7822|Add1~20 .register_cascade_mode = "off";
defparam \ads7822|Add1~20 .sum_lutc_input = "cin";
defparam \ads7822|Add1~20 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y8_N1
maxii_lcell \ads7822|numer_cnt[5] (
// Equation(s):
// \ads7822|numer_cnt [5] = DFFEAS((\ads7822|numer_cnt[1]~0_combout  & ((\ads7822|Equal2~1_combout  & (\ads7822|numer_cnt [5])) # (!\ads7822|Equal2~1_combout  & ((\ads7822|Add1~20_combout ))))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\ads7822|numer_cnt[1]~0_combout ),
	.datab(\ads7822|numer_cnt [5]),
	.datac(\ads7822|Add1~20_combout ),
	.datad(\ads7822|Equal2~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ads7822|numer_cnt [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ads7822|numer_cnt[5] .lut_mask = "88a0";
defparam \ads7822|numer_cnt[5] .operation_mode = "normal";
defparam \ads7822|numer_cnt[5] .output_mode = "reg_only";
defparam \ads7822|numer_cnt[5] .register_cascade_mode = "off";
defparam \ads7822|numer_cnt[5] .sum_lutc_input = "datac";
defparam \ads7822|numer_cnt[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y8_N0
maxii_lcell \ads7822|always7~0 (
// Equation(s):
// \ads7822|always7~0_combout  = ((!\ads7822|numer_cnt [3] & ((!\ads7822|numer_cnt [2]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\ads7822|numer_cnt [3]),
	.datac(vcc),
	.datad(\ads7822|numer_cnt [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ads7822|always7~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ads7822|always7~0 .lut_mask = "0033";
defparam \ads7822|always7~0 .operation_mode = "normal";
defparam \ads7822|always7~0 .output_mode = "comb_only";
defparam \ads7822|always7~0 .register_cascade_mode = "off";
defparam \ads7822|always7~0 .sum_lutc_input = "datac";
defparam \ads7822|always7~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y8_N6
maxii_lcell \ads7822|Equal1~0 (
// Equation(s):
// \ads7822|Equal1~0_combout  = (\ads7822|numer_cnt [0] & (!\ads7822|numer_cnt [5] & (!\ads7822|numer_cnt [1] & \ads7822|always7~0_combout )))

	.clk(gnd),
	.dataa(\ads7822|numer_cnt [0]),
	.datab(\ads7822|numer_cnt [5]),
	.datac(\ads7822|numer_cnt [1]),
	.datad(\ads7822|always7~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ads7822|Equal1~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ads7822|Equal1~0 .lut_mask = "0200";
defparam \ads7822|Equal1~0 .operation_mode = "normal";
defparam \ads7822|Equal1~0 .output_mode = "comb_only";
defparam \ads7822|Equal1~0 .register_cascade_mode = "off";
defparam \ads7822|Equal1~0 .sum_lutc_input = "datac";
defparam \ads7822|Equal1~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y7_N3
maxii_lcell \ads7822|numer_cnt[1]~0 (
// Equation(s):
// \ads7822|numer_cnt[1]~0_combout  = ((\ads7822|AD_Work~regout  & ((!\ads7822|Equal1~0_combout ) # (!\ads7822|numer_cnt [4]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\ads7822|AD_Work~regout ),
	.datac(\ads7822|numer_cnt [4]),
	.datad(\ads7822|Equal1~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ads7822|numer_cnt[1]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ads7822|numer_cnt[1]~0 .lut_mask = "0ccc";
defparam \ads7822|numer_cnt[1]~0 .operation_mode = "normal";
defparam \ads7822|numer_cnt[1]~0 .output_mode = "comb_only";
defparam \ads7822|numer_cnt[1]~0 .register_cascade_mode = "off";
defparam \ads7822|numer_cnt[1]~0 .sum_lutc_input = "datac";
defparam \ads7822|numer_cnt[1]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y7_N1
maxii_lcell \ads7822|AD_Work (
// Equation(s):
// \ads7822|AD_Work~regout  = DFFEAS(((\ads7822|numer_cnt[1]~0_combout ) # ((!\ads7822|ad_trig_syn1~regout  & \ads7822|ad_trig_syn~regout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\ads7822|ad_trig_syn1~regout ),
	.datac(\ads7822|ad_trig_syn~regout ),
	.datad(\ads7822|numer_cnt[1]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ads7822|AD_Work~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ads7822|AD_Work .lut_mask = "ff30";
defparam \ads7822|AD_Work .operation_mode = "normal";
defparam \ads7822|AD_Work .output_mode = "reg_only";
defparam \ads7822|AD_Work .register_cascade_mode = "off";
defparam \ads7822|AD_Work .sum_lutc_input = "datac";
defparam \ads7822|AD_Work .synch_mode = "off";
// synopsys translate_on

// Location: PIN_91,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \ADout~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\ADout~combout ),
	.padio(ADout));
// synopsys translate_off
defparam \ADout~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X16_Y9_N2
maxii_lcell \ads7822|ad_dout_syn (
// Equation(s):
// \ads7822|ad_dout_syn~regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , , \ADout~combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\ADout~combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ads7822|ad_dout_syn~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ads7822|ad_dout_syn .lut_mask = "0000";
defparam \ads7822|ad_dout_syn .operation_mode = "normal";
defparam \ads7822|ad_dout_syn .output_mode = "reg_only";
defparam \ads7822|ad_dout_syn .register_cascade_mode = "off";
defparam \ads7822|ad_dout_syn .sum_lutc_input = "datac";
defparam \ads7822|ad_dout_syn .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y8_N2
maxii_lcell \ads7822|always7~1 (
// Equation(s):
// \ads7822|always7~1_combout  = ((!\ads7822|numer_cnt [5] & ((!\ads7822|numer_cnt [4]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\ads7822|numer_cnt [5]),
	.datac(vcc),
	.datad(\ads7822|numer_cnt [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ads7822|always7~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ads7822|always7~1 .lut_mask = "0033";
defparam \ads7822|always7~1 .operation_mode = "normal";
defparam \ads7822|always7~1 .output_mode = "comb_only";
defparam \ads7822|always7~1 .register_cascade_mode = "off";
defparam \ads7822|always7~1 .sum_lutc_input = "datac";
defparam \ads7822|always7~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y8_N4
maxii_lcell \ads7822|always7~2 (
// Equation(s):
// \ads7822|always7~2_combout  = (\ads7822|always7~0_combout ) # (((\ads7822|div_cnt [0]) # (!\ads7822|div_cnt [2])) # (!\ads7822|always7~1_combout ))

	.clk(gnd),
	.dataa(\ads7822|always7~0_combout ),
	.datab(\ads7822|always7~1_combout ),
	.datac(\ads7822|div_cnt [2]),
	.datad(\ads7822|div_cnt [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ads7822|always7~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ads7822|always7~2 .lut_mask = "ffbf";
defparam \ads7822|always7~2 .operation_mode = "normal";
defparam \ads7822|always7~2 .output_mode = "comb_only";
defparam \ads7822|always7~2 .register_cascade_mode = "off";
defparam \ads7822|always7~2 .sum_lutc_input = "datac";
defparam \ads7822|always7~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y8_N7
maxii_lcell \ads7822|always6~0 (
// Equation(s):
// \ads7822|always6~0_combout  = (\ads7822|div_cnt [4] & (!\ads7822|div_cnt [3] & (!\ads7822|div_cnt [5] & \ads7822|div_cnt [1])))

	.clk(gnd),
	.dataa(\ads7822|div_cnt [4]),
	.datab(\ads7822|div_cnt [3]),
	.datac(\ads7822|div_cnt [5]),
	.datad(\ads7822|div_cnt [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ads7822|always6~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ads7822|always6~0 .lut_mask = "0200";
defparam \ads7822|always6~0 .operation_mode = "normal";
defparam \ads7822|always6~0 .output_mode = "comb_only";
defparam \ads7822|always6~0 .register_cascade_mode = "off";
defparam \ads7822|always6~0 .sum_lutc_input = "datac";
defparam \ads7822|always6~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y8_N5
maxii_lcell \ads7822|ad_syn[0]~1 (
// Equation(s):
// \ads7822|ad_syn[0]~1_combout  = (((!\ads7822|always7~2_combout  & \ads7822|always6~0_combout )) # (!\ads7822|AD_Work~regout ))

	.clk(gnd),
	.dataa(\ads7822|always7~2_combout ),
	.datab(vcc),
	.datac(\ads7822|AD_Work~regout ),
	.datad(\ads7822|always6~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ads7822|ad_syn[0]~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ads7822|ad_syn[0]~1 .lut_mask = "5f0f";
defparam \ads7822|ad_syn[0]~1 .operation_mode = "normal";
defparam \ads7822|ad_syn[0]~1 .output_mode = "comb_only";
defparam \ads7822|ad_syn[0]~1 .register_cascade_mode = "off";
defparam \ads7822|ad_syn[0]~1 .sum_lutc_input = "datac";
defparam \ads7822|ad_syn[0]~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y9_N4
maxii_lcell \ads7822|ad_syn[0] (
// Equation(s):
// \ads7822|ad_syn [0] = DFFEAS((((\ads7822|AD_Work~regout  & \ads7822|ad_dout_syn~regout ))), GLOBAL(\clk~combout ), VCC, , \ads7822|ad_syn[0]~1_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\ads7822|AD_Work~regout ),
	.datad(\ads7822|ad_dout_syn~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ads7822|ad_syn[0]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ads7822|ad_syn [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ads7822|ad_syn[0] .lut_mask = "f000";
defparam \ads7822|ad_syn[0] .operation_mode = "normal";
defparam \ads7822|ad_syn[0] .output_mode = "reg_only";
defparam \ads7822|ad_syn[0] .register_cascade_mode = "off";
defparam \ads7822|ad_syn[0] .sum_lutc_input = "datac";
defparam \ads7822|ad_syn[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y9_N9
maxii_lcell \ads7822|ad_syn[1] (
// Equation(s):
// \ads7822|ad_syn [1] = DFFEAS((\ads7822|ad_syn [0] & (((\ads7822|AD_Work~regout )))), GLOBAL(\clk~combout ), VCC, , \ads7822|ad_syn[0]~1_combout , , , , )

	.clk(\clk~combout ),
	.dataa(\ads7822|ad_syn [0]),
	.datab(vcc),
	.datac(\ads7822|AD_Work~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ads7822|ad_syn[0]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ads7822|ad_syn [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ads7822|ad_syn[1] .lut_mask = "a0a0";
defparam \ads7822|ad_syn[1] .operation_mode = "normal";
defparam \ads7822|ad_syn[1] .output_mode = "reg_only";
defparam \ads7822|ad_syn[1] .register_cascade_mode = "off";
defparam \ads7822|ad_syn[1] .sum_lutc_input = "datac";
defparam \ads7822|ad_syn[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y9_N3
maxii_lcell \ads7822|ad_syn[2] (
// Equation(s):
// \ads7822|ad_syn [2] = DFFEAS((((\ads7822|AD_Work~regout  & \ads7822|ad_syn [1]))), GLOBAL(\clk~combout ), VCC, , \ads7822|ad_syn[0]~1_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\ads7822|AD_Work~regout ),
	.datad(\ads7822|ad_syn [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ads7822|ad_syn[0]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ads7822|ad_syn [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ads7822|ad_syn[2] .lut_mask = "f000";
defparam \ads7822|ad_syn[2] .operation_mode = "normal";
defparam \ads7822|ad_syn[2] .output_mode = "reg_only";
defparam \ads7822|ad_syn[2] .register_cascade_mode = "off";
defparam \ads7822|ad_syn[2] .sum_lutc_input = "datac";
defparam \ads7822|ad_syn[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y9_N0
maxii_lcell \ads7822|ad_syn[3] (
// Equation(s):
// \ads7822|ad_syn [3] = DFFEAS((((\ads7822|AD_Work~regout  & \ads7822|ad_syn [2]))), GLOBAL(\clk~combout ), VCC, , \ads7822|ad_syn[0]~1_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\ads7822|AD_Work~regout ),
	.datad(\ads7822|ad_syn [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ads7822|ad_syn[0]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ads7822|ad_syn [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ads7822|ad_syn[3] .lut_mask = "f000";
defparam \ads7822|ad_syn[3] .operation_mode = "normal";
defparam \ads7822|ad_syn[3] .output_mode = "reg_only";
defparam \ads7822|ad_syn[3] .register_cascade_mode = "off";
defparam \ads7822|ad_syn[3] .sum_lutc_input = "datac";
defparam \ads7822|ad_syn[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y9_N2
maxii_lcell \ads7822|ad_syn[4] (
// Equation(s):
// \ads7822|ad_syn [4] = DFFEAS(((\ads7822|ad_syn [3] & (\ads7822|AD_Work~regout ))), GLOBAL(\clk~combout ), VCC, , \ads7822|ad_syn[0]~1_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\ads7822|ad_syn [3]),
	.datac(\ads7822|AD_Work~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ads7822|ad_syn[0]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ads7822|ad_syn [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ads7822|ad_syn[4] .lut_mask = "c0c0";
defparam \ads7822|ad_syn[4] .operation_mode = "normal";
defparam \ads7822|ad_syn[4] .output_mode = "reg_only";
defparam \ads7822|ad_syn[4] .register_cascade_mode = "off";
defparam \ads7822|ad_syn[4] .sum_lutc_input = "datac";
defparam \ads7822|ad_syn[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y9_N5
maxii_lcell \ads7822|ad_syn[5] (
// Equation(s):
// \ads7822|ad_syn [5] = DFFEAS((((\ads7822|AD_Work~regout  & \ads7822|ad_syn [4]))), GLOBAL(\clk~combout ), VCC, , \ads7822|ad_syn[0]~1_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\ads7822|AD_Work~regout ),
	.datad(\ads7822|ad_syn [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ads7822|ad_syn[0]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ads7822|ad_syn [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ads7822|ad_syn[5] .lut_mask = "f000";
defparam \ads7822|ad_syn[5] .operation_mode = "normal";
defparam \ads7822|ad_syn[5] .output_mode = "reg_only";
defparam \ads7822|ad_syn[5] .register_cascade_mode = "off";
defparam \ads7822|ad_syn[5] .sum_lutc_input = "datac";
defparam \ads7822|ad_syn[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y9_N7
maxii_lcell \ads7822|ad_syn[6] (
// Equation(s):
// \ads7822|ad_syn [6] = DFFEAS((\ads7822|ad_syn [5] & (((\ads7822|AD_Work~regout )))), GLOBAL(\clk~combout ), VCC, , \ads7822|ad_syn[0]~1_combout , , , , )

	.clk(\clk~combout ),
	.dataa(\ads7822|ad_syn [5]),
	.datab(vcc),
	.datac(\ads7822|AD_Work~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ads7822|ad_syn[0]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ads7822|ad_syn [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ads7822|ad_syn[6] .lut_mask = "a0a0";
defparam \ads7822|ad_syn[6] .operation_mode = "normal";
defparam \ads7822|ad_syn[6] .output_mode = "reg_only";
defparam \ads7822|ad_syn[6] .register_cascade_mode = "off";
defparam \ads7822|ad_syn[6] .sum_lutc_input = "datac";
defparam \ads7822|ad_syn[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y7_N5
maxii_lcell \ads7822|Equal5~0 (
// Equation(s):
// \ads7822|Equal5~0_combout  = (((\ads7822|numer_cnt [4] & \ads7822|Equal1~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\ads7822|numer_cnt [4]),
	.datad(\ads7822|Equal1~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ads7822|Equal5~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ads7822|Equal5~0 .lut_mask = "f000";
defparam \ads7822|Equal5~0 .operation_mode = "normal";
defparam \ads7822|Equal5~0 .output_mode = "comb_only";
defparam \ads7822|Equal5~0 .register_cascade_mode = "off";
defparam \ads7822|Equal5~0 .sum_lutc_input = "datac";
defparam \ads7822|Equal5~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y9_N6
maxii_lcell \ads7822|sample_data[6] (
// Equation(s):
// \ads7822|sample_data [6] = DFFEAS((((\ads7822|ad_syn [6]))), GLOBAL(\clk~combout ), VCC, , \ads7822|Equal5~0_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ads7822|ad_syn [6]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ads7822|Equal5~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ads7822|sample_data [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ads7822|sample_data[6] .lut_mask = "ff00";
defparam \ads7822|sample_data[6] .operation_mode = "normal";
defparam \ads7822|sample_data[6] .output_mode = "reg_only";
defparam \ads7822|sample_data[6] .register_cascade_mode = "off";
defparam \ads7822|sample_data[6] .sum_lutc_input = "datac";
defparam \ads7822|sample_data[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y9_N3
maxii_lcell \ads7822|ad_syn[7] (
// Equation(s):
// \ads7822|ad_syn [7] = DFFEAS((((\ads7822|AD_Work~regout  & \ads7822|ad_syn [6]))), GLOBAL(\clk~combout ), VCC, , \ads7822|ad_syn[0]~1_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\ads7822|AD_Work~regout ),
	.datad(\ads7822|ad_syn [6]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ads7822|ad_syn[0]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ads7822|ad_syn [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ads7822|ad_syn[7] .lut_mask = "f000";
defparam \ads7822|ad_syn[7] .operation_mode = "normal";
defparam \ads7822|ad_syn[7] .output_mode = "reg_only";
defparam \ads7822|ad_syn[7] .register_cascade_mode = "off";
defparam \ads7822|ad_syn[7] .sum_lutc_input = "datac";
defparam \ads7822|ad_syn[7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y9_N5
maxii_lcell \ads7822|ad_syn[8] (
// Equation(s):
// \ads7822|ad_syn [8] = DFFEAS((((\ads7822|AD_Work~regout  & \ads7822|ad_syn [7]))), GLOBAL(\clk~combout ), VCC, , \ads7822|ad_syn[0]~1_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\ads7822|AD_Work~regout ),
	.datad(\ads7822|ad_syn [7]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ads7822|ad_syn[0]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ads7822|ad_syn [8]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ads7822|ad_syn[8] .lut_mask = "f000";
defparam \ads7822|ad_syn[8] .operation_mode = "normal";
defparam \ads7822|ad_syn[8] .output_mode = "reg_only";
defparam \ads7822|ad_syn[8] .register_cascade_mode = "off";
defparam \ads7822|ad_syn[8] .sum_lutc_input = "datac";
defparam \ads7822|ad_syn[8] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y9_N1
maxii_lcell \ads7822|ad_syn[9] (
// Equation(s):
// \ads7822|ad_syn [9] = DFFEAS((\ads7822|ad_syn [8] & (((\ads7822|AD_Work~regout )))), GLOBAL(\clk~combout ), VCC, , \ads7822|ad_syn[0]~1_combout , , , , )

	.clk(\clk~combout ),
	.dataa(\ads7822|ad_syn [8]),
	.datab(vcc),
	.datac(\ads7822|AD_Work~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ads7822|ad_syn[0]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ads7822|ad_syn [9]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ads7822|ad_syn[9] .lut_mask = "a0a0";
defparam \ads7822|ad_syn[9] .operation_mode = "normal";
defparam \ads7822|ad_syn[9] .output_mode = "reg_only";
defparam \ads7822|ad_syn[9] .register_cascade_mode = "off";
defparam \ads7822|ad_syn[9] .sum_lutc_input = "datac";
defparam \ads7822|ad_syn[9] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y9_N8
maxii_lcell \ads7822|ad_syn[10] (
// Equation(s):
// \ads7822|ad_syn [10] = DFFEAS((((\ads7822|AD_Work~regout  & \ads7822|ad_syn [9]))), GLOBAL(\clk~combout ), VCC, , \ads7822|ad_syn[0]~1_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\ads7822|AD_Work~regout ),
	.datad(\ads7822|ad_syn [9]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ads7822|ad_syn[0]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ads7822|ad_syn [10]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ads7822|ad_syn[10] .lut_mask = "f000";
defparam \ads7822|ad_syn[10] .operation_mode = "normal";
defparam \ads7822|ad_syn[10] .output_mode = "reg_only";
defparam \ads7822|ad_syn[10] .register_cascade_mode = "off";
defparam \ads7822|ad_syn[10] .sum_lutc_input = "datac";
defparam \ads7822|ad_syn[10] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y9_N4
maxii_lcell \ads7822|sample_data[10] (
// Equation(s):
// \ads7822|sample_data [10] = DFFEAS((((\ads7822|ad_syn [10]))), GLOBAL(\clk~combout ), VCC, , \ads7822|Equal5~0_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ads7822|ad_syn [10]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ads7822|Equal5~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ads7822|sample_data [10]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ads7822|sample_data[10] .lut_mask = "ff00";
defparam \ads7822|sample_data[10] .operation_mode = "normal";
defparam \ads7822|sample_data[10] .output_mode = "reg_only";
defparam \ads7822|sample_data[10] .register_cascade_mode = "off";
defparam \ads7822|sample_data[10] .sum_lutc_input = "datac";
defparam \ads7822|sample_data[10] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y6_N4
maxii_lcell \ads7822|data_valid (
// Equation(s):
// \ads7822|data_valid~regout  = DFFEAS((!\ads7822|data_valid~regout  & (((\ads7822|numer_cnt [4] & \ads7822|Equal1~0_combout )))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\ads7822|data_valid~regout ),
	.datab(vcc),
	.datac(\ads7822|numer_cnt [4]),
	.datad(\ads7822|Equal1~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ads7822|data_valid~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ads7822|data_valid .lut_mask = "5000";
defparam \ads7822|data_valid .operation_mode = "normal";
defparam \ads7822|data_valid .output_mode = "reg_only";
defparam \ads7822|data_valid .register_cascade_mode = "off";
defparam \ads7822|data_valid .sum_lutc_input = "datac";
defparam \ads7822|data_valid .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y9_N2
maxii_lcell \volt_calc|real_volt[10] (
// Equation(s):
// \volt_calc|real_volt [10] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \ads7822|data_valid~regout , \ads7822|sample_data [10], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\ads7822|sample_data [10]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ads7822|data_valid~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\volt_calc|real_volt [10]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \volt_calc|real_volt[10] .lut_mask = "0000";
defparam \volt_calc|real_volt[10] .operation_mode = "normal";
defparam \volt_calc|real_volt[10] .output_mode = "reg_only";
defparam \volt_calc|real_volt[10] .register_cascade_mode = "off";
defparam \volt_calc|real_volt[10] .sum_lutc_input = "datac";
defparam \volt_calc|real_volt[10] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y9_N0
maxii_lcell \ads7822|sample_data[9] (
// Equation(s):
// \ads7822|sample_data [9] = DFFEAS((((\ads7822|ad_syn [9]))), GLOBAL(\clk~combout ), VCC, , \ads7822|Equal5~0_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ads7822|ad_syn [9]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ads7822|Equal5~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ads7822|sample_data [9]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ads7822|sample_data[9] .lut_mask = "ff00";
defparam \ads7822|sample_data[9] .operation_mode = "normal";
defparam \ads7822|sample_data[9] .output_mode = "reg_only";
defparam \ads7822|sample_data[9] .register_cascade_mode = "off";
defparam \ads7822|sample_data[9] .sum_lutc_input = "datac";
defparam \ads7822|sample_data[9] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y9_N0
maxii_lcell \volt_calc|real_volt[9] (
// Equation(s):
// \volt_calc|real_volt [9] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \ads7822|data_valid~regout , \ads7822|sample_data [9], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\ads7822|sample_data [9]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ads7822|data_valid~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\volt_calc|real_volt [9]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \volt_calc|real_volt[9] .lut_mask = "0000";
defparam \volt_calc|real_volt[9] .operation_mode = "normal";
defparam \volt_calc|real_volt[9] .output_mode = "reg_only";
defparam \volt_calc|real_volt[9] .register_cascade_mode = "off";
defparam \volt_calc|real_volt[9] .sum_lutc_input = "datac";
defparam \volt_calc|real_volt[9] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y9_N7
maxii_lcell \ads7822|ad_syn[11] (
// Equation(s):
// \ads7822|ad_syn [11] = DFFEAS((((\ads7822|AD_Work~regout  & \ads7822|ad_syn [10]))), GLOBAL(\clk~combout ), VCC, , \ads7822|ad_syn[0]~1_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\ads7822|AD_Work~regout ),
	.datad(\ads7822|ad_syn [10]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ads7822|ad_syn[0]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ads7822|ad_syn [11]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ads7822|ad_syn[11] .lut_mask = "f000";
defparam \ads7822|ad_syn[11] .operation_mode = "normal";
defparam \ads7822|ad_syn[11] .output_mode = "reg_only";
defparam \ads7822|ad_syn[11] .register_cascade_mode = "off";
defparam \ads7822|ad_syn[11] .sum_lutc_input = "datac";
defparam \ads7822|ad_syn[11] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y9_N9
maxii_lcell \ads7822|sample_data[11] (
// Equation(s):
// \ads7822|sample_data [11] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \ads7822|Equal5~0_combout , \ads7822|ad_syn [11], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\ads7822|ad_syn [11]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ads7822|Equal5~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ads7822|sample_data [11]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ads7822|sample_data[11] .lut_mask = "0000";
defparam \ads7822|sample_data[11] .operation_mode = "normal";
defparam \ads7822|sample_data[11] .output_mode = "reg_only";
defparam \ads7822|sample_data[11] .register_cascade_mode = "off";
defparam \ads7822|sample_data[11] .sum_lutc_input = "datac";
defparam \ads7822|sample_data[11] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y9_N4
maxii_lcell \volt_calc|real_volt[11] (
// Equation(s):
// \volt_calc|LessThan1~0  = (\volt_calc|real_volt [10]) # ((\volt_calc|real_volt [9]) # ((K1_real_volt[11]) # (\volt_calc|real_volt [8])))
// \volt_calc|real_volt [11] = DFFEAS(\volt_calc|LessThan1~0 , GLOBAL(\clk~combout ), VCC, , \ads7822|data_valid~regout , \ads7822|sample_data [11], , , VCC)

	.clk(\clk~combout ),
	.dataa(\volt_calc|real_volt [10]),
	.datab(\volt_calc|real_volt [9]),
	.datac(\ads7822|sample_data [11]),
	.datad(\volt_calc|real_volt [8]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ads7822|data_valid~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\volt_calc|LessThan1~0 ),
	.regout(\volt_calc|real_volt [11]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \volt_calc|real_volt[11] .lut_mask = "fffe";
defparam \volt_calc|real_volt[11] .operation_mode = "normal";
defparam \volt_calc|real_volt[11] .output_mode = "reg_and_comb";
defparam \volt_calc|real_volt[11] .register_cascade_mode = "off";
defparam \volt_calc|real_volt[11] .sum_lutc_input = "qfbk";
defparam \volt_calc|real_volt[11] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y9_N2
maxii_lcell \ads7822|sample_data[8] (
// Equation(s):
// \ads7822|sample_data [8] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \ads7822|Equal5~0_combout , \ads7822|ad_syn [8], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\ads7822|ad_syn [8]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ads7822|Equal5~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ads7822|sample_data [8]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ads7822|sample_data[8] .lut_mask = "0000";
defparam \ads7822|sample_data[8] .operation_mode = "normal";
defparam \ads7822|sample_data[8] .output_mode = "reg_only";
defparam \ads7822|sample_data[8] .register_cascade_mode = "off";
defparam \ads7822|sample_data[8] .sum_lutc_input = "datac";
defparam \ads7822|sample_data[8] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y9_N1
maxii_lcell \volt_calc|real_volt[8] (
// Equation(s):
// \volt_calc|LessThan0~0  = (\volt_calc|real_volt [11] & (\volt_calc|real_volt [9] & (K1_real_volt[8] & \volt_calc|real_volt [10])))
// \volt_calc|real_volt [8] = DFFEAS(\volt_calc|LessThan0~0 , GLOBAL(\clk~combout ), VCC, , \ads7822|data_valid~regout , \ads7822|sample_data [8], , , VCC)

	.clk(\clk~combout ),
	.dataa(\volt_calc|real_volt [11]),
	.datab(\volt_calc|real_volt [9]),
	.datac(\ads7822|sample_data [8]),
	.datad(\volt_calc|real_volt [10]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ads7822|data_valid~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\volt_calc|LessThan0~0 ),
	.regout(\volt_calc|real_volt [8]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \volt_calc|real_volt[8] .lut_mask = "8000";
defparam \volt_calc|real_volt[8] .operation_mode = "normal";
defparam \volt_calc|real_volt[8] .output_mode = "reg_and_comb";
defparam \volt_calc|real_volt[8] .register_cascade_mode = "off";
defparam \volt_calc|real_volt[8] .sum_lutc_input = "qfbk";
defparam \volt_calc|real_volt[8] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y9_N3
maxii_lcell \volt_calc|real_volt[6] (
// Equation(s):
// \volt_calc|LessThan1~1  = (\volt_calc|real_volt [7]) # (((K1_real_volt[6]) # (\volt_calc|LessThan1~0 )))
// \volt_calc|real_volt [6] = DFFEAS(\volt_calc|LessThan1~1 , GLOBAL(\clk~combout ), VCC, , \ads7822|data_valid~regout , \ads7822|sample_data [6], , , VCC)

	.clk(\clk~combout ),
	.dataa(\volt_calc|real_volt [7]),
	.datab(vcc),
	.datac(\ads7822|sample_data [6]),
	.datad(\volt_calc|LessThan1~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ads7822|data_valid~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\volt_calc|LessThan1~1 ),
	.regout(\volt_calc|real_volt [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \volt_calc|real_volt[6] .lut_mask = "fffa";
defparam \volt_calc|real_volt[6] .operation_mode = "normal";
defparam \volt_calc|real_volt[6] .output_mode = "reg_and_comb";
defparam \volt_calc|real_volt[6] .register_cascade_mode = "off";
defparam \volt_calc|real_volt[6] .sum_lutc_input = "qfbk";
defparam \volt_calc|real_volt[6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y7_N0
maxii_lcell \ads7822|sample_data[7] (
// Equation(s):
// \ads7822|sample_data [7] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \ads7822|Equal5~0_combout , \ads7822|ad_syn [7], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\ads7822|ad_syn [7]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ads7822|Equal5~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ads7822|sample_data [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ads7822|sample_data[7] .lut_mask = "0000";
defparam \ads7822|sample_data[7] .operation_mode = "normal";
defparam \ads7822|sample_data[7] .output_mode = "reg_only";
defparam \ads7822|sample_data[7] .register_cascade_mode = "off";
defparam \ads7822|sample_data[7] .sum_lutc_input = "datac";
defparam \ads7822|sample_data[7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y9_N2
maxii_lcell \volt_calc|real_volt[7] (
// Equation(s):
// \volt_calc|LessThan0~1  = (\volt_calc|real_volt [6] & (((K1_real_volt[7] & \volt_calc|LessThan0~0 ))))
// \volt_calc|real_volt [7] = DFFEAS(\volt_calc|LessThan0~1 , GLOBAL(\clk~combout ), VCC, , \ads7822|data_valid~regout , \ads7822|sample_data [7], , , VCC)

	.clk(\clk~combout ),
	.dataa(\volt_calc|real_volt [6]),
	.datab(vcc),
	.datac(\ads7822|sample_data [7]),
	.datad(\volt_calc|LessThan0~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ads7822|data_valid~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\volt_calc|LessThan0~1 ),
	.regout(\volt_calc|real_volt [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \volt_calc|real_volt[7] .lut_mask = "a000";
defparam \volt_calc|real_volt[7] .operation_mode = "normal";
defparam \volt_calc|real_volt[7] .output_mode = "reg_and_comb";
defparam \volt_calc|real_volt[7] .register_cascade_mode = "off";
defparam \volt_calc|real_volt[7] .sum_lutc_input = "qfbk";
defparam \volt_calc|real_volt[7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y9_N6
maxii_lcell \ads7822|sample_data[2] (
// Equation(s):
// \ads7822|sample_data [2] = DFFEAS((((\ads7822|ad_syn [2]))), GLOBAL(\clk~combout ), VCC, , \ads7822|Equal5~0_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ads7822|ad_syn [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ads7822|Equal5~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ads7822|sample_data [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ads7822|sample_data[2] .lut_mask = "ff00";
defparam \ads7822|sample_data[2] .operation_mode = "normal";
defparam \ads7822|sample_data[2] .output_mode = "reg_only";
defparam \ads7822|sample_data[2] .register_cascade_mode = "off";
defparam \ads7822|sample_data[2] .sum_lutc_input = "datac";
defparam \ads7822|sample_data[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y9_N3
maxii_lcell \volt_calc|real_volt[2] (
// Equation(s):
// \volt_calc|real_volt [2] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \ads7822|data_valid~regout , \ads7822|sample_data [2], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\ads7822|sample_data [2]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ads7822|data_valid~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\volt_calc|real_volt [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \volt_calc|real_volt[2] .lut_mask = "0000";
defparam \volt_calc|real_volt[2] .operation_mode = "normal";
defparam \volt_calc|real_volt[2] .output_mode = "reg_only";
defparam \volt_calc|real_volt[2] .register_cascade_mode = "off";
defparam \volt_calc|real_volt[2] .sum_lutc_input = "datac";
defparam \volt_calc|real_volt[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y9_N6
maxii_lcell \ads7822|sample_data[3] (
// Equation(s):
// \ads7822|sample_data [3] = DFFEAS((((\ads7822|ad_syn [3]))), GLOBAL(\clk~combout ), VCC, , \ads7822|Equal5~0_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ads7822|ad_syn [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ads7822|Equal5~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ads7822|sample_data [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ads7822|sample_data[3] .lut_mask = "ff00";
defparam \ads7822|sample_data[3] .operation_mode = "normal";
defparam \ads7822|sample_data[3] .output_mode = "reg_only";
defparam \ads7822|sample_data[3] .register_cascade_mode = "off";
defparam \ads7822|sample_data[3] .sum_lutc_input = "datac";
defparam \ads7822|sample_data[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y9_N9
maxii_lcell \volt_calc|real_volt[3] (
// Equation(s):
// \volt_calc|real_volt [3] = DFFEAS((((\ads7822|sample_data [3]))), GLOBAL(\clk~combout ), VCC, , \ads7822|data_valid~regout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ads7822|sample_data [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ads7822|data_valid~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\volt_calc|real_volt [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \volt_calc|real_volt[3] .lut_mask = "ff00";
defparam \volt_calc|real_volt[3] .operation_mode = "normal";
defparam \volt_calc|real_volt[3] .output_mode = "reg_only";
defparam \volt_calc|real_volt[3] .register_cascade_mode = "off";
defparam \volt_calc|real_volt[3] .sum_lutc_input = "datac";
defparam \volt_calc|real_volt[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y9_N8
maxii_lcell \ads7822|sample_data[4] (
// Equation(s):
// \ads7822|sample_data [4] = DFFEAS((((\ads7822|ad_syn [4]))), GLOBAL(\clk~combout ), VCC, , \ads7822|Equal5~0_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ads7822|ad_syn [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ads7822|Equal5~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ads7822|sample_data [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ads7822|sample_data[4] .lut_mask = "ff00";
defparam \ads7822|sample_data[4] .operation_mode = "normal";
defparam \ads7822|sample_data[4] .output_mode = "reg_only";
defparam \ads7822|sample_data[4] .register_cascade_mode = "off";
defparam \ads7822|sample_data[4] .sum_lutc_input = "datac";
defparam \ads7822|sample_data[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y9_N4
maxii_lcell \ads7822|sample_data[5] (
// Equation(s):
// \ads7822|sample_data [5] = DFFEAS((((\ads7822|ad_syn [5]))), GLOBAL(\clk~combout ), VCC, , \ads7822|Equal5~0_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ads7822|ad_syn [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ads7822|Equal5~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ads7822|sample_data [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ads7822|sample_data[5] .lut_mask = "ff00";
defparam \ads7822|sample_data[5] .operation_mode = "normal";
defparam \ads7822|sample_data[5] .output_mode = "reg_only";
defparam \ads7822|sample_data[5] .register_cascade_mode = "off";
defparam \ads7822|sample_data[5] .sum_lutc_input = "datac";
defparam \ads7822|sample_data[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y9_N1
maxii_lcell \volt_calc|real_volt[5] (
// Equation(s):
// \volt_calc|LessThan0~2  = (\volt_calc|real_volt [2]) # ((\volt_calc|real_volt [4]) # ((K1_real_volt[5]) # (\volt_calc|real_volt [3])))
// \volt_calc|real_volt [5] = DFFEAS(\volt_calc|LessThan0~2 , GLOBAL(\clk~combout ), VCC, , \ads7822|data_valid~regout , \ads7822|sample_data [5], , , VCC)

	.clk(\clk~combout ),
	.dataa(\volt_calc|real_volt [2]),
	.datab(\volt_calc|real_volt [4]),
	.datac(\ads7822|sample_data [5]),
	.datad(\volt_calc|real_volt [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ads7822|data_valid~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\volt_calc|LessThan0~2 ),
	.regout(\volt_calc|real_volt [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \volt_calc|real_volt[5] .lut_mask = "fffe";
defparam \volt_calc|real_volt[5] .operation_mode = "normal";
defparam \volt_calc|real_volt[5] .output_mode = "reg_and_comb";
defparam \volt_calc|real_volt[5] .register_cascade_mode = "off";
defparam \volt_calc|real_volt[5] .sum_lutc_input = "qfbk";
defparam \volt_calc|real_volt[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y9_N7
maxii_lcell \volt_calc|real_volt[4] (
// Equation(s):
// \volt_calc|LessThan1~2  = (\volt_calc|real_volt [2] & (\volt_calc|real_volt [3] & (K1_real_volt[4] & \volt_calc|real_volt [5])))
// \volt_calc|real_volt [4] = DFFEAS(\volt_calc|LessThan1~2 , GLOBAL(\clk~combout ), VCC, , \ads7822|data_valid~regout , \ads7822|sample_data [4], , , VCC)

	.clk(\clk~combout ),
	.dataa(\volt_calc|real_volt [2]),
	.datab(\volt_calc|real_volt [3]),
	.datac(\ads7822|sample_data [4]),
	.datad(\volt_calc|real_volt [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ads7822|data_valid~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\volt_calc|LessThan1~2 ),
	.regout(\volt_calc|real_volt [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \volt_calc|real_volt[4] .lut_mask = "8000";
defparam \volt_calc|real_volt[4] .operation_mode = "normal";
defparam \volt_calc|real_volt[4] .output_mode = "reg_and_comb";
defparam \volt_calc|real_volt[4] .register_cascade_mode = "off";
defparam \volt_calc|real_volt[4] .sum_lutc_input = "qfbk";
defparam \volt_calc|real_volt[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y9_N1
maxii_lcell \ads7822|sample_data[1] (
// Equation(s):
// \ads7822|sample_data [1] = DFFEAS((((\ads7822|ad_syn [1]))), GLOBAL(\clk~combout ), VCC, , \ads7822|Equal5~0_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ads7822|ad_syn [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ads7822|Equal5~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ads7822|sample_data [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ads7822|sample_data[1] .lut_mask = "ff00";
defparam \ads7822|sample_data[1] .operation_mode = "normal";
defparam \ads7822|sample_data[1] .output_mode = "reg_only";
defparam \ads7822|sample_data[1] .register_cascade_mode = "off";
defparam \ads7822|sample_data[1] .sum_lutc_input = "datac";
defparam \ads7822|sample_data[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y9_N0
maxii_lcell \volt_calc|real_volt[1] (
// Equation(s):
// \volt_calc|LessThan0~3  = (\volt_calc|LessThan0~1  & ((\volt_calc|real_volt [0]) # ((\volt_calc|LessThan0~2 ) # (K1_real_volt[1]))))
// \volt_calc|real_volt [1] = DFFEAS(\volt_calc|LessThan0~3 , GLOBAL(\clk~combout ), VCC, , \ads7822|data_valid~regout , \ads7822|sample_data [1], , , VCC)

	.clk(\clk~combout ),
	.dataa(\volt_calc|real_volt [0]),
	.datab(\volt_calc|LessThan0~2 ),
	.datac(\ads7822|sample_data [1]),
	.datad(\volt_calc|LessThan0~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ads7822|data_valid~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\volt_calc|LessThan0~3 ),
	.regout(\volt_calc|real_volt [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \volt_calc|real_volt[1] .lut_mask = "fe00";
defparam \volt_calc|real_volt[1] .operation_mode = "normal";
defparam \volt_calc|real_volt[1] .output_mode = "reg_and_comb";
defparam \volt_calc|real_volt[1] .register_cascade_mode = "off";
defparam \volt_calc|real_volt[1] .sum_lutc_input = "qfbk";
defparam \volt_calc|real_volt[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y9_N5
maxii_lcell \ads7822|sample_data[0] (
// Equation(s):
// \ads7822|sample_data [0] = DFFEAS((((\ads7822|ad_syn [0]))), GLOBAL(\clk~combout ), VCC, , \ads7822|Equal5~0_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ads7822|ad_syn [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ads7822|Equal5~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ads7822|sample_data [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ads7822|sample_data[0] .lut_mask = "ff00";
defparam \ads7822|sample_data[0] .operation_mode = "normal";
defparam \ads7822|sample_data[0] .output_mode = "reg_only";
defparam \ads7822|sample_data[0] .register_cascade_mode = "off";
defparam \ads7822|sample_data[0] .sum_lutc_input = "datac";
defparam \ads7822|sample_data[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y9_N8
maxii_lcell \volt_calc|real_volt[0] (
// Equation(s):
// \volt_calc|LessThan1~3  = (\volt_calc|LessThan1~1 ) # ((\volt_calc|real_volt [1] & (K1_real_volt[0] & \volt_calc|LessThan1~2 )))
// \volt_calc|real_volt [0] = DFFEAS(\volt_calc|LessThan1~3 , GLOBAL(\clk~combout ), VCC, , \ads7822|data_valid~regout , \ads7822|sample_data [0], , , VCC)

	.clk(\clk~combout ),
	.dataa(\volt_calc|LessThan1~1 ),
	.datab(\volt_calc|real_volt [1]),
	.datac(\ads7822|sample_data [0]),
	.datad(\volt_calc|LessThan1~2 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ads7822|data_valid~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\volt_calc|LessThan1~3 ),
	.regout(\volt_calc|real_volt [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \volt_calc|real_volt[0] .lut_mask = "eaaa";
defparam \volt_calc|real_volt[0] .operation_mode = "normal";
defparam \volt_calc|real_volt[0] .output_mode = "reg_and_comb";
defparam \volt_calc|real_volt[0] .register_cascade_mode = "off";
defparam \volt_calc|real_volt[0] .sum_lutc_input = "qfbk";
defparam \volt_calc|real_volt[0] .synch_mode = "on";
// synopsys translate_on

// Location: PIN_108,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \DSW[5]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\DSW~combout [5]),
	.padio(DSW[5]));
// synopsys translate_off
defparam \DSW[5]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X13_Y8_N8
maxii_lcell \volt_calc|always1~0 (
// Equation(s):
// \volt_calc|always1~0_combout  = (!\volt_calc|LessThan0~3  & (((\DSW~combout [5]))))

	.clk(gnd),
	.dataa(\volt_calc|LessThan0~3 ),
	.datab(vcc),
	.datac(\DSW~combout [5]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\volt_calc|always1~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \volt_calc|always1~0 .lut_mask = "5050";
defparam \volt_calc|always1~0 .operation_mode = "normal";
defparam \volt_calc|always1~0 .output_mode = "comb_only";
defparam \volt_calc|always1~0 .register_cascade_mode = "off";
defparam \volt_calc|always1~0 .sum_lutc_input = "datac";
defparam \volt_calc|always1~0 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_107,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \DSW[4]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\DSW~combout [4]),
	.padio(DSW[4]));
// synopsys translate_off
defparam \DSW[4]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_106,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \DSW[3]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\DSW~combout [3]),
	.padio(DSW[3]));
// synopsys translate_off
defparam \DSW[3]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_105,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \DSW[2]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\DSW~combout [2]),
	.padio(DSW[2]));
// synopsys translate_off
defparam \DSW[2]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_104,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \DSW[1]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\DSW~combout [1]),
	.padio(DSW[1]));
// synopsys translate_off
defparam \DSW[1]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_103,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \DSW[0]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\DSW~combout [0]),
	.padio(DSW[0]));
// synopsys translate_off
defparam \DSW[0]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X14_Y9_N5
maxii_lcell \volt_calc|Add1~40 (
// Equation(s):
// \volt_calc|Add1~40_combout  = \volt_calc|real_volt [1] $ ((!\DSW~combout [0]))
// \volt_calc|Add1~42  = CARRY((\volt_calc|real_volt [1]) # ((\DSW~combout [0])))
// \volt_calc|Add1~42COUT1_65  = CARRY((\volt_calc|real_volt [1]) # ((\DSW~combout [0])))

	.clk(gnd),
	.dataa(\volt_calc|real_volt [1]),
	.datab(\DSW~combout [0]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\volt_calc|Add1~40_combout ),
	.regout(),
	.cout(),
	.cout0(\volt_calc|Add1~42 ),
	.cout1(\volt_calc|Add1~42COUT1_65 ));
// synopsys translate_off
defparam \volt_calc|Add1~40 .lut_mask = "99ee";
defparam \volt_calc|Add1~40 .operation_mode = "arithmetic";
defparam \volt_calc|Add1~40 .output_mode = "comb_only";
defparam \volt_calc|Add1~40 .register_cascade_mode = "off";
defparam \volt_calc|Add1~40 .sum_lutc_input = "datac";
defparam \volt_calc|Add1~40 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y9_N6
maxii_lcell \volt_calc|Add1~30 (
// Equation(s):
// \volt_calc|Add1~30_combout  = \volt_calc|real_volt [2] $ (\DSW~combout [1] $ ((\volt_calc|Add1~42 )))
// \volt_calc|Add1~32  = CARRY((\volt_calc|real_volt [2] & (!\DSW~combout [1] & !\volt_calc|Add1~42 )) # (!\volt_calc|real_volt [2] & ((!\volt_calc|Add1~42 ) # (!\DSW~combout [1]))))
// \volt_calc|Add1~32COUT1_67  = CARRY((\volt_calc|real_volt [2] & (!\DSW~combout [1] & !\volt_calc|Add1~42COUT1_65 )) # (!\volt_calc|real_volt [2] & ((!\volt_calc|Add1~42COUT1_65 ) # (!\DSW~combout [1]))))

	.clk(gnd),
	.dataa(\volt_calc|real_volt [2]),
	.datab(\DSW~combout [1]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\volt_calc|Add1~42 ),
	.cin1(\volt_calc|Add1~42COUT1_65 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\volt_calc|Add1~30_combout ),
	.regout(),
	.cout(),
	.cout0(\volt_calc|Add1~32 ),
	.cout1(\volt_calc|Add1~32COUT1_67 ));
// synopsys translate_off
defparam \volt_calc|Add1~30 .cin0_used = "true";
defparam \volt_calc|Add1~30 .cin1_used = "true";
defparam \volt_calc|Add1~30 .lut_mask = "9617";
defparam \volt_calc|Add1~30 .operation_mode = "arithmetic";
defparam \volt_calc|Add1~30 .output_mode = "comb_only";
defparam \volt_calc|Add1~30 .register_cascade_mode = "off";
defparam \volt_calc|Add1~30 .sum_lutc_input = "cin";
defparam \volt_calc|Add1~30 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y9_N7
maxii_lcell \volt_calc|Add1~20 (
// Equation(s):
// \volt_calc|Add1~20_combout  = \volt_calc|real_volt [3] $ (\DSW~combout [2] $ ((!\volt_calc|Add1~32 )))
// \volt_calc|Add1~22  = CARRY((\volt_calc|real_volt [3] & ((\DSW~combout [2]) # (!\volt_calc|Add1~32 ))) # (!\volt_calc|real_volt [3] & (\DSW~combout [2] & !\volt_calc|Add1~32 )))
// \volt_calc|Add1~22COUT1_69  = CARRY((\volt_calc|real_volt [3] & ((\DSW~combout [2]) # (!\volt_calc|Add1~32COUT1_67 ))) # (!\volt_calc|real_volt [3] & (\DSW~combout [2] & !\volt_calc|Add1~32COUT1_67 )))

	.clk(gnd),
	.dataa(\volt_calc|real_volt [3]),
	.datab(\DSW~combout [2]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\volt_calc|Add1~32 ),
	.cin1(\volt_calc|Add1~32COUT1_67 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\volt_calc|Add1~20_combout ),
	.regout(),
	.cout(),
	.cout0(\volt_calc|Add1~22 ),
	.cout1(\volt_calc|Add1~22COUT1_69 ));
// synopsys translate_off
defparam \volt_calc|Add1~20 .cin0_used = "true";
defparam \volt_calc|Add1~20 .cin1_used = "true";
defparam \volt_calc|Add1~20 .lut_mask = "698e";
defparam \volt_calc|Add1~20 .operation_mode = "arithmetic";
defparam \volt_calc|Add1~20 .output_mode = "comb_only";
defparam \volt_calc|Add1~20 .register_cascade_mode = "off";
defparam \volt_calc|Add1~20 .sum_lutc_input = "cin";
defparam \volt_calc|Add1~20 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y9_N8
maxii_lcell \volt_calc|Add1~25 (
// Equation(s):
// \volt_calc|Add1~25_combout  = \DSW~combout [3] $ (\volt_calc|real_volt [4] $ ((\volt_calc|Add1~22 )))
// \volt_calc|Add1~27  = CARRY((\DSW~combout [3] & (!\volt_calc|real_volt [4] & !\volt_calc|Add1~22 )) # (!\DSW~combout [3] & ((!\volt_calc|Add1~22 ) # (!\volt_calc|real_volt [4]))))
// \volt_calc|Add1~27COUT1_71  = CARRY((\DSW~combout [3] & (!\volt_calc|real_volt [4] & !\volt_calc|Add1~22COUT1_69 )) # (!\DSW~combout [3] & ((!\volt_calc|Add1~22COUT1_69 ) # (!\volt_calc|real_volt [4]))))

	.clk(gnd),
	.dataa(\DSW~combout [3]),
	.datab(\volt_calc|real_volt [4]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\volt_calc|Add1~22 ),
	.cin1(\volt_calc|Add1~22COUT1_69 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\volt_calc|Add1~25_combout ),
	.regout(),
	.cout(),
	.cout0(\volt_calc|Add1~27 ),
	.cout1(\volt_calc|Add1~27COUT1_71 ));
// synopsys translate_off
defparam \volt_calc|Add1~25 .cin0_used = "true";
defparam \volt_calc|Add1~25 .cin1_used = "true";
defparam \volt_calc|Add1~25 .lut_mask = "9617";
defparam \volt_calc|Add1~25 .operation_mode = "arithmetic";
defparam \volt_calc|Add1~25 .output_mode = "comb_only";
defparam \volt_calc|Add1~25 .register_cascade_mode = "off";
defparam \volt_calc|Add1~25 .sum_lutc_input = "cin";
defparam \volt_calc|Add1~25 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y9_N9
maxii_lcell \volt_calc|Add1~35 (
// Equation(s):
// \volt_calc|Add1~35_combout  = \volt_calc|real_volt [5] $ (\DSW~combout [4] $ ((!\volt_calc|Add1~27 )))
// \volt_calc|Add1~37  = CARRY((\volt_calc|real_volt [5] & ((\DSW~combout [4]) # (!\volt_calc|Add1~27COUT1_71 ))) # (!\volt_calc|real_volt [5] & (\DSW~combout [4] & !\volt_calc|Add1~27COUT1_71 )))

	.clk(gnd),
	.dataa(\volt_calc|real_volt [5]),
	.datab(\DSW~combout [4]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\volt_calc|Add1~27 ),
	.cin1(\volt_calc|Add1~27COUT1_71 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\volt_calc|Add1~35_combout ),
	.regout(),
	.cout(\volt_calc|Add1~37 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \volt_calc|Add1~35 .cin0_used = "true";
defparam \volt_calc|Add1~35 .cin1_used = "true";
defparam \volt_calc|Add1~35 .lut_mask = "698e";
defparam \volt_calc|Add1~35 .operation_mode = "arithmetic";
defparam \volt_calc|Add1~35 .output_mode = "comb_only";
defparam \volt_calc|Add1~35 .register_cascade_mode = "off";
defparam \volt_calc|Add1~35 .sum_lutc_input = "cin";
defparam \volt_calc|Add1~35 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y9_N0
maxii_lcell \volt_calc|Add1~10 (
// Equation(s):
// \volt_calc|Add1~10_combout  = (\volt_calc|real_volt [6] $ ((!\volt_calc|Add1~37 )))
// \volt_calc|Add1~12  = CARRY(((!\volt_calc|real_volt [6] & !\volt_calc|Add1~37 )))
// \volt_calc|Add1~12COUT1_73  = CARRY(((!\volt_calc|real_volt [6] & !\volt_calc|Add1~37 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\volt_calc|real_volt [6]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\volt_calc|Add1~37 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\volt_calc|Add1~10_combout ),
	.regout(),
	.cout(),
	.cout0(\volt_calc|Add1~12 ),
	.cout1(\volt_calc|Add1~12COUT1_73 ));
// synopsys translate_off
defparam \volt_calc|Add1~10 .cin_used = "true";
defparam \volt_calc|Add1~10 .lut_mask = "c303";
defparam \volt_calc|Add1~10 .operation_mode = "arithmetic";
defparam \volt_calc|Add1~10 .output_mode = "comb_only";
defparam \volt_calc|Add1~10 .register_cascade_mode = "off";
defparam \volt_calc|Add1~10 .sum_lutc_input = "cin";
defparam \volt_calc|Add1~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y9_N1
maxii_lcell \volt_calc|Add1~5 (
// Equation(s):
// \volt_calc|Add1~5_combout  = (\volt_calc|real_volt [7] $ (((!\volt_calc|Add1~37  & \volt_calc|Add1~12 ) # (\volt_calc|Add1~37  & \volt_calc|Add1~12COUT1_73 ))))
// \volt_calc|Add1~7  = CARRY(((\volt_calc|real_volt [7]) # (!\volt_calc|Add1~12 )))
// \volt_calc|Add1~7COUT1_75  = CARRY(((\volt_calc|real_volt [7]) # (!\volt_calc|Add1~12COUT1_73 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\volt_calc|real_volt [7]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\volt_calc|Add1~37 ),
	.cin0(\volt_calc|Add1~12 ),
	.cin1(\volt_calc|Add1~12COUT1_73 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\volt_calc|Add1~5_combout ),
	.regout(),
	.cout(),
	.cout0(\volt_calc|Add1~7 ),
	.cout1(\volt_calc|Add1~7COUT1_75 ));
// synopsys translate_off
defparam \volt_calc|Add1~5 .cin0_used = "true";
defparam \volt_calc|Add1~5 .cin1_used = "true";
defparam \volt_calc|Add1~5 .cin_used = "true";
defparam \volt_calc|Add1~5 .lut_mask = "3ccf";
defparam \volt_calc|Add1~5 .operation_mode = "arithmetic";
defparam \volt_calc|Add1~5 .output_mode = "comb_only";
defparam \volt_calc|Add1~5 .register_cascade_mode = "off";
defparam \volt_calc|Add1~5 .sum_lutc_input = "cin";
defparam \volt_calc|Add1~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y9_N2
maxii_lcell \volt_calc|Add1~0 (
// Equation(s):
// \volt_calc|Add1~0_combout  = \volt_calc|real_volt [8] $ ((((!(!\volt_calc|Add1~37  & \volt_calc|Add1~7 ) # (\volt_calc|Add1~37  & \volt_calc|Add1~7COUT1_75 )))))
// \volt_calc|Add1~2  = CARRY((!\volt_calc|real_volt [8] & ((!\volt_calc|Add1~7 ))))
// \volt_calc|Add1~2COUT1_77  = CARRY((!\volt_calc|real_volt [8] & ((!\volt_calc|Add1~7COUT1_75 ))))

	.clk(gnd),
	.dataa(\volt_calc|real_volt [8]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\volt_calc|Add1~37 ),
	.cin0(\volt_calc|Add1~7 ),
	.cin1(\volt_calc|Add1~7COUT1_75 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\volt_calc|Add1~0_combout ),
	.regout(),
	.cout(),
	.cout0(\volt_calc|Add1~2 ),
	.cout1(\volt_calc|Add1~2COUT1_77 ));
// synopsys translate_off
defparam \volt_calc|Add1~0 .cin0_used = "true";
defparam \volt_calc|Add1~0 .cin1_used = "true";
defparam \volt_calc|Add1~0 .cin_used = "true";
defparam \volt_calc|Add1~0 .lut_mask = "a505";
defparam \volt_calc|Add1~0 .operation_mode = "arithmetic";
defparam \volt_calc|Add1~0 .output_mode = "comb_only";
defparam \volt_calc|Add1~0 .register_cascade_mode = "off";
defparam \volt_calc|Add1~0 .sum_lutc_input = "cin";
defparam \volt_calc|Add1~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y9_N3
maxii_lcell \volt_calc|Add1~15 (
// Equation(s):
// \volt_calc|Add1~15_combout  = \volt_calc|real_volt [9] $ (((((!\volt_calc|Add1~37  & \volt_calc|Add1~2 ) # (\volt_calc|Add1~37  & \volt_calc|Add1~2COUT1_77 )))))
// \volt_calc|Add1~17  = CARRY((\volt_calc|real_volt [9]) # ((!\volt_calc|Add1~2 )))
// \volt_calc|Add1~17COUT1_79  = CARRY((\volt_calc|real_volt [9]) # ((!\volt_calc|Add1~2COUT1_77 )))

	.clk(gnd),
	.dataa(\volt_calc|real_volt [9]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\volt_calc|Add1~37 ),
	.cin0(\volt_calc|Add1~2 ),
	.cin1(\volt_calc|Add1~2COUT1_77 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\volt_calc|Add1~15_combout ),
	.regout(),
	.cout(),
	.cout0(\volt_calc|Add1~17 ),
	.cout1(\volt_calc|Add1~17COUT1_79 ));
// synopsys translate_off
defparam \volt_calc|Add1~15 .cin0_used = "true";
defparam \volt_calc|Add1~15 .cin1_used = "true";
defparam \volt_calc|Add1~15 .cin_used = "true";
defparam \volt_calc|Add1~15 .lut_mask = "5aaf";
defparam \volt_calc|Add1~15 .operation_mode = "arithmetic";
defparam \volt_calc|Add1~15 .output_mode = "comb_only";
defparam \volt_calc|Add1~15 .register_cascade_mode = "off";
defparam \volt_calc|Add1~15 .sum_lutc_input = "cin";
defparam \volt_calc|Add1~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y9_N4
maxii_lcell \volt_calc|Add1~50 (
// Equation(s):
// \volt_calc|Add1~50_combout  = (\volt_calc|real_volt [10] $ ((!(!\volt_calc|Add1~37  & \volt_calc|Add1~17 ) # (\volt_calc|Add1~37  & \volt_calc|Add1~17COUT1_79 ))))
// \volt_calc|Add1~52  = CARRY(((!\volt_calc|real_volt [10] & !\volt_calc|Add1~17COUT1_79 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\volt_calc|real_volt [10]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\volt_calc|Add1~37 ),
	.cin0(\volt_calc|Add1~17 ),
	.cin1(\volt_calc|Add1~17COUT1_79 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\volt_calc|Add1~50_combout ),
	.regout(),
	.cout(\volt_calc|Add1~52 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \volt_calc|Add1~50 .cin0_used = "true";
defparam \volt_calc|Add1~50 .cin1_used = "true";
defparam \volt_calc|Add1~50 .cin_used = "true";
defparam \volt_calc|Add1~50 .lut_mask = "c303";
defparam \volt_calc|Add1~50 .operation_mode = "arithmetic";
defparam \volt_calc|Add1~50 .output_mode = "comb_only";
defparam \volt_calc|Add1~50 .register_cascade_mode = "off";
defparam \volt_calc|Add1~50 .sum_lutc_input = "cin";
defparam \volt_calc|Add1~50 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y9_N5
maxii_lcell \volt_calc|Add1~45 (
// Equation(s):
// \volt_calc|Add1~45_combout  = ((\volt_calc|Add1~52  $ (\volt_calc|real_volt [11])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\volt_calc|real_volt [11]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\volt_calc|Add1~52 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\volt_calc|Add1~45_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \volt_calc|Add1~45 .cin_used = "true";
defparam \volt_calc|Add1~45 .lut_mask = "0ff0";
defparam \volt_calc|Add1~45 .operation_mode = "normal";
defparam \volt_calc|Add1~45 .output_mode = "comb_only";
defparam \volt_calc|Add1~45 .register_cascade_mode = "off";
defparam \volt_calc|Add1~45 .sum_lutc_input = "cin";
defparam \volt_calc|Add1~45 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y8_N5
maxii_lcell \volt_calc|Add0~40 (
// Equation(s):
// \volt_calc|Add0~40_combout  = \DSW~combout [0] $ ((!\volt_calc|real_volt [1]))
// \volt_calc|Add0~42  = CARRY((!\DSW~combout [0] & (\volt_calc|real_volt [1])))
// \volt_calc|Add0~42COUT1_65  = CARRY((!\DSW~combout [0] & (\volt_calc|real_volt [1])))

	.clk(gnd),
	.dataa(\DSW~combout [0]),
	.datab(\volt_calc|real_volt [1]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\volt_calc|Add0~40_combout ),
	.regout(),
	.cout(),
	.cout0(\volt_calc|Add0~42 ),
	.cout1(\volt_calc|Add0~42COUT1_65 ));
// synopsys translate_off
defparam \volt_calc|Add0~40 .lut_mask = "9944";
defparam \volt_calc|Add0~40 .operation_mode = "arithmetic";
defparam \volt_calc|Add0~40 .output_mode = "comb_only";
defparam \volt_calc|Add0~40 .register_cascade_mode = "off";
defparam \volt_calc|Add0~40 .sum_lutc_input = "datac";
defparam \volt_calc|Add0~40 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y8_N6
maxii_lcell \volt_calc|Add0~30 (
// Equation(s):
// \volt_calc|Add0~30_combout  = \volt_calc|real_volt [2] $ (\DSW~combout [1] $ ((!\volt_calc|Add0~42 )))
// \volt_calc|Add0~32  = CARRY((\volt_calc|real_volt [2] & (\DSW~combout [1] & !\volt_calc|Add0~42 )) # (!\volt_calc|real_volt [2] & ((\DSW~combout [1]) # (!\volt_calc|Add0~42 ))))
// \volt_calc|Add0~32COUT1_67  = CARRY((\volt_calc|real_volt [2] & (\DSW~combout [1] & !\volt_calc|Add0~42COUT1_65 )) # (!\volt_calc|real_volt [2] & ((\DSW~combout [1]) # (!\volt_calc|Add0~42COUT1_65 ))))

	.clk(gnd),
	.dataa(\volt_calc|real_volt [2]),
	.datab(\DSW~combout [1]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\volt_calc|Add0~42 ),
	.cin1(\volt_calc|Add0~42COUT1_65 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\volt_calc|Add0~30_combout ),
	.regout(),
	.cout(),
	.cout0(\volt_calc|Add0~32 ),
	.cout1(\volt_calc|Add0~32COUT1_67 ));
// synopsys translate_off
defparam \volt_calc|Add0~30 .cin0_used = "true";
defparam \volt_calc|Add0~30 .cin1_used = "true";
defparam \volt_calc|Add0~30 .lut_mask = "694d";
defparam \volt_calc|Add0~30 .operation_mode = "arithmetic";
defparam \volt_calc|Add0~30 .output_mode = "comb_only";
defparam \volt_calc|Add0~30 .register_cascade_mode = "off";
defparam \volt_calc|Add0~30 .sum_lutc_input = "cin";
defparam \volt_calc|Add0~30 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y8_N7
maxii_lcell \volt_calc|Add0~20 (
// Equation(s):
// \volt_calc|Add0~20_combout  = \volt_calc|real_volt [3] $ (\DSW~combout [2] $ ((\volt_calc|Add0~32 )))
// \volt_calc|Add0~22  = CARRY((\volt_calc|real_volt [3] & ((!\volt_calc|Add0~32 ) # (!\DSW~combout [2]))) # (!\volt_calc|real_volt [3] & (!\DSW~combout [2] & !\volt_calc|Add0~32 )))
// \volt_calc|Add0~22COUT1_69  = CARRY((\volt_calc|real_volt [3] & ((!\volt_calc|Add0~32COUT1_67 ) # (!\DSW~combout [2]))) # (!\volt_calc|real_volt [3] & (!\DSW~combout [2] & !\volt_calc|Add0~32COUT1_67 )))

	.clk(gnd),
	.dataa(\volt_calc|real_volt [3]),
	.datab(\DSW~combout [2]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\volt_calc|Add0~32 ),
	.cin1(\volt_calc|Add0~32COUT1_67 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\volt_calc|Add0~20_combout ),
	.regout(),
	.cout(),
	.cout0(\volt_calc|Add0~22 ),
	.cout1(\volt_calc|Add0~22COUT1_69 ));
// synopsys translate_off
defparam \volt_calc|Add0~20 .cin0_used = "true";
defparam \volt_calc|Add0~20 .cin1_used = "true";
defparam \volt_calc|Add0~20 .lut_mask = "962b";
defparam \volt_calc|Add0~20 .operation_mode = "arithmetic";
defparam \volt_calc|Add0~20 .output_mode = "comb_only";
defparam \volt_calc|Add0~20 .register_cascade_mode = "off";
defparam \volt_calc|Add0~20 .sum_lutc_input = "cin";
defparam \volt_calc|Add0~20 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y8_N8
maxii_lcell \volt_calc|Add0~25 (
// Equation(s):
// \volt_calc|Add0~25_combout  = \volt_calc|real_volt [4] $ (\DSW~combout [3] $ ((!\volt_calc|Add0~22 )))
// \volt_calc|Add0~27  = CARRY((\volt_calc|real_volt [4] & (\DSW~combout [3] & !\volt_calc|Add0~22 )) # (!\volt_calc|real_volt [4] & ((\DSW~combout [3]) # (!\volt_calc|Add0~22 ))))
// \volt_calc|Add0~27COUT1_71  = CARRY((\volt_calc|real_volt [4] & (\DSW~combout [3] & !\volt_calc|Add0~22COUT1_69 )) # (!\volt_calc|real_volt [4] & ((\DSW~combout [3]) # (!\volt_calc|Add0~22COUT1_69 ))))

	.clk(gnd),
	.dataa(\volt_calc|real_volt [4]),
	.datab(\DSW~combout [3]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\volt_calc|Add0~22 ),
	.cin1(\volt_calc|Add0~22COUT1_69 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\volt_calc|Add0~25_combout ),
	.regout(),
	.cout(),
	.cout0(\volt_calc|Add0~27 ),
	.cout1(\volt_calc|Add0~27COUT1_71 ));
// synopsys translate_off
defparam \volt_calc|Add0~25 .cin0_used = "true";
defparam \volt_calc|Add0~25 .cin1_used = "true";
defparam \volt_calc|Add0~25 .lut_mask = "694d";
defparam \volt_calc|Add0~25 .operation_mode = "arithmetic";
defparam \volt_calc|Add0~25 .output_mode = "comb_only";
defparam \volt_calc|Add0~25 .register_cascade_mode = "off";
defparam \volt_calc|Add0~25 .sum_lutc_input = "cin";
defparam \volt_calc|Add0~25 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y8_N9
maxii_lcell \volt_calc|Add0~35 (
// Equation(s):
// \volt_calc|Add0~35_combout  = \volt_calc|real_volt [5] $ (\DSW~combout [4] $ ((\volt_calc|Add0~27 )))
// \volt_calc|Add0~37  = CARRY((\volt_calc|real_volt [5] & ((!\volt_calc|Add0~27COUT1_71 ) # (!\DSW~combout [4]))) # (!\volt_calc|real_volt [5] & (!\DSW~combout [4] & !\volt_calc|Add0~27COUT1_71 )))

	.clk(gnd),
	.dataa(\volt_calc|real_volt [5]),
	.datab(\DSW~combout [4]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\volt_calc|Add0~27 ),
	.cin1(\volt_calc|Add0~27COUT1_71 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\volt_calc|Add0~35_combout ),
	.regout(),
	.cout(\volt_calc|Add0~37 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \volt_calc|Add0~35 .cin0_used = "true";
defparam \volt_calc|Add0~35 .cin1_used = "true";
defparam \volt_calc|Add0~35 .lut_mask = "962b";
defparam \volt_calc|Add0~35 .operation_mode = "arithmetic";
defparam \volt_calc|Add0~35 .output_mode = "comb_only";
defparam \volt_calc|Add0~35 .register_cascade_mode = "off";
defparam \volt_calc|Add0~35 .sum_lutc_input = "cin";
defparam \volt_calc|Add0~35 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y8_N0
maxii_lcell \volt_calc|Add0~10 (
// Equation(s):
// \volt_calc|Add0~10_combout  = \volt_calc|real_volt [6] $ ((((\volt_calc|Add0~37 ))))
// \volt_calc|Add0~12  = CARRY(((!\volt_calc|Add0~37 )) # (!\volt_calc|real_volt [6]))
// \volt_calc|Add0~12COUT1_73  = CARRY(((!\volt_calc|Add0~37 )) # (!\volt_calc|real_volt [6]))

	.clk(gnd),
	.dataa(\volt_calc|real_volt [6]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\volt_calc|Add0~37 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\volt_calc|Add0~10_combout ),
	.regout(),
	.cout(),
	.cout0(\volt_calc|Add0~12 ),
	.cout1(\volt_calc|Add0~12COUT1_73 ));
// synopsys translate_off
defparam \volt_calc|Add0~10 .cin_used = "true";
defparam \volt_calc|Add0~10 .lut_mask = "5a5f";
defparam \volt_calc|Add0~10 .operation_mode = "arithmetic";
defparam \volt_calc|Add0~10 .output_mode = "comb_only";
defparam \volt_calc|Add0~10 .register_cascade_mode = "off";
defparam \volt_calc|Add0~10 .sum_lutc_input = "cin";
defparam \volt_calc|Add0~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y8_N1
maxii_lcell \volt_calc|Add0~5 (
// Equation(s):
// \volt_calc|Add0~5_combout  = (\volt_calc|real_volt [7] $ ((!(!\volt_calc|Add0~37  & \volt_calc|Add0~12 ) # (\volt_calc|Add0~37  & \volt_calc|Add0~12COUT1_73 ))))
// \volt_calc|Add0~7  = CARRY(((\volt_calc|real_volt [7] & !\volt_calc|Add0~12 )))
// \volt_calc|Add0~7COUT1_75  = CARRY(((\volt_calc|real_volt [7] & !\volt_calc|Add0~12COUT1_73 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\volt_calc|real_volt [7]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\volt_calc|Add0~37 ),
	.cin0(\volt_calc|Add0~12 ),
	.cin1(\volt_calc|Add0~12COUT1_73 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\volt_calc|Add0~5_combout ),
	.regout(),
	.cout(),
	.cout0(\volt_calc|Add0~7 ),
	.cout1(\volt_calc|Add0~7COUT1_75 ));
// synopsys translate_off
defparam \volt_calc|Add0~5 .cin0_used = "true";
defparam \volt_calc|Add0~5 .cin1_used = "true";
defparam \volt_calc|Add0~5 .cin_used = "true";
defparam \volt_calc|Add0~5 .lut_mask = "c30c";
defparam \volt_calc|Add0~5 .operation_mode = "arithmetic";
defparam \volt_calc|Add0~5 .output_mode = "comb_only";
defparam \volt_calc|Add0~5 .register_cascade_mode = "off";
defparam \volt_calc|Add0~5 .sum_lutc_input = "cin";
defparam \volt_calc|Add0~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y8_N2
maxii_lcell \volt_calc|Add0~0 (
// Equation(s):
// \volt_calc|Add0~0_combout  = \volt_calc|real_volt [8] $ (((((!\volt_calc|Add0~37  & \volt_calc|Add0~7 ) # (\volt_calc|Add0~37  & \volt_calc|Add0~7COUT1_75 )))))
// \volt_calc|Add0~2  = CARRY(((!\volt_calc|Add0~7 )) # (!\volt_calc|real_volt [8]))
// \volt_calc|Add0~2COUT1_77  = CARRY(((!\volt_calc|Add0~7COUT1_75 )) # (!\volt_calc|real_volt [8]))

	.clk(gnd),
	.dataa(\volt_calc|real_volt [8]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\volt_calc|Add0~37 ),
	.cin0(\volt_calc|Add0~7 ),
	.cin1(\volt_calc|Add0~7COUT1_75 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\volt_calc|Add0~0_combout ),
	.regout(),
	.cout(),
	.cout0(\volt_calc|Add0~2 ),
	.cout1(\volt_calc|Add0~2COUT1_77 ));
// synopsys translate_off
defparam \volt_calc|Add0~0 .cin0_used = "true";
defparam \volt_calc|Add0~0 .cin1_used = "true";
defparam \volt_calc|Add0~0 .cin_used = "true";
defparam \volt_calc|Add0~0 .lut_mask = "5a5f";
defparam \volt_calc|Add0~0 .operation_mode = "arithmetic";
defparam \volt_calc|Add0~0 .output_mode = "comb_only";
defparam \volt_calc|Add0~0 .register_cascade_mode = "off";
defparam \volt_calc|Add0~0 .sum_lutc_input = "cin";
defparam \volt_calc|Add0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y8_N3
maxii_lcell \volt_calc|Add0~15 (
// Equation(s):
// \volt_calc|Add0~15_combout  = \volt_calc|real_volt [9] $ ((((!(!\volt_calc|Add0~37  & \volt_calc|Add0~2 ) # (\volt_calc|Add0~37  & \volt_calc|Add0~2COUT1_77 )))))
// \volt_calc|Add0~17  = CARRY((\volt_calc|real_volt [9] & ((!\volt_calc|Add0~2 ))))
// \volt_calc|Add0~17COUT1_79  = CARRY((\volt_calc|real_volt [9] & ((!\volt_calc|Add0~2COUT1_77 ))))

	.clk(gnd),
	.dataa(\volt_calc|real_volt [9]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\volt_calc|Add0~37 ),
	.cin0(\volt_calc|Add0~2 ),
	.cin1(\volt_calc|Add0~2COUT1_77 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\volt_calc|Add0~15_combout ),
	.regout(),
	.cout(),
	.cout0(\volt_calc|Add0~17 ),
	.cout1(\volt_calc|Add0~17COUT1_79 ));
// synopsys translate_off
defparam \volt_calc|Add0~15 .cin0_used = "true";
defparam \volt_calc|Add0~15 .cin1_used = "true";
defparam \volt_calc|Add0~15 .cin_used = "true";
defparam \volt_calc|Add0~15 .lut_mask = "a50a";
defparam \volt_calc|Add0~15 .operation_mode = "arithmetic";
defparam \volt_calc|Add0~15 .output_mode = "comb_only";
defparam \volt_calc|Add0~15 .register_cascade_mode = "off";
defparam \volt_calc|Add0~15 .sum_lutc_input = "cin";
defparam \volt_calc|Add0~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y8_N4
maxii_lcell \volt_calc|Add0~50 (
// Equation(s):
// \volt_calc|Add0~50_combout  = (\volt_calc|real_volt [10] $ (((!\volt_calc|Add0~37  & \volt_calc|Add0~17 ) # (\volt_calc|Add0~37  & \volt_calc|Add0~17COUT1_79 ))))
// \volt_calc|Add0~52  = CARRY(((!\volt_calc|Add0~17COUT1_79 ) # (!\volt_calc|real_volt [10])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\volt_calc|real_volt [10]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\volt_calc|Add0~37 ),
	.cin0(\volt_calc|Add0~17 ),
	.cin1(\volt_calc|Add0~17COUT1_79 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\volt_calc|Add0~50_combout ),
	.regout(),
	.cout(\volt_calc|Add0~52 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \volt_calc|Add0~50 .cin0_used = "true";
defparam \volt_calc|Add0~50 .cin1_used = "true";
defparam \volt_calc|Add0~50 .cin_used = "true";
defparam \volt_calc|Add0~50 .lut_mask = "3c3f";
defparam \volt_calc|Add0~50 .operation_mode = "arithmetic";
defparam \volt_calc|Add0~50 .output_mode = "comb_only";
defparam \volt_calc|Add0~50 .register_cascade_mode = "off";
defparam \volt_calc|Add0~50 .sum_lutc_input = "cin";
defparam \volt_calc|Add0~50 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y8_N5
maxii_lcell \volt_calc|Add0~45 (
// Equation(s):
// \volt_calc|Add0~45_combout  = (\volt_calc|real_volt [11] $ ((!\volt_calc|Add0~52 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\volt_calc|real_volt [11]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\volt_calc|Add0~52 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\volt_calc|Add0~45_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \volt_calc|Add0~45 .cin_used = "true";
defparam \volt_calc|Add0~45 .lut_mask = "c3c3";
defparam \volt_calc|Add0~45 .operation_mode = "normal";
defparam \volt_calc|Add0~45 .output_mode = "comb_only";
defparam \volt_calc|Add0~45 .register_cascade_mode = "off";
defparam \volt_calc|Add0~45 .sum_lutc_input = "cin";
defparam \volt_calc|Add0~45 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y8_N3
maxii_lcell \volt_calc|Equal0~0 (
// Equation(s):
// \volt_calc|Equal0~0_combout  = (!\DSW~combout [0] & (!\DSW~combout [1] & (!\DSW~combout [2] & !\DSW~combout [3])))

	.clk(gnd),
	.dataa(\DSW~combout [0]),
	.datab(\DSW~combout [1]),
	.datac(\DSW~combout [2]),
	.datad(\DSW~combout [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\volt_calc|Equal0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \volt_calc|Equal0~0 .lut_mask = "0001";
defparam \volt_calc|Equal0~0 .operation_mode = "normal";
defparam \volt_calc|Equal0~0 .output_mode = "comb_only";
defparam \volt_calc|Equal0~0 .register_cascade_mode = "off";
defparam \volt_calc|Equal0~0 .sum_lutc_input = "datac";
defparam \volt_calc|Equal0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y8_N4
maxii_lcell \volt_calc|Equal0~1 (
// Equation(s):
// \volt_calc|Equal0~1_combout  = (\volt_calc|Equal0~0_combout  & (((!\DSW~combout [5] & !\DSW~combout [4]))))

	.clk(gnd),
	.dataa(\volt_calc|Equal0~0_combout ),
	.datab(vcc),
	.datac(\DSW~combout [5]),
	.datad(\DSW~combout [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\volt_calc|Equal0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \volt_calc|Equal0~1 .lut_mask = "000a";
defparam \volt_calc|Equal0~1 .operation_mode = "normal";
defparam \volt_calc|Equal0~1 .output_mode = "comb_only";
defparam \volt_calc|Equal0~1 .register_cascade_mode = "off";
defparam \volt_calc|Equal0~1 .sum_lutc_input = "datac";
defparam \volt_calc|Equal0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y8_N6
maxii_lcell \volt_calc|udc_volt[11]~0 (
// Equation(s):
// \volt_calc|udc_volt[11]~0_combout  = (\volt_calc|Equal0~1_combout ) # ((\DSW~combout [5] & (!\volt_calc|LessThan0~3 )) # (!\DSW~combout [5] & ((\volt_calc|LessThan1~3 ))))

	.clk(gnd),
	.dataa(\volt_calc|LessThan0~3 ),
	.datab(\DSW~combout [5]),
	.datac(\volt_calc|Equal0~1_combout ),
	.datad(\volt_calc|LessThan1~3 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\volt_calc|udc_volt[11]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \volt_calc|udc_volt[11]~0 .lut_mask = "f7f4";
defparam \volt_calc|udc_volt[11]~0 .operation_mode = "normal";
defparam \volt_calc|udc_volt[11]~0 .output_mode = "comb_only";
defparam \volt_calc|udc_volt[11]~0 .register_cascade_mode = "off";
defparam \volt_calc|udc_volt[11]~0 .sum_lutc_input = "datac";
defparam \volt_calc|udc_volt[11]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y8_N6
maxii_lcell \volt_calc|udc_volt[11] (
// Equation(s):
// \volt_calc|udc_volt [11] = DFFEAS((\volt_calc|always1~0_combout  & (((\volt_calc|Add0~45_combout )))) # (!\volt_calc|always1~0_combout  & (\volt_calc|Add1~45_combout )), GLOBAL(\clk~combout ), VCC, , \volt_calc|udc_volt[11]~0_combout , 
// \volt_calc|real_volt [11], , , \volt_calc|Equal0~1_combout )

	.clk(\clk~combout ),
	.dataa(\volt_calc|always1~0_combout ),
	.datab(\volt_calc|Add1~45_combout ),
	.datac(\volt_calc|real_volt [11]),
	.datad(\volt_calc|Add0~45_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\volt_calc|Equal0~1_combout ),
	.ena(\volt_calc|udc_volt[11]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\volt_calc|udc_volt [11]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \volt_calc|udc_volt[11] .lut_mask = "ee44";
defparam \volt_calc|udc_volt[11] .operation_mode = "normal";
defparam \volt_calc|udc_volt[11] .output_mode = "reg_only";
defparam \volt_calc|udc_volt[11] .register_cascade_mode = "off";
defparam \volt_calc|udc_volt[11] .sum_lutc_input = "datac";
defparam \volt_calc|udc_volt[11] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y8_N9
maxii_lcell \volt_calc|udc_volt[8] (
// Equation(s):
// \volt_calc|udc_volt [8] = DFFEAS((\volt_calc|always1~0_combout  & (((\volt_calc|Add0~0_combout )))) # (!\volt_calc|always1~0_combout  & (\volt_calc|Add1~0_combout )), GLOBAL(\clk~combout ), VCC, , \volt_calc|udc_volt[11]~0_combout , \volt_calc|real_volt 
// [8], , , \volt_calc|Equal0~1_combout )

	.clk(\clk~combout ),
	.dataa(\volt_calc|always1~0_combout ),
	.datab(\volt_calc|Add1~0_combout ),
	.datac(\volt_calc|real_volt [8]),
	.datad(\volt_calc|Add0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\volt_calc|Equal0~1_combout ),
	.ena(\volt_calc|udc_volt[11]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\volt_calc|udc_volt [8]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \volt_calc|udc_volt[8] .lut_mask = "ee44";
defparam \volt_calc|udc_volt[8] .operation_mode = "normal";
defparam \volt_calc|udc_volt[8] .output_mode = "reg_only";
defparam \volt_calc|udc_volt[8] .register_cascade_mode = "off";
defparam \volt_calc|udc_volt[8] .sum_lutc_input = "datac";
defparam \volt_calc|udc_volt[8] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y6_N8
maxii_lcell \fiber_tx|Equal3~0 (
// Equation(s):
// \fiber_tx|Equal3~0_combout  = (\fiber_tx|Equal2~0_combout  & (!\fiber_tx|send_nums [6] & (!\fiber_tx|send_nums [2] & !\fiber_tx|send_nums [3])))

	.clk(gnd),
	.dataa(\fiber_tx|Equal2~0_combout ),
	.datab(\fiber_tx|send_nums [6]),
	.datac(\fiber_tx|send_nums [2]),
	.datad(\fiber_tx|send_nums [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\fiber_tx|Equal3~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \fiber_tx|Equal3~0 .lut_mask = "0002";
defparam \fiber_tx|Equal3~0 .operation_mode = "normal";
defparam \fiber_tx|Equal3~0 .output_mode = "comb_only";
defparam \fiber_tx|Equal3~0 .register_cascade_mode = "off";
defparam \fiber_tx|Equal3~0 .sum_lutc_input = "datac";
defparam \fiber_tx|Equal3~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y7_N9
maxii_lcell \fiber_tx|send_volt[8] (
// Equation(s):
// \fiber_tx|Add1~1  = ((H1_send_volt[8] $ (\fiber_tx|send_volt [9])))
// \fiber_tx|send_volt [8] = DFFEAS(\fiber_tx|Add1~1 , GLOBAL(\clk~combout ), VCC, , \fiber_tx|Equal3~0_combout , \volt_calc|udc_volt [8], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\volt_calc|udc_volt [8]),
	.datad(\fiber_tx|send_volt [9]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fiber_tx|Equal3~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\fiber_tx|Add1~1 ),
	.regout(\fiber_tx|send_volt [8]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \fiber_tx|send_volt[8] .lut_mask = "0ff0";
defparam \fiber_tx|send_volt[8] .operation_mode = "normal";
defparam \fiber_tx|send_volt[8] .output_mode = "reg_and_comb";
defparam \fiber_tx|send_volt[8] .register_cascade_mode = "off";
defparam \fiber_tx|send_volt[8] .sum_lutc_input = "qfbk";
defparam \fiber_tx|send_volt[8] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y7_N0
maxii_lcell \fiber_tx|send_volt[11] (
// Equation(s):
// \fiber_tx|Add1~0  = (H1_send_volt[11]) # ((\fiber_tx|send_volt [10] & ((\fiber_tx|send_volt [9]) # (\fiber_tx|send_volt [8]))))
// \fiber_tx|send_volt [11] = DFFEAS(\fiber_tx|Add1~0 , GLOBAL(\clk~combout ), VCC, , \fiber_tx|Equal3~0_combout , \volt_calc|udc_volt [11], , , VCC)

	.clk(\clk~combout ),
	.dataa(\fiber_tx|send_volt [9]),
	.datab(\fiber_tx|send_volt [10]),
	.datac(\volt_calc|udc_volt [11]),
	.datad(\fiber_tx|send_volt [8]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fiber_tx|Equal3~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\fiber_tx|Add1~0 ),
	.regout(\fiber_tx|send_volt [11]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \fiber_tx|send_volt[11] .lut_mask = "fcf8";
defparam \fiber_tx|send_volt[11] .operation_mode = "normal";
defparam \fiber_tx|send_volt[11] .output_mode = "reg_and_comb";
defparam \fiber_tx|send_volt[11] .register_cascade_mode = "off";
defparam \fiber_tx|send_volt[11] .sum_lutc_input = "qfbk";
defparam \fiber_tx|send_volt[11] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y8_N3
maxii_lcell \volt_calc|udc_volt[10] (
// Equation(s):
// \volt_calc|udc_volt [10] = DFFEAS((\volt_calc|always1~0_combout  & (\volt_calc|Add0~50_combout )) # (!\volt_calc|always1~0_combout  & (((\volt_calc|Add1~50_combout )))), GLOBAL(\clk~combout ), VCC, , \volt_calc|udc_volt[11]~0_combout , 
// \volt_calc|real_volt [10], , , \volt_calc|Equal0~1_combout )

	.clk(\clk~combout ),
	.dataa(\volt_calc|always1~0_combout ),
	.datab(\volt_calc|Add0~50_combout ),
	.datac(\volt_calc|real_volt [10]),
	.datad(\volt_calc|Add1~50_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\volt_calc|Equal0~1_combout ),
	.ena(\volt_calc|udc_volt[11]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\volt_calc|udc_volt [10]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \volt_calc|udc_volt[10] .lut_mask = "dd88";
defparam \volt_calc|udc_volt[10] .operation_mode = "normal";
defparam \volt_calc|udc_volt[10] .output_mode = "reg_only";
defparam \volt_calc|udc_volt[10] .register_cascade_mode = "off";
defparam \volt_calc|udc_volt[10] .sum_lutc_input = "datac";
defparam \volt_calc|udc_volt[10] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y7_N7
maxii_lcell \fiber_tx|send_volt[10] (
// Equation(s):
// \fiber_tx|Add1~3  = \fiber_tx|send_volt [11] $ (((H1_send_volt[10] & ((\fiber_tx|send_volt [9]) # (\fiber_tx|send_volt [8])))))
// \fiber_tx|send_volt [10] = DFFEAS(\fiber_tx|Add1~3 , GLOBAL(\clk~combout ), VCC, , \fiber_tx|Equal3~0_combout , \volt_calc|udc_volt [10], , , VCC)

	.clk(\clk~combout ),
	.dataa(\fiber_tx|send_volt [9]),
	.datab(\fiber_tx|send_volt [11]),
	.datac(\volt_calc|udc_volt [10]),
	.datad(\fiber_tx|send_volt [8]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fiber_tx|Equal3~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\fiber_tx|Add1~3 ),
	.regout(\fiber_tx|send_volt [10]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \fiber_tx|send_volt[10] .lut_mask = "3c6c";
defparam \fiber_tx|send_volt[10] .operation_mode = "normal";
defparam \fiber_tx|send_volt[10] .output_mode = "reg_and_comb";
defparam \fiber_tx|send_volt[10] .register_cascade_mode = "off";
defparam \fiber_tx|send_volt[10] .sum_lutc_input = "qfbk";
defparam \fiber_tx|send_volt[10] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y8_N5
maxii_lcell \volt_calc|udc_volt[9] (
// Equation(s):
// \volt_calc|udc_volt [9] = DFFEAS(((\volt_calc|always1~0_combout  & ((\volt_calc|Add0~15_combout ))) # (!\volt_calc|always1~0_combout  & (\volt_calc|Add1~15_combout ))), GLOBAL(\clk~combout ), VCC, , \volt_calc|udc_volt[11]~0_combout , \volt_calc|real_volt 
// [9], , , \volt_calc|Equal0~1_combout )

	.clk(\clk~combout ),
	.dataa(\volt_calc|Add1~15_combout ),
	.datab(\volt_calc|Add0~15_combout ),
	.datac(\volt_calc|real_volt [9]),
	.datad(\volt_calc|always1~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\volt_calc|Equal0~1_combout ),
	.ena(\volt_calc|udc_volt[11]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\volt_calc|udc_volt [9]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \volt_calc|udc_volt[9] .lut_mask = "ccaa";
defparam \volt_calc|udc_volt[9] .operation_mode = "normal";
defparam \volt_calc|udc_volt[9] .output_mode = "reg_only";
defparam \volt_calc|udc_volt[9] .register_cascade_mode = "off";
defparam \volt_calc|udc_volt[9] .sum_lutc_input = "datac";
defparam \volt_calc|udc_volt[9] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y7_N8
maxii_lcell \fiber_tx|send_volt[9] (
// Equation(s):
// \fiber_tx|Add1~2  = (\fiber_tx|send_volt [10] $ (((H1_send_volt[9]) # (\fiber_tx|send_volt [8]))))
// \fiber_tx|send_volt [9] = DFFEAS(\fiber_tx|Add1~2 , GLOBAL(\clk~combout ), VCC, , \fiber_tx|Equal3~0_combout , \volt_calc|udc_volt [9], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\fiber_tx|send_volt [10]),
	.datac(\volt_calc|udc_volt [9]),
	.datad(\fiber_tx|send_volt [8]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fiber_tx|Equal3~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\fiber_tx|Add1~2 ),
	.regout(\fiber_tx|send_volt [9]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \fiber_tx|send_volt[9] .lut_mask = "333c";
defparam \fiber_tx|send_volt[9] .operation_mode = "normal";
defparam \fiber_tx|send_volt[9] .output_mode = "reg_and_comb";
defparam \fiber_tx|send_volt[9] .register_cascade_mode = "off";
defparam \fiber_tx|send_volt[9] .sum_lutc_input = "qfbk";
defparam \fiber_tx|send_volt[9] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y8_N7
maxii_lcell \volt_calc|udc_volt[6] (
// Equation(s):
// \volt_calc|udc_volt [6] = DFFEAS(((\volt_calc|always1~0_combout  & ((\volt_calc|Add0~10_combout ))) # (!\volt_calc|always1~0_combout  & (\volt_calc|Add1~10_combout ))), GLOBAL(\clk~combout ), VCC, , \volt_calc|udc_volt[11]~0_combout , \volt_calc|real_volt 
// [6], , , \volt_calc|Equal0~1_combout )

	.clk(\clk~combout ),
	.dataa(\volt_calc|Add1~10_combout ),
	.datab(\volt_calc|Add0~10_combout ),
	.datac(\volt_calc|real_volt [6]),
	.datad(\volt_calc|always1~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\volt_calc|Equal0~1_combout ),
	.ena(\volt_calc|udc_volt[11]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\volt_calc|udc_volt [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \volt_calc|udc_volt[6] .lut_mask = "ccaa";
defparam \volt_calc|udc_volt[6] .operation_mode = "normal";
defparam \volt_calc|udc_volt[6] .output_mode = "reg_only";
defparam \volt_calc|udc_volt[6] .register_cascade_mode = "off";
defparam \volt_calc|udc_volt[6] .sum_lutc_input = "datac";
defparam \volt_calc|udc_volt[6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y7_N1
maxii_lcell \fiber_tx|send_volt[6] (
// Equation(s):
// \fiber_tx|send_volt [6] = DFFEAS((((\volt_calc|udc_volt [6]))), GLOBAL(\clk~combout ), VCC, , \fiber_tx|Equal3~0_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\volt_calc|udc_volt [6]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fiber_tx|Equal3~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\fiber_tx|send_volt [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \fiber_tx|send_volt[6] .lut_mask = "ff00";
defparam \fiber_tx|send_volt[6] .operation_mode = "normal";
defparam \fiber_tx|send_volt[6] .output_mode = "reg_only";
defparam \fiber_tx|send_volt[6] .register_cascade_mode = "off";
defparam \fiber_tx|send_volt[6] .sum_lutc_input = "datac";
defparam \fiber_tx|send_volt[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y8_N8
maxii_lcell \volt_calc|udc_volt[7] (
// Equation(s):
// \volt_calc|udc_volt [7] = DFFEAS((\volt_calc|always1~0_combout  & (\volt_calc|Add0~5_combout )) # (!\volt_calc|always1~0_combout  & (((\volt_calc|Add1~5_combout )))), GLOBAL(\clk~combout ), VCC, , \volt_calc|udc_volt[11]~0_combout , \volt_calc|real_volt 
// [7], , , \volt_calc|Equal0~1_combout )

	.clk(\clk~combout ),
	.dataa(\volt_calc|always1~0_combout ),
	.datab(\volt_calc|Add0~5_combout ),
	.datac(\volt_calc|real_volt [7]),
	.datad(\volt_calc|Add1~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\volt_calc|Equal0~1_combout ),
	.ena(\volt_calc|udc_volt[11]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\volt_calc|udc_volt [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \volt_calc|udc_volt[7] .lut_mask = "dd88";
defparam \volt_calc|udc_volt[7] .operation_mode = "normal";
defparam \volt_calc|udc_volt[7] .output_mode = "reg_only";
defparam \volt_calc|udc_volt[7] .register_cascade_mode = "off";
defparam \volt_calc|udc_volt[7] .sum_lutc_input = "datac";
defparam \volt_calc|udc_volt[7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y7_N5
maxii_lcell \fiber_tx|send_volt[7] (
// Equation(s):
// \fiber_tx|Mux0~3  = (\fiber_tx|send_nums [1] & (((\fiber_tx|send_nums [0])))) # (!\fiber_tx|send_nums [1] & ((\fiber_tx|send_nums [0] & ((H1_send_volt[7]))) # (!\fiber_tx|send_nums [0] & (\fiber_tx|send_volt [6]))))
// \fiber_tx|send_volt [7] = DFFEAS(\fiber_tx|Mux0~3 , GLOBAL(\clk~combout ), VCC, , \fiber_tx|Equal3~0_combout , \volt_calc|udc_volt [7], , , VCC)

	.clk(\clk~combout ),
	.dataa(\fiber_tx|send_nums [1]),
	.datab(\fiber_tx|send_volt [6]),
	.datac(\volt_calc|udc_volt [7]),
	.datad(\fiber_tx|send_nums [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fiber_tx|Equal3~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\fiber_tx|Mux0~3 ),
	.regout(\fiber_tx|send_volt [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \fiber_tx|send_volt[7] .lut_mask = "fa44";
defparam \fiber_tx|send_volt[7] .operation_mode = "normal";
defparam \fiber_tx|send_volt[7] .output_mode = "reg_and_comb";
defparam \fiber_tx|send_volt[7] .register_cascade_mode = "off";
defparam \fiber_tx|send_volt[7] .sum_lutc_input = "qfbk";
defparam \fiber_tx|send_volt[7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y7_N3
maxii_lcell \fiber_tx|Mux0~4 (
// Equation(s):
// \fiber_tx|Mux0~4_combout  = (\fiber_tx|send_nums [1] & ((\fiber_tx|Mux0~3  & (\fiber_tx|send_volt [9])) # (!\fiber_tx|Mux0~3  & ((\fiber_tx|send_volt [8]))))) # (!\fiber_tx|send_nums [1] & (((\fiber_tx|Mux0~3 ))))

	.clk(gnd),
	.dataa(\fiber_tx|send_volt [9]),
	.datab(\fiber_tx|send_nums [1]),
	.datac(\fiber_tx|Mux0~3 ),
	.datad(\fiber_tx|send_volt [8]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\fiber_tx|Mux0~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \fiber_tx|Mux0~4 .lut_mask = "bcb0";
defparam \fiber_tx|Mux0~4 .operation_mode = "normal";
defparam \fiber_tx|Mux0~4 .output_mode = "comb_only";
defparam \fiber_tx|Mux0~4 .register_cascade_mode = "off";
defparam \fiber_tx|Mux0~4 .sum_lutc_input = "datac";
defparam \fiber_tx|Mux0~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y7_N2
maxii_lcell \fiber_tx|Mux0~9 (
// Equation(s):
// \fiber_tx|Mux0~9_combout  = (\fiber_tx|send_nums [1]) # ((\fiber_tx|send_nums [0] & (\fiber_tx|send_volt [11])) # (!\fiber_tx|send_nums [0] & ((\fiber_tx|send_volt [10]))))

	.clk(gnd),
	.dataa(\fiber_tx|send_volt [11]),
	.datab(\fiber_tx|send_nums [1]),
	.datac(\fiber_tx|send_volt [10]),
	.datad(\fiber_tx|send_nums [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\fiber_tx|Mux0~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \fiber_tx|Mux0~9 .lut_mask = "eefc";
defparam \fiber_tx|Mux0~9 .operation_mode = "normal";
defparam \fiber_tx|Mux0~9 .output_mode = "comb_only";
defparam \fiber_tx|Mux0~9 .register_cascade_mode = "off";
defparam \fiber_tx|Mux0~9 .sum_lutc_input = "datac";
defparam \fiber_tx|Mux0~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y8_N4
maxii_lcell \volt_calc|udc_volt[1] (
// Equation(s):
// \volt_calc|udc_volt [1] = DFFEAS(((\volt_calc|always1~0_combout  & ((\volt_calc|Add0~40_combout ))) # (!\volt_calc|always1~0_combout  & (\volt_calc|Add1~40_combout ))), GLOBAL(\clk~combout ), VCC, , \volt_calc|udc_volt[11]~0_combout , \volt_calc|real_volt 
// [1], , , \volt_calc|Equal0~1_combout )

	.clk(\clk~combout ),
	.dataa(\volt_calc|Add1~40_combout ),
	.datab(\volt_calc|Add0~40_combout ),
	.datac(\volt_calc|real_volt [1]),
	.datad(\volt_calc|always1~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\volt_calc|Equal0~1_combout ),
	.ena(\volt_calc|udc_volt[11]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\volt_calc|udc_volt [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \volt_calc|udc_volt[1] .lut_mask = "ccaa";
defparam \volt_calc|udc_volt[1] .operation_mode = "normal";
defparam \volt_calc|udc_volt[1] .output_mode = "reg_only";
defparam \volt_calc|udc_volt[1] .register_cascade_mode = "off";
defparam \volt_calc|udc_volt[1] .sum_lutc_input = "datac";
defparam \volt_calc|udc_volt[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y8_N0
maxii_lcell \volt_calc|udc_volt~1 (
// Equation(s):
// \volt_calc|udc_volt~1_combout  = (!\DSW~combout [5] & ((\volt_calc|LessThan1~3 ) # ((\volt_calc|Equal0~0_combout  & !\DSW~combout [4]))))

	.clk(gnd),
	.dataa(\volt_calc|Equal0~0_combout ),
	.datab(\DSW~combout [4]),
	.datac(\DSW~combout [5]),
	.datad(\volt_calc|LessThan1~3 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\volt_calc|udc_volt~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \volt_calc|udc_volt~1 .lut_mask = "0f02";
defparam \volt_calc|udc_volt~1 .operation_mode = "normal";
defparam \volt_calc|udc_volt~1 .output_mode = "comb_only";
defparam \volt_calc|udc_volt~1 .register_cascade_mode = "off";
defparam \volt_calc|udc_volt~1 .sum_lutc_input = "datac";
defparam \volt_calc|udc_volt~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y8_N2
maxii_lcell \volt_calc|udc_volt[0] (
// Equation(s):
// \volt_calc|udc_volt [0] = DFFEAS((\volt_calc|always1~0_combout  & (((\volt_calc|real_volt [0])))) # (!\volt_calc|always1~0_combout  & ((\volt_calc|udc_volt~1_combout  & ((\volt_calc|real_volt [0]))) # (!\volt_calc|udc_volt~1_combout  & 
// (\volt_calc|udc_volt [0])))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\volt_calc|always1~0_combout ),
	.datab(\volt_calc|udc_volt [0]),
	.datac(\volt_calc|udc_volt~1_combout ),
	.datad(\volt_calc|real_volt [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\volt_calc|udc_volt [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \volt_calc|udc_volt[0] .lut_mask = "fe04";
defparam \volt_calc|udc_volt[0] .operation_mode = "normal";
defparam \volt_calc|udc_volt[0] .output_mode = "reg_only";
defparam \volt_calc|udc_volt[0] .register_cascade_mode = "off";
defparam \volt_calc|udc_volt[0] .sum_lutc_input = "datac";
defparam \volt_calc|udc_volt[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y7_N0
maxii_lcell \fiber_tx|send_volt[0] (
// Equation(s):
// \fiber_tx|send_volt [0] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \fiber_tx|Equal3~0_combout , \volt_calc|udc_volt [0], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\volt_calc|udc_volt [0]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fiber_tx|Equal3~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\fiber_tx|send_volt [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \fiber_tx|send_volt[0] .lut_mask = "0000";
defparam \fiber_tx|send_volt[0] .operation_mode = "normal";
defparam \fiber_tx|send_volt[0] .output_mode = "reg_only";
defparam \fiber_tx|send_volt[0] .register_cascade_mode = "off";
defparam \fiber_tx|send_volt[0] .sum_lutc_input = "datac";
defparam \fiber_tx|send_volt[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y7_N3
maxii_lcell \fiber_tx|send_volt[1] (
// Equation(s):
// \fiber_tx|Mux0~7  = (\fiber_tx|send_nums [1] & ((\fiber_tx|send_nums [0] & (H1_send_volt[1])) # (!\fiber_tx|send_nums [0] & ((\fiber_tx|send_volt [0]))))) # (!\fiber_tx|send_nums [1] & (!\fiber_tx|send_nums [0]))
// \fiber_tx|send_volt [1] = DFFEAS(\fiber_tx|Mux0~7 , GLOBAL(\clk~combout ), VCC, , \fiber_tx|Equal3~0_combout , \volt_calc|udc_volt [1], , , VCC)

	.clk(\clk~combout ),
	.dataa(\fiber_tx|send_nums [1]),
	.datab(\fiber_tx|send_nums [0]),
	.datac(\volt_calc|udc_volt [1]),
	.datad(\fiber_tx|send_volt [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fiber_tx|Equal3~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\fiber_tx|Mux0~7 ),
	.regout(\fiber_tx|send_volt [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \fiber_tx|send_volt[1] .lut_mask = "b391";
defparam \fiber_tx|send_volt[1] .operation_mode = "normal";
defparam \fiber_tx|send_volt[1] .output_mode = "reg_and_comb";
defparam \fiber_tx|send_volt[1] .register_cascade_mode = "off";
defparam \fiber_tx|send_volt[1] .sum_lutc_input = "qfbk";
defparam \fiber_tx|send_volt[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y8_N7
maxii_lcell \volt_calc|udc_volt[5] (
// Equation(s):
// \volt_calc|udc_volt [5] = DFFEAS((\volt_calc|always1~0_combout  & (\volt_calc|Add0~35_combout )) # (!\volt_calc|always1~0_combout  & (((\volt_calc|Add1~35_combout )))), GLOBAL(\clk~combout ), VCC, , \volt_calc|udc_volt[11]~0_combout , \volt_calc|real_volt 
// [5], , , \volt_calc|Equal0~1_combout )

	.clk(\clk~combout ),
	.dataa(\volt_calc|always1~0_combout ),
	.datab(\volt_calc|Add0~35_combout ),
	.datac(\volt_calc|real_volt [5]),
	.datad(\volt_calc|Add1~35_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\volt_calc|Equal0~1_combout ),
	.ena(\volt_calc|udc_volt[11]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\volt_calc|udc_volt [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \volt_calc|udc_volt[5] .lut_mask = "dd88";
defparam \volt_calc|udc_volt[5] .operation_mode = "normal";
defparam \volt_calc|udc_volt[5] .output_mode = "reg_only";
defparam \volt_calc|udc_volt[5] .register_cascade_mode = "off";
defparam \volt_calc|udc_volt[5] .sum_lutc_input = "datac";
defparam \volt_calc|udc_volt[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y7_N1
maxii_lcell \fiber_tx|send_volt[5] (
// Equation(s):
// \fiber_tx|send_volt [5] = DFFEAS((((\volt_calc|udc_volt [5]))), GLOBAL(\clk~combout ), VCC, , \fiber_tx|Equal3~0_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\volt_calc|udc_volt [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fiber_tx|Equal3~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\fiber_tx|send_volt [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \fiber_tx|send_volt[5] .lut_mask = "ff00";
defparam \fiber_tx|send_volt[5] .operation_mode = "normal";
defparam \fiber_tx|send_volt[5] .output_mode = "reg_only";
defparam \fiber_tx|send_volt[5] .register_cascade_mode = "off";
defparam \fiber_tx|send_volt[5] .sum_lutc_input = "datac";
defparam \fiber_tx|send_volt[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y8_N1
maxii_lcell \volt_calc|udc_volt[3] (
// Equation(s):
// \volt_calc|udc_volt [3] = DFFEAS((\volt_calc|always1~0_combout  & (\volt_calc|Add0~20_combout )) # (!\volt_calc|always1~0_combout  & (((\volt_calc|Add1~20_combout )))), GLOBAL(\clk~combout ), VCC, , \volt_calc|udc_volt[11]~0_combout , \volt_calc|real_volt 
// [3], , , \volt_calc|Equal0~1_combout )

	.clk(\clk~combout ),
	.dataa(\volt_calc|always1~0_combout ),
	.datab(\volt_calc|Add0~20_combout ),
	.datac(\volt_calc|real_volt [3]),
	.datad(\volt_calc|Add1~20_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\volt_calc|Equal0~1_combout ),
	.ena(\volt_calc|udc_volt[11]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\volt_calc|udc_volt [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \volt_calc|udc_volt[3] .lut_mask = "dd88";
defparam \volt_calc|udc_volt[3] .operation_mode = "normal";
defparam \volt_calc|udc_volt[3] .output_mode = "reg_only";
defparam \volt_calc|udc_volt[3] .register_cascade_mode = "off";
defparam \volt_calc|udc_volt[3] .sum_lutc_input = "datac";
defparam \volt_calc|udc_volt[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y8_N2
maxii_lcell \volt_calc|udc_volt[2] (
// Equation(s):
// \volt_calc|udc_volt [2] = DFFEAS(((\volt_calc|always1~0_combout  & (\volt_calc|Add0~30_combout )) # (!\volt_calc|always1~0_combout  & ((\volt_calc|Add1~30_combout )))), GLOBAL(\clk~combout ), VCC, , \volt_calc|udc_volt[11]~0_combout , \volt_calc|real_volt 
// [2], , , \volt_calc|Equal0~1_combout )

	.clk(\clk~combout ),
	.dataa(\volt_calc|Add0~30_combout ),
	.datab(\volt_calc|Add1~30_combout ),
	.datac(\volt_calc|real_volt [2]),
	.datad(\volt_calc|always1~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\volt_calc|Equal0~1_combout ),
	.ena(\volt_calc|udc_volt[11]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\volt_calc|udc_volt [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \volt_calc|udc_volt[2] .lut_mask = "aacc";
defparam \volt_calc|udc_volt[2] .operation_mode = "normal";
defparam \volt_calc|udc_volt[2] .output_mode = "reg_only";
defparam \volt_calc|udc_volt[2] .register_cascade_mode = "off";
defparam \volt_calc|udc_volt[2] .sum_lutc_input = "datac";
defparam \volt_calc|udc_volt[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y7_N2
maxii_lcell \fiber_tx|send_volt[2] (
// Equation(s):
// \fiber_tx|send_volt [2] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \fiber_tx|Equal3~0_combout , \volt_calc|udc_volt [2], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\volt_calc|udc_volt [2]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fiber_tx|Equal3~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\fiber_tx|send_volt [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \fiber_tx|send_volt[2] .lut_mask = "0000";
defparam \fiber_tx|send_volt[2] .operation_mode = "normal";
defparam \fiber_tx|send_volt[2] .output_mode = "reg_only";
defparam \fiber_tx|send_volt[2] .register_cascade_mode = "off";
defparam \fiber_tx|send_volt[2] .sum_lutc_input = "datac";
defparam \fiber_tx|send_volt[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y8_N0
maxii_lcell \volt_calc|udc_volt[4] (
// Equation(s):
// \volt_calc|udc_volt [4] = DFFEAS(((\volt_calc|always1~0_combout  & (\volt_calc|Add0~25_combout )) # (!\volt_calc|always1~0_combout  & ((\volt_calc|Add1~25_combout )))), GLOBAL(\clk~combout ), VCC, , \volt_calc|udc_volt[11]~0_combout , \volt_calc|real_volt 
// [4], , , \volt_calc|Equal0~1_combout )

	.clk(\clk~combout ),
	.dataa(\volt_calc|Add0~25_combout ),
	.datab(\volt_calc|Add1~25_combout ),
	.datac(\volt_calc|real_volt [4]),
	.datad(\volt_calc|always1~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\volt_calc|Equal0~1_combout ),
	.ena(\volt_calc|udc_volt[11]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\volt_calc|udc_volt [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \volt_calc|udc_volt[4] .lut_mask = "aacc";
defparam \volt_calc|udc_volt[4] .operation_mode = "normal";
defparam \volt_calc|udc_volt[4] .output_mode = "reg_only";
defparam \volt_calc|udc_volt[4] .register_cascade_mode = "off";
defparam \volt_calc|udc_volt[4] .sum_lutc_input = "datac";
defparam \volt_calc|udc_volt[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y7_N4
maxii_lcell \fiber_tx|send_volt[4] (
// Equation(s):
// \fiber_tx|Mux0~5  = (\fiber_tx|send_nums [0] & (((\fiber_tx|send_nums [1])))) # (!\fiber_tx|send_nums [0] & ((\fiber_tx|send_nums [1] & ((H1_send_volt[4]))) # (!\fiber_tx|send_nums [1] & (\fiber_tx|send_volt [2]))))
// \fiber_tx|send_volt [4] = DFFEAS(\fiber_tx|Mux0~5 , GLOBAL(\clk~combout ), VCC, , \fiber_tx|Equal3~0_combout , \volt_calc|udc_volt [4], , , VCC)

	.clk(\clk~combout ),
	.dataa(\fiber_tx|send_volt [2]),
	.datab(\fiber_tx|send_nums [0]),
	.datac(\volt_calc|udc_volt [4]),
	.datad(\fiber_tx|send_nums [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fiber_tx|Equal3~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\fiber_tx|Mux0~5 ),
	.regout(\fiber_tx|send_volt [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \fiber_tx|send_volt[4] .lut_mask = "fc22";
defparam \fiber_tx|send_volt[4] .operation_mode = "normal";
defparam \fiber_tx|send_volt[4] .output_mode = "reg_and_comb";
defparam \fiber_tx|send_volt[4] .register_cascade_mode = "off";
defparam \fiber_tx|send_volt[4] .sum_lutc_input = "qfbk";
defparam \fiber_tx|send_volt[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y7_N6
maxii_lcell \fiber_tx|send_volt[3] (
// Equation(s):
// \fiber_tx|Mux0~6  = (\fiber_tx|send_nums [0] & ((\fiber_tx|Mux0~5  & (\fiber_tx|send_volt [5])) # (!\fiber_tx|Mux0~5  & ((H1_send_volt[3]))))) # (!\fiber_tx|send_nums [0] & (((\fiber_tx|Mux0~5 ))))
// \fiber_tx|send_volt [3] = DFFEAS(\fiber_tx|Mux0~6 , GLOBAL(\clk~combout ), VCC, , \fiber_tx|Equal3~0_combout , \volt_calc|udc_volt [3], , , VCC)

	.clk(\clk~combout ),
	.dataa(\fiber_tx|send_volt [5]),
	.datab(\fiber_tx|send_nums [0]),
	.datac(\volt_calc|udc_volt [3]),
	.datad(\fiber_tx|Mux0~5 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fiber_tx|Equal3~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\fiber_tx|Mux0~6 ),
	.regout(\fiber_tx|send_volt [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \fiber_tx|send_volt[3] .lut_mask = "bbc0";
defparam \fiber_tx|send_volt[3] .operation_mode = "normal";
defparam \fiber_tx|send_volt[3] .output_mode = "reg_and_comb";
defparam \fiber_tx|send_volt[3] .register_cascade_mode = "off";
defparam \fiber_tx|send_volt[3] .sum_lutc_input = "qfbk";
defparam \fiber_tx|send_volt[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y7_N7
maxii_lcell \fiber_tx|Mux0~8 (
// Equation(s):
// \fiber_tx|Mux0~8_combout  = (\fiber_tx|send_nums [2] & (((\fiber_tx|send_nums [3]) # (\fiber_tx|Mux0~6 )))) # (!\fiber_tx|send_nums [2] & (\fiber_tx|Mux0~7  & (!\fiber_tx|send_nums [3])))

	.clk(gnd),
	.dataa(\fiber_tx|send_nums [2]),
	.datab(\fiber_tx|Mux0~7 ),
	.datac(\fiber_tx|send_nums [3]),
	.datad(\fiber_tx|Mux0~6 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\fiber_tx|Mux0~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \fiber_tx|Mux0~8 .lut_mask = "aea4";
defparam \fiber_tx|Mux0~8 .operation_mode = "normal";
defparam \fiber_tx|Mux0~8 .output_mode = "comb_only";
defparam \fiber_tx|Mux0~8 .register_cascade_mode = "off";
defparam \fiber_tx|Mux0~8 .sum_lutc_input = "datac";
defparam \fiber_tx|Mux0~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y7_N8
maxii_lcell \fiber_tx|Mux0~10 (
// Equation(s):
// \fiber_tx|Mux0~10_combout  = (\fiber_tx|send_nums [3] & ((\fiber_tx|Mux0~8_combout  & ((\fiber_tx|Mux0~9_combout ))) # (!\fiber_tx|Mux0~8_combout  & (\fiber_tx|Mux0~4_combout )))) # (!\fiber_tx|send_nums [3] & (((\fiber_tx|Mux0~8_combout ))))

	.clk(gnd),
	.dataa(\fiber_tx|Mux0~4_combout ),
	.datab(\fiber_tx|Mux0~9_combout ),
	.datac(\fiber_tx|send_nums [3]),
	.datad(\fiber_tx|Mux0~8_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\fiber_tx|Mux0~10_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \fiber_tx|Mux0~10 .lut_mask = "cfa0";
defparam \fiber_tx|Mux0~10 .operation_mode = "normal";
defparam \fiber_tx|Mux0~10 .output_mode = "comb_only";
defparam \fiber_tx|Mux0~10 .register_cascade_mode = "off";
defparam \fiber_tx|Mux0~10 .sum_lutc_input = "datac";
defparam \fiber_tx|Mux0~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y7_N9
maxii_lcell \fiber_tx|Mux0~11 (
// Equation(s):
// \fiber_tx|Mux0~11_combout  = (\fiber_tx|send_nums [6]) # ((!\fiber_tx|send_nums [5] & (!\fiber_tx|send_nums [4] & \fiber_tx|Mux0~10_combout )))

	.clk(gnd),
	.dataa(\fiber_tx|send_nums [5]),
	.datab(\fiber_tx|send_nums [4]),
	.datac(\fiber_tx|send_nums [6]),
	.datad(\fiber_tx|Mux0~10_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\fiber_tx|Mux0~11_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \fiber_tx|Mux0~11 .lut_mask = "f1f0";
defparam \fiber_tx|Mux0~11 .operation_mode = "normal";
defparam \fiber_tx|Mux0~11 .output_mode = "comb_only";
defparam \fiber_tx|Mux0~11 .register_cascade_mode = "off";
defparam \fiber_tx|Mux0~11 .sum_lutc_input = "datac";
defparam \fiber_tx|Mux0~11 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_72,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \HOT_1~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\HOT_1~combout ),
	.padio(HOT_1));
// synopsys translate_off
defparam \HOT_1~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X13_Y2_N5
maxii_lcell \div_1us|Add0~20 (
// Equation(s):
// \div_1us|Add0~20_combout  = \fiber_tx|cnt_4m [0] $ ((\div_1us|cnt_time [1]))
// \div_1us|Add0~22  = CARRY((\fiber_tx|cnt_4m [0] & (\div_1us|cnt_time [1])))
// \div_1us|Add0~22COUT1_31  = CARRY((\fiber_tx|cnt_4m [0] & (\div_1us|cnt_time [1])))

	.clk(gnd),
	.dataa(\fiber_tx|cnt_4m [0]),
	.datab(\div_1us|cnt_time [1]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\div_1us|Add0~20_combout ),
	.regout(),
	.cout(),
	.cout0(\div_1us|Add0~22 ),
	.cout1(\div_1us|Add0~22COUT1_31 ));
// synopsys translate_off
defparam \div_1us|Add0~20 .lut_mask = "6688";
defparam \div_1us|Add0~20 .operation_mode = "arithmetic";
defparam \div_1us|Add0~20 .output_mode = "comb_only";
defparam \div_1us|Add0~20 .register_cascade_mode = "off";
defparam \div_1us|Add0~20 .sum_lutc_input = "datac";
defparam \div_1us|Add0~20 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y2_N2
maxii_lcell \div_1us|cnt_time[1] (
// Equation(s):
// \div_1us|cnt_time [1] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , , \div_1us|Add0~20_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\div_1us|Add0~20_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\div_1us|cnt_time [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \div_1us|cnt_time[1] .lut_mask = "0000";
defparam \div_1us|cnt_time[1] .operation_mode = "normal";
defparam \div_1us|cnt_time[1] .output_mode = "reg_only";
defparam \div_1us|cnt_time[1] .register_cascade_mode = "off";
defparam \div_1us|cnt_time[1] .sum_lutc_input = "datac";
defparam \div_1us|cnt_time[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y2_N6
maxii_lcell \div_1us|Add0~15 (
// Equation(s):
// \div_1us|Add0~15_combout  = (\div_1us|cnt_time [2] $ ((\div_1us|Add0~22 )))
// \div_1us|Add0~17  = CARRY(((!\div_1us|Add0~22 ) # (!\div_1us|cnt_time [2])))
// \div_1us|Add0~17COUT1_33  = CARRY(((!\div_1us|Add0~22COUT1_31 ) # (!\div_1us|cnt_time [2])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\div_1us|cnt_time [2]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\div_1us|Add0~22 ),
	.cin1(\div_1us|Add0~22COUT1_31 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\div_1us|Add0~15_combout ),
	.regout(),
	.cout(),
	.cout0(\div_1us|Add0~17 ),
	.cout1(\div_1us|Add0~17COUT1_33 ));
// synopsys translate_off
defparam \div_1us|Add0~15 .cin0_used = "true";
defparam \div_1us|Add0~15 .cin1_used = "true";
defparam \div_1us|Add0~15 .lut_mask = "3c3f";
defparam \div_1us|Add0~15 .operation_mode = "arithmetic";
defparam \div_1us|Add0~15 .output_mode = "comb_only";
defparam \div_1us|Add0~15 .register_cascade_mode = "off";
defparam \div_1us|Add0~15 .sum_lutc_input = "cin";
defparam \div_1us|Add0~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y2_N7
maxii_lcell \div_1us|Add0~5 (
// Equation(s):
// \div_1us|Add0~5_combout  = (\div_1us|cnt_time [3] $ ((!\div_1us|Add0~17 )))
// \div_1us|Add0~7  = CARRY(((\div_1us|cnt_time [3] & !\div_1us|Add0~17 )))
// \div_1us|Add0~7COUT1_35  = CARRY(((\div_1us|cnt_time [3] & !\div_1us|Add0~17COUT1_33 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\div_1us|cnt_time [3]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\div_1us|Add0~17 ),
	.cin1(\div_1us|Add0~17COUT1_33 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\div_1us|Add0~5_combout ),
	.regout(),
	.cout(),
	.cout0(\div_1us|Add0~7 ),
	.cout1(\div_1us|Add0~7COUT1_35 ));
// synopsys translate_off
defparam \div_1us|Add0~5 .cin0_used = "true";
defparam \div_1us|Add0~5 .cin1_used = "true";
defparam \div_1us|Add0~5 .lut_mask = "c30c";
defparam \div_1us|Add0~5 .operation_mode = "arithmetic";
defparam \div_1us|Add0~5 .output_mode = "comb_only";
defparam \div_1us|Add0~5 .register_cascade_mode = "off";
defparam \div_1us|Add0~5 .sum_lutc_input = "cin";
defparam \div_1us|Add0~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y2_N0
maxii_lcell \div_1us|cnt_time[3] (
// Equation(s):
// \div_1us|cnt_time [3] = DFFEAS((\div_1us|Add0~5_combout  & ((\div_1us|Equal0~0 ) # ((!\div_1us|cnt_time [2]) # (!\div_1us|cnt_time [1])))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\div_1us|Equal0~0 ),
	.datab(\div_1us|cnt_time [1]),
	.datac(\div_1us|Add0~5_combout ),
	.datad(\div_1us|cnt_time [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\div_1us|cnt_time [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \div_1us|cnt_time[3] .lut_mask = "b0f0";
defparam \div_1us|cnt_time[3] .operation_mode = "normal";
defparam \div_1us|cnt_time[3] .output_mode = "reg_only";
defparam \div_1us|cnt_time[3] .register_cascade_mode = "off";
defparam \div_1us|cnt_time[3] .sum_lutc_input = "datac";
defparam \div_1us|cnt_time[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y2_N8
maxii_lcell \div_1us|Add0~0 (
// Equation(s):
// \div_1us|Add0~0_combout  = \div_1us|cnt_time [4] $ ((((\div_1us|Add0~7 ))))
// \div_1us|Add0~2  = CARRY(((!\div_1us|Add0~7 )) # (!\div_1us|cnt_time [4]))
// \div_1us|Add0~2COUT1_37  = CARRY(((!\div_1us|Add0~7COUT1_35 )) # (!\div_1us|cnt_time [4]))

	.clk(gnd),
	.dataa(\div_1us|cnt_time [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\div_1us|Add0~7 ),
	.cin1(\div_1us|Add0~7COUT1_35 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\div_1us|Add0~0_combout ),
	.regout(),
	.cout(),
	.cout0(\div_1us|Add0~2 ),
	.cout1(\div_1us|Add0~2COUT1_37 ));
// synopsys translate_off
defparam \div_1us|Add0~0 .cin0_used = "true";
defparam \div_1us|Add0~0 .cin1_used = "true";
defparam \div_1us|Add0~0 .lut_mask = "5a5f";
defparam \div_1us|Add0~0 .operation_mode = "arithmetic";
defparam \div_1us|Add0~0 .output_mode = "comb_only";
defparam \div_1us|Add0~0 .register_cascade_mode = "off";
defparam \div_1us|Add0~0 .sum_lutc_input = "cin";
defparam \div_1us|Add0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y2_N9
maxii_lcell \div_1us|Add0~10 (
// Equation(s):
// \div_1us|Add0~10_combout  = ((\div_1us|Add0~2  $ (!\div_1us|cnt_time [5])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\div_1us|cnt_time [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\div_1us|Add0~2 ),
	.cin1(\div_1us|Add0~2COUT1_37 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\div_1us|Add0~10_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \div_1us|Add0~10 .cin0_used = "true";
defparam \div_1us|Add0~10 .cin1_used = "true";
defparam \div_1us|Add0~10 .lut_mask = "f00f";
defparam \div_1us|Add0~10 .operation_mode = "normal";
defparam \div_1us|Add0~10 .output_mode = "comb_only";
defparam \div_1us|Add0~10 .register_cascade_mode = "off";
defparam \div_1us|Add0~10 .sum_lutc_input = "cin";
defparam \div_1us|Add0~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y2_N3
maxii_lcell \div_1us|cnt_time[5] (
// Equation(s):
// \div_1us|cnt_time [5] = DFFEAS((\div_1us|Add0~10_combout  & ((\div_1us|Equal0~0 ) # ((!\div_1us|cnt_time [2]) # (!\div_1us|cnt_time [1])))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\div_1us|Equal0~0 ),
	.datab(\div_1us|cnt_time [1]),
	.datac(\div_1us|Add0~10_combout ),
	.datad(\div_1us|cnt_time [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\div_1us|cnt_time [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \div_1us|cnt_time[5] .lut_mask = "b0f0";
defparam \div_1us|cnt_time[5] .operation_mode = "normal";
defparam \div_1us|cnt_time[5] .output_mode = "reg_only";
defparam \div_1us|cnt_time[5] .register_cascade_mode = "off";
defparam \div_1us|cnt_time[5] .sum_lutc_input = "datac";
defparam \div_1us|cnt_time[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y2_N4
maxii_lcell \div_1us|cnt_time[4] (
// Equation(s):
// \div_1us|Equal0~0  = ((\div_1us|cnt_time [3]) # ((E1_cnt_time[4]) # (!\div_1us|cnt_time [5]))) # (!\fiber_tx|cnt_4m [0])
// \div_1us|cnt_time [4] = DFFEAS(\div_1us|Equal0~0 , GLOBAL(\clk~combout ), VCC, , , \div_1us|Add0~0_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(\fiber_tx|cnt_4m [0]),
	.datab(\div_1us|cnt_time [3]),
	.datac(\div_1us|Add0~0_combout ),
	.datad(\div_1us|cnt_time [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\div_1us|Equal0~0 ),
	.regout(\div_1us|cnt_time [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \div_1us|cnt_time[4] .lut_mask = "fdff";
defparam \div_1us|cnt_time[4] .operation_mode = "normal";
defparam \div_1us|cnt_time[4] .output_mode = "reg_and_comb";
defparam \div_1us|cnt_time[4] .register_cascade_mode = "off";
defparam \div_1us|cnt_time[4] .sum_lutc_input = "qfbk";
defparam \div_1us|cnt_time[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y2_N1
maxii_lcell \div_1us|cnt_time[2] (
// Equation(s):
// \div_1us|Equal0~1  = (((\div_1us|Equal0~0 ) # (!E1_cnt_time[2])) # (!\div_1us|cnt_time [1]))
// \div_1us|cnt_time [2] = DFFEAS(\div_1us|Equal0~1 , GLOBAL(\clk~combout ), VCC, , , \div_1us|Add0~15_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\div_1us|cnt_time [1]),
	.datac(\div_1us|Add0~15_combout ),
	.datad(\div_1us|Equal0~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\div_1us|Equal0~1 ),
	.regout(\div_1us|cnt_time [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \div_1us|cnt_time[2] .lut_mask = "ff3f";
defparam \div_1us|cnt_time[2] .operation_mode = "normal";
defparam \div_1us|cnt_time[2] .output_mode = "reg_and_comb";
defparam \div_1us|cnt_time[2] .register_cascade_mode = "off";
defparam \div_1us|cnt_time[2] .sum_lutc_input = "qfbk";
defparam \div_1us|cnt_time[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y1_N0
maxii_lcell \div_1us|Add1~25 (
// Equation(s):
// \div_1us|Add1~25_combout  = (\div_1us|cnt_time1ms [5] $ ((\div_1us|Add1~32 )))
// \div_1us|Add1~27  = CARRY(((!\div_1us|Add1~32 ) # (!\div_1us|cnt_time1ms [5])))
// \div_1us|Add1~27COUT1_73  = CARRY(((!\div_1us|Add1~32 ) # (!\div_1us|cnt_time1ms [5])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\div_1us|cnt_time1ms [5]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\div_1us|Add1~32 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\div_1us|Add1~25_combout ),
	.regout(),
	.cout(),
	.cout0(\div_1us|Add1~27 ),
	.cout1(\div_1us|Add1~27COUT1_73 ));
// synopsys translate_off
defparam \div_1us|Add1~25 .cin_used = "true";
defparam \div_1us|Add1~25 .lut_mask = "3c3f";
defparam \div_1us|Add1~25 .operation_mode = "arithmetic";
defparam \div_1us|Add1~25 .output_mode = "comb_only";
defparam \div_1us|Add1~25 .register_cascade_mode = "off";
defparam \div_1us|Add1~25 .sum_lutc_input = "cin";
defparam \div_1us|Add1~25 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y1_N7
maxii_lcell \div_1us|cnt_time1ms[5] (
// Equation(s):
// \div_1us|cnt_time1ms [5] = DFFEAS((!\div_1us|Equal1~3_combout  & ((\div_1us|Equal0~1  & (\div_1us|cnt_time1ms [5])) # (!\div_1us|Equal0~1  & ((\div_1us|Add1~25_combout ))))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\div_1us|Equal0~1 ),
	.datab(\div_1us|cnt_time1ms [5]),
	.datac(\div_1us|Add1~25_combout ),
	.datad(\div_1us|Equal1~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\div_1us|cnt_time1ms [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \div_1us|cnt_time1ms[5] .lut_mask = "00d8";
defparam \div_1us|cnt_time1ms[5] .operation_mode = "normal";
defparam \div_1us|cnt_time1ms[5] .output_mode = "reg_only";
defparam \div_1us|cnt_time1ms[5] .register_cascade_mode = "off";
defparam \div_1us|cnt_time1ms[5] .sum_lutc_input = "datac";
defparam \div_1us|cnt_time1ms[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y1_N1
maxii_lcell \div_1us|Add1~20 (
// Equation(s):
// \div_1us|Add1~20_combout  = (\div_1us|cnt_time1ms [6] $ ((!(!\div_1us|Add1~32  & \div_1us|Add1~27 ) # (\div_1us|Add1~32  & \div_1us|Add1~27COUT1_73 ))))
// \div_1us|Add1~22  = CARRY(((\div_1us|cnt_time1ms [6] & !\div_1us|Add1~27 )))
// \div_1us|Add1~22COUT1_75  = CARRY(((\div_1us|cnt_time1ms [6] & !\div_1us|Add1~27COUT1_73 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\div_1us|cnt_time1ms [6]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\div_1us|Add1~32 ),
	.cin0(\div_1us|Add1~27 ),
	.cin1(\div_1us|Add1~27COUT1_73 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\div_1us|Add1~20_combout ),
	.regout(),
	.cout(),
	.cout0(\div_1us|Add1~22 ),
	.cout1(\div_1us|Add1~22COUT1_75 ));
// synopsys translate_off
defparam \div_1us|Add1~20 .cin0_used = "true";
defparam \div_1us|Add1~20 .cin1_used = "true";
defparam \div_1us|Add1~20 .cin_used = "true";
defparam \div_1us|Add1~20 .lut_mask = "c30c";
defparam \div_1us|Add1~20 .operation_mode = "arithmetic";
defparam \div_1us|Add1~20 .output_mode = "comb_only";
defparam \div_1us|Add1~20 .register_cascade_mode = "off";
defparam \div_1us|Add1~20 .sum_lutc_input = "cin";
defparam \div_1us|Add1~20 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y1_N9
maxii_lcell \div_1us|cnt_time1ms[6] (
// Equation(s):
// \div_1us|cnt_time1ms [6] = DFFEAS((!\div_1us|Equal1~3_combout  & ((\div_1us|Equal0~1  & ((\div_1us|cnt_time1ms [6]))) # (!\div_1us|Equal0~1  & (\div_1us|Add1~20_combout )))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\div_1us|Equal0~1 ),
	.datab(\div_1us|Add1~20_combout ),
	.datac(\div_1us|cnt_time1ms [6]),
	.datad(\div_1us|Equal1~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\div_1us|cnt_time1ms [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \div_1us|cnt_time1ms[6] .lut_mask = "00e4";
defparam \div_1us|cnt_time1ms[6] .operation_mode = "normal";
defparam \div_1us|cnt_time1ms[6] .output_mode = "reg_only";
defparam \div_1us|cnt_time1ms[6] .register_cascade_mode = "off";
defparam \div_1us|cnt_time1ms[6] .sum_lutc_input = "datac";
defparam \div_1us|cnt_time1ms[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y1_N2
maxii_lcell \div_1us|Add1~15 (
// Equation(s):
// \div_1us|Add1~15_combout  = (\div_1us|cnt_time1ms [7] $ (((!\div_1us|Add1~32  & \div_1us|Add1~22 ) # (\div_1us|Add1~32  & \div_1us|Add1~22COUT1_75 ))))
// \div_1us|Add1~17  = CARRY(((!\div_1us|Add1~22 ) # (!\div_1us|cnt_time1ms [7])))
// \div_1us|Add1~17COUT1_77  = CARRY(((!\div_1us|Add1~22COUT1_75 ) # (!\div_1us|cnt_time1ms [7])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\div_1us|cnt_time1ms [7]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\div_1us|Add1~32 ),
	.cin0(\div_1us|Add1~22 ),
	.cin1(\div_1us|Add1~22COUT1_75 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\div_1us|Add1~15_combout ),
	.regout(),
	.cout(),
	.cout0(\div_1us|Add1~17 ),
	.cout1(\div_1us|Add1~17COUT1_77 ));
// synopsys translate_off
defparam \div_1us|Add1~15 .cin0_used = "true";
defparam \div_1us|Add1~15 .cin1_used = "true";
defparam \div_1us|Add1~15 .cin_used = "true";
defparam \div_1us|Add1~15 .lut_mask = "3c3f";
defparam \div_1us|Add1~15 .operation_mode = "arithmetic";
defparam \div_1us|Add1~15 .output_mode = "comb_only";
defparam \div_1us|Add1~15 .register_cascade_mode = "off";
defparam \div_1us|Add1~15 .sum_lutc_input = "cin";
defparam \div_1us|Add1~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y1_N8
maxii_lcell \div_1us|cnt_time1ms[7] (
// Equation(s):
// \div_1us|cnt_time1ms [7] = DFFEAS((!\div_1us|Equal1~3_combout  & ((\div_1us|Equal0~1  & (\div_1us|cnt_time1ms [7])) # (!\div_1us|Equal0~1  & ((\div_1us|Add1~15_combout ))))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\div_1us|cnt_time1ms [7]),
	.datab(\div_1us|Add1~15_combout ),
	.datac(\div_1us|Equal0~1 ),
	.datad(\div_1us|Equal1~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\div_1us|cnt_time1ms [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \div_1us|cnt_time1ms[7] .lut_mask = "00ac";
defparam \div_1us|cnt_time1ms[7] .operation_mode = "normal";
defparam \div_1us|cnt_time1ms[7] .output_mode = "reg_only";
defparam \div_1us|cnt_time1ms[7] .register_cascade_mode = "off";
defparam \div_1us|cnt_time1ms[7] .sum_lutc_input = "datac";
defparam \div_1us|cnt_time1ms[7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y1_N3
maxii_lcell \div_1us|Add1~10 (
// Equation(s):
// \div_1us|Add1~10_combout  = \div_1us|cnt_time1ms [8] $ ((((!(!\div_1us|Add1~32  & \div_1us|Add1~17 ) # (\div_1us|Add1~32  & \div_1us|Add1~17COUT1_77 )))))
// \div_1us|Add1~12  = CARRY((\div_1us|cnt_time1ms [8] & ((!\div_1us|Add1~17 ))))
// \div_1us|Add1~12COUT1_79  = CARRY((\div_1us|cnt_time1ms [8] & ((!\div_1us|Add1~17COUT1_77 ))))

	.clk(gnd),
	.dataa(\div_1us|cnt_time1ms [8]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\div_1us|Add1~32 ),
	.cin0(\div_1us|Add1~17 ),
	.cin1(\div_1us|Add1~17COUT1_77 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\div_1us|Add1~10_combout ),
	.regout(),
	.cout(),
	.cout0(\div_1us|Add1~12 ),
	.cout1(\div_1us|Add1~12COUT1_79 ));
// synopsys translate_off
defparam \div_1us|Add1~10 .cin0_used = "true";
defparam \div_1us|Add1~10 .cin1_used = "true";
defparam \div_1us|Add1~10 .cin_used = "true";
defparam \div_1us|Add1~10 .lut_mask = "a50a";
defparam \div_1us|Add1~10 .operation_mode = "arithmetic";
defparam \div_1us|Add1~10 .output_mode = "comb_only";
defparam \div_1us|Add1~10 .register_cascade_mode = "off";
defparam \div_1us|Add1~10 .sum_lutc_input = "cin";
defparam \div_1us|Add1~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y1_N6
maxii_lcell \div_1us|cnt_time1ms[8] (
// Equation(s):
// \div_1us|cnt_time1ms [8] = DFFEAS((!\div_1us|Equal1~3_combout  & ((\div_1us|Equal0~1  & ((\div_1us|cnt_time1ms [8]))) # (!\div_1us|Equal0~1  & (\div_1us|Add1~10_combout )))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\div_1us|Add1~10_combout ),
	.datab(\div_1us|Equal1~3_combout ),
	.datac(\div_1us|cnt_time1ms [8]),
	.datad(\div_1us|Equal0~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\div_1us|cnt_time1ms [8]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \div_1us|cnt_time1ms[8] .lut_mask = "3022";
defparam \div_1us|cnt_time1ms[8] .operation_mode = "normal";
defparam \div_1us|cnt_time1ms[8] .output_mode = "reg_only";
defparam \div_1us|cnt_time1ms[8] .register_cascade_mode = "off";
defparam \div_1us|cnt_time1ms[8] .sum_lutc_input = "datac";
defparam \div_1us|cnt_time1ms[8] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y1_N8
maxii_lcell \div_1us|Equal1~0 (
// Equation(s):
// \div_1us|Equal1~0_combout  = (\div_1us|cnt_time1ms [8] & (\div_1us|cnt_time1ms [6] & (\div_1us|cnt_time1ms [5] & \div_1us|cnt_time1ms [7])))

	.clk(gnd),
	.dataa(\div_1us|cnt_time1ms [8]),
	.datab(\div_1us|cnt_time1ms [6]),
	.datac(\div_1us|cnt_time1ms [5]),
	.datad(\div_1us|cnt_time1ms [7]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\div_1us|Equal1~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \div_1us|Equal1~0 .lut_mask = "8000";
defparam \div_1us|Equal1~0 .operation_mode = "normal";
defparam \div_1us|Equal1~0 .output_mode = "comb_only";
defparam \div_1us|Equal1~0 .register_cascade_mode = "off";
defparam \div_1us|Equal1~0 .sum_lutc_input = "datac";
defparam \div_1us|Equal1~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y1_N5
maxii_lcell \div_1us|Add1~45 (
// Equation(s):
// \div_1us|Add1~45_combout  = ((!\div_1us|cnt_time1ms [0]))
// \div_1us|Add1~47  = CARRY(((\div_1us|cnt_time1ms [0])))
// \div_1us|Add1~47COUT1_65  = CARRY(((\div_1us|cnt_time1ms [0])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\div_1us|cnt_time1ms [0]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\div_1us|Add1~45_combout ),
	.regout(),
	.cout(),
	.cout0(\div_1us|Add1~47 ),
	.cout1(\div_1us|Add1~47COUT1_65 ));
// synopsys translate_off
defparam \div_1us|Add1~45 .lut_mask = "33cc";
defparam \div_1us|Add1~45 .operation_mode = "arithmetic";
defparam \div_1us|Add1~45 .output_mode = "comb_only";
defparam \div_1us|Add1~45 .register_cascade_mode = "off";
defparam \div_1us|Add1~45 .sum_lutc_input = "datac";
defparam \div_1us|Add1~45 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y1_N0
maxii_lcell \div_1us|cnt_time1ms[0] (
// Equation(s):
// \div_1us|cnt_time1ms [0] = DFFEAS((!\div_1us|Equal1~3_combout  & ((\div_1us|Equal0~1  & (\div_1us|cnt_time1ms [0])) # (!\div_1us|Equal0~1  & ((\div_1us|Add1~45_combout ))))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\div_1us|Equal0~1 ),
	.datab(\div_1us|cnt_time1ms [0]),
	.datac(\div_1us|Add1~45_combout ),
	.datad(\div_1us|Equal1~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\div_1us|cnt_time1ms [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \div_1us|cnt_time1ms[0] .lut_mask = "00d8";
defparam \div_1us|cnt_time1ms[0] .operation_mode = "normal";
defparam \div_1us|cnt_time1ms[0] .output_mode = "reg_only";
defparam \div_1us|cnt_time1ms[0] .register_cascade_mode = "off";
defparam \div_1us|cnt_time1ms[0] .sum_lutc_input = "datac";
defparam \div_1us|cnt_time1ms[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y1_N4
maxii_lcell \div_1us|Add1~5 (
// Equation(s):
// \div_1us|Add1~5_combout  = (\div_1us|cnt_time1ms [9] $ (((!\div_1us|Add1~32  & \div_1us|Add1~12 ) # (\div_1us|Add1~32  & \div_1us|Add1~12COUT1_79 ))))
// \div_1us|Add1~7  = CARRY(((!\div_1us|Add1~12COUT1_79 ) # (!\div_1us|cnt_time1ms [9])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\div_1us|cnt_time1ms [9]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\div_1us|Add1~32 ),
	.cin0(\div_1us|Add1~12 ),
	.cin1(\div_1us|Add1~12COUT1_79 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\div_1us|Add1~5_combout ),
	.regout(),
	.cout(\div_1us|Add1~7 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \div_1us|Add1~5 .cin0_used = "true";
defparam \div_1us|Add1~5 .cin1_used = "true";
defparam \div_1us|Add1~5 .cin_used = "true";
defparam \div_1us|Add1~5 .lut_mask = "3c3f";
defparam \div_1us|Add1~5 .operation_mode = "arithmetic";
defparam \div_1us|Add1~5 .output_mode = "comb_only";
defparam \div_1us|Add1~5 .register_cascade_mode = "off";
defparam \div_1us|Add1~5 .sum_lutc_input = "cin";
defparam \div_1us|Add1~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y1_N5
maxii_lcell \div_1us|Add1~0 (
// Equation(s):
// \div_1us|Add1~0_combout  = \div_1us|cnt_time1ms [10] $ ((((!\div_1us|Add1~7 ))))

	.clk(gnd),
	.dataa(\div_1us|cnt_time1ms [10]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\div_1us|Add1~7 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\div_1us|Add1~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \div_1us|Add1~0 .cin_used = "true";
defparam \div_1us|Add1~0 .lut_mask = "a5a5";
defparam \div_1us|Add1~0 .operation_mode = "normal";
defparam \div_1us|Add1~0 .output_mode = "comb_only";
defparam \div_1us|Add1~0 .register_cascade_mode = "off";
defparam \div_1us|Add1~0 .sum_lutc_input = "cin";
defparam \div_1us|Add1~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y1_N3
maxii_lcell \div_1us|cnt_time1ms[10] (
// Equation(s):
// \div_1us|cnt_time1ms [10] = DFFEAS((!\div_1us|Equal1~3_combout  & ((\div_1us|Equal0~1  & ((\div_1us|cnt_time1ms [10]))) # (!\div_1us|Equal0~1  & (\div_1us|Add1~0_combout )))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\div_1us|Add1~0_combout ),
	.datab(\div_1us|Equal1~3_combout ),
	.datac(\div_1us|Equal0~1 ),
	.datad(\div_1us|cnt_time1ms [10]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\div_1us|cnt_time1ms [10]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \div_1us|cnt_time1ms[10] .lut_mask = "3202";
defparam \div_1us|cnt_time1ms[10] .operation_mode = "normal";
defparam \div_1us|cnt_time1ms[10] .output_mode = "reg_only";
defparam \div_1us|cnt_time1ms[10] .register_cascade_mode = "off";
defparam \div_1us|cnt_time1ms[10] .sum_lutc_input = "datac";
defparam \div_1us|cnt_time1ms[10] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y1_N9
maxii_lcell \div_1us|Equal1~1 (
// Equation(s):
// \div_1us|Equal1~1_combout  = (\div_1us|cnt_time1ms [9] & (\div_1us|cnt_time1ms [0] & (!\div_1us|cnt_time1ms [4] & !\div_1us|cnt_time1ms [10])))

	.clk(gnd),
	.dataa(\div_1us|cnt_time1ms [9]),
	.datab(\div_1us|cnt_time1ms [0]),
	.datac(\div_1us|cnt_time1ms [4]),
	.datad(\div_1us|cnt_time1ms [10]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\div_1us|Equal1~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \div_1us|Equal1~1 .lut_mask = "0008";
defparam \div_1us|Equal1~1 .operation_mode = "normal";
defparam \div_1us|Equal1~1 .output_mode = "comb_only";
defparam \div_1us|Equal1~1 .register_cascade_mode = "off";
defparam \div_1us|Equal1~1 .sum_lutc_input = "datac";
defparam \div_1us|Equal1~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y1_N6
maxii_lcell \div_1us|Equal1~2 (
// Equation(s):
// \div_1us|Equal1~2_combout  = (((\div_1us|cnt_time1ms [2] & \div_1us|cnt_time1ms [1])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\div_1us|cnt_time1ms [2]),
	.datad(\div_1us|cnt_time1ms [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\div_1us|Equal1~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \div_1us|Equal1~2 .lut_mask = "f000";
defparam \div_1us|Equal1~2 .operation_mode = "normal";
defparam \div_1us|Equal1~2 .output_mode = "comb_only";
defparam \div_1us|Equal1~2 .register_cascade_mode = "off";
defparam \div_1us|Equal1~2 .sum_lutc_input = "datac";
defparam \div_1us|Equal1~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y1_N7
maxii_lcell \div_1us|Equal1~3 (
// Equation(s):
// \div_1us|Equal1~3_combout  = (\div_1us|Equal1~0_combout  & (\div_1us|Equal1~1_combout  & (!\div_1us|cnt_time1ms [3] & \div_1us|Equal1~2_combout )))

	.clk(gnd),
	.dataa(\div_1us|Equal1~0_combout ),
	.datab(\div_1us|Equal1~1_combout ),
	.datac(\div_1us|cnt_time1ms [3]),
	.datad(\div_1us|Equal1~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\div_1us|Equal1~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \div_1us|Equal1~3 .lut_mask = "0800";
defparam \div_1us|Equal1~3 .operation_mode = "normal";
defparam \div_1us|Equal1~3 .output_mode = "comb_only";
defparam \div_1us|Equal1~3 .register_cascade_mode = "off";
defparam \div_1us|Equal1~3 .sum_lutc_input = "datac";
defparam \div_1us|Equal1~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y1_N6
maxii_lcell \div_1us|Add1~50 (
// Equation(s):
// \div_1us|Add1~50_combout  = \div_1us|cnt_time1ms [1] $ ((((\div_1us|Add1~47 ))))
// \div_1us|Add1~52  = CARRY(((!\div_1us|Add1~47 )) # (!\div_1us|cnt_time1ms [1]))
// \div_1us|Add1~52COUT1_67  = CARRY(((!\div_1us|Add1~47COUT1_65 )) # (!\div_1us|cnt_time1ms [1]))

	.clk(gnd),
	.dataa(\div_1us|cnt_time1ms [1]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\div_1us|Add1~47 ),
	.cin1(\div_1us|Add1~47COUT1_65 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\div_1us|Add1~50_combout ),
	.regout(),
	.cout(),
	.cout0(\div_1us|Add1~52 ),
	.cout1(\div_1us|Add1~52COUT1_67 ));
// synopsys translate_off
defparam \div_1us|Add1~50 .cin0_used = "true";
defparam \div_1us|Add1~50 .cin1_used = "true";
defparam \div_1us|Add1~50 .lut_mask = "5a5f";
defparam \div_1us|Add1~50 .operation_mode = "arithmetic";
defparam \div_1us|Add1~50 .output_mode = "comb_only";
defparam \div_1us|Add1~50 .register_cascade_mode = "off";
defparam \div_1us|Add1~50 .sum_lutc_input = "cin";
defparam \div_1us|Add1~50 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y1_N3
maxii_lcell \div_1us|cnt_time1ms[1] (
// Equation(s):
// \div_1us|cnt_time1ms [1] = DFFEAS((!\div_1us|Equal1~3_combout  & ((\div_1us|Equal0~1  & ((\div_1us|cnt_time1ms [1]))) # (!\div_1us|Equal0~1  & (\div_1us|Add1~50_combout )))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\div_1us|Equal0~1 ),
	.datab(\div_1us|Equal1~3_combout ),
	.datac(\div_1us|Add1~50_combout ),
	.datad(\div_1us|cnt_time1ms [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\div_1us|cnt_time1ms [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \div_1us|cnt_time1ms[1] .lut_mask = "3210";
defparam \div_1us|cnt_time1ms[1] .operation_mode = "normal";
defparam \div_1us|cnt_time1ms[1] .output_mode = "reg_only";
defparam \div_1us|cnt_time1ms[1] .register_cascade_mode = "off";
defparam \div_1us|cnt_time1ms[1] .sum_lutc_input = "datac";
defparam \div_1us|cnt_time1ms[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y1_N7
maxii_lcell \div_1us|Add1~40 (
// Equation(s):
// \div_1us|Add1~40_combout  = (\div_1us|cnt_time1ms [2] $ ((!\div_1us|Add1~52 )))
// \div_1us|Add1~42  = CARRY(((\div_1us|cnt_time1ms [2] & !\div_1us|Add1~52 )))
// \div_1us|Add1~42COUT1_69  = CARRY(((\div_1us|cnt_time1ms [2] & !\div_1us|Add1~52COUT1_67 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\div_1us|cnt_time1ms [2]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\div_1us|Add1~52 ),
	.cin1(\div_1us|Add1~52COUT1_67 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\div_1us|Add1~40_combout ),
	.regout(),
	.cout(),
	.cout0(\div_1us|Add1~42 ),
	.cout1(\div_1us|Add1~42COUT1_69 ));
// synopsys translate_off
defparam \div_1us|Add1~40 .cin0_used = "true";
defparam \div_1us|Add1~40 .cin1_used = "true";
defparam \div_1us|Add1~40 .lut_mask = "c30c";
defparam \div_1us|Add1~40 .operation_mode = "arithmetic";
defparam \div_1us|Add1~40 .output_mode = "comb_only";
defparam \div_1us|Add1~40 .register_cascade_mode = "off";
defparam \div_1us|Add1~40 .sum_lutc_input = "cin";
defparam \div_1us|Add1~40 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y1_N1
maxii_lcell \div_1us|cnt_time1ms[2] (
// Equation(s):
// \div_1us|cnt_time1ms [2] = DFFEAS((!\div_1us|Equal1~3_combout  & ((\div_1us|Equal0~1  & (\div_1us|cnt_time1ms [2])) # (!\div_1us|Equal0~1  & ((\div_1us|Add1~40_combout ))))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\div_1us|Equal0~1 ),
	.datab(\div_1us|cnt_time1ms [2]),
	.datac(\div_1us|Add1~40_combout ),
	.datad(\div_1us|Equal1~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\div_1us|cnt_time1ms [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \div_1us|cnt_time1ms[2] .lut_mask = "00d8";
defparam \div_1us|cnt_time1ms[2] .operation_mode = "normal";
defparam \div_1us|cnt_time1ms[2] .output_mode = "reg_only";
defparam \div_1us|cnt_time1ms[2] .register_cascade_mode = "off";
defparam \div_1us|cnt_time1ms[2] .sum_lutc_input = "datac";
defparam \div_1us|cnt_time1ms[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y1_N8
maxii_lcell \div_1us|Add1~35 (
// Equation(s):
// \div_1us|Add1~35_combout  = (\div_1us|cnt_time1ms [3] $ ((\div_1us|Add1~42 )))
// \div_1us|Add1~37  = CARRY(((!\div_1us|Add1~42 ) # (!\div_1us|cnt_time1ms [3])))
// \div_1us|Add1~37COUT1_71  = CARRY(((!\div_1us|Add1~42COUT1_69 ) # (!\div_1us|cnt_time1ms [3])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\div_1us|cnt_time1ms [3]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\div_1us|Add1~42 ),
	.cin1(\div_1us|Add1~42COUT1_69 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\div_1us|Add1~35_combout ),
	.regout(),
	.cout(),
	.cout0(\div_1us|Add1~37 ),
	.cout1(\div_1us|Add1~37COUT1_71 ));
// synopsys translate_off
defparam \div_1us|Add1~35 .cin0_used = "true";
defparam \div_1us|Add1~35 .cin1_used = "true";
defparam \div_1us|Add1~35 .lut_mask = "3c3f";
defparam \div_1us|Add1~35 .operation_mode = "arithmetic";
defparam \div_1us|Add1~35 .output_mode = "comb_only";
defparam \div_1us|Add1~35 .register_cascade_mode = "off";
defparam \div_1us|Add1~35 .sum_lutc_input = "cin";
defparam \div_1us|Add1~35 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y1_N2
maxii_lcell \div_1us|cnt_time1ms[3] (
// Equation(s):
// \div_1us|cnt_time1ms [3] = DFFEAS((!\div_1us|Equal1~3_combout  & ((\div_1us|Equal0~1  & ((\div_1us|cnt_time1ms [3]))) # (!\div_1us|Equal0~1  & (\div_1us|Add1~35_combout )))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\div_1us|Add1~35_combout ),
	.datab(\div_1us|cnt_time1ms [3]),
	.datac(\div_1us|Equal0~1 ),
	.datad(\div_1us|Equal1~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\div_1us|cnt_time1ms [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \div_1us|cnt_time1ms[3] .lut_mask = "00ca";
defparam \div_1us|cnt_time1ms[3] .operation_mode = "normal";
defparam \div_1us|cnt_time1ms[3] .output_mode = "reg_only";
defparam \div_1us|cnt_time1ms[3] .register_cascade_mode = "off";
defparam \div_1us|cnt_time1ms[3] .sum_lutc_input = "datac";
defparam \div_1us|cnt_time1ms[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y1_N9
maxii_lcell \div_1us|Add1~30 (
// Equation(s):
// \div_1us|Add1~30_combout  = \div_1us|cnt_time1ms [4] $ ((((!\div_1us|Add1~37 ))))
// \div_1us|Add1~32  = CARRY((\div_1us|cnt_time1ms [4] & ((!\div_1us|Add1~37COUT1_71 ))))

	.clk(gnd),
	.dataa(\div_1us|cnt_time1ms [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\div_1us|Add1~37 ),
	.cin1(\div_1us|Add1~37COUT1_71 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\div_1us|Add1~30_combout ),
	.regout(),
	.cout(\div_1us|Add1~32 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \div_1us|Add1~30 .cin0_used = "true";
defparam \div_1us|Add1~30 .cin1_used = "true";
defparam \div_1us|Add1~30 .lut_mask = "a50a";
defparam \div_1us|Add1~30 .operation_mode = "arithmetic";
defparam \div_1us|Add1~30 .output_mode = "comb_only";
defparam \div_1us|Add1~30 .register_cascade_mode = "off";
defparam \div_1us|Add1~30 .sum_lutc_input = "cin";
defparam \div_1us|Add1~30 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y1_N4
maxii_lcell \div_1us|cnt_time1ms[4] (
// Equation(s):
// \div_1us|cnt_time1ms [4] = DFFEAS((!\div_1us|Equal1~3_combout  & ((\div_1us|Equal0~1  & ((\div_1us|cnt_time1ms [4]))) # (!\div_1us|Equal0~1  & (\div_1us|Add1~30_combout )))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\div_1us|Equal0~1 ),
	.datab(\div_1us|Add1~30_combout ),
	.datac(\div_1us|cnt_time1ms [4]),
	.datad(\div_1us|Equal1~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\div_1us|cnt_time1ms [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \div_1us|cnt_time1ms[4] .lut_mask = "00e4";
defparam \div_1us|cnt_time1ms[4] .operation_mode = "normal";
defparam \div_1us|cnt_time1ms[4] .output_mode = "reg_only";
defparam \div_1us|cnt_time1ms[4] .register_cascade_mode = "off";
defparam \div_1us|cnt_time1ms[4] .sum_lutc_input = "datac";
defparam \div_1us|cnt_time1ms[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y1_N4
maxii_lcell \div_1us|cnt_time1ms[9] (
// Equation(s):
// \div_1us|cnt_time1ms [9] = DFFEAS((!\div_1us|Equal1~3_combout  & ((\div_1us|Equal0~1  & (\div_1us|cnt_time1ms [9])) # (!\div_1us|Equal0~1  & ((\div_1us|Add1~5_combout ))))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\div_1us|cnt_time1ms [9]),
	.datab(\div_1us|Add1~5_combout ),
	.datac(\div_1us|Equal0~1 ),
	.datad(\div_1us|Equal1~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\div_1us|cnt_time1ms [9]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \div_1us|cnt_time1ms[9] .lut_mask = "00ac";
defparam \div_1us|cnt_time1ms[9] .operation_mode = "normal";
defparam \div_1us|cnt_time1ms[9] .output_mode = "reg_only";
defparam \div_1us|cnt_time1ms[9] .register_cascade_mode = "off";
defparam \div_1us|cnt_time1ms[9] .sum_lutc_input = "datac";
defparam \div_1us|cnt_time1ms[9] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y1_N2
maxii_lcell \div_1us|LessThan1~0 (
// Equation(s):
// \div_1us|LessThan1~0_combout  = (\div_1us|cnt_time1ms [4] & ((\div_1us|cnt_time1ms [2]) # ((\div_1us|cnt_time1ms [3]))))

	.clk(gnd),
	.dataa(\div_1us|cnt_time1ms [4]),
	.datab(\div_1us|cnt_time1ms [2]),
	.datac(\div_1us|cnt_time1ms [3]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\div_1us|LessThan1~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \div_1us|LessThan1~0 .lut_mask = "a8a8";
defparam \div_1us|LessThan1~0 .operation_mode = "normal";
defparam \div_1us|LessThan1~0 .output_mode = "comb_only";
defparam \div_1us|LessThan1~0 .register_cascade_mode = "off";
defparam \div_1us|LessThan1~0 .sum_lutc_input = "datac";
defparam \div_1us|LessThan1~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y1_N5
maxii_lcell \err_detect|hot2|time_1us_syn[0] (
// Equation(s):
// \err_detect|hot2|time_1us_syn [0] = DFFEAS((\div_1us|cnt_time1ms [9]) # ((\div_1us|cnt_time1ms [10]) # ((\div_1us|LessThan1~0_combout  & \div_1us|Equal1~0_combout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\div_1us|cnt_time1ms [9]),
	.datab(\div_1us|LessThan1~0_combout ),
	.datac(\div_1us|Equal1~0_combout ),
	.datad(\div_1us|cnt_time1ms [10]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\err_detect|hot2|time_1us_syn [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \err_detect|hot2|time_1us_syn[0] .lut_mask = "ffea";
defparam \err_detect|hot2|time_1us_syn[0] .operation_mode = "normal";
defparam \err_detect|hot2|time_1us_syn[0] .output_mode = "reg_only";
defparam \err_detect|hot2|time_1us_syn[0] .register_cascade_mode = "off";
defparam \err_detect|hot2|time_1us_syn[0] .sum_lutc_input = "datac";
defparam \err_detect|hot2|time_1us_syn[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y2_N3
maxii_lcell \err_detect|hot1|cnt_delay[0] (
// Equation(s):
// \err_detect|hot1|cnt_delay [0] = DFFEAS((!\err_detect|hot1|cnt_delay [0]), GLOBAL(\clk~combout ), VCC, , \err_detect|hot1|cnt_delay[5]~33 , , , \HOT_1~combout , )
// \err_detect|hot1|cnt_delay[0]~26  = CARRY((\err_detect|hot1|cnt_delay [0]))
// \err_detect|hot1|cnt_delay[0]~26COUT1_46  = CARRY((\err_detect|hot1|cnt_delay [0]))

	.clk(\clk~combout ),
	.dataa(\err_detect|hot1|cnt_delay [0]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\HOT_1~combout ),
	.sload(gnd),
	.ena(\err_detect|hot1|cnt_delay[5]~33 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\err_detect|hot1|cnt_delay [0]),
	.cout(),
	.cout0(\err_detect|hot1|cnt_delay[0]~26 ),
	.cout1(\err_detect|hot1|cnt_delay[0]~26COUT1_46 ));
// synopsys translate_off
defparam \err_detect|hot1|cnt_delay[0] .lut_mask = "55aa";
defparam \err_detect|hot1|cnt_delay[0] .operation_mode = "arithmetic";
defparam \err_detect|hot1|cnt_delay[0] .output_mode = "reg_only";
defparam \err_detect|hot1|cnt_delay[0] .register_cascade_mode = "off";
defparam \err_detect|hot1|cnt_delay[0] .sum_lutc_input = "datac";
defparam \err_detect|hot1|cnt_delay[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y2_N4
maxii_lcell \err_detect|hot1|cnt_delay[1] (
// Equation(s):
// \err_detect|hot1|cnt_delay [1] = DFFEAS(\err_detect|hot1|cnt_delay [1] $ ((((\err_detect|hot1|cnt_delay[0]~26 )))), GLOBAL(\clk~combout ), VCC, , \err_detect|hot1|cnt_delay[5]~33 , , , \HOT_1~combout , )
// \err_detect|hot1|cnt_delay[1]~28  = CARRY(((!\err_detect|hot1|cnt_delay[0]~26COUT1_46 )) # (!\err_detect|hot1|cnt_delay [1]))

	.clk(\clk~combout ),
	.dataa(\err_detect|hot1|cnt_delay [1]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\HOT_1~combout ),
	.sload(gnd),
	.ena(\err_detect|hot1|cnt_delay[5]~33 ),
	.cin(gnd),
	.cin0(\err_detect|hot1|cnt_delay[0]~26 ),
	.cin1(\err_detect|hot1|cnt_delay[0]~26COUT1_46 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\err_detect|hot1|cnt_delay [1]),
	.cout(\err_detect|hot1|cnt_delay[1]~28 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \err_detect|hot1|cnt_delay[1] .cin0_used = "true";
defparam \err_detect|hot1|cnt_delay[1] .cin1_used = "true";
defparam \err_detect|hot1|cnt_delay[1] .lut_mask = "5a5f";
defparam \err_detect|hot1|cnt_delay[1] .operation_mode = "arithmetic";
defparam \err_detect|hot1|cnt_delay[1] .output_mode = "reg_only";
defparam \err_detect|hot1|cnt_delay[1] .register_cascade_mode = "off";
defparam \err_detect|hot1|cnt_delay[1] .sum_lutc_input = "cin";
defparam \err_detect|hot1|cnt_delay[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y2_N5
maxii_lcell \err_detect|hot1|cnt_delay[2] (
// Equation(s):
// \err_detect|hot1|cnt_delay [2] = DFFEAS(\err_detect|hot1|cnt_delay [2] $ ((((!\err_detect|hot1|cnt_delay[1]~28 )))), GLOBAL(\clk~combout ), VCC, , \err_detect|hot1|cnt_delay[5]~33 , , , \HOT_1~combout , )
// \err_detect|hot1|cnt_delay[2]~15  = CARRY((\err_detect|hot1|cnt_delay [2] & ((!\err_detect|hot1|cnt_delay[1]~28 ))))
// \err_detect|hot1|cnt_delay[2]~15COUT1_48  = CARRY((\err_detect|hot1|cnt_delay [2] & ((!\err_detect|hot1|cnt_delay[1]~28 ))))

	.clk(\clk~combout ),
	.dataa(\err_detect|hot1|cnt_delay [2]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\HOT_1~combout ),
	.sload(gnd),
	.ena(\err_detect|hot1|cnt_delay[5]~33 ),
	.cin(\err_detect|hot1|cnt_delay[1]~28 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\err_detect|hot1|cnt_delay [2]),
	.cout(),
	.cout0(\err_detect|hot1|cnt_delay[2]~15 ),
	.cout1(\err_detect|hot1|cnt_delay[2]~15COUT1_48 ));
// synopsys translate_off
defparam \err_detect|hot1|cnt_delay[2] .cin_used = "true";
defparam \err_detect|hot1|cnt_delay[2] .lut_mask = "a50a";
defparam \err_detect|hot1|cnt_delay[2] .operation_mode = "arithmetic";
defparam \err_detect|hot1|cnt_delay[2] .output_mode = "reg_only";
defparam \err_detect|hot1|cnt_delay[2] .register_cascade_mode = "off";
defparam \err_detect|hot1|cnt_delay[2] .sum_lutc_input = "cin";
defparam \err_detect|hot1|cnt_delay[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y2_N6
maxii_lcell \err_detect|hot1|cnt_delay[3] (
// Equation(s):
// \err_detect|hot1|cnt_delay [3] = DFFEAS(\err_detect|hot1|cnt_delay [3] $ (((((!\err_detect|hot1|cnt_delay[1]~28  & \err_detect|hot1|cnt_delay[2]~15 ) # (\err_detect|hot1|cnt_delay[1]~28  & \err_detect|hot1|cnt_delay[2]~15COUT1_48 ))))), 
// GLOBAL(\clk~combout ), VCC, , \err_detect|hot1|cnt_delay[5]~33 , , , \HOT_1~combout , )
// \err_detect|hot1|cnt_delay[3]~17  = CARRY(((!\err_detect|hot1|cnt_delay[2]~15 )) # (!\err_detect|hot1|cnt_delay [3]))
// \err_detect|hot1|cnt_delay[3]~17COUT1_50  = CARRY(((!\err_detect|hot1|cnt_delay[2]~15COUT1_48 )) # (!\err_detect|hot1|cnt_delay [3]))

	.clk(\clk~combout ),
	.dataa(\err_detect|hot1|cnt_delay [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\HOT_1~combout ),
	.sload(gnd),
	.ena(\err_detect|hot1|cnt_delay[5]~33 ),
	.cin(\err_detect|hot1|cnt_delay[1]~28 ),
	.cin0(\err_detect|hot1|cnt_delay[2]~15 ),
	.cin1(\err_detect|hot1|cnt_delay[2]~15COUT1_48 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\err_detect|hot1|cnt_delay [3]),
	.cout(),
	.cout0(\err_detect|hot1|cnt_delay[3]~17 ),
	.cout1(\err_detect|hot1|cnt_delay[3]~17COUT1_50 ));
// synopsys translate_off
defparam \err_detect|hot1|cnt_delay[3] .cin0_used = "true";
defparam \err_detect|hot1|cnt_delay[3] .cin1_used = "true";
defparam \err_detect|hot1|cnt_delay[3] .cin_used = "true";
defparam \err_detect|hot1|cnt_delay[3] .lut_mask = "5a5f";
defparam \err_detect|hot1|cnt_delay[3] .operation_mode = "arithmetic";
defparam \err_detect|hot1|cnt_delay[3] .output_mode = "reg_only";
defparam \err_detect|hot1|cnt_delay[3] .register_cascade_mode = "off";
defparam \err_detect|hot1|cnt_delay[3] .sum_lutc_input = "cin";
defparam \err_detect|hot1|cnt_delay[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y2_N7
maxii_lcell \err_detect|hot1|cnt_delay[4] (
// Equation(s):
// \err_detect|hot1|cnt_delay [4] = DFFEAS((\err_detect|hot1|cnt_delay [4] $ ((!(!\err_detect|hot1|cnt_delay[1]~28  & \err_detect|hot1|cnt_delay[3]~17 ) # (\err_detect|hot1|cnt_delay[1]~28  & \err_detect|hot1|cnt_delay[3]~17COUT1_50 )))), GLOBAL(\clk~combout 
// ), VCC, , \err_detect|hot1|cnt_delay[5]~33 , , , \HOT_1~combout , )
// \err_detect|hot1|cnt_delay[4]~19  = CARRY(((\err_detect|hot1|cnt_delay [4] & !\err_detect|hot1|cnt_delay[3]~17 )))
// \err_detect|hot1|cnt_delay[4]~19COUT1_52  = CARRY(((\err_detect|hot1|cnt_delay [4] & !\err_detect|hot1|cnt_delay[3]~17COUT1_50 )))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\err_detect|hot1|cnt_delay [4]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\HOT_1~combout ),
	.sload(gnd),
	.ena(\err_detect|hot1|cnt_delay[5]~33 ),
	.cin(\err_detect|hot1|cnt_delay[1]~28 ),
	.cin0(\err_detect|hot1|cnt_delay[3]~17 ),
	.cin1(\err_detect|hot1|cnt_delay[3]~17COUT1_50 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\err_detect|hot1|cnt_delay [4]),
	.cout(),
	.cout0(\err_detect|hot1|cnt_delay[4]~19 ),
	.cout1(\err_detect|hot1|cnt_delay[4]~19COUT1_52 ));
// synopsys translate_off
defparam \err_detect|hot1|cnt_delay[4] .cin0_used = "true";
defparam \err_detect|hot1|cnt_delay[4] .cin1_used = "true";
defparam \err_detect|hot1|cnt_delay[4] .cin_used = "true";
defparam \err_detect|hot1|cnt_delay[4] .lut_mask = "c30c";
defparam \err_detect|hot1|cnt_delay[4] .operation_mode = "arithmetic";
defparam \err_detect|hot1|cnt_delay[4] .output_mode = "reg_only";
defparam \err_detect|hot1|cnt_delay[4] .register_cascade_mode = "off";
defparam \err_detect|hot1|cnt_delay[4] .sum_lutc_input = "cin";
defparam \err_detect|hot1|cnt_delay[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y2_N8
maxii_lcell \err_detect|hot1|cnt_delay[5] (
// Equation(s):
// \err_detect|hot1|cnt_delay [5] = DFFEAS(\err_detect|hot1|cnt_delay [5] $ (((((!\err_detect|hot1|cnt_delay[1]~28  & \err_detect|hot1|cnt_delay[4]~19 ) # (\err_detect|hot1|cnt_delay[1]~28  & \err_detect|hot1|cnt_delay[4]~19COUT1_52 ))))), 
// GLOBAL(\clk~combout ), VCC, , \err_detect|hot1|cnt_delay[5]~33 , , , \HOT_1~combout , )
// \err_detect|hot1|cnt_delay[5]~21  = CARRY(((!\err_detect|hot1|cnt_delay[4]~19 )) # (!\err_detect|hot1|cnt_delay [5]))
// \err_detect|hot1|cnt_delay[5]~21COUT1_54  = CARRY(((!\err_detect|hot1|cnt_delay[4]~19COUT1_52 )) # (!\err_detect|hot1|cnt_delay [5]))

	.clk(\clk~combout ),
	.dataa(\err_detect|hot1|cnt_delay [5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\HOT_1~combout ),
	.sload(gnd),
	.ena(\err_detect|hot1|cnt_delay[5]~33 ),
	.cin(\err_detect|hot1|cnt_delay[1]~28 ),
	.cin0(\err_detect|hot1|cnt_delay[4]~19 ),
	.cin1(\err_detect|hot1|cnt_delay[4]~19COUT1_52 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\err_detect|hot1|cnt_delay [5]),
	.cout(),
	.cout0(\err_detect|hot1|cnt_delay[5]~21 ),
	.cout1(\err_detect|hot1|cnt_delay[5]~21COUT1_54 ));
// synopsys translate_off
defparam \err_detect|hot1|cnt_delay[5] .cin0_used = "true";
defparam \err_detect|hot1|cnt_delay[5] .cin1_used = "true";
defparam \err_detect|hot1|cnt_delay[5] .cin_used = "true";
defparam \err_detect|hot1|cnt_delay[5] .lut_mask = "5a5f";
defparam \err_detect|hot1|cnt_delay[5] .operation_mode = "arithmetic";
defparam \err_detect|hot1|cnt_delay[5] .output_mode = "reg_only";
defparam \err_detect|hot1|cnt_delay[5] .register_cascade_mode = "off";
defparam \err_detect|hot1|cnt_delay[5] .sum_lutc_input = "cin";
defparam \err_detect|hot1|cnt_delay[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y2_N9
maxii_lcell \err_detect|hot1|cnt_delay[6] (
// Equation(s):
// \err_detect|hot1|cnt_delay [6] = DFFEAS((\err_detect|hot1|cnt_delay [6] $ ((!(!\err_detect|hot1|cnt_delay[1]~28  & \err_detect|hot1|cnt_delay[5]~21 ) # (\err_detect|hot1|cnt_delay[1]~28  & \err_detect|hot1|cnt_delay[5]~21COUT1_54 )))), GLOBAL(\clk~combout 
// ), VCC, , \err_detect|hot1|cnt_delay[5]~33 , , , \HOT_1~combout , )
// \err_detect|hot1|cnt_delay[6]~23  = CARRY(((\err_detect|hot1|cnt_delay [6] & !\err_detect|hot1|cnt_delay[5]~21COUT1_54 )))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\err_detect|hot1|cnt_delay [6]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\HOT_1~combout ),
	.sload(gnd),
	.ena(\err_detect|hot1|cnt_delay[5]~33 ),
	.cin(\err_detect|hot1|cnt_delay[1]~28 ),
	.cin0(\err_detect|hot1|cnt_delay[5]~21 ),
	.cin1(\err_detect|hot1|cnt_delay[5]~21COUT1_54 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\err_detect|hot1|cnt_delay [6]),
	.cout(\err_detect|hot1|cnt_delay[6]~23 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \err_detect|hot1|cnt_delay[6] .cin0_used = "true";
defparam \err_detect|hot1|cnt_delay[6] .cin1_used = "true";
defparam \err_detect|hot1|cnt_delay[6] .cin_used = "true";
defparam \err_detect|hot1|cnt_delay[6] .lut_mask = "c30c";
defparam \err_detect|hot1|cnt_delay[6] .operation_mode = "arithmetic";
defparam \err_detect|hot1|cnt_delay[6] .output_mode = "reg_only";
defparam \err_detect|hot1|cnt_delay[6] .register_cascade_mode = "off";
defparam \err_detect|hot1|cnt_delay[6] .sum_lutc_input = "cin";
defparam \err_detect|hot1|cnt_delay[6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X16_Y2_N0
maxii_lcell \err_detect|hot1|cnt_delay[7] (
// Equation(s):
// \err_detect|hot1|cnt_delay [7] = DFFEAS((\err_detect|hot1|cnt_delay [7] $ ((\err_detect|hot1|cnt_delay[6]~23 ))), GLOBAL(\clk~combout ), VCC, , \err_detect|hot1|cnt_delay[5]~33 , , , \HOT_1~combout , )
// \err_detect|hot1|cnt_delay[7]~1  = CARRY(((!\err_detect|hot1|cnt_delay[6]~23 ) # (!\err_detect|hot1|cnt_delay [7])))
// \err_detect|hot1|cnt_delay[7]~1COUT1_56  = CARRY(((!\err_detect|hot1|cnt_delay[6]~23 ) # (!\err_detect|hot1|cnt_delay [7])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\err_detect|hot1|cnt_delay [7]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\HOT_1~combout ),
	.sload(gnd),
	.ena(\err_detect|hot1|cnt_delay[5]~33 ),
	.cin(\err_detect|hot1|cnt_delay[6]~23 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\err_detect|hot1|cnt_delay [7]),
	.cout(),
	.cout0(\err_detect|hot1|cnt_delay[7]~1 ),
	.cout1(\err_detect|hot1|cnt_delay[7]~1COUT1_56 ));
// synopsys translate_off
defparam \err_detect|hot1|cnt_delay[7] .cin_used = "true";
defparam \err_detect|hot1|cnt_delay[7] .lut_mask = "3c3f";
defparam \err_detect|hot1|cnt_delay[7] .operation_mode = "arithmetic";
defparam \err_detect|hot1|cnt_delay[7] .output_mode = "reg_only";
defparam \err_detect|hot1|cnt_delay[7] .register_cascade_mode = "off";
defparam \err_detect|hot1|cnt_delay[7] .sum_lutc_input = "cin";
defparam \err_detect|hot1|cnt_delay[7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y2_N0
maxii_lcell \err_detect|hot1|cnt_delay[5]~29 (
// Equation(s):
// \err_detect|hot1|cnt_delay[5]~29_combout  = (\err_detect|hot1|cnt_delay [2] & (\err_detect|hot1|cnt_delay [4] & (\err_detect|hot1|cnt_delay [7] & \err_detect|hot1|cnt_delay [3])))

	.clk(gnd),
	.dataa(\err_detect|hot1|cnt_delay [2]),
	.datab(\err_detect|hot1|cnt_delay [4]),
	.datac(\err_detect|hot1|cnt_delay [7]),
	.datad(\err_detect|hot1|cnt_delay [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\err_detect|hot1|cnt_delay[5]~29_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \err_detect|hot1|cnt_delay[5]~29 .lut_mask = "8000";
defparam \err_detect|hot1|cnt_delay[5]~29 .operation_mode = "normal";
defparam \err_detect|hot1|cnt_delay[5]~29 .output_mode = "comb_only";
defparam \err_detect|hot1|cnt_delay[5]~29 .register_cascade_mode = "off";
defparam \err_detect|hot1|cnt_delay[5]~29 .sum_lutc_input = "datac";
defparam \err_detect|hot1|cnt_delay[5]~29 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y2_N2
maxii_lcell \err_detect|hot1|cnt_delay[5]~24 (
// Equation(s):
// \err_detect|hot1|cnt_delay[5]~24_combout  = ((\err_detect|hot1|cnt_delay [6] & ((\err_detect|hot1|cnt_delay [5]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\err_detect|hot1|cnt_delay [6]),
	.datac(vcc),
	.datad(\err_detect|hot1|cnt_delay [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\err_detect|hot1|cnt_delay[5]~24_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \err_detect|hot1|cnt_delay[5]~24 .lut_mask = "cc00";
defparam \err_detect|hot1|cnt_delay[5]~24 .operation_mode = "normal";
defparam \err_detect|hot1|cnt_delay[5]~24 .output_mode = "comb_only";
defparam \err_detect|hot1|cnt_delay[5]~24 .register_cascade_mode = "off";
defparam \err_detect|hot1|cnt_delay[5]~24 .sum_lutc_input = "datac";
defparam \err_detect|hot1|cnt_delay[5]~24 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y2_N1
maxii_lcell \err_detect|hot1|cnt_delay[5]~30 (
// Equation(s):
// \err_detect|hot1|cnt_delay[5]~30_combout  = (\err_detect|hot1|cnt_delay [0] & (\err_detect|hot1|cnt_delay[5]~29_combout  & (\err_detect|hot1|cnt_delay [1] & \err_detect|hot1|cnt_delay[5]~24_combout )))

	.clk(gnd),
	.dataa(\err_detect|hot1|cnt_delay [0]),
	.datab(\err_detect|hot1|cnt_delay[5]~29_combout ),
	.datac(\err_detect|hot1|cnt_delay [1]),
	.datad(\err_detect|hot1|cnt_delay[5]~24_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\err_detect|hot1|cnt_delay[5]~30_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \err_detect|hot1|cnt_delay[5]~30 .lut_mask = "8000";
defparam \err_detect|hot1|cnt_delay[5]~30 .operation_mode = "normal";
defparam \err_detect|hot1|cnt_delay[5]~30 .output_mode = "comb_only";
defparam \err_detect|hot1|cnt_delay[5]~30 .register_cascade_mode = "off";
defparam \err_detect|hot1|cnt_delay[5]~30 .sum_lutc_input = "datac";
defparam \err_detect|hot1|cnt_delay[5]~30 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y2_N1
maxii_lcell \err_detect|hot1|cnt_delay[8] (
// Equation(s):
// \err_detect|hot1|cnt_delay [8] = DFFEAS((\err_detect|hot1|cnt_delay [8] $ ((!(!\err_detect|hot1|cnt_delay[6]~23  & \err_detect|hot1|cnt_delay[7]~1 ) # (\err_detect|hot1|cnt_delay[6]~23  & \err_detect|hot1|cnt_delay[7]~1COUT1_56 )))), GLOBAL(\clk~combout 
// ), VCC, , \err_detect|hot1|cnt_delay[5]~33 , , , \HOT_1~combout , )
// \err_detect|hot1|cnt_delay[8]~3  = CARRY(((\err_detect|hot1|cnt_delay [8] & !\err_detect|hot1|cnt_delay[7]~1 )))
// \err_detect|hot1|cnt_delay[8]~3COUT1_58  = CARRY(((\err_detect|hot1|cnt_delay [8] & !\err_detect|hot1|cnt_delay[7]~1COUT1_56 )))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\err_detect|hot1|cnt_delay [8]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\HOT_1~combout ),
	.sload(gnd),
	.ena(\err_detect|hot1|cnt_delay[5]~33 ),
	.cin(\err_detect|hot1|cnt_delay[6]~23 ),
	.cin0(\err_detect|hot1|cnt_delay[7]~1 ),
	.cin1(\err_detect|hot1|cnt_delay[7]~1COUT1_56 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\err_detect|hot1|cnt_delay [8]),
	.cout(),
	.cout0(\err_detect|hot1|cnt_delay[8]~3 ),
	.cout1(\err_detect|hot1|cnt_delay[8]~3COUT1_58 ));
// synopsys translate_off
defparam \err_detect|hot1|cnt_delay[8] .cin0_used = "true";
defparam \err_detect|hot1|cnt_delay[8] .cin1_used = "true";
defparam \err_detect|hot1|cnt_delay[8] .cin_used = "true";
defparam \err_detect|hot1|cnt_delay[8] .lut_mask = "c30c";
defparam \err_detect|hot1|cnt_delay[8] .operation_mode = "arithmetic";
defparam \err_detect|hot1|cnt_delay[8] .output_mode = "reg_only";
defparam \err_detect|hot1|cnt_delay[8] .register_cascade_mode = "off";
defparam \err_detect|hot1|cnt_delay[8] .sum_lutc_input = "cin";
defparam \err_detect|hot1|cnt_delay[8] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X16_Y2_N2
maxii_lcell \err_detect|hot1|cnt_delay[9] (
// Equation(s):
// \err_detect|hot1|cnt_delay [9] = DFFEAS((\err_detect|hot1|cnt_delay [9] $ (((!\err_detect|hot1|cnt_delay[6]~23  & \err_detect|hot1|cnt_delay[8]~3 ) # (\err_detect|hot1|cnt_delay[6]~23  & \err_detect|hot1|cnt_delay[8]~3COUT1_58 )))), GLOBAL(\clk~combout ), 
// VCC, , \err_detect|hot1|cnt_delay[5]~33 , , , \HOT_1~combout , )
// \err_detect|hot1|cnt_delay[9]~5  = CARRY(((!\err_detect|hot1|cnt_delay[8]~3 ) # (!\err_detect|hot1|cnt_delay [9])))
// \err_detect|hot1|cnt_delay[9]~5COUT1_60  = CARRY(((!\err_detect|hot1|cnt_delay[8]~3COUT1_58 ) # (!\err_detect|hot1|cnt_delay [9])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\err_detect|hot1|cnt_delay [9]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\HOT_1~combout ),
	.sload(gnd),
	.ena(\err_detect|hot1|cnt_delay[5]~33 ),
	.cin(\err_detect|hot1|cnt_delay[6]~23 ),
	.cin0(\err_detect|hot1|cnt_delay[8]~3 ),
	.cin1(\err_detect|hot1|cnt_delay[8]~3COUT1_58 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\err_detect|hot1|cnt_delay [9]),
	.cout(),
	.cout0(\err_detect|hot1|cnt_delay[9]~5 ),
	.cout1(\err_detect|hot1|cnt_delay[9]~5COUT1_60 ));
// synopsys translate_off
defparam \err_detect|hot1|cnt_delay[9] .cin0_used = "true";
defparam \err_detect|hot1|cnt_delay[9] .cin1_used = "true";
defparam \err_detect|hot1|cnt_delay[9] .cin_used = "true";
defparam \err_detect|hot1|cnt_delay[9] .lut_mask = "3c3f";
defparam \err_detect|hot1|cnt_delay[9] .operation_mode = "arithmetic";
defparam \err_detect|hot1|cnt_delay[9] .output_mode = "reg_only";
defparam \err_detect|hot1|cnt_delay[9] .register_cascade_mode = "off";
defparam \err_detect|hot1|cnt_delay[9] .sum_lutc_input = "cin";
defparam \err_detect|hot1|cnt_delay[9] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X16_Y2_N3
maxii_lcell \err_detect|hot1|cnt_delay[10] (
// Equation(s):
// \err_detect|hot1|cnt_delay [10] = DFFEAS(\err_detect|hot1|cnt_delay [10] $ ((((!(!\err_detect|hot1|cnt_delay[6]~23  & \err_detect|hot1|cnt_delay[9]~5 ) # (\err_detect|hot1|cnt_delay[6]~23  & \err_detect|hot1|cnt_delay[9]~5COUT1_60 ))))), 
// GLOBAL(\clk~combout ), VCC, , \err_detect|hot1|cnt_delay[5]~33 , , , \HOT_1~combout , )
// \err_detect|hot1|cnt_delay[10]~7  = CARRY((\err_detect|hot1|cnt_delay [10] & ((!\err_detect|hot1|cnt_delay[9]~5 ))))
// \err_detect|hot1|cnt_delay[10]~7COUT1_62  = CARRY((\err_detect|hot1|cnt_delay [10] & ((!\err_detect|hot1|cnt_delay[9]~5COUT1_60 ))))

	.clk(\clk~combout ),
	.dataa(\err_detect|hot1|cnt_delay [10]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\HOT_1~combout ),
	.sload(gnd),
	.ena(\err_detect|hot1|cnt_delay[5]~33 ),
	.cin(\err_detect|hot1|cnt_delay[6]~23 ),
	.cin0(\err_detect|hot1|cnt_delay[9]~5 ),
	.cin1(\err_detect|hot1|cnt_delay[9]~5COUT1_60 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\err_detect|hot1|cnt_delay [10]),
	.cout(),
	.cout0(\err_detect|hot1|cnt_delay[10]~7 ),
	.cout1(\err_detect|hot1|cnt_delay[10]~7COUT1_62 ));
// synopsys translate_off
defparam \err_detect|hot1|cnt_delay[10] .cin0_used = "true";
defparam \err_detect|hot1|cnt_delay[10] .cin1_used = "true";
defparam \err_detect|hot1|cnt_delay[10] .cin_used = "true";
defparam \err_detect|hot1|cnt_delay[10] .lut_mask = "a50a";
defparam \err_detect|hot1|cnt_delay[10] .operation_mode = "arithmetic";
defparam \err_detect|hot1|cnt_delay[10] .output_mode = "reg_only";
defparam \err_detect|hot1|cnt_delay[10] .register_cascade_mode = "off";
defparam \err_detect|hot1|cnt_delay[10] .sum_lutc_input = "cin";
defparam \err_detect|hot1|cnt_delay[10] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X16_Y2_N4
maxii_lcell \err_detect|hot1|cnt_delay[11] (
// Equation(s):
// \err_detect|hot1|cnt_delay [11] = DFFEAS(\err_detect|hot1|cnt_delay [11] $ (((((!\err_detect|hot1|cnt_delay[6]~23  & \err_detect|hot1|cnt_delay[10]~7 ) # (\err_detect|hot1|cnt_delay[6]~23  & \err_detect|hot1|cnt_delay[10]~7COUT1_62 ))))), 
// GLOBAL(\clk~combout ), VCC, , \err_detect|hot1|cnt_delay[5]~33 , , , \HOT_1~combout , )
// \err_detect|hot1|cnt_delay[11]~9  = CARRY(((!\err_detect|hot1|cnt_delay[10]~7COUT1_62 )) # (!\err_detect|hot1|cnt_delay [11]))

	.clk(\clk~combout ),
	.dataa(\err_detect|hot1|cnt_delay [11]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\HOT_1~combout ),
	.sload(gnd),
	.ena(\err_detect|hot1|cnt_delay[5]~33 ),
	.cin(\err_detect|hot1|cnt_delay[6]~23 ),
	.cin0(\err_detect|hot1|cnt_delay[10]~7 ),
	.cin1(\err_detect|hot1|cnt_delay[10]~7COUT1_62 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\err_detect|hot1|cnt_delay [11]),
	.cout(\err_detect|hot1|cnt_delay[11]~9 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \err_detect|hot1|cnt_delay[11] .cin0_used = "true";
defparam \err_detect|hot1|cnt_delay[11] .cin1_used = "true";
defparam \err_detect|hot1|cnt_delay[11] .cin_used = "true";
defparam \err_detect|hot1|cnt_delay[11] .lut_mask = "5a5f";
defparam \err_detect|hot1|cnt_delay[11] .operation_mode = "arithmetic";
defparam \err_detect|hot1|cnt_delay[11] .output_mode = "reg_only";
defparam \err_detect|hot1|cnt_delay[11] .register_cascade_mode = "off";
defparam \err_detect|hot1|cnt_delay[11] .sum_lutc_input = "cin";
defparam \err_detect|hot1|cnt_delay[11] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X16_Y2_N5
maxii_lcell \err_detect|hot1|cnt_delay[12] (
// Equation(s):
// \err_detect|hot1|cnt_delay [12] = DFFEAS(\err_detect|hot1|cnt_delay [12] $ ((((!\err_detect|hot1|cnt_delay[11]~9 )))), GLOBAL(\clk~combout ), VCC, , \err_detect|hot1|cnt_delay[5]~33 , , , \HOT_1~combout , )
// \err_detect|hot1|cnt_delay[12]~11  = CARRY((\err_detect|hot1|cnt_delay [12] & ((!\err_detect|hot1|cnt_delay[11]~9 ))))
// \err_detect|hot1|cnt_delay[12]~11COUT1_64  = CARRY((\err_detect|hot1|cnt_delay [12] & ((!\err_detect|hot1|cnt_delay[11]~9 ))))

	.clk(\clk~combout ),
	.dataa(\err_detect|hot1|cnt_delay [12]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\HOT_1~combout ),
	.sload(gnd),
	.ena(\err_detect|hot1|cnt_delay[5]~33 ),
	.cin(\err_detect|hot1|cnt_delay[11]~9 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\err_detect|hot1|cnt_delay [12]),
	.cout(),
	.cout0(\err_detect|hot1|cnt_delay[12]~11 ),
	.cout1(\err_detect|hot1|cnt_delay[12]~11COUT1_64 ));
// synopsys translate_off
defparam \err_detect|hot1|cnt_delay[12] .cin_used = "true";
defparam \err_detect|hot1|cnt_delay[12] .lut_mask = "a50a";
defparam \err_detect|hot1|cnt_delay[12] .operation_mode = "arithmetic";
defparam \err_detect|hot1|cnt_delay[12] .output_mode = "reg_only";
defparam \err_detect|hot1|cnt_delay[12] .register_cascade_mode = "off";
defparam \err_detect|hot1|cnt_delay[12] .sum_lutc_input = "cin";
defparam \err_detect|hot1|cnt_delay[12] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X16_Y2_N6
maxii_lcell \err_detect|hot1|cnt_delay[13] (
// Equation(s):
// \err_detect|hot1|cnt_delay [13] = DFFEAS((((!\err_detect|hot1|cnt_delay[11]~9  & \err_detect|hot1|cnt_delay[12]~11 ) # (\err_detect|hot1|cnt_delay[11]~9  & \err_detect|hot1|cnt_delay[12]~11COUT1_64 ) $ (\err_detect|hot1|cnt_delay [13]))), 
// GLOBAL(\clk~combout ), VCC, , \err_detect|hot1|cnt_delay[5]~33 , , , \HOT_1~combout , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\err_detect|hot1|cnt_delay [13]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\HOT_1~combout ),
	.sload(gnd),
	.ena(\err_detect|hot1|cnt_delay[5]~33 ),
	.cin(\err_detect|hot1|cnt_delay[11]~9 ),
	.cin0(\err_detect|hot1|cnt_delay[12]~11 ),
	.cin1(\err_detect|hot1|cnt_delay[12]~11COUT1_64 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\err_detect|hot1|cnt_delay [13]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \err_detect|hot1|cnt_delay[13] .cin0_used = "true";
defparam \err_detect|hot1|cnt_delay[13] .cin1_used = "true";
defparam \err_detect|hot1|cnt_delay[13] .cin_used = "true";
defparam \err_detect|hot1|cnt_delay[13] .lut_mask = "0ff0";
defparam \err_detect|hot1|cnt_delay[13] .operation_mode = "normal";
defparam \err_detect|hot1|cnt_delay[13] .output_mode = "reg_only";
defparam \err_detect|hot1|cnt_delay[13] .register_cascade_mode = "off";
defparam \err_detect|hot1|cnt_delay[13] .sum_lutc_input = "cin";
defparam \err_detect|hot1|cnt_delay[13] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X16_Y2_N8
maxii_lcell \err_detect|hot1|cnt_delay[5]~31 (
// Equation(s):
// \err_detect|hot1|cnt_delay[5]~31_combout  = (\err_detect|hot1|cnt_delay [10] & (\err_detect|hot1|cnt_delay [9] & (\err_detect|hot1|cnt_delay [11] & \err_detect|hot1|cnt_delay [8])))

	.clk(gnd),
	.dataa(\err_detect|hot1|cnt_delay [10]),
	.datab(\err_detect|hot1|cnt_delay [9]),
	.datac(\err_detect|hot1|cnt_delay [11]),
	.datad(\err_detect|hot1|cnt_delay [8]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\err_detect|hot1|cnt_delay[5]~31_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \err_detect|hot1|cnt_delay[5]~31 .lut_mask = "8000";
defparam \err_detect|hot1|cnt_delay[5]~31 .operation_mode = "normal";
defparam \err_detect|hot1|cnt_delay[5]~31 .output_mode = "comb_only";
defparam \err_detect|hot1|cnt_delay[5]~31 .register_cascade_mode = "off";
defparam \err_detect|hot1|cnt_delay[5]~31 .sum_lutc_input = "datac";
defparam \err_detect|hot1|cnt_delay[5]~31 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y2_N7
maxii_lcell \err_detect|hot1|cnt_delay[5]~32 (
// Equation(s):
// \err_detect|hot1|cnt_delay[5]~32_combout  = (\err_detect|hot1|cnt_delay[5]~30_combout  & (\err_detect|hot1|cnt_delay [13] & (\err_detect|hot1|cnt_delay[5]~31_combout  & \err_detect|hot1|cnt_delay [12])))

	.clk(gnd),
	.dataa(\err_detect|hot1|cnt_delay[5]~30_combout ),
	.datab(\err_detect|hot1|cnt_delay [13]),
	.datac(\err_detect|hot1|cnt_delay[5]~31_combout ),
	.datad(\err_detect|hot1|cnt_delay [12]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\err_detect|hot1|cnt_delay[5]~32_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \err_detect|hot1|cnt_delay[5]~32 .lut_mask = "8000";
defparam \err_detect|hot1|cnt_delay[5]~32 .operation_mode = "normal";
defparam \err_detect|hot1|cnt_delay[5]~32 .output_mode = "comb_only";
defparam \err_detect|hot1|cnt_delay[5]~32 .register_cascade_mode = "off";
defparam \err_detect|hot1|cnt_delay[5]~32 .sum_lutc_input = "datac";
defparam \err_detect|hot1|cnt_delay[5]~32 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y2_N8
maxii_lcell \err_detect|hot2|time_1us_syn[1] (
// Equation(s):
// \err_detect|hot1|cnt_delay[5]~33  = (\HOT_1~combout ) # ((!\err_detect|hot2|time_1us_syn [0] & (D10_time_1us_syn[1] & !\err_detect|hot1|cnt_delay[5]~32_combout )))

	.clk(\clk~combout ),
	.dataa(\err_detect|hot2|time_1us_syn [0]),
	.datab(\HOT_1~combout ),
	.datac(\err_detect|hot2|time_1us_syn [0]),
	.datad(\err_detect|hot1|cnt_delay[5]~32_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\err_detect|hot1|cnt_delay[5]~33 ),
	.regout(\err_detect|hot2|time_1us_syn [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \err_detect|hot2|time_1us_syn[1] .lut_mask = "ccdc";
defparam \err_detect|hot2|time_1us_syn[1] .operation_mode = "normal";
defparam \err_detect|hot2|time_1us_syn[1] .output_mode = "comb_only";
defparam \err_detect|hot2|time_1us_syn[1] .register_cascade_mode = "off";
defparam \err_detect|hot2|time_1us_syn[1] .sum_lutc_input = "qfbk";
defparam \err_detect|hot2|time_1us_syn[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y2_N5
maxii_lcell \err_detect|hot1|LessThan1~2 (
// Equation(s):
// \err_detect|hot1|LessThan1~2_combout  = (!\err_detect|hot1|cnt_delay [4] & (((!\err_detect|hot1|cnt_delay [3] & !\err_detect|hot1|cnt_delay [2]))))

	.clk(gnd),
	.dataa(\err_detect|hot1|cnt_delay [4]),
	.datab(vcc),
	.datac(\err_detect|hot1|cnt_delay [3]),
	.datad(\err_detect|hot1|cnt_delay [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\err_detect|hot1|LessThan1~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \err_detect|hot1|LessThan1~2 .lut_mask = "0005";
defparam \err_detect|hot1|LessThan1~2 .operation_mode = "normal";
defparam \err_detect|hot1|LessThan1~2 .output_mode = "comb_only";
defparam \err_detect|hot1|LessThan1~2 .register_cascade_mode = "off";
defparam \err_detect|hot1|LessThan1~2 .sum_lutc_input = "datac";
defparam \err_detect|hot1|LessThan1~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y2_N9
maxii_lcell \err_detect|hot1|LessThan1~1 (
// Equation(s):
// \err_detect|hot1|LessThan1~1_combout  = (!\err_detect|hot1|cnt_delay [11] & (((!\err_detect|hot1|cnt_delay [12] & !\err_detect|hot1|cnt_delay [13]))))

	.clk(gnd),
	.dataa(\err_detect|hot1|cnt_delay [11]),
	.datab(vcc),
	.datac(\err_detect|hot1|cnt_delay [12]),
	.datad(\err_detect|hot1|cnt_delay [13]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\err_detect|hot1|LessThan1~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \err_detect|hot1|LessThan1~1 .lut_mask = "0005";
defparam \err_detect|hot1|LessThan1~1 .operation_mode = "normal";
defparam \err_detect|hot1|LessThan1~1 .output_mode = "comb_only";
defparam \err_detect|hot1|LessThan1~1 .register_cascade_mode = "off";
defparam \err_detect|hot1|LessThan1~1 .sum_lutc_input = "datac";
defparam \err_detect|hot1|LessThan1~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y2_N7
maxii_lcell \err_detect|hot1|LessThan1~0 (
// Equation(s):
// \err_detect|hot1|LessThan1~0_combout  = (!\err_detect|hot1|cnt_delay [10] & (!\err_detect|hot1|cnt_delay [9] & (!\err_detect|hot1|cnt_delay [7] & !\err_detect|hot1|cnt_delay [8])))

	.clk(gnd),
	.dataa(\err_detect|hot1|cnt_delay [10]),
	.datab(\err_detect|hot1|cnt_delay [9]),
	.datac(\err_detect|hot1|cnt_delay [7]),
	.datad(\err_detect|hot1|cnt_delay [8]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\err_detect|hot1|LessThan1~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \err_detect|hot1|LessThan1~0 .lut_mask = "0001";
defparam \err_detect|hot1|LessThan1~0 .operation_mode = "normal";
defparam \err_detect|hot1|LessThan1~0 .output_mode = "comb_only";
defparam \err_detect|hot1|LessThan1~0 .register_cascade_mode = "off";
defparam \err_detect|hot1|LessThan1~0 .sum_lutc_input = "datac";
defparam \err_detect|hot1|LessThan1~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y2_N2
maxii_lcell \err_detect|hot1|signal_out (
// Equation(s):
// \err_detect|hot1|signal_out~regout  = DFFEAS((((!\err_detect|hot1|LessThan1~2_combout  & \err_detect|hot1|cnt_delay[5]~24_combout )) # (!\err_detect|hot1|LessThan1~0_combout )) # (!\err_detect|hot1|LessThan1~1_combout ), GLOBAL(\clk~combout ), VCC, , , , 
// , , )

	.clk(\clk~combout ),
	.dataa(\err_detect|hot1|LessThan1~2_combout ),
	.datab(\err_detect|hot1|LessThan1~1_combout ),
	.datac(\err_detect|hot1|cnt_delay[5]~24_combout ),
	.datad(\err_detect|hot1|LessThan1~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\err_detect|hot1|signal_out~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \err_detect|hot1|signal_out .lut_mask = "73ff";
defparam \err_detect|hot1|signal_out .operation_mode = "normal";
defparam \err_detect|hot1|signal_out .output_mode = "reg_only";
defparam \err_detect|hot1|signal_out .register_cascade_mode = "off";
defparam \err_detect|hot1|signal_out .sum_lutc_input = "datac";
defparam \err_detect|hot1|signal_out .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y7_N4
maxii_lcell \fiber_tx|send_moduleinfo[4] (
// Equation(s):
// \fiber_tx|Mux0~15  = (\fiber_tx|send_nums [3] & (!\fiber_tx|send_nums [1])) # (!\fiber_tx|send_nums [3] & ((\fiber_tx|send_nums [0]) # ((\fiber_tx|send_nums [1] & H1_send_moduleinfo[4]))))
// \fiber_tx|send_moduleinfo [4] = DFFEAS(\fiber_tx|Mux0~15 , GLOBAL(\clk~combout ), VCC, , , \err_detect|hot1|signal_out~regout , , , VCC)

	.clk(\clk~combout ),
	.dataa(\fiber_tx|send_nums [1]),
	.datab(\fiber_tx|send_nums [0]),
	.datac(\err_detect|hot1|signal_out~regout ),
	.datad(\fiber_tx|send_nums [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\fiber_tx|Mux0~15 ),
	.regout(\fiber_tx|send_moduleinfo [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \fiber_tx|send_moduleinfo[4] .lut_mask = "55ec";
defparam \fiber_tx|send_moduleinfo[4] .operation_mode = "normal";
defparam \fiber_tx|send_moduleinfo[4] .output_mode = "reg_and_comb";
defparam \fiber_tx|send_moduleinfo[4] .register_cascade_mode = "off";
defparam \fiber_tx|send_moduleinfo[4] .sum_lutc_input = "qfbk";
defparam \fiber_tx|send_moduleinfo[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y7_N5
maxii_lcell \fiber_tx|Add0~15 (
// Equation(s):
// \fiber_tx|Add0~15_combout  = \fiber_tx|send_volt [4] $ ((\fiber_tx|send_volt [0]))
// \fiber_tx|Add0~17  = CARRY((\fiber_tx|send_volt [4] & (\fiber_tx|send_volt [0])))
// \fiber_tx|Add0~17COUT1_31  = CARRY((\fiber_tx|send_volt [4] & (\fiber_tx|send_volt [0])))

	.clk(gnd),
	.dataa(\fiber_tx|send_volt [4]),
	.datab(\fiber_tx|send_volt [0]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\fiber_tx|Add0~15_combout ),
	.regout(),
	.cout(),
	.cout0(\fiber_tx|Add0~17 ),
	.cout1(\fiber_tx|Add0~17COUT1_31 ));
// synopsys translate_off
defparam \fiber_tx|Add0~15 .lut_mask = "6688";
defparam \fiber_tx|Add0~15 .operation_mode = "arithmetic";
defparam \fiber_tx|Add0~15 .output_mode = "comb_only";
defparam \fiber_tx|Add0~15 .register_cascade_mode = "off";
defparam \fiber_tx|Add0~15 .sum_lutc_input = "datac";
defparam \fiber_tx|Add0~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y7_N6
maxii_lcell \fiber_tx|Add0~5 (
// Equation(s):
// \fiber_tx|Add0~5_combout  = \fiber_tx|send_volt [1] $ (\fiber_tx|send_volt [5] $ ((\fiber_tx|Add0~17 )))
// \fiber_tx|Add0~7  = CARRY((\fiber_tx|send_volt [1] & (!\fiber_tx|send_volt [5] & !\fiber_tx|Add0~17 )) # (!\fiber_tx|send_volt [1] & ((!\fiber_tx|Add0~17 ) # (!\fiber_tx|send_volt [5]))))
// \fiber_tx|Add0~7COUT1_33  = CARRY((\fiber_tx|send_volt [1] & (!\fiber_tx|send_volt [5] & !\fiber_tx|Add0~17COUT1_31 )) # (!\fiber_tx|send_volt [1] & ((!\fiber_tx|Add0~17COUT1_31 ) # (!\fiber_tx|send_volt [5]))))

	.clk(gnd),
	.dataa(\fiber_tx|send_volt [1]),
	.datab(\fiber_tx|send_volt [5]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\fiber_tx|Add0~17 ),
	.cin1(\fiber_tx|Add0~17COUT1_31 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\fiber_tx|Add0~5_combout ),
	.regout(),
	.cout(),
	.cout0(\fiber_tx|Add0~7 ),
	.cout1(\fiber_tx|Add0~7COUT1_33 ));
// synopsys translate_off
defparam \fiber_tx|Add0~5 .cin0_used = "true";
defparam \fiber_tx|Add0~5 .cin1_used = "true";
defparam \fiber_tx|Add0~5 .lut_mask = "9617";
defparam \fiber_tx|Add0~5 .operation_mode = "arithmetic";
defparam \fiber_tx|Add0~5 .output_mode = "comb_only";
defparam \fiber_tx|Add0~5 .register_cascade_mode = "off";
defparam \fiber_tx|Add0~5 .sum_lutc_input = "cin";
defparam \fiber_tx|Add0~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y7_N7
maxii_lcell \fiber_tx|Add0~10 (
// Equation(s):
// \fiber_tx|Add0~10_combout  = \fiber_tx|send_volt [6] $ (\fiber_tx|send_volt [2] $ ((!\fiber_tx|Add0~7 )))
// \fiber_tx|Add0~12  = CARRY((\fiber_tx|send_volt [6] & ((\fiber_tx|send_volt [2]) # (!\fiber_tx|Add0~7 ))) # (!\fiber_tx|send_volt [6] & (\fiber_tx|send_volt [2] & !\fiber_tx|Add0~7 )))
// \fiber_tx|Add0~12COUT1_35  = CARRY((\fiber_tx|send_volt [6] & ((\fiber_tx|send_volt [2]) # (!\fiber_tx|Add0~7COUT1_33 ))) # (!\fiber_tx|send_volt [6] & (\fiber_tx|send_volt [2] & !\fiber_tx|Add0~7COUT1_33 )))

	.clk(gnd),
	.dataa(\fiber_tx|send_volt [6]),
	.datab(\fiber_tx|send_volt [2]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\fiber_tx|Add0~7 ),
	.cin1(\fiber_tx|Add0~7COUT1_33 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\fiber_tx|Add0~10_combout ),
	.regout(),
	.cout(),
	.cout0(\fiber_tx|Add0~12 ),
	.cout1(\fiber_tx|Add0~12COUT1_35 ));
// synopsys translate_off
defparam \fiber_tx|Add0~10 .cin0_used = "true";
defparam \fiber_tx|Add0~10 .cin1_used = "true";
defparam \fiber_tx|Add0~10 .lut_mask = "698e";
defparam \fiber_tx|Add0~10 .operation_mode = "arithmetic";
defparam \fiber_tx|Add0~10 .output_mode = "comb_only";
defparam \fiber_tx|Add0~10 .register_cascade_mode = "off";
defparam \fiber_tx|Add0~10 .sum_lutc_input = "cin";
defparam \fiber_tx|Add0~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y7_N8
maxii_lcell \fiber_tx|Add0~20 (
// Equation(s):
// \fiber_tx|Add0~20_combout  = \fiber_tx|send_volt [3] $ (\fiber_tx|send_volt [7] $ ((\fiber_tx|Add0~12 )))
// \fiber_tx|Add0~22  = CARRY((\fiber_tx|send_volt [3] & (!\fiber_tx|send_volt [7] & !\fiber_tx|Add0~12 )) # (!\fiber_tx|send_volt [3] & ((!\fiber_tx|Add0~12 ) # (!\fiber_tx|send_volt [7]))))
// \fiber_tx|Add0~22COUT1_37  = CARRY((\fiber_tx|send_volt [3] & (!\fiber_tx|send_volt [7] & !\fiber_tx|Add0~12COUT1_35 )) # (!\fiber_tx|send_volt [3] & ((!\fiber_tx|Add0~12COUT1_35 ) # (!\fiber_tx|send_volt [7]))))

	.clk(gnd),
	.dataa(\fiber_tx|send_volt [3]),
	.datab(\fiber_tx|send_volt [7]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\fiber_tx|Add0~12 ),
	.cin1(\fiber_tx|Add0~12COUT1_35 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\fiber_tx|Add0~20_combout ),
	.regout(),
	.cout(),
	.cout0(\fiber_tx|Add0~22 ),
	.cout1(\fiber_tx|Add0~22COUT1_37 ));
// synopsys translate_off
defparam \fiber_tx|Add0~20 .cin0_used = "true";
defparam \fiber_tx|Add0~20 .cin1_used = "true";
defparam \fiber_tx|Add0~20 .lut_mask = "9617";
defparam \fiber_tx|Add0~20 .operation_mode = "arithmetic";
defparam \fiber_tx|Add0~20 .output_mode = "comb_only";
defparam \fiber_tx|Add0~20 .register_cascade_mode = "off";
defparam \fiber_tx|Add0~20 .sum_lutc_input = "cin";
defparam \fiber_tx|Add0~20 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y7_N1
maxii_lcell \fiber_tx|Add2~20 (
// Equation(s):
// \fiber_tx|Add2~20_combout  = \fiber_tx|send_volt [8] $ ((!\fiber_tx|Add0~15_combout ))
// \fiber_tx|Add2~22  = CARRY((!\fiber_tx|send_volt [8] & (\fiber_tx|Add0~15_combout )))
// \fiber_tx|Add2~22COUT1_36  = CARRY((!\fiber_tx|send_volt [8] & (\fiber_tx|Add0~15_combout )))

	.clk(gnd),
	.dataa(\fiber_tx|send_volt [8]),
	.datab(\fiber_tx|Add0~15_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\fiber_tx|Add2~20_combout ),
	.regout(),
	.cout(),
	.cout0(\fiber_tx|Add2~22 ),
	.cout1(\fiber_tx|Add2~22COUT1_36 ));
// synopsys translate_off
defparam \fiber_tx|Add2~20 .lut_mask = "9944";
defparam \fiber_tx|Add2~20 .operation_mode = "arithmetic";
defparam \fiber_tx|Add2~20 .output_mode = "comb_only";
defparam \fiber_tx|Add2~20 .register_cascade_mode = "off";
defparam \fiber_tx|Add2~20 .sum_lutc_input = "datac";
defparam \fiber_tx|Add2~20 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y7_N2
maxii_lcell \fiber_tx|Add2~10 (
// Equation(s):
// \fiber_tx|Add2~10_combout  = \fiber_tx|Add0~5_combout  $ (\fiber_tx|Add1~1  $ ((!\fiber_tx|Add2~22 )))
// \fiber_tx|Add2~12  = CARRY((\fiber_tx|Add0~5_combout  & (\fiber_tx|Add1~1  & !\fiber_tx|Add2~22 )) # (!\fiber_tx|Add0~5_combout  & ((\fiber_tx|Add1~1 ) # (!\fiber_tx|Add2~22 ))))
// \fiber_tx|Add2~12COUT1_38  = CARRY((\fiber_tx|Add0~5_combout  & (\fiber_tx|Add1~1  & !\fiber_tx|Add2~22COUT1_36 )) # (!\fiber_tx|Add0~5_combout  & ((\fiber_tx|Add1~1 ) # (!\fiber_tx|Add2~22COUT1_36 ))))

	.clk(gnd),
	.dataa(\fiber_tx|Add0~5_combout ),
	.datab(\fiber_tx|Add1~1 ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\fiber_tx|Add2~22 ),
	.cin1(\fiber_tx|Add2~22COUT1_36 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\fiber_tx|Add2~10_combout ),
	.regout(),
	.cout(),
	.cout0(\fiber_tx|Add2~12 ),
	.cout1(\fiber_tx|Add2~12COUT1_38 ));
// synopsys translate_off
defparam \fiber_tx|Add2~10 .cin0_used = "true";
defparam \fiber_tx|Add2~10 .cin1_used = "true";
defparam \fiber_tx|Add2~10 .lut_mask = "694d";
defparam \fiber_tx|Add2~10 .operation_mode = "arithmetic";
defparam \fiber_tx|Add2~10 .output_mode = "comb_only";
defparam \fiber_tx|Add2~10 .register_cascade_mode = "off";
defparam \fiber_tx|Add2~10 .sum_lutc_input = "cin";
defparam \fiber_tx|Add2~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y7_N3
maxii_lcell \fiber_tx|Add2~15 (
// Equation(s):
// \fiber_tx|Add2~15_combout  = \fiber_tx|Add0~10_combout  $ (\fiber_tx|Add1~2  $ ((!\fiber_tx|Add2~12 )))
// \fiber_tx|Add2~17  = CARRY((\fiber_tx|Add0~10_combout  & ((\fiber_tx|Add1~2 ) # (!\fiber_tx|Add2~12 ))) # (!\fiber_tx|Add0~10_combout  & (\fiber_tx|Add1~2  & !\fiber_tx|Add2~12 )))
// \fiber_tx|Add2~17COUT1_40  = CARRY((\fiber_tx|Add0~10_combout  & ((\fiber_tx|Add1~2 ) # (!\fiber_tx|Add2~12COUT1_38 ))) # (!\fiber_tx|Add0~10_combout  & (\fiber_tx|Add1~2  & !\fiber_tx|Add2~12COUT1_38 )))

	.clk(gnd),
	.dataa(\fiber_tx|Add0~10_combout ),
	.datab(\fiber_tx|Add1~2 ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\fiber_tx|Add2~12 ),
	.cin1(\fiber_tx|Add2~12COUT1_38 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\fiber_tx|Add2~15_combout ),
	.regout(),
	.cout(),
	.cout0(\fiber_tx|Add2~17 ),
	.cout1(\fiber_tx|Add2~17COUT1_40 ));
// synopsys translate_off
defparam \fiber_tx|Add2~15 .cin0_used = "true";
defparam \fiber_tx|Add2~15 .cin1_used = "true";
defparam \fiber_tx|Add2~15 .lut_mask = "698e";
defparam \fiber_tx|Add2~15 .operation_mode = "arithmetic";
defparam \fiber_tx|Add2~15 .output_mode = "comb_only";
defparam \fiber_tx|Add2~15 .register_cascade_mode = "off";
defparam \fiber_tx|Add2~15 .sum_lutc_input = "cin";
defparam \fiber_tx|Add2~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y7_N4
maxii_lcell \fiber_tx|Add2~25 (
// Equation(s):
// \fiber_tx|Add2~25_combout  = \fiber_tx|Add1~3  $ (\fiber_tx|Add0~20_combout  $ ((!\fiber_tx|Add2~17 )))
// \fiber_tx|Add2~27  = CARRY((\fiber_tx|Add1~3  & ((!\fiber_tx|Add2~17COUT1_40 ) # (!\fiber_tx|Add0~20_combout ))) # (!\fiber_tx|Add1~3  & (!\fiber_tx|Add0~20_combout  & !\fiber_tx|Add2~17COUT1_40 )))

	.clk(gnd),
	.dataa(\fiber_tx|Add1~3 ),
	.datab(\fiber_tx|Add0~20_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\fiber_tx|Add2~17 ),
	.cin1(\fiber_tx|Add2~17COUT1_40 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\fiber_tx|Add2~25_combout ),
	.regout(),
	.cout(\fiber_tx|Add2~27 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \fiber_tx|Add2~25 .cin0_used = "true";
defparam \fiber_tx|Add2~25 .cin1_used = "true";
defparam \fiber_tx|Add2~25 .lut_mask = "692b";
defparam \fiber_tx|Add2~25 .operation_mode = "arithmetic";
defparam \fiber_tx|Add2~25 .output_mode = "comb_only";
defparam \fiber_tx|Add2~25 .register_cascade_mode = "off";
defparam \fiber_tx|Add2~25 .sum_lutc_input = "cin";
defparam \fiber_tx|Add2~25 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y7_N1
maxii_lcell \fiber_tx|Add4~25 (
// Equation(s):
// \fiber_tx|Add4~25_combout  = \fiber_tx|Add2~20_combout  $ ((!\fiber_tx|send_moduleinfo [4]))
// \fiber_tx|Add4~27  = CARRY((\fiber_tx|Add2~20_combout  & (!\fiber_tx|send_moduleinfo [4])))
// \fiber_tx|Add4~27COUT1_42  = CARRY((\fiber_tx|Add2~20_combout  & (!\fiber_tx|send_moduleinfo [4])))

	.clk(gnd),
	.dataa(\fiber_tx|Add2~20_combout ),
	.datab(\fiber_tx|send_moduleinfo [4]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\fiber_tx|Add4~25_combout ),
	.regout(),
	.cout(),
	.cout0(\fiber_tx|Add4~27 ),
	.cout1(\fiber_tx|Add4~27COUT1_42 ));
// synopsys translate_off
defparam \fiber_tx|Add4~25 .lut_mask = "9922";
defparam \fiber_tx|Add4~25 .operation_mode = "arithmetic";
defparam \fiber_tx|Add4~25 .output_mode = "comb_only";
defparam \fiber_tx|Add4~25 .register_cascade_mode = "off";
defparam \fiber_tx|Add4~25 .sum_lutc_input = "datac";
defparam \fiber_tx|Add4~25 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y7_N2
maxii_lcell \fiber_tx|Add4~15 (
// Equation(s):
// \fiber_tx|Add4~15_combout  = \fiber_tx|send_moduleinfo [4] $ (\fiber_tx|Add2~10_combout  $ ((\fiber_tx|Add4~27 )))
// \fiber_tx|Add4~17  = CARRY((\fiber_tx|send_moduleinfo [4] & (!\fiber_tx|Add2~10_combout  & !\fiber_tx|Add4~27 )) # (!\fiber_tx|send_moduleinfo [4] & ((!\fiber_tx|Add4~27 ) # (!\fiber_tx|Add2~10_combout ))))
// \fiber_tx|Add4~17COUT1_44  = CARRY((\fiber_tx|send_moduleinfo [4] & (!\fiber_tx|Add2~10_combout  & !\fiber_tx|Add4~27COUT1_42 )) # (!\fiber_tx|send_moduleinfo [4] & ((!\fiber_tx|Add4~27COUT1_42 ) # (!\fiber_tx|Add2~10_combout ))))

	.clk(gnd),
	.dataa(\fiber_tx|send_moduleinfo [4]),
	.datab(\fiber_tx|Add2~10_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\fiber_tx|Add4~27 ),
	.cin1(\fiber_tx|Add4~27COUT1_42 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\fiber_tx|Add4~15_combout ),
	.regout(),
	.cout(),
	.cout0(\fiber_tx|Add4~17 ),
	.cout1(\fiber_tx|Add4~17COUT1_44 ));
// synopsys translate_off
defparam \fiber_tx|Add4~15 .cin0_used = "true";
defparam \fiber_tx|Add4~15 .cin1_used = "true";
defparam \fiber_tx|Add4~15 .lut_mask = "9617";
defparam \fiber_tx|Add4~15 .operation_mode = "arithmetic";
defparam \fiber_tx|Add4~15 .output_mode = "comb_only";
defparam \fiber_tx|Add4~15 .register_cascade_mode = "off";
defparam \fiber_tx|Add4~15 .sum_lutc_input = "cin";
defparam \fiber_tx|Add4~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y7_N3
maxii_lcell \fiber_tx|Add4~20 (
// Equation(s):
// \fiber_tx|Add4~20_combout  = \fiber_tx|Add2~15_combout  $ ((((\fiber_tx|Add4~17 ))))
// \fiber_tx|Add4~22  = CARRY((\fiber_tx|Add2~15_combout ) # ((!\fiber_tx|Add4~17 )))
// \fiber_tx|Add4~22COUT1_46  = CARRY((\fiber_tx|Add2~15_combout ) # ((!\fiber_tx|Add4~17COUT1_44 )))

	.clk(gnd),
	.dataa(\fiber_tx|Add2~15_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\fiber_tx|Add4~17 ),
	.cin1(\fiber_tx|Add4~17COUT1_44 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\fiber_tx|Add4~20_combout ),
	.regout(),
	.cout(),
	.cout0(\fiber_tx|Add4~22 ),
	.cout1(\fiber_tx|Add4~22COUT1_46 ));
// synopsys translate_off
defparam \fiber_tx|Add4~20 .cin0_used = "true";
defparam \fiber_tx|Add4~20 .cin1_used = "true";
defparam \fiber_tx|Add4~20 .lut_mask = "5aaf";
defparam \fiber_tx|Add4~20 .operation_mode = "arithmetic";
defparam \fiber_tx|Add4~20 .output_mode = "comb_only";
defparam \fiber_tx|Add4~20 .register_cascade_mode = "off";
defparam \fiber_tx|Add4~20 .sum_lutc_input = "cin";
defparam \fiber_tx|Add4~20 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y7_N4
maxii_lcell \fiber_tx|Add4~30 (
// Equation(s):
// \fiber_tx|Add4~30_combout  = (\fiber_tx|Add2~25_combout  $ ((!\fiber_tx|Add4~22 )))
// \fiber_tx|Add4~32  = CARRY(((!\fiber_tx|Add2~25_combout  & !\fiber_tx|Add4~22COUT1_46 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\fiber_tx|Add2~25_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\fiber_tx|Add4~22 ),
	.cin1(\fiber_tx|Add4~22COUT1_46 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\fiber_tx|Add4~30_combout ),
	.regout(),
	.cout(\fiber_tx|Add4~32 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \fiber_tx|Add4~30 .cin0_used = "true";
defparam \fiber_tx|Add4~30 .cin1_used = "true";
defparam \fiber_tx|Add4~30 .lut_mask = "c303";
defparam \fiber_tx|Add4~30 .operation_mode = "arithmetic";
defparam \fiber_tx|Add4~30 .output_mode = "comb_only";
defparam \fiber_tx|Add4~30 .register_cascade_mode = "off";
defparam \fiber_tx|Add4~30 .sum_lutc_input = "cin";
defparam \fiber_tx|Add4~30 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y7_N6
maxii_lcell \fiber_tx|Mux0~12 (
// Equation(s):
// \fiber_tx|Mux0~12_combout  = (\fiber_tx|send_nums [1] & ((\fiber_tx|send_nums [0]) # ((\fiber_tx|Add4~20_combout )))) # (!\fiber_tx|send_nums [1] & (!\fiber_tx|send_nums [0] & ((\fiber_tx|Add4~25_combout ))))

	.clk(gnd),
	.dataa(\fiber_tx|send_nums [1]),
	.datab(\fiber_tx|send_nums [0]),
	.datac(\fiber_tx|Add4~20_combout ),
	.datad(\fiber_tx|Add4~25_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\fiber_tx|Mux0~12_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \fiber_tx|Mux0~12 .lut_mask = "b9a8";
defparam \fiber_tx|Mux0~12 .operation_mode = "normal";
defparam \fiber_tx|Mux0~12 .output_mode = "comb_only";
defparam \fiber_tx|Mux0~12 .register_cascade_mode = "off";
defparam \fiber_tx|Mux0~12 .sum_lutc_input = "datac";
defparam \fiber_tx|Mux0~12 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y7_N7
maxii_lcell \fiber_tx|Mux0~13 (
// Equation(s):
// \fiber_tx|Mux0~13_combout  = (\fiber_tx|send_nums [0] & ((\fiber_tx|Mux0~12_combout  & (\fiber_tx|Add4~30_combout )) # (!\fiber_tx|Mux0~12_combout  & ((\fiber_tx|Add4~15_combout ))))) # (!\fiber_tx|send_nums [0] & (((\fiber_tx|Mux0~12_combout ))))

	.clk(gnd),
	.dataa(\fiber_tx|send_nums [0]),
	.datab(\fiber_tx|Add4~30_combout ),
	.datac(\fiber_tx|Add4~15_combout ),
	.datad(\fiber_tx|Mux0~12_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\fiber_tx|Mux0~13_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \fiber_tx|Mux0~13 .lut_mask = "dda0";
defparam \fiber_tx|Mux0~13 .operation_mode = "normal";
defparam \fiber_tx|Mux0~13 .output_mode = "comb_only";
defparam \fiber_tx|Mux0~13 .register_cascade_mode = "off";
defparam \fiber_tx|Mux0~13 .sum_lutc_input = "datac";
defparam \fiber_tx|Mux0~13 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y7_N8
maxii_lcell \fiber_tx|Mux0~16 (
// Equation(s):
// \fiber_tx|Mux0~16_combout  = (\fiber_tx|send_nums [2] & (((\fiber_tx|Mux0~13_combout )) # (!\fiber_tx|send_nums [3]))) # (!\fiber_tx|send_nums [2] & (((\fiber_tx|Mux0~15 ))))

	.clk(gnd),
	.dataa(\fiber_tx|send_nums [2]),
	.datab(\fiber_tx|send_nums [3]),
	.datac(\fiber_tx|Mux0~15 ),
	.datad(\fiber_tx|Mux0~13_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\fiber_tx|Mux0~16_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \fiber_tx|Mux0~16 .lut_mask = "fa72";
defparam \fiber_tx|Mux0~16 .operation_mode = "normal";
defparam \fiber_tx|Mux0~16 .output_mode = "comb_only";
defparam \fiber_tx|Mux0~16 .register_cascade_mode = "off";
defparam \fiber_tx|Mux0~16 .sum_lutc_input = "datac";
defparam \fiber_tx|Mux0~16 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y7_N9
maxii_lcell \fiber_tx|Add0~0 (
// Equation(s):
// \fiber_tx|Add0~0_combout  = (((!\fiber_tx|Add0~22 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\fiber_tx|Add0~22 ),
	.cin1(\fiber_tx|Add0~22COUT1_37 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\fiber_tx|Add0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \fiber_tx|Add0~0 .cin0_used = "true";
defparam \fiber_tx|Add0~0 .cin1_used = "true";
defparam \fiber_tx|Add0~0 .lut_mask = "0f0f";
defparam \fiber_tx|Add0~0 .operation_mode = "normal";
defparam \fiber_tx|Add0~0 .output_mode = "comb_only";
defparam \fiber_tx|Add0~0 .register_cascade_mode = "off";
defparam \fiber_tx|Add0~0 .sum_lutc_input = "cin";
defparam \fiber_tx|Add0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y7_N5
maxii_lcell \fiber_tx|Add2~0 (
// Equation(s):
// \fiber_tx|Add2~0_combout  = \fiber_tx|Add1~0  $ (\fiber_tx|Add0~0_combout  $ ((!\fiber_tx|Add2~27 )))
// \fiber_tx|Add2~2  = CARRY((\fiber_tx|Add1~0  & ((\fiber_tx|Add0~0_combout ) # (!\fiber_tx|Add2~27 ))) # (!\fiber_tx|Add1~0  & (\fiber_tx|Add0~0_combout  & !\fiber_tx|Add2~27 )))
// \fiber_tx|Add2~2COUT1_42  = CARRY((\fiber_tx|Add1~0  & ((\fiber_tx|Add0~0_combout ) # (!\fiber_tx|Add2~27 ))) # (!\fiber_tx|Add1~0  & (\fiber_tx|Add0~0_combout  & !\fiber_tx|Add2~27 )))

	.clk(gnd),
	.dataa(\fiber_tx|Add1~0 ),
	.datab(\fiber_tx|Add0~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\fiber_tx|Add2~27 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\fiber_tx|Add2~0_combout ),
	.regout(),
	.cout(),
	.cout0(\fiber_tx|Add2~2 ),
	.cout1(\fiber_tx|Add2~2COUT1_42 ));
// synopsys translate_off
defparam \fiber_tx|Add2~0 .cin_used = "true";
defparam \fiber_tx|Add2~0 .lut_mask = "698e";
defparam \fiber_tx|Add2~0 .operation_mode = "arithmetic";
defparam \fiber_tx|Add2~0 .output_mode = "comb_only";
defparam \fiber_tx|Add2~0 .register_cascade_mode = "off";
defparam \fiber_tx|Add2~0 .sum_lutc_input = "cin";
defparam \fiber_tx|Add2~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y7_N6
maxii_lcell \fiber_tx|Add2~5 (
// Equation(s):
// \fiber_tx|Add2~5_combout  = ((((!\fiber_tx|Add2~27  & \fiber_tx|Add2~2 ) # (\fiber_tx|Add2~27  & \fiber_tx|Add2~2COUT1_42 ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\fiber_tx|Add2~27 ),
	.cin0(\fiber_tx|Add2~2 ),
	.cin1(\fiber_tx|Add2~2COUT1_42 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\fiber_tx|Add2~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \fiber_tx|Add2~5 .cin0_used = "true";
defparam \fiber_tx|Add2~5 .cin1_used = "true";
defparam \fiber_tx|Add2~5 .cin_used = "true";
defparam \fiber_tx|Add2~5 .lut_mask = "f0f0";
defparam \fiber_tx|Add2~5 .operation_mode = "normal";
defparam \fiber_tx|Add2~5 .output_mode = "comb_only";
defparam \fiber_tx|Add2~5 .register_cascade_mode = "off";
defparam \fiber_tx|Add2~5 .sum_lutc_input = "cin";
defparam \fiber_tx|Add2~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y7_N5
maxii_lcell \fiber_tx|Add4~5 (
// Equation(s):
// \fiber_tx|Add4~5_combout  = (\fiber_tx|Add2~0_combout  $ ((\fiber_tx|Add4~32 )))
// \fiber_tx|Add4~7  = CARRY(((\fiber_tx|Add2~0_combout ) # (!\fiber_tx|Add4~32 )))
// \fiber_tx|Add4~7COUT1_48  = CARRY(((\fiber_tx|Add2~0_combout ) # (!\fiber_tx|Add4~32 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\fiber_tx|Add2~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\fiber_tx|Add4~32 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\fiber_tx|Add4~5_combout ),
	.regout(),
	.cout(),
	.cout0(\fiber_tx|Add4~7 ),
	.cout1(\fiber_tx|Add4~7COUT1_48 ));
// synopsys translate_off
defparam \fiber_tx|Add4~5 .cin_used = "true";
defparam \fiber_tx|Add4~5 .lut_mask = "3ccf";
defparam \fiber_tx|Add4~5 .operation_mode = "arithmetic";
defparam \fiber_tx|Add4~5 .output_mode = "comb_only";
defparam \fiber_tx|Add4~5 .register_cascade_mode = "off";
defparam \fiber_tx|Add4~5 .sum_lutc_input = "cin";
defparam \fiber_tx|Add4~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y7_N6
maxii_lcell \fiber_tx|Add4~10 (
// Equation(s):
// \fiber_tx|Add4~10_combout  = \fiber_tx|Add2~5_combout  $ (((((!\fiber_tx|Add4~32  & \fiber_tx|Add4~7 ) # (\fiber_tx|Add4~32  & \fiber_tx|Add4~7COUT1_48 )))))
// \fiber_tx|Add4~12  = CARRY(((!\fiber_tx|Add4~7 )) # (!\fiber_tx|Add2~5_combout ))
// \fiber_tx|Add4~12COUT1_50  = CARRY(((!\fiber_tx|Add4~7COUT1_48 )) # (!\fiber_tx|Add2~5_combout ))

	.clk(gnd),
	.dataa(\fiber_tx|Add2~5_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\fiber_tx|Add4~32 ),
	.cin0(\fiber_tx|Add4~7 ),
	.cin1(\fiber_tx|Add4~7COUT1_48 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\fiber_tx|Add4~10_combout ),
	.regout(),
	.cout(),
	.cout0(\fiber_tx|Add4~12 ),
	.cout1(\fiber_tx|Add4~12COUT1_50 ));
// synopsys translate_off
defparam \fiber_tx|Add4~10 .cin0_used = "true";
defparam \fiber_tx|Add4~10 .cin1_used = "true";
defparam \fiber_tx|Add4~10 .cin_used = "true";
defparam \fiber_tx|Add4~10 .lut_mask = "5a5f";
defparam \fiber_tx|Add4~10 .operation_mode = "arithmetic";
defparam \fiber_tx|Add4~10 .output_mode = "comb_only";
defparam \fiber_tx|Add4~10 .register_cascade_mode = "off";
defparam \fiber_tx|Add4~10 .sum_lutc_input = "cin";
defparam \fiber_tx|Add4~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y7_N7
maxii_lcell \fiber_tx|Add4~0 (
// Equation(s):
// \fiber_tx|Add4~0_combout  = (((!(!\fiber_tx|Add4~32  & \fiber_tx|Add4~12 ) # (\fiber_tx|Add4~32  & \fiber_tx|Add4~12COUT1_50 ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\fiber_tx|Add4~32 ),
	.cin0(\fiber_tx|Add4~12 ),
	.cin1(\fiber_tx|Add4~12COUT1_50 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\fiber_tx|Add4~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \fiber_tx|Add4~0 .cin0_used = "true";
defparam \fiber_tx|Add4~0 .cin1_used = "true";
defparam \fiber_tx|Add4~0 .cin_used = "true";
defparam \fiber_tx|Add4~0 .lut_mask = "0f0f";
defparam \fiber_tx|Add4~0 .operation_mode = "normal";
defparam \fiber_tx|Add4~0 .output_mode = "comb_only";
defparam \fiber_tx|Add4~0 .register_cascade_mode = "off";
defparam \fiber_tx|Add4~0 .sum_lutc_input = "cin";
defparam \fiber_tx|Add4~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y7_N0
maxii_lcell \fiber_tx|Mux0~0 (
// Equation(s):
// \fiber_tx|Mux0~0_combout  = (\fiber_tx|send_nums [1] & ((\fiber_tx|Add4~0_combout ) # ((\fiber_tx|send_nums [0])))) # (!\fiber_tx|send_nums [1] & (((\fiber_tx|Add4~5_combout  & !\fiber_tx|send_nums [0]))))

	.clk(gnd),
	.dataa(\fiber_tx|send_nums [1]),
	.datab(\fiber_tx|Add4~0_combout ),
	.datac(\fiber_tx|Add4~5_combout ),
	.datad(\fiber_tx|send_nums [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\fiber_tx|Mux0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \fiber_tx|Mux0~0 .lut_mask = "aad8";
defparam \fiber_tx|Mux0~0 .operation_mode = "normal";
defparam \fiber_tx|Mux0~0 .output_mode = "comb_only";
defparam \fiber_tx|Mux0~0 .register_cascade_mode = "off";
defparam \fiber_tx|Mux0~0 .sum_lutc_input = "datac";
defparam \fiber_tx|Mux0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y7_N2
maxii_lcell \fiber_tx|Mux0~1 (
// Equation(s):
// \fiber_tx|Mux0~1_combout  = (\fiber_tx|send_nums [2]) # ((\fiber_tx|send_nums [3]) # ((\fiber_tx|send_nums [0] & \fiber_tx|Add4~10_combout )))

	.clk(gnd),
	.dataa(\fiber_tx|send_nums [2]),
	.datab(\fiber_tx|send_nums [0]),
	.datac(\fiber_tx|Add4~10_combout ),
	.datad(\fiber_tx|send_nums [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\fiber_tx|Mux0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \fiber_tx|Mux0~1 .lut_mask = "ffea";
defparam \fiber_tx|Mux0~1 .operation_mode = "normal";
defparam \fiber_tx|Mux0~1 .output_mode = "comb_only";
defparam \fiber_tx|Mux0~1 .register_cascade_mode = "off";
defparam \fiber_tx|Mux0~1 .sum_lutc_input = "datac";
defparam \fiber_tx|Mux0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y7_N9
maxii_lcell \fiber_tx|Mux0~2 (
// Equation(s):
// \fiber_tx|Mux0~2_combout  = (\fiber_tx|send_nums [5] & ((\fiber_tx|send_nums [4]) # ((\fiber_tx|Mux0~0_combout ) # (\fiber_tx|Mux0~1_combout ))))

	.clk(gnd),
	.dataa(\fiber_tx|send_nums [5]),
	.datab(\fiber_tx|send_nums [4]),
	.datac(\fiber_tx|Mux0~0_combout ),
	.datad(\fiber_tx|Mux0~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\fiber_tx|Mux0~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \fiber_tx|Mux0~2 .lut_mask = "aaa8";
defparam \fiber_tx|Mux0~2 .operation_mode = "normal";
defparam \fiber_tx|Mux0~2 .output_mode = "comb_only";
defparam \fiber_tx|Mux0~2 .register_cascade_mode = "off";
defparam \fiber_tx|Mux0~2 .sum_lutc_input = "datac";
defparam \fiber_tx|Mux0~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y7_N8
maxii_lcell \fiber_tx|COMM_T (
// Equation(s):
// \fiber_tx|COMM_T~regout  = DFFEAS((\fiber_tx|Mux0~11_combout ) # ((\fiber_tx|Mux0~2_combout ) # ((\fiber_tx|send_nums [4] & \fiber_tx|Mux0~16_combout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\fiber_tx|Mux0~11_combout ),
	.datab(\fiber_tx|send_nums [4]),
	.datac(\fiber_tx|Mux0~16_combout ),
	.datad(\fiber_tx|Mux0~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\fiber_tx|COMM_T~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \fiber_tx|COMM_T .lut_mask = "ffea";
defparam \fiber_tx|COMM_T .operation_mode = "normal";
defparam \fiber_tx|COMM_T .output_mode = "reg_only";
defparam \fiber_tx|COMM_T .register_cascade_mode = "off";
defparam \fiber_tx|COMM_T .sum_lutc_input = "datac";
defparam \fiber_tx|COMM_T .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y8_N0
maxii_lcell \ads7822|always6~1 (
// Equation(s):
// \ads7822|always6~1_combout  = (\ads7822|div_cnt [0] & (((!\ads7822|div_cnt [2] & \ads7822|always6~0_combout ))))

	.clk(gnd),
	.dataa(\ads7822|div_cnt [0]),
	.datab(vcc),
	.datac(\ads7822|div_cnt [2]),
	.datad(\ads7822|always6~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ads7822|always6~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ads7822|always6~1 .lut_mask = "0a00";
defparam \ads7822|always6~1 .operation_mode = "normal";
defparam \ads7822|always6~1 .output_mode = "comb_only";
defparam \ads7822|always6~1 .register_cascade_mode = "off";
defparam \ads7822|always6~1 .sum_lutc_input = "datac";
defparam \ads7822|always6~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y8_N3
maxii_lcell \ads7822|always6~2 (
// Equation(s):
// \ads7822|always6~2_combout  = ((!\ads7822|numer_cnt [0] & (!\ads7822|numer_cnt [1] & \ads7822|always7~0_combout ))) # (!\ads7822|always7~1_combout )

	.clk(gnd),
	.dataa(\ads7822|numer_cnt [0]),
	.datab(\ads7822|numer_cnt [1]),
	.datac(\ads7822|always7~0_combout ),
	.datad(\ads7822|always7~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ads7822|always6~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ads7822|always6~2 .lut_mask = "10ff";
defparam \ads7822|always6~2 .operation_mode = "normal";
defparam \ads7822|always6~2 .output_mode = "comb_only";
defparam \ads7822|always6~2 .register_cascade_mode = "off";
defparam \ads7822|always6~2 .sum_lutc_input = "datac";
defparam \ads7822|always6~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y8_N7
maxii_lcell \ads7822|ad_clk (
// Equation(s):
// \ads7822|ad_clk~regout  = DFFEAS((\ads7822|always6~2_combout  & (\ads7822|ad_clk~regout )) # (!\ads7822|always6~2_combout  & (\ads7822|Equal2~1_combout  & ((\ads7822|ad_clk~regout ) # (\ads7822|always6~1_combout )))), GLOBAL(\clk~combout ), VCC, , , , , , 
// )

	.clk(\clk~combout ),
	.dataa(\ads7822|ad_clk~regout ),
	.datab(\ads7822|Equal2~1_combout ),
	.datac(\ads7822|always6~1_combout ),
	.datad(\ads7822|always6~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ads7822|ad_clk~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ads7822|ad_clk .lut_mask = "aac8";
defparam \ads7822|ad_clk .operation_mode = "normal";
defparam \ads7822|ad_clk .output_mode = "reg_only";
defparam \ads7822|ad_clk .register_cascade_mode = "off";
defparam \ads7822|ad_clk .sum_lutc_input = "datac";
defparam \ads7822|ad_clk .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y6_N5
maxii_lcell \ads7822|ad_cs_reg (
// Equation(s):
// \ads7822|ad_cs_reg~regout  = DFFEAS(((\ads7822|Equal1~0_combout  & ((!\ads7822|numer_cnt [4]))) # (!\ads7822|Equal1~0_combout  & (\ads7822|ad_cs_reg~regout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\ads7822|ad_cs_reg~regout ),
	.datab(vcc),
	.datac(\ads7822|numer_cnt [4]),
	.datad(\ads7822|Equal1~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ads7822|ad_cs_reg~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ads7822|ad_cs_reg .lut_mask = "0faa";
defparam \ads7822|ad_cs_reg .operation_mode = "normal";
defparam \ads7822|ad_cs_reg .output_mode = "reg_only";
defparam \ads7822|ad_cs_reg .register_cascade_mode = "off";
defparam \ads7822|ad_cs_reg .sum_lutc_input = "datac";
defparam \ads7822|ad_cs_reg .synch_mode = "off";
// synopsys translate_on

// Location: PIN_67,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \Reset~I (
	.datain(gnd),
	.oe(gnd),
	.combout(),
	.padio(Reset));
// synopsys translate_off
defparam \Reset~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_122,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \RUDIN~I (
	.datain(gnd),
	.oe(vcc),
	.combout(),
	.padio(RUDIN));
// synopsys translate_off
defparam \RUDIN~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_118,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \RDDIN~I (
	.datain(gnd),
	.oe(vcc),
	.combout(),
	.padio(RDDIN));
// synopsys translate_off
defparam \RDDIN~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_113,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \LUDIN~I (
	.datain(gnd),
	.oe(vcc),
	.combout(),
	.padio(LUDIN));
// synopsys translate_off
defparam \LUDIN~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_109,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \LDDIN~I (
	.datain(gnd),
	.oe(vcc),
	.combout(),
	.padio(LDDIN));
// synopsys translate_off
defparam \LDDIN~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_137,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \ERR[0]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(),
	.padio(ERR[0]));
// synopsys translate_off
defparam \ERR[0]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_138,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \ERR[1]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(),
	.padio(ERR[1]));
// synopsys translate_off
defparam \ERR[1]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_139,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \ERR[2]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(),
	.padio(ERR[2]));
// synopsys translate_off
defparam \ERR[2]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_140,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \ERR[3]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(),
	.padio(ERR[3]));
// synopsys translate_off
defparam \ERR[3]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_40,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \LED1~I (
	.datain(vcc),
	.oe(vcc),
	.combout(),
	.padio(LED1));
// synopsys translate_off
defparam \LED1~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_41,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \LED2~I (
	.datain(gnd),
	.oe(vcc),
	.combout(),
	.padio(LED2));
// synopsys translate_off
defparam \LED2~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_42,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \LED3~I (
	.datain(vcc),
	.oe(vcc),
	.combout(),
	.padio(LED3));
// synopsys translate_off
defparam \LED3~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_37,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \COMM_R~I (
	.datain(gnd),
	.oe(gnd),
	.combout(),
	.padio(COMM_R));
// synopsys translate_off
defparam \COMM_R~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_38,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \COMM_T~I (
	.datain(\fiber_tx|COMM_T~regout ),
	.oe(vcc),
	.combout(),
	.padio(COMM_T));
// synopsys translate_off
defparam \COMM_T~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_94,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \ADclk~I (
	.datain(\ads7822|ad_clk~regout ),
	.oe(vcc),
	.combout(),
	.padio(ADclk));
// synopsys translate_off
defparam \ADclk~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_88,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \ADcon~I (
	.datain(!\ads7822|ad_cs_reg~regout ),
	.oe(vcc),
	.combout(),
	.padio(ADcon));
// synopsys translate_off
defparam \ADcon~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_66,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \DCOV~I (
	.datain(gnd),
	.oe(gnd),
	.combout(),
	.padio(DCOV));
// synopsys translate_off
defparam \DCOV~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_70,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \DCUV~I (
	.datain(gnd),
	.oe(gnd),
	.combout(),
	.padio(DCUV));
// synopsys translate_off
defparam \DCUV~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_78,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \HOT_2~I (
	.datain(gnd),
	.oe(gnd),
	.combout(),
	.padio(HOT_2));
// synopsys translate_off
defparam \HOT_2~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_71,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \Powerfall~I (
	.datain(gnd),
	.oe(gnd),
	.combout(),
	.padio(Powerfall));
// synopsys translate_off
defparam \Powerfall~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_59,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \BypPowerErr~I (
	.datain(gnd),
	.oe(gnd),
	.combout(),
	.padio(BypPowerErr));
// synopsys translate_off
defparam \BypPowerErr~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_32,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \BypCon~I (
	.datain(gnd),
	.oe(vcc),
	.combout(),
	.padio(BypCon));
// synopsys translate_off
defparam \BypCon~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_31,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \BypOk~I (
	.datain(gnd),
	.oe(gnd),
	.combout(),
	.padio(BypOk));
// synopsys translate_off
defparam \BypOk~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \test[0]~I (
	.datain(vcc),
	.oe(vcc),
	.combout(),
	.padio(test[0]));
// synopsys translate_off
defparam \test[0]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \test[1]~I (
	.datain(gnd),
	.oe(vcc),
	.combout(),
	.padio(test[1]));
// synopsys translate_off
defparam \test[1]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \test[2]~I (
	.datain(gnd),
	.oe(vcc),
	.combout(),
	.padio(test[2]));
// synopsys translate_off
defparam \test[2]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \test[3]~I (
	.datain(gnd),
	.oe(vcc),
	.combout(),
	.padio(test[3]));
// synopsys translate_off
defparam \test[3]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \test[4]~I (
	.datain(gnd),
	.oe(vcc),
	.combout(),
	.padio(test[4]));
// synopsys translate_off
defparam \test[4]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \test[5]~I (
	.datain(gnd),
	.oe(vcc),
	.combout(),
	.padio(test[5]));
// synopsys translate_off
defparam \test[5]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \test[6]~I (
	.datain(gnd),
	.oe(vcc),
	.combout(),
	.padio(test[6]));
// synopsys translate_off
defparam \test[6]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \test[7]~I (
	.datain(gnd),
	.oe(vcc),
	.combout(),
	.padio(test[7]));
// synopsys translate_off
defparam \test[7]~I .operation_mode = "output";
// synopsys translate_on

endmodule
