{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1479569384671 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Full Version " "Version 12.1 Build 177 11/07/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1479569384671 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 19 23:29:44 2016 " "Processing started: Sat Nov 19 23:29:44 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1479569384671 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1479569384671 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off KEY_INTERFACE -c KEY_INTERFACE " "Command: quartus_eda --read_settings_files=off --write_settings_files=off KEY_INTERFACE -c KEY_INTERFACE" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1479569384671 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "KEY_INTERFACE_8_1200mv_85c_slow.vo D:/FPGA_PROC/ALTERA_MODULE_PROC/KEY_INTERFACE/simulation/modelsim/ simulation " "Generated file KEY_INTERFACE_8_1200mv_85c_slow.vo in folder \"D:/FPGA_PROC/ALTERA_MODULE_PROC/KEY_INTERFACE/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1479569384999 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "KEY_INTERFACE_8_1200mv_0c_slow.vo D:/FPGA_PROC/ALTERA_MODULE_PROC/KEY_INTERFACE/simulation/modelsim/ simulation " "Generated file KEY_INTERFACE_8_1200mv_0c_slow.vo in folder \"D:/FPGA_PROC/ALTERA_MODULE_PROC/KEY_INTERFACE/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1479569385030 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "KEY_INTERFACE_min_1200mv_0c_fast.vo D:/FPGA_PROC/ALTERA_MODULE_PROC/KEY_INTERFACE/simulation/modelsim/ simulation " "Generated file KEY_INTERFACE_min_1200mv_0c_fast.vo in folder \"D:/FPGA_PROC/ALTERA_MODULE_PROC/KEY_INTERFACE/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1479569385061 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "KEY_INTERFACE.vo D:/FPGA_PROC/ALTERA_MODULE_PROC/KEY_INTERFACE/simulation/modelsim/ simulation " "Generated file KEY_INTERFACE.vo in folder \"D:/FPGA_PROC/ALTERA_MODULE_PROC/KEY_INTERFACE/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1479569385092 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "KEY_INTERFACE_8_1200mv_85c_v_slow.sdo D:/FPGA_PROC/ALTERA_MODULE_PROC/KEY_INTERFACE/simulation/modelsim/ simulation " "Generated file KEY_INTERFACE_8_1200mv_85c_v_slow.sdo in folder \"D:/FPGA_PROC/ALTERA_MODULE_PROC/KEY_INTERFACE/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1479569385108 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "KEY_INTERFACE_8_1200mv_0c_v_slow.sdo D:/FPGA_PROC/ALTERA_MODULE_PROC/KEY_INTERFACE/simulation/modelsim/ simulation " "Generated file KEY_INTERFACE_8_1200mv_0c_v_slow.sdo in folder \"D:/FPGA_PROC/ALTERA_MODULE_PROC/KEY_INTERFACE/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1479569385139 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "KEY_INTERFACE_min_1200mv_0c_v_fast.sdo D:/FPGA_PROC/ALTERA_MODULE_PROC/KEY_INTERFACE/simulation/modelsim/ simulation " "Generated file KEY_INTERFACE_min_1200mv_0c_v_fast.sdo in folder \"D:/FPGA_PROC/ALTERA_MODULE_PROC/KEY_INTERFACE/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1479569385170 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "KEY_INTERFACE_v.sdo D:/FPGA_PROC/ALTERA_MODULE_PROC/KEY_INTERFACE/simulation/modelsim/ simulation " "Generated file KEY_INTERFACE_v.sdo in folder \"D:/FPGA_PROC/ALTERA_MODULE_PROC/KEY_INTERFACE/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1479569385186 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "383 " "Peak virtual memory: 383 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1479569385233 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 19 23:29:45 2016 " "Processing ended: Sat Nov 19 23:29:45 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1479569385233 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1479569385233 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1479569385233 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1479569385233 ""}
