. The digital_algorithmic architecture is a high-level de-
scription using a synthesizable subset of VHDL. These
models must be passed to a scheduling and resource
allocation tool prior to mapping a target library. For the
demonstrator, this is done with the Behavioral Compiler
from Synopsys.