{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1701796931241 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701796931246 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 06 01:22:11 2023 " "Processing started: Wed Dec 06 01:22:11 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701796931246 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701796931246 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TrafficLightSystem -c TrafficLightSystem " "Command: quartus_map --read_settings_files=on --write_settings_files=off TrafficLightSystem -c TrafficLightSystem" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701796931246 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1701796931952 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1701796931952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "trafficlightsystem.v 5 5 " "Found 5 design units, including 5 entities, in source file trafficlightsystem.v" { { "Info" "ISGN_ENTITY_NAME" "1 TrafficLightSystem " "Found entity 1: TrafficLightSystem" {  } { { "TrafficLightSystem.v" "" { Text "C:/Code/Experiment on Digital System/lab11/TrafficLightSystem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701796939725 ""} { "Info" "ISGN_ENTITY_NAME" "2 FrequencyDivider " "Found entity 2: FrequencyDivider" {  } { { "TrafficLightSystem.v" "" { Text "C:/Code/Experiment on Digital System/lab11/TrafficLightSystem.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701796939725 ""} { "Info" "ISGN_ENTITY_NAME" "3 TrafficLightFSM " "Found entity 3: TrafficLightFSM" {  } { { "TrafficLightSystem.v" "" { Text "C:/Code/Experiment on Digital System/lab11/TrafficLightSystem.v" 70 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701796939725 ""} { "Info" "ISGN_ENTITY_NAME" "4 DotMatrixDisplay " "Found entity 4: DotMatrixDisplay" {  } { { "TrafficLightSystem.v" "" { Text "C:/Code/Experiment on Digital System/lab11/TrafficLightSystem.v" 120 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701796939725 ""} { "Info" "ISGN_ENTITY_NAME" "5 SevenDisplay " "Found entity 5: SevenDisplay" {  } { { "TrafficLightSystem.v" "" { Text "C:/Code/Experiment on Digital System/lab11/TrafficLightSystem.v" 190 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701796939725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701796939725 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TrafficLightSystem " "Elaborating entity \"TrafficLightSystem\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1701796939759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FrequencyDivider FrequencyDivider:u_frequency_divider " "Elaborating entity \"FrequencyDivider\" for hierarchy \"FrequencyDivider:u_frequency_divider\"" {  } { { "TrafficLightSystem.v" "u_frequency_divider" { Text "C:/Code/Experiment on Digital System/lab11/TrafficLightSystem.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701796939766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TrafficLightFSM TrafficLightFSM:u_traffic_light_fsm " "Elaborating entity \"TrafficLightFSM\" for hierarchy \"TrafficLightFSM:u_traffic_light_fsm\"" {  } { { "TrafficLightSystem.v" "u_traffic_light_fsm" { Text "C:/Code/Experiment on Digital System/lab11/TrafficLightSystem.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701796939775 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "TrafficLightSystem.v(102) " "Verilog HDL Case Statement warning at TrafficLightSystem.v(102): incomplete case statement has no default case item" {  } { { "TrafficLightSystem.v" "" { Text "C:/Code/Experiment on Digital System/lab11/TrafficLightSystem.v" 102 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1701796939775 "|TrafficLightSystem|TrafficLightFSM:u_traffic_light_fsm"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "next_state TrafficLightSystem.v(102) " "Verilog HDL Always Construct warning at TrafficLightSystem.v(102): inferring latch(es) for variable \"next_state\", which holds its previous value in one or more paths through the always construct" {  } { { "TrafficLightSystem.v" "" { Text "C:/Code/Experiment on Digital System/lab11/TrafficLightSystem.v" 102 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701796939775 "|TrafficLightSystem|TrafficLightFSM:u_traffic_light_fsm"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "next_cnt TrafficLightSystem.v(102) " "Verilog HDL Always Construct warning at TrafficLightSystem.v(102): inferring latch(es) for variable \"next_cnt\", which holds its previous value in one or more paths through the always construct" {  } { { "TrafficLightSystem.v" "" { Text "C:/Code/Experiment on Digital System/lab11/TrafficLightSystem.v" 102 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701796939775 "|TrafficLightSystem|TrafficLightFSM:u_traffic_light_fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_cnt\[0\] TrafficLightSystem.v(102) " "Inferred latch for \"next_cnt\[0\]\" at TrafficLightSystem.v(102)" {  } { { "TrafficLightSystem.v" "" { Text "C:/Code/Experiment on Digital System/lab11/TrafficLightSystem.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701796939776 "|TrafficLightSystem|TrafficLightFSM:u_traffic_light_fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_cnt\[1\] TrafficLightSystem.v(102) " "Inferred latch for \"next_cnt\[1\]\" at TrafficLightSystem.v(102)" {  } { { "TrafficLightSystem.v" "" { Text "C:/Code/Experiment on Digital System/lab11/TrafficLightSystem.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701796939776 "|TrafficLightSystem|TrafficLightFSM:u_traffic_light_fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_cnt\[2\] TrafficLightSystem.v(102) " "Inferred latch for \"next_cnt\[2\]\" at TrafficLightSystem.v(102)" {  } { { "TrafficLightSystem.v" "" { Text "C:/Code/Experiment on Digital System/lab11/TrafficLightSystem.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701796939776 "|TrafficLightSystem|TrafficLightFSM:u_traffic_light_fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_cnt\[3\] TrafficLightSystem.v(102) " "Inferred latch for \"next_cnt\[3\]\" at TrafficLightSystem.v(102)" {  } { { "TrafficLightSystem.v" "" { Text "C:/Code/Experiment on Digital System/lab11/TrafficLightSystem.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701796939776 "|TrafficLightSystem|TrafficLightFSM:u_traffic_light_fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state\[0\] TrafficLightSystem.v(102) " "Inferred latch for \"next_state\[0\]\" at TrafficLightSystem.v(102)" {  } { { "TrafficLightSystem.v" "" { Text "C:/Code/Experiment on Digital System/lab11/TrafficLightSystem.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701796939776 "|TrafficLightSystem|TrafficLightFSM:u_traffic_light_fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state\[1\] TrafficLightSystem.v(102) " "Inferred latch for \"next_state\[1\]\" at TrafficLightSystem.v(102)" {  } { { "TrafficLightSystem.v" "" { Text "C:/Code/Experiment on Digital System/lab11/TrafficLightSystem.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701796939776 "|TrafficLightSystem|TrafficLightFSM:u_traffic_light_fsm"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DotMatrixDisplay DotMatrixDisplay:u_dot_matrix_display " "Elaborating entity \"DotMatrixDisplay\" for hierarchy \"DotMatrixDisplay:u_dot_matrix_display\"" {  } { { "TrafficLightSystem.v" "u_dot_matrix_display" { Text "C:/Code/Experiment on Digital System/lab11/TrafficLightSystem.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701796939783 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 TrafficLightSystem.v(184) " "Verilog HDL assignment warning at TrafficLightSystem.v(184): truncated value with size 32 to match size of target (3)" {  } { { "TrafficLightSystem.v" "" { Text "C:/Code/Experiment on Digital System/lab11/TrafficLightSystem.v" 184 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701796939784 "|TrafficLightSystem|DotMatrixDisplay:u_dot_matrix_display"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SevenDisplay SevenDisplay:u_seven_display " "Elaborating entity \"SevenDisplay\" for hierarchy \"SevenDisplay:u_seven_display\"" {  } { { "TrafficLightSystem.v" "u_seven_display" { Text "C:/Code/Experiment on Digital System/lab11/TrafficLightSystem.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701796939790 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "TrafficLightFSM:u_traffic_light_fsm\|next_state\[1\] TrafficLightFSM:u_traffic_light_fsm\|next_cnt\[2\] " "Duplicate LATCH primitive \"TrafficLightFSM:u_traffic_light_fsm\|next_state\[1\]\" merged with LATCH primitive \"TrafficLightFSM:u_traffic_light_fsm\|next_cnt\[2\]\"" {  } { { "TrafficLightSystem.v" "" { Text "C:/Code/Experiment on Digital System/lab11/TrafficLightSystem.v" 102 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701796940159 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1701796940159 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "TrafficLightFSM:u_traffic_light_fsm\|next_cnt\[0\] " "Latch TrafficLightFSM:u_traffic_light_fsm\|next_cnt\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA TrafficLightFSM:u_traffic_light_fsm\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal TrafficLightFSM:u_traffic_light_fsm\|state\[1\]" {  } { { "TrafficLightSystem.v" "" { Text "C:/Code/Experiment on Digital System/lab11/TrafficLightSystem.v" 95 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701796940159 ""}  } { { "TrafficLightSystem.v" "" { Text "C:/Code/Experiment on Digital System/lab11/TrafficLightSystem.v" 102 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701796940159 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "TrafficLightFSM:u_traffic_light_fsm\|next_cnt\[2\] " "Latch TrafficLightFSM:u_traffic_light_fsm\|next_cnt\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA TrafficLightFSM:u_traffic_light_fsm\|state\[0\] " "Ports D and ENA on the latch are fed by the same signal TrafficLightFSM:u_traffic_light_fsm\|state\[0\]" {  } { { "TrafficLightSystem.v" "" { Text "C:/Code/Experiment on Digital System/lab11/TrafficLightSystem.v" 95 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701796940159 ""}  } { { "TrafficLightSystem.v" "" { Text "C:/Code/Experiment on Digital System/lab11/TrafficLightSystem.v" 102 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701796940159 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "TrafficLightFSM:u_traffic_light_fsm\|next_cnt\[3\] " "Latch TrafficLightFSM:u_traffic_light_fsm\|next_cnt\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA TrafficLightFSM:u_traffic_light_fsm\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal TrafficLightFSM:u_traffic_light_fsm\|state\[1\]" {  } { { "TrafficLightSystem.v" "" { Text "C:/Code/Experiment on Digital System/lab11/TrafficLightSystem.v" 95 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701796940160 ""}  } { { "TrafficLightSystem.v" "" { Text "C:/Code/Experiment on Digital System/lab11/TrafficLightSystem.v" 102 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701796940160 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "TrafficLightFSM:u_traffic_light_fsm\|next_state\[0\] " "Latch TrafficLightFSM:u_traffic_light_fsm\|next_state\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA TrafficLightFSM:u_traffic_light_fsm\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal TrafficLightFSM:u_traffic_light_fsm\|state\[1\]" {  } { { "TrafficLightSystem.v" "" { Text "C:/Code/Experiment on Digital System/lab11/TrafficLightSystem.v" 95 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701796940160 ""}  } { { "TrafficLightSystem.v" "" { Text "C:/Code/Experiment on Digital System/lab11/TrafficLightSystem.v" 102 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701796940160 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1701796940248 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1701796940485 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701796940485 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "145 " "Implemented 145 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1701796940515 ""} { "Info" "ICUT_CUT_TM_OPINS" "23 " "Implemented 23 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1701796940515 ""} { "Info" "ICUT_CUT_TM_LCELLS" "120 " "Implemented 120 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1701796940515 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1701796940515 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 13 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4849 " "Peak virtual memory: 4849 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701796940529 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 06 01:22:20 2023 " "Processing ended: Wed Dec 06 01:22:20 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701796940529 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701796940529 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701796940529 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1701796940529 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1701796941764 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701796941769 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 06 01:22:21 2023 " "Processing started: Wed Dec 06 01:22:21 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701796941769 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1701796941769 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off TrafficLightSystem -c TrafficLightSystem " "Command: quartus_fit --read_settings_files=off --write_settings_files=off TrafficLightSystem -c TrafficLightSystem" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1701796941769 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1701796941950 ""}
{ "Info" "0" "" "Project  = TrafficLightSystem" {  } {  } 0 0 "Project  = TrafficLightSystem" 0 0 "Fitter" 0 0 1701796941951 ""}
{ "Info" "0" "" "Revision = TrafficLightSystem" {  } {  } 0 0 "Revision = TrafficLightSystem" 0 0 "Fitter" 0 0 1701796941951 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1701796942064 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1701796942064 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "TrafficLightSystem 5CEFA4F23C7 " "Selected device 5CEFA4F23C7 for design \"TrafficLightSystem\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1701796942073 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1701796942112 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1701796942112 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1701796942336 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1701796942359 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1701796942732 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "25 25 " "No exact pin location assignment(s) for 25 pins of 25 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1701796942879 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1701796946125 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clk~inputCLKENA0 64 global CLKCTRL_G10 " "clk~inputCLKENA0 with 64 fanout uses global clock CLKCTRL_G10" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1701796946236 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1701796946236 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1701796946236 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1701796946241 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1701796946241 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1701796946242 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1701796946243 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1701796946243 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1701796946243 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "4 " "The Timing Analyzer is analyzing 4 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1701796946766 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "TrafficLightSystem.sdc " "Synopsys Design Constraints File file not found: 'TrafficLightSystem.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1701796946766 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1701796946767 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1701796946769 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1701796946769 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1701796946769 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1701796946785 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1701796946786 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1701796946786 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:04 " "Fitter preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1701796946811 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1701796948521 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1701796948668 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:04 " "Fitter placement preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1701796952896 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1701796956224 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1701796957073 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1701796957073 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1701796957901 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X44_Y11 X54_Y22 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X44_Y11 to location X54_Y22" {  } { { "loc" "" { Generic "C:/Code/Experiment on Digital System/lab11/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X44_Y11 to location X54_Y22"} { { 12 { 0 ""} 44 11 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1701796959497 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1701796959497 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1701796961160 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1701796961160 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1701796961163 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.54 " "Total time spent on timing analysis during the Fitter is 0.54 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1701796962186 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1701796962199 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1701796962490 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1701796962490 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1701796963550 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:04 " "Fitter post-fit operations ending: elapsed time is 00:00:04" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1701796966348 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Code/Experiment on Digital System/lab11/output_files/TrafficLightSystem.fit.smsg " "Generated suppressed messages file C:/Code/Experiment on Digital System/lab11/output_files/TrafficLightSystem.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1701796966562 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6458 " "Peak virtual memory: 6458 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701796967055 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 06 01:22:47 2023 " "Processing ended: Wed Dec 06 01:22:47 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701796967055 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:26 " "Elapsed time: 00:00:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701796967055 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701796967055 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1701796967055 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1701796968075 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701796968080 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 06 01:22:47 2023 " "Processing started: Wed Dec 06 01:22:47 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701796968080 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1701796968080 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off TrafficLightSystem -c TrafficLightSystem " "Command: quartus_asm --read_settings_files=off --write_settings_files=off TrafficLightSystem -c TrafficLightSystem" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1701796968080 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1701796968852 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1701796971077 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4812 " "Peak virtual memory: 4812 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701796971251 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 06 01:22:51 2023 " "Processing ended: Wed Dec 06 01:22:51 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701796971251 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701796971251 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701796971251 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1701796971251 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1701796971878 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1701796972444 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701796972449 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 06 01:22:52 2023 " "Processing started: Wed Dec 06 01:22:52 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701796972449 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1701796972449 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta TrafficLightSystem -c TrafficLightSystem " "Command: quartus_sta TrafficLightSystem -c TrafficLightSystem" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1701796972450 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1701796972631 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1701796973498 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1701796973498 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701796973534 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701796973534 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "4 " "The Timing Analyzer is analyzing 4 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1701796973810 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "TrafficLightSystem.sdc " "Synopsys Design Constraints File file not found: 'TrafficLightSystem.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1701796973825 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1701796973825 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1701796973826 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name FrequencyDivider:u_frequency_divider\|divclk_10000Hz FrequencyDivider:u_frequency_divider\|divclk_10000Hz " "create_clock -period 1.000 -name FrequencyDivider:u_frequency_divider\|divclk_10000Hz FrequencyDivider:u_frequency_divider\|divclk_10000Hz" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1701796973826 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name FrequencyDivider:u_frequency_divider\|divclk_1Hz FrequencyDivider:u_frequency_divider\|divclk_1Hz " "create_clock -period 1.000 -name FrequencyDivider:u_frequency_divider\|divclk_1Hz FrequencyDivider:u_frequency_divider\|divclk_1Hz" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1701796973826 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name TrafficLightFSM:u_traffic_light_fsm\|state\[0\] TrafficLightFSM:u_traffic_light_fsm\|state\[0\] " "create_clock -period 1.000 -name TrafficLightFSM:u_traffic_light_fsm\|state\[0\] TrafficLightFSM:u_traffic_light_fsm\|state\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1701796973826 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1701796973826 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1701796973828 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1701796973831 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1701796973831 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1701796973837 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1701796973856 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1701796973856 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.327 " "Worst-case setup slack is -6.327" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701796973858 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701796973858 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.327            -328.068 clk  " "   -6.327            -328.068 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701796973858 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.405             -43.909 FrequencyDivider:u_frequency_divider\|divclk_10000Hz  " "   -3.405             -43.909 FrequencyDivider:u_frequency_divider\|divclk_10000Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701796973858 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.705             -10.455 TrafficLightFSM:u_traffic_light_fsm\|state\[0\]  " "   -2.705             -10.455 TrafficLightFSM:u_traffic_light_fsm\|state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701796973858 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.057              -7.604 FrequencyDivider:u_frequency_divider\|divclk_1Hz  " "   -2.057              -7.604 FrequencyDivider:u_frequency_divider\|divclk_1Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701796973858 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701796973858 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.736 " "Worst-case hold slack is -0.736" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701796973861 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701796973861 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.736              -0.771 FrequencyDivider:u_frequency_divider\|divclk_10000Hz  " "   -0.736              -0.771 FrequencyDivider:u_frequency_divider\|divclk_10000Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701796973861 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.438               0.000 clk  " "    0.438               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701796973861 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.644               0.000 TrafficLightFSM:u_traffic_light_fsm\|state\[0\]  " "    0.644               0.000 TrafficLightFSM:u_traffic_light_fsm\|state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701796973861 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.783               0.000 FrequencyDivider:u_frequency_divider\|divclk_1Hz  " "    0.783               0.000 FrequencyDivider:u_frequency_divider\|divclk_1Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701796973861 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701796973861 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1701796973863 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1701796973865 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.538 " "Worst-case minimum pulse width slack is -0.538" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701796973867 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701796973867 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538             -77.124 clk  " "   -0.538             -77.124 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701796973867 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538             -18.489 FrequencyDivider:u_frequency_divider\|divclk_10000Hz  " "   -0.538             -18.489 FrequencyDivider:u_frequency_divider\|divclk_10000Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701796973867 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538              -3.116 FrequencyDivider:u_frequency_divider\|divclk_1Hz  " "   -0.538              -3.116 FrequencyDivider:u_frequency_divider\|divclk_1Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701796973867 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.422               0.000 TrafficLightFSM:u_traffic_light_fsm\|state\[0\]  " "    0.422               0.000 TrafficLightFSM:u_traffic_light_fsm\|state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701796973867 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701796973867 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1701796973877 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1701796973904 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1701796975413 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1701796975491 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1701796975498 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1701796975498 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.493 " "Worst-case setup slack is -6.493" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701796975500 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701796975500 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.493            -329.116 clk  " "   -6.493            -329.116 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701796975500 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.239             -42.489 FrequencyDivider:u_frequency_divider\|divclk_10000Hz  " "   -3.239             -42.489 FrequencyDivider:u_frequency_divider\|divclk_10000Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701796975500 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.596             -10.119 TrafficLightFSM:u_traffic_light_fsm\|state\[0\]  " "   -2.596             -10.119 TrafficLightFSM:u_traffic_light_fsm\|state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701796975500 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.116              -7.746 FrequencyDivider:u_frequency_divider\|divclk_1Hz  " "   -2.116              -7.746 FrequencyDivider:u_frequency_divider\|divclk_1Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701796975500 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701796975500 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.666 " "Worst-case hold slack is -0.666" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701796975503 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701796975503 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.666              -0.704 FrequencyDivider:u_frequency_divider\|divclk_10000Hz  " "   -0.666              -0.704 FrequencyDivider:u_frequency_divider\|divclk_10000Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701796975503 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.444               0.000 clk  " "    0.444               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701796975503 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.559               0.000 TrafficLightFSM:u_traffic_light_fsm\|state\[0\]  " "    0.559               0.000 TrafficLightFSM:u_traffic_light_fsm\|state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701796975503 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.828               0.000 FrequencyDivider:u_frequency_divider\|divclk_1Hz  " "    0.828               0.000 FrequencyDivider:u_frequency_divider\|divclk_1Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701796975503 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701796975503 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1701796975505 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1701796975507 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.538 " "Worst-case minimum pulse width slack is -0.538" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701796975508 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701796975508 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538             -78.893 clk  " "   -0.538             -78.893 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701796975508 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538             -18.233 FrequencyDivider:u_frequency_divider\|divclk_10000Hz  " "   -0.538             -18.233 FrequencyDivider:u_frequency_divider\|divclk_10000Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701796975508 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538              -3.098 FrequencyDivider:u_frequency_divider\|divclk_1Hz  " "   -0.538              -3.098 FrequencyDivider:u_frequency_divider\|divclk_1Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701796975508 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.408               0.000 TrafficLightFSM:u_traffic_light_fsm\|state\[0\]  " "    0.408               0.000 TrafficLightFSM:u_traffic_light_fsm\|state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701796975508 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701796975508 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1701796975517 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1701796975725 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1701796976320 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1701796976363 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1701796976365 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1701796976365 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.341 " "Worst-case setup slack is -3.341" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701796976366 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701796976366 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.341            -118.569 clk  " "   -3.341            -118.569 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701796976366 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.544             -16.765 FrequencyDivider:u_frequency_divider\|divclk_10000Hz  " "   -1.544             -16.765 FrequencyDivider:u_frequency_divider\|divclk_10000Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701796976366 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.320              -4.273 TrafficLightFSM:u_traffic_light_fsm\|state\[0\]  " "   -1.320              -4.273 TrafficLightFSM:u_traffic_light_fsm\|state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701796976366 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.708              -2.553 FrequencyDivider:u_frequency_divider\|divclk_1Hz  " "   -0.708              -2.553 FrequencyDivider:u_frequency_divider\|divclk_1Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701796976366 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701796976366 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.535 " "Worst-case hold slack is -0.535" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701796976378 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701796976378 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.535              -1.235 FrequencyDivider:u_frequency_divider\|divclk_10000Hz  " "   -0.535              -1.235 FrequencyDivider:u_frequency_divider\|divclk_10000Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701796976378 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.201               0.000 clk  " "    0.201               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701796976378 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.209               0.000 FrequencyDivider:u_frequency_divider\|divclk_1Hz  " "    0.209               0.000 FrequencyDivider:u_frequency_divider\|divclk_1Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701796976378 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.283               0.000 TrafficLightFSM:u_traffic_light_fsm\|state\[0\]  " "    0.283               0.000 TrafficLightFSM:u_traffic_light_fsm\|state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701796976378 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701796976378 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1701796976380 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1701796976382 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.288 " "Worst-case minimum pulse width slack is -0.288" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701796976384 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701796976384 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.288              -8.968 clk  " "   -0.288              -8.968 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701796976384 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.001               0.000 FrequencyDivider:u_frequency_divider\|divclk_10000Hz  " "    0.001               0.000 FrequencyDivider:u_frequency_divider\|divclk_10000Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701796976384 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.127               0.000 FrequencyDivider:u_frequency_divider\|divclk_1Hz  " "    0.127               0.000 FrequencyDivider:u_frequency_divider\|divclk_1Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701796976384 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.428               0.000 TrafficLightFSM:u_traffic_light_fsm\|state\[0\]  " "    0.428               0.000 TrafficLightFSM:u_traffic_light_fsm\|state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701796976384 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701796976384 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1701796976394 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1701796976526 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1701796976529 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1701796976529 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.996 " "Worst-case setup slack is -2.996" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701796976531 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701796976531 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.996            -101.631 clk  " "   -2.996            -101.631 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701796976531 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.314             -14.127 FrequencyDivider:u_frequency_divider\|divclk_10000Hz  " "   -1.314             -14.127 FrequencyDivider:u_frequency_divider\|divclk_10000Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701796976531 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.140              -3.716 TrafficLightFSM:u_traffic_light_fsm\|state\[0\]  " "   -1.140              -3.716 TrafficLightFSM:u_traffic_light_fsm\|state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701796976531 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.619              -2.216 FrequencyDivider:u_frequency_divider\|divclk_1Hz  " "   -0.619              -2.216 FrequencyDivider:u_frequency_divider\|divclk_1Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701796976531 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701796976531 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.500 " "Worst-case hold slack is -0.500" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701796976535 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701796976535 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500              -1.406 FrequencyDivider:u_frequency_divider\|divclk_10000Hz  " "   -0.500              -1.406 FrequencyDivider:u_frequency_divider\|divclk_10000Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701796976535 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.185               0.000 FrequencyDivider:u_frequency_divider\|divclk_1Hz  " "    0.185               0.000 FrequencyDivider:u_frequency_divider\|divclk_1Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701796976535 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.190               0.000 clk  " "    0.190               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701796976535 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.195               0.000 TrafficLightFSM:u_traffic_light_fsm\|state\[0\]  " "    0.195               0.000 TrafficLightFSM:u_traffic_light_fsm\|state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701796976535 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701796976535 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1701796976538 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1701796976541 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.294 " "Worst-case minimum pulse width slack is -0.294" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701796976544 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701796976544 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.294              -9.357 clk  " "   -0.294              -9.357 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701796976544 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.032               0.000 FrequencyDivider:u_frequency_divider\|divclk_10000Hz  " "    0.032               0.000 FrequencyDivider:u_frequency_divider\|divclk_10000Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701796976544 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.131               0.000 FrequencyDivider:u_frequency_divider\|divclk_1Hz  " "    0.131               0.000 FrequencyDivider:u_frequency_divider\|divclk_1Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701796976544 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.441               0.000 TrafficLightFSM:u_traffic_light_fsm\|state\[0\]  " "    0.441               0.000 TrafficLightFSM:u_traffic_light_fsm\|state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701796976544 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701796976544 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1701796977764 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1701796977764 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 7 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5122 " "Peak virtual memory: 5122 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701796977802 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 06 01:22:57 2023 " "Processing ended: Wed Dec 06 01:22:57 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701796977802 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701796977802 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701796977802 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1701796977802 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1701796978808 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701796978813 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 06 01:22:58 2023 " "Processing started: Wed Dec 06 01:22:58 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701796978813 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1701796978813 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off TrafficLightSystem -c TrafficLightSystem " "Command: quartus_eda --read_settings_files=off --write_settings_files=off TrafficLightSystem -c TrafficLightSystem" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1701796978813 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1701796979993 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." {  } {  } 0 10905 "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." 0 0 "EDA Netlist Writer" 0 -1 1701796980018 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "TrafficLightSystem.vo C:/Code/Experiment on Digital System/lab11/simulation/modelsim/ simulation " "Generated file TrafficLightSystem.vo in folder \"C:/Code/Experiment on Digital System/lab11/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1701796980129 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 2 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4726 " "Peak virtual memory: 4726 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701796980166 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 06 01:23:00 2023 " "Processing ended: Wed Dec 06 01:23:00 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701796980166 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701796980166 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701796980166 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1701796980166 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 29 s " "Quartus Prime Full Compilation was successful. 0 errors, 29 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1701796980770 ""}
