<!-- ===================== BANNER ===================== -->
![logo](https://github.com/Vinodsolanki465/Vinodsolanki465/blob/main/GitHub%20banner.jpg)

<h1 align="center">Hi ğŸ‘‹, I'm Vinod Solanki</h1>
<h3 align="center">
ECE Student | VLSI & SoC Verification | Verilog & SystemVerilog
</h3>

<p align="center">
ğŸš€ Building reliable digital systems | ğŸ§  RTL & Protocol Verification Focused
</p>

<img align="right" alt="Coding" width="380"
src="https://media2.giphy.com/media/v1.Y2lkPTc5MGI3NjExaTRpMmtobmhrdTZqMml2cjA4MTcxZnZsM204N3oxbnR6a3JmdWs1YSZlcD12MV9pbnRlcm5hbF9naWZfYnlfaWQmY3Q9Zw/qgQUggAC3Pfv687qPC/giphy.gif">

I am an **Electronics and Communication Engineering student** with a strong interest in  
**VLSI design and SoC verification**.

- ğŸ” Strong understanding of **RTL design and verification concepts**
- ğŸ§© Experience with **FSM-based digital design**
- âš¡ Verified **SPI, I2C, UART, and AMBA AHB** protocols
- ğŸ›  Worked on **UVM testbenches, debugging, and waveform analysis**
- ğŸ“ Familiar with **industry-standard verification flows**

I aim to work on **reliable and well-verified digital systems**.

---

## ğŸ›  Languages & Tools

<p align="center">
  <img src="https://skillicons.dev/icons?i=c,cpp,python,matlab,arduino,raspberrypi" />
</p>

**HDL & Verification**  
Verilog HDL â€¢ SystemVerilog â€¢ UVM  

**EDA Tools**  
Cadence Virtuoso â€¢ Quartus II â€¢ Xilinx Vivado â€¢ ModelSim  

**Hardware & Platforms**  
FPGA â€¢ ESP32 â€¢ Arduino â€¢ Raspberry Pi â€¢ Sensors â€¢ PLC  

**Protocols**  
UART â€¢ SPI â€¢ I2C â€¢ AMBA AHB â€¢ AXI â€¢ APB  

---

## ğŸš€ Projects

### ğŸ‘Ÿ Fittract â€“ Smart Shoe for Gait Analysis
- ESP32-based wearable for real-time gait monitoring  
- Measures step count, speed, and inclination  
- Bluetooth-enabled Android application  
- Designed for healthcare and fitness applications  

---

### ğŸ” UVM-Based Verification of AMBA AHB Protocol
- Developed UVM testbench to verify AHB transactions  
- Implemented drivers, monitors, and coverage checks  
- Verified protocol compliance through simulation  

---

### ğŸ”„ UART Serial Communication on FPGA
- Designed UART transmitter and receiver in Verilog  
- Verified serial data transfer and frame integrity  
- Simulated and tested on FPGA  

---

### âŒ¨ï¸ PS/2 Keyboard-Based ALU (FPGA)
- FSM-based Verilog design  
- Supports addition, subtraction, and multiplication  
- Output displayed on dual 7-segment displays  

---

## ğŸŒ Letâ€™s Connect

<p align="center">
  <a href="https://www.linkedin.com/in/utkarsh-das-14688432b" target="_blank">
    <img src="https://skillicons.dev/icons?i=linkedin" />
  </a>
  <a href="mailto:utkarsh2005das@gmail.com">
    <img src="https://skillicons.dev/icons?i=gmail" />
  </a>
</p>

---

<p align="center">
â­ If you like my work, consider starring my repositories  
<br/>
ğŸš€ Always learning. Always building.
</p>
