<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p256" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_256{left:96px;bottom:48px;letter-spacing:-0.1px;}
#t2_256{left:336px;bottom:48px;letter-spacing:-0.11px;word-spacing:-0.02px;}
#t3_256{left:96px;bottom:1116px;letter-spacing:-0.17px;word-spacing:0.15px;}
#t4_256{left:576px;bottom:1116px;letter-spacing:-0.18px;word-spacing:2.8px;}
#t5_256{left:96px;bottom:1038px;letter-spacing:0.12px;word-spacing:-0.45px;}
#t6_256{left:96px;bottom:1017px;letter-spacing:0.15px;}
#t7_256{left:96px;bottom:986px;}
#t8_256{left:124px;bottom:986px;letter-spacing:0.17px;word-spacing:-0.55px;}
#t9_256{left:96px;bottom:959px;}
#ta_256{left:124px;bottom:959px;letter-spacing:0.15px;word-spacing:-0.52px;}
#tb_256{left:96px;bottom:924px;letter-spacing:0.09px;word-spacing:-0.37px;}
#tc_256{left:96px;bottom:902px;letter-spacing:0.09px;word-spacing:-0.31px;}
#td_256{left:96px;bottom:867px;letter-spacing:0.14px;word-spacing:-0.48px;}
#te_256{left:96px;bottom:827px;letter-spacing:0.14px;}
#tf_256{left:173px;bottom:827px;letter-spacing:0.16px;word-spacing:0.05px;}
#tg_256{left:96px;bottom:794px;letter-spacing:0.14px;word-spacing:-0.51px;}
#th_256{left:96px;bottom:763px;}
#ti_256{left:124px;bottom:763px;letter-spacing:0.09px;word-spacing:-0.37px;}
#tj_256{left:96px;bottom:736px;}
#tk_256{left:124px;bottom:736px;letter-spacing:0.09px;word-spacing:-0.5px;}
#tl_256{left:96px;bottom:708px;}
#tm_256{left:124px;bottom:708px;letter-spacing:0.07px;word-spacing:-0.22px;}
#tn_256{left:96px;bottom:681px;}
#to_256{left:124px;bottom:681px;letter-spacing:0.08px;word-spacing:-0.36px;}
#tp_256{left:96px;bottom:653px;}
#tq_256{left:124px;bottom:653px;letter-spacing:0.08px;word-spacing:-0.36px;}
#tr_256{left:96px;bottom:626px;}
#ts_256{left:124px;bottom:626px;letter-spacing:0.08px;word-spacing:-0.37px;}
#tt_256{left:96px;bottom:598px;}
#tu_256{left:124px;bottom:598px;letter-spacing:0.08px;word-spacing:-0.36px;}
#tv_256{left:96px;bottom:571px;}
#tw_256{left:124px;bottom:571px;letter-spacing:0.07px;word-spacing:-0.23px;}
#tx_256{left:96px;bottom:543px;}
#ty_256{left:124px;bottom:543px;letter-spacing:0.1px;word-spacing:-0.5px;}
#tz_256{left:96px;bottom:508px;letter-spacing:0.09px;word-spacing:-0.37px;}
#t10_256{left:96px;bottom:468px;letter-spacing:0.12px;}
#t11_256{left:157px;bottom:468px;letter-spacing:0.16px;word-spacing:0.05px;}
#t12_256{left:96px;bottom:433px;letter-spacing:0.12px;word-spacing:-0.55px;}
#t13_256{left:96px;bottom:412px;letter-spacing:0.13px;word-spacing:-0.44px;}
#t14_256{left:96px;bottom:390px;letter-spacing:0.11px;word-spacing:-0.35px;}
#t15_256{left:96px;bottom:369px;letter-spacing:0.1px;word-spacing:-0.38px;}
#t16_256{left:96px;bottom:329px;letter-spacing:0.14px;}
#t17_256{left:173px;bottom:329px;letter-spacing:0.08px;word-spacing:0.12px;}
#t18_256{left:96px;bottom:296px;letter-spacing:0.1px;word-spacing:-0.4px;}
#t19_256{left:96px;bottom:274px;letter-spacing:0.11px;word-spacing:-0.75px;}
#t1a_256{left:96px;bottom:253px;letter-spacing:0.13px;word-spacing:-0.42px;}
#t1b_256{left:96px;bottom:232px;letter-spacing:0.15px;word-spacing:-0.56px;}
#t1c_256{left:96px;bottom:201px;}
#t1d_256{left:124px;bottom:201px;letter-spacing:0.17px;word-spacing:-0.42px;}
#t1e_256{left:96px;bottom:173px;}
#t1f_256{left:124px;bottom:173px;letter-spacing:0.18px;word-spacing:-0.5px;}
#t1g_256{left:96px;bottom:138px;letter-spacing:0.12px;word-spacing:-0.38px;}
#t1h_256{left:96px;bottom:117px;letter-spacing:0.14px;word-spacing:-1.04px;}
#t1i_256{left:369px;bottom:26px;letter-spacing:-0.67px;word-spacing:1.1px;}

.s1_256{font-size:17px;font-family:Arial-BoldItalic_623;color:#000;}
.s2_256{font-size:18px;font-family:TimesNewRoman_61y;color:#000;}
.s3_256{font-size:18px;font-family:TimesNewRoman-Bold_61v;color:#000;}
.s4_256{font-size:18px;font-family:Arial-Bold_61q;color:#000;}
.s5_256{font-size:31px;font-family:sub_ArialNarrow_nr;color:#40AB54;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts256" type="text/css" >

@font-face {
	font-family: Arial-BoldItalic_623;
	src: url("fonts/Arial-BoldItalic_623.woff") format("woff");
}

@font-face {
	font-family: Arial-Bold_61q;
	src: url("fonts/Arial-Bold_61q.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman-Bold_61v;
	src: url("fonts/TimesNewRoman-Bold_61v.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_61y;
	src: url("fonts/TimesNewRoman_61y.woff") format("woff");
}

@font-face {
	font-family: sub_ArialNarrow_nr;
	src: url("fonts/sub_ArialNarrow_nr.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg256Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg256" style="-webkit-user-select: none;"><object width="935" height="1210" data="256/256.svg" type="image/svg+xml" id="pdf256" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_256" class="t s1_256">220 </span><span id="t2_256" class="t s1_256">Streaming SIMD Extensions Media and Scientific Programming </span>
<span id="t3_256" class="t s1_256">AMD64 Technology </span><span id="t4_256" class="t s1_256">24592—Rev. 3.23—October 2020 </span>
<span id="t5_256" class="t s2_256">Only the following SSE instructions, all of which can access an MMX register, can cause an #MF </span>
<span id="t6_256" class="t s2_256">exception: </span>
<span id="t7_256" class="t s3_256">• </span><span id="t8_256" class="t s2_256">Data Conversion: CVTPD2PI, CVTPS2PI, CPTPI2PD, CVTPI2PS, CVTTPD2PI, CVTTPS2PI. </span>
<span id="t9_256" class="t s3_256">• </span><span id="ta_256" class="t s2_256">Data Transfer: MOVDQ2Q, MOVQ2DQ. </span>
<span id="tb_256" class="t s2_256">For details on the system control-register bits, see “System-Control Registers” in Volume 2. For </span>
<span id="tc_256" class="t s2_256">details on the machine-check mechanism, see “Machine Check Mechanism” in Volume 2. </span>
<span id="td_256" class="t s2_256">For details on #XF exceptions, see “SIMD Floating-Point Exception Causes” on page 220. </span>
<span id="te_256" class="t s4_256">4.10.1.2 </span><span id="tf_256" class="t s4_256">Exceptions Not Generated </span>
<span id="tg_256" class="t s2_256">The SSE instructions do not generate the following general-purpose exceptions: </span>
<span id="th_256" class="t s3_256">• </span><span id="ti_256" class="t s2_256">#DE—Divide-by-zero-error exception (Vector 0) </span>
<span id="tj_256" class="t s3_256">• </span><span id="tk_256" class="t s2_256">Non-Maskable-Interrupt Exception (Vector 2) </span>
<span id="tl_256" class="t s3_256">• </span><span id="tm_256" class="t s2_256">#BP—Breakpoint Exception (Vector 3) </span>
<span id="tn_256" class="t s3_256">• </span><span id="to_256" class="t s2_256">#OF—Overflow exception (Vector 4) </span>
<span id="tp_256" class="t s3_256">• </span><span id="tq_256" class="t s2_256">#BR—Bound-range exception (Vector 5) </span>
<span id="tr_256" class="t s3_256">• </span><span id="ts_256" class="t s2_256">Coprocessor-segment-overrun exception (Vector 9) </span>
<span id="tt_256" class="t s3_256">• </span><span id="tu_256" class="t s2_256">#TS—Invalid-TSS exception (Vector 10) </span>
<span id="tv_256" class="t s3_256">• </span><span id="tw_256" class="t s2_256">#NP—Segment-not-present exception (Vector 11) </span>
<span id="tx_256" class="t s3_256">• </span><span id="ty_256" class="t s2_256">#MC—Machine-check exception (Vector 18) </span>
<span id="tz_256" class="t s2_256">For details on all general-purpose exceptions, see “Exceptions and Interrupts” in Volume 2. </span>
<span id="t10_256" class="t s4_256">4.10.2 </span><span id="t11_256" class="t s4_256">SIMD Floating-Point Exception Causes </span>
<span id="t12_256" class="t s2_256">The SIMD floating-point exception is the logical OR of the six floating-point exceptions (IE, DE, ZE, </span>
<span id="t13_256" class="t s2_256">OE, UE, PE) that are reported (signalled) in the MXCSR register’s exception flags (See Section 4.2.2 </span>
<span id="t14_256" class="t s2_256">“MXCSR Register” on page 115). Each of these six exceptions can be either masked or unmasked by </span>
<span id="t15_256" class="t s2_256">software, using the mask bits in the MXCSR register. </span>
<span id="t16_256" class="t s4_256">4.10.2.1 </span><span id="t17_256" class="t s4_256">Exception Vectors </span>
<span id="t18_256" class="t s2_256">The SIMD floating-point exception is listed above as #XF (Vector 19) but it actually causes either an </span>
<span id="t19_256" class="t s2_256">#XF exception or a #UD (Vector 6) exception, if an unmasked IE, DE, ZE, OE, UE, or PE exception is </span>
<span id="t1a_256" class="t s2_256">reported. The choice of exception vector is determined by the operating-system XMM exception </span>
<span id="t1b_256" class="t s2_256">support bit (OSXMMEXCPT) in control register 4 (CR4): </span>
<span id="t1c_256" class="t s3_256">• </span><span id="t1d_256" class="t s2_256">When CR4.OSXMMEXCPT = 1, a #XF exception occurs. </span>
<span id="t1e_256" class="t s3_256">• </span><span id="t1f_256" class="t s2_256">When CR4.OSXMMEXCPT = 0, a #UD exception occurs. </span>
<span id="t1g_256" class="t s2_256">SIMD floating-point exceptions are precise. If an exception occurs when it is masked, the processor </span>
<span id="t1h_256" class="t s2_256">responds in a default way that does not invoke the SIMD floating-point exception service routine. If an </span>
<span id="t1i_256" class="t s5_256">[AMD Public Use] </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
