{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1702772905615 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1702772905615 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 16 21:28:25 2023 " "Processing started: Sat Dec 16 21:28:25 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1702772905615 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702772905615 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MipsImplementation -c MipsImplementation " "Command: quartus_map --read_settings_files=on --write_settings_files=off MipsImplementation -c MipsImplementation" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702772905616 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1702772905733 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1702772905733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/instruction_memory.v 2 2 " "Found 2 design units, including 2 entities, in source file modules/instruction_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 InstructionMemory " "Found entity 1: InstructionMemory" {  } { { "modules/instruction_memory.v" "" { Text "/home/marcus/projetos/Verilog/MIPS 2/modules/instruction_memory.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702772914097 ""} { "Info" "ISGN_ENTITY_NAME" "2 instrmemstimulous " "Found entity 2: instrmemstimulous" {  } { { "modules/instruction_memory.v" "" { Text "/home/marcus/projetos/Verilog/MIPS 2/modules/instruction_memory.v" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702772914097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702772914097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/adder.v 2 2 " "Found 2 design units, including 2 entities, in source file modules/adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 Adder " "Found entity 1: Adder" {  } { { "modules/adder.v" "" { Text "/home/marcus/projetos/Verilog/MIPS 2/modules/adder.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702772914097 ""} { "Info" "ISGN_ENTITY_NAME" "2 adder1bit " "Found entity 2: adder1bit" {  } { { "modules/adder.v" "" { Text "/home/marcus/projetos/Verilog/MIPS 2/modules/adder.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702772914097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702772914097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/registers.v 9 9 " "Found 9 design units, including 9 entities, in source file modules/registers.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "modules/registers.v" "" { Text "/home/marcus/projetos/Verilog/MIPS 2/modules/registers.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702772914100 ""} { "Info" "ISGN_ENTITY_NAME" "2 D_FF " "Found entity 2: D_FF" {  } { { "modules/registers.v" "" { Text "/home/marcus/projetos/Verilog/MIPS 2/modules/registers.v" 70 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702772914100 ""} { "Info" "ISGN_ENTITY_NAME" "3 RegBit " "Found entity 3: RegBit" {  } { { "modules/registers.v" "" { Text "/home/marcus/projetos/Verilog/MIPS 2/modules/registers.v" 82 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702772914100 ""} { "Info" "ISGN_ENTITY_NAME" "4 register " "Found entity 4: register" {  } { { "modules/registers.v" "" { Text "/home/marcus/projetos/Verilog/MIPS 2/modules/registers.v" 96 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702772914100 ""} { "Info" "ISGN_ENTITY_NAME" "5 decoder " "Found entity 5: decoder" {  } { { "modules/registers.v" "" { Text "/home/marcus/projetos/Verilog/MIPS 2/modules/registers.v" 136 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702772914100 ""} { "Info" "ISGN_ENTITY_NAME" "6 andmore " "Found entity 6: andmore" {  } { { "modules/registers.v" "" { Text "/home/marcus/projetos/Verilog/MIPS 2/modules/registers.v" 175 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702772914100 ""} { "Info" "ISGN_ENTITY_NAME" "7 dec5to32 " "Found entity 7: dec5to32" {  } { { "modules/registers.v" "" { Text "/home/marcus/projetos/Verilog/MIPS 2/modules/registers.v" 181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702772914100 ""} { "Info" "ISGN_ENTITY_NAME" "8 mux32to1 " "Found entity 8: mux32to1" {  } { { "modules/registers.v" "" { Text "/home/marcus/projetos/Verilog/MIPS 2/modules/registers.v" 225 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702772914100 ""} { "Info" "ISGN_ENTITY_NAME" "9 mux32x32to32 " "Found entity 9: mux32x32to32" {  } { { "modules/registers.v" "" { Text "/home/marcus/projetos/Verilog/MIPS 2/modules/registers.v" 279 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702772914100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702772914100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/alu.v 5 5 " "Found 5 design units, including 5 entities, in source file modules/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "modules/alu.v" "" { Text "/home/marcus/projetos/Verilog/MIPS 2/modules/alu.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702772914101 ""} { "Info" "ISGN_ENTITY_NAME" "2 alu1bit " "Found entity 2: alu1bit" {  } { { "modules/alu.v" "" { Text "/home/marcus/projetos/Verilog/MIPS 2/modules/alu.v" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702772914101 ""} { "Info" "ISGN_ENTITY_NAME" "3 addsub " "Found entity 3: addsub" {  } { { "modules/alu.v" "" { Text "/home/marcus/projetos/Verilog/MIPS 2/modules/alu.v" 74 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702772914101 ""} { "Info" "ISGN_ENTITY_NAME" "4 adder " "Found entity 4: adder" {  } { { "modules/alu.v" "" { Text "/home/marcus/projetos/Verilog/MIPS 2/modules/alu.v" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702772914101 ""} { "Info" "ISGN_ENTITY_NAME" "5 mux21 " "Found entity 5: mux21" {  } { { "modules/alu.v" "" { Text "/home/marcus/projetos/Verilog/MIPS 2/modules/alu.v" 97 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702772914101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702772914101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/data_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/data_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 dataMem " "Found entity 1: dataMem" {  } { { "modules/data_memory.v" "" { Text "/home/marcus/projetos/Verilog/MIPS 2/modules/data_memory.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702772914102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702772914102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/zero_extend.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/zero_extend.v" { { "Info" "ISGN_ENTITY_NAME" "1 zero_extend " "Found entity 1: zero_extend" {  } { { "modules/zero_extend.v" "" { Text "/home/marcus/projetos/Verilog/MIPS 2/modules/zero_extend.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702772914102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702772914102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/mux.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2x32to32 " "Found entity 1: mux2x32to32" {  } { { "modules/mux.v" "" { Text "/home/marcus/projetos/Verilog/MIPS 2/modules/mux.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702772914103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702772914103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/signal_extend.v 2 2 " "Found 2 design units, including 2 entities, in source file modules/signal_extend.v" { { "Info" "ISGN_ENTITY_NAME" "1 sign_extend " "Found entity 1: sign_extend" {  } { { "modules/signal_extend.v" "" { Text "/home/marcus/projetos/Verilog/MIPS 2/modules/signal_extend.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702772914103 ""} { "Info" "ISGN_ENTITY_NAME" "2 shift_left_2 " "Found entity 2: shift_left_2" {  } { { "modules/signal_extend.v" "" { Text "/home/marcus/projetos/Verilog/MIPS 2/modules/signal_extend.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702772914103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702772914103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/mux_selector_write.v 2 2 " "Found 2 design units, including 2 entities, in source file modules/mux_selector_write.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2x5to5 " "Found entity 1: mux2x5to5" {  } { { "modules/mux_selector_write.v" "" { Text "/home/marcus/projetos/Verilog/MIPS 2/modules/mux_selector_write.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702772914104 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux2_1 " "Found entity 2: mux2_1" {  } { { "modules/mux_selector_write.v" "" { Text "/home/marcus/projetos/Verilog/MIPS 2/modules/mux_selector_write.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702772914104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702772914104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/control_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/control_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Control " "Found entity 1: Control" {  } { { "modules/control_unit.v" "" { Text "/home/marcus/projetos/Verilog/MIPS 2/modules/control_unit.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702772914104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702772914104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/alu_control.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/alu_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALUControl_Block " "Found entity 1: ALUControl_Block" {  } { { "modules/alu_control.v" "" { Text "/home/marcus/projetos/Verilog/MIPS 2/modules/alu_control.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702772914105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702772914105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/jr.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/jr.v" { { "Info" "ISGN_ENTITY_NAME" "1 JRControl_Block " "Found entity 1: JRControl_Block" {  } { { "modules/jr.v" "" { Text "/home/marcus/projetos/Verilog/MIPS 2/modules/jr.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702772914105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702772914105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/fowarding.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/fowarding.v" { { "Info" "ISGN_ENTITY_NAME" "1 ForwardingUnit " "Found entity 1: ForwardingUnit" {  } { { "modules/fowarding.v" "" { Text "/home/marcus/projetos/Verilog/MIPS 2/modules/fowarding.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702772914106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702772914106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/mux_3_32.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/mux_3_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux3x32to32 " "Found entity 1: mux3x32to32" {  } { { "modules/mux_3_32.v" "" { Text "/home/marcus/projetos/Verilog/MIPS 2/modules/mux_3_32.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702772914106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702772914106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/stall_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/stall_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 StallControl " "Found entity 1: StallControl" {  } { { "modules/stall_unit.v" "" { Text "/home/marcus/projetos/Verilog/MIPS 2/modules/stall_unit.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702772914107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702772914107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/flush_unit.v 2 2 " "Found 2 design units, including 2 entities, in source file modules/flush_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 flush_block " "Found entity 1: flush_block" {  } { { "modules/flush_unit.v" "" { Text "/home/marcus/projetos/Verilog/MIPS 2/modules/flush_unit.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702772914108 ""} { "Info" "ISGN_ENTITY_NAME" "2 Discard_Instr " "Found entity 2: Discard_Instr" {  } { { "modules/flush_unit.v" "" { Text "/home/marcus/projetos/Verilog/MIPS 2/modules/flush_unit.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702772914108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702772914108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/wb_forwarding.v 2 2 " "Found 2 design units, including 2 entities, in source file modules/wb_forwarding.v" { { "Info" "ISGN_ENTITY_NAME" "1 WB_forward " "Found entity 1: WB_forward" {  } { { "modules/wb_forwarding.v" "" { Text "/home/marcus/projetos/Verilog/MIPS 2/modules/wb_forwarding.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702772914108 ""} { "Info" "ISGN_ENTITY_NAME" "2 CompareAddress " "Found entity 2: CompareAddress" {  } { { "modules/wb_forwarding.v" "" { Text "/home/marcus/projetos/Verilog/MIPS 2/modules/wb_forwarding.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702772914108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702772914108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/mips.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/mips.v" { { "Info" "ISGN_ENTITY_NAME" "1 mips " "Found entity 1: mips" {  } { { "modules/mips.v" "" { Text "/home/marcus/projetos/Verilog/MIPS 2/modules/mips.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702772914109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702772914109 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "c1 adder.v(50) " "Verilog HDL Implicit Net warning at adder.v(50): created implicit net for \"c1\"" {  } { { "modules/adder.v" "" { Text "/home/marcus/projetos/Verilog/MIPS 2/modules/adder.v" 50 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702772914109 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "c2 adder.v(51) " "Verilog HDL Implicit Net warning at adder.v(51): created implicit net for \"c2\"" {  } { { "modules/adder.v" "" { Text "/home/marcus/projetos/Verilog/MIPS 2/modules/adder.v" 51 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702772914110 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "c3 adder.v(52) " "Verilog HDL Implicit Net warning at adder.v(52): created implicit net for \"c3\"" {  } { { "modules/adder.v" "" { Text "/home/marcus/projetos/Verilog/MIPS 2/modules/adder.v" 52 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702772914110 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "f1 registers.v(178) " "Verilog HDL Implicit Net warning at registers.v(178): created implicit net for \"f1\"" {  } { { "modules/registers.v" "" { Text "/home/marcus/projetos/Verilog/MIPS 2/modules/registers.v" 178 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702772914110 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Nota registers.v(184) " "Verilog HDL Implicit Net warning at registers.v(184): created implicit net for \"Nota\"" {  } { { "modules/registers.v" "" { Text "/home/marcus/projetos/Verilog/MIPS 2/modules/registers.v" 184 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702772914110 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Notb registers.v(185) " "Verilog HDL Implicit Net warning at registers.v(185): created implicit net for \"Notb\"" {  } { { "modules/registers.v" "" { Text "/home/marcus/projetos/Verilog/MIPS 2/modules/registers.v" 185 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702772914110 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Notc registers.v(186) " "Verilog HDL Implicit Net warning at registers.v(186): created implicit net for \"Notc\"" {  } { { "modules/registers.v" "" { Text "/home/marcus/projetos/Verilog/MIPS 2/modules/registers.v" 186 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702772914110 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Notd registers.v(187) " "Verilog HDL Implicit Net warning at registers.v(187): created implicit net for \"Notd\"" {  } { { "modules/registers.v" "" { Text "/home/marcus/projetos/Verilog/MIPS 2/modules/registers.v" 187 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702772914110 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Note registers.v(188) " "Verilog HDL Implicit Net warning at registers.v(188): created implicit net for \"Note\"" {  } { { "modules/registers.v" "" { Text "/home/marcus/projetos/Verilog/MIPS 2/modules/registers.v" 188 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702772914110 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "g3 registers.v(267) " "Verilog HDL Implicit Net warning at registers.v(267): created implicit net for \"g3\"" {  } { { "modules/registers.v" "" { Text "/home/marcus/projetos/Verilog/MIPS 2/modules/registers.v" 267 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702772914110 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "g4 registers.v(268) " "Verilog HDL Implicit Net warning at registers.v(268): created implicit net for \"g4\"" {  } { { "modules/registers.v" "" { Text "/home/marcus/projetos/Verilog/MIPS 2/modules/registers.v" 268 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702772914110 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "g5 registers.v(269) " "Verilog HDL Implicit Net warning at registers.v(269): created implicit net for \"g5\"" {  } { { "modules/registers.v" "" { Text "/home/marcus/projetos/Verilog/MIPS 2/modules/registers.v" 269 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702772914110 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "g6 registers.v(270) " "Verilog HDL Implicit Net warning at registers.v(270): created implicit net for \"g6\"" {  } { { "modules/registers.v" "" { Text "/home/marcus/projetos/Verilog/MIPS 2/modules/registers.v" 270 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702772914110 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "g7 registers.v(271) " "Verilog HDL Implicit Net warning at registers.v(271): created implicit net for \"g7\"" {  } { { "modules/registers.v" "" { Text "/home/marcus/projetos/Verilog/MIPS 2/modules/registers.v" 271 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702772914110 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "g8 registers.v(272) " "Verilog HDL Implicit Net warning at registers.v(272): created implicit net for \"g8\"" {  } { { "modules/registers.v" "" { Text "/home/marcus/projetos/Verilog/MIPS 2/modules/registers.v" 272 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702772914110 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "g9 registers.v(273) " "Verilog HDL Implicit Net warning at registers.v(273): created implicit net for \"g9\"" {  } { { "modules/registers.v" "" { Text "/home/marcus/projetos/Verilog/MIPS 2/modules/registers.v" 273 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702772914110 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "g10 registers.v(274) " "Verilog HDL Implicit Net warning at registers.v(274): created implicit net for \"g10\"" {  } { { "modules/registers.v" "" { Text "/home/marcus/projetos/Verilog/MIPS 2/modules/registers.v" 274 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702772914110 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "g11 registers.v(275) " "Verilog HDL Implicit Net warning at registers.v(275): created implicit net for \"g11\"" {  } { { "modules/registers.v" "" { Text "/home/marcus/projetos/Verilog/MIPS 2/modules/registers.v" 275 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702772914110 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "g12 registers.v(276) " "Verilog HDL Implicit Net warning at registers.v(276): created implicit net for \"g12\"" {  } { { "modules/registers.v" "" { Text "/home/marcus/projetos/Verilog/MIPS 2/modules/registers.v" 276 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702772914110 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "notcr31 alu.v(42) " "Verilog HDL Implicit Net warning at alu.v(42): created implicit net for \"notcr31\"" {  } { { "modules/alu.v" "" { Text "/home/marcus/projetos/Verilog/MIPS 2/modules/alu.v" 42 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702772914110 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "addsub31Out alu.v(47) " "Verilog HDL Implicit Net warning at alu.v(47): created implicit net for \"addsub31Out\"" {  } { { "modules/alu.v" "" { Text "/home/marcus/projetos/Verilog/MIPS 2/modules/alu.v" 47 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702772914110 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "crrout31 alu.v(47) " "Verilog HDL Implicit Net warning at alu.v(47): created implicit net for \"crrout31\"" {  } { { "modules/alu.v" "" { Text "/home/marcus/projetos/Verilog/MIPS 2/modules/alu.v" 47 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702772914110 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "o1 alu.v(50) " "Verilog HDL Implicit Net warning at alu.v(50): created implicit net for \"o1\"" {  } { { "modules/alu.v" "" { Text "/home/marcus/projetos/Verilog/MIPS 2/modules/alu.v" 50 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702772914110 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "o2 alu.v(51) " "Verilog HDL Implicit Net warning at alu.v(51): created implicit net for \"o2\"" {  } { { "modules/alu.v" "" { Text "/home/marcus/projetos/Verilog/MIPS 2/modules/alu.v" 51 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702772914110 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "o3 alu.v(52) " "Verilog HDL Implicit Net warning at alu.v(52): created implicit net for \"o3\"" {  } { { "modules/alu.v" "" { Text "/home/marcus/projetos/Verilog/MIPS 2/modules/alu.v" 52 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702772914110 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "o4 alu.v(53) " "Verilog HDL Implicit Net warning at alu.v(53): created implicit net for \"o4\"" {  } { { "modules/alu.v" "" { Text "/home/marcus/projetos/Verilog/MIPS 2/modules/alu.v" 53 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702772914110 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "o5 alu.v(54) " "Verilog HDL Implicit Net warning at alu.v(54): created implicit net for \"o5\"" {  } { { "modules/alu.v" "" { Text "/home/marcus/projetos/Verilog/MIPS 2/modules/alu.v" 54 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702772914110 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "o6 alu.v(55) " "Verilog HDL Implicit Net warning at alu.v(55): created implicit net for \"o6\"" {  } { { "modules/alu.v" "" { Text "/home/marcus/projetos/Verilog/MIPS 2/modules/alu.v" 55 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702772914110 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "o7 alu.v(56) " "Verilog HDL Implicit Net warning at alu.v(56): created implicit net for \"o7\"" {  } { { "modules/alu.v" "" { Text "/home/marcus/projetos/Verilog/MIPS 2/modules/alu.v" 56 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702772914110 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "o8 alu.v(57) " "Verilog HDL Implicit Net warning at alu.v(57): created implicit net for \"o8\"" {  } { { "modules/alu.v" "" { Text "/home/marcus/projetos/Verilog/MIPS 2/modules/alu.v" 57 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702772914110 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "o9 alu.v(58) " "Verilog HDL Implicit Net warning at alu.v(58): created implicit net for \"o9\"" {  } { { "modules/alu.v" "" { Text "/home/marcus/projetos/Verilog/MIPS 2/modules/alu.v" 58 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702772914110 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "o10 alu.v(59) " "Verilog HDL Implicit Net warning at alu.v(59): created implicit net for \"o10\"" {  } { { "modules/alu.v" "" { Text "/home/marcus/projetos/Verilog/MIPS 2/modules/alu.v" 59 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702772914110 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "addsubOut alu.v(67) " "Verilog HDL Implicit Net warning at alu.v(67): created implicit net for \"addsubOut\"" {  } { { "modules/alu.v" "" { Text "/home/marcus/projetos/Verilog/MIPS 2/modules/alu.v" 67 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702772914110 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "xorOut alu.v(68) " "Verilog HDL Implicit Net warning at alu.v(68): created implicit net for \"xorOut\"" {  } { { "modules/alu.v" "" { Text "/home/marcus/projetos/Verilog/MIPS 2/modules/alu.v" 68 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702772914110 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "xorlessOut alu.v(69) " "Verilog HDL Implicit Net warning at alu.v(69): created implicit net for \"xorlessOut\"" {  } { { "modules/alu.v" "" { Text "/home/marcus/projetos/Verilog/MIPS 2/modules/alu.v" 69 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702772914110 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "notb alu.v(77) " "Verilog HDL Implicit Net warning at alu.v(77): created implicit net for \"notb\"" {  } { { "modules/alu.v" "" { Text "/home/marcus/projetos/Verilog/MIPS 2/modules/alu.v" 77 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702772914110 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "b1 alu.v(78) " "Verilog HDL Implicit Net warning at alu.v(78): created implicit net for \"b1\"" {  } { { "modules/alu.v" "" { Text "/home/marcus/projetos/Verilog/MIPS 2/modules/alu.v" 78 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702772914111 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "c1 alu.v(90) " "Verilog HDL Implicit Net warning at alu.v(90): created implicit net for \"c1\"" {  } { { "modules/alu.v" "" { Text "/home/marcus/projetos/Verilog/MIPS 2/modules/alu.v" 90 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702772914111 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "c2 alu.v(91) " "Verilog HDL Implicit Net warning at alu.v(91): created implicit net for \"c2\"" {  } { { "modules/alu.v" "" { Text "/home/marcus/projetos/Verilog/MIPS 2/modules/alu.v" 91 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702772914111 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "c3 alu.v(92) " "Verilog HDL Implicit Net warning at alu.v(92): created implicit net for \"c3\"" {  } { { "modules/alu.v" "" { Text "/home/marcus/projetos/Verilog/MIPS 2/modules/alu.v" 92 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702772914111 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "nsel alu.v(102) " "Verilog HDL Implicit Net warning at alu.v(102): created implicit net for \"nsel\"" {  } { { "modules/alu.v" "" { Text "/home/marcus/projetos/Verilog/MIPS 2/modules/alu.v" 102 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702772914111 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "O1 alu.v(103) " "Verilog HDL Implicit Net warning at alu.v(103): created implicit net for \"O1\"" {  } { { "modules/alu.v" "" { Text "/home/marcus/projetos/Verilog/MIPS 2/modules/alu.v" 103 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702772914111 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "O2 alu.v(104) " "Verilog HDL Implicit Net warning at alu.v(104): created implicit net for \"O2\"" {  } { { "modules/alu.v" "" { Text "/home/marcus/projetos/Verilog/MIPS 2/modules/alu.v" 104 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702772914111 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "nsel mux_selector_write.v(17) " "Verilog HDL Implicit Net warning at mux_selector_write.v(17): created implicit net for \"nsel\"" {  } { { "modules/mux_selector_write.v" "" { Text "/home/marcus/projetos/Verilog/MIPS 2/modules/mux_selector_write.v" 17 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702772914111 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "O1 mux_selector_write.v(18) " "Verilog HDL Implicit Net warning at mux_selector_write.v(18): created implicit net for \"O1\"" {  } { { "modules/mux_selector_write.v" "" { Text "/home/marcus/projetos/Verilog/MIPS 2/modules/mux_selector_write.v" 18 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702772914111 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "O2 mux_selector_write.v(19) " "Verilog HDL Implicit Net warning at mux_selector_write.v(19): created implicit net for \"O2\"" {  } { { "modules/mux_selector_write.v" "" { Text "/home/marcus/projetos/Verilog/MIPS 2/modules/mux_selector_write.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702772914111 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "a fowarding.v(9) " "Verilog HDL Implicit Net warning at fowarding.v(9): created implicit net for \"a\"" {  } { { "modules/fowarding.v" "" { Text "/home/marcus/projetos/Verilog/MIPS 2/modules/fowarding.v" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702772914111 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "b fowarding.v(10) " "Verilog HDL Implicit Net warning at fowarding.v(10): created implicit net for \"b\"" {  } { { "modules/fowarding.v" "" { Text "/home/marcus/projetos/Verilog/MIPS 2/modules/fowarding.v" 10 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702772914111 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "x fowarding.v(11) " "Verilog HDL Implicit Net warning at fowarding.v(11): created implicit net for \"x\"" {  } { { "modules/fowarding.v" "" { Text "/home/marcus/projetos/Verilog/MIPS 2/modules/fowarding.v" 11 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702772914111 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "c fowarding.v(15) " "Verilog HDL Implicit Net warning at fowarding.v(15): created implicit net for \"c\"" {  } { { "modules/fowarding.v" "" { Text "/home/marcus/projetos/Verilog/MIPS 2/modules/fowarding.v" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702772914111 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "d fowarding.v(16) " "Verilog HDL Implicit Net warning at fowarding.v(16): created implicit net for \"d\"" {  } { { "modules/fowarding.v" "" { Text "/home/marcus/projetos/Verilog/MIPS 2/modules/fowarding.v" 16 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702772914111 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "y fowarding.v(17) " "Verilog HDL Implicit Net warning at fowarding.v(17): created implicit net for \"y\"" {  } { { "modules/fowarding.v" "" { Text "/home/marcus/projetos/Verilog/MIPS 2/modules/fowarding.v" 17 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702772914111 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "notx fowarding.v(22) " "Verilog HDL Implicit Net warning at fowarding.v(22): created implicit net for \"notx\"" {  } { { "modules/fowarding.v" "" { Text "/home/marcus/projetos/Verilog/MIPS 2/modules/fowarding.v" 22 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702772914111 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "b1 fowarding.v(26) " "Verilog HDL Implicit Net warning at fowarding.v(26): created implicit net for \"b1\"" {  } { { "modules/fowarding.v" "" { Text "/home/marcus/projetos/Verilog/MIPS 2/modules/fowarding.v" 26 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702772914111 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "d1 fowarding.v(27) " "Verilog HDL Implicit Net warning at fowarding.v(27): created implicit net for \"d1\"" {  } { { "modules/fowarding.v" "" { Text "/home/marcus/projetos/Verilog/MIPS 2/modules/fowarding.v" 27 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702772914111 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "x1 fowarding.v(28) " "Verilog HDL Implicit Net warning at fowarding.v(28): created implicit net for \"x1\"" {  } { { "modules/fowarding.v" "" { Text "/home/marcus/projetos/Verilog/MIPS 2/modules/fowarding.v" 28 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702772914111 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "y1 fowarding.v(29) " "Verilog HDL Implicit Net warning at fowarding.v(29): created implicit net for \"y1\"" {  } { { "modules/fowarding.v" "" { Text "/home/marcus/projetos/Verilog/MIPS 2/modules/fowarding.v" 29 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702772914111 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "notx1 fowarding.v(32) " "Verilog HDL Implicit Net warning at fowarding.v(32): created implicit net for \"notx1\"" {  } { { "modules/fowarding.v" "" { Text "/home/marcus/projetos/Verilog/MIPS 2/modules/fowarding.v" 32 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702772914111 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "OrRsRt stall_unit.v(16) " "Verilog HDL Implicit Net warning at stall_unit.v(16): created implicit net for \"OrRsRt\"" {  } { { "modules/stall_unit.v" "" { Text "/home/marcus/projetos/Verilog/MIPS 2/modules/stall_unit.v" 16 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702772914111 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "notOrRsRt stall_unit.v(17) " "Verilog HDL Implicit Net warning at stall_unit.v(17): created implicit net for \"notOrRsRt\"" {  } { { "modules/stall_unit.v" "" { Text "/home/marcus/projetos/Verilog/MIPS 2/modules/stall_unit.v" 17 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702772914111 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "OrRtRt stall_unit.v(25) " "Verilog HDL Implicit Net warning at stall_unit.v(25): created implicit net for \"OrRtRt\"" {  } { { "modules/stall_unit.v" "" { Text "/home/marcus/projetos/Verilog/MIPS 2/modules/stall_unit.v" 25 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702772914111 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "notOrRtRt stall_unit.v(26) " "Verilog HDL Implicit Net warning at stall_unit.v(26): created implicit net for \"notOrRtRt\"" {  } { { "modules/stall_unit.v" "" { Text "/home/marcus/projetos/Verilog/MIPS 2/modules/stall_unit.v" 26 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702772914111 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ec1 stall_unit.v(34) " "Verilog HDL Implicit Net warning at stall_unit.v(34): created implicit net for \"ec1\"" {  } { { "modules/stall_unit.v" "" { Text "/home/marcus/projetos/Verilog/MIPS 2/modules/stall_unit.v" 34 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702772914111 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ec2 stall_unit.v(42) " "Verilog HDL Implicit Net warning at stall_unit.v(42): created implicit net for \"ec2\"" {  } { { "modules/stall_unit.v" "" { Text "/home/marcus/projetos/Verilog/MIPS 2/modules/stall_unit.v" 42 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702772914111 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "xorop stall_unit.v(45) " "Verilog HDL Implicit Net warning at stall_unit.v(45): created implicit net for \"xorop\"" {  } { { "modules/stall_unit.v" "" { Text "/home/marcus/projetos/Verilog/MIPS 2/modules/stall_unit.v" 45 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702772914111 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "xoroprt stall_unit.v(46) " "Verilog HDL Implicit Net warning at stall_unit.v(46): created implicit net for \"xoroprt\"" {  } { { "modules/stall_unit.v" "" { Text "/home/marcus/projetos/Verilog/MIPS 2/modules/stall_unit.v" 46 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702772914111 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "OrOut stall_unit.v(47) " "Verilog HDL Implicit Net warning at stall_unit.v(47): created implicit net for \"OrOut\"" {  } { { "modules/stall_unit.v" "" { Text "/home/marcus/projetos/Verilog/MIPS 2/modules/stall_unit.v" 47 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702772914111 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Condition stall_unit.v(48) " "Verilog HDL Implicit Net warning at stall_unit.v(48): created implicit net for \"Condition\"" {  } { { "modules/stall_unit.v" "" { Text "/home/marcus/projetos/Verilog/MIPS 2/modules/stall_unit.v" 48 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702772914111 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "notflush flush_unit.v(12) " "Verilog HDL Implicit Net warning at flush_unit.v(12): created implicit net for \"notflush\"" {  } { { "modules/flush_unit.v" "" { Text "/home/marcus/projetos/Verilog/MIPS 2/modules/flush_unit.v" 12 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702772914111 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "orOut1 wb_forwarding.v(12) " "Verilog HDL Implicit Net warning at wb_forwarding.v(12): created implicit net for \"orOut1\"" {  } { { "modules/wb_forwarding.v" "" { Text "/home/marcus/projetos/Verilog/MIPS 2/modules/wb_forwarding.v" 12 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702772914111 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "OrAddr wb_forwarding.v(33) " "Verilog HDL Implicit Net warning at wb_forwarding.v(33): created implicit net for \"OrAddr\"" {  } { { "modules/wb_forwarding.v" "" { Text "/home/marcus/projetos/Verilog/MIPS 2/modules/wb_forwarding.v" 33 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702772914111 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ID_flush mips.v(103) " "Verilog HDL Implicit Net warning at mips.v(103): created implicit net for \"ID_flush\"" {  } { { "modules/mips.v" "" { Text "/home/marcus/projetos/Verilog/MIPS 2/modules/mips.v" 103 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702772914112 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "EX_rt packed stall_unit.v(7) " "Verilog HDL Port Declaration warning at stall_unit.v(7): data type declaration for \"EX_rt\" declares packed dimensions but the port declaration declaration does not" {  } { { "modules/stall_unit.v" "" { Text "/home/marcus/projetos/Verilog/MIPS 2/modules/stall_unit.v" 7 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Analysis & Synthesis" 0 -1 1702772914115 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "EX_rt stall_unit.v(5) " "HDL info at stall_unit.v(5): see declaration for object \"EX_rt\"" {  } { { "modules/stall_unit.v" "" { Text "/home/marcus/projetos/Verilog/MIPS 2/modules/stall_unit.v" 5 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702772914115 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "ID_rs packed stall_unit.v(7) " "Verilog HDL Port Declaration warning at stall_unit.v(7): data type declaration for \"ID_rs\" declares packed dimensions but the port declaration declaration does not" {  } { { "modules/stall_unit.v" "" { Text "/home/marcus/projetos/Verilog/MIPS 2/modules/stall_unit.v" 7 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Analysis & Synthesis" 0 -1 1702772914115 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "ID_rs stall_unit.v(5) " "HDL info at stall_unit.v(5): see declaration for object \"ID_rs\"" {  } { { "modules/stall_unit.v" "" { Text "/home/marcus/projetos/Verilog/MIPS 2/modules/stall_unit.v" 5 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702772914115 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "ID_rt packed stall_unit.v(7) " "Verilog HDL Port Declaration warning at stall_unit.v(7): data type declaration for \"ID_rt\" declares packed dimensions but the port declaration declaration does not" {  } { { "modules/stall_unit.v" "" { Text "/home/marcus/projetos/Verilog/MIPS 2/modules/stall_unit.v" 7 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Analysis & Synthesis" 0 -1 1702772914115 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "ID_rt stall_unit.v(5) " "HDL info at stall_unit.v(5): see declaration for object \"ID_rt\"" {  } { { "modules/stall_unit.v" "" { Text "/home/marcus/projetos/Verilog/MIPS 2/modules/stall_unit.v" 5 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702772914115 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mips " "Elaborating entity \"mips\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1702772914152 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rd mips.v(16) " "Verilog HDL or VHDL warning at mips.v(16): object \"rd\" assigned a value but never read" {  } { { "modules/mips.v" "" { Text "/home/marcus/projetos/Verilog/MIPS 2/modules/mips.v" 16 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1702772914156 "|mips"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register register:PC_Reg " "Elaborating entity \"register\" for hierarchy \"register:PC_Reg\"" {  } { { "modules/mips.v" "PC_Reg" { Text "/home/marcus/projetos/Verilog/MIPS 2/modules/mips.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702772914157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegBit register:PC_Reg\|RegBit:bit31 " "Elaborating entity \"RegBit\" for hierarchy \"register:PC_Reg\|RegBit:bit31\"" {  } { { "modules/registers.v" "bit31" { Text "/home/marcus/projetos/Verilog/MIPS 2/modules/registers.v" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702772914158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D_FF register:PC_Reg\|RegBit:bit31\|D_FF:DFF0 " "Elaborating entity \"D_FF\" for hierarchy \"register:PC_Reg\|RegBit:bit31\|D_FF:DFF0\"" {  } { { "modules/registers.v" "DFF0" { Text "/home/marcus/projetos/Verilog/MIPS 2/modules/registers.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702772914158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder Adder:Add1 " "Elaborating entity \"Adder\" for hierarchy \"Adder:Add1\"" {  } { { "modules/mips.v" "Add1" { Text "/home/marcus/projetos/Verilog/MIPS 2/modules/mips.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702772914163 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder1bit Adder:Add1\|adder1bit:adder1bit0 " "Elaborating entity \"adder1bit\" for hierarchy \"Adder:Add1\|adder1bit:adder1bit0\"" {  } { { "modules/adder.v" "adder1bit0" { Text "/home/marcus/projetos/Verilog/MIPS 2/modules/adder.v" 6 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702772914163 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstructionMemory InstructionMemory:InstructionMem1 " "Elaborating entity \"InstructionMemory\" for hierarchy \"InstructionMemory:InstructionMem1\"" {  } { { "modules/mips.v" "InstructionMem1" { Text "/home/marcus/projetos/Verilog/MIPS 2/modules/mips.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702772914166 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "15 0 1023 instruction_memory.v(49) " "Verilog HDL warning at instruction_memory.v(49): number of words (15) in memory file does not match the number of elements in the address range \[0:1023\]" {  } { { "modules/instruction_memory.v" "" { Text "/home/marcus/projetos/Verilog/MIPS 2/modules/instruction_memory.v" 49 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1702772914171 "|mips|InstructionMemory:InstructionMem1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "instrmem.data_a 0 instruction_memory.v(6) " "Net \"instrmem.data_a\" at instruction_memory.v(6) has no driver or initial value, using a default initial value '0'" {  } { { "modules/instruction_memory.v" "" { Text "/home/marcus/projetos/Verilog/MIPS 2/modules/instruction_memory.v" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1702772914191 "|mips|InstructionMemory:InstructionMem1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "instrmem.waddr_a 0 instruction_memory.v(6) " "Net \"instrmem.waddr_a\" at instruction_memory.v(6) has no driver or initial value, using a default initial value '0'" {  } { { "modules/instruction_memory.v" "" { Text "/home/marcus/projetos/Verilog/MIPS 2/modules/instruction_memory.v" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1702772914191 "|mips|InstructionMemory:InstructionMem1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "instrmem.we_a 0 instruction_memory.v(6) " "Net \"instrmem.we_a\" at instruction_memory.v(6) has no driver or initial value, using a default initial value '0'" {  } { { "modules/instruction_memory.v" "" { Text "/home/marcus/projetos/Verilog/MIPS 2/modules/instruction_memory.v" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1702772914191 "|mips|InstructionMemory:InstructionMem1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Control Control:MainControl " "Elaborating entity \"Control\" for hierarchy \"Control:MainControl\"" {  } { { "modules/mips.v" "MainControl" { Text "/home/marcus/projetos/Verilog/MIPS 2/modules/mips.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702772914208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile regfile:Register_File " "Elaborating entity \"regfile\" for hierarchy \"regfile:Register_File\"" {  } { { "modules/mips.v" "Register_File" { Text "/home/marcus/projetos/Verilog/MIPS 2/modules/mips.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702772914209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder regfile:Register_File\|decoder:Decoder1 " "Elaborating entity \"decoder\" for hierarchy \"regfile:Register_File\|decoder:Decoder1\"" {  } { { "modules/registers.v" "Decoder1" { Text "/home/marcus/projetos/Verilog/MIPS 2/modules/registers.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702772914215 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dec5to32 regfile:Register_File\|decoder:Decoder1\|dec5to32:dec " "Elaborating entity \"dec5to32\" for hierarchy \"regfile:Register_File\|decoder:Decoder1\|dec5to32:dec\"" {  } { { "modules/registers.v" "dec" { Text "/home/marcus/projetos/Verilog/MIPS 2/modules/registers.v" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702772914217 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "andmore regfile:Register_File\|decoder:Decoder1\|dec5to32:dec\|andmore:a0 " "Elaborating entity \"andmore\" for hierarchy \"regfile:Register_File\|decoder:Decoder1\|dec5to32:dec\|andmore:a0\"" {  } { { "modules/registers.v" "a0" { Text "/home/marcus/projetos/Verilog/MIPS 2/modules/registers.v" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702772914217 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux32x32to32 regfile:Register_File\|mux32x32to32:Mux1 " "Elaborating entity \"mux32x32to32\" for hierarchy \"regfile:Register_File\|mux32x32to32:Mux1\"" {  } { { "modules/registers.v" "Mux1" { Text "/home/marcus/projetos/Verilog/MIPS 2/modules/registers.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702772914388 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux32to1 regfile:Register_File\|mux32x32to32:Mux1\|mux32to1:mux0 " "Elaborating entity \"mux32to1\" for hierarchy \"regfile:Register_File\|mux32x32to32:Mux1\|mux32to1:mux0\"" {  } { { "modules/registers.v" "mux0" { Text "/home/marcus/projetos/Verilog/MIPS 2/modules/registers.v" 294 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702772914393 ""}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 registers.v(276) " "Verilog HDL warning at registers.v(276): actual bit length 32 differs from formal bit length 1" {  } { { "modules/registers.v" "" { Text "/home/marcus/projetos/Verilog/MIPS 2/modules/registers.v" 276 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1702772914394 "|mips|regfile:Register_File|mux32x32to32:Mux1|mux32to1:mux0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "WB_forward WB_forward:WB_forward_block " "Elaborating entity \"WB_forward\" for hierarchy \"WB_forward:WB_forward_block\"" {  } { { "modules/mips.v" "WB_forward_block" { Text "/home/marcus/projetos/Verilog/MIPS 2/modules/mips.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702772914615 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CompareAddress WB_forward:WB_forward_block\|CompareAddress:Compare1 " "Elaborating entity \"CompareAddress\" for hierarchy \"WB_forward:WB_forward_block\|CompareAddress:Compare1\"" {  } { { "modules/wb_forwarding.v" "Compare1" { Text "/home/marcus/projetos/Verilog/MIPS 2/modules/wb_forwarding.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702772914616 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2x32to32 WB_forward:WB_forward_block\|mux2x32to32:muxReadData1 " "Elaborating entity \"mux2x32to32\" for hierarchy \"WB_forward:WB_forward_block\|mux2x32to32:muxReadData1\"" {  } { { "modules/wb_forwarding.v" "muxReadData1" { Text "/home/marcus/projetos/Verilog/MIPS 2/modules/wb_forwarding.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702772914617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2_1 WB_forward:WB_forward_block\|mux2x32to32:muxReadData1\|mux2_1:mux0 " "Elaborating entity \"mux2_1\" for hierarchy \"WB_forward:WB_forward_block\|mux2x32to32:muxReadData1\|mux2_1:mux0\"" {  } { { "modules/mux.v" "mux0" { Text "/home/marcus/projetos/Verilog/MIPS 2/modules/mux.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702772914618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_extend sign_extend:sign_extend1 " "Elaborating entity \"sign_extend\" for hierarchy \"sign_extend:sign_extend1\"" {  } { { "modules/mips.v" "sign_extend1" { Text "/home/marcus/projetos/Verilog/MIPS 2/modules/mips.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702772914624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "zero_extend zero_extend:zero_extend1 " "Elaborating entity \"zero_extend\" for hierarchy \"zero_extend:zero_extend1\"" {  } { { "modules/mips.v" "zero_extend1" { Text "/home/marcus/projetos/Verilog/MIPS 2/modules/mips.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702772914624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "JRControl_Block JRControl_Block:JRControl_Block1 " "Elaborating entity \"JRControl_Block\" for hierarchy \"JRControl_Block:JRControl_Block1\"" {  } { { "modules/mips.v" "JRControl_Block1" { Text "/home/marcus/projetos/Verilog/MIPS 2/modules/mips.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702772914627 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Discard_Instr Discard_Instr:Discard_Instr_Block " "Elaborating entity \"Discard_Instr\" for hierarchy \"Discard_Instr:Discard_Instr_Block\"" {  } { { "modules/mips.v" "Discard_Instr_Block" { Text "/home/marcus/projetos/Verilog/MIPS 2/modules/mips.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702772914628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flush_block flush_block:flush_block1 " "Elaborating entity \"flush_block\" for hierarchy \"flush_block:flush_block1\"" {  } { { "modules/mips.v" "flush_block1" { Text "/home/marcus/projetos/Verilog/MIPS 2/modules/mips.v" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702772914628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ForwardingUnit ForwardingUnit:Forwarding_Block " "Elaborating entity \"ForwardingUnit\" for hierarchy \"ForwardingUnit:Forwarding_Block\"" {  } { { "modules/mips.v" "Forwarding_Block" { Text "/home/marcus/projetos/Verilog/MIPS 2/modules/mips.v" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702772914652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux3x32to32 mux3x32to32:mux3A " "Elaborating entity \"mux3x32to32\" for hierarchy \"mux3x32to32:mux3A\"" {  } { { "modules/mips.v" "mux3A" { Text "/home/marcus/projetos/Verilog/MIPS 2/modules/mips.v" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702772914653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALUControl_Block ALUControl_Block:ALUControl_Block1 " "Elaborating entity \"ALUControl_Block\" for hierarchy \"ALUControl_Block:ALUControl_Block1\"" {  } { { "modules/mips.v" "ALUControl_Block1" { Text "/home/marcus/projetos/Verilog/MIPS 2/modules/mips.v" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702772914672 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:alu_block " "Elaborating entity \"alu\" for hierarchy \"alu:alu_block\"" {  } { { "modules/mips.v" "alu_block" { Text "/home/marcus/projetos/Verilog/MIPS 2/modules/mips.v" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702772914672 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu1bit alu:alu_block\|alu1bit:alu0 " "Elaborating entity \"alu1bit\" for hierarchy \"alu:alu_block\|alu1bit:alu0\"" {  } { { "modules/alu.v" "alu0" { Text "/home/marcus/projetos/Verilog/MIPS 2/modules/alu.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702772914673 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addsub alu:alu_block\|alu1bit:alu0\|addsub:add1 " "Elaborating entity \"addsub\" for hierarchy \"alu:alu_block\|alu1bit:alu0\|addsub:add1\"" {  } { { "modules/alu.v" "add1" { Text "/home/marcus/projetos/Verilog/MIPS 2/modules/alu.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702772914674 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux21 alu:alu_block\|alu1bit:alu0\|addsub:add1\|mux21:mux1 " "Elaborating entity \"mux21\" for hierarchy \"alu:alu_block\|alu1bit:alu0\|addsub:add1\|mux21:mux1\"" {  } { { "modules/alu.v" "mux1" { Text "/home/marcus/projetos/Verilog/MIPS 2/modules/alu.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702772914674 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder alu:alu_block\|alu1bit:alu0\|addsub:add1\|adder:adder1 " "Elaborating entity \"adder\" for hierarchy \"alu:alu_block\|alu1bit:alu0\|addsub:add1\|adder:adder1\"" {  } { { "modules/alu.v" "adder1" { Text "/home/marcus/projetos/Verilog/MIPS 2/modules/alu.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702772914675 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2x5to5 mux2x5to5:muxRegDst " "Elaborating entity \"mux2x5to5\" for hierarchy \"mux2x5to5:muxRegDst\"" {  } { { "modules/mips.v" "muxRegDst" { Text "/home/marcus/projetos/Verilog/MIPS 2/modules/mips.v" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702772914694 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dataMem dataMem:dataMem1 " "Elaborating entity \"dataMem\" for hierarchy \"dataMem:dataMem1\"" {  } { { "modules/mips.v" "dataMem1" { Text "/home/marcus/projetos/Verilog/MIPS 2/modules/mips.v" 170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702772914705 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "StallControl StallControl:StallControl_block " "Elaborating entity \"StallControl\" for hierarchy \"StallControl:StallControl_block\"" {  } { { "modules/mips.v" "StallControl_block" { Text "/home/marcus/projetos/Verilog/MIPS 2/modules/mips.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702772914787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_left_2 shift_left_2:shiftleft2_bne " "Elaborating entity \"shift_left_2\" for hierarchy \"shift_left_2:shiftleft2_bne\"" {  } { { "modules/mips.v" "shiftleft2_bne" { Text "/home/marcus/projetos/Verilog/MIPS 2/modules/mips.v" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702772914787 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "modules/mips.v" "" { Text "/home/marcus/projetos/Verilog/MIPS 2/modules/mips.v" 4 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1702772916622 "|mips|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "No output dependent on input pin \"reset\"" {  } { { "modules/mips.v" "" { Text "/home/marcus/projetos/Verilog/MIPS 2/modules/mips.v" 4 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1702772916622 "|mips|reset"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1702772916622 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2 " "Implemented 2 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1702772916622 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1702772916622 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1702772916622 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 85 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 85 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "429 " "Peak virtual memory: 429 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1702772916708 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 16 21:28:36 2023 " "Processing ended: Sat Dec 16 21:28:36 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1702772916708 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1702772916708 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1702772916708 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1702772916708 ""}
