Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sun Feb 23 23:54:23 2020
| Host         : Steven-Win10-2 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file dkong_wrapper_timing_summary_routed.rpt -pb dkong_wrapper_timing_summary_routed.pb -rpx dkong_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : dkong_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 291 register/latch pins with no clock driven by root clock pin: dkong_i/dkong_system_wrapper_0/inst/inst/vid/htiming_reg[1]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 871 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 22 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -2.495       -2.495                      1                 1569        0.097        0.000                      0                 1569        3.000        0.000                       0                   358  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                           Waveform(ns)       Period(ns)      Frequency(MHz)
-----                           ------------       ----------      --------------
clk_fpga_0                      {0.000 5.000}      10.000          100.000         
dkong_i/clk_wiz_0/inst/clk_in1  {0.000 5.000}      10.000          100.000         
  clkfbout_dkong_clk_wiz_0_0    {0.000 25.000}     50.000          20.000          
  coreclk_dkong_clk_wiz_0_0     {0.000 8.137}      16.274          61.447          
  vgaclk_dkong_clk_wiz_0_0      {0.000 19.861}     39.722          25.175          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                                                                                                                                                                        7.845        0.000                       0                     1  
dkong_i/clk_wiz_0/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clkfbout_dkong_clk_wiz_0_0                                                                                                                                                     47.845        0.000                       0                     3  
  coreclk_dkong_clk_wiz_0_0           7.787        0.000                      0                 1007        0.097        0.000                      0                 1007        7.157        0.000                       0                   218  
  vgaclk_dkong_clk_wiz_0_0           31.695        0.000                      0                  561        0.131        0.000                      0                  561       18.881        0.000                       0                   135  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                 To Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                 --------                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
coreclk_dkong_clk_wiz_0_0  vgaclk_dkong_clk_wiz_0_0        -2.495       -2.495                      1                    1        0.112        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { dkong_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I



---------------------------------------------------------------------------------------------------
From Clock:  dkong_i/clk_wiz_0/inst/clk_in1
  To Clock:  dkong_i/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dkong_i/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { dkong_i/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_dkong_clk_wiz_0_0
  To Clock:  clkfbout_dkong_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_dkong_clk_wiz_0_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y2    dkong_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y0  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y0  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  coreclk_dkong_clk_wiz_0_0
  To Clock:  coreclk_dkong_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        7.787ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.097ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.157ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.787ns  (required time - arrival time)
  Source:                 dkong_i/dkong_system_wrapper_0/inst/inst/vid/pal/g_sig_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.137ns period=16.274ns})
  Destination:            dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.137ns period=16.274ns})
  Path Group:             coreclk_dkong_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.274ns  (coreclk_dkong_clk_wiz_0_0 rise@16.274ns - coreclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.650ns  (logic 0.580ns (7.582%)  route 7.070ns (92.418%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.653ns = ( 17.927 - 16.274 ) 
    Source Clock Delay      (SCD):    1.652ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=216, routed)         1.649     1.652    dkong_i/dkong_system_wrapper_0/inst/inst/vid/pal/masterclk
    SLICE_X35Y22         FDRE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/vid/pal/g_sig_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y22         FDRE (Prop_fdre_C_Q)         0.456     2.108 f  dkong_i/dkong_system_wrapper_0/inst/inst/vid/pal/g_sig_reg[1]/Q
                         net (fo=1, routed)           0.488     2.596    dkong_i/framedoubler_slow_0/inst/in_g[1]
    SLICE_X35Y22         LUT1 (Prop_lut1_I0_O)        0.124     2.720 r  dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem_i_5/O
                         net (fo=28, routed)          6.582     9.302    dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/dina[4]
    RAMB36_X4Y6          RAMB36E1                                     r  dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                     16.274    16.274 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    16.274 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    17.886    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    14.461 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    16.186    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.277 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=216, routed)         1.650    17.927    dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/clka
    RAMB36_X4Y6          RAMB36E1                                     r  dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.014    17.941    
                         clock uncertainty           -0.115    17.826    
    RAMB36_X4Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[4])
                                                     -0.737    17.089    dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         17.089    
                         arrival time                          -9.302    
  -------------------------------------------------------------------
                         slack                                  7.787    

Slack (MET) :             7.916ns  (required time - arrival time)
  Source:                 dkong_i/dkong_system_wrapper_0/inst/inst/vid/pal/b_sig_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.137ns period=16.274ns})
  Destination:            dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.137ns period=16.274ns})
  Path Group:             coreclk_dkong_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.274ns  (coreclk_dkong_clk_wiz_0_0 rise@16.274ns - coreclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.516ns  (logic 0.580ns (7.717%)  route 6.936ns (92.283%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.648ns = ( 17.922 - 16.274 ) 
    Source Clock Delay      (SCD):    1.652ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=216, routed)         1.649     1.652    dkong_i/dkong_system_wrapper_0/inst/inst/vid/pal/masterclk
    SLICE_X35Y22         FDRE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/vid/pal/b_sig_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y22         FDRE (Prop_fdre_C_Q)         0.456     2.108 f  dkong_i/dkong_system_wrapper_0/inst/inst/vid/pal/b_sig_reg[1]/Q
                         net (fo=1, routed)           0.275     2.383    dkong_i/framedoubler_slow_0/inst/in_b[1]
    SLICE_X34Y22         LUT1 (Prop_lut1_I0_O)        0.124     2.507 r  dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem_i_2/O
                         net (fo=28, routed)          6.661     9.168    dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/dina[7]
    RAMB36_X4Y5          RAMB36E1                                     r  dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                     16.274    16.274 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    16.274 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    17.886    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    14.461 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    16.186    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.277 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=216, routed)         1.645    17.922    dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/clka
    RAMB36_X4Y5          RAMB36E1                                     r  dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.014    17.936    
                         clock uncertainty           -0.115    17.821    
    RAMB36_X4Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[7])
                                                     -0.737    17.084    dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         17.084    
                         arrival time                          -9.168    
  -------------------------------------------------------------------
                         slack                                  7.916    

Slack (MET) :             7.945ns  (required time - arrival time)
  Source:                 dkong_i/dkong_system_wrapper_0/inst/inst/vid/pal/g_sig_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.137ns period=16.274ns})
  Destination:            dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.137ns period=16.274ns})
  Path Group:             coreclk_dkong_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.274ns  (coreclk_dkong_clk_wiz_0_0 rise@16.274ns - coreclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.498ns  (logic 0.580ns (7.735%)  route 6.918ns (92.265%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.659ns = ( 17.933 - 16.274 ) 
    Source Clock Delay      (SCD):    1.652ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=216, routed)         1.649     1.652    dkong_i/dkong_system_wrapper_0/inst/inst/vid/pal/masterclk
    SLICE_X35Y22         FDRE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/vid/pal/g_sig_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y22         FDRE (Prop_fdre_C_Q)         0.456     2.108 f  dkong_i/dkong_system_wrapper_0/inst/inst/vid/pal/g_sig_reg[1]/Q
                         net (fo=1, routed)           0.488     2.596    dkong_i/framedoubler_slow_0/inst/in_g[1]
    SLICE_X35Y22         LUT1 (Prop_lut1_I0_O)        0.124     2.720 r  dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem_i_5/O
                         net (fo=28, routed)          6.430     9.150    dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/dina[4]
    RAMB36_X4Y8          RAMB36E1                                     r  dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                     16.274    16.274 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    16.274 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    17.886    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    14.461 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    16.186    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.277 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=216, routed)         1.656    17.933    dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clka
    RAMB36_X4Y8          RAMB36E1                                     r  dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.014    17.947    
                         clock uncertainty           -0.115    17.832    
    RAMB36_X4Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[4])
                                                     -0.737    17.095    dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         17.095    
                         arrival time                          -9.150    
  -------------------------------------------------------------------
                         slack                                  7.945    

Slack (MET) :             8.002ns  (required time - arrival time)
  Source:                 dkong_i/dkong_system_wrapper_0/inst/inst/vid/pal/b_sig_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.137ns period=16.274ns})
  Destination:            dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.137ns period=16.274ns})
  Path Group:             coreclk_dkong_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.274ns  (coreclk_dkong_clk_wiz_0_0 rise@16.274ns - coreclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.430ns  (logic 0.642ns (8.640%)  route 6.788ns (91.360%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.648ns = ( 17.922 - 16.274 ) 
    Source Clock Delay      (SCD):    1.652ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=216, routed)         1.649     1.652    dkong_i/dkong_system_wrapper_0/inst/inst/vid/pal/masterclk
    SLICE_X34Y22         FDRE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/vid/pal/b_sig_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y22         FDRE (Prop_fdre_C_Q)         0.518     2.170 f  dkong_i/dkong_system_wrapper_0/inst/inst/vid/pal/b_sig_reg[0]/Q
                         net (fo=1, routed)           0.261     2.431    dkong_i/framedoubler_slow_0/inst/in_b[0]
    SLICE_X35Y22         LUT1 (Prop_lut1_I0_O)        0.124     2.555 r  dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem_i_3/O
                         net (fo=28, routed)          6.527     9.082    dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/dina[6]
    RAMB36_X4Y5          RAMB36E1                                     r  dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                     16.274    16.274 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    16.274 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    17.886    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    14.461 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    16.186    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.277 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=216, routed)         1.645    17.922    dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/clka
    RAMB36_X4Y5          RAMB36E1                                     r  dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.014    17.936    
                         clock uncertainty           -0.115    17.821    
    RAMB36_X4Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[6])
                                                     -0.737    17.084    dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         17.084    
                         arrival time                          -9.082    
  -------------------------------------------------------------------
                         slack                                  8.002    

Slack (MET) :             8.133ns  (required time - arrival time)
  Source:                 dkong_i/dkong_system_wrapper_0/inst/inst/vid/pal/g_sig_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.137ns period=16.274ns})
  Destination:            dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.137ns period=16.274ns})
  Path Group:             coreclk_dkong_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.274ns  (coreclk_dkong_clk_wiz_0_0 rise@16.274ns - coreclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.308ns  (logic 0.580ns (7.937%)  route 6.728ns (92.063%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.657ns = ( 17.931 - 16.274 ) 
    Source Clock Delay      (SCD):    1.652ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=216, routed)         1.649     1.652    dkong_i/dkong_system_wrapper_0/inst/inst/vid/pal/masterclk
    SLICE_X35Y22         FDRE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/vid/pal/g_sig_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y22         FDRE (Prop_fdre_C_Q)         0.456     2.108 f  dkong_i/dkong_system_wrapper_0/inst/inst/vid/pal/g_sig_reg[1]/Q
                         net (fo=1, routed)           0.488     2.596    dkong_i/framedoubler_slow_0/inst/in_g[1]
    SLICE_X35Y22         LUT1 (Prop_lut1_I0_O)        0.124     2.720 r  dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem_i_5/O
                         net (fo=28, routed)          6.239     8.960    dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/dina[4]
    RAMB36_X4Y7          RAMB36E1                                     r  dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                     16.274    16.274 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    16.274 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    17.886    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    14.461 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    16.186    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.277 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=216, routed)         1.654    17.931    dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/clka
    RAMB36_X4Y7          RAMB36E1                                     r  dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.014    17.945    
                         clock uncertainty           -0.115    17.830    
    RAMB36_X4Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[4])
                                                     -0.737    17.093    dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         17.093    
                         arrival time                          -8.960    
  -------------------------------------------------------------------
                         slack                                  8.133    

Slack (MET) :             8.148ns  (required time - arrival time)
  Source:                 dkong_i/dkong_system_wrapper_0/inst/inst/vid/pal/b_sig_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.137ns period=16.274ns})
  Destination:            dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.137ns period=16.274ns})
  Path Group:             coreclk_dkong_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.274ns  (coreclk_dkong_clk_wiz_0_0 rise@16.274ns - coreclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.289ns  (logic 0.642ns (8.808%)  route 6.647ns (91.192%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.653ns = ( 17.927 - 16.274 ) 
    Source Clock Delay      (SCD):    1.652ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=216, routed)         1.649     1.652    dkong_i/dkong_system_wrapper_0/inst/inst/vid/pal/masterclk
    SLICE_X34Y22         FDRE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/vid/pal/b_sig_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y22         FDRE (Prop_fdre_C_Q)         0.518     2.170 f  dkong_i/dkong_system_wrapper_0/inst/inst/vid/pal/b_sig_reg[0]/Q
                         net (fo=1, routed)           0.261     2.431    dkong_i/framedoubler_slow_0/inst/in_b[0]
    SLICE_X35Y22         LUT1 (Prop_lut1_I0_O)        0.124     2.555 r  dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem_i_3/O
                         net (fo=28, routed)          6.386     8.941    dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/dina[6]
    RAMB36_X4Y6          RAMB36E1                                     r  dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                     16.274    16.274 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    16.274 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    17.886    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    14.461 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    16.186    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.277 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=216, routed)         1.650    17.927    dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/clka
    RAMB36_X4Y6          RAMB36E1                                     r  dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.014    17.941    
                         clock uncertainty           -0.115    17.826    
    RAMB36_X4Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[6])
                                                     -0.737    17.089    dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         17.089    
                         arrival time                          -8.941    
  -------------------------------------------------------------------
                         slack                                  8.148    

Slack (MET) :             8.172ns  (required time - arrival time)
  Source:                 dkong_i/dkong_system_wrapper_0/inst/inst/vid/pal/b_sig_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.137ns period=16.274ns})
  Destination:            dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.137ns period=16.274ns})
  Path Group:             coreclk_dkong_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.274ns  (coreclk_dkong_clk_wiz_0_0 rise@16.274ns - coreclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.184ns  (logic 0.642ns (8.936%)  route 6.542ns (91.064%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.573ns = ( 17.847 - 16.274 ) 
    Source Clock Delay      (SCD):    1.652ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=216, routed)         1.649     1.652    dkong_i/dkong_system_wrapper_0/inst/inst/vid/pal/masterclk
    SLICE_X34Y22         FDRE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/vid/pal/b_sig_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y22         FDRE (Prop_fdre_C_Q)         0.518     2.170 f  dkong_i/dkong_system_wrapper_0/inst/inst/vid/pal/b_sig_reg[0]/Q
                         net (fo=1, routed)           0.261     2.431    dkong_i/framedoubler_slow_0/inst/in_b[0]
    SLICE_X35Y22         LUT1 (Prop_lut1_I0_O)        0.124     2.555 r  dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem_i_3/O
                         net (fo=28, routed)          6.281     8.836    dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/dina[6]
    RAMB36_X3Y4          RAMB36E1                                     r  dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                     16.274    16.274 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    16.274 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    17.886    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    14.461 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    16.186    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.277 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=216, routed)         1.570    17.847    dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y4          RAMB36E1                                     r  dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.014    17.861    
                         clock uncertainty           -0.115    17.746    
    RAMB36_X3Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[6])
                                                     -0.737    17.009    dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         17.009    
                         arrival time                          -8.836    
  -------------------------------------------------------------------
                         slack                                  8.172    

Slack (MET) :             8.264ns  (required time - arrival time)
  Source:                 dkong_i/dkong_system_wrapper_0/inst/inst/vid/pal/b_sig_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.137ns period=16.274ns})
  Destination:            dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.137ns period=16.274ns})
  Path Group:             coreclk_dkong_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.274ns  (coreclk_dkong_clk_wiz_0_0 rise@16.274ns - coreclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.173ns  (logic 0.580ns (8.086%)  route 6.593ns (91.914%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.653ns = ( 17.927 - 16.274 ) 
    Source Clock Delay      (SCD):    1.652ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=216, routed)         1.649     1.652    dkong_i/dkong_system_wrapper_0/inst/inst/vid/pal/masterclk
    SLICE_X35Y22         FDRE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/vid/pal/b_sig_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y22         FDRE (Prop_fdre_C_Q)         0.456     2.108 f  dkong_i/dkong_system_wrapper_0/inst/inst/vid/pal/b_sig_reg[1]/Q
                         net (fo=1, routed)           0.275     2.383    dkong_i/framedoubler_slow_0/inst/in_b[1]
    SLICE_X34Y22         LUT1 (Prop_lut1_I0_O)        0.124     2.507 r  dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem_i_2/O
                         net (fo=28, routed)          6.318     8.825    dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/dina[7]
    RAMB36_X4Y6          RAMB36E1                                     r  dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                     16.274    16.274 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    16.274 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    17.886    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    14.461 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    16.186    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.277 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=216, routed)         1.650    17.927    dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/clka
    RAMB36_X4Y6          RAMB36E1                                     r  dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.014    17.941    
                         clock uncertainty           -0.115    17.826    
    RAMB36_X4Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[7])
                                                     -0.737    17.089    dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         17.089    
                         arrival time                          -8.825    
  -------------------------------------------------------------------
                         slack                                  8.264    

Slack (MET) :             8.508ns  (required time - arrival time)
  Source:                 dkong_i/dkong_system_wrapper_0/inst/inst/vid/pal/b_sig_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.137ns period=16.274ns})
  Destination:            dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.137ns period=16.274ns})
  Path Group:             coreclk_dkong_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.274ns  (coreclk_dkong_clk_wiz_0_0 rise@16.274ns - coreclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.933ns  (logic 0.642ns (9.260%)  route 6.291ns (90.740%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.657ns = ( 17.931 - 16.274 ) 
    Source Clock Delay      (SCD):    1.652ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=216, routed)         1.649     1.652    dkong_i/dkong_system_wrapper_0/inst/inst/vid/pal/masterclk
    SLICE_X34Y22         FDRE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/vid/pal/b_sig_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y22         FDRE (Prop_fdre_C_Q)         0.518     2.170 f  dkong_i/dkong_system_wrapper_0/inst/inst/vid/pal/b_sig_reg[0]/Q
                         net (fo=1, routed)           0.261     2.431    dkong_i/framedoubler_slow_0/inst/in_b[0]
    SLICE_X35Y22         LUT1 (Prop_lut1_I0_O)        0.124     2.555 r  dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem_i_3/O
                         net (fo=28, routed)          6.030     8.585    dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/dina[6]
    RAMB36_X4Y7          RAMB36E1                                     r  dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                     16.274    16.274 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    16.274 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    17.886    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    14.461 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    16.186    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.277 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=216, routed)         1.654    17.931    dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/clka
    RAMB36_X4Y7          RAMB36E1                                     r  dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.014    17.945    
                         clock uncertainty           -0.115    17.830    
    RAMB36_X4Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[6])
                                                     -0.737    17.093    dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         17.093    
                         arrival time                          -8.585    
  -------------------------------------------------------------------
                         slack                                  8.508    

Slack (MET) :             8.550ns  (required time - arrival time)
  Source:                 dkong_i/dkong_system_wrapper_0/inst/inst/vid/pal/b_sig_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.137ns period=16.274ns})
  Destination:            dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.137ns period=16.274ns})
  Path Group:             coreclk_dkong_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.274ns  (coreclk_dkong_clk_wiz_0_0 rise@16.274ns - coreclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.813ns  (logic 0.642ns (9.423%)  route 6.171ns (90.577%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.579ns = ( 17.853 - 16.274 ) 
    Source Clock Delay      (SCD):    1.652ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=216, routed)         1.649     1.652    dkong_i/dkong_system_wrapper_0/inst/inst/vid/pal/masterclk
    SLICE_X34Y22         FDRE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/vid/pal/b_sig_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y22         FDRE (Prop_fdre_C_Q)         0.518     2.170 f  dkong_i/dkong_system_wrapper_0/inst/inst/vid/pal/b_sig_reg[0]/Q
                         net (fo=1, routed)           0.261     2.431    dkong_i/framedoubler_slow_0/inst/in_b[0]
    SLICE_X35Y22         LUT1 (Prop_lut1_I0_O)        0.124     2.555 r  dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem_i_3/O
                         net (fo=28, routed)          5.910     8.465    dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/dina[6]
    RAMB36_X3Y5          RAMB36E1                                     r  dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                     16.274    16.274 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    16.274 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    17.886    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    14.461 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    16.186    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.277 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=216, routed)         1.576    17.853    dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y5          RAMB36E1                                     r  dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.014    17.867    
                         clock uncertainty           -0.115    17.752    
    RAMB36_X3Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[6])
                                                     -0.737    17.015    dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         17.015    
                         arrival time                          -8.465    
  -------------------------------------------------------------------
                         slack                                  8.550    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 dkong_i/framedoubler_slow_0/inst/in_ptr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.137ns period=16.274ns})
  Destination:            dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.137ns period=16.274ns})
  Path Group:             coreclk_dkong_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (coreclk_dkong_clk_wiz_0_0 rise@0.000ns - coreclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.594ns  (logic 0.141ns (23.733%)  route 0.453ns (76.267%))
  Logic Levels:           0  
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.873ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=216, routed)         0.558     0.560    dkong_i/framedoubler_slow_0/inst/masterclk
    SLICE_X37Y53         FDRE                                         r  dkong_i/framedoubler_slow_0/inst/in_ptr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y53         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  dkong_i/framedoubler_slow_0/inst/in_ptr_reg[10]/Q
                         net (fo=30, routed)          0.453     1.154    dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/addra[10]
    RAMB36_X2Y9          RAMB36E1                                     r  dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=216, routed)         0.871     0.873    dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y9          RAMB36E1                                     r  dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000     0.873    
    RAMB36_X2Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183     1.056    dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.056    
                         arrival time                           1.154    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 dkong_i/framedoubler_slow_0/inst/in_ptr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.137ns period=16.274ns})
  Destination:            dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.137ns period=16.274ns})
  Path Group:             coreclk_dkong_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (coreclk_dkong_clk_wiz_0_0 rise@0.000ns - coreclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.595ns  (logic 0.141ns (23.700%)  route 0.454ns (76.300%))
  Logic Levels:           0  
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.873ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=216, routed)         0.559     0.561    dkong_i/framedoubler_slow_0/inst/masterclk
    SLICE_X37Y52         FDRE                                         r  dkong_i/framedoubler_slow_0/inst/in_ptr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y52         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  dkong_i/framedoubler_slow_0/inst/in_ptr_reg[11]/Q
                         net (fo=30, routed)          0.454     1.156    dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/addra[11]
    RAMB36_X2Y9          RAMB36E1                                     r  dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=216, routed)         0.871     0.873    dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y9          RAMB36E1                                     r  dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000     0.873    
    RAMB36_X2Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                      0.183     1.056    dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.056    
                         arrival time                           1.156    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 dkong_i/framedoubler_slow_0/inst/in_ptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.137ns period=16.274ns})
  Destination:            dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.137ns period=16.274ns})
  Path Group:             coreclk_dkong_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (coreclk_dkong_clk_wiz_0_0 rise@0.000ns - coreclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.617ns  (logic 0.164ns (26.573%)  route 0.453ns (73.427%))
  Logic Levels:           0  
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.873ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=216, routed)         0.559     0.561    dkong_i/framedoubler_slow_0/inst/masterclk
    SLICE_X38Y52         FDRE                                         r  dkong_i/framedoubler_slow_0/inst/in_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y52         FDRE (Prop_fdre_C_Q)         0.164     0.725 r  dkong_i/framedoubler_slow_0/inst/in_ptr_reg[0]/Q
                         net (fo=31, routed)          0.453     1.178    dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/addra[0]
    RAMB36_X2Y9          RAMB36E1                                     r  dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=216, routed)         0.871     0.873    dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y9          RAMB36E1                                     r  dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000     0.873    
    RAMB36_X2Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.183     1.056    dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.056    
                         arrival time                           1.178    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 dkong_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.137ns period=16.274ns})
  Destination:            dkong_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.137ns period=16.274ns})
  Path Group:             coreclk_dkong_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (coreclk_dkong_clk_wiz_0_0 rise@0.000ns - coreclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.851ns
    Source Clock Delay      (SCD):    0.583ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=216, routed)         0.581     0.583    dkong_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X64Y39         FDRE                                         r  dkong_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y39         FDRE (Prop_fdre_C_Q)         0.141     0.724 r  dkong_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.065     0.789    dkong_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/s_level_out_d1_cdc_to
    SLICE_X64Y39         FDRE                                         r  dkong_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=216, routed)         0.849     0.851    dkong_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X64Y39         FDRE                                         r  dkong_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.268     0.583    
    SLICE_X64Y39         FDRE (Hold_fdre_C_D)         0.075     0.658    dkong_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -0.658    
                         arrival time                           0.789    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 dkong_i/dkong_system_wrapper_0/inst/inst/cref_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.137ns period=16.274ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/vid/pal/prom_2e/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.137ns period=16.274ns})
  Path Group:             coreclk_dkong_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (coreclk_dkong_clk_wiz_0_0 rise@0.000ns - coreclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.625ns  (logic 0.141ns (22.565%)  route 0.484ns (77.435%))
  Logic Levels:           0  
  Clock Path Skew:        0.303ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.857ns
    Source Clock Delay      (SCD):    0.550ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=216, routed)         0.548     0.550    dkong_i/dkong_system_wrapper_0/inst/inst/masterclk
    SLICE_X51Y19         FDRE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/cref_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y19         FDRE (Prop_fdre_C_Q)         0.141     0.691 r  dkong_i/dkong_system_wrapper_0/inst/inst/cref_reg[0]/Q
                         net (fo=5, routed)           0.484     1.174    dkong_i/dkong_system_wrapper_0/inst/inst/vid/pal/prom_2e/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[6]
    RAMB18_X2Y8          RAMB18E1                                     r  dkong_i/dkong_system_wrapper_0/inst/inst/vid/pal/prom_2e/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=216, routed)         0.855     0.857    dkong_i/dkong_system_wrapper_0/inst/inst/vid/pal/prom_2e/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y8          RAMB18E1                                     r  dkong_i/dkong_system_wrapper_0/inst/inst/vid/pal/prom_2e/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.005     0.852    
    RAMB18_X2Y8          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183     1.035    dkong_i/dkong_system_wrapper_0/inst/inst/vid/pal/prom_2e/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.035    
                         arrival time                           1.174    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 dkong_i/dkong_system_wrapper_0/inst/inst/cref_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.137ns period=16.274ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/vid/pal/prom_2f/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.137ns period=16.274ns})
  Path Group:             coreclk_dkong_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (coreclk_dkong_clk_wiz_0_0 rise@0.000ns - coreclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.625ns  (logic 0.141ns (22.565%)  route 0.484ns (77.435%))
  Logic Levels:           0  
  Clock Path Skew:        0.303ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.857ns
    Source Clock Delay      (SCD):    0.550ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=216, routed)         0.548     0.550    dkong_i/dkong_system_wrapper_0/inst/inst/masterclk
    SLICE_X51Y19         FDRE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/cref_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y19         FDRE (Prop_fdre_C_Q)         0.141     0.691 r  dkong_i/dkong_system_wrapper_0/inst/inst/cref_reg[0]/Q
                         net (fo=5, routed)           0.484     1.174    dkong_i/dkong_system_wrapper_0/inst/inst/vid/pal/prom_2f/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[6]
    RAMB18_X2Y9          RAMB18E1                                     r  dkong_i/dkong_system_wrapper_0/inst/inst/vid/pal/prom_2f/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=216, routed)         0.855     0.857    dkong_i/dkong_system_wrapper_0/inst/inst/vid/pal/prom_2f/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y9          RAMB18E1                                     r  dkong_i/dkong_system_wrapper_0/inst/inst/vid/pal/prom_2f/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.005     0.852    
    RAMB18_X2Y9          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183     1.035    dkong_i/dkong_system_wrapper_0/inst/inst/vid/pal/prom_2f/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.035    
                         arrival time                           1.174    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 dkong_i/framedoubler_slow_0/inst/in_ptr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.137ns period=16.274ns})
  Destination:            dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.137ns period=16.274ns})
  Path Group:             coreclk_dkong_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (coreclk_dkong_clk_wiz_0_0 rise@0.000ns - coreclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.583ns  (logic 0.128ns (21.938%)  route 0.455ns (78.062%))
  Logic Levels:           0  
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.873ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=216, routed)         0.559     0.561    dkong_i/framedoubler_slow_0/inst/masterclk
    SLICE_X37Y52         FDRE                                         r  dkong_i/framedoubler_slow_0/inst/in_ptr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y52         FDRE (Prop_fdre_C_Q)         0.128     0.689 r  dkong_i/framedoubler_slow_0/inst/in_ptr_reg[7]/Q
                         net (fo=30, routed)          0.455     1.144    dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/addra[7]
    RAMB36_X2Y9          RAMB36E1                                     r  dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=216, routed)         0.871     0.873    dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y9          RAMB36E1                                     r  dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000     0.873    
    RAMB36_X2Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.129     1.002    dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.002    
                         arrival time                           1.144    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 dkong_i/framedoubler_slow_0/inst/in_ptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.137ns period=16.274ns})
  Destination:            dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.137ns period=16.274ns})
  Path Group:             coreclk_dkong_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (coreclk_dkong_clk_wiz_0_0 rise@0.000ns - coreclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.651ns  (logic 0.164ns (25.201%)  route 0.487ns (74.799%))
  Logic Levels:           0  
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.891ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=216, routed)         0.559     0.561    dkong_i/framedoubler_slow_0/inst/masterclk
    SLICE_X38Y52         FDRE                                         r  dkong_i/framedoubler_slow_0/inst/in_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y52         FDRE (Prop_fdre_C_Q)         0.164     0.725 r  dkong_i/framedoubler_slow_0/inst/in_ptr_reg[0]/Q
                         net (fo=31, routed)          0.487     1.211    dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addra[0]
    RAMB36_X3Y10         RAMB36E1                                     r  dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=216, routed)         0.889     0.891    dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y10         RAMB36E1                                     r  dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.005     0.886    
    RAMB36_X3Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.183     1.069    dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.069    
                         arrival time                           1.211    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 dkong_i/framedoubler_slow_0/inst/in_ptr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.137ns period=16.274ns})
  Destination:            dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.137ns period=16.274ns})
  Path Group:             coreclk_dkong_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (coreclk_dkong_clk_wiz_0_0 rise@0.000ns - coreclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.586ns  (logic 0.128ns (21.845%)  route 0.458ns (78.155%))
  Logic Levels:           0  
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.873ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=216, routed)         0.559     0.561    dkong_i/framedoubler_slow_0/inst/masterclk
    SLICE_X37Y51         FDRE                                         r  dkong_i/framedoubler_slow_0/inst/in_ptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y51         FDRE (Prop_fdre_C_Q)         0.128     0.689 r  dkong_i/framedoubler_slow_0/inst/in_ptr_reg[1]/Q
                         net (fo=30, routed)          0.458     1.147    dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/addra[1]
    RAMB36_X2Y9          RAMB36E1                                     r  dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=216, routed)         0.871     0.873    dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y9          RAMB36E1                                     r  dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000     0.873    
    RAMB36_X2Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.130     1.003    dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.003    
                         arrival time                           1.147    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 dkong_i/dkong_system_wrapper_0/inst/inst/cref_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.137ns period=16.274ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/vid/pal/prom_2e/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.137ns period=16.274ns})
  Path Group:             coreclk_dkong_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (coreclk_dkong_clk_wiz_0_0 rise@0.000ns - coreclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.633ns  (logic 0.141ns (22.272%)  route 0.492ns (77.728%))
  Logic Levels:           0  
  Clock Path Skew:        0.306ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.860ns
    Source Clock Delay      (SCD):    0.550ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=216, routed)         0.548     0.550    dkong_i/dkong_system_wrapper_0/inst/inst/masterclk
    SLICE_X52Y19         FDRE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/cref_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y19         FDRE (Prop_fdre_C_Q)         0.141     0.691 r  dkong_i/dkong_system_wrapper_0/inst/inst/cref_reg[1]/Q
                         net (fo=5, routed)           0.492     1.183    dkong_i/dkong_system_wrapper_0/inst/inst/vid/pal/prom_2e/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[7]
    RAMB18_X2Y8          RAMB18E1                                     r  dkong_i/dkong_system_wrapper_0/inst/inst/vid/pal/prom_2e/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=216, routed)         0.858     0.860    dkong_i/dkong_system_wrapper_0/inst/inst/vid/pal/prom_2e/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y8          RAMB18E1                                     r  dkong_i/dkong_system_wrapper_0/inst/inst/vid/pal/prom_2e/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.005     0.855    
    RAMB18_X2Y8          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.183     1.038    dkong_i/dkong_system_wrapper_0/inst/inst/vid/pal/prom_2e/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.038    
                         arrival time                           1.183    
  -------------------------------------------------------------------
                         slack                                  0.144    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         coreclk_dkong_clk_wiz_0_0
Waveform(ns):       { 0.000 8.137 }
Period(ns):         16.274
Sources:            { dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         16.274      13.330     RAMB36_X3Y3      dkong_i/dkong_system_wrapper_0/inst/inst/cpu_ram/ram_imp/mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         16.274      13.698     RAMB36_X1Y2      dkong_i/dkong_system_wrapper_0/inst/inst/cpu_rom/inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         16.274      13.698     RAMB36_X1Y2      dkong_i/dkong_system_wrapper_0/inst/inst/cpu_rom/inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         16.274      13.698     RAMB36_X1Y9      dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         16.274      13.698     RAMB36_X2Y11     dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         16.274      13.698     RAMB36_X3Y10     dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         16.274      13.698     RAMB36_X2Y8      dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         16.274      13.698     RAMB36_X4Y7      dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         16.274      13.698     RAMB36_X4Y6      dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         16.274      13.698     RAMB36_X3Y8      dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       16.274      197.086    MMCME2_ADV_X1Y0  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         8.137       7.157      SLICE_X66Y38     dkong_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         8.137       7.157      SLICE_X66Y38     dkong_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.137       7.637      SLICE_X66Y41     dkong_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.137       7.637      SLICE_X66Y41     dkong_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.137       7.637      SLICE_X66Y41     dkong_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.137       7.637      SLICE_X66Y41     dkong_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.137       7.637      SLICE_X64Y39     dkong_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.137       7.637      SLICE_X64Y39     dkong_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.137       7.637      SLICE_X64Y39     dkong_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.137       7.637      SLICE_X64Y39     dkong_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         8.137       7.157      SLICE_X66Y38     dkong_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         8.137       7.157      SLICE_X66Y38     dkong_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    FDRE/C              n/a            0.500         8.137       7.637      SLICE_X38Y52     dkong_i/framedoubler_slow_0/inst/in_ptr_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         8.137       7.637      SLICE_X37Y53     dkong_i/framedoubler_slow_0/inst/in_ptr_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         8.137       7.637      SLICE_X37Y52     dkong_i/framedoubler_slow_0/inst/in_ptr_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         8.137       7.637      SLICE_X25Y8      dkong_i/dkong_system_wrapper_0/inst/inst/cpu_rom/inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         8.137       7.637      SLICE_X25Y8      dkong_i/dkong_system_wrapper_0/inst/inst/cpu_rom/inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         8.137       7.637      SLICE_X55Y20     dkong_i/dkong_system_wrapper_0/inst/inst/cpu_wait_d_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         8.137       7.637      SLICE_X55Y19     dkong_i/dkong_system_wrapper_0/inst/inst/cpu_wait_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         8.137       7.637      SLICE_X54Y20     dkong_i/dkong_system_wrapper_0/inst/inst/cpuclk_d_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  vgaclk_dkong_clk_wiz_0_0
  To Clock:  vgaclk_dkong_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       31.695ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.131ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       18.881ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.695ns  (required time - arrival time)
  Source:                 dkong_i/framedoubler_slow_0/inst/out_line_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by vgaclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by vgaclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             vgaclk_dkong_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (vgaclk_dkong_clk_wiz_0_0 rise@39.722ns - vgaclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.230ns  (logic 0.642ns (8.879%)  route 6.588ns (91.121%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.515ns = ( 41.237 - 39.722 ) 
    Source Clock Delay      (SCD):    1.737ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vgaclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    dkong_i/clk_wiz_0/inst/vgaclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  dkong_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         1.734     1.737    dkong_i/framedoubler_slow_0/inst/out_pixclk
    SLICE_X82Y40         FDRE                                         r  dkong_i/framedoubler_slow_0/inst/out_line_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y40         FDRE (Prop_fdre_C_Q)         0.518     2.255 r  dkong_i/framedoubler_slow_0/inst/out_line_reg[4]/Q
                         net (fo=33, routed)          5.463     7.718    dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/addrb[0]
    SLICE_X32Y56         LUT4 (Prop_lut4_I0_O)        0.124     7.842 r  dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__10/O
                         net (fo=1, routed)           1.126     8.967    dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/enb_array[0]
    RAMB36_X2Y13         RAMB36E1                                     r  dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock vgaclk_dkong_clk_wiz_0_0 rise edge)
                                                     39.722    39.722 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    39.722 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    41.334    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    37.909 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    39.634    dkong_i/clk_wiz_0/inst/vgaclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    39.725 r  dkong_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         1.512    41.237    dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y13         RAMB36E1                                     r  dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000    41.237    
                         clock uncertainty           -0.131    41.105    
    RAMB36_X2Y13         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    40.662    dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         40.662    
                         arrival time                          -8.967    
  -------------------------------------------------------------------
                         slack                                 31.695    

Slack (MET) :             31.847ns  (required time - arrival time)
  Source:                 dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vgaclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            dkong_i/framedoubler_slow_0/inst/out_g_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by vgaclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             vgaclk_dkong_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (vgaclk_dkong_clk_wiz_0_0 rise@39.722ns - vgaclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.626ns  (logic 2.040ns (26.751%)  route 5.586ns (73.249%))
  Logic Levels:           5  (LUT3=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.560ns = ( 41.282 - 39.722 ) 
    Source Clock Delay      (SCD):    1.756ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vgaclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    dkong_i/clk_wiz_0/inst/vgaclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  dkong_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         1.753     1.756    dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y12         RAMB36E1                                     r  dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y12         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[5])
                                                      0.882     2.638 r  dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[5]
                         net (fo=1, routed)           2.079     4.717    dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb_array[29]
    SLICE_X32Y49         LUT6 (Prop_lut6_I0_O)        0.124     4.841 r  dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     4.841    dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_3_n_0
    SLICE_X32Y49         MUXF7 (Prop_muxf7_I0_O)      0.241     5.082 r  dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     5.082    dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_1_n_0
    SLICE_X32Y49         MUXF8 (Prop_muxf8_I0_O)      0.098     5.180 r  dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0/O
                         net (fo=1, routed)           1.947     7.127    dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem_n_2
    SLICE_X54Y38         LUT3 (Prop_lut3_I2_O)        0.347     7.474 r  dkong_i/framedoubler_slow_0/inst/out_g[3]_i_3/O
                         net (fo=1, routed)           1.561     9.034    dkong_i/framedoubler_slow_0/inst/out_g[3]_i_3_n_0
    SLICE_X86Y38         LUT6 (Prop_lut6_I5_O)        0.348     9.382 r  dkong_i/framedoubler_slow_0/inst/out_g[3]_i_2/O
                         net (fo=1, routed)           0.000     9.382    dkong_i/framedoubler_slow_0/inst/out_g[3]_i_2_n_0
    SLICE_X86Y38         FDRE                                         r  dkong_i/framedoubler_slow_0/inst/out_g_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vgaclk_dkong_clk_wiz_0_0 rise edge)
                                                     39.722    39.722 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    39.722 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    41.334    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    37.909 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    39.634    dkong_i/clk_wiz_0/inst/vgaclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    39.725 r  dkong_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         1.557    41.282    dkong_i/framedoubler_slow_0/inst/out_pixclk
    SLICE_X86Y38         FDRE                                         r  dkong_i/framedoubler_slow_0/inst/out_g_reg[3]/C
                         clock pessimism              0.000    41.282    
                         clock uncertainty           -0.131    41.151    
    SLICE_X86Y38         FDRE (Setup_fdre_C_D)        0.079    41.230    dkong_i/framedoubler_slow_0/inst/out_g_reg[3]
  -------------------------------------------------------------------
                         required time                         41.230    
                         arrival time                          -9.382    
  -------------------------------------------------------------------
                         slack                                 31.847    

Slack (MET) :             31.873ns  (required time - arrival time)
  Source:                 dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vgaclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            dkong_i/framedoubler_slow_0/inst/out_g_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by vgaclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             vgaclk_dkong_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (vgaclk_dkong_clk_wiz_0_0 rise@39.722ns - vgaclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.602ns  (logic 2.018ns (26.545%)  route 5.584ns (73.455%))
  Logic Levels:           5  (LUT3=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.560ns = ( 41.282 - 39.722 ) 
    Source Clock Delay      (SCD):    1.756ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vgaclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    dkong_i/clk_wiz_0/inst/vgaclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  dkong_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         1.753     1.756    dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y12         RAMB36E1                                     r  dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y12         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[3])
                                                      0.882     2.638 r  dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[3]
                         net (fo=1, routed)           2.094     4.732    dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb_array[27]
    SLICE_X32Y48         LUT6 (Prop_lut6_I0_O)        0.124     4.856 r  dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     4.856    dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_3_n_0
    SLICE_X32Y48         MUXF7 (Prop_muxf7_I0_O)      0.241     5.097 r  dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     5.097    dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_1_n_0
    SLICE_X32Y48         MUXF8 (Prop_muxf8_I0_O)      0.098     5.195 r  dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0/O
                         net (fo=1, routed)           1.832     7.027    dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem_n_4
    SLICE_X54Y38         LUT3 (Prop_lut3_I2_O)        0.345     7.372 r  dkong_i/framedoubler_slow_0/inst/out_g[1]_i_2/O
                         net (fo=1, routed)           1.659     9.031    dkong_i/framedoubler_slow_0/inst/out_g[1]_i_2_n_0
    SLICE_X86Y38         LUT6 (Prop_lut6_I5_O)        0.328     9.359 r  dkong_i/framedoubler_slow_0/inst/out_g[1]_i_1/O
                         net (fo=1, routed)           0.000     9.359    dkong_i/framedoubler_slow_0/inst/out_g[1]_i_1_n_0
    SLICE_X86Y38         FDRE                                         r  dkong_i/framedoubler_slow_0/inst/out_g_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vgaclk_dkong_clk_wiz_0_0 rise edge)
                                                     39.722    39.722 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    39.722 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    41.334    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    37.909 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    39.634    dkong_i/clk_wiz_0/inst/vgaclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    39.725 r  dkong_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         1.557    41.282    dkong_i/framedoubler_slow_0/inst/out_pixclk
    SLICE_X86Y38         FDRE                                         r  dkong_i/framedoubler_slow_0/inst/out_g_reg[1]/C
                         clock pessimism              0.000    41.282    
                         clock uncertainty           -0.131    41.151    
    SLICE_X86Y38         FDRE (Setup_fdre_C_D)        0.081    41.232    dkong_i/framedoubler_slow_0/inst/out_g_reg[1]
  -------------------------------------------------------------------
                         required time                         41.232    
                         arrival time                          -9.359    
  -------------------------------------------------------------------
                         slack                                 31.873    

Slack (MET) :             31.967ns  (required time - arrival time)
  Source:                 dkong_i/framedoubler_slow_0/inst/out_line_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by vgaclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by vgaclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             vgaclk_dkong_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (vgaclk_dkong_clk_wiz_0_0 rise@39.722ns - vgaclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.962ns  (logic 0.642ns (9.221%)  route 6.320ns (90.779%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.519ns = ( 41.241 - 39.722 ) 
    Source Clock Delay      (SCD):    1.737ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vgaclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    dkong_i/clk_wiz_0/inst/vgaclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  dkong_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         1.734     1.737    dkong_i/framedoubler_slow_0/inst/out_pixclk
    SLICE_X82Y40         FDRE                                         r  dkong_i/framedoubler_slow_0/inst/out_line_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y40         FDRE (Prop_fdre_C_Q)         0.518     2.255 r  dkong_i/framedoubler_slow_0/inst/out_line_reg[4]/Q
                         net (fo=33, routed)          5.438     7.693    dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/addrb[0]
    SLICE_X32Y56         LUT4 (Prop_lut4_I1_O)        0.124     7.817 r  dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__8/O
                         net (fo=1, routed)           0.883     8.699    dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/enb_array[0]
    RAMB36_X2Y12         RAMB36E1                                     r  dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock vgaclk_dkong_clk_wiz_0_0 rise edge)
                                                     39.722    39.722 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    39.722 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    41.334    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    37.909 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    39.634    dkong_i/clk_wiz_0/inst/vgaclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    39.725 r  dkong_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         1.516    41.241    dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y12         RAMB36E1                                     r  dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000    41.241    
                         clock uncertainty           -0.131    41.109    
    RAMB36_X2Y12         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    40.666    dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         40.666    
                         arrival time                          -8.699    
  -------------------------------------------------------------------
                         slack                                 31.967    

Slack (MET) :             32.251ns  (required time - arrival time)
  Source:                 dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vgaclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            dkong_i/framedoubler_slow_0/inst/out_b_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by vgaclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             vgaclk_dkong_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (vgaclk_dkong_clk_wiz_0_0 rise@39.722ns - vgaclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.074ns  (logic 1.795ns (25.376%)  route 5.279ns (74.624%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.560ns = ( 41.282 - 39.722 ) 
    Source Clock Delay      (SCD):    1.759ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vgaclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    dkong_i/clk_wiz_0/inst/vgaclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  dkong_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         1.756     1.759    dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y11         RAMB36E1                                     r  dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y11         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      0.882     2.641 r  dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[7]
                         net (fo=1, routed)           1.901     4.542    dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb_array[39]
    SLICE_X33Y48         LUT6 (Prop_lut6_I5_O)        0.124     4.666 r  dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     4.666    dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_4_n_0
    SLICE_X33Y48         MUXF7 (Prop_muxf7_I1_O)      0.245     4.911 r  dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     4.911    dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_1_n_0
    SLICE_X33Y48         MUXF8 (Prop_muxf8_I0_O)      0.104     5.015 r  dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0/O
                         net (fo=1, routed)           2.087     7.102    dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem_n_0
    SLICE_X79Y38         LUT4 (Prop_lut4_I0_O)        0.316     7.418 r  dkong_i/framedoubler_slow_0/inst/out_b[3]_i_2/O
                         net (fo=1, routed)           0.798     8.216    dkong_i/framedoubler_slow_0/inst/out_b[3]_i_2_n_0
    SLICE_X85Y38         LUT5 (Prop_lut5_I3_O)        0.124     8.340 r  dkong_i/framedoubler_slow_0/inst/out_b[3]_i_1/O
                         net (fo=1, routed)           0.493     8.833    dkong_i/framedoubler_slow_0/inst/out_b[3]_i_1_n_0
    SLICE_X87Y38         FDRE                                         r  dkong_i/framedoubler_slow_0/inst/out_b_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vgaclk_dkong_clk_wiz_0_0 rise edge)
                                                     39.722    39.722 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    39.722 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    41.334    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    37.909 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    39.634    dkong_i/clk_wiz_0/inst/vgaclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    39.725 r  dkong_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         1.557    41.282    dkong_i/framedoubler_slow_0/inst/out_pixclk
    SLICE_X87Y38         FDRE                                         r  dkong_i/framedoubler_slow_0/inst/out_b_reg[3]/C
                         clock pessimism              0.000    41.282    
                         clock uncertainty           -0.131    41.151    
    SLICE_X87Y38         FDRE (Setup_fdre_C_D)       -0.067    41.084    dkong_i/framedoubler_slow_0/inst/out_b_reg[3]
  -------------------------------------------------------------------
                         required time                         41.084    
                         arrival time                          -8.833    
  -------------------------------------------------------------------
                         slack                                 32.251    

Slack (MET) :             32.339ns  (required time - arrival time)
  Source:                 dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vgaclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            dkong_i/framedoubler_slow_0/inst/out_b_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by vgaclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             vgaclk_dkong_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (vgaclk_dkong_clk_wiz_0_0 rise@39.722ns - vgaclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.132ns  (logic 1.788ns (25.068%)  route 5.344ns (74.932%))
  Logic Levels:           5  (LUT3=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.560ns = ( 41.282 - 39.722 ) 
    Source Clock Delay      (SCD):    1.756ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vgaclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    dkong_i/clk_wiz_0/inst/vgaclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  dkong_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         1.753     1.756    dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y12         RAMB36E1                                     r  dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y12         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[6])
                                                      0.882     2.638 r  dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[6]
                         net (fo=1, routed)           2.067     4.706    dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb_array[30]
    SLICE_X32Y47         LUT6 (Prop_lut6_I0_O)        0.124     4.830 r  dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     4.830    dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_3_n_0
    SLICE_X32Y47         MUXF7 (Prop_muxf7_I0_O)      0.241     5.071 r  dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     5.071    dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_1_n_0
    SLICE_X32Y47         MUXF8 (Prop_muxf8_I0_O)      0.098     5.169 r  dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0/O
                         net (fo=1, routed)           1.957     7.126    dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem_n_1
    SLICE_X54Y38         LUT3 (Prop_lut3_I2_O)        0.319     7.445 r  dkong_i/framedoubler_slow_0/inst/out_b[2]_i_2/O
                         net (fo=1, routed)           1.320     8.765    dkong_i/framedoubler_slow_0/inst/out_b[2]_i_2_n_0
    SLICE_X86Y38         LUT6 (Prop_lut6_I5_O)        0.124     8.889 r  dkong_i/framedoubler_slow_0/inst/out_b[2]_i_1/O
                         net (fo=1, routed)           0.000     8.889    dkong_i/framedoubler_slow_0/inst/out_b[2]_i_1_n_0
    SLICE_X86Y38         FDRE                                         r  dkong_i/framedoubler_slow_0/inst/out_b_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vgaclk_dkong_clk_wiz_0_0 rise edge)
                                                     39.722    39.722 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    39.722 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    41.334    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    37.909 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    39.634    dkong_i/clk_wiz_0/inst/vgaclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    39.725 r  dkong_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         1.557    41.282    dkong_i/framedoubler_slow_0/inst/out_pixclk
    SLICE_X86Y38         FDRE                                         r  dkong_i/framedoubler_slow_0/inst/out_b_reg[2]/C
                         clock pessimism              0.000    41.282    
                         clock uncertainty           -0.131    41.151    
    SLICE_X86Y38         FDRE (Setup_fdre_C_D)        0.077    41.228    dkong_i/framedoubler_slow_0/inst/out_b_reg[2]
  -------------------------------------------------------------------
                         required time                         41.228    
                         arrival time                          -8.889    
  -------------------------------------------------------------------
                         slack                                 32.339    

Slack (MET) :             32.481ns  (required time - arrival time)
  Source:                 dkong_i/framedoubler_slow_0/inst/out_line_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by vgaclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by vgaclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             vgaclk_dkong_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (vgaclk_dkong_clk_wiz_0_0 rise@39.722ns - vgaclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.450ns  (logic 0.642ns (9.953%)  route 5.808ns (90.047%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.521ns = ( 41.243 - 39.722 ) 
    Source Clock Delay      (SCD):    1.737ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vgaclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    dkong_i/clk_wiz_0/inst/vgaclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  dkong_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         1.734     1.737    dkong_i/framedoubler_slow_0/inst/out_pixclk
    SLICE_X82Y40         FDRE                                         r  dkong_i/framedoubler_slow_0/inst/out_line_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y40         FDRE (Prop_fdre_C_Q)         0.518     2.255 f  dkong_i/framedoubler_slow_0/inst/out_line_reg[4]/Q
                         net (fo=33, routed)          5.453     7.708    dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/addrb[0]
    SLICE_X32Y56         LUT4 (Prop_lut4_I3_O)        0.124     7.832 r  dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__7/O
                         net (fo=1, routed)           0.355     8.187    dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/enb_array[0]
    RAMB36_X2Y11         RAMB36E1                                     r  dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock vgaclk_dkong_clk_wiz_0_0 rise edge)
                                                     39.722    39.722 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    39.722 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    41.334    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    37.909 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    39.634    dkong_i/clk_wiz_0/inst/vgaclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    39.725 r  dkong_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         1.518    41.243    dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y11         RAMB36E1                                     r  dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000    41.243    
                         clock uncertainty           -0.131    41.111    
    RAMB36_X2Y11         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    40.668    dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         40.668    
                         arrival time                          -8.187    
  -------------------------------------------------------------------
                         slack                                 32.481    

Slack (MET) :             32.578ns  (required time - arrival time)
  Source:                 dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vgaclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            dkong_i/framedoubler_slow_0/inst/out_g_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by vgaclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             vgaclk_dkong_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (vgaclk_dkong_clk_wiz_0_0 rise@39.722ns - vgaclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.884ns  (logic 1.794ns (26.060%)  route 5.090ns (73.940%))
  Logic Levels:           5  (LUT3=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.560ns = ( 41.282 - 39.722 ) 
    Source Clock Delay      (SCD):    1.781ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vgaclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    dkong_i/clk_wiz_0/inst/vgaclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  dkong_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         1.778     1.781    dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y4          RAMB36E1                                     r  dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y4          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[4])
                                                      0.882     2.663 r  dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[4]
                         net (fo=1, routed)           2.539     5.202    dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb_array[36]
    SLICE_X54Y29         LUT6 (Prop_lut6_I5_O)        0.124     5.326 r  dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     5.326    dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_4_n_0
    SLICE_X54Y29         MUXF7 (Prop_muxf7_I1_O)      0.247     5.573 r  dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     5.573    dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_1_n_0
    SLICE_X54Y29         MUXF8 (Prop_muxf8_I0_O)      0.098     5.671 r  dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0/O
                         net (fo=1, routed)           1.146     6.818    dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem_n_3
    SLICE_X54Y38         LUT3 (Prop_lut3_I0_O)        0.319     7.137 r  dkong_i/framedoubler_slow_0/inst/out_g[2]_i_2/O
                         net (fo=1, routed)           1.405     8.542    dkong_i/framedoubler_slow_0/inst/out_g[2]_i_2_n_0
    SLICE_X86Y38         LUT6 (Prop_lut6_I5_O)        0.124     8.666 r  dkong_i/framedoubler_slow_0/inst/out_g[2]_i_1/O
                         net (fo=1, routed)           0.000     8.666    dkong_i/framedoubler_slow_0/inst/out_g[2]_i_1_n_0
    SLICE_X86Y38         FDRE                                         r  dkong_i/framedoubler_slow_0/inst/out_g_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vgaclk_dkong_clk_wiz_0_0 rise edge)
                                                     39.722    39.722 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    39.722 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    41.334    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    37.909 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    39.634    dkong_i/clk_wiz_0/inst/vgaclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    39.725 r  dkong_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         1.557    41.282    dkong_i/framedoubler_slow_0/inst/out_pixclk
    SLICE_X86Y38         FDRE                                         r  dkong_i/framedoubler_slow_0/inst/out_g_reg[2]/C
                         clock pessimism              0.014    41.296    
                         clock uncertainty           -0.131    41.165    
    SLICE_X86Y38         FDRE (Setup_fdre_C_D)        0.079    41.244    dkong_i/framedoubler_slow_0/inst/out_g_reg[2]
  -------------------------------------------------------------------
                         required time                         41.244    
                         arrival time                          -8.666    
  -------------------------------------------------------------------
                         slack                                 32.578    

Slack (MET) :             32.651ns  (required time - arrival time)
  Source:                 dkong_i/framedoubler_slow_0/inst/out_line_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by vgaclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by vgaclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             vgaclk_dkong_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (vgaclk_dkong_clk_wiz_0_0 rise@39.722ns - vgaclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.281ns  (logic 0.642ns (10.221%)  route 5.639ns (89.779%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.522ns = ( 41.244 - 39.722 ) 
    Source Clock Delay      (SCD):    1.737ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vgaclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    dkong_i/clk_wiz_0/inst/vgaclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  dkong_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         1.734     1.737    dkong_i/framedoubler_slow_0/inst/out_pixclk
    SLICE_X82Y40         FDRE                                         r  dkong_i/framedoubler_slow_0/inst/out_line_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y40         FDRE (Prop_fdre_C_Q)         0.518     2.255 f  dkong_i/framedoubler_slow_0/inst/out_line_reg[4]/Q
                         net (fo=33, routed)          5.149     7.404    dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/addrb[0]
    SLICE_X32Y52         LUT4 (Prop_lut4_I2_O)        0.124     7.528 r  dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__1/O
                         net (fo=1, routed)           0.490     8.018    dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/enb_array[0]
    RAMB36_X2Y10         RAMB36E1                                     r  dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock vgaclk_dkong_clk_wiz_0_0 rise edge)
                                                     39.722    39.722 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    39.722 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    41.334    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    37.909 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    39.634    dkong_i/clk_wiz_0/inst/vgaclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    39.725 r  dkong_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         1.519    41.244    dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y10         RAMB36E1                                     r  dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000    41.244    
                         clock uncertainty           -0.131    41.112    
    RAMB36_X2Y10         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    40.669    dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         40.669    
                         arrival time                          -8.018    
  -------------------------------------------------------------------
                         slack                                 32.651    

Slack (MET) :             32.775ns  (required time - arrival time)
  Source:                 dkong_i/framedoubler_slow_0/inst/out_line_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by vgaclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by vgaclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             vgaclk_dkong_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (vgaclk_dkong_clk_wiz_0_0 rise@39.722ns - vgaclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.264ns  (logic 0.779ns (12.437%)  route 5.485ns (87.563%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.615ns = ( 41.336 - 39.722 ) 
    Source Clock Delay      (SCD):    1.737ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vgaclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    dkong_i/clk_wiz_0/inst/vgaclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  dkong_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         1.734     1.737    dkong_i/framedoubler_slow_0/inst/out_pixclk
    SLICE_X82Y40         FDRE                                         r  dkong_i/framedoubler_slow_0/inst/out_line_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y40         FDRE (Prop_fdre_C_Q)         0.478     2.215 r  dkong_i/framedoubler_slow_0/inst/out_line_reg[6]/Q
                         net (fo=34, routed)          4.506     6.721    dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/addrb[2]
    SLICE_X34Y47         LUT4 (Prop_lut4_I1_O)        0.301     7.022 r  dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__0/O
                         net (fo=1, routed)           0.979     8.001    dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/enb_array[0]
    RAMB36_X1Y9          RAMB36E1                                     r  dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock vgaclk_dkong_clk_wiz_0_0 rise edge)
                                                     39.722    39.722 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    39.722 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    41.334    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    37.909 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    39.634    dkong_i/clk_wiz_0/inst/vgaclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    39.725 r  dkong_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         1.612    41.336    dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y9          RAMB36E1                                     r  dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.014    41.350    
                         clock uncertainty           -0.131    41.219    
    RAMB36_X1Y9          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    40.776    dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         40.776    
                         arrival time                          -8.001    
  -------------------------------------------------------------------
                         slack                                 32.775    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 dkong_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by vgaclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            dkong_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by vgaclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             vgaclk_dkong_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vgaclk_dkong_clk_wiz_0_0 rise@0.000ns - vgaclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.858ns
    Source Clock Delay      (SCD):    0.590ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vgaclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    dkong_i/clk_wiz_0/inst/vgaclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dkong_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         0.588     0.590    dkong_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/slowest_sync_clk
    SLICE_X88Y44         FDRE                                         r  dkong_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y44         FDRE (Prop_fdre_C_Q)         0.141     0.731 r  dkong_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.065     0.796    dkong_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/s_level_out_d1_cdc_to
    SLICE_X88Y44         FDRE                                         r  dkong_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock vgaclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    dkong_i/clk_wiz_0/inst/vgaclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dkong_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         0.856     0.858    dkong_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/slowest_sync_clk
    SLICE_X88Y44         FDRE                                         r  dkong_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.268     0.590    
    SLICE_X88Y44         FDRE (Hold_fdre_C_D)         0.075     0.665    dkong_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -0.665    
                         arrival time                           0.796    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 dkong_i/proc_sys_reset_1/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by vgaclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            dkong_i/proc_sys_reset_1/U0/EXT_LPF/lpf_asr_reg/D
                            (rising edge-triggered cell FDRE clocked by vgaclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             vgaclk_dkong_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vgaclk_dkong_clk_wiz_0_0 rise@0.000ns - vgaclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.209ns (80.352%)  route 0.051ns (19.648%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.858ns
    Source Clock Delay      (SCD):    0.590ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vgaclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    dkong_i/clk_wiz_0/inst/vgaclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dkong_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         0.588     0.590    dkong_i/proc_sys_reset_1/U0/EXT_LPF/slowest_sync_clk
    SLICE_X86Y43         FDRE                                         r  dkong_i/proc_sys_reset_1/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y43         FDRE (Prop_fdre_C_Q)         0.164     0.754 r  dkong_i/proc_sys_reset_1/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/Q
                         net (fo=1, routed)           0.051     0.805    dkong_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/asr_lpf[0]
    SLICE_X87Y43         LUT5 (Prop_lut5_I4_O)        0.045     0.850 r  dkong_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/lpf_asr_i_1/O
                         net (fo=1, routed)           0.000     0.850    dkong_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX_n_0
    SLICE_X87Y43         FDRE                                         r  dkong_i/proc_sys_reset_1/U0/EXT_LPF/lpf_asr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock vgaclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    dkong_i/clk_wiz_0/inst/vgaclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dkong_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         0.856     0.858    dkong_i/proc_sys_reset_1/U0/EXT_LPF/slowest_sync_clk
    SLICE_X87Y43         FDRE                                         r  dkong_i/proc_sys_reset_1/U0/EXT_LPF/lpf_asr_reg/C
                         clock pessimism             -0.255     0.603    
    SLICE_X87Y43         FDRE (Hold_fdre_C_D)         0.091     0.694    dkong_i/proc_sys_reset_1/U0/EXT_LPF/lpf_asr_reg
  -------------------------------------------------------------------
                         required time                         -0.694    
                         arrival time                           0.850    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 dkong_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by vgaclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            dkong_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by vgaclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             vgaclk_dkong_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vgaclk_dkong_clk_wiz_0_0 rise@0.000ns - vgaclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.858ns
    Source Clock Delay      (SCD):    0.590ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vgaclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    dkong_i/clk_wiz_0/inst/vgaclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dkong_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         0.588     0.590    dkong_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X86Y45         FDRE                                         r  dkong_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y45         FDRE (Prop_fdre_C_Q)         0.164     0.754 r  dkong_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056     0.809    dkong_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/s_level_out_d1_cdc_to
    SLICE_X86Y45         FDRE                                         r  dkong_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock vgaclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    dkong_i/clk_wiz_0/inst/vgaclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dkong_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         0.856     0.858    dkong_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X86Y45         FDRE                                         r  dkong_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.268     0.590    
    SLICE_X86Y45         FDRE (Hold_fdre_C_D)         0.060     0.650    dkong_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -0.650    
                         arrival time                           0.809    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 dkong_i/proc_sys_reset_1/U0/SEQ/core_dec_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by vgaclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            dkong_i/proc_sys_reset_1/U0/SEQ/core_dec_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by vgaclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             vgaclk_dkong_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vgaclk_dkong_clk_wiz_0_0 rise@0.000ns - vgaclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.186ns (63.880%)  route 0.105ns (36.120%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.857ns
    Source Clock Delay      (SCD):    0.590ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vgaclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    dkong_i/clk_wiz_0/inst/vgaclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dkong_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         0.588     0.590    dkong_i/proc_sys_reset_1/U0/SEQ/slowest_sync_clk
    SLICE_X87Y43         FDRE                                         r  dkong_i/proc_sys_reset_1/U0/SEQ/core_dec_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y43         FDRE (Prop_fdre_C_Q)         0.141     0.731 r  dkong_i/proc_sys_reset_1/U0/SEQ/core_dec_reg[0]/Q
                         net (fo=1, routed)           0.105     0.836    dkong_i/proc_sys_reset_1/U0/SEQ/core_dec_reg_n_0_[0]
    SLICE_X87Y42         LUT2 (Prop_lut2_I1_O)        0.045     0.881 r  dkong_i/proc_sys_reset_1/U0/SEQ/core_dec[2]_i_1/O
                         net (fo=1, routed)           0.000     0.881    dkong_i/proc_sys_reset_1/U0/SEQ/core_dec[2]_i_1_n_0
    SLICE_X87Y42         FDRE                                         r  dkong_i/proc_sys_reset_1/U0/SEQ/core_dec_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vgaclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    dkong_i/clk_wiz_0/inst/vgaclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dkong_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         0.855     0.857    dkong_i/proc_sys_reset_1/U0/SEQ/slowest_sync_clk
    SLICE_X87Y42         FDRE                                         r  dkong_i/proc_sys_reset_1/U0/SEQ/core_dec_reg[2]/C
                         clock pessimism             -0.252     0.605    
    SLICE_X87Y42         FDRE (Hold_fdre_C_D)         0.091     0.696    dkong_i/proc_sys_reset_1/U0/SEQ/core_dec_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.696    
                         arrival time                           0.881    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by vgaclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by vgaclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             vgaclk_dkong_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vgaclk_dkong_clk_wiz_0_0 rise@0.000ns - vgaclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vgaclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    dkong_i/clk_wiz_0/inst/vgaclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dkong_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         0.563     0.565    dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X34Y48         FDRE                                         r  dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y48         FDRE (Prop_fdre_C_Q)         0.164     0.729 r  dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=1, routed)           0.116     0.845    dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[0]
    SLICE_X35Y48         FDRE                                         r  dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vgaclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    dkong_i/clk_wiz_0/inst/vgaclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dkong_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         0.829     0.831    dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X35Y48         FDRE                                         r  dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                         clock pessimism             -0.253     0.578    
    SLICE_X35Y48         FDRE (Hold_fdre_C_D)         0.070     0.648    dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.648    
                         arrival time                           0.845    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 dkong_i/proc_sys_reset_1/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by vgaclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            dkong_i/proc_sys_reset_1/U0/EXT_LPF/lpf_exr_reg/D
                            (rising edge-triggered cell FDRE clocked by vgaclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             vgaclk_dkong_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vgaclk_dkong_clk_wiz_0_0 rise@0.000ns - vgaclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.246ns (77.056%)  route 0.073ns (22.944%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.858ns
    Source Clock Delay      (SCD):    0.590ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vgaclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    dkong_i/clk_wiz_0/inst/vgaclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dkong_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         0.588     0.590    dkong_i/proc_sys_reset_1/U0/EXT_LPF/slowest_sync_clk
    SLICE_X86Y44         FDRE                                         r  dkong_i/proc_sys_reset_1/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y44         FDRE (Prop_fdre_C_Q)         0.148     0.738 r  dkong_i/proc_sys_reset_1/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/Q
                         net (fo=2, routed)           0.073     0.811    dkong_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/p_3_out[2]
    SLICE_X86Y44         LUT5 (Prop_lut5_I2_O)        0.098     0.909 r  dkong_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/lpf_exr_i_1/O
                         net (fo=1, routed)           0.000     0.909    dkong_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT_n_0
    SLICE_X86Y44         FDRE                                         r  dkong_i/proc_sys_reset_1/U0/EXT_LPF/lpf_exr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock vgaclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    dkong_i/clk_wiz_0/inst/vgaclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dkong_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         0.856     0.858    dkong_i/proc_sys_reset_1/U0/EXT_LPF/slowest_sync_clk
    SLICE_X86Y44         FDRE                                         r  dkong_i/proc_sys_reset_1/U0/EXT_LPF/lpf_exr_reg/C
                         clock pessimism             -0.268     0.590    
    SLICE_X86Y44         FDRE (Hold_fdre_C_D)         0.120     0.710    dkong_i/proc_sys_reset_1/U0/EXT_LPF/lpf_exr_reg
  -------------------------------------------------------------------
                         required time                         -0.710    
                         arrival time                           0.909    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by vgaclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by vgaclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             vgaclk_dkong_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vgaclk_dkong_clk_wiz_0_0 rise@0.000ns - vgaclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vgaclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    dkong_i/clk_wiz_0/inst/vgaclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dkong_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         0.563     0.565    dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X34Y48         FDRE                                         r  dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y48         FDRE (Prop_fdre_C_Q)         0.164     0.729 r  dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=1, routed)           0.116     0.845    dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[1]
    SLICE_X35Y48         FDRE                                         r  dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vgaclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    dkong_i/clk_wiz_0/inst/vgaclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dkong_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         0.829     0.831    dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X35Y48         FDRE                                         r  dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                         clock pessimism             -0.253     0.578    
    SLICE_X35Y48         FDRE (Hold_fdre_C_D)         0.066     0.644    dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.644    
                         arrival time                           0.845    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 dkong_i/framedoubler_slow_0/inst/out_vcount_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by vgaclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            dkong_i/framedoubler_slow_0/inst/vsync_reg/D
                            (rising edge-triggered cell FDRE clocked by vgaclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             vgaclk_dkong_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vgaclk_dkong_clk_wiz_0_0 rise@0.000ns - vgaclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.186ns (51.935%)  route 0.172ns (48.065%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.854ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vgaclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    dkong_i/clk_wiz_0/inst/vgaclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dkong_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         0.583     0.585    dkong_i/framedoubler_slow_0/inst/out_pixclk
    SLICE_X84Y36         FDRE                                         r  dkong_i/framedoubler_slow_0/inst/out_vcount_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y36         FDRE (Prop_fdre_C_Q)         0.141     0.726 f  dkong_i/framedoubler_slow_0/inst/out_vcount_reg[9]/Q
                         net (fo=7, routed)           0.172     0.898    dkong_i/framedoubler_slow_0/inst/out_vcount_reg_n_0_[9]
    SLICE_X86Y37         LUT6 (Prop_lut6_I0_O)        0.045     0.943 r  dkong_i/framedoubler_slow_0/inst/vsync_i_1/O
                         net (fo=1, routed)           0.000     0.943    dkong_i/framedoubler_slow_0/inst/vsync_i_1_n_0
    SLICE_X86Y37         FDRE                                         r  dkong_i/framedoubler_slow_0/inst/vsync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock vgaclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    dkong_i/clk_wiz_0/inst/vgaclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dkong_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         0.852     0.854    dkong_i/framedoubler_slow_0/inst/out_pixclk
    SLICE_X86Y37         FDRE                                         r  dkong_i/framedoubler_slow_0/inst/vsync_reg/C
                         clock pessimism             -0.233     0.621    
    SLICE_X86Y37         FDRE (Hold_fdre_C_D)         0.120     0.741    dkong_i/framedoubler_slow_0/inst/vsync_reg
  -------------------------------------------------------------------
                         required time                         -0.741    
                         arrival time                           0.943    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 dkong_i/framedoubler_slow_0/inst/out_vcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by vgaclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            dkong_i/framedoubler_slow_0/inst/out_vcount_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by vgaclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             vgaclk_dkong_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vgaclk_dkong_clk_wiz_0_0 rise@0.000ns - vgaclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.751%)  route 0.120ns (39.249%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.853ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vgaclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    dkong_i/clk_wiz_0/inst/vgaclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dkong_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         0.583     0.585    dkong_i/framedoubler_slow_0/inst/out_pixclk
    SLICE_X85Y36         FDRE                                         r  dkong_i/framedoubler_slow_0/inst/out_vcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y36         FDRE (Prop_fdre_C_Q)         0.141     0.726 f  dkong_i/framedoubler_slow_0/inst/out_vcount_reg[1]/Q
                         net (fo=11, routed)          0.120     0.846    dkong_i/framedoubler_slow_0/inst/out_vcount_reg_n_0_[1]
    SLICE_X84Y36         LUT6 (Prop_lut6_I3_O)        0.045     0.891 r  dkong_i/framedoubler_slow_0/inst/out_vcount[9]_i_2/O
                         net (fo=1, routed)           0.000     0.891    dkong_i/framedoubler_slow_0/inst/out_vcount[9]_i_2_n_0
    SLICE_X84Y36         FDRE                                         r  dkong_i/framedoubler_slow_0/inst/out_vcount_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock vgaclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    dkong_i/clk_wiz_0/inst/vgaclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dkong_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         0.851     0.853    dkong_i/framedoubler_slow_0/inst/out_pixclk
    SLICE_X84Y36         FDRE                                         r  dkong_i/framedoubler_slow_0/inst/out_vcount_reg[9]/C
                         clock pessimism             -0.255     0.598    
    SLICE_X84Y36         FDRE (Hold_fdre_C_D)         0.091     0.689    dkong_i/framedoubler_slow_0/inst/out_vcount_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.689    
                         arrival time                           0.891    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by vgaclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by vgaclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             vgaclk_dkong_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vgaclk_dkong_clk_wiz_0_0 rise@0.000ns - vgaclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vgaclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    dkong_i/clk_wiz_0/inst/vgaclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dkong_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         0.563     0.565    dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X34Y48         FDRE                                         r  dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y48         FDRE (Prop_fdre_C_Q)         0.164     0.729 r  dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=1, routed)           0.112     0.841    dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[2]
    SLICE_X34Y48         FDRE                                         r  dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vgaclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    dkong_i/clk_wiz_0/inst/vgaclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dkong_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         0.829     0.831    dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X34Y48         FDRE                                         r  dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                         clock pessimism             -0.266     0.565    
    SLICE_X34Y48         FDRE (Hold_fdre_C_D)         0.059     0.624    dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.624    
                         arrival time                           0.841    
  -------------------------------------------------------------------
                         slack                                  0.217    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         vgaclk_dkong_clk_wiz_0_0
Waveform(ns):       { 0.000 19.861 }
Period(ns):         39.722
Sources:            { dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         39.722      37.146     RAMB36_X1Y9      dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         39.722      37.146     RAMB36_X2Y11     dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         39.722      37.146     RAMB36_X3Y10     dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         39.722      37.146     RAMB36_X2Y8      dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         39.722      37.146     RAMB36_X4Y7      dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         39.722      37.146     RAMB36_X4Y6      dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         39.722      37.146     RAMB36_X3Y8      dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         39.722      37.146     RAMB36_X3Y6      dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         39.722      37.146     RAMB36_X3Y5      dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         39.722      37.146     RAMB36_X2Y12     dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       39.722      173.638    MMCME2_ADV_X1Y0  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         19.861      18.881     SLICE_X86Y41     dkong_i/proc_sys_reset_1/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         19.861      18.881     SLICE_X86Y41     dkong_i/proc_sys_reset_1/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X57Y32     dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X57Y32     dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X37Y43     dkong_i/framedoubler_slow_0/inst/outclk_frame_in_parity_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X83Y39     dkong_i/framedoubler_slow_0/inst/frame_out_parity_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X83Y39     dkong_i/framedoubler_slow_0/inst/hsync_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X35Y48     dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X35Y48     dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X34Y48     dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         19.861      18.881     SLICE_X86Y41     dkong_i/proc_sys_reset_1/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         19.861      18.881     SLICE_X86Y41     dkong_i/proc_sys_reset_1/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X83Y39     dkong_i/framedoubler_slow_0/inst/frame_out_parity_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X83Y39     dkong_i/framedoubler_slow_0/inst/hsync_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X81Y40     dkong_i/framedoubler_slow_0/inst/line_rep_count_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X86Y38     dkong_i/framedoubler_slow_0/inst/out_b_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X87Y38     dkong_i/framedoubler_slow_0/inst/out_b_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X87Y38     dkong_i/framedoubler_slow_0/inst/out_g_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X87Y38     dkong_i/framedoubler_slow_0/inst/out_g_reg[0]_lopt_replica/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X87Y38     dkong_i/framedoubler_slow_0/inst/out_g_reg[0]_lopt_replica_2/C



---------------------------------------------------------------------------------------------------
From Clock:  coreclk_dkong_clk_wiz_0_0
  To Clock:  vgaclk_dkong_clk_wiz_0_0

Setup :            1  Failing Endpoint ,  Worst Slack       -2.495ns,  Total Violation       -2.495ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.112ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.495ns  (required time - arrival time)
  Source:                 dkong_i/framedoubler_slow_0/inst/frame_in_parity_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.137ns period=16.274ns})
  Destination:            dkong_i/framedoubler_slow_0/inst/outclk_frame_in_parity_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by vgaclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             vgaclk_dkong_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.107ns  (vgaclk_dkong_clk_wiz_0_0 rise@2343.576ns - coreclk_dkong_clk_wiz_0_0 rise@2343.469ns)
  Data Path Delay:        1.961ns  (logic 0.518ns (26.422%)  route 1.443ns (73.578%))
  Logic Levels:           0  
  Clock Path Skew:        -0.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.495ns = ( 2345.071 - 2343.576 ) 
    Source Clock Delay      (SCD):    1.669ns = ( 2345.138 - 2343.469 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.251ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                   2343.469  2343.469 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  2343.469 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806  2345.275    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793  2341.482 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889  2343.371    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101  2343.472 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=216, routed)         1.666  2345.138    dkong_i/framedoubler_slow_0/inst/masterclk
    SLICE_X38Y43         FDRE                                         r  dkong_i/framedoubler_slow_0/inst/frame_in_parity_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y43         FDRE (Prop_fdre_C_Q)         0.518  2345.656 r  dkong_i/framedoubler_slow_0/inst/frame_in_parity_reg[0]/Q
                         net (fo=4, routed)           1.443  2347.098    dkong_i/framedoubler_slow_0/inst/frame_in_parity_reg_n_0_[0]
    SLICE_X37Y43         FDRE                                         r  dkong_i/framedoubler_slow_0/inst/outclk_frame_in_parity_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vgaclk_dkong_clk_wiz_0_0 rise edge)
                                                   2343.576  2343.576 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  2343.576 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612  2345.188    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425  2341.763 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725  2343.488    dkong_i/clk_wiz_0/inst/vgaclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  2343.579 r  dkong_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         1.492  2345.071    dkong_i/framedoubler_slow_0/inst/out_pixclk
    SLICE_X37Y43         FDRE                                         r  dkong_i/framedoubler_slow_0/inst/outclk_frame_in_parity_reg[0]/C
                         clock pessimism             -0.174  2344.897    
                         clock uncertainty           -0.251  2344.646    
    SLICE_X37Y43         FDRE (Setup_fdre_C_D)       -0.043  2344.603    dkong_i/framedoubler_slow_0/inst/outclk_frame_in_parity_reg[0]
  -------------------------------------------------------------------
                         required time                       2344.603    
                         arrival time                       -2347.098    
  -------------------------------------------------------------------
                         slack                                 -2.495    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 dkong_i/framedoubler_slow_0/inst/frame_in_parity_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.137ns period=16.274ns})
  Destination:            dkong_i/framedoubler_slow_0/inst/outclk_frame_in_parity_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by vgaclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             vgaclk_dkong_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vgaclk_dkong_clk_wiz_0_0 rise@0.000ns - coreclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.757ns  (logic 0.164ns (21.678%)  route 0.593ns (78.322%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.251ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=216, routed)         0.560     0.562    dkong_i/framedoubler_slow_0/inst/masterclk
    SLICE_X38Y43         FDRE                                         r  dkong_i/framedoubler_slow_0/inst/frame_in_parity_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y43         FDRE (Prop_fdre_C_Q)         0.164     0.726 r  dkong_i/framedoubler_slow_0/inst/frame_in_parity_reg[0]/Q
                         net (fo=4, routed)           0.593     1.318    dkong_i/framedoubler_slow_0/inst/frame_in_parity_reg_n_0_[0]
    SLICE_X37Y43         FDRE                                         r  dkong_i/framedoubler_slow_0/inst/outclk_frame_in_parity_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vgaclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    dkong_i/clk_wiz_0/inst/vgaclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dkong_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         0.827     0.829    dkong_i/framedoubler_slow_0/inst/out_pixclk
    SLICE_X37Y43         FDRE                                         r  dkong_i/framedoubler_slow_0/inst/outclk_frame_in_parity_reg[0]/C
                         clock pessimism              0.050     0.879    
                         clock uncertainty            0.251     1.131    
    SLICE_X37Y43         FDRE (Hold_fdre_C_D)         0.076     1.207    dkong_i/framedoubler_slow_0/inst/outclk_frame_in_parity_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.207    
                         arrival time                           1.318    
  -------------------------------------------------------------------
                         slack                                  0.112    





