# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../../ADCControl.ip_user_files/ipstatic" \
"ADC_CONTROL_TOP_time_synth.v" \

# Do not sort compile order
nosort
