
/root/projects/compiled/non_crypto/stripped/intel_lmbench.git_lat_tcp_b12e0403_stripped.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <.text>:
   0:	4b194a18 	blmi	0x652868
   4:	b530447a 	ldrlt	r4, [r0, #-1146]!	; 0xfffffb86
   8:	58d3b083 	ldmpl	r3, {r0, r1, r7, ip, sp, pc}^
   c:	9301681b 	movwls	r6, #6171	; 0x181b
  10:	0300f04f 	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
  14:	ba1b680b 	blt	0x6da048
  18:	b9a09300 	stmiblt	r0!, {r8, r9, ip, pc}
  1c:	4602460c 	strmi	r4, [r2], -ip, lsl #12
  20:	f2486888 	vadd.i8	d22, d24, d8
  24:	f6cf51fe 			; <UNDEFINED> instruction: 0xf6cf51fe
  28:	f7ff71ff 			; <UNDEFINED> instruction: 0xf7ff71ff
  2c:	4605fffe 			; <UNDEFINED> instruction: 0x4605fffe
  30:	60656820 	rsbvs	r6, r5, r0, lsr #16
  34:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
  38:	46032204 	strmi	r2, [r3], -r4, lsl #4
  3c:	46284669 	strtmi	r4, [r8], -r9, ror #12
  40:	f7ff60e3 			; <UNDEFINED> instruction: 0xf7ff60e3
  44:	4a09fffe 	bmi	0x280044
  48:	447a4b07 	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
  4c:	681a58d3 	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
  50:	405a9b01 	subsmi	r9, sl, r1, lsl #22
  54:	0300f04f 	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
  58:	b003d101 	andlt	sp, r3, r1, lsl #2
  5c:	f7ffbd30 			; <UNDEFINED> instruction: 0xf7ffbd30
  60:	bf00fffe 	svclt	0x0000fffe
  64:	0000005c 	andeq	r0, r0, ip, asr r0
  68:	00000000 	andeq	r0, r0, r0
  6c:	0000001e 	andeq	r0, r0, lr, lsl r0
  70:	684eb570 	stmdavs	lr, {r4, r5, r6, r8, sl, ip, sp, pc}^
  74:	460cb170 			; <UNDEFINED> instruction: 0x460cb170
  78:	68221e45 	stmdavs	r2!, {r0, r2, r6, r9, sl, fp, ip}
  7c:	68e14630 	stmiavs	r1!, {r4, r5, r9, sl, lr}^
  80:	f7ff3d01 			; <UNDEFINED> instruction: 0xf7ff3d01
  84:	6822fffe 	stmdavs	r2!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
  88:	463068e1 	ldrtmi	r6, [r0], -r1, ror #17
  8c:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
  90:	d1f21c6b 	mvnsle	r1, fp, ror #24
  94:	bf00bd70 	svclt	0x0000bd70
  98:	4770b100 	ldrbmi	fp, [r0, -r0, lsl #2]!
  9c:	460cb510 			; <UNDEFINED> instruction: 0x460cb510
  a0:	f7ff6848 			; <UNDEFINED> instruction: 0xf7ff6848
  a4:	68e0fffe 	stmiavs	r0!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}^
  a8:	4010e8bd 			; <UNDEFINED> instruction: 0x4010e8bd
  ac:	bffef7ff 	svclt	0x00fef7ff
  b0:	2204b570 	andcs	fp, r4, #112, 10	; 0x1c000000
  b4:	4b234d22 	blmi	0x8d3544
  b8:	447db082 	ldrbtmi	fp, [sp], #-130	; 0xffffff7e
  bc:	46044669 	strmi	r4, [r4], -r9, ror #12
  c0:	681b58eb 	ldmdavs	fp, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
  c4:	f04f9301 			; <UNDEFINED> instruction: 0xf04f9301
  c8:	f7ff0300 			; <UNDEFINED> instruction: 0xf7ff0300
  cc:	2804fffe 	stmdacs	r4, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
  d0:	f248d00d 	vhadd.s8	d29, d8, d13
  d4:	f6cf50fe 			; <UNDEFINED> instruction: 0xf6cf50fe
  d8:	f7ff70ff 			; <UNDEFINED> instruction: 0xf7ff70ff
  dc:	f7fffffe 			; <UNDEFINED> instruction: 0xf7fffffe
  e0:	210ffffe 	strdcs	pc, [pc, -lr]
  e4:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
  e8:	f7ff2000 			; <UNDEFINED> instruction: 0xf7ff2000
  ec:	9e00fffe 	mcrls	15, 0, pc, cr0, cr14, {7}	; <UNPREDICTABLE>
  f0:	4630ba36 			; <UNDEFINED> instruction: 0x4630ba36
  f4:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
  f8:	46052300 	strmi	r2, [r5], -r0, lsl #6
  fc:	4632e006 	ldrtmi	lr, [r2], -r6
 100:	46204629 	strtmi	r4, [r0], -r9, lsr #12
 104:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
 108:	33019b00 	movwcc	r9, #6912	; 0x1b00
 10c:	46294632 			; <UNDEFINED> instruction: 0x46294632
 110:	93004620 	movwls	r4, #1568	; 0x620
 114:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
 118:	dcf02800 	ldclle	8, cr2, [r0]
 11c:	4b094a0a 	blmi	0x25294c
 120:	58d3447a 	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
 124:	9b01681a 	blls	0x5a194
 128:	f04f405a 			; <UNDEFINED> instruction: 0xf04f405a
 12c:	d1050300 	mrsle	r0, SP_abt
 130:	b0024628 	andlt	r4, r2, r8, lsr #12
 134:	4070e8bd 	ldrhtmi	lr, [r0], #-141	; 0xffffff73
 138:	bffef7ff 	svclt	0x00fef7ff
 13c:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
 140:	00000082 	andeq	r0, r0, r2, lsl #1
 144:	00000000 	andeq	r0, r0, r0
 148:	00000024 	andeq	r0, r0, r4, lsr #32
 14c:	200eb5f8 	strdcs	fp, [lr], -r8
 150:	4b194c18 	blmi	0x6531b8
 154:	4f19447c 	svcmi	0x0019447c
 158:	58e1447f 	stmiapl	r1!, {r0, r1, r2, r3, r4, r5, r6, sl, lr}^
 15c:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
 160:	6061f44f 	rsbvs	pc, r1, pc, asr #8
 164:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
 168:	20114b15 	andscs	r4, r1, r5, lsl fp
 16c:	f7ff58e1 			; <UNDEFINED> instruction: 0xf7ff58e1
 170:	2108fffe 	strdcs	pc, [r8, -lr]
 174:	50fef248 	rscspl	pc, lr, r8, asr #4
 178:	70fff6cf 	rscsvc	pc, pc, pc, asr #13
 17c:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
 180:	21004606 	tstcs	r0, r6, lsl #12
 184:	f7ff4630 			; <UNDEFINED> instruction: 0xf7ff4630
 188:	4605fffe 			; <UNDEFINED> instruction: 0x4605fffe
 18c:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
 190:	1c434604 	mcrrne	6, 0, r4, r3, cr4
 194:	b138d004 	teqlt	r8, r4
 198:	f7ff4628 			; <UNDEFINED> instruction: 0xf7ff4628
 19c:	e7f0fffe 	udf	#4094	; 0xffe
 1a0:	f7ff4638 			; <UNDEFINED> instruction: 0xf7ff4638
 1a4:	e7ecfffe 			; <UNDEFINED> instruction: 0xe7ecfffe
 1a8:	f7ff4628 			; <UNDEFINED> instruction: 0xf7ff4628
 1ac:	4620fffe 	qsub8mi	pc, r0, lr	; <UNPREDICTABLE>
 1b0:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
 1b4:	0000005c 	andeq	r0, r0, ip, asr r0
 1b8:	00000000 	andeq	r0, r0, r0
 1bc:	00000060 	andeq	r0, r0, r0, rrx
 1c0:	00000000 	andeq	r0, r0, r0

Disassembly of section .text.startup:

00000000 <.text.startup>:
   0:	4ff0e92d 	svcmi	0x00f0e92d
   4:	4a602301 	bmi	0x1808c10
   8:	4f60b0cd 	svcmi	0x0060b0cd
   c:	f8df447a 			; <UNDEFINED> instruction: 0xf8df447a
  10:	f10db180 			; <UNDEFINED> instruction: 0xf10db180
  14:	4605081c 			; <UNDEFINED> instruction: 0x4605081c
  18:	460c9304 	strmi	r9, [ip], -r4, lsl #6
  1c:	3000f8c8 	andcc	pc, r0, r8, asr #17
  20:	4b5c447f 	blmi	0x1711224
  24:	f04f44fb 			; <UNDEFINED> instruction: 0xf04f44fb
  28:	f04f0a0b 			; <UNDEFINED> instruction: 0xf04f0a0b
  2c:	4e5a0900 	vnmlsmi.f16	s1, s20, s0	; <UNPREDICTABLE>
  30:	447e58d3 	ldrbtmi	r5, [lr], #-2259	; 0xfffff72d
  34:	934b681b 	movtls	r6, #47131	; 0xb81b
  38:	0300f04f 	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
  3c:	447b4b57 	ldrbtmi	r4, [fp], #-2903	; 0xfffff4a9
  40:	463a9305 	ldrtmi	r9, [sl], -r5, lsl #6
  44:	46284621 	strtmi	r4, [r8], -r1, lsr #12
  48:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
  4c:	d05f1c43 	subsle	r1, pc, r3, asr #24
  50:	2825384e 	stmdacs	r5!, {r1, r2, r3, r6, fp, ip, sp}
  54:	e8dfd814 	ldm	pc, {r2, r4, fp, ip, lr, pc}^	; <UNPREDICTABLE>
  58:	1352f000 	cmpne	r2, #0	; <UNPREDICTABLE>
  5c:	31131342 	tstcc	r3, r2, asr #6
  60:	28131313 	ldmdacs	r3, {r0, r1, r4, r8, r9, ip}
  64:	13131313 	tstne	r3, #1275068416	; 0x4c000000
  68:	13131313 	tstne	r3, #1275068416	; 0x4c000000
  6c:	13131313 	tstne	r3, #1275068416	; 0x4c000000
  70:	13131313 	tstne	r3, #1275068416	; 0x4c000000
  74:	13131313 	tstne	r3, #1275068416	; 0x4c000000
  78:	13131e13 	tstne	r3, #304	; 0x130
  7c:	19131313 	ldmdbne	r3, {r0, r1, r4, r8, r9, ip}
  80:	4621465a 			; <UNDEFINED> instruction: 0x4621465a
  84:	f7ff4628 			; <UNDEFINED> instruction: 0xf7ff4628
  88:	e7dafffe 			; <UNDEFINED> instruction: 0xe7dafffe
  8c:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
  90:	f7ffbb10 			; <UNDEFINED> instruction: 0xf7ffbb10
  94:	4b42fffe 	blmi	0x10c0094
  98:	2100220a 	tstcs	r0, sl, lsl #4
  9c:	681858f3 	ldmdavs	r8, {r0, r1, r4, r5, r6, r7, fp, ip, lr}
  a0:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
  a4:	0000f8c8 	andeq	pc, r0, r8, asr #17
  a8:	4b3de7cb 	blmi	0xf79fdc
  ac:	2100220a 	tstcs	r0, sl, lsl #4
  b0:	681858f3 	ldmdavs	r8, {r0, r1, r4, r5, r6, r7, fp, ip, lr}
  b4:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
  b8:	e7c24681 	strb	r4, [r2, r1, lsl #13]
  bc:	22004b38 	andcs	r4, r0, #56, 22	; 0xe000
  c0:	51fef248 	mvnspl	pc, r8, asr #4
  c4:	71fff6cf 	mvnsvc	pc, pc, asr #13
  c8:	681858f3 	ldmdavs	r8, {r0, r1, r4, r5, r6, r7, fp, ip, lr}
  cc:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
  d0:	0004f8c8 	andeq	pc, r4, r8, asr #17
  d4:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
  d8:	f7ff2000 			; <UNDEFINED> instruction: 0xf7ff2000
  dc:	4b30fffe 	blmi	0xc400dc
  e0:	2100220a 	tstcs	r0, sl, lsl #4
  e4:	681858f3 	ldmdavs	r8, {r0, r1, r4, r5, r6, r7, fp, ip, lr}
  e8:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
  ec:	93041e03 	movwls	r1, #19971	; 0x4e03
  f0:	9a05dca7 	bls	0x177394
  f4:	46284621 	strtmi	r4, [r8], -r1, lsr #12
  f8:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
  fc:	4b28e7a1 	blmi	0xa39f88
 100:	2100220a 	tstcs	r0, sl, lsl #4
 104:	681858f3 	ldmdavs	r8, {r0, r1, r4, r5, r6, r7, fp, ip, lr}
 108:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
 10c:	e7984682 	ldr	r4, [r8, r2, lsl #13]
 110:	58f64b24 	ldmpl	r6!, {r2, r5, r8, r9, fp, lr}^
 114:	68321e6b 	ldmdavs	r2!, {r0, r1, r3, r5, r6, r9, sl, fp, ip}
 118:	d0054293 	mulle	r5, r3, r2
 11c:	46284a22 	strtmi	r4, [r8], -r2, lsr #20
 120:	447a4621 	ldrbtmi	r4, [sl], #-1569	; 0xfffff9df
 124:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
 128:	a008f8cd 	andge	pc, r8, sp, asr #17
 12c:	68334a1f 	ldmdavs	r3!, {r0, r1, r2, r3, r4, r9, fp, lr}
 130:	447a481f 	ldrbtmi	r4, [sl], #-2079	; 0xfffff7e1
 134:	1023f854 	eorne	pc, r3, r4, asr r8	; <UNPREDICTABLE>
 138:	9b044478 	blls	0x111320
 13c:	9300ac0b 	movwls	sl, #3083	; 0xc0b
 140:	4380f248 	orrmi	pc, r0, #72, 4	; 0x80000004
 144:	031ef2c0 	tsteq	lr, #192, 4	; <UNPREDICTABLE>
 148:	800cf8cd 	andhi	pc, ip, sp, asr #17
 14c:	9004f8cd 	andls	pc, r4, sp, asr #17
 150:	1008f8c8 	andne	pc, r8, r8, asr #17
 154:	44794917 	ldrbtmi	r4, [r9], #-2327	; 0xfffff6e9
 158:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
 15c:	f8d84b16 			; <UNDEFINED> instruction: 0xf8d84b16
 160:	f44f0008 	vst4.8	{d16-d19}, [pc], r8
 164:	447b7280 	ldrbtmi	r7, [fp], #-640	; 0xfffffd80
 168:	90002101 	andls	r2, r0, r1, lsl #2
 16c:	f7ff4620 			; <UNDEFINED> instruction: 0xf7ff4620
 170:	f7fffffe 			; <UNDEFINED> instruction: 0xf7fffffe
 174:	4602fffe 			; <UNDEFINED> instruction: 0x4602fffe
 178:	4620460b 	strtmi	r4, [r0], -fp, lsl #12
 17c:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
 180:	f7ff2000 			; <UNDEFINED> instruction: 0xf7ff2000
 184:	bf00fffe 	svclt	0x0000fffe
 188:	00000178 	andeq	r0, r0, r8, ror r1
 18c:	00000168 	andeq	r0, r0, r8, ror #2
 190:	00000168 	andeq	r0, r0, r8, ror #2
 194:	00000000 	andeq	r0, r0, r0
 198:	00000162 	andeq	r0, r0, r2, ror #2
 19c:	0000015a 	andeq	r0, r0, sl, asr r1
	...
 1a8:	00000082 	andeq	r0, r0, r2, lsl #1
 1ac:	00000076 	andeq	r0, r0, r6, ror r0
 1b0:	00000074 	andeq	r0, r0, r4, ror r0
 1b4:	0000005a 	andeq	r0, r0, sl, asr r0
 1b8:	0000004e 	andeq	r0, r0, lr, asr #32
