num_bus_formats	,	V_34
plane	,	V_97
mxsfb_disable_controller	,	F_14
VDCTRL0_VSYNC_PERIOD_UNIT	,	V_74
CTRL1_CUR_FRAME_DONE_IRQ	,	V_24
crtc_hdisplay	,	V_69
VDCTRL0_VSYNC_ACT_HIGH	,	V_80
hs_wdth_mask	,	V_5
mxsfb_crtc_enable	,	F_29
drm_device	,	V_10
dev	,	V_12
MODULE_SFTRST	,	V_56
event_lock	,	V_102
state	,	V_15
crtc_clock	,	V_67
mxsfb_enable_axi_clk	,	F_13
val	,	V_3
clk	,	V_43
STMLCDIF_24BIT	,	V_41
drm_plane_state	,	V_94
REG_CLR	,	V_49
adjusted_mode	,	V_60
crtc_vdisplay	,	V_68
crtc	,	V_8
CTRL1_CUR_FRAME_DONE_IRQ_EN	,	V_23
drm_gem_cma_object	,	V_100
connector	,	V_32
paddr	,	V_103
VDCTRL0_VSYNC_PULSE_WIDTH_UNIT	,	V_75
VDCTRL2_SET_HSYNC_PERIOD	,	F_25
SET_VERT_WAIT_CNT	,	F_27
primary	,	V_14
"Unknown media bus format %d\n"	,	L_4
ctrl	,	V_17
SET_DOTCLK_H_VALID_DATA_CNT	,	F_28
hdisplay	,	V_93
flags	,	V_76
display_info	,	V_33
drm_simple_display_pipe	,	V_95
gem	,	V_101
clk_disp_axi	,	V_42
crtc_vtotal	,	V_86
SET_HOR_WAIT_CNT	,	F_26
CTRL_RUN	,	V_48
STMLCDIF_18BIT	,	V_40
"Setting up XRGB8888 mode\n"	,	L_2
vdctrl0	,	V_62
drm_crtc	,	V_7
event	,	V_99
clk_prepare_enable	,	F_12
spin_unlock_irq	,	F_36
CTRL_BYPASS_COUNT	,	V_19
crtc_hsync_start	,	V_89
LCDC_CTRL1	,	V_22
err	,	V_65
drm_fb_cma_get_gem_obj	,	F_37
REG_SET	,	V_45
MEDIA_BUS_FMT_RGB888_1X24	,	V_30
mxsfb_enable_controller	,	F_11
m	,	V_59
MXS_CLR_ADDR	,	V_52
vsync_pulse_len	,	V_63
EINVAL	,	V_27
TRANSFER_COUNT_SET_HCOUNT	,	F_23
drm_crtc_arm_vblank_event	,	F_34
transfer_count	,	V_70
crtc_vsync_start	,	V_72
mxsfb_disable_axi_clk	,	F_16
RESET_TIMEOUT	,	V_53
bus_flags	,	V_61
mxsfb_plane_atomic_update	,	F_31
__iomem	,	T_2
drm_crtc_send_vblank_event	,	F_35
dev_dbg	,	F_4
hs_wdth_shift	,	V_6
ctrl1	,	V_18
"Unhandled pixel format %08x\n"	,	L_3
CTRL1_FIFO_CLEAR	,	V_66
bus_formats	,	V_35
u32	,	T_1
reg	,	V_31
STMLCDIF_16BIT	,	V_38
VDCTRL4_SYNC_SIGNALS_ON	,	V_47
DRM_MODE_FLAG_PHSYNC	,	V_77
set_hsync_pulse_width	,	F_1
spin_lock_irq	,	F_32
pipe	,	V_9
clear_poll_bit	,	F_18
CTRL_DOTCLK_MODE	,	V_44
hsync_pulse_len	,	V_64
drm	,	V_11
ret	,	V_55
CTRL_SET_BUS_WIDTH	,	F_10
drm_display_mode	,	V_58
DRM_FORMAT_RGB565	,	V_25
drm_pending_vblank_event	,	V_98
crtc_htotal	,	V_90
format	,	V_13
VDCTRL0_ENABLE_ACT_HIGH	,	V_82
CTRL1_SET_BYTE_PACKAGING	,	F_6
mxsfb_set_pixel_fmt	,	F_2
CTRL_BUS_WIDTH_MASK	,	V_36
fb	,	V_16
mxsfb_drm_private	,	V_1
MODULE_CLKGATE	,	V_57
DRM_BUS_FLAG_PIXDATA_POSEDGE	,	V_83
mxsfb_crtc_mode_set_nofb	,	F_20
clk_set_rate	,	F_21
VDCTRL0_ENABLE_PRESENT	,	V_73
LCDC_CTRL	,	V_28
drm_crtc_vblank_get	,	F_33
devdata	,	V_4
readl_poll_timeout	,	F_15
next_buf	,	V_104
bus_format	,	V_29
dev_err	,	F_7
DRM_MODE_FLAG_PVSYNC	,	V_79
drm_framebuffer	,	V_96
crtc_hsync_end	,	V_88
MEDIA_BUS_FMT_RGB565_1X16	,	V_37
mxsfb	,	V_2
mxsfb_set_bus_fmt	,	F_9
addr	,	V_50
mask	,	V_51
readl	,	F_3
crtc_vsync_end	,	V_71
DRM_BUS_FLAG_DE_LOW	,	V_81
LCDC_VDCTRL1	,	V_87
writel	,	F_8
LCDC_VDCTRL0	,	V_85
mxsfb_reset_block	,	F_19
TRANSFER_COUNT_SET_VCOUNT	,	F_22
clk_disable_unprepare	,	F_17
reset_addr	,	V_54
VDCTRL0_DOTCLK_ACT_FALLING	,	V_84
mxsfb_crtc_disable	,	F_30
VDCTRL0_HSYNC_ACT_HIGH	,	V_78
LCDC_VDCTRL4	,	V_46
"Setting up RGB565 mode\n"	,	L_1
DRM_FORMAT_XRGB8888	,	V_26
LCDC_VDCTRL3	,	V_92
CTRL_SET_WORD_LENGTH	,	F_5
MEDIA_BUS_FMT_RGB666_1X18	,	V_39
LCDC_VDCTRL2	,	V_91
CTRL_MASTER	,	V_20
base	,	V_21
VDCTRL0_SET_VSYNC_PULSE_WIDTH	,	F_24
