{"George Kurian": [0, ["Locality-aware data replication in the Last-Level Cache", ["George Kurian", "Srinivas Devadas", "Omer Khan"], "https://doi.org/10.1109/HPCA.2014.6835921", "hpca", 2014]], "Srinivas Devadas": [0, ["Locality-aware data replication in the Last-Level Cache", ["George Kurian", "Srinivas Devadas", "Omer Khan"], "https://doi.org/10.1109/HPCA.2014.6835921", "hpca", 2014], ["Suppressing the Oblivious RAM timing channel while making information leakage and program efficiency trade-offs", ["Christopher W. Fletcher", "Ling Ren", "Xiangyao Yu", "Marten van Dijk", "Omer Khan", "Srinivas Devadas"], "https://doi.org/10.1109/HPCA.2014.6835932", "hpca", 2014]], "Omer Khan": [0, ["Locality-aware data replication in the Last-Level Cache", ["George Kurian", "Srinivas Devadas", "Omer Khan"], "https://doi.org/10.1109/HPCA.2014.6835921", "hpca", 2014], ["Suppressing the Oblivious RAM timing channel while making information leakage and program efficiency trade-offs", ["Christopher W. Fletcher", "Ling Ren", "Xiangyao Yu", "Marten van Dijk", "Omer Khan", "Srinivas Devadas"], "https://doi.org/10.1109/HPCA.2014.6835932", "hpca", 2014]], "Zhe Wang": [3.4817302321243915e-06, ["Adaptive placement and migration policy for an STT-RAM-based hybrid cache", ["Zhe Wang", "Daniel A. Jimenez", "Cong Xu", "Guangyu Sun", "Yuan Xie"], "https://doi.org/10.1109/HPCA.2014.6835933", "hpca", 2014]], "Daniel A. Jimenez": [0, ["Adaptive placement and migration policy for an STT-RAM-based hybrid cache", ["Zhe Wang", "Daniel A. Jimenez", "Cong Xu", "Guangyu Sun", "Yuan Xie"], "https://doi.org/10.1109/HPCA.2014.6835933", "hpca", 2014], ["Improving cache performance using read-write partitioning", ["Samira Manabi Khan", "Alaa R. Alameldeen", "Chris Wilkerson", "Onur Mutlu", "Daniel A. Jimenez"], "https://doi.org/10.1109/HPCA.2014.6835954", "hpca", 2014]], "Cong Xu": [0, ["Adaptive placement and migration policy for an STT-RAM-based hybrid cache", ["Zhe Wang", "Daniel A. Jimenez", "Cong Xu", "Guangyu Sun", "Yuan Xie"], "https://doi.org/10.1109/HPCA.2014.6835933", "hpca", 2014], ["CREAM: A Concurrent-Refresh-Aware DRAM Memory architecture", ["Tao Zhang", "Matthew Poremba", "Cong Xu", "Guangyu Sun", "Yuan Xie"], "https://doi.org/10.1109/HPCA.2014.6835947", "hpca", 2014]], "Guangyu Sun": [0.00010970059156534262, ["Adaptive placement and migration policy for an STT-RAM-based hybrid cache", ["Zhe Wang", "Daniel A. Jimenez", "Cong Xu", "Guangyu Sun", "Yuan Xie"], "https://doi.org/10.1109/HPCA.2014.6835933", "hpca", 2014], ["CREAM: A Concurrent-Refresh-Aware DRAM Memory architecture", ["Tao Zhang", "Matthew Poremba", "Cong Xu", "Guangyu Sun", "Yuan Xie"], "https://doi.org/10.1109/HPCA.2014.6835947", "hpca", 2014]], "Yuan Xie": [0, ["Adaptive placement and migration policy for an STT-RAM-based hybrid cache", ["Zhe Wang", "Daniel A. Jimenez", "Cong Xu", "Guangyu Sun", "Yuan Xie"], "https://doi.org/10.1109/HPCA.2014.6835933", "hpca", 2014], ["CREAM: A Concurrent-Refresh-Aware DRAM Memory architecture", ["Tao Zhang", "Matthew Poremba", "Cong Xu", "Guangyu Sun", "Yuan Xie"], "https://doi.org/10.1109/HPCA.2014.6835947", "hpca", 2014]], "Junwhan Ahn": [0.8861767500638962, ["DASCA: Dead Write Prediction Assisted STT-RAM Cache Architecture", ["Junwhan Ahn", "Sungjoo Yoo", "Kiyoung Choi"], "https://doi.org/10.1109/HPCA.2014.6835944", "hpca", 2014]], "Sungjoo Yoo": [1, ["DASCA: Dead Write Prediction Assisted STT-RAM Cache Architecture", ["Junwhan Ahn", "Sungjoo Yoo", "Kiyoung Choi"], "https://doi.org/10.1109/HPCA.2014.6835944", "hpca", 2014]], "Kiyoung Choi": [1, ["DASCA: Dead Write Prediction Assisted STT-RAM Cache Architecture", ["Junwhan Ahn", "Sungjoo Yoo", "Kiyoung Choi"], "https://doi.org/10.1109/HPCA.2014.6835944", "hpca", 2014]], "Cedric Nugteren": [0, ["A detailed GPU cache model based on reuse distance theory", ["Cedric Nugteren", "Gert-Jan van den Braak", "Henk Corporaal", "Henri E. Bal"], "https://doi.org/10.1109/HPCA.2014.6835955", "hpca", 2014]], "Gert-Jan van den Braak": [0, ["A detailed GPU cache model based on reuse distance theory", ["Cedric Nugteren", "Gert-Jan van den Braak", "Henk Corporaal", "Henri E. Bal"], "https://doi.org/10.1109/HPCA.2014.6835955", "hpca", 2014]], "Henk Corporaal": [0, ["A detailed GPU cache model based on reuse distance theory", ["Cedric Nugteren", "Gert-Jan van den Braak", "Henk Corporaal", "Henri E. Bal"], "https://doi.org/10.1109/HPCA.2014.6835955", "hpca", 2014]], "Henri E. Bal": [0, ["A detailed GPU cache model based on reuse distance theory", ["Cedric Nugteren", "Gert-Jan van den Braak", "Henk Corporaal", "Henri E. Bal"], "https://doi.org/10.1109/HPCA.2014.6835955", "hpca", 2014]], "David J. Palframan": [0, ["Precision-aware soft error protection for GPUs", ["David J. Palframan", "Nam Sung Kim", "Mikko H. Lipasti"], "https://doi.org/10.1109/HPCA.2014.6835966", "hpca", 2014]], "Nam Sung Kim": [0.9872660338878632, ["Precision-aware soft error protection for GPUs", ["David J. Palframan", "Nam Sung Kim", "Mikko H. Lipasti"], "https://doi.org/10.1109/HPCA.2014.6835966", "hpca", 2014], ["Accordion: Toward soft Near-Threshold Voltage Computing", ["Ulya R. Karpuzcu", "Ismail Akturk", "Nam Sung Kim"], "https://doi.org/10.1109/HPCA.2014.6835977", "hpca", 2014]], "Mikko H. Lipasti": [0, ["Precision-aware soft error protection for GPUs", ["David J. Palframan", "Nam Sung Kim", "Mikko H. Lipasti"], "https://doi.org/10.1109/HPCA.2014.6835966", "hpca", 2014], ["Atomic SC for simple in-order processors", ["Dibakar Gope", "Mikko H. Lipasti"], "https://doi.org/10.1109/HPCA.2014.6835950", "hpca", 2014], ["Revolver: Processor architecture for power efficient loop execution", ["Mitchell Hayenga", "Vignyan Reddy Kothinti Naresh", "Mikko H. Lipasti"], "https://doi.org/10.1109/HPCA.2014.6835968", "hpca", 2014]], "Raghuraman Balasubramanian": [0, ["Understanding the impact of gate-level physical reliability effects on whole program execution", ["Raghuraman Balasubramanian", "Karthikeyan Sankaralingam"], "https://doi.org/10.1109/HPCA.2014.6835976", "hpca", 2014]], "Karthikeyan Sankaralingam": [0, ["Understanding the impact of gate-level physical reliability effects on whole program execution", ["Raghuraman Balasubramanian", "Karthikeyan Sankaralingam"], "https://doi.org/10.1109/HPCA.2014.6835976", "hpca", 2014]], "Ulya R. Karpuzcu": [0, ["Accordion: Toward soft Near-Threshold Voltage Computing", ["Ulya R. Karpuzcu", "Ismail Akturk", "Nam Sung Kim"], "https://doi.org/10.1109/HPCA.2014.6835977", "hpca", 2014]], "Ismail Akturk": [0, ["Accordion: Toward soft Near-Threshold Voltage Computing", ["Ulya R. Karpuzcu", "Ismail Akturk", "Nam Sung Kim"], "https://doi.org/10.1109/HPCA.2014.6835977", "hpca", 2014]], "Aditya Agrawal": [0, ["Mosaic: Exploiting the spatial locality of process variation to reduce refresh energy in on-chip eDRAM modules", ["Aditya Agrawal", "Amin Ansari", "Josep Torrellas"], "https://doi.org/10.1109/HPCA.2014.6835978", "hpca", 2014]], "Amin Ansari": [0, ["Mosaic: Exploiting the spatial locality of process variation to reduce refresh energy in on-chip eDRAM modules", ["Aditya Agrawal", "Amin Ansari", "Josep Torrellas"], "https://doi.org/10.1109/HPCA.2014.6835978", "hpca", 2014], ["Tangle: Route-oriented dynamic voltage minimization for variation-afflicted, energy-efficient on-chip networks", ["Amin Ansari", "Asit K. Mishra", "Jianping Xu", "Josep Torrellas"], "https://doi.org/10.1109/HPCA.2014.6835953", "hpca", 2014]], "Josep Torrellas": [0, ["Mosaic: Exploiting the spatial locality of process variation to reduce refresh energy in on-chip eDRAM modules", ["Aditya Agrawal", "Amin Ansari", "Josep Torrellas"], "https://doi.org/10.1109/HPCA.2014.6835978", "hpca", 2014], ["Dynamically detecting and tolerating IF-Condition Data Races", ["Shanxiang Qi", "Abdullah Muzahid", "Wonsun Ahn", "Josep Torrellas"], "https://doi.org/10.1109/HPCA.2014.6835923", "hpca", 2014], ["Tangle: Route-oriented dynamic voltage minimization for variation-afflicted, energy-efficient on-chip networks", ["Amin Ansari", "Asit K. Mishra", "Jianping Xu", "Josep Torrellas"], "https://doi.org/10.1109/HPCA.2014.6835953", "hpca", 2014]], "Ruirui C. Huang": [0, ["Low-overhead and high coverage run-time race detection through selective meta-data management", ["Ruirui C. Huang", "Erik Halberg", "Andrew Ferraiuolo", "G. Edward Suh"], "https://doi.org/10.1109/HPCA.2014.6835979", "hpca", 2014]], "Erik Halberg": [0, ["Low-overhead and high coverage run-time race detection through selective meta-data management", ["Ruirui C. Huang", "Erik Halberg", "Andrew Ferraiuolo", "G. Edward Suh"], "https://doi.org/10.1109/HPCA.2014.6835979", "hpca", 2014]], "Andrew Ferraiuolo": [0, ["Low-overhead and high coverage run-time race detection through selective meta-data management", ["Ruirui C. Huang", "Erik Halberg", "Andrew Ferraiuolo", "G. Edward Suh"], "https://doi.org/10.1109/HPCA.2014.6835979", "hpca", 2014], ["Timing channel protection for a shared memory controller", ["Yao Wang", "Andrew Ferraiuolo", "G. Edward Suh"], "https://doi.org/10.1109/HPCA.2014.6835934", "hpca", 2014]], "G. Edward Suh": [4.7297218225272886e-11, ["Low-overhead and high coverage run-time race detection through selective meta-data management", ["Ruirui C. Huang", "Erik Halberg", "Andrew Ferraiuolo", "G. Edward Suh"], "https://doi.org/10.1109/HPCA.2014.6835979", "hpca", 2014], ["Timing channel protection for a shared memory controller", ["Yao Wang", "Andrew Ferraiuolo", "G. Edward Suh"], "https://doi.org/10.1109/HPCA.2014.6835934", "hpca", 2014]], "Sotiria Fytraki": [0, ["FADE: A programmable filtering accelerator for instruction-grain monitoring", ["Sotiria Fytraki", "Evangelos Vlachos", "Yusuf Onur Kocberber", "Babak Falsafi", "Boris Grot"], "https://doi.org/10.1109/HPCA.2014.6835922", "hpca", 2014]], "Evangelos Vlachos": [0, ["FADE: A programmable filtering accelerator for instruction-grain monitoring", ["Sotiria Fytraki", "Evangelos Vlachos", "Yusuf Onur Kocberber", "Babak Falsafi", "Boris Grot"], "https://doi.org/10.1109/HPCA.2014.6835922", "hpca", 2014]], "Yusuf Onur Kocberber": [0, ["FADE: A programmable filtering accelerator for instruction-grain monitoring", ["Sotiria Fytraki", "Evangelos Vlachos", "Yusuf Onur Kocberber", "Babak Falsafi", "Boris Grot"], "https://doi.org/10.1109/HPCA.2014.6835922", "hpca", 2014]], "Babak Falsafi": [0, ["FADE: A programmable filtering accelerator for instruction-grain monitoring", ["Sotiria Fytraki", "Evangelos Vlachos", "Yusuf Onur Kocberber", "Babak Falsafi", "Boris Grot"], "https://doi.org/10.1109/HPCA.2014.6835922", "hpca", 2014]], "Boris Grot": [0, ["FADE: A programmable filtering accelerator for instruction-grain monitoring", ["Sotiria Fytraki", "Evangelos Vlachos", "Yusuf Onur Kocberber", "Babak Falsafi", "Boris Grot"], "https://doi.org/10.1109/HPCA.2014.6835922", "hpca", 2014]], "Shanxiang Qi": [0, ["Dynamically detecting and tolerating IF-Condition Data Races", ["Shanxiang Qi", "Abdullah Muzahid", "Wonsun Ahn", "Josep Torrellas"], "https://doi.org/10.1109/HPCA.2014.6835923", "hpca", 2014]], "Abdullah Muzahid": [0, ["Dynamically detecting and tolerating IF-Condition Data Races", ["Shanxiang Qi", "Abdullah Muzahid", "Wonsun Ahn", "Josep Torrellas"], "https://doi.org/10.1109/HPCA.2014.6835923", "hpca", 2014]], "Wonsun Ahn": [0.9340992420911789, ["Dynamically detecting and tolerating IF-Condition Data Races", ["Shanxiang Qi", "Abdullah Muzahid", "Wonsun Ahn", "Josep Torrellas"], "https://doi.org/10.1109/HPCA.2014.6835923", "hpca", 2014]], "Wenli Zheng": [0, ["Exploiting thermal energy storage to reduce data center capital and operating expenses", ["Wenli Zheng", "Kai Ma", "Xiaorui Wang"], "https://doi.org/10.1109/HPCA.2014.6835924", "hpca", 2014]], "Kai Ma": [0, ["Exploiting thermal energy storage to reduce data center capital and operating expenses", ["Wenli Zheng", "Kai Ma", "Xiaorui Wang"], "https://doi.org/10.1109/HPCA.2014.6835924", "hpca", 2014]], "Xiaorui Wang": [8.41452298463996e-12, ["Exploiting thermal energy storage to reduce data center capital and operating expenses", ["Wenli Zheng", "Kai Ma", "Xiaorui Wang"], "https://doi.org/10.1109/HPCA.2014.6835924", "hpca", 2014]], "Daniel Wong": [0, ["Implications of high energy proportional servers on cluster-wide energy proportionality", ["Daniel Wong", "Murali Annavaram"], "https://doi.org/10.1109/HPCA.2014.6835925", "hpca", 2014]], "Murali Annavaram": [0, ["Implications of high energy proportional servers on cluster-wide energy proportionality", ["Daniel Wong", "Murali Annavaram"], "https://doi.org/10.1109/HPCA.2014.6835925", "hpca", 2014]], "Marisabel Guevara": [0, ["Strategies for anticipating risk in heterogeneous system design", ["Marisabel Guevara", "Benjamin Lubin", "Benjamin C. Lee"], "https://doi.org/10.1109/HPCA.2014.6835926", "hpca", 2014]], "Benjamin Lubin": [0, ["Strategies for anticipating risk in heterogeneous system design", ["Marisabel Guevara", "Benjamin Lubin", "Benjamin C. Lee"], "https://doi.org/10.1109/HPCA.2014.6835926", "hpca", 2014]], "Benjamin C. Lee": [4.3665677367243916e-05, ["Strategies for anticipating risk in heterogeneous system design", ["Marisabel Guevara", "Benjamin Lubin", "Benjamin C. Lee"], "https://doi.org/10.1109/HPCA.2014.6835926", "hpca", 2014]], "Marco Elver": [0, ["TSO-CC: Consistency directed cache coherence for TSO", ["Marco Elver", "Vijay Nagarajan"], "https://doi.org/10.1109/HPCA.2014.6835927", "hpca", 2014]], "Vijay Nagarajan": [0, ["TSO-CC: Consistency directed cache coherence for TSO", ["Marco Elver", "Vijay Nagarajan"], "https://doi.org/10.1109/HPCA.2014.6835927", "hpca", 2014]], "Socrates Demetriades": [0, ["Stash directory: A scalable directory for many-core coherence", ["Socrates Demetriades", "Sangyeun Cho"], "https://doi.org/10.1109/HPCA.2014.6835928", "hpca", 2014]], "Sangyeun Cho": [0.9954122602939606, ["Stash directory: A scalable directory for many-core coherence", ["Socrates Demetriades", "Sangyeun Cho"], "https://doi.org/10.1109/HPCA.2014.6835928", "hpca", 2014]], "Blake A. Hechtman": [0, ["QuickRelease: A throughput-oriented approach to release consistency on GPUs", ["Blake A. Hechtman", "Shuai Che", "Derek R. Hower", "Yingying Tian", "Bradford M. Beckmann", "Mark D. Hill", "Steven K. Reinhardt", "David A. Wood"], "https://doi.org/10.1109/HPCA.2014.6835930", "hpca", 2014]], "Shuai Che": [0, ["QuickRelease: A throughput-oriented approach to release consistency on GPUs", ["Blake A. Hechtman", "Shuai Che", "Derek R. Hower", "Yingying Tian", "Bradford M. Beckmann", "Mark D. Hill", "Steven K. Reinhardt", "David A. Wood"], "https://doi.org/10.1109/HPCA.2014.6835930", "hpca", 2014]], "Derek R. Hower": [0, ["QuickRelease: A throughput-oriented approach to release consistency on GPUs", ["Blake A. Hechtman", "Shuai Che", "Derek R. Hower", "Yingying Tian", "Bradford M. Beckmann", "Mark D. Hill", "Steven K. Reinhardt", "David A. Wood"], "https://doi.org/10.1109/HPCA.2014.6835930", "hpca", 2014]], "Yingying Tian": [0, ["QuickRelease: A throughput-oriented approach to release consistency on GPUs", ["Blake A. Hechtman", "Shuai Che", "Derek R. Hower", "Yingying Tian", "Bradford M. Beckmann", "Mark D. Hill", "Steven K. Reinhardt", "David A. Wood"], "https://doi.org/10.1109/HPCA.2014.6835930", "hpca", 2014]], "Bradford M. Beckmann": [0, ["QuickRelease: A throughput-oriented approach to release consistency on GPUs", ["Blake A. Hechtman", "Shuai Che", "Derek R. Hower", "Yingying Tian", "Bradford M. Beckmann", "Mark D. Hill", "Steven K. Reinhardt", "David A. Wood"], "https://doi.org/10.1109/HPCA.2014.6835930", "hpca", 2014]], "Mark D. Hill": [0, ["QuickRelease: A throughput-oriented approach to release consistency on GPUs", ["Blake A. Hechtman", "Shuai Che", "Derek R. Hower", "Yingying Tian", "Bradford M. Beckmann", "Mark D. Hill", "Steven K. Reinhardt", "David A. Wood"], "https://doi.org/10.1109/HPCA.2014.6835930", "hpca", 2014], ["Supporting x86-64 address translation for 100s of GPU lanes", ["Jason Power", "Mark D. Hill", "David A. Wood"], "https://doi.org/10.1109/HPCA.2014.6835965", "hpca", 2014]], "Steven K. Reinhardt": [0, ["QuickRelease: A throughput-oriented approach to release consistency on GPUs", ["Blake A. Hechtman", "Shuai Che", "Derek R. Hower", "Yingying Tian", "Bradford M. Beckmann", "Mark D. Hill", "Steven K. Reinhardt", "David A. Wood"], "https://doi.org/10.1109/HPCA.2014.6835930", "hpca", 2014]], "David A. Wood": [0, ["QuickRelease: A throughput-oriented approach to release consistency on GPUs", ["Blake A. Hechtman", "Shuai Che", "Derek R. Hower", "Yingying Tian", "Bradford M. Beckmann", "Mark D. Hill", "Steven K. Reinhardt", "David A. Wood"], "https://doi.org/10.1109/HPCA.2014.6835930", "hpca", 2014], ["Supporting x86-64 address translation for 100s of GPU lanes", ["Jason Power", "Mark D. Hill", "David A. Wood"], "https://doi.org/10.1109/HPCA.2014.6835965", "hpca", 2014]], "Jesse Elwell": [0, ["A Non-Inclusive Memory Permissions architecture for protection against cross-layer attacks", ["Jesse Elwell", "Ryan Riley", "Nael B. Abu-Ghazaleh", "Dmitry Ponomarev"], "https://doi.org/10.1109/HPCA.2014.6835931", "hpca", 2014]], "Ryan Riley": [0, ["A Non-Inclusive Memory Permissions architecture for protection against cross-layer attacks", ["Jesse Elwell", "Ryan Riley", "Nael B. Abu-Ghazaleh", "Dmitry Ponomarev"], "https://doi.org/10.1109/HPCA.2014.6835931", "hpca", 2014]], "Nael B. Abu-Ghazaleh": [0, ["A Non-Inclusive Memory Permissions architecture for protection against cross-layer attacks", ["Jesse Elwell", "Ryan Riley", "Nael B. Abu-Ghazaleh", "Dmitry Ponomarev"], "https://doi.org/10.1109/HPCA.2014.6835931", "hpca", 2014]], "Dmitry Ponomarev": [0, ["A Non-Inclusive Memory Permissions architecture for protection against cross-layer attacks", ["Jesse Elwell", "Ryan Riley", "Nael B. Abu-Ghazaleh", "Dmitry Ponomarev"], "https://doi.org/10.1109/HPCA.2014.6835931", "hpca", 2014]], "Christopher W. Fletcher": [0, ["Suppressing the Oblivious RAM timing channel while making information leakage and program efficiency trade-offs", ["Christopher W. Fletcher", "Ling Ren", "Xiangyao Yu", "Marten van Dijk", "Omer Khan", "Srinivas Devadas"], "https://doi.org/10.1109/HPCA.2014.6835932", "hpca", 2014]], "Ling Ren": [0, ["Suppressing the Oblivious RAM timing channel while making information leakage and program efficiency trade-offs", ["Christopher W. Fletcher", "Ling Ren", "Xiangyao Yu", "Marten van Dijk", "Omer Khan", "Srinivas Devadas"], "https://doi.org/10.1109/HPCA.2014.6835932", "hpca", 2014]], "Xiangyao Yu": [2.002397881295699e-13, ["Suppressing the Oblivious RAM timing channel while making information leakage and program efficiency trade-offs", ["Christopher W. Fletcher", "Ling Ren", "Xiangyao Yu", "Marten van Dijk", "Omer Khan", "Srinivas Devadas"], "https://doi.org/10.1109/HPCA.2014.6835932", "hpca", 2014]], "Marten van Dijk": [0, ["Suppressing the Oblivious RAM timing channel while making information leakage and program efficiency trade-offs", ["Christopher W. Fletcher", "Ling Ren", "Xiangyao Yu", "Marten van Dijk", "Omer Khan", "Srinivas Devadas"], "https://doi.org/10.1109/HPCA.2014.6835932", "hpca", 2014]], "Yao Wang": [0.003561058547347784, ["Timing channel protection for a shared memory controller", ["Yao Wang", "Andrew Ferraiuolo", "G. Edward Suh"], "https://doi.org/10.1109/HPCA.2014.6835934", "hpca", 2014]], "Amro Awad": [0, ["STM: Cloning the spatial and temporal memory access behavior", ["Amro Awad", "Yan Solihin"], "https://doi.org/10.1109/HPCA.2014.6835935", "hpca", 2014]], "Yan Solihin": [0, ["STM: Cloning the spatial and temporal memory access behavior", ["Amro Awad", "Yan Solihin"], "https://doi.org/10.1109/HPCA.2014.6835935", "hpca", 2014]], "Ahmed ElTantawy": [0, ["A scalable multi-path microarchitecture for efficient GPU control flow", ["Ahmed ElTantawy", "Jessica Wenjie Ma", "Mike OConnor", "Tor M. Aamodt"], "https://doi.org/10.1109/HPCA.2014.6835936", "hpca", 2014]], "Jessica Wenjie Ma": [0, ["A scalable multi-path microarchitecture for efficient GPU control flow", ["Ahmed ElTantawy", "Jessica Wenjie Ma", "Mike OConnor", "Tor M. Aamodt"], "https://doi.org/10.1109/HPCA.2014.6835936", "hpca", 2014]], "Mike OConnor": [0, ["A scalable multi-path microarchitecture for efficient GPU control flow", ["Ahmed ElTantawy", "Jessica Wenjie Ma", "Mike OConnor", "Tor M. Aamodt"], "https://doi.org/10.1109/HPCA.2014.6835936", "hpca", 2014]], "Tor M. Aamodt": [0, ["A scalable multi-path microarchitecture for efficient GPU control flow", ["Ahmed ElTantawy", "Jessica Wenjie Ma", "Mike OConnor", "Tor M. Aamodt"], "https://doi.org/10.1109/HPCA.2014.6835936", "hpca", 2014]], "Minseok Lee": [0.9736575782299042, ["Improving GPGPU resource utilization through alternative thread block scheduling", ["Minseok Lee", "Seokwoo Song", "Joosik Moon", "John Kim", "Woong Seo", "Yeon-Gon Cho", "Soojung Ryu"], "https://doi.org/10.1109/HPCA.2014.6835937", "hpca", 2014]], "Seokwoo Song": [0.9982228577136993, ["Improving GPGPU resource utilization through alternative thread block scheduling", ["Minseok Lee", "Seokwoo Song", "Joosik Moon", "John Kim", "Woong Seo", "Yeon-Gon Cho", "Soojung Ryu"], "https://doi.org/10.1109/HPCA.2014.6835937", "hpca", 2014]], "Joosik Moon": [0.9998254328966141, ["Improving GPGPU resource utilization through alternative thread block scheduling", ["Minseok Lee", "Seokwoo Song", "Joosik Moon", "John Kim", "Woong Seo", "Yeon-Gon Cho", "Soojung Ryu"], "https://doi.org/10.1109/HPCA.2014.6835937", "hpca", 2014]], "John Kim": [1, ["Improving GPGPU resource utilization through alternative thread block scheduling", ["Minseok Lee", "Seokwoo Song", "Joosik Moon", "John Kim", "Woong Seo", "Yeon-Gon Cho", "Soojung Ryu"], "https://doi.org/10.1109/HPCA.2014.6835937", "hpca", 2014], ["Transportation-network-inspired network-on-chip", ["Hanjoon Kim", "Gwangsun Kim", "Seung Ryoul Maeng", "Hwasoo Yeo", "John Kim"], "https://doi.org/10.1109/HPCA.2014.6835943", "hpca", 2014]], "Woong Seo": [0.18092377111315727, ["Improving GPGPU resource utilization through alternative thread block scheduling", ["Minseok Lee", "Seokwoo Song", "Joosik Moon", "John Kim", "Woong Seo", "Yeon-Gon Cho", "Soojung Ryu"], "https://doi.org/10.1109/HPCA.2014.6835937", "hpca", 2014]], "Yeon-Gon Cho": [0.9998726844787598, ["Improving GPGPU resource utilization through alternative thread block scheduling", ["Minseok Lee", "Seokwoo Song", "Joosik Moon", "John Kim", "Woong Seo", "Yeon-Gon Cho", "Soojung Ryu"], "https://doi.org/10.1109/HPCA.2014.6835937", "hpca", 2014]], "Soojung Ryu": [0.9917672276496887, ["Improving GPGPU resource utilization through alternative thread block scheduling", ["Minseok Lee", "Seokwoo Song", "Joosik Moon", "John Kim", "Woong Seo", "Yeon-Gon Cho", "Soojung Ryu"], "https://doi.org/10.1109/HPCA.2014.6835937", "hpca", 2014]], "Wenhao Jia": [0, ["MRPB: Memory request prioritization for massively parallel processors", ["Wenhao Jia", "Kelly A. Shaw", "Margaret Martonosi"], "https://doi.org/10.1109/HPCA.2014.6835938", "hpca", 2014]], "Kelly A. Shaw": [0, ["MRPB: Memory request prioritization for massively parallel processors", ["Wenhao Jia", "Kelly A. Shaw", "Margaret Martonosi"], "https://doi.org/10.1109/HPCA.2014.6835938", "hpca", 2014]], "Margaret Martonosi": [0, ["MRPB: Memory request prioritization for massively parallel processors", ["Wenhao Jia", "Kelly A. Shaw", "Margaret Martonosi"], "https://doi.org/10.1109/HPCA.2014.6835938", "hpca", 2014]], "Ping Xiang": [0, ["Warp-level divergence in GPUs: Characterization, impact, and mitigation", ["Ping Xiang", "Yi Yang", "Huiyang Zhou"], "https://doi.org/10.1109/HPCA.2014.6835939", "hpca", 2014]], "Yi Yang": [0.00034603855601744726, ["Warp-level divergence in GPUs: Characterization, impact, and mitigation", ["Ping Xiang", "Yi Yang", "Huiyang Zhou"], "https://doi.org/10.1109/HPCA.2014.6835939", "hpca", 2014]], "Huiyang Zhou": [0, ["Warp-level divergence in GPUs: Characterization, impact, and mitigation", ["Ping Xiang", "Yi Yang", "Huiyang Zhou"], "https://doi.org/10.1109/HPCA.2014.6835939", "hpca", 2014]], "Lizhong Chen": [0, ["MP3: Minimizing performance penalty for power-gating of Clos network-on-chip", ["Lizhong Chen", "Lihang Zhao", "Ruisheng Wang", "Timothy Mark Pinkston"], "https://doi.org/10.1109/HPCA.2014.6835940", "hpca", 2014]], "Lihang Zhao": [0, ["MP3: Minimizing performance penalty for power-gating of Clos network-on-chip", ["Lizhong Chen", "Lihang Zhao", "Ruisheng Wang", "Timothy Mark Pinkston"], "https://doi.org/10.1109/HPCA.2014.6835940", "hpca", 2014]], "Ruisheng Wang": [3.729527886520145e-08, ["MP3: Minimizing performance penalty for power-gating of Clos network-on-chip", ["Lizhong Chen", "Lihang Zhao", "Ruisheng Wang", "Timothy Mark Pinkston"], "https://doi.org/10.1109/HPCA.2014.6835940", "hpca", 2014]], "Timothy Mark Pinkston": [0, ["MP3: Minimizing performance penalty for power-gating of Clos network-on-chip", ["Lizhong Chen", "Lihang Zhao", "Ruisheng Wang", "Timothy Mark Pinkston"], "https://doi.org/10.1109/HPCA.2014.6835940", "hpca", 2014]], "Jae-Yeon Won": [0.9948899447917938, ["Up by their bootstraps: Online learning in Artificial Neural Networks for CMP uncore power management", ["Jae-Yeon Won", "Xi Chen", "Paul Gratz", "Jiang Hu", "Vassos Soteriou"], "https://doi.org/10.1109/HPCA.2014.6835941", "hpca", 2014]], "Xi Chen": [0, ["Up by their bootstraps: Online learning in Artificial Neural Networks for CMP uncore power management", ["Jae-Yeon Won", "Xi Chen", "Paul Gratz", "Jiang Hu", "Vassos Soteriou"], "https://doi.org/10.1109/HPCA.2014.6835941", "hpca", 2014]], "Paul Gratz": [0, ["Up by their bootstraps: Online learning in Artificial Neural Networks for CMP uncore power management", ["Jae-Yeon Won", "Xi Chen", "Paul Gratz", "Jiang Hu", "Vassos Soteriou"], "https://doi.org/10.1109/HPCA.2014.6835941", "hpca", 2014]], "Jiang Hu": [0, ["Up by their bootstraps: Online learning in Artificial Neural Networks for CMP uncore power management", ["Jae-Yeon Won", "Xi Chen", "Paul Gratz", "Jiang Hu", "Vassos Soteriou"], "https://doi.org/10.1109/HPCA.2014.6835941", "hpca", 2014]], "Vassos Soteriou": [0, ["Up by their bootstraps: Online learning in Artificial Neural Networks for CMP uncore power management", ["Jae-Yeon Won", "Xi Chen", "Paul Gratz", "Jiang Hu", "Vassos Soteriou"], "https://doi.org/10.1109/HPCA.2014.6835941", "hpca", 2014]], "Dominic DiTomaso": [0, ["QORE: A fault tolerant network-on-chip architecture with power-efficient quad-function channel (QFC) buffers", ["Dominic DiTomaso", "Avinash Karanth Kodi", "Ahmed Louri"], "https://doi.org/10.1109/HPCA.2014.6835942", "hpca", 2014]], "Avinash Karanth Kodi": [0, ["QORE: A fault tolerant network-on-chip architecture with power-efficient quad-function channel (QFC) buffers", ["Dominic DiTomaso", "Avinash Karanth Kodi", "Ahmed Louri"], "https://doi.org/10.1109/HPCA.2014.6835942", "hpca", 2014]], "Ahmed Louri": [0, ["QORE: A fault tolerant network-on-chip architecture with power-efficient quad-function channel (QFC) buffers", ["Dominic DiTomaso", "Avinash Karanth Kodi", "Ahmed Louri"], "https://doi.org/10.1109/HPCA.2014.6835942", "hpca", 2014]], "Hanjoon Kim": [0.8871482461690903, ["Transportation-network-inspired network-on-chip", ["Hanjoon Kim", "Gwangsun Kim", "Seung Ryoul Maeng", "Hwasoo Yeo", "John Kim"], "https://doi.org/10.1109/HPCA.2014.6835943", "hpca", 2014]], "Gwangsun Kim": [0.9631670117378235, ["Transportation-network-inspired network-on-chip", ["Hanjoon Kim", "Gwangsun Kim", "Seung Ryoul Maeng", "Hwasoo Yeo", "John Kim"], "https://doi.org/10.1109/HPCA.2014.6835943", "hpca", 2014]], "Seung Ryoul Maeng": [1, ["Transportation-network-inspired network-on-chip", ["Hanjoon Kim", "Gwangsun Kim", "Seung Ryoul Maeng", "Hwasoo Yeo", "John Kim"], "https://doi.org/10.1109/HPCA.2014.6835943", "hpca", 2014]], "Hwasoo Yeo": [0.9996956139802933, ["Transportation-network-inspired network-on-chip", ["Hanjoon Kim", "Gwangsun Kim", "Seung Ryoul Maeng", "Hwasoo Yeo", "John Kim"], "https://doi.org/10.1109/HPCA.2014.6835943", "hpca", 2014]], "Mingli Xie": [0, ["Improving system throughput and fairness simultaneously in shared memory CMP systems via Dynamic Bank Partitioning", ["Mingli Xie", "Dong Tong", "Kan Huang", "Xu Cheng"], "https://doi.org/10.1109/HPCA.2014.6835945", "hpca", 2014]], "Dong Tong": [0, ["Improving system throughput and fairness simultaneously in shared memory CMP systems via Dynamic Bank Partitioning", ["Mingli Xie", "Dong Tong", "Kan Huang", "Xu Cheng"], "https://doi.org/10.1109/HPCA.2014.6835945", "hpca", 2014]], "Kan Huang": [0, ["Improving system throughput and fairness simultaneously in shared memory CMP systems via Dynamic Bank Partitioning", ["Mingli Xie", "Dong Tong", "Kan Huang", "Xu Cheng"], "https://doi.org/10.1109/HPCA.2014.6835945", "hpca", 2014]], "Xu Cheng": [0, ["Improving system throughput and fairness simultaneously in shared memory CMP systems via Dynamic Bank Partitioning", ["Mingli Xie", "Dong Tong", "Kan Huang", "Xu Cheng"], "https://doi.org/10.1109/HPCA.2014.6835945", "hpca", 2014]], "Kevin Kai-Wei Chang": [1.4924162597297605e-17, ["Improving DRAM performance by parallelizing refreshes with accesses", ["Kevin Kai-Wei Chang", "Donghyuk Lee", "Zeshan Chishti", "Alaa R. Alameldeen", "Chris Wilkerson", "Yoongu Kim", "Onur Mutlu"], "https://doi.org/10.1109/HPCA.2014.6835946", "hpca", 2014]], "Donghyuk Lee": [0.9880757480859756, ["Improving DRAM performance by parallelizing refreshes with accesses", ["Kevin Kai-Wei Chang", "Donghyuk Lee", "Zeshan Chishti", "Alaa R. Alameldeen", "Chris Wilkerson", "Yoongu Kim", "Onur Mutlu"], "https://doi.org/10.1109/HPCA.2014.6835946", "hpca", 2014]], "Zeshan Chishti": [0, ["Improving DRAM performance by parallelizing refreshes with accesses", ["Kevin Kai-Wei Chang", "Donghyuk Lee", "Zeshan Chishti", "Alaa R. Alameldeen", "Chris Wilkerson", "Yoongu Kim", "Onur Mutlu"], "https://doi.org/10.1109/HPCA.2014.6835946", "hpca", 2014], ["Sandbox Prefetching: Safe run-time evaluation of aggressive prefetchers", ["Seth H. Pugsley", "Zeshan Chishti", "Chris Wilkerson", "Peng-fei Chuang", "Robert L. Scott", "Aamer Jaleel", "Shih-Lien Lu", "Kingsum Chow", "Rajeev Balasubramonian"], "https://doi.org/10.1109/HPCA.2014.6835971", "hpca", 2014]], "Alaa R. Alameldeen": [0, ["Improving DRAM performance by parallelizing refreshes with accesses", ["Kevin Kai-Wei Chang", "Donghyuk Lee", "Zeshan Chishti", "Alaa R. Alameldeen", "Chris Wilkerson", "Yoongu Kim", "Onur Mutlu"], "https://doi.org/10.1109/HPCA.2014.6835946", "hpca", 2014], ["Improving cache performance using read-write partitioning", ["Samira Manabi Khan", "Alaa R. Alameldeen", "Chris Wilkerson", "Onur Mutlu", "Daniel A. Jimenez"], "https://doi.org/10.1109/HPCA.2014.6835954", "hpca", 2014]], "Chris Wilkerson": [0, ["Improving DRAM performance by parallelizing refreshes with accesses", ["Kevin Kai-Wei Chang", "Donghyuk Lee", "Zeshan Chishti", "Alaa R. Alameldeen", "Chris Wilkerson", "Yoongu Kim", "Onur Mutlu"], "https://doi.org/10.1109/HPCA.2014.6835946", "hpca", 2014], ["Improving cache performance using read-write partitioning", ["Samira Manabi Khan", "Alaa R. Alameldeen", "Chris Wilkerson", "Onur Mutlu", "Daniel A. Jimenez"], "https://doi.org/10.1109/HPCA.2014.6835954", "hpca", 2014], ["Sandbox Prefetching: Safe run-time evaluation of aggressive prefetchers", ["Seth H. Pugsley", "Zeshan Chishti", "Chris Wilkerson", "Peng-fei Chuang", "Robert L. Scott", "Aamer Jaleel", "Shih-Lien Lu", "Kingsum Chow", "Rajeev Balasubramonian"], "https://doi.org/10.1109/HPCA.2014.6835971", "hpca", 2014]], "Yoongu Kim": [0.9984750747680664, ["Improving DRAM performance by parallelizing refreshes with accesses", ["Kevin Kai-Wei Chang", "Donghyuk Lee", "Zeshan Chishti", "Alaa R. Alameldeen", "Chris Wilkerson", "Yoongu Kim", "Onur Mutlu"], "https://doi.org/10.1109/HPCA.2014.6835946", "hpca", 2014]], "Onur Mutlu": [0, ["Improving DRAM performance by parallelizing refreshes with accesses", ["Kevin Kai-Wei Chang", "Donghyuk Lee", "Zeshan Chishti", "Alaa R. Alameldeen", "Chris Wilkerson", "Yoongu Kim", "Onur Mutlu"], "https://doi.org/10.1109/HPCA.2014.6835946", "hpca", 2014], ["Improving cache performance using read-write partitioning", ["Samira Manabi Khan", "Alaa R. Alameldeen", "Chris Wilkerson", "Onur Mutlu", "Daniel A. Jimenez"], "https://doi.org/10.1109/HPCA.2014.6835954", "hpca", 2014]], "Tao Zhang": [0, ["CREAM: A Concurrent-Refresh-Aware DRAM Memory architecture", ["Tao Zhang", "Matthew Poremba", "Cong Xu", "Guangyu Sun", "Yuan Xie"], "https://doi.org/10.1109/HPCA.2014.6835947", "hpca", 2014]], "Matthew Poremba": [0, ["CREAM: A Concurrent-Refresh-Aware DRAM Memory architecture", ["Tao Zhang", "Matthew Poremba", "Cong Xu", "Guangyu Sun", "Yuan Xie"], "https://doi.org/10.1109/HPCA.2014.6835947", "hpca", 2014]], "Wei Wang": [0.00018742435349849984, ["DraMon: Predicting memory bandwidth usage of multi-threaded programs with high accuracy and low overhead", ["Wei Wang", "Tanima Dey", "Jack W. Davidson", "Mary Lou Soffa"], "https://doi.org/10.1109/HPCA.2014.6835948", "hpca", 2014]], "Tanima Dey": [0, ["DraMon: Predicting memory bandwidth usage of multi-threaded programs with high accuracy and low overhead", ["Wei Wang", "Tanima Dey", "Jack W. Davidson", "Mary Lou Soffa"], "https://doi.org/10.1109/HPCA.2014.6835948", "hpca", 2014]], "Jack W. Davidson": [0, ["DraMon: Predicting memory bandwidth usage of multi-threaded programs with high accuracy and low overhead", ["Wei Wang", "Tanima Dey", "Jack W. Davidson", "Mary Lou Soffa"], "https://doi.org/10.1109/HPCA.2014.6835948", "hpca", 2014]], "Mary Lou Soffa": [0, ["DraMon: Predicting memory bandwidth usage of multi-threaded programs with high accuracy and low overhead", ["Wei Wang", "Tanima Dey", "Jack W. Davidson", "Mary Lou Soffa"], "https://doi.org/10.1109/HPCA.2014.6835948", "hpca", 2014]], "Meng Zhang": [0, ["PVCoherence: Designing flat coherence protocols for scalable verification", ["Meng Zhang", "Jesse D. Bingham", "John Erickson", "Daniel J. Sorin"], "https://doi.org/10.1109/HPCA.2014.6835949", "hpca", 2014], ["Scalably verifiable dynamic power management", ["Opeoluwa Matthews", "Meng Zhang", "Daniel J. Sorin"], "https://doi.org/10.1109/HPCA.2014.6835967", "hpca", 2014]], "Jesse D. Bingham": [0, ["PVCoherence: Designing flat coherence protocols for scalable verification", ["Meng Zhang", "Jesse D. Bingham", "John Erickson", "Daniel J. Sorin"], "https://doi.org/10.1109/HPCA.2014.6835949", "hpca", 2014]], "John Erickson": [0, ["PVCoherence: Designing flat coherence protocols for scalable verification", ["Meng Zhang", "Jesse D. Bingham", "John Erickson", "Daniel J. Sorin"], "https://doi.org/10.1109/HPCA.2014.6835949", "hpca", 2014]], "Daniel J. Sorin": [0, ["PVCoherence: Designing flat coherence protocols for scalable verification", ["Meng Zhang", "Jesse D. Bingham", "John Erickson", "Daniel J. Sorin"], "https://doi.org/10.1109/HPCA.2014.6835949", "hpca", 2014], ["Scalably verifiable dynamic power management", ["Opeoluwa Matthews", "Meng Zhang", "Daniel J. Sorin"], "https://doi.org/10.1109/HPCA.2014.6835967", "hpca", 2014]], "Dibakar Gope": [0, ["Atomic SC for simple in-order processors", ["Dibakar Gope", "Mikko H. Lipasti"], "https://doi.org/10.1109/HPCA.2014.6835950", "hpca", 2014]], "Yutao Liu": [0, ["Concurrent and consistent virtual machine introspection with hardware transactional memory", ["Yutao Liu", "Yubin Xia", "Haibing Guan", "Binyu Zang", "Haibo Chen"], "https://doi.org/10.1109/HPCA.2014.6835951", "hpca", 2014]], "Yubin Xia": [0, ["Concurrent and consistent virtual machine introspection with hardware transactional memory", ["Yutao Liu", "Yubin Xia", "Haibing Guan", "Binyu Zang", "Haibo Chen"], "https://doi.org/10.1109/HPCA.2014.6835951", "hpca", 2014]], "Haibing Guan": [0, ["Concurrent and consistent virtual machine introspection with hardware transactional memory", ["Yutao Liu", "Yubin Xia", "Haibing Guan", "Binyu Zang", "Haibo Chen"], "https://doi.org/10.1109/HPCA.2014.6835951", "hpca", 2014]], "Binyu Zang": [0, ["Concurrent and consistent virtual machine introspection with hardware transactional memory", ["Yutao Liu", "Yubin Xia", "Haibing Guan", "Binyu Zang", "Haibo Chen"], "https://doi.org/10.1109/HPCA.2014.6835951", "hpca", 2014]], "Haibo Chen": [0, ["Concurrent and consistent virtual machine introspection with hardware transactional memory", ["Yutao Liu", "Yubin Xia", "Haibing Guan", "Binyu Zang", "Haibo Chen"], "https://doi.org/10.1109/HPCA.2014.6835951", "hpca", 2014]], "Arthur Perais": [0, ["Practical data value speculation for future high-end processors", ["Arthur Perais", "Andre Seznec"], "https://doi.org/10.1109/HPCA.2014.6835952", "hpca", 2014]], "Andre Seznec": [0, ["Practical data value speculation for future high-end processors", ["Arthur Perais", "Andre Seznec"], "https://doi.org/10.1109/HPCA.2014.6835952", "hpca", 2014]], "Asit K. Mishra": [0, ["Tangle: Route-oriented dynamic voltage minimization for variation-afflicted, energy-efficient on-chip networks", ["Amin Ansari", "Asit K. Mishra", "Jianping Xu", "Josep Torrellas"], "https://doi.org/10.1109/HPCA.2014.6835953", "hpca", 2014]], "Jianping Xu": [0, ["Tangle: Route-oriented dynamic voltage minimization for variation-afflicted, energy-efficient on-chip networks", ["Amin Ansari", "Asit K. Mishra", "Jianping Xu", "Josep Torrellas"], "https://doi.org/10.1109/HPCA.2014.6835953", "hpca", 2014]], "Samira Manabi Khan": [0, ["Improving cache performance using read-write partitioning", ["Samira Manabi Khan", "Alaa R. Alameldeen", "Chris Wilkerson", "Onur Mutlu", "Daniel A. Jimenez"], "https://doi.org/10.1109/HPCA.2014.6835954", "hpca", 2014]], "Wongyu Shin": [0.48471544682979584, ["NUAT: A non-uniform access time memory controller", ["Wongyu Shin", "Jeongmin Yang", "Jungwhan Choi", "Lee-Sup Kim"], "https://doi.org/10.1109/HPCA.2014.6835956", "hpca", 2014]], "Jeongmin Yang": [0.9993091523647308, ["NUAT: A non-uniform access time memory controller", ["Wongyu Shin", "Jeongmin Yang", "Jungwhan Choi", "Lee-Sup Kim"], "https://doi.org/10.1109/HPCA.2014.6835956", "hpca", 2014]], "Jungwhan Choi": [0.9998181909322739, ["NUAT: A non-uniform access time memory controller", ["Wongyu Shin", "Jeongmin Yang", "Jungwhan Choi", "Lee-Sup Kim"], "https://doi.org/10.1109/HPCA.2014.6835956", "hpca", 2014]], "Lee-Sup Kim": [0.9903254508972168, ["NUAT: A non-uniform access time memory controller", ["Wongyu Shin", "Jeongmin Yang", "Jungwhan Choi", "Lee-Sup Kim"], "https://doi.org/10.1109/HPCA.2014.6835956", "hpca", 2014]], "Tomas Karnagel": [0, ["Improving in-memory database index performance with Intel\u00ae Transactional Synchronization Extensions", ["Tomas Karnagel", "Roman Dementiev", "Ravi Rajwar", "Konrad Lai", "Thomas Legler", "Benjamin Schlegel", "Wolfgang Lehner"], "https://doi.org/10.1109/HPCA.2014.6835957", "hpca", 2014]], "Roman Dementiev": [0, ["Improving in-memory database index performance with Intel\u00ae Transactional Synchronization Extensions", ["Tomas Karnagel", "Roman Dementiev", "Ravi Rajwar", "Konrad Lai", "Thomas Legler", "Benjamin Schlegel", "Wolfgang Lehner"], "https://doi.org/10.1109/HPCA.2014.6835957", "hpca", 2014]], "Ravi Rajwar": [0, ["Improving in-memory database index performance with Intel\u00ae Transactional Synchronization Extensions", ["Tomas Karnagel", "Roman Dementiev", "Ravi Rajwar", "Konrad Lai", "Thomas Legler", "Benjamin Schlegel", "Wolfgang Lehner"], "https://doi.org/10.1109/HPCA.2014.6835957", "hpca", 2014]], "Konrad Lai": [0, ["Improving in-memory database index performance with Intel\u00ae Transactional Synchronization Extensions", ["Tomas Karnagel", "Roman Dementiev", "Ravi Rajwar", "Konrad Lai", "Thomas Legler", "Benjamin Schlegel", "Wolfgang Lehner"], "https://doi.org/10.1109/HPCA.2014.6835957", "hpca", 2014]], "Thomas Legler": [0, ["Improving in-memory database index performance with Intel\u00ae Transactional Synchronization Extensions", ["Tomas Karnagel", "Roman Dementiev", "Ravi Rajwar", "Konrad Lai", "Thomas Legler", "Benjamin Schlegel", "Wolfgang Lehner"], "https://doi.org/10.1109/HPCA.2014.6835957", "hpca", 2014]], "Benjamin Schlegel": [0, ["Improving in-memory database index performance with Intel\u00ae Transactional Synchronization Extensions", ["Tomas Karnagel", "Roman Dementiev", "Ravi Rajwar", "Konrad Lai", "Thomas Legler", "Benjamin Schlegel", "Wolfgang Lehner"], "https://doi.org/10.1109/HPCA.2014.6835957", "hpca", 2014]], "Wolfgang Lehner": [0, ["Improving in-memory database index performance with Intel\u00ae Transactional Synchronization Extensions", ["Tomas Karnagel", "Roman Dementiev", "Ravi Rajwar", "Konrad Lai", "Thomas Legler", "Benjamin Schlegel", "Wolfgang Lehner"], "https://doi.org/10.1109/HPCA.2014.6835957", "hpca", 2014]], "Lei Wang": [0.001596404006704688, ["BigDataBench: A big data benchmark suite from internet services", ["Lei Wang", "Jianfeng Zhan", "Chunjie Luo", "Yuqing Zhu", "Qiang Yang", "Yongqiang He", "Wanling Gao", "Zhen Jia", "Yingjie Shi", "Shujie Zhang", "Chen Zheng", "Gang Lu", "Kent Zhan", "Xiaona Li", "Bizhu Qiu"], "https://doi.org/10.1109/HPCA.2014.6835958", "hpca", 2014]], "Jianfeng Zhan": [0, ["BigDataBench: A big data benchmark suite from internet services", ["Lei Wang", "Jianfeng Zhan", "Chunjie Luo", "Yuqing Zhu", "Qiang Yang", "Yongqiang He", "Wanling Gao", "Zhen Jia", "Yingjie Shi", "Shujie Zhang", "Chen Zheng", "Gang Lu", "Kent Zhan", "Xiaona Li", "Bizhu Qiu"], "https://doi.org/10.1109/HPCA.2014.6835958", "hpca", 2014]], "Chunjie Luo": [0, ["BigDataBench: A big data benchmark suite from internet services", ["Lei Wang", "Jianfeng Zhan", "Chunjie Luo", "Yuqing Zhu", "Qiang Yang", "Yongqiang He", "Wanling Gao", "Zhen Jia", "Yingjie Shi", "Shujie Zhang", "Chen Zheng", "Gang Lu", "Kent Zhan", "Xiaona Li", "Bizhu Qiu"], "https://doi.org/10.1109/HPCA.2014.6835958", "hpca", 2014]], "Yuqing Zhu": [0, ["BigDataBench: A big data benchmark suite from internet services", ["Lei Wang", "Jianfeng Zhan", "Chunjie Luo", "Yuqing Zhu", "Qiang Yang", "Yongqiang He", "Wanling Gao", "Zhen Jia", "Yingjie Shi", "Shujie Zhang", "Chen Zheng", "Gang Lu", "Kent Zhan", "Xiaona Li", "Bizhu Qiu"], "https://doi.org/10.1109/HPCA.2014.6835958", "hpca", 2014]], "Qiang Yang": [0.004053875687532127, ["BigDataBench: A big data benchmark suite from internet services", ["Lei Wang", "Jianfeng Zhan", "Chunjie Luo", "Yuqing Zhu", "Qiang Yang", "Yongqiang He", "Wanling Gao", "Zhen Jia", "Yingjie Shi", "Shujie Zhang", "Chen Zheng", "Gang Lu", "Kent Zhan", "Xiaona Li", "Bizhu Qiu"], "https://doi.org/10.1109/HPCA.2014.6835958", "hpca", 2014]], "Yongqiang He": [0, ["BigDataBench: A big data benchmark suite from internet services", ["Lei Wang", "Jianfeng Zhan", "Chunjie Luo", "Yuqing Zhu", "Qiang Yang", "Yongqiang He", "Wanling Gao", "Zhen Jia", "Yingjie Shi", "Shujie Zhang", "Chen Zheng", "Gang Lu", "Kent Zhan", "Xiaona Li", "Bizhu Qiu"], "https://doi.org/10.1109/HPCA.2014.6835958", "hpca", 2014]], "Wanling Gao": [0, ["BigDataBench: A big data benchmark suite from internet services", ["Lei Wang", "Jianfeng Zhan", "Chunjie Luo", "Yuqing Zhu", "Qiang Yang", "Yongqiang He", "Wanling Gao", "Zhen Jia", "Yingjie Shi", "Shujie Zhang", "Chen Zheng", "Gang Lu", "Kent Zhan", "Xiaona Li", "Bizhu Qiu"], "https://doi.org/10.1109/HPCA.2014.6835958", "hpca", 2014]], "Zhen Jia": [0, ["BigDataBench: A big data benchmark suite from internet services", ["Lei Wang", "Jianfeng Zhan", "Chunjie Luo", "Yuqing Zhu", "Qiang Yang", "Yongqiang He", "Wanling Gao", "Zhen Jia", "Yingjie Shi", "Shujie Zhang", "Chen Zheng", "Gang Lu", "Kent Zhan", "Xiaona Li", "Bizhu Qiu"], "https://doi.org/10.1109/HPCA.2014.6835958", "hpca", 2014]], "Yingjie Shi": [0, ["BigDataBench: A big data benchmark suite from internet services", ["Lei Wang", "Jianfeng Zhan", "Chunjie Luo", "Yuqing Zhu", "Qiang Yang", "Yongqiang He", "Wanling Gao", "Zhen Jia", "Yingjie Shi", "Shujie Zhang", "Chen Zheng", "Gang Lu", "Kent Zhan", "Xiaona Li", "Bizhu Qiu"], "https://doi.org/10.1109/HPCA.2014.6835958", "hpca", 2014]], "Shujie Zhang": [0, ["BigDataBench: A big data benchmark suite from internet services", ["Lei Wang", "Jianfeng Zhan", "Chunjie Luo", "Yuqing Zhu", "Qiang Yang", "Yongqiang He", "Wanling Gao", "Zhen Jia", "Yingjie Shi", "Shujie Zhang", "Chen Zheng", "Gang Lu", "Kent Zhan", "Xiaona Li", "Bizhu Qiu"], "https://doi.org/10.1109/HPCA.2014.6835958", "hpca", 2014]], "Chen Zheng": [0, ["BigDataBench: A big data benchmark suite from internet services", ["Lei Wang", "Jianfeng Zhan", "Chunjie Luo", "Yuqing Zhu", "Qiang Yang", "Yongqiang He", "Wanling Gao", "Zhen Jia", "Yingjie Shi", "Shujie Zhang", "Chen Zheng", "Gang Lu", "Kent Zhan", "Xiaona Li", "Bizhu Qiu"], "https://doi.org/10.1109/HPCA.2014.6835958", "hpca", 2014]], "Gang Lu": [0, ["BigDataBench: A big data benchmark suite from internet services", ["Lei Wang", "Jianfeng Zhan", "Chunjie Luo", "Yuqing Zhu", "Qiang Yang", "Yongqiang He", "Wanling Gao", "Zhen Jia", "Yingjie Shi", "Shujie Zhang", "Chen Zheng", "Gang Lu", "Kent Zhan", "Xiaona Li", "Bizhu Qiu"], "https://doi.org/10.1109/HPCA.2014.6835958", "hpca", 2014]], "Kent Zhan": [0, ["BigDataBench: A big data benchmark suite from internet services", ["Lei Wang", "Jianfeng Zhan", "Chunjie Luo", "Yuqing Zhu", "Qiang Yang", "Yongqiang He", "Wanling Gao", "Zhen Jia", "Yingjie Shi", "Shujie Zhang", "Chen Zheng", "Gang Lu", "Kent Zhan", "Xiaona Li", "Bizhu Qiu"], "https://doi.org/10.1109/HPCA.2014.6835958", "hpca", 2014]], "Xiaona Li": [0, ["BigDataBench: A big data benchmark suite from internet services", ["Lei Wang", "Jianfeng Zhan", "Chunjie Luo", "Yuqing Zhu", "Qiang Yang", "Yongqiang He", "Wanling Gao", "Zhen Jia", "Yingjie Shi", "Shujie Zhang", "Chen Zheng", "Gang Lu", "Kent Zhan", "Xiaona Li", "Bizhu Qiu"], "https://doi.org/10.1109/HPCA.2014.6835958", "hpca", 2014]], "Bizhu Qiu": [0, ["BigDataBench: A big data benchmark suite from internet services", ["Lei Wang", "Jianfeng Zhan", "Chunjie Luo", "Yuqing Zhu", "Qiang Yang", "Yongqiang He", "Wanling Gao", "Zhen Jia", "Yingjie Shi", "Shujie Zhang", "Chen Zheng", "Gang Lu", "Kent Zhan", "Xiaona Li", "Bizhu Qiu"], "https://doi.org/10.1109/HPCA.2014.6835958", "hpca", 2014]], "Philip G. Emma": [0, ["3D stacking of high-performance processors", ["Philip G. Emma", "Alper Buyuktosunoglu", "Michael B. Healy", "Krishnan Kailas", "Valentin Puente", "Roy Yu", "Allan Hartstein", "Pradip Bose", "Jaime H. Moreno"], "https://doi.org/10.1109/HPCA.2014.6835959", "hpca", 2014]], "Alper Buyuktosunoglu": [0, ["3D stacking of high-performance processors", ["Philip G. Emma", "Alper Buyuktosunoglu", "Michael B. Healy", "Krishnan Kailas", "Valentin Puente", "Roy Yu", "Allan Hartstein", "Pradip Bose", "Jaime H. Moreno"], "https://doi.org/10.1109/HPCA.2014.6835959", "hpca", 2014]], "Michael B. Healy": [0, ["3D stacking of high-performance processors", ["Philip G. Emma", "Alper Buyuktosunoglu", "Michael B. Healy", "Krishnan Kailas", "Valentin Puente", "Roy Yu", "Allan Hartstein", "Pradip Bose", "Jaime H. Moreno"], "https://doi.org/10.1109/HPCA.2014.6835959", "hpca", 2014]], "Krishnan Kailas": [0, ["3D stacking of high-performance processors", ["Philip G. Emma", "Alper Buyuktosunoglu", "Michael B. Healy", "Krishnan Kailas", "Valentin Puente", "Roy Yu", "Allan Hartstein", "Pradip Bose", "Jaime H. Moreno"], "https://doi.org/10.1109/HPCA.2014.6835959", "hpca", 2014]], "Valentin Puente": [0, ["3D stacking of high-performance processors", ["Philip G. Emma", "Alper Buyuktosunoglu", "Michael B. Healy", "Krishnan Kailas", "Valentin Puente", "Roy Yu", "Allan Hartstein", "Pradip Bose", "Jaime H. Moreno"], "https://doi.org/10.1109/HPCA.2014.6835959", "hpca", 2014]], "Roy Yu": [4.323386474425206e-05, ["3D stacking of high-performance processors", ["Philip G. Emma", "Alper Buyuktosunoglu", "Michael B. Healy", "Krishnan Kailas", "Valentin Puente", "Roy Yu", "Allan Hartstein", "Pradip Bose", "Jaime H. Moreno"], "https://doi.org/10.1109/HPCA.2014.6835959", "hpca", 2014]], "Allan Hartstein": [0, ["3D stacking of high-performance processors", ["Philip G. Emma", "Alper Buyuktosunoglu", "Michael B. Healy", "Krishnan Kailas", "Valentin Puente", "Roy Yu", "Allan Hartstein", "Pradip Bose", "Jaime H. Moreno"], "https://doi.org/10.1109/HPCA.2014.6835959", "hpca", 2014]], "Pradip Bose": [0, ["3D stacking of high-performance processors", ["Philip G. Emma", "Alper Buyuktosunoglu", "Michael B. Healy", "Krishnan Kailas", "Valentin Puente", "Roy Yu", "Allan Hartstein", "Pradip Bose", "Jaime H. Moreno"], "https://doi.org/10.1109/HPCA.2014.6835959", "hpca", 2014]], "Jaime H. Moreno": [0, ["3D stacking of high-performance processors", ["Philip G. Emma", "Alper Buyuktosunoglu", "Michael B. Healy", "Krishnan Kailas", "Valentin Puente", "Roy Yu", "Allan Hartstein", "Pradip Bose", "Jaime H. Moreno"], "https://doi.org/10.1109/HPCA.2014.6835959", "hpca", 2014]], "Sudarsun Kannan": [0, ["Reducing the cost of persistence for nonvolatile heaps in end user devices", ["Sudarsun Kannan", "Ada Gavrilovska", "Karsten Schwan"], "https://doi.org/10.1109/HPCA.2014.6835960", "hpca", 2014]], "Ada Gavrilovska": [0, ["Reducing the cost of persistence for nonvolatile heaps in end user devices", ["Sudarsun Kannan", "Ada Gavrilovska", "Karsten Schwan"], "https://doi.org/10.1109/HPCA.2014.6835960", "hpca", 2014]], "Karsten Schwan": [0, ["Reducing the cost of persistence for nonvolatile heaps in end user devices", ["Sudarsun Kannan", "Ada Gavrilovska", "Karsten Schwan"], "https://doi.org/10.1109/HPCA.2014.6835960", "hpca", 2014]], "Myoungsoo Jung": [0.9999299943447113, ["Sprinkler: Maximizing resource utilization in many-chip solid state disks", ["Myoungsoo Jung", "Mahmut T. Kandemir"], "https://doi.org/10.1109/HPCA.2014.6835961", "hpca", 2014]], "Mahmut T. Kandemir": [0, ["Sprinkler: Maximizing resource utilization in many-chip solid state disks", ["Myoungsoo Jung", "Mahmut T. Kandemir"], "https://doi.org/10.1109/HPCA.2014.6835961", "hpca", 2014]], "Kai Zhao": [0, ["Over-clocked SSD: Safely running beyond flash memory chip I/O clock specs", ["Kai Zhao", "Kalyana S. Venkataraman", "Xuebin Zhang", "Jiangpeng Li", "Ning Zheng", "Tong Zhang"], "https://doi.org/10.1109/HPCA.2014.6835962", "hpca", 2014]], "Kalyana S. Venkataraman": [0, ["Over-clocked SSD: Safely running beyond flash memory chip I/O clock specs", ["Kai Zhao", "Kalyana S. Venkataraman", "Xuebin Zhang", "Jiangpeng Li", "Ning Zheng", "Tong Zhang"], "https://doi.org/10.1109/HPCA.2014.6835962", "hpca", 2014]], "Xuebin Zhang": [0, ["Over-clocked SSD: Safely running beyond flash memory chip I/O clock specs", ["Kai Zhao", "Kalyana S. Venkataraman", "Xuebin Zhang", "Jiangpeng Li", "Ning Zheng", "Tong Zhang"], "https://doi.org/10.1109/HPCA.2014.6835962", "hpca", 2014]], "Jiangpeng Li": [0, ["Over-clocked SSD: Safely running beyond flash memory chip I/O clock specs", ["Kai Zhao", "Kalyana S. Venkataraman", "Xuebin Zhang", "Jiangpeng Li", "Ning Zheng", "Tong Zhang"], "https://doi.org/10.1109/HPCA.2014.6835962", "hpca", 2014]], "Ning Zheng": [0, ["Over-clocked SSD: Safely running beyond flash memory chip I/O clock specs", ["Kai Zhao", "Kalyana S. Venkataraman", "Xuebin Zhang", "Jiangpeng Li", "Ning Zheng", "Tong Zhang"], "https://doi.org/10.1109/HPCA.2014.6835962", "hpca", 2014]], "Tong Zhang": [0, ["Over-clocked SSD: Safely running beyond flash memory chip I/O clock specs", ["Kai Zhao", "Kalyana S. Venkataraman", "Xuebin Zhang", "Jiangpeng Li", "Ning Zheng", "Tong Zhang"], "https://doi.org/10.1109/HPCA.2014.6835962", "hpca", 2014]], "Youngsok Kim": [0.045930770225822926, ["GPUdmm: A high-performance and memory-oblivious GPU architecture using dynamic memory management", ["Youngsok Kim", "Jaewon Lee", "Jae-Eon Jo", "Jangwoo Kim"], "https://doi.org/10.1109/HPCA.2014.6835963", "hpca", 2014]], "Jaewon Lee": [0.8390700072050095, ["GPUdmm: A high-performance and memory-oblivious GPU architecture using dynamic memory management", ["Youngsok Kim", "Jaewon Lee", "Jae-Eon Jo", "Jangwoo Kim"], "https://doi.org/10.1109/HPCA.2014.6835963", "hpca", 2014]], "Jae-Eon Jo": [0.9890488088130951, ["GPUdmm: A high-performance and memory-oblivious GPU architecture using dynamic memory management", ["Youngsok Kim", "Jaewon Lee", "Jae-Eon Jo", "Jangwoo Kim"], "https://doi.org/10.1109/HPCA.2014.6835963", "hpca", 2014]], "Jangwoo Kim": [1, ["GPUdmm: A high-performance and memory-oblivious GPU architecture using dynamic memory management", ["Youngsok Kim", "Jaewon Lee", "Jae-Eon Jo", "Jangwoo Kim"], "https://doi.org/10.1109/HPCA.2014.6835963", "hpca", 2014]], "Binh Pham": [0, ["Increasing TLB reach by exploiting clustering in page translations", ["Binh Pham", "Abhishek Bhattacharjee", "Yasuko Eckert", "Gabriel H. Loh"], "https://doi.org/10.1109/HPCA.2014.6835964", "hpca", 2014]], "Abhishek Bhattacharjee": [0, ["Increasing TLB reach by exploiting clustering in page translations", ["Binh Pham", "Abhishek Bhattacharjee", "Yasuko Eckert", "Gabriel H. Loh"], "https://doi.org/10.1109/HPCA.2014.6835964", "hpca", 2014]], "Yasuko Eckert": [0, ["Increasing TLB reach by exploiting clustering in page translations", ["Binh Pham", "Abhishek Bhattacharjee", "Yasuko Eckert", "Gabriel H. Loh"], "https://doi.org/10.1109/HPCA.2014.6835964", "hpca", 2014]], "Gabriel H. Loh": [0, ["Increasing TLB reach by exploiting clustering in page translations", ["Binh Pham", "Abhishek Bhattacharjee", "Yasuko Eckert", "Gabriel H. Loh"], "https://doi.org/10.1109/HPCA.2014.6835964", "hpca", 2014]], "Jason Power": [0, ["Supporting x86-64 address translation for 100s of GPU lanes", ["Jason Power", "Mark D. Hill", "David A. Wood"], "https://doi.org/10.1109/HPCA.2014.6835965", "hpca", 2014]], "Opeoluwa Matthews": [0, ["Scalably verifiable dynamic power management", ["Opeoluwa Matthews", "Meng Zhang", "Daniel J. Sorin"], "https://doi.org/10.1109/HPCA.2014.6835967", "hpca", 2014]], "Mitchell Hayenga": [0, ["Revolver: Processor architecture for power efficient loop execution", ["Mitchell Hayenga", "Vignyan Reddy Kothinti Naresh", "Mikko H. Lipasti"], "https://doi.org/10.1109/HPCA.2014.6835968", "hpca", 2014]], "Vignyan Reddy Kothinti Naresh": [0, ["Revolver: Processor architecture for power efficient loop execution", ["Mitchell Hayenga", "Vignyan Reddy Kothinti Naresh", "Mikko H. Lipasti"], "https://doi.org/10.1109/HPCA.2014.6835968", "hpca", 2014]], "David Lo": [0, ["Dynamic management of TurboMode in modern multi-core chips", ["David Lo", "Christos Kozyrakis"], "https://doi.org/10.1109/HPCA.2014.6835969", "hpca", 2014]], "Christos Kozyrakis": [0, ["Dynamic management of TurboMode in modern multi-core chips", ["David Lo", "Christos Kozyrakis"], "https://doi.org/10.1109/HPCA.2014.6835969", "hpca", 2014]], "Nagesh B. Lakshminarayana": [0, ["Spare register aware prefetching for graph algorithms on GPUs", ["Nagesh B. Lakshminarayana", "Hyesoon Kim"], "https://doi.org/10.1109/HPCA.2014.6835970", "hpca", 2014]], "Hyesoon Kim": [0.997093603014946, ["Spare register aware prefetching for graph algorithms on GPUs", ["Nagesh B. Lakshminarayana", "Hyesoon Kim"], "https://doi.org/10.1109/HPCA.2014.6835970", "hpca", 2014]], "Seth H. Pugsley": [0, ["Sandbox Prefetching: Safe run-time evaluation of aggressive prefetchers", ["Seth H. Pugsley", "Zeshan Chishti", "Chris Wilkerson", "Peng-fei Chuang", "Robert L. Scott", "Aamer Jaleel", "Shih-Lien Lu", "Kingsum Chow", "Rajeev Balasubramonian"], "https://doi.org/10.1109/HPCA.2014.6835971", "hpca", 2014]], "Peng-fei Chuang": [0, ["Sandbox Prefetching: Safe run-time evaluation of aggressive prefetchers", ["Seth H. Pugsley", "Zeshan Chishti", "Chris Wilkerson", "Peng-fei Chuang", "Robert L. Scott", "Aamer Jaleel", "Shih-Lien Lu", "Kingsum Chow", "Rajeev Balasubramonian"], "https://doi.org/10.1109/HPCA.2014.6835971", "hpca", 2014]], "Robert L. Scott": [0, ["Sandbox Prefetching: Safe run-time evaluation of aggressive prefetchers", ["Seth H. Pugsley", "Zeshan Chishti", "Chris Wilkerson", "Peng-fei Chuang", "Robert L. Scott", "Aamer Jaleel", "Shih-Lien Lu", "Kingsum Chow", "Rajeev Balasubramonian"], "https://doi.org/10.1109/HPCA.2014.6835971", "hpca", 2014]], "Aamer Jaleel": [0, ["Sandbox Prefetching: Safe run-time evaluation of aggressive prefetchers", ["Seth H. Pugsley", "Zeshan Chishti", "Chris Wilkerson", "Peng-fei Chuang", "Robert L. Scott", "Aamer Jaleel", "Shih-Lien Lu", "Kingsum Chow", "Rajeev Balasubramonian"], "https://doi.org/10.1109/HPCA.2014.6835971", "hpca", 2014], ["Undersubscribed threading on clustered cache architectures", ["Wim Heirman", "Trevor E. Carlson", "Kenzo Van Craeynest", "Ibrahim Hur", "Aamer Jaleel", "Lieven Eeckhout"], "https://doi.org/10.1109/HPCA.2014.6835975", "hpca", 2014]], "Shih-Lien Lu": [0, ["Sandbox Prefetching: Safe run-time evaluation of aggressive prefetchers", ["Seth H. Pugsley", "Zeshan Chishti", "Chris Wilkerson", "Peng-fei Chuang", "Robert L. Scott", "Aamer Jaleel", "Shih-Lien Lu", "Kingsum Chow", "Rajeev Balasubramonian"], "https://doi.org/10.1109/HPCA.2014.6835971", "hpca", 2014]], "Kingsum Chow": [0, ["Sandbox Prefetching: Safe run-time evaluation of aggressive prefetchers", ["Seth H. Pugsley", "Zeshan Chishti", "Chris Wilkerson", "Peng-fei Chuang", "Robert L. Scott", "Aamer Jaleel", "Shih-Lien Lu", "Kingsum Chow", "Rajeev Balasubramonian"], "https://doi.org/10.1109/HPCA.2014.6835971", "hpca", 2014]], "Rajeev Balasubramonian": [0, ["Sandbox Prefetching: Safe run-time evaluation of aggressive prefetchers", ["Seth H. Pugsley", "Zeshan Chishti", "Chris Wilkerson", "Peng-fei Chuang", "Robert L. Scott", "Aamer Jaleel", "Shih-Lien Lu", "Kingsum Chow", "Rajeev Balasubramonian"], "https://doi.org/10.1109/HPCA.2014.6835971", "hpca", 2014], ["MemZip: Exploring unconventional benefits from memory compression", ["Ali Shafiee", "Meysam Taassori", "Rajeev Balasubramonian", "Al Davis"], "https://doi.org/10.1109/HPCA.2014.6835972", "hpca", 2014]], "Ali Shafiee": [0, ["MemZip: Exploring unconventional benefits from memory compression", ["Ali Shafiee", "Meysam Taassori", "Rajeev Balasubramonian", "Al Davis"], "https://doi.org/10.1109/HPCA.2014.6835972", "hpca", 2014]], "Meysam Taassori": [0, ["MemZip: Exploring unconventional benefits from memory compression", ["Ali Shafiee", "Meysam Taassori", "Rajeev Balasubramonian", "Al Davis"], "https://doi.org/10.1109/HPCA.2014.6835972", "hpca", 2014]], "Al Davis": [0, ["MemZip: Exploring unconventional benefits from memory compression", ["Ali Shafiee", "Meysam Taassori", "Rajeev Balasubramonian", "Al Davis"], "https://doi.org/10.1109/HPCA.2014.6835972", "hpca", 2014]], "Hung-Wei Tseng": [0, ["CDTT: Compiler-generated data-triggered threads", ["Hung-Wei Tseng", "Dean M. Tullsen"], "https://doi.org/10.1109/HPCA.2014.6835973", "hpca", 2014]], "Dean M. Tullsen": [0, ["CDTT: Compiler-generated data-triggered threads", ["Hung-Wei Tseng", "Dean M. Tullsen"], "https://doi.org/10.1109/HPCA.2014.6835973", "hpca", 2014]], "Raj Parihar": [0, ["Accelerating decoupled look-ahead via weak dependence removal: A metaheuristic approach", ["Raj Parihar", "Michael C. Huang"], "https://doi.org/10.1109/HPCA.2014.6835974", "hpca", 2014]], "Michael C. Huang": [0, ["Accelerating decoupled look-ahead via weak dependence removal: A metaheuristic approach", ["Raj Parihar", "Michael C. Huang"], "https://doi.org/10.1109/HPCA.2014.6835974", "hpca", 2014]], "Wim Heirman": [0, ["Undersubscribed threading on clustered cache architectures", ["Wim Heirman", "Trevor E. Carlson", "Kenzo Van Craeynest", "Ibrahim Hur", "Aamer Jaleel", "Lieven Eeckhout"], "https://doi.org/10.1109/HPCA.2014.6835975", "hpca", 2014]], "Trevor E. Carlson": [0, ["Undersubscribed threading on clustered cache architectures", ["Wim Heirman", "Trevor E. Carlson", "Kenzo Van Craeynest", "Ibrahim Hur", "Aamer Jaleel", "Lieven Eeckhout"], "https://doi.org/10.1109/HPCA.2014.6835975", "hpca", 2014]], "Kenzo Van Craeynest": [0, ["Undersubscribed threading on clustered cache architectures", ["Wim Heirman", "Trevor E. Carlson", "Kenzo Van Craeynest", "Ibrahim Hur", "Aamer Jaleel", "Lieven Eeckhout"], "https://doi.org/10.1109/HPCA.2014.6835975", "hpca", 2014]], "Ibrahim Hur": [1.264382198939984e-08, ["Undersubscribed threading on clustered cache architectures", ["Wim Heirman", "Trevor E. Carlson", "Kenzo Van Craeynest", "Ibrahim Hur", "Aamer Jaleel", "Lieven Eeckhout"], "https://doi.org/10.1109/HPCA.2014.6835975", "hpca", 2014]], "Lieven Eeckhout": [0, ["Undersubscribed threading on clustered cache architectures", ["Wim Heirman", "Trevor E. Carlson", "Kenzo Van Craeynest", "Ibrahim Hur", "Aamer Jaleel", "Lieven Eeckhout"], "https://doi.org/10.1109/HPCA.2014.6835975", "hpca", 2014]]}