{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1530228303334 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1530228303338 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 28 20:25:03 2018 " "Processing started: Thu Jun 28 20:25:03 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1530228303338 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1530228303338 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Parte2 -c Parte2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Parte2 -c Parte2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1530228303339 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1530228303738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DecodificadorDeEndereco.bdf 1 1 " "Found 1 design units, including 1 entities, in source file DecodificadorDeEndereco.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 DecodificadorDeEndereco " "Found entity 1: DecodificadorDeEndereco" {  } { { "DecodificadorDeEndereco.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra188684/ea773/ProjetoFinal/Parte2/DecodificadorDeEndereco.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530228303847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530228303847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LinhaDeRAM.bdf 1 1 " "Found 1 design units, including 1 entities, in source file LinhaDeRAM.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 LinhaDeRAM " "Found entity 1: LinhaDeRAM" {  } { { "LinhaDeRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra188684/ea773/ProjetoFinal/Parte2/LinhaDeRAM.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530228303856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530228303856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CelulaRAM.bdf 1 1 " "Found 1 design units, including 1 entities, in source file CelulaRAM.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CelulaRAM " "Found entity 1: CelulaRAM" {  } { { "CelulaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra188684/ea773/ProjetoFinal/Parte2/CelulaRAM.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530228303863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530228303863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MemoriaRAM.bdf 1 1 " "Found 1 design units, including 1 entities, in source file MemoriaRAM.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MemoriaRAM " "Found entity 1: MemoriaRAM" {  } { { "MemoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra188684/ea773/ProjetoFinal/Parte2/MemoriaRAM.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530228303872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530228303872 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MemoriaRAM " "Elaborating entity \"MemoriaRAM\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1530228303958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LinhaDeRAM LinhaDeRAM:inst " "Elaborating entity \"LinhaDeRAM\" for hierarchy \"LinhaDeRAM:inst\"" {  } { { "MemoriaRAM.bdf" "inst" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra188684/ea773/ProjetoFinal/Parte2/MemoriaRAM.bdf" { { 104 64 272 232 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530228304004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CelulaRAM LinhaDeRAM:inst\|CelulaRAM:inst10 " "Elaborating entity \"CelulaRAM\" for hierarchy \"LinhaDeRAM:inst\|CelulaRAM:inst10\"" {  } { { "LinhaDeRAM.bdf" "inst10" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra188684/ea773/ProjetoFinal/Parte2/LinhaDeRAM.bdf" { { 288 1392 1488 384 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530228304006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DecodificadorDeEndereco DecodificadorDeEndereco:inst21 " "Elaborating entity \"DecodificadorDeEndereco\" for hierarchy \"DecodificadorDeEndereco:inst21\"" {  } { { "MemoriaRAM.bdf" "inst21" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra188684/ea773/ProjetoFinal/Parte2/MemoriaRAM.bdf" { { 8 32 224 104 "inst21" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530228304012 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "LinhaDeRAM:inst\|inst11~synth " "Node \"LinhaDeRAM:inst\|inst11~synth\"" {  } { { "LinhaDeRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra188684/ea773/ProjetoFinal/Parte2/LinhaDeRAM.bdf" { { 552 928 976 584 "inst11" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530228304948 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LinhaDeRAM:inst\|inst~synth " "Node \"LinhaDeRAM:inst\|inst~synth\"" {  } { { "LinhaDeRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra188684/ea773/ProjetoFinal/Parte2/LinhaDeRAM.bdf" { { 552 1072 1120 584 "inst" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530228304948 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LinhaDeRAM:inst\|inst12~synth " "Node \"LinhaDeRAM:inst\|inst12~synth\"" {  } { { "LinhaDeRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra188684/ea773/ProjetoFinal/Parte2/LinhaDeRAM.bdf" { { 552 1216 1264 584 "inst12" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530228304948 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LinhaDeRAM:inst\|inst13~synth " "Node \"LinhaDeRAM:inst\|inst13~synth\"" {  } { { "LinhaDeRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra188684/ea773/ProjetoFinal/Parte2/LinhaDeRAM.bdf" { { 552 1360 1408 584 "inst13" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530228304948 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LinhaDeRAM:inst\|inst14~synth " "Node \"LinhaDeRAM:inst\|inst14~synth\"" {  } { { "LinhaDeRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra188684/ea773/ProjetoFinal/Parte2/LinhaDeRAM.bdf" { { 552 1512 1560 584 "inst14" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530228304948 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Quartus II" 0 -1 1530228304948 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1530228305634 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530228305634 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "523 " "Implemented 523 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1530228305818 ""} { "Info" "ICUT_CUT_TM_OPINS" "165 " "Implemented 165 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1530228305818 ""} { "Info" "ICUT_CUT_TM_LCELLS" "346 " "Implemented 346 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1530228305818 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1530228305818 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "342 " "Peak virtual memory: 342 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1530228305865 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 28 20:25:05 2018 " "Processing ended: Thu Jun 28 20:25:05 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1530228305865 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1530228305865 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1530228305865 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1530228305865 ""}
