Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Wed Aug 25 23:07:07 2021
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit AlmaLinux release 8.3 (Purple Manul)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/fir_SHI/UniformILPNew/fir_SHI_UniformILPNew_47_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.526ns  (required time - arrival time)
  Source:                 Delay1No13_instance/Y_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Sum10_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.263ns  (logic 0.876ns (26.846%)  route 2.387ns (73.154%))
  Logic Levels:           9  (CARRY8=3 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.357ns = ( 7.357 - 4.000 ) 
    Source Clock Delay      (SCD):    4.021ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.084ns (routing 1.832ns, distribution 1.252ns)
  Clock Net Delay (Destination): 2.710ns (routing 1.663ns, distribution 1.047ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.586     0.586 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.586    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.586 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.909    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.937 r  clk_IBUF_BUFG_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=9717, routed)        3.084     4.021    Delay1No13_instance/clk_IBUF_BUFG
    SLR Crossing[1->0]   
    SLICE_X132Y115       FDCE                                         r  Delay1No13_instance/Y_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y115       FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     4.100 r  Delay1No13_instance/Y_reg[8]/Q
                         net (fo=4, routed)           0.547     4.647    Delay1No12_instance/Y_reg[33]_0[8]
    SLICE_X127Y134       LUT4 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.051     4.698 r  Delay1No12_instance/geqOp_carry_i_12__0/O
                         net (fo=1, routed)           0.007     4.705    Sum10_1_impl_instance/FPAddSubOp_instance/S[4]
    SLICE_X127Y134       CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.153     4.858 r  Sum10_1_impl_instance/FPAddSubOp_instance/geqOp_carry/CO[7]
                         net (fo=1, routed)           0.026     4.884    Sum10_1_impl_instance/FPAddSubOp_instance/geqOp_carry_n_0
    SLICE_X127Y135       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     4.899 r  Sum10_1_impl_instance/FPAddSubOp_instance/geqOp_carry__0/CO[7]
                         net (fo=1, routed)           0.026     4.925    Sum10_1_impl_instance/FPAddSubOp_instance/geqOp_carry__0_n_0
    SLICE_X127Y136       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.052     4.977 r  Sum10_1_impl_instance/FPAddSubOp_instance/geqOp_carry__1/CO[0]
                         net (fo=73, routed)          0.374     5.351    Delay1No12_instance/CO[0]
    SLICE_X126Y138       LUT5 (Prop_G5LUT_SLICEM_I4_O)
                                                      0.112     5.463 f  Delay1No12_instance/shiftedFracY_d1[32]_i_16__0/O
                         net (fo=2, routed)           0.178     5.641    Delay1No12_instance/Sum10_1_impl_instance/FPAddSubOp_instance/expDiff__26[3]
    SLICE_X126Y138       LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.148     5.789 f  Delay1No12_instance/shiftedFracY_d1[32]_i_9__0/O
                         net (fo=3, routed)           0.091     5.880    Delay1No12_instance/shiftedFracY_d1[32]_i_9__0_n_0
    SLICE_X126Y138       LUT5 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.052     5.932 r  Delay1No12_instance/shiftedFracY_d1[49]_i_7__0/O
                         net (fo=32, routed)          0.467     6.399    Delay1No13_instance/Y_reg[23]_0
    SLICE_X127Y132       LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.123     6.522 r  Delay1No13_instance/shiftedFracY_d1[34]_i_2__0/O
                         net (fo=4, routed)           0.427     6.949    Delay1No13_instance/Sum10_1_impl_instance/level2[11]
    SLICE_X124Y129       LUT5 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.091     7.040 r  Delay1No13_instance/shiftedFracY_d1[6]_i_1__0/O
                         net (fo=2, routed)           0.244     7.284    Sum10_1_impl_instance/FPAddSubOp_instance/level4__0[6]
    SLICE_X125Y129       FDRE                                         r  Sum10_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AR14                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.336     4.336 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.336    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.336 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.623    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.647 r  clk_IBUF_BUFG_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=9717, routed)        2.710     7.357    Sum10_1_impl_instance/FPAddSubOp_instance/clk_IBUF_BUFG
    SLR Crossing[1->0]   
    SLICE_X125Y129       FDRE                                         r  Sum10_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[6]/C
                         clock pessimism              0.464     7.820    
                         clock uncertainty           -0.035     7.785    
    SLICE_X125Y129       FDRE (Setup_FFF2_SLICEL_C_D)
                                                      0.025     7.810    Sum10_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[6]
  -------------------------------------------------------------------
                         required time                          7.810    
                         arrival time                          -7.284    
  -------------------------------------------------------------------
                         slack                                  0.526    




