================================================================================ 
Commit: 88ff4c85c2608d6376e9527959fa50032e29340e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Sep 27 14:54:59 2018 -0700 
-------------------------------------------------------------------------------- 
[NO_HSD] Update BIOS version to v164.5 and FSP/RC version to 7.x.44.23

Tue Sep 25 17:28:19 2018 -0700
Original commit date: Tue Sep 25 17:28:19 2018 -0700
Original commit hash: 7c343e4d0adda3bd62fd1fda466f9ea2c65d4b52

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspPkg/CannonLakeFspPkg.dec
CannonLakePlatSamplePkg/Tools/GenBiosId/BiosId.env
CannonLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 5071652bbf0f43e8f27864034cc55d68c40e2bd4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Sep 27 14:54:56 2018 -0700 
-------------------------------------------------------------------------------- 
[CFL] Klocwork issues for ME based on Daily_167_00_343

Removed the code where we might be using a vrable without initializing it.

Hsd-es-id: 1506765045

Attestation-link: CannonLakePlatSamplePkg/InternalOnly/IpPlan/Client BIOS IP Plan.xlsx

Original commit date: Tue Sep 25 13:22:35 2018 -0700
Change-Id: Ic258c9de2151ca22865eb6baa9a03a01782a553a
Original commit hash: 2f2a506b2bd2bb21aa4150264a26af9cdb551d7b

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeSiliconPkg/Me/Library/PeiMeLib/HeciMsgPeiLib.c

================================================================================ 
Commit: 30231b1eb4759fe042b08cd6eeceedd3202d07dc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Sep 27 14:54:54 2018 -0700 
-------------------------------------------------------------------------------- 
[CFL] Klocwork issues for Platform based on Daily_167_00_343

Initialize variables pointers to Null

Hsd-es-id: 1506765059
Original commit date: Tue Sep 25 14:48:47 2018 -0700
Change-Id: I3537076508284b579d7bdbb7ca20b39ab52905bf
Original commit hash: 442d7b02563b2484c30b9fce0566eca346ed4ab5

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Vtio/Dxe/VtioDxe.c

================================================================================ 
Commit: b1d699f3ba5974127da33ac71c9aef236f58e3e6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Sep 27 14:54:52 2018 -0700 
-------------------------------------------------------------------------------- 
[NO_HSD] Update BIOS version to v164.4

Tue Sep 25 09:58:25 2018 +0800
Original commit date: Tue Sep 25 09:58:25 2018 +0800
Change-Id: I0026ffd49b8bdf3d8d4420e55c623f7c84cc058f
Original commit hash: 85825d6a603ef4864841dab22d4fc3a9cf986cea

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: 0c1e29a1411a77e25fde8a267022a855a4e6a83f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Sep 27 14:54:50 2018 -0700 
-------------------------------------------------------------------------------- 
[PCH][VTIO] USB Device reassignment Setup

Provide Setup Menu options to program xHCI Devices
Impacted Platform: CNL/CFL
HSD: 1406493424

Hsd-es-id: 1406493424
Original commit date: Wed Apr 25 15:49:17 2018 -0700
Change-Id: Iffe841959a3bf96f7e7a04330c35d567e778007d
Original commit hash: a444a6b5bb30573c698539a1f730e928ed1d4a87

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Acpi/AcpiTables/AcpiPlatform/Dxe/AcpiPlatform.c
CannonLakePlatSamplePkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciCflHDdr4Rvp.asl
CannonLakePlatSamplePkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciCflHDdr4TbtRvp.asl
CannonLakePlatSamplePkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciCflSDdr4Rvp.asl
CannonLakePlatSamplePkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciCflSDdr4TbtRvp.asl
CannonLakePlatSamplePkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciCflULpDdr3KcCrb.asl
CannonLakePlatSamplePkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciCnlHDdr4Rvp.asl
CannonLakePlatSamplePkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciCnlUDdr4Rvp.asl
CannonLakePlatSamplePkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciCnlULpDdr4Rvp.asl
CannonLakePlatSamplePkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciCnlYLpDdr4Rvp.asl
CannonLakePlatSamplePkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciSds.asl
CannonLakePlatSamplePkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciWhlUDdr4Rvp.asl
CannonLakePlatSamplePkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciWrapper.asl
CannonLakePlatSamplePkg/Include/SetupVariable.h
CannonLakePlatSamplePkg/Setup/PlatformSetup.c
CannonLakePlatSamplePkg/Setup/PlatformSetup.hfr
CannonLakePlatSamplePkg/Setup/PlatformSetup.uni
CannonLakePlatSamplePkg/Setup/SetupCallbackExList.h
CannonLakePlatSamplePkg/Setup/SetupId.h
CannonLakePlatSamplePkg/Vtio/Dxe/VtioDxe.c
CannonLakePlatSamplePkg/Vtio/Dxe/VtioDxe.h
================================================================================ 
Commit: 4df88a51eb92a53f71c304038cda342eab722179 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 24 11:16:59 2018 -0700 
-------------------------------------------------------------------------------- 
[NO_HSD] Update BIOS version to v164.3 and FSP/RC version to 7.x.44.22

Thu Sep 20 15:40:07 2018 -0700
Original commit date: Thu Sep 20 15:40:07 2018 -0700
Original commit hash: b4c2dc8bd54d23f817f211a518755f0c0fd362d7

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspPkg/CannonLakeFspPkg.dec
CannonLakePlatSamplePkg/Tools/GenBiosId/BiosId.env
CannonLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 8138de0852f644293ebf0e844ca5f3f728f9752d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 24 11:16:57 2018 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Wed Sep 19 23:16:11 2018 +0000
Original commit date: Wed Sep 19 23:16:11 2018 +0000
Original commit hash: 044548c4a42bea55561dc6744b61d6317da93d83

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: fa9d2d7aa71e3ba8fa7ecb4f259b9892e83537bb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 24 11:16:55 2018 -0700 
-------------------------------------------------------------------------------- 
CannonLakeSiliconPkg: [CFL-S82][MRC] CatError: "LLC_COMMAND_TIMEOUT" starting Windows RS4 with a specific Memory Configuration

Issues seen booting Windows, and also running memory stress at OS with certain 1R-2R 2DPC memory configurations

Root Cause:
During DIMM ODT training, Rtt Park for Slot 1 should be set based on traffic on the same DIMM slot, not the traffic on Slot 0. This only applies to very specific 2DPC DIMM populations, where slot 0 does not have 2R populated.

Original commit date: Wed Sep 5 11:58:45 2018 -0700
Change-Id: Ifeb03f6947b68b36b757d1acdb906499e9ceb723
Original commit hash: 975ccac95c38361a072c6a55881bc96bf892e733

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Include/MrcCommon.h
CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Services/MrcCrosser.c

================================================================================ 
Commit: 6eacd3af88d46c64339e68a1998ac69bd315bb3d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 24 11:16:53 2018 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Wed Sep 19 22:51:33 2018 +0000
Original commit date: Wed Sep 19 22:51:33 2018 +0000
Original commit hash: b0a24df35a77d6d899db337e0ffcf291468f4525

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 480f33250fb2a7a0ea3d3eef2d3d273f01ebe6ea 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 24 11:16:51 2018 -0700 
-------------------------------------------------------------------------------- 
CannonLakeSiliconPkg: Incorrect parameters in  CFL-S MRC reference code

The MrcProgramSequenceAddress input parameters within SetupIOTest are not ordered correctly. The WrapCarryEn and the WrapTriggerEn are swapped.

Original commit date: Tue Sep 18 15:11:24 2018 -0700
Change-Id: I6e21089bd77c1bb6221a493e29cde8f54bf00b8b
Original commit hash: 329b86c6b29fb8bdd6ce033ce761c57f37157d6b

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: 57e877db1e31b355c55e859c286fedeb078a9e5c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 24 11:16:49 2018 -0700 
-------------------------------------------------------------------------------- 
CFL-S[8+2] [CFL_H6+2+CNP_PCH][CFL-H82] [TBT RS4 TR NE+RTD3] : TBT device not enumerating & USB devices 10b4 Caterror observed after waking from DSx

During DS4/S5/G3/Reset resume, toggle GPIO K4 to high, wait for 10ms and then toggle it to low .

Hsd-es-id: 1604915004
Original commit date: Tue Aug 21 16:51:52 2018 +0800
Change-Id: Ifb50f085e0044ffa744d6af264118d2eb5d3d699
Original commit hash: b61cd9fe4958ef6d035163eccbf8b61ff4f8bc3c

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Board/Others/PeiBoardInitLib/BoardInitLib.c
CannonLakePlatSamplePkg/Features/Tbt/Include/Private/Library/PeiDTbtInitLib.h
CannonLakePlatSamplePkg/Features/Tbt/Include/TbtPolicyCommonDefinition.h
CannonLakePlatSamplePkg/Features/Tbt/Library/Private/PeiDTbtInitLib/PeiDTbtInitLib.c
CannonLakePlatSamplePkg/Features/Tbt/Library/Private/PeiDTbtInitLib/PeiDTbtInitLib.inf

================================================================================ 
Commit: b196468cfefb8d2e51c7dc5c6849d8e09a3350f4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 24 11:16:47 2018 -0700 
-------------------------------------------------------------------------------- 
Correct BIOS logic error in WWAN PSTA method

Changing "If(Not(\PIN.STA(PWRG)))" to "If(LNot(\PIN.STA(PWRG)))"

Hsd-es-id: 1506756728
Tracker-link: https://hsdes.intel.com/appstore/article/#/1506756728
Attestation-link: CannonLakePlatSamplePkg/InternalOnly/IpPlan/Client BIOS IP Plan.xlsx
Original commit date: Mon Sep 17 17:26:00 2018 +0800
Change-Id: Ia4b6b76237023db7ccf99fe96d05160ede6b11cb
Original commit hash: e20dfdb36f18e983db833c902b21537f37216a2e

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Acpi/AcpiTables/SsdtRtd3/Rtd3PcieWwan.asl

================================================================================ 
Commit: 01c17b4410b9de4bbed7f50556862ab9cbdadad0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 24 11:16:45 2018 -0700 
-------------------------------------------------------------------------------- 
[PCH] BIOS W/A for CNL-PCH XHCI Debug mode bug 

BIOS W/A for CNL-PCH XHCI Debug mode bug

Original commit date: Wed Aug 22 15:23:20 2018 -0700
Change-Id: I1a16241ef782fc0f4462ffb9bd367d81cbbfe1da
Original commit hash: 3b793afe6006aa25c5cda7879291bf2ca0476a9d

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeSiliconPkg/Include/Register/RegsUsb.h
CannonLakeSiliconPkg/Library/Private/PeiDxeUsbInitLib/XhciInit.c
CannonLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmDciPrivateLib/DciPrivateLib.c
CannonLakeSiliconPkg/Pch/PchInit/Smm/PchInitSmm.c
CannonLakeSiliconPkg/Pch/PchInit/Smm/PchInitSmm.inf

================================================================================ 
Commit: 86f6aeb0e93b096af5fe8017c59ba54d06cfde33 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 24 11:16:44 2018 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Wed Sep 19 22:38:04 2018 +0000
Original commit date: Wed Sep 19 22:38:04 2018 +0000
Original commit hash: d4a10dd360e807db4d1ef505f34998190d211f19

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: f7642be1b841fe528e1dc30eed79a6b37435166a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 24 11:16:42 2018 -0700 
-------------------------------------------------------------------------------- 
CannonLakeSiliconPkg: Enable CMDDSEQ step for WHL LP3 2133

Necessary to improve CMD timing margin

Original commit date: Thu Sep 13 12:08:11 2018 +0300
Change-Id: I7d7e3e2d6643cbc2038a0497806435703d0788d2
Original commit hash: f1715d4c66a3db1cd60793c3eec96bb250b3dfdf

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c

================================================================================ 
Commit: a61c33508569ed425f9dc1982be2dc5ba7e80023 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 24 11:16:40 2018 -0700 
-------------------------------------------------------------------------------- 
[WHL-U42-RS4][PM]:HDD is not going into D3 cold.

Removing PS_ON check to enable PEP constraints on SATA ports so that SATA is able to hit D3 cold when system enter SLP_S0.
Renaming SATA port power resource. We should avoid object name duplicate with NVS variable name.
Since per ACPI spec, object in current namespace would be located first.

Hsd-es-id: 1605861430
Original commit date: Wed Aug 22 17:39:24 2018 +0800
Change-Id: If84c957b47c5408c34b44ea2ff61f2695893e16c
Original commit hash: 1fa7815c0172b78c1f81a97fc1527a89f43af927

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Acpi/AcpiTables/AcpiPlatform/Dxe/AcpiPlatform.c
CannonLakePlatSamplePkg/Acpi/AcpiTables/SsdtRtd3/CflHRvpRtd3.asl
CannonLakePlatSamplePkg/Acpi/AcpiTables/SsdtRtd3/CflHRvpTbtRtd3.asl
CannonLakePlatSamplePkg/Acpi/AcpiTables/SsdtRtd3/CnlHRvpRtd3.asl
CannonLakePlatSamplePkg/Acpi/AcpiTables/SsdtRtd3/Rtd3SataPort.asl

================================================================================ 
Commit: dc69b37227185c763a852166259ee0ed1f517ae2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 24 11:16:38 2018 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Wed Sep 12 01:31:15 2018 +0000
Original commit date: Wed Sep 12 01:31:15 2018 +0000
Original commit hash: c00a7b97f7027442c9026485e50e2b465ffed1a6

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: c9c367e2e7605732f1d56fc79b30c7c18f619ed9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 24 11:16:36 2018 -0700 
-------------------------------------------------------------------------------- 
CannonLakeSiliconPkg: [CFL][MRC]Fix initial DRAM temperature programming per-rank

DDR4/LPDDR3 rank temperature register has to be programmed to "Hot" temperature befure the first LPDDR3/DDR4 temperature read occurs.
This behavior needs to be fixed so that only populated ranks will be programmed to "Hot", and keep un-populated ranks with default temperature prior to temperature reads.

Original commit date: Tue Sep 4 11:28:07 2018 -0700
Change-Id: I1edef21ad4a04480fb5126fffe8d4ac5985b56a9
Original commit hash: ac253f66160ea1c6093f4c915b24ef7300682346

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Include/MrcReset.h
CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Services/MrcReset.c

================================================================================ 
Commit: 4908dbe83a02b9703371c3b2d56cc3c80605d594 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 24 11:16:33 2018 -0700 
-------------------------------------------------------------------------------- 
CannonLakePlatSamplePkg: [CFL-H82][CFL-S 82][BIOS][Regression]: Yellow bangs are observed at PCI express upstream and PCI-to -PCI bridge after hot plugging TBT devices.

Use PeiServicesCreateHob to create Hob and remove GET_GUID_HOB_DATA when copy Hob data.

Hsd-es-id: 1606681600
Tracker-link: https://hsdes.intel.com/appstore/article/#/1606681600
Original commit date: Tue Sep 18 16:08:27 2018 +0800
Change-Id: Ie4dd2428b63a72d619e1d0b15c333bb17bf51d8a
Original commit hash: 21b01ed23f615d3e4d65ba1fe35a71f4f1748def

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Features/Tbt/TbtInit/Pei/PeiTbtInit.c
CannonLakePlatSamplePkg/Features/Tbt/TbtInit/Smm/TbtSmm.c

================================================================================ 
Commit: 73a434136ea02cd8db9f6d1a6fd3d57372fd6af9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 24 10:51:16 2018 -0700 
-------------------------------------------------------------------------------- 
TBT SMM code should not access the non SMM memory region

Original commit date: Mon Sep 3 13:37:16 2018 +0530
Change-Id: Iae56a5f1f4229a3b65d6b17104b53e5dac01b5bc
Original commit hash: b11d35c2eb2db624ad28a8176957c21604fc5e1f

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Features/Tbt/TbtInit/Pei/PeiTbtInit.c
CannonLakePlatSamplePkg/Features/Tbt/TbtInit/Smm/TbtSmm.c

================================================================================ 
Commit: a719b8236f4738c4fa5edcb413423f08dd938d6c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 24 10:51:14 2018 -0700 
-------------------------------------------------------------------------------- 
Update FSP/RC version to 7.x.44.21

Tue Sep 18 14:04:20 2018 -0700
Original commit date: Tue Sep 18 14:04:20 2018 -0700
Original commit hash: 8769794be78da68eb3961d1c63b7f02e3d33180b

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspPkg/CannonLakeFspPkg.dec
CannonLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 92c91e8669b99a7c6a2204d775aff8831caf108c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 24 10:51:13 2018 -0700 
-------------------------------------------------------------------------------- 
[NO_HSD] Update BIOS version to v164.2

Hsd-es-id: N/A
Original commit date: Tue Sep 18 17:10:29 2018 +0800
Change-Id: I61a26ed93a34996973751041ba31fa32962a4858
Original commit hash: dd94cc9e580d5640edf671ee75389d2f45222c31

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: a198fdba64ee899279d4d3b351301f91d54c5702 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 24 10:51:11 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] Auto-Commit FSP

Tue Sep 18 01:52:57 2018 -0700
Original commit date: Tue Sep 18 01:52:57 2018 -0700
Original commit hash: 09f14a3ce917c6a7b4ace2a9dbac54bd25c5e8ab

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspBinPkg/Fsp.bsf

================================================================================ 
Commit: 045b55fc299e5814ee70f4656e720b22605f69ee 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 24 10:51:09 2018 -0700 
-------------------------------------------------------------------------------- 
Description: Integrate latest CFL GOP V1082 and VBIOS V1015

Original commit date: Mon Sep 17 11:54:57 2018 +0530
Change-Id: I41a6d74266e05208357ab744e8d660172fd69ddd
Original commit hash: 1e8d5eb5b0e15fc4a226687f95e37d711e5fe494

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspBinPkg/SampleCode/Vbt/VbtCfl.bin
CannonLakeFspBinPkg/SampleCode/Vbt/VbtCfl.bsf
CannonLakeSiliconPkg/SampleCode/IntelGraphicsVbt/VbtCfl.bin
CannonLakeSiliconPkg/SystemAgent/IntelGraphicsPeim/Binaries/IntelGraphicsPeimCfl.efi
CannonLakeSiliconPkg/SystemAgent/IntelGraphicsPeim/Binaries/IntelGraphicsPeimCflDebug.efi

================================================================================ 
Commit: fdbb43af530af11be3abdb200ab1a4ed2151bd62 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 24 10:51:07 2018 -0700 
-------------------------------------------------------------------------------- 
Integrate CFL P0 patch 0xA0 for CFL H/S 82 SKUs

Update CFL Px with Patch 0xA0

Hsd-es-id: 2205485155
Original commit date: Mon Sep 17 14:09:01 2018 -0700
Change-Id: If6efc1a4d24093de1fde326ec3ceb7ea3276f5bf
Original commit hash: ca8157c74ae0b087606818192f7edded99198906

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/PlatformPkg.fdf

================================================================================ 
Commit: 72eceb3333c7a23e4cf8cd559a1fee27fa90e0a0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 24 10:51:04 2018 -0700 
-------------------------------------------------------------------------------- 
[PCH] Optimze BIOS code structure

Original commit date: Fri Sep 14 09:08:13 2018 -0700
Change-Id: I4650f7e6ed239ca0709a30247aa3a49baa4c1a4b
Original commit hash: c1d2813637d344aa420c15522c912cce6cee9b4e

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeSiliconPkg/Me/Include/Library/PeiMeLib.h
CannonLakeSiliconPkg/Me/Library/PeiMeLib/HeciMsgPeiLib.c
CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchRootPorts.c
CannonLakeSiliconPkg/Pch/Library/Private/PeiPchPcieClocksLib/PeiPchPcieClocksLib.c

================================================================================ 
Commit: c65a8a1410f4dc2986ea06179bad219b857786ae 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 24 10:51:02 2018 -0700 
-------------------------------------------------------------------------------- 
[PCH] Fix WHL and CFL system's SLP S0 sleep failed, but it will pass after PCH IO LAN controller disable.

Original commit date: Fri Sep 14 15:38:38 2018 -0700
Change-Id: I23dce61ddf7811f3c38f5236af12a75758404957
Original commit hash: 892d5d9d5e763a2d497824190bae0fe863a2f58e

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmPmcPrivateLib/PeiPmcPrivateLib.c

================================================================================ 
Commit: ae155f4bf3f28dfdda131dba6c1ca1a1c647fd5b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 24 10:51:00 2018 -0700 
-------------------------------------------------------------------------------- 
[PCH] WOV client Application is showing error after CS and OED yellow bang is observed in device manager along with red cross on Sound Icon on desktop - Phase2

Voltage Margining is disabled when Gbe with SLP_S0 is supported.

Original commit date: Tue Sep 11 17:17:50 2018 -0700
Change-Id: I103a90401c99c6db0daa9127b72297bba79119af
Original commit hash: d888e83c17fbd307c99601778ec761febb4671a8

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c

================================================================================ 
Commit: ac66cd3a38c8af8eb8766e62f9ded79b23713fb6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 24 10:50:58 2018 -0700 
-------------------------------------------------------------------------------- 
Revert "[WHL U][BIOS] Control IOMMU Pre boot behavior BIOS option is not working properly"

This reverts commit a561f886c5d1fbdab6eeb13d8d83f14eb1e5992b.

Hsd-es-id: 1606665638
Original commit date: Tue Sep 11 16:58:24 2018 -0700
Change-Id: Id9da78863bdee05fa933ca2bc403e452ff2f0b8b
Original commit hash: 1b4b4e36124e13a19b72ad8a2b7cd08e8b6cd543

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Setup/TbtSetup.hfr

================================================================================ 
Commit: aeebdcb5bb6433bf6862b135f631842f1f1c9e93 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 24 10:50:56 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] Auto-Commit FSP

Tue Sep 11 16:02:33 2018 -0700
Original commit date: Tue Sep 11 16:02:33 2018 -0700
Original commit hash: 9b53aa54099806f60b3ae58fcdec2979dbed41d6

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspBinPkg/Fsp.bsf

================================================================================ 
Commit: 21614c93b3f981fdf5cbba3e505ac9a97e847a69 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 24 10:48:18 2018 -0700 
-------------------------------------------------------------------------------- 
[NO_HSD] Update BIOS ID to v164.1

Hsd-es-id: N/A
Original commit date: Tue Sep 11 12:45:22 2018 -0700
Change-Id: Ibc5c70b709712433df3029a15780754c50de0935
Original commit hash: b0c51407fca7b5ff4e2b7778d383c0d832a1d4e5

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: 2e6b5e34eb4e6159dcba9e1ad57adc805fd3b1d6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 24 10:48:16 2018 -0700 
-------------------------------------------------------------------------------- 
[PCH] BIOS change for dynamic PCIe port configuration to support Teton Glacier

Changes to support dynamic detection and clkreq override when Teton glacier is found


Attestation-link: CannonLakePlatSamplePkg/InternalOnly/IpPlan/Client BIOS IP Plan.xlsx

Original commit date: Thu Aug 2 10:09:03 2018 -0700
Change-Id: I29a82eac3ea2e2d9dc6cf5952cf38b61874bf0fc
Original commit hash: 21c8ecf8b1bd4f664e672958efda3945f6f45f4c

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspPkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
CannonLakeFspPkg/Upd/FspsUpd.dsc
CannonLakePlatSamplePkg/FspWrapper/Library/PeiFspPolicyInitLib/PeiFspPchPolicyInitLib.c
CannonLakePlatSamplePkg/Include/SetupVariable.h
CannonLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
CannonLakePlatSamplePkg/Setup/PchSetup.hfr
CannonLakePlatSamplePkg/Setup/PchSetup.uni
CannonLakeSiliconPkg/Me/Include/CoreBiosMsg.h
CannonLakeSiliconPkg/Me/Include/Library/PeiMeLib.h
CannonLakeSiliconPkg/Me/Library/PeiMeLib/HeciMsgPeiLib.c
CannonLakeSiliconPkg/Pch/Include/ConfigBlock/TetonGlacierConfig.h
CannonLakeSiliconPkg/Pch/Library/PeiPchPolicyLib/PchPrintPolicy.c
CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchRootPorts.c
CannonLakeSiliconPkg/Pch/Library/Private/PeiPchPcieClocksLib/PeiPchPcieClocksLib.c
CannonLakeSiliconPkg/Pch/Library/Private/PeiPchPcieClocksLib/PeiPchPcieClocksLib.inf

================================================================================ 
Commit: e9765496938ff609c0ddeb7e6b6e29ce0c6f1b3f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 24 10:48:13 2018 -0700 
-------------------------------------------------------------------------------- 
[CFL] Klocwork issues for Platform based on Daily_163_00_317

Fixed KW issue

Hsd-es-id: 1506742540
Tracker-link: https://hsdes.intel.com/appstore/article/#/1506742540
Attestation-link: <link to attestation statement>
Original commit date: Tue Sep 4 15:56:37 2018 +0800
Change-Id: I30d1fe15003b7fda9eefbc958d3120e21ca17697
Original commit hash: 4d84f2c0056c77e904ff62e7f2438ffdd93642af

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Features/Tbt/PlatformVTdInfoSamplePei/PlatformVTdInfoSamplePei.c
CannonLakePlatSamplePkg/PlatformInit/PlatformInitPei/PlatformInitPreMem.c

================================================================================ 
Commit: 27371cf08d426ebb5aae87af6871eff5ca5d1f76 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 24 10:48:12 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity]  Daily Update_FSP/RC

Tue Sep 11 11:39:02 2018 -0700
Original commit date: Tue Sep 11 11:39:02 2018 -0700
Original commit hash: f6eb7e3322860269664c6dbfa1c0060acc5ef761

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspPkg/CannonLakeFspPkg.dec
CannonLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 2277cf460b5133232501c9fafb5431f6d91187fa 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 24 10:48:09 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] CNL Weekly Update_FSP/RC

Sun Sep 9 12:13:59 2018 -0700
Original commit date: Sun Sep 9 12:13:59 2018 -0700
Original commit hash: f64bdc02a946e4366cee5e1c53e11a4bfe8ccca5

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspPkg/CannonLakeFspPkg.dec
CannonLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 32d176bb48566cb1a46ffab8b59c116a7d31f0eb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 24 10:48:07 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity]  Daily Update_FSP/RC

Sun Sep 9 11:34:25 2018 -0700
Original commit date: Sun Sep 9 11:34:25 2018 -0700
Original commit hash: 51608c095356e2c9ad204a486166af77ed67f9ac

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspPkg/CannonLakeFspPkg.dec
CannonLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: c9b2a78c04fd276eb4700eea9e35c352956d7395 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 24 10:48:05 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity]  Daily Update_FSP/RC

Sat Sep 8 11:36:26 2018 -0700
Original commit date: Sat Sep 8 11:36:26 2018 -0700
Original commit hash: e059a6e576bc943d7a27c8d825394ebcb648c8c9

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspPkg/CannonLakeFspPkg.dec
CannonLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 56d6f6d161055f2fddb2c257fe098ac6fd017838 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 24 10:48:03 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity]  Daily Update_FSP/RC

Fri Sep 7 11:35:23 2018 -0700
Original commit date: Fri Sep 7 11:35:23 2018 -0700
Original commit hash: 2c3be119c00df826e9c30b483753c7d07dbffbe8

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspPkg/CannonLakeFspPkg.dec
CannonLakeSiliconPkg/SiPkg.dec
