# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../project_x.ip_user_files/bd/bd_bias_layer/ip/bd_bias_layer_floating_point_0_0/sim/bd_bias_layer_floating_point_0_0.vhd" \
"../../../../project_x.ip_user_files/bd/bd_bias_layer/ip/bd_bias_layer_floating_point_0_1/sim/bd_bias_layer_floating_point_0_1.vhd" \
"../../../../project_x.ip_user_files/bd/bd_bias_layer/ip/bd_bias_layer_floating_point_1_0/sim/bd_bias_layer_floating_point_1_0.vhd" \

# Do not sort compile order
nosort
