sim_seconds                                  7.757235                       # Number of seconds simulated
sim_ticks                                7757234790000                       # Number of ticks simulated
final_tick                               26634851483500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 722377                       # Simulator instruction rate (inst/s)
host_op_rate                                   739901                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             1763000459                       # Simulator tick rate (ticks/s)
host_mem_usage                                2640536                       # Number of bytes of host memory used
host_seconds                                  4400.02                       # Real time elapsed on the host
sim_insts                                  3178473487                       # Number of instructions simulated
sim_ops                                    3255580165                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.vram.atomic_fadd_count              0                       # atomic fadd count
system.realview.vram.atomic_min_count               0                       # atomic min count
system.realview.vram.atomic_inc_count               0                       # atomic inc count
system.mem_ctrls11.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls11.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls11.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls11.atomic_min_count                 0                       # atomic min count
system.mem_ctrls11.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls11.bytes_read::system.cpu0.dtb.walker        22528                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu0.inst        33024                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu0.data    524709632                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu1.dtb.walker        47104                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu1.inst        35328                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu1.data    525712640                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu2.dtb.walker        54016                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu2.inst        29440                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu2.data    544187136                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu3.dtb.walker        89344                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu3.inst        40960                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu3.data    503791104                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu5.inst        29184                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu5.data         3584                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu7.inst         6400                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu7.data         2048                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::total       2098793472                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_inst_read::system.cpu0.inst        33024                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_inst_read::system.cpu1.inst        35328                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_inst_read::system.cpu2.inst        29440                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_inst_read::system.cpu3.inst        40960                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_inst_read::system.cpu5.inst        29184                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_inst_read::system.cpu7.inst         6400                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_inst_read::total       174336                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_written::writebacks       847872                       # Number of bytes written to this memory
system.mem_ctrls11.bytes_written::total        847872                       # Number of bytes written to this memory
system.mem_ctrls11.num_reads::system.cpu0.dtb.walker           88                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu0.inst          129                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu0.data      2049647                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu1.dtb.walker          184                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu1.inst          138                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu1.data      2053565                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu2.dtb.walker          211                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu2.inst          115                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu2.data      2125731                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu3.dtb.walker          349                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu3.inst          160                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu3.data      1967934                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu5.inst          114                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu5.data           14                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu7.inst           25                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu7.data            8                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::total           8198412                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_writes::writebacks         3312                       # Number of write requests responded to by this memory
system.mem_ctrls11.num_writes::total             3312                       # Number of write requests responded to by this memory
system.mem_ctrls11.bw_read::system.cpu0.dtb.walker         2904                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu0.inst         4257                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu0.data     67641324                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu1.dtb.walker         6072                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu1.inst         4554                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu1.data     67770624                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu2.dtb.walker         6963                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu2.inst         3795                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu2.data     70152206                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu3.dtb.walker        11518                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu3.inst         5280                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu3.data     64944677                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu5.inst         3762                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu5.data          462                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu7.inst          825                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu7.data          264                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::total           270559488                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::system.cpu0.inst         4257                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::system.cpu1.inst         4554                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::system.cpu2.inst         3795                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::system.cpu3.inst         5280                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::system.cpu5.inst         3762                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::system.cpu7.inst          825                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::total          22474                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_write::writebacks        109301                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_write::total             109301                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_total::writebacks        109301                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu0.dtb.walker         2904                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu0.inst         4257                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu0.data     67641324                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu1.dtb.walker         6072                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu1.inst         4554                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu1.data     67770624                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu2.dtb.walker         6963                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu2.inst         3795                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu2.data     70152206                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu3.dtb.walker        11518                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu3.inst         5280                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu3.data     64944677                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu5.inst         3762                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu5.data          462                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu7.inst          825                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu7.data          264                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::total          270668789                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.readReqs                   8198412                       # Number of read requests accepted
system.mem_ctrls11.writeReqs                     3312                       # Number of write requests accepted
system.mem_ctrls11.readBursts                65587296                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls11.writeBursts                  26496                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls11.bytesReadDRAM           2098075424                       # Total number of bytes read from DRAM
system.mem_ctrls11.bytesReadWrQ                718048                       # Total number of bytes read from write queue
system.mem_ctrls11.bytesWritten                168928                       # Total number of bytes written to DRAM
system.mem_ctrls11.bytesReadSys            2098793472                       # Total read bytes from the system interface side
system.mem_ctrls11.bytesWrittenSys             847872                       # Total written bytes from the system interface side
system.mem_ctrls11.servicedByWrQ                22439                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls11.mergedWrBursts               21217                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls11.neitherReadNorWriteReqs           71                       # Number of requests that are neither read nor write
system.mem_ctrls11.perBankRdBursts::0         8001821                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::1         8192120                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::2         8268184                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::3         8259744                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::4         8508040                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::5         8058256                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::6         8296296                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::7         7980396                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::0            3366                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::1              88                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::2              72                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::3             688                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::4             168                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::5              64                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::6             104                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::7             729                       # Per bank write bursts
system.mem_ctrls11.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls11.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls11.totGap                7757250206000                       # Total gap between requests
system.mem_ctrls11.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls11.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls11.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls11.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls11.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls11.readPktSize::5            65587296                       # Read request sizes (log2)
system.mem_ctrls11.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls11.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls11.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls11.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls11.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls11.writePktSize::5              26496                       # Write request sizes (log2)
system.mem_ctrls11.rdQLenPdf::0               7803445                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::1               7826905                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::2               7862137                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::3               7878101                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::4               7891480                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::5               7906065                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::6               7935264                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::7               7968373                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::8                385404                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::9                362619                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::10               328604                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::11               313122                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::12               300086                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::13               285883                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::14               257310                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::15               225125                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::16                 6839                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::17                 6034                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::18                 4824                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::19                 4347                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::20                 4008                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::21                 3629                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::22                 3005                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::23                 2078                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::24                   42                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::25                   37                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::26                   24                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::27                   19                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::28                   16                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::29                   12                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::30                   10                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::31                   10                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::15                  202                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::16                  202                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::17                  203                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::18                  203                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::19                  203                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::20                  204                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::21                  204                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::22                  210                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::23                  211                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::24                  218                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::25                  218                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::26                  218                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::27                  218                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::28                  218                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::29                  218                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::30                  218                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::31                  218                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::32                  218                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::33                  218                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::34                  218                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::35                  217                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::36                  217                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::37                  217                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::38                  215                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::39                  173                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.bytesPerActivate::samples      8274889                       # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::mean   253.567673                       # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::gmean   251.705567                       # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::stdev    19.947788                       # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::32-63        23885      0.29%      0.29% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::64-95        34672      0.42%      0.71% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::96-127        19590      0.24%      0.94% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::128-159         1031      0.01%      0.96% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::160-191        19588      0.24%      1.19% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::192-223        34663      0.42%      1.61% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::224-255        23585      0.29%      1.90% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::256-287      8117875     98.10%    100.00% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::total      8274889                       # Bytes accessed per row activation
system.mem_ctrls11.rdPerTurnAround::samples          218                       # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::mean 299817.325688                       # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::gmean 104952.389172                       # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::stdev 471459.250919                       # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::0-65535           42     19.27%     19.27% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::65536-131071          102     46.79%     66.06% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::131072-196607           10      4.59%     70.64% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::196608-262143            7      3.21%     73.85% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::262144-327679            6      2.75%     76.61% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::327680-393215            4      1.83%     78.44% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::393216-458751            6      2.75%     81.19% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::458752-524287            3      1.38%     82.57% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::524288-589823            5      2.29%     84.86% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::589824-655359            4      1.83%     86.70% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::655360-720895            1      0.46%     87.16% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::720896-786431            3      1.38%     88.53% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::786432-851967            1      0.46%     88.99% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::851968-917503            2      0.92%     89.91% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::917504-983039            3      1.38%     91.28% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1.04858e+06-1.11411e+06            2      0.92%     92.20% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1.24518e+06-1.31072e+06            1      0.46%     92.66% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1.31072e+06-1.37626e+06            4      1.83%     94.50% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1.37626e+06-1.44179e+06            1      0.46%     94.95% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1.44179e+06-1.50733e+06            1      0.46%     95.41% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1.57286e+06-1.6384e+06            1      0.46%     95.87% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1.6384e+06-1.70394e+06            1      0.46%     96.33% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1.83501e+06-1.90054e+06            2      0.92%     97.25% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1.90054e+06-1.96608e+06            2      0.92%     98.17% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1.96608e+06-2.03162e+06            1      0.46%     98.62% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::2.09715e+06-2.16269e+06            2      0.92%     99.54% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::2.16269e+06-2.22822e+06            1      0.46%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::total          218                       # Reads before turning the bus around for writes
system.mem_ctrls11.wrPerTurnAround::samples          218                       # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::mean    24.215596                       # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::gmean    24.109372                       # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::stdev     2.046540                       # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::16              7      3.21%      3.21% # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::17              2      0.92%      4.13% # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::18              5      2.29%      6.42% # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::20              2      0.92%      7.34% # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::23              3      1.38%      8.72% # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::24             41     18.81%     27.52% # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::25            158     72.48%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::total          218                       # Writes before turning the bus around for reads
system.mem_ctrls11.totQLat               1959627606727                       # Total ticks spent queuing
system.mem_ctrls11.totMemAccLat          3070951932877                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls11.totBusLat             209807542400                       # Total ticks spent in databus transfers
system.mem_ctrls11.avgQLat                   29888.38                       # Average queueing delay per DRAM burst
system.mem_ctrls11.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls11.avgMemAccLat              46838.38                       # Average memory access latency per DRAM burst
system.mem_ctrls11.avgRdBW                     270.47                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls11.avgWrBW                       0.02                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls11.avgRdBWSys                  270.56                       # Average system read bandwidth in MiByte/s
system.mem_ctrls11.avgWrBWSys                    0.11                       # Average system write bandwidth in MiByte/s
system.mem_ctrls11.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls11.busUtil                       2.70                       # Data bus utilization in percentage
system.mem_ctrls11.busUtilRead                   2.70                       # Data bus utilization in percentage for reads
system.mem_ctrls11.busUtilWrite                  0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls11.avgRdQLen                     8.30                       # Average read queue length when enqueuing
system.mem_ctrls11.avgWrQLen                    31.88                       # Average write queue length when enqueuing
system.mem_ctrls11.readRowHits               57290840                       # Number of row buffer hits during reads
system.mem_ctrls11.writeRowHits                  4407                       # Number of row buffer hits during writes
system.mem_ctrls11.readRowHitRate               87.38                       # Row buffer hit rate for reads
system.mem_ctrls11.writeRowHitRate              83.48                       # Row buffer hit rate for writes
system.mem_ctrls11.avgGap                   945807.27                       # Average gap between requests
system.mem_ctrls11.pageHitRate                  87.38                       # Row buffer hit rate, read and write combined
system.mem_ctrls11.memoryStateTime::IDLE 6468397602307                       # Time in different power states
system.mem_ctrls11.memoryStateTime::REF  681609087000                       # Time in different power states
system.mem_ctrls11.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls11.memoryStateTime::ACT  607228415678                       # Time in different power states
system.mem_ctrls11.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls11.actEnergy::0          2562039244.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls11.actEnergy::1            2621239488                       # Energy for activate commands per rank (pJ)
system.mem_ctrls11.actEnergy::2          2616052118.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls11.actEnergy::3          2575663574.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls11.preEnergy::0            1728359808                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls11.preEnergy::1            1768296480                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls11.preEnergy::2            1764797064                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls11.preEnergy::3            1737550824                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls11.readEnergy::0         16756237555.199999                       # Energy for read commands per rank (pJ)
system.mem_ctrls11.readEnergy::1         17140837708.800001                       # Energy for read commands per rank (pJ)
system.mem_ctrls11.readEnergy::2         17107571020.800001                       # Energy for read commands per rank (pJ)
system.mem_ctrls11.readEnergy::3         16844504601.600002                       # Energy for read commands per rank (pJ)
system.mem_ctrls11.writeEnergy::0        8586362.880000                       # Energy for write commands per rank (pJ)
system.mem_ctrls11.writeEnergy::1        7437588.480000                       # Energy for write commands per rank (pJ)
system.mem_ctrls11.writeEnergy::2        6867763.200000                       # Energy for write commands per rank (pJ)
system.mem_ctrls11.writeEnergy::3        7582325.760000                       # Energy for write commands per rank (pJ)
system.mem_ctrls11.refreshEnergy::0      407483859922.560059                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls11.refreshEnergy::1      407483859922.560059                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls11.refreshEnergy::2      407483859922.560059                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls11.refreshEnergy::3      407483859922.560059                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls11.actBackEnergy::0      136172280942.720001                       # Energy for active background per rank (pJ)
system.mem_ctrls11.actBackEnergy::1      136578160851.840012                       # Energy for active background per rank (pJ)
system.mem_ctrls11.actBackEnergy::2      136543286646.720001                       # Energy for active background per rank (pJ)
system.mem_ctrls11.actBackEnergy::3      136265726615.040009                       # Energy for active background per rank (pJ)
system.mem_ctrls11.preBackEnergy::0      1299735283152                       # Energy for precharge background per rank (pJ)
system.mem_ctrls11.preBackEnergy::1      1299379248144                       # Energy for precharge background per rank (pJ)
system.mem_ctrls11.preBackEnergy::2      1299409839552                       # Energy for precharge background per rank (pJ)
system.mem_ctrls11.preBackEnergy::3      1299653313264                       # Energy for precharge background per rank (pJ)
system.mem_ctrls11.totalEnergy::0        1864446646988.160156                       # Total energy per rank (pJ)
system.mem_ctrls11.totalEnergy::1        1864979080183.680176                       # Total energy per rank (pJ)
system.mem_ctrls11.totalEnergy::2        1864932274087.680176                       # Total energy per rank (pJ)
system.mem_ctrls11.totalEnergy::3        1864568201127.360107                       # Total energy per rank (pJ)
system.mem_ctrls11.averagePower::0          78.824696                       # Core power per rank (mW)
system.mem_ctrls11.averagePower::1          78.847206                       # Core power per rank (mW)
system.mem_ctrls11.averagePower::2          78.845227                       # Core power per rank (mW)
system.mem_ctrls11.averagePower::3          78.829835                       # Core power per rank (mW)
system.mem_ctrls12.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls12.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls12.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls12.atomic_min_count                 0                       # atomic min count
system.mem_ctrls12.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls12.bytes_read::system.cpu0.dtb.walker        17408                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu0.inst        99072                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu0.data    524931584                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu1.dtb.walker        12032                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu1.inst       183808                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu1.data    525893888                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu2.dtb.walker        16128                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu2.inst       215296                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu2.data    544105728                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu3.dtb.walker       153344                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu3.inst       184320                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu3.data    504224000                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu5.inst        20480                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu5.data         4864                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu7.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu7.inst         5632                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu7.data         1024                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::total       2100068864                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_inst_read::system.cpu0.inst        99072                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_inst_read::system.cpu1.inst       183808                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_inst_read::system.cpu2.inst       215296                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_inst_read::system.cpu3.inst       184320                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_inst_read::system.cpu5.inst        20480                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_inst_read::system.cpu7.inst         5632                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_inst_read::total       708608                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_written::writebacks       301824                       # Number of bytes written to this memory
system.mem_ctrls12.bytes_written::total        301824                       # Number of bytes written to this memory
system.mem_ctrls12.num_reads::system.cpu0.dtb.walker           68                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu0.inst          387                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu0.data      2050514                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu1.dtb.walker           47                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu1.inst          718                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu1.data      2054273                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu2.dtb.walker           63                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu2.inst          841                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu2.data      2125413                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu3.dtb.walker          599                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu3.inst          720                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu3.data      1969625                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu5.inst           80                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu5.data           19                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu7.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu7.inst           22                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu7.data            4                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::total           8203394                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_writes::writebacks         1179                       # Number of write requests responded to by this memory
system.mem_ctrls12.num_writes::total             1179                       # Number of write requests responded to by this memory
system.mem_ctrls12.bw_read::system.cpu0.dtb.walker         2244                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu0.inst        12772                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu0.data     67669936                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu1.dtb.walker         1551                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu1.inst        23695                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu1.data     67793989                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu2.dtb.walker         2079                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu2.inst        27754                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu2.data     70141712                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu3.dtb.walker        19768                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu3.inst        23761                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu3.data     65000482                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu5.inst         2640                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu5.data          627                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu7.dtb.walker           33                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu7.inst          726                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu7.data          132                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::total           270723901                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::system.cpu0.inst        12772                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::system.cpu1.inst        23695                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::system.cpu2.inst        27754                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::system.cpu3.inst        23761                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::system.cpu5.inst         2640                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::system.cpu7.inst          726                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::total          91348                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_write::writebacks         38909                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_write::total              38909                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_total::writebacks         38909                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu0.dtb.walker         2244                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu0.inst        12772                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu0.data     67669936                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu1.dtb.walker         1551                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu1.inst        23695                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu1.data     67793989                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu2.dtb.walker         2079                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu2.inst        27754                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu2.data     70141712                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu3.dtb.walker        19768                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu3.inst        23761                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu3.data     65000482                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu5.inst         2640                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu5.data          627                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu7.dtb.walker           33                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu7.inst          726                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu7.data          132                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::total          270762810                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.readReqs                   8203394                       # Number of read requests accepted
system.mem_ctrls12.writeReqs                     1179                       # Number of write requests accepted
system.mem_ctrls12.readBursts                65627152                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls12.writeBursts                   9432                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls12.bytesReadDRAM           2099254560                       # Total number of bytes read from DRAM
system.mem_ctrls12.bytesReadWrQ                814304                       # Total number of bytes read from write queue
system.mem_ctrls12.bytesWritten                108704                       # Total number of bytes written to DRAM
system.mem_ctrls12.bytesReadSys            2100068864                       # Total read bytes from the system interface side
system.mem_ctrls12.bytesWrittenSys             301824                       # Total written bytes from the system interface side
system.mem_ctrls12.servicedByWrQ                25447                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls12.mergedWrBursts                6019                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls12.neitherReadNorWriteReqs            8                       # Number of requests that are neither read nor write
system.mem_ctrls12.perBankRdBursts::0         8042357                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::1         8240824                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::2         8344943                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::3         8104573                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::4         8350762                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::5         8076481                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::6         8280857                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::7         8160908                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::0             192                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::1              48                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::2              48                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::3             783                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::4              72                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::5             584                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::6             926                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::7             744                       # Per bank write bursts
system.mem_ctrls12.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls12.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls12.totGap                7757232666000                       # Total gap between requests
system.mem_ctrls12.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls12.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls12.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls12.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls12.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls12.readPktSize::5            65627152                       # Read request sizes (log2)
system.mem_ctrls12.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls12.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls12.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls12.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls12.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls12.writePktSize::5               9432                       # Write request sizes (log2)
system.mem_ctrls12.rdQLenPdf::0               7808096                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::1               7831535                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::2               7866849                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::3               7882514                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::4               7895862                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::5               7910212                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::6               7939357                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::7               7972618                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::8                385519                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::9                362473                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::10               328394                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::11               313227                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::12               300251                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::13               286268                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::14               257737                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::15               225433                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::16                 6907                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::17                 6120                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::18                 4895                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::19                 4397                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::20                 4024                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::21                 3658                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::22                 3050                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::23                 2095                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::24                   43                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::25                   37                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::26                   29                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::27                   25                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::28                   25                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::29                   24                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::30                   17                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::31                   14                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::15                  136                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::16                  136                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::17                  136                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::18                  136                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::19                  137                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::20                  138                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::21                  139                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::22                  141                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::23                  145                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::24                  146                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::25                  146                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::26                  146                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::27                  146                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::28                  146                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::29                  146                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::30                  146                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::31                  145                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::32                  145                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::33                  144                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::34                  142                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::35                  140                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::36                  138                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::37                  138                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::38                  137                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::39                   18                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.bytesPerActivate::samples      8280457                       # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::mean   253.532295                       # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::gmean   251.642032                       # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::stdev    20.093779                       # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::32-63        24351      0.29%      0.29% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::64-95        35076      0.42%      0.72% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::96-127        19880      0.24%      0.96% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::128-159         1134      0.01%      0.97% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::160-191        19879      0.24%      1.21% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::192-223        35071      0.42%      1.64% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::224-255        23926      0.29%      1.92% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::256-287      8121140     98.08%    100.00% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::total      8280457                       # Bytes accessed per row activation
system.mem_ctrls12.rdPerTurnAround::samples          145                       # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::mean 451168.606897                       # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::gmean 75281.520819                       # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::stdev 562757.953233                       # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::0-65535           47     32.41%     32.41% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::65536-131071           13      8.97%     41.38% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::131072-196607            5      3.45%     44.83% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::196608-262143           11      7.59%     52.41% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::262144-327679           10      6.90%     59.31% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::327680-393215            5      3.45%     62.76% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::393216-458751            6      4.14%     66.90% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::458752-524287            5      3.45%     70.34% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::524288-589823            3      2.07%     72.41% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::589824-655359            3      2.07%     74.48% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::655360-720895            4      2.76%     77.24% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::720896-786431            3      2.07%     79.31% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::786432-851967            4      2.76%     82.07% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::851968-917503            2      1.38%     83.45% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::917504-983039            2      1.38%     84.83% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::983040-1.04858e+06            1      0.69%     85.52% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1.11411e+06-1.17965e+06            2      1.38%     86.90% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1.17965e+06-1.24518e+06            1      0.69%     87.59% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1.31072e+06-1.37626e+06            1      0.69%     88.28% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1.37626e+06-1.44179e+06            2      1.38%     89.66% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1.44179e+06-1.50733e+06            3      2.07%     91.72% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1.50733e+06-1.57286e+06            1      0.69%     92.41% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1.6384e+06-1.70394e+06            3      2.07%     94.48% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1.70394e+06-1.76947e+06            1      0.69%     95.17% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1.76947e+06-1.83501e+06            1      0.69%     95.86% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1.83501e+06-1.90054e+06            2      1.38%     97.24% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1.96608e+06-2.03162e+06            1      0.69%     97.93% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::2.03162e+06-2.09715e+06            2      1.38%     99.31% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::2.09715e+06-2.16269e+06            1      0.69%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::total          145                       # Reads before turning the bus around for writes
system.mem_ctrls12.wrPerTurnAround::samples          145                       # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::mean    23.427586                       # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::gmean    23.326772                       # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::stdev     1.999114                       # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::16              4      2.76%      2.76% # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::17              3      2.07%      4.83% # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::18              2      1.38%      6.21% # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::19              2      1.38%      7.59% # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::20              4      2.76%     10.34% # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::21              2      1.38%     11.72% # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::23              1      0.69%     12.41% # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::24            112     77.24%     89.66% # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::25             15     10.34%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::total          145                       # Writes before turning the bus around for reads
system.mem_ctrls12.totQLat               1961020260054                       # Total ticks spent queuing
system.mem_ctrls12.totMemAccLat          3072969159804                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls12.totBusLat             209925456000                       # Total ticks spent in databus transfers
system.mem_ctrls12.avgQLat                   29892.82                       # Average queueing delay per DRAM burst
system.mem_ctrls12.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls12.avgMemAccLat              46842.82                       # Average memory access latency per DRAM burst
system.mem_ctrls12.avgRdBW                     270.62                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls12.avgWrBW                       0.01                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls12.avgRdBWSys                  270.72                       # Average system read bandwidth in MiByte/s
system.mem_ctrls12.avgWrBWSys                    0.04                       # Average system write bandwidth in MiByte/s
system.mem_ctrls12.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls12.busUtil                       2.71                       # Data bus utilization in percentage
system.mem_ctrls12.busUtilRead                   2.71                       # Data bus utilization in percentage for reads
system.mem_ctrls12.busUtilWrite                  0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls12.avgRdQLen                     8.30                       # Average read queue length when enqueuing
system.mem_ctrls12.avgWrQLen                    27.20                       # Average write queue length when enqueuing
system.mem_ctrls12.readRowHits               57321822                       # Number of row buffer hits during reads
system.mem_ctrls12.writeRowHits                  2823                       # Number of row buffer hits during writes
system.mem_ctrls12.readRowHitRate               87.38                       # Row buffer hit rate for reads
system.mem_ctrls12.writeRowHitRate              82.71                       # Row buffer hit rate for writes
system.mem_ctrls12.avgGap                   945476.71                       # Average gap between requests
system.mem_ctrls12.pageHitRate                  87.38                       # Row buffer hit rate, read and write combined
system.mem_ctrls12.memoryStateTime::IDLE 6468043184472                       # Time in different power states
system.mem_ctrls12.memoryStateTime::REF  681609087000                       # Time in different power states
system.mem_ctrls12.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls12.memoryStateTime::ACT  607582500409                       # Time in different power states
system.mem_ctrls12.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls12.actEnergy::0          2582549222.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls12.actEnergy::1          2604978230.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls12.actEnergy::2          2604786508.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls12.actEnergy::3          2600519644.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls12.preEnergy::0            1742195904                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls12.preEnergy::1            1757326584                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls12.preEnergy::2            1757197248                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls12.preEnergy::3            1754318808                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls12.readEnergy::0         16891169318.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls12.readEnergy::1         17031167961.600002                       # Energy for read commands per rank (pJ)
system.mem_ctrls12.readEnergy::2         17026725580.800001                       # Energy for read commands per rank (pJ)
system.mem_ctrls12.readEnergy::3         17000985331.199999                       # Energy for read commands per rank (pJ)
system.mem_ctrls12.writeEnergy::0        7056875.520000                       # Energy for write commands per rank (pJ)
system.mem_ctrls12.writeEnergy::1        7594767.360000                       # Energy for write commands per rank (pJ)
system.mem_ctrls12.writeEnergy::2        7651169.280000                       # Energy for write commands per rank (pJ)
system.mem_ctrls12.writeEnergy::3        8174960.640000                       # Energy for write commands per rank (pJ)
system.mem_ctrls12.refreshEnergy::0      407483859922.560059                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls12.refreshEnergy::1      407483859922.560059                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls12.refreshEnergy::2      407483859922.560059                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls12.refreshEnergy::3      407483859922.560059                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls12.actBackEnergy::0      136308105120.959991                       # Energy for active background per rank (pJ)
system.mem_ctrls12.actBackEnergy::1      136464797427.840012                       # Energy for active background per rank (pJ)
system.mem_ctrls12.actBackEnergy::2      136465447118.399994                       # Energy for active background per rank (pJ)
system.mem_ctrls12.actBackEnergy::3      136438591965.119995                       # Energy for active background per rank (pJ)
system.mem_ctrls12.preBackEnergy::0      1299616139136                       # Energy for precharge background per rank (pJ)
system.mem_ctrls12.preBackEnergy::1      1299478689744                       # Energy for precharge background per rank (pJ)
system.mem_ctrls12.preBackEnergy::2      1299478119840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls12.preBackEnergy::3      1299501676992                       # Energy for precharge background per rank (pJ)
system.mem_ctrls12.totalEnergy::0        1864631075499.840088                       # Total energy per rank (pJ)
system.mem_ctrls12.totalEnergy::1        1864828414637.760254                       # Total energy per rank (pJ)
system.mem_ctrls12.totalEnergy::2        1864823787387.839844                       # Total energy per rank (pJ)
system.mem_ctrls12.totalEnergy::3        1864788127624.320312                       # Total energy per rank (pJ)
system.mem_ctrls12.averagePower::0          78.832493                       # Core power per rank (mW)
system.mem_ctrls12.averagePower::1          78.840836                       # Core power per rank (mW)
system.mem_ctrls12.averagePower::2          78.840641                       # Core power per rank (mW)
system.mem_ctrls12.averagePower::3          78.839133                       # Core power per rank (mW)
system.mem_ctrls09.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls09.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls09.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls09.atomic_min_count                 0                       # atomic min count
system.mem_ctrls09.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls09.bytes_read::system.cpu0.dtb.walker        31488                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu0.inst       601088                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu0.data    529320704                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu1.dtb.walker        28416                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu1.inst       310016                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu1.data    529722624                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu2.dtb.walker        29184                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu2.itb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu2.inst       297728                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu2.data    548507136                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu3.dtb.walker        28416                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu3.itb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu3.inst       296704                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu3.data    509026816                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu5.inst        29696                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu7.inst         9472                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu7.data         4352                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::total       2118244352                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_inst_read::system.cpu0.inst       601088                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_inst_read::system.cpu1.inst       310016                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_inst_read::system.cpu2.inst       297728                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_inst_read::system.cpu3.inst       296704                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_inst_read::system.cpu5.inst        29696                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_inst_read::system.cpu7.inst         9472                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_inst_read::total      1544704                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_written::writebacks      1971200                       # Number of bytes written to this memory
system.mem_ctrls09.bytes_written::total       1971200                       # Number of bytes written to this memory
system.mem_ctrls09.num_reads::system.cpu0.dtb.walker          123                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu0.inst         2348                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu0.data      2067659                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu1.dtb.walker          111                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu1.inst         1211                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu1.data      2069229                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu2.dtb.walker          114                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu2.itb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu2.inst         1163                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu2.data      2142606                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu3.dtb.walker          111                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu3.itb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu3.inst         1159                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu3.data      1988386                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu5.inst          116                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu7.inst           37                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu7.data           17                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::total           8274392                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_writes::writebacks         7700                       # Number of write requests responded to by this memory
system.mem_ctrls09.num_writes::total             7700                       # Number of write requests responded to by this memory
system.mem_ctrls09.bw_read::system.cpu0.dtb.walker         4059                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu0.inst        77487                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu0.data     68235746                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu1.dtb.walker         3663                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu1.inst        39965                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu1.data     68287558                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu2.dtb.walker         3762                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu2.itb.walker           33                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu2.inst        38381                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu2.data     70709106                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu3.dtb.walker         3663                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu3.itb.walker           33                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu3.inst        38249                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu3.data     65619622                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu5.inst         3828                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu7.inst         1221                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu7.data          561                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::total           273066938                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::system.cpu0.inst        77487                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::system.cpu1.inst        39965                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::system.cpu2.inst        38381                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::system.cpu3.inst        38249                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::system.cpu5.inst         3828                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::system.cpu7.inst         1221                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::total         199131                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_write::writebacks        254111                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_write::total             254111                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_total::writebacks        254111                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu0.dtb.walker         4059                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu0.inst        77487                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu0.data     68235746                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu1.dtb.walker         3663                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu1.inst        39965                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu1.data     68287558                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu2.dtb.walker         3762                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu2.itb.walker           33                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu2.inst        38381                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu2.data     70709106                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu3.dtb.walker         3663                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu3.itb.walker           33                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu3.inst        38249                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu3.data     65619622                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu5.inst         3828                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu7.inst         1221                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu7.data          561                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::total          273321049                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.readReqs                   8274392                       # Number of read requests accepted
system.mem_ctrls09.writeReqs                     7700                       # Number of write requests accepted
system.mem_ctrls09.readBursts                66195136                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls09.writeBursts                  61600                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls09.bytesReadDRAM           2117659168                       # Total number of bytes read from DRAM
system.mem_ctrls09.bytesReadWrQ                585184                       # Total number of bytes read from write queue
system.mem_ctrls09.bytesWritten               1822400                       # Total number of bytes written to DRAM
system.mem_ctrls09.bytesReadSys            2118244352                       # Total read bytes from the system interface side
system.mem_ctrls09.bytesWrittenSys            1971200                       # Total written bytes from the system interface side
system.mem_ctrls09.servicedByWrQ                18287                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls09.mergedWrBursts                4651                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls09.neitherReadNorWriteReqs          923                       # Number of requests that are neither read nor write
system.mem_ctrls09.perBankRdBursts::0         8152472                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::1         8394984                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::2         8216805                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::3         8207136                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::4         8450497                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::5         8439248                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::6         8119546                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::7         8196161                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::0              64                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::1              88                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::2            6184                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::3              80                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::4             153                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::5              72                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::6           27792                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::7           22517                       # Per bank write bursts
system.mem_ctrls09.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls09.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls09.totGap                7757251428000                       # Total gap between requests
system.mem_ctrls09.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls09.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls09.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls09.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls09.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls09.readPktSize::5            66195136                       # Read request sizes (log2)
system.mem_ctrls09.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls09.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls09.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls09.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls09.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls09.writePktSize::5              61600                       # Write request sizes (log2)
system.mem_ctrls09.rdQLenPdf::0               7871449                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::1               7895632                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::2               7930660                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::3               7946796                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::4               7960400                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::5               7974916                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::6               8004922                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::7               8038296                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::8                393352                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::9                369587                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::10               335773                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::11               320153                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::12               306929                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::13               292785                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::14               263487                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::15               231060                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::16                 7837                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::17                 6766                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::18                 5551                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::19                 5028                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::20                 4642                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::21                 4274                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::22                 3572                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::23                 2615                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::24                  110                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::25                   57                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::26                   39                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::27                   38                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::28                   36                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::29                   32                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::30                   29                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::31                   26                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::15                 2169                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::16                 2173                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::17                 2185                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::18                 2192                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::19                 2201                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::20                 2240                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::21                 2267                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::22                 2366                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::23                 2446                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::24                 2456                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::25                 2456                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::26                 2456                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::27                 2456                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::28                 2456                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::29                 2456                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::30                 2456                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::31                 2453                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::32                 2454                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::33                 2442                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::34                 2435                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::35                 2425                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::36                 2390                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::37                 2364                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::38                 2275                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::39                  273                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::40                    1                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::41                    1                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::42                    1                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::43                    1                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::44                    1                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::45                    1                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::46                    1                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.bytesPerActivate::samples      8361237                       # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::mean   253.488995                       # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::gmean   251.533427                       # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::stdev    20.335376                       # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::32-63        26727      0.32%      0.32% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::64-95        34980      0.42%      0.74% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::96-127        19814      0.24%      0.97% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::128-159         1246      0.01%      0.99% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::160-191        19808      0.24%      1.23% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::192-223        34968      0.42%      1.65% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::224-255        25714      0.31%      1.95% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::256-287      8197980     98.05%    100.00% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::total      8361237                       # Bytes accessed per row activation
system.mem_ctrls09.rdPerTurnAround::samples         2454                       # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::mean 26934.259576                       # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::gmean  3690.139955                       # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::stdev 38718.439998                       # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::0-2047         1543     62.88%     62.88% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::2048-4095          117      4.77%     67.64% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::4096-6143            7      0.29%     67.93% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::8192-10239            1      0.04%     67.97% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::10240-12287            1      0.04%     68.01% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::12288-14335            3      0.12%     68.13% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::16384-18431            2      0.08%     68.22% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::22528-24575            1      0.04%     68.26% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::24576-26623            3      0.12%     68.38% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::26624-28671            1      0.04%     68.42% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::28672-30719            1      0.04%     68.46% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::30720-32767            1      0.04%     68.50% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::32768-34815            2      0.08%     68.58% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::34816-36863            1      0.04%     68.62% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::38912-40959            2      0.08%     68.70% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::40960-43007            1      0.04%     68.74% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::43008-45055            3      0.12%     68.87% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::45056-47103            3      0.12%     68.99% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::47104-49151            2      0.08%     69.07% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::49152-51199            4      0.16%     69.23% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::51200-53247            6      0.24%     69.48% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::53248-55295            7      0.29%     69.76% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::55296-57343            9      0.37%     70.13% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::57344-59391            9      0.37%     70.50% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::59392-61439           11      0.45%     70.95% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::61440-63487           14      0.57%     71.52% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::63488-65535           19      0.77%     72.29% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::65536-67583           14      0.57%     72.86% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::67584-69631           22      0.90%     73.76% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::69632-71679           20      0.81%     74.57% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::71680-73727           24      0.98%     75.55% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::73728-75775           35      1.43%     76.98% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::75776-77823           47      1.92%     78.89% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::77824-79871           40      1.63%     80.52% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::79872-81919           35      1.43%     81.95% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::81920-83967           49      2.00%     83.94% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::83968-86015           35      1.43%     85.37% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::86016-88063           28      1.14%     86.51% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::88064-90111           37      1.51%     88.02% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::90112-92159           52      2.12%     90.14% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::92160-94207           47      1.92%     92.05% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::94208-96255           49      2.00%     94.05% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::96256-98303           64      2.61%     96.66% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::98304-100351           63      2.57%     99.23% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::100352-102399           17      0.69%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::102400-104447            2      0.08%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::total         2454                       # Reads before turning the bus around for writes
system.mem_ctrls09.wrPerTurnAround::samples         2454                       # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::mean    23.207009                       # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::gmean    23.071726                       # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::stdev     2.305353                       # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::16            108      4.40%      4.40% # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::17             72      2.93%      7.33% # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::18             50      2.04%      9.37% # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::19             46      1.87%     11.25% # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::20             12      0.49%     11.74% # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::21             38      1.55%     13.28% # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::22             33      1.34%     14.63% # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::23             80      3.26%     17.89% # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::24           1777     72.41%     90.30% # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::25            235      9.58%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::32              2      0.08%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::33              1      0.04%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::total         2454                       # Writes before turning the bus around for reads
system.mem_ctrls09.totQLat               1981839866175                       # Total ticks spent queuing
system.mem_ctrls09.totMemAccLat          3103537456725                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls09.totBusLat             211765916800                       # Total ticks spent in databus transfers
system.mem_ctrls09.avgQLat                   29947.63                       # Average queueing delay per DRAM burst
system.mem_ctrls09.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls09.avgMemAccLat              46897.63                       # Average memory access latency per DRAM burst
system.mem_ctrls09.avgRdBW                     272.99                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls09.avgWrBW                       0.23                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls09.avgRdBWSys                  273.07                       # Average system read bandwidth in MiByte/s
system.mem_ctrls09.avgWrBWSys                    0.25                       # Average system write bandwidth in MiByte/s
system.mem_ctrls09.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls09.busUtil                       2.73                       # Data bus utilization in percentage
system.mem_ctrls09.busUtilRead                   2.73                       # Data bus utilization in percentage for reads
system.mem_ctrls09.busUtilWrite                  0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls09.avgRdQLen                     8.30                       # Average read queue length when enqueuing
system.mem_ctrls09.avgWrQLen                    31.17                       # Average write queue length when enqueuing
system.mem_ctrls09.readRowHits               57825324                       # Number of row buffer hits during reads
system.mem_ctrls09.writeRowHits                 47238                       # Number of row buffer hits during writes
system.mem_ctrls09.readRowHitRate               87.38                       # Row buffer hit rate for reads
system.mem_ctrls09.writeRowHitRate              82.95                       # Row buffer hit rate for writes
system.mem_ctrls09.avgGap                   936629.47                       # Average gap between requests
system.mem_ctrls09.pageHitRate                  87.38                       # Row buffer hit rate, read and write combined
system.mem_ctrls09.memoryStateTime::IDLE 6461752753712                       # Time in different power states
system.mem_ctrls09.memoryStateTime::REF  681609087000                       # Time in different power states
system.mem_ctrls09.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls09.memoryStateTime::ACT  613873264273                       # Time in different power states
system.mem_ctrls09.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls09.actEnergy::0          2610727459.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls09.actEnergy::1            2603951280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls09.actEnergy::2          2669348908.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls09.actEnergy::3            2590246512                       # Energy for activate commands per rank (pJ)
system.mem_ctrls09.preEnergy::0          1761205032.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls09.preEnergy::1            1756633800                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls09.preEnergy::2            1800751248                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls09.preEnergy::3            1747388520                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls09.readEnergy::0         17074653772.800001                       # Energy for read commands per rank (pJ)
system.mem_ctrls09.readEnergy::1         17024377843.199999                       # Energy for read commands per rank (pJ)
system.mem_ctrls09.readEnergy::2         17464866931.200001                       # Energy for read commands per rank (pJ)
system.mem_ctrls09.readEnergy::3         16864749158.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls09.writeEnergy::0        6841221.120000                       # Energy for write commands per rank (pJ)
system.mem_ctrls09.writeEnergy::1        13918003.200000                       # Energy for write commands per rank (pJ)
system.mem_ctrls09.writeEnergy::2        6957757.440000                       # Energy for write commands per rank (pJ)
system.mem_ctrls09.writeEnergy::3        44770268.160000                       # Energy for write commands per rank (pJ)
system.mem_ctrls09.refreshEnergy::0      407483859922.560059                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls09.refreshEnergy::1      407483859922.560059                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls09.refreshEnergy::2      407483859922.560059                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls09.refreshEnergy::3      407483859922.560059                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls09.actBackEnergy::0      136504901442.240005                       # Energy for active background per rank (pJ)
system.mem_ctrls09.actBackEnergy::1      136462258529.279999                       # Energy for active background per rank (pJ)
system.mem_ctrls09.actBackEnergy::2      136917465618.240005                       # Energy for active background per rank (pJ)
system.mem_ctrls09.actBackEnergy::3      136452432677.759995                       # Energy for active background per rank (pJ)
system.mem_ctrls09.preBackEnergy::0      1299443510784                       # Energy for precharge background per rank (pJ)
system.mem_ctrls09.preBackEnergy::1      1299480916848                       # Energy for precharge background per rank (pJ)
system.mem_ctrls09.preBackEnergy::2      1299081612384                       # Energy for precharge background per rank (pJ)
system.mem_ctrls09.preBackEnergy::3      1299489536016                       # Energy for precharge background per rank (pJ)
system.mem_ctrls09.totalEnergy::0        1864885699633.919922                       # Total energy per rank (pJ)
system.mem_ctrls09.totalEnergy::1        1864825916226.240234                       # Total energy per rank (pJ)
system.mem_ctrls09.totalEnergy::2        1865424862770.239990                       # Total energy per rank (pJ)
system.mem_ctrls09.totalEnergy::3        1864672983074.880127                       # Total energy per rank (pJ)
system.mem_ctrls09.averagePower::0          78.843258                       # Core power per rank (mW)
system.mem_ctrls09.averagePower::1          78.840731                       # Core power per rank (mW)
system.mem_ctrls09.averagePower::2          78.866053                       # Core power per rank (mW)
system.mem_ctrls09.averagePower::3          78.834265                       # Core power per rank (mW)
system.mem_ctrls06.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls06.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls06.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls06.atomic_min_count                 0                       # atomic min count
system.mem_ctrls06.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls06.bytes_read::system.cpu0.inst       549888                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu0.data    522738176                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu1.inst       318464                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu1.data    523365888                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu2.inst       380928                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu2.data    542098688                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu3.inst       314624                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu3.data    502103296                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu5.inst        29696                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu5.data         6144                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu7.inst         7936                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu7.data         1792                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::total       2091915520                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_inst_read::system.cpu0.inst       549888                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_inst_read::system.cpu1.inst       318464                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_inst_read::system.cpu2.inst       380928                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_inst_read::system.cpu3.inst       314624                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_inst_read::system.cpu5.inst        29696                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_inst_read::system.cpu7.inst         7936                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_inst_read::total      1601536                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_written::writebacks      1861120                       # Number of bytes written to this memory
system.mem_ctrls06.bytes_written::total       1861120                       # Number of bytes written to this memory
system.mem_ctrls06.num_reads::system.cpu0.inst         2148                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu0.data      2041946                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu1.inst         1244                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu1.data      2044398                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu2.inst         1488                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu2.data      2117573                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu3.inst         1229                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu3.data      1961341                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu5.inst          116                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu5.data           24                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu7.inst           31                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu7.data            7                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::total           8171545                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_writes::writebacks         7270                       # Number of write requests responded to by this memory
system.mem_ctrls06.num_writes::total             7270                       # Number of write requests responded to by this memory
system.mem_ctrls06.bw_read::system.cpu0.inst        70887                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu0.data     67387180                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu1.inst        41054                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu1.data     67468099                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu2.inst        49106                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu2.data     69882981                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu3.inst        40559                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu3.data     64727098                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu5.inst         3828                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu5.data          792                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu7.inst         1023                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu7.data          231                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::total           269672838                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::system.cpu0.inst        70887                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::system.cpu1.inst        41054                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::system.cpu2.inst        49106                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::system.cpu3.inst        40559                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::system.cpu5.inst         3828                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::system.cpu7.inst         1023                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::total         206457                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_write::writebacks        239921                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_write::total             239921                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_total::writebacks        239921                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu0.inst        70887                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu0.data     67387180                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu1.inst        41054                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu1.data     67468099                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu2.inst        49106                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu2.data     69882981                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu3.inst        40559                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu3.data     64727098                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu5.inst         3828                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu5.data          792                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu7.inst         1023                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu7.data          231                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::total          269912758                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.readReqs                   8171545                       # Number of read requests accepted
system.mem_ctrls06.writeReqs                     7270                       # Number of write requests accepted
system.mem_ctrls06.readBursts                65372360                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls06.writeBursts                  58160                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls06.bytesReadDRAM           2091325216                       # Total number of bytes read from DRAM
system.mem_ctrls06.bytesReadWrQ                590304                       # Total number of bytes read from write queue
system.mem_ctrls06.bytesWritten               1704352                       # Total number of bytes written to DRAM
system.mem_ctrls06.bytesReadSys            2091915520                       # Total read bytes from the system interface side
system.mem_ctrls06.bytesWrittenSys            1861120                       # Total written bytes from the system interface side
system.mem_ctrls06.servicedByWrQ                18447                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls06.mergedWrBursts                4899                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls06.neitherReadNorWriteReqs           35                       # Number of requests that are neither read nor write
system.mem_ctrls06.perBankRdBursts::0         8200935                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::1         8257928                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::2         8270969                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::3         8244961                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::4         8255845                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::5         8261125                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::6         7890464                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::7         7971686                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::0           22231                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::1             344                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::2             896                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::3              96                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::4             864                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::5              64                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::6           22708                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::7            6058                       # Per bank write bursts
system.mem_ctrls06.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls06.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls06.totGap                7757245143000                       # Total gap between requests
system.mem_ctrls06.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls06.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls06.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls06.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls06.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls06.readPktSize::5            65372360                       # Read request sizes (log2)
system.mem_ctrls06.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls06.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls06.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls06.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls06.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls06.writePktSize::5              58160                       # Write request sizes (log2)
system.mem_ctrls06.rdQLenPdf::0               7778452                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::1               7801617                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::2               7836449                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::3               7852109                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::4               7865263                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::5               7879367                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::6               7908796                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::7               7941936                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::8                384392                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::9                361374                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::10               327773                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::11               312633                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::12               299774                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::13               286066                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::14               257281                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::15               225087                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::16                 6967                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::17                 6154                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::18                 4930                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::19                 4397                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::20                 4093                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::21                 3692                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::22                 3039                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::23                 2094                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::24                   48                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::25                   43                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::26                   24                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::27                   17                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::28                   15                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::29                   12                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::30                   10                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::31                    9                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::15                 2043                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::16                 2056                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::17                 2063                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::18                 2073                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::19                 2083                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::20                 2107                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::21                 2137                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::22                 2201                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::23                 2272                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::24                 2284                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::25                 2284                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::26                 2283                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::27                 2283                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::28                 2283                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::29                 2282                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::30                 2282                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::31                 2282                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::32                 2282                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::33                 2274                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::34                 2263                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::35                 2253                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::36                 2231                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::37                 2202                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::38                 2146                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::39                  312                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.bytesPerActivate::samples      8258248                       # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::mean   253.447168                       # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::gmean   251.462788                       # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::stdev    20.496416                       # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::32-63        26615      0.32%      0.32% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::64-95        35405      0.43%      0.75% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::96-127        19897      0.24%      0.99% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::128-159         1147      0.01%      1.01% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::160-191        19882      0.24%      1.25% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::192-223        35387      0.43%      1.68% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::224-255        25582      0.31%      1.98% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::256-287      8094333     98.02%    100.00% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::total      8258248                       # Bytes accessed per row activation
system.mem_ctrls06.rdPerTurnAround::samples         2282                       # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::mean 28548.810254                       # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::gmean  4571.336341                       # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::stdev 38737.988660                       # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::0-2047         1309     57.36%     57.36% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::2048-4095          166      7.27%     64.64% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::4096-6143           11      0.48%     65.12% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::6144-8191            2      0.09%     65.21% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::8192-10239            1      0.04%     65.25% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::10240-12287            3      0.13%     65.38% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::12288-14335            2      0.09%     65.47% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::14336-16383            2      0.09%     65.56% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::16384-18431            3      0.13%     65.69% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::18432-20479            1      0.04%     65.73% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::20480-22527            1      0.04%     65.78% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::22528-24575            4      0.18%     65.95% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::24576-26623            3      0.13%     66.08% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::26624-28671            2      0.09%     66.17% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::28672-30719            5      0.22%     66.39% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::30720-32767            1      0.04%     66.43% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::34816-36863            1      0.04%     66.48% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::40960-43007            3      0.13%     66.61% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::45056-47103            3      0.13%     66.74% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::47104-49151            4      0.18%     66.91% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::49152-51199            5      0.22%     67.13% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::51200-53247            4      0.18%     67.31% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::53248-55295            9      0.39%     67.70% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::55296-57343            9      0.39%     68.10% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::57344-59391            8      0.35%     68.45% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::59392-61439           10      0.44%     68.89% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::61440-63487           22      0.96%     69.85% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::63488-65535           19      0.83%     70.68% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::65536-67583           17      0.74%     71.43% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::67584-69631           23      1.01%     72.44% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::69632-71679           18      0.79%     73.23% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::71680-73727           30      1.31%     74.54% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::73728-75775           47      2.06%     76.60% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::75776-77823           42      1.84%     78.44% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::77824-79871           41      1.80%     80.24% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::79872-81919           34      1.49%     81.73% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::81920-83967           54      2.37%     84.09% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::83968-86015           29      1.27%     85.36% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::86016-88063           34      1.49%     86.85% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::88064-90111           34      1.49%     88.34% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::90112-92159           48      2.10%     90.45% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::92160-94207           65      2.85%     93.30% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::94208-96255           37      1.62%     94.92% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::96256-98303           79      3.46%     98.38% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::98304-100351           31      1.36%     99.74% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::100352-102399            6      0.26%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::total         2282                       # Reads before turning the bus around for writes
system.mem_ctrls06.wrPerTurnAround::samples         2282                       # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::mean    23.339614                       # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::gmean    23.218244                       # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::stdev     2.184176                       # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::16             90      3.94%      3.94% # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::17             50      2.19%      6.13% # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::18             45      1.97%      8.11% # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::19             38      1.67%      9.77% # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::20             15      0.66%     10.43% # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::21             24      1.05%     11.48% # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::22             35      1.53%     13.01% # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::23             66      2.89%     15.91% # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::24           1644     72.04%     87.95% # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::25            273     11.96%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::33              2      0.09%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::total         2282                       # Writes before turning the bus around for reads
system.mem_ctrls06.totQLat               1955977690763                       # Total ticks spent queuing
system.mem_ctrls06.totMemAccLat          3063726516113                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls06.totBusLat             209132521600                       # Total ticks spent in databus transfers
system.mem_ctrls06.avgQLat                   29929.01                       # Average queueing delay per DRAM burst
system.mem_ctrls06.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls06.avgMemAccLat              46879.01                       # Average memory access latency per DRAM burst
system.mem_ctrls06.avgRdBW                     269.60                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls06.avgWrBW                       0.22                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls06.avgRdBWSys                  269.67                       # Average system read bandwidth in MiByte/s
system.mem_ctrls06.avgWrBWSys                    0.24                       # Average system write bandwidth in MiByte/s
system.mem_ctrls06.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls06.busUtil                       2.70                       # Data bus utilization in percentage
system.mem_ctrls06.busUtilRead                   2.70                       # Data bus utilization in percentage for reads
system.mem_ctrls06.busUtilWrite                  0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls06.avgRdQLen                     8.30                       # Average read queue length when enqueuing
system.mem_ctrls06.avgWrQLen                    31.34                       # Average write queue length when enqueuing
system.mem_ctrls06.readRowHits               57104699                       # Number of row buffer hits during reads
system.mem_ctrls06.writeRowHits                 44227                       # Number of row buffer hits during writes
system.mem_ctrls06.readRowHitRate               87.38                       # Row buffer hit rate for reads
system.mem_ctrls06.writeRowHitRate              83.04                       # Row buffer hit rate for writes
system.mem_ctrls06.avgGap                   948455.88                       # Average gap between requests
system.mem_ctrls06.pageHitRate                  87.37                       # Row buffer hit rate, read and write combined
system.mem_ctrls06.memoryStateTime::IDLE 6469240334955                       # Time in different power states
system.mem_ctrls06.memoryStateTime::REF  681609087000                       # Time in different power states
system.mem_ctrls06.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls06.memoryStateTime::ACT  606385683030                       # Time in different power states
system.mem_ctrls06.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls06.actEnergy::0          2623500230.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls06.actEnergy::1            2618768880                       # Energy for activate commands per rank (pJ)
system.mem_ctrls06.actEnergy::2            2610576864                       # Energy for activate commands per rank (pJ)
system.mem_ctrls06.actEnergy::3            2520603792                       # Energy for activate commands per rank (pJ)
system.mem_ctrls06.preEnergy::0            1769821584                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls06.preEnergy::1            1766629800                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls06.preEnergy::2            1761103440                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls06.preEnergy::3            1700407320                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls06.readEnergy::0         17130123878.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls06.readEnergy::1          17123146560                       # Energy for read commands per rank (pJ)
system.mem_ctrls06.readEnergy::2         17070414067.199999                       # Energy for read commands per rank (pJ)
system.mem_ctrls06.readEnergy::3          16444688832                       # Energy for read commands per rank (pJ)
system.mem_ctrls06.writeEnergy::0        21591152.640000                       # Energy for write commands per rank (pJ)
system.mem_ctrls06.writeEnergy::1        7461227.520000                       # Energy for write commands per rank (pJ)
system.mem_ctrls06.writeEnergy::2        7212810.240000                       # Energy for write commands per rank (pJ)
system.mem_ctrls06.writeEnergy::3        28838799.360000                       # Energy for write commands per rank (pJ)
system.mem_ctrls06.refreshEnergy::0      407483859922.560059                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls06.refreshEnergy::1      407483859922.560059                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls06.refreshEnergy::2      407483859922.560059                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls06.refreshEnergy::3      407483859922.560059                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls06.actBackEnergy::0      136642159558.080002                       # Energy for active background per rank (pJ)
system.mem_ctrls06.actBackEnergy::1      136562136482.880005                       # Energy for active background per rank (pJ)
system.mem_ctrls06.actBackEnergy::2      136505965855.680008                       # Energy for active background per rank (pJ)
system.mem_ctrls06.actBackEnergy::3      135917991028.799988                       # Energy for active background per rank (pJ)
system.mem_ctrls06.preBackEnergy::0      1299323108928                       # Energy for precharge background per rank (pJ)
system.mem_ctrls06.preBackEnergy::1      1299393304608                       # Energy for precharge background per rank (pJ)
system.mem_ctrls06.preBackEnergy::2      1299442577088                       # Energy for precharge background per rank (pJ)
system.mem_ctrls06.preBackEnergy::3      1299958344480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls06.totalEnergy::0        1864994165254.080078                       # Total energy per rank (pJ)
system.mem_ctrls06.totalEnergy::1        1864955307480.959961                       # Total energy per rank (pJ)
system.mem_ctrls06.totalEnergy::2        1864881710047.679932                       # Total energy per rank (pJ)
system.mem_ctrls06.totalEnergy::3        1864054734174.720215                       # Total energy per rank (pJ)
system.mem_ctrls06.averagePower::0          78.847844                       # Core power per rank (mW)
system.mem_ctrls06.averagePower::1          78.846201                       # Core power per rank (mW)
system.mem_ctrls06.averagePower::2          78.843090                       # Core power per rank (mW)
system.mem_ctrls06.averagePower::3          78.808127                       # Core power per rank (mW)
system.mem_ctrls02.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls02.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls02.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls02.atomic_min_count                 0                       # atomic min count
system.mem_ctrls02.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls02.bytes_read::system.cpu0.inst      1223680                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu0.data    521265664                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu1.inst        61952                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu1.data    522080000                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu2.inst        49920                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu2.data    540140032                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu3.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu3.inst        53504                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu3.data    500799232                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu5.inst        39680                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu5.data         2048                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu7.inst         9984                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu7.data         1024                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::total       2085726976                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_inst_read::system.cpu0.inst      1223680                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_inst_read::system.cpu1.inst        61952                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_inst_read::system.cpu2.inst        49920                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_inst_read::system.cpu3.inst        53504                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_inst_read::system.cpu5.inst        39680                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_inst_read::system.cpu7.inst         9984                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_inst_read::total      1438720                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_written::writebacks       920320                       # Number of bytes written to this memory
system.mem_ctrls02.bytes_written::total        920320                       # Number of bytes written to this memory
system.mem_ctrls02.num_reads::system.cpu0.inst         4780                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu0.data      2036194                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu1.inst          242                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu1.data      2039375                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu2.inst          195                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu2.data      2109922                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu3.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu3.inst          209                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu3.data      1956247                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu5.inst          155                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu5.data            8                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu7.inst           39                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu7.data            4                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::total           8147371                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_writes::writebacks         3595                       # Number of write requests responded to by this memory
system.mem_ctrls02.num_writes::total             3595                       # Number of write requests responded to by this memory
system.mem_ctrls02.bw_read::system.cpu0.inst       157747                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu0.data     67197356                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu1.inst         7986                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu1.data     67302333                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu2.inst         6435                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu2.data     69630486                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu3.dtb.walker           33                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu3.inst         6897                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu3.data     64558989                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu5.inst         5115                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu5.data          264                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu7.inst         1287                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu7.data          132                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::total           268875061                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::system.cpu0.inst       157747                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::system.cpu1.inst         7986                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::system.cpu2.inst         6435                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::system.cpu3.inst         6897                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::system.cpu5.inst         5115                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::system.cpu7.inst         1287                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::total         185468                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_write::writebacks        118640                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_write::total             118640                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_total::writebacks        118640                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu0.inst       157747                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu0.data     67197356                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu1.inst         7986                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu1.data     67302333                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu2.inst         6435                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu2.data     69630486                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu3.dtb.walker           33                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu3.inst         6897                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu3.data     64558989                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu5.inst         5115                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu5.data          264                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu7.inst         1287                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu7.data          132                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::total          268993701                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.readReqs                   8147371                       # Number of read requests accepted
system.mem_ctrls02.writeReqs                     3595                       # Number of write requests accepted
system.mem_ctrls02.readBursts                65178968                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls02.writeBursts                  28760                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls02.bytesReadDRAM           2085008128                       # Total number of bytes read from DRAM
system.mem_ctrls02.bytesReadWrQ                718848                       # Total number of bytes read from write queue
system.mem_ctrls02.bytesWritten                311680                       # Total number of bytes written to DRAM
system.mem_ctrls02.bytesReadSys            2085726976                       # Total read bytes from the system interface side
system.mem_ctrls02.bytesWrittenSys             920320                       # Total written bytes from the system interface side
system.mem_ctrls02.servicedByWrQ                22464                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls02.mergedWrBursts               19004                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls02.neitherReadNorWriteReqs            3                       # Number of requests that are neither read nor write
system.mem_ctrls02.perBankRdBursts::0         8322120                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::1         8171920                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::2         8088290                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::3         7996905                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::4         8291838                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::5         8144392                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::6         8146623                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::7         7994416                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::0             448                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::1              80                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::2             888                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::3             385                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::4            1520                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::5              56                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::6            6243                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::7             120                       # Per bank write bursts
system.mem_ctrls02.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls02.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls02.totGap                7757238980000                       # Total gap between requests
system.mem_ctrls02.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls02.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls02.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls02.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls02.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls02.readPktSize::5            65178968                       # Read request sizes (log2)
system.mem_ctrls02.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls02.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls02.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls02.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls02.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls02.writePktSize::5              28760                       # Write request sizes (log2)
system.mem_ctrls02.rdQLenPdf::0               7757093                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::1               7780243                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::2               7814609                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::3               7830183                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::4               7843332                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::5               7857556                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::6               7887035                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::7               7919224                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::8                380687                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::9                358128                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::10               324957                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::11               309916                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::12               297120                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::13               283294                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::14               254439                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::15               223155                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::16                 6955                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::17                 6124                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::18                 4935                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::19                 4407                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::20                 4058                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::21                 3667                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::22                 3053                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::23                 2139                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::24                   50                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::25                   42                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::26                   29                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::27                   22                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::28                   18                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::29                   14                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::30                   12                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::31                    8                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::15                  362                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::16                  364                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::17                  364                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::18                  364                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::19                  366                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::20                  369                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::21                  376                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::22                  391                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::23                  401                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::24                  413                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::25                  413                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::26                  413                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::27                  413                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::28                  413                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::29                  413                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::30                  413                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::31                  412                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::32                  412                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::33                  411                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::34                  411                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::35                  411                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::36                  410                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::37                  408                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::38                  402                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::39                  231                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.bytesPerActivate::samples      8224654                       # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::mean   253.544989                       # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::gmean   251.664723                       # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::stdev    20.041641                       # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::32-63        24093      0.29%      0.29% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::64-95        34458      0.42%      0.71% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::96-127        19869      0.24%      0.95% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::128-159         1039      0.01%      0.97% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::160-191        19864      0.24%      1.21% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::192-223        34445      0.42%      1.63% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::224-255        23606      0.29%      1.91% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::256-287      8067280     98.09%    100.00% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::total      8224654                       # Bytes accessed per row activation
system.mem_ctrls02.rdPerTurnAround::samples          412                       # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::mean 157645.398058                       # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::gmean 29106.271219                       # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::stdev 360739.082627                       # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::0-65535          163     39.56%     39.56% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::65536-131071          181     43.93%     83.50% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::131072-196607           12      2.91%     86.41% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::196608-262143            9      2.18%     88.59% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::262144-327679            8      1.94%     90.53% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::327680-393215            5      1.21%     91.75% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::393216-458751            1      0.24%     91.99% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::458752-524287            3      0.73%     92.72% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::524288-589823            6      1.46%     94.17% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::589824-655359            1      0.24%     94.42% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::720896-786431            2      0.49%     94.90% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::786432-851967            2      0.49%     95.39% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::851968-917503            1      0.24%     95.63% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::983040-1.04858e+06            2      0.49%     96.12% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1.04858e+06-1.11411e+06            3      0.73%     96.84% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1.24518e+06-1.31072e+06            1      0.24%     97.09% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1.31072e+06-1.37626e+06            1      0.24%     97.33% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1.44179e+06-1.50733e+06            1      0.24%     97.57% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1.57286e+06-1.6384e+06            1      0.24%     97.82% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1.70394e+06-1.76947e+06            2      0.49%     98.30% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1.76947e+06-1.83501e+06            3      0.73%     99.03% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1.96608e+06-2.03162e+06            1      0.24%     99.27% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::2.09715e+06-2.16269e+06            1      0.24%     99.51% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::2.5559e+06-2.62144e+06            1      0.24%     99.76% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::2.94912e+06-3.01466e+06            1      0.24%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::total          412                       # Reads before turning the bus around for writes
system.mem_ctrls02.wrPerTurnAround::samples          412                       # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::mean    23.640777                       # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::gmean    23.483144                       # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::stdev     2.491267                       # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::16             23      5.58%      5.58% # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::17              6      1.46%      7.04% # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::18             11      2.67%      9.71% # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::19              7      1.70%     11.41% # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::20              3      0.73%     12.14% # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::21              1      0.24%     12.38% # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::22              1      0.24%     12.62% # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::23              5      1.21%     13.83% # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::24            154     37.38%     51.21% # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::25            201     48.79%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::total          412                       # Writes before turning the bus around for reads
system.mem_ctrls02.totQLat               1949576885256                       # Total ticks spent queuing
system.mem_ctrls02.totMemAccLat          3053979628056                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls02.totBusLat             208500812800                       # Total ticks spent in databus transfers
system.mem_ctrls02.avgQLat                   29921.45                       # Average queueing delay per DRAM burst
system.mem_ctrls02.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls02.avgMemAccLat              46871.45                       # Average memory access latency per DRAM burst
system.mem_ctrls02.avgRdBW                     268.78                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls02.avgWrBW                       0.04                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls02.avgRdBWSys                  268.88                       # Average system read bandwidth in MiByte/s
system.mem_ctrls02.avgWrBWSys                    0.12                       # Average system write bandwidth in MiByte/s
system.mem_ctrls02.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls02.busUtil                       2.69                       # Data bus utilization in percentage
system.mem_ctrls02.busUtilRead                   2.69                       # Data bus utilization in percentage for reads
system.mem_ctrls02.busUtilWrite                  0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls02.avgRdQLen                     8.30                       # Average read queue length when enqueuing
system.mem_ctrls02.avgWrQLen                    32.28                       # Average write queue length when enqueuing
system.mem_ctrls02.readRowHits               56933481                       # Number of row buffer hits during reads
system.mem_ctrls02.writeRowHits                  8109                       # Number of row buffer hits during writes
system.mem_ctrls02.readRowHitRate               87.38                       # Row buffer hit rate for reads
system.mem_ctrls02.writeRowHitRate              83.12                       # Row buffer hit rate for writes
system.mem_ctrls02.avgGap                   951695.66                       # Average gap between requests
system.mem_ctrls02.pageHitRate                  87.38                       # Row buffer hit rate, read and write combined
system.mem_ctrls02.memoryStateTime::IDLE 6471960436923                       # Time in different power states
system.mem_ctrls02.memoryStateTime::REF  681609087000                       # Time in different power states
system.mem_ctrls02.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls02.memoryStateTime::ACT  603665581062                       # Time in different power states
system.mem_ctrls02.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls02.actEnergy::0          2613822220.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls02.actEnergy::1          2540037830.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls02.actEnergy::2          2610303494.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls02.actEnergy::3          2560347619.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls02.preEnergy::0            1763292768                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls02.preEnergy::1            1713517584                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls02.preEnergy::2            1760919024                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls02.preEnergy::3          1727218632.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls02.readEnergy::0         17095097011.199999                       # Energy for read commands per rank (pJ)
system.mem_ctrls02.readEnergy::1         16614373401.600002                       # Energy for read commands per rank (pJ)
system.mem_ctrls02.readEnergy::2         17069062732.800001                       # Energy for read commands per rank (pJ)
system.mem_ctrls02.readEnergy::3         16732747699.199999                       # Energy for read commands per rank (pJ)
system.mem_ctrls02.writeEnergy::0        7046922.240000                       # Energy for write commands per rank (pJ)
system.mem_ctrls02.writeEnergy::1        7562833.920000                       # Energy for write commands per rank (pJ)
system.mem_ctrls02.writeEnergy::2        7853552.640000                       # Energy for write commands per rank (pJ)
system.mem_ctrls02.writeEnergy::3        9771632.640000                       # Energy for write commands per rank (pJ)
system.mem_ctrls02.refreshEnergy::0      407483859922.560059                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls02.refreshEnergy::1      407483859922.560059                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls02.refreshEnergy::2      407483859922.560059                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls02.refreshEnergy::3      407483859922.560059                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls02.actBackEnergy::0      136524722175.360001                       # Energy for active background per rank (pJ)
system.mem_ctrls02.actBackEnergy::1      136015122968.640015                       # Energy for active background per rank (pJ)
system.mem_ctrls02.actBackEnergy::2      136502843094.720001                       # Energy for active background per rank (pJ)
system.mem_ctrls02.actBackEnergy::3      136166042753.279999                       # Energy for active background per rank (pJ)
system.mem_ctrls02.preBackEnergy::0      1299426124176                       # Energy for precharge background per rank (pJ)
system.mem_ctrls02.preBackEnergy::1      1299873141024                       # Energy for precharge background per rank (pJ)
system.mem_ctrls02.preBackEnergy::2      1299445316352                       # Energy for precharge background per rank (pJ)
system.mem_ctrls02.preBackEnergy::3      1299740755248                       # Energy for precharge background per rank (pJ)
system.mem_ctrls02.totalEnergy::0        1864913965196.160156                       # Total energy per rank (pJ)
system.mem_ctrls02.totalEnergy::1        1864247615565.120117                       # Total energy per rank (pJ)
system.mem_ctrls02.totalEnergy::2        1864880158173.120117                       # Total energy per rank (pJ)
system.mem_ctrls02.totalEnergy::3        1864420743506.880127                       # Total energy per rank (pJ)
system.mem_ctrls02.averagePower::0          78.844453                       # Core power per rank (mW)
system.mem_ctrls02.averagePower::1          78.816281                       # Core power per rank (mW)
system.mem_ctrls02.averagePower::2          78.843024                       # Core power per rank (mW)
system.mem_ctrls02.averagePower::3          78.823601                       # Core power per rank (mW)
system.mem_ctrls15.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls15.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls15.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls15.atomic_min_count                 0                       # atomic min count
system.mem_ctrls15.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls15.bytes_read::system.cpu0.dtb.walker        35328                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu0.inst        45824                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu0.data    517974272                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu1.dtb.walker        90112                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu1.inst        38400                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu1.data    519054336                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu2.dtb.walker       100096                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu2.inst        22784                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu2.data    537431040                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu3.dtb.walker       173568                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu3.inst        40448                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu3.data    497664000                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu5.inst        28672                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu5.data          768                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu7.inst         6400                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu7.data          512                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::total       2072706560                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_inst_read::system.cpu0.inst        45824                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_inst_read::system.cpu1.inst        38400                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_inst_read::system.cpu2.inst        22784                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_inst_read::system.cpu3.inst        40448                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_inst_read::system.cpu5.inst        28672                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_inst_read::system.cpu7.inst         6400                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_inst_read::total       182528                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_written::writebacks       850176                       # Number of bytes written to this memory
system.mem_ctrls15.bytes_written::total        850176                       # Number of bytes written to this memory
system.mem_ctrls15.num_reads::system.cpu0.dtb.walker          138                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu0.inst          179                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu0.data      2023337                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu1.dtb.walker          352                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu1.inst          150                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu1.data      2027556                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu2.dtb.walker          391                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu2.inst           89                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu2.data      2099340                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu3.dtb.walker          678                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu3.inst          158                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu3.data      1944000                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu5.inst          112                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu5.data            3                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu7.inst           25                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu7.data            2                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::total           8096510                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_writes::writebacks         3321                       # Number of write requests responded to by this memory
system.mem_ctrls15.num_writes::total             3321                       # Number of write requests responded to by this memory
system.mem_ctrls15.bw_read::system.cpu0.dtb.walker         4554                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu0.inst         5907                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu0.data     66773056                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu1.dtb.walker        11617                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu1.inst         4950                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu1.data     66912289                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu2.dtb.walker        12904                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu2.inst         2937                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu2.data     69281265                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu3.dtb.walker        22375                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu3.inst         5214                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu3.data     64154820                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu5.inst         3696                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu5.data           99                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu7.inst          825                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu7.data           66                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::total           267196574                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::system.cpu0.inst         5907                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::system.cpu1.inst         4950                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::system.cpu2.inst         2937                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::system.cpu3.inst         5214                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::system.cpu5.inst         3696                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::system.cpu7.inst          825                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::total          23530                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_write::writebacks        109598                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_write::total             109598                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_total::writebacks        109598                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu0.dtb.walker         4554                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu0.inst         5907                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu0.data     66773056                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu1.dtb.walker        11617                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu1.inst         4950                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu1.data     66912289                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu2.dtb.walker        12904                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu2.inst         2937                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu2.data     69281265                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu3.dtb.walker        22375                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu3.inst         5214                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu3.data     64154820                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu5.inst         3696                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu5.data           99                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu7.inst          825                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu7.data           66                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::total          267306172                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.readReqs                   8096510                       # Number of read requests accepted
system.mem_ctrls15.writeReqs                     3321                       # Number of write requests accepted
system.mem_ctrls15.readBursts                64772080                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls15.writeBursts                  26568                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls15.bytesReadDRAM           2071997408                       # Total number of bytes read from DRAM
system.mem_ctrls15.bytesReadWrQ                709152                       # Total number of bytes read from write queue
system.mem_ctrls15.bytesWritten                216128                       # Total number of bytes written to DRAM
system.mem_ctrls15.bytesReadSys            2072706560                       # Total read bytes from the system interface side
system.mem_ctrls15.bytesWrittenSys             850176                       # Total written bytes from the system interface side
system.mem_ctrls15.servicedByWrQ                22161                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls15.mergedWrBursts               19814                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls15.neitherReadNorWriteReqs            3                       # Number of requests that are neither read nor write
system.mem_ctrls15.perBankRdBursts::0         8178994                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::1         8164799                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::2         8152888                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::3         7980732                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::4         8458302                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::5         7823153                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::6         8200520                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::7         7790531                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::0             160                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::1             256                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::2              72                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::3            2951                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::4              96                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::5            2824                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::6             152                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::7             243                       # Per bank write bursts
system.mem_ctrls15.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls15.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls15.totGap                7757237453000                       # Total gap between requests
system.mem_ctrls15.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls15.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls15.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls15.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls15.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls15.readPktSize::5            64772080                       # Read request sizes (log2)
system.mem_ctrls15.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls15.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls15.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls15.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls15.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls15.writePktSize::5              26568                       # Write request sizes (log2)
system.mem_ctrls15.rdQLenPdf::0               7710763                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::1               7733579                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::2               7767462                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::3               7782773                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::4               7795812                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::5               7809948                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::6               7838831                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::7               7871442                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::8                376124                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::9                354014                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::10               321333                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::11               306579                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::12               293878                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::13               280082                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::14               251840                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::15               220102                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::16                 6996                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::17                 6088                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::18                 4892                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::19                 4330                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::20                 3995                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::21                 3656                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::22                 3018                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::23                 2149                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::24                   76                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::25                   40                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::26                   27                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::27                   24                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::28                   21                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::29                   20                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::30                   14                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::31                   11                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::15                  262                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::16                  263                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::17                  263                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::18                  264                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::19                  264                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::20                  265                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::21                  269                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::22                  279                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::23                  280                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::24                  282                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::25                  282                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::26                  281                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::27                  281                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::28                  281                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::29                  281                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::30                  281                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::31                  281                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::32                  281                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::33                  280                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::34                  278                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::35                  278                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::36                  275                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::37                  273                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::38                  266                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::39                  164                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.bytesPerActivate::samples      8172272                       # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::mean   253.566393                       # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::gmean   251.704924                       # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::stdev    19.950929                       # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::32-63        23481      0.29%      0.29% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::64-95        34415      0.42%      0.71% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::96-127        19335      0.24%      0.95% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::128-159         1025      0.01%      0.96% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::160-191        19323      0.24%      1.19% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::192-223        34410      0.42%      1.62% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::224-255        23082      0.28%      1.90% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::256-287      8017201     98.10%    100.00% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::total      8172272                       # Bytes accessed per row activation
system.mem_ctrls15.rdPerTurnAround::samples          281                       # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::mean 230070.804270                       # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::gmean 67904.414104                       # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::stdev 416328.569607                       # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::0-65535           76     27.05%     27.05% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::65536-131071          137     48.75%     75.80% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::131072-196607            6      2.14%     77.94% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::196608-262143           11      3.91%     81.85% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::262144-327679            4      1.42%     83.27% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::327680-393215            4      1.42%     84.70% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::393216-458751            6      2.14%     86.83% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::458752-524287            2      0.71%     87.54% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::524288-589823            2      0.71%     88.26% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::589824-655359            2      0.71%     88.97% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::655360-720895            2      0.71%     89.68% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::720896-786431            4      1.42%     91.10% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::786432-851967            3      1.07%     92.17% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::851968-917503            2      0.71%     92.88% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::917504-983039            2      0.71%     93.59% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1.04858e+06-1.11411e+06            2      0.71%     94.31% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1.11411e+06-1.17965e+06            1      0.36%     94.66% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1.17965e+06-1.24518e+06            1      0.36%     95.02% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1.24518e+06-1.31072e+06            3      1.07%     96.09% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1.31072e+06-1.37626e+06            1      0.36%     96.44% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1.37626e+06-1.44179e+06            1      0.36%     96.80% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1.44179e+06-1.50733e+06            1      0.36%     97.15% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1.50733e+06-1.57286e+06            1      0.36%     97.51% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1.57286e+06-1.6384e+06            1      0.36%     97.86% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1.6384e+06-1.70394e+06            1      0.36%     98.22% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1.83501e+06-1.90054e+06            1      0.36%     98.58% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1.96608e+06-2.03162e+06            1      0.36%     98.93% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::2.09715e+06-2.16269e+06            1      0.36%     99.29% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::2.3593e+06-2.42483e+06            1      0.36%     99.64% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::2.75251e+06-2.81805e+06            1      0.36%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::total          281                       # Reads before turning the bus around for writes
system.mem_ctrls15.wrPerTurnAround::samples          281                       # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::mean    24.035587                       # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::gmean    23.939859                       # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::stdev     1.992525                       # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::16              4      1.42%      1.42% # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::17              3      1.07%      2.49% # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::18              8      2.85%      5.34% # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::19              6      2.14%      7.47% # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::21              3      1.07%      8.54% # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::22              1      0.36%      8.90% # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::23              8      2.85%     11.74% # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::24             96     34.16%     45.91% # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::25            151     53.74%     99.64% # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::33              1      0.36%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::total          281                       # Writes before turning the bus around for reads
system.mem_ctrls15.totQLat               1935948712530                       # Total ticks spent queuing
system.mem_ctrls15.totMemAccLat          3033459839580                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls15.totBusLat             207199740800                       # Total ticks spent in databus transfers
system.mem_ctrls15.avgQLat                   29898.86                       # Average queueing delay per DRAM burst
system.mem_ctrls15.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls15.avgMemAccLat              46848.86                       # Average memory access latency per DRAM burst
system.mem_ctrls15.avgRdBW                     267.11                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls15.avgWrBW                       0.03                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls15.avgRdBWSys                  267.20                       # Average system read bandwidth in MiByte/s
system.mem_ctrls15.avgWrBWSys                    0.11                       # Average system write bandwidth in MiByte/s
system.mem_ctrls15.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls15.busUtil                       2.67                       # Data bus utilization in percentage
system.mem_ctrls15.busUtilRead                   2.67                       # Data bus utilization in percentage for reads
system.mem_ctrls15.busUtilWrite                  0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls15.avgRdQLen                     8.30                       # Average read queue length when enqueuing
system.mem_ctrls15.avgWrQLen                    32.05                       # Average write queue length when enqueuing
system.mem_ctrls15.readRowHits               56578767                       # Number of row buffer hits during reads
system.mem_ctrls15.writeRowHits                  5634                       # Number of row buffer hits during writes
system.mem_ctrls15.readRowHitRate               87.38                       # Row buffer hit rate for reads
system.mem_ctrls15.writeRowHitRate              83.42                       # Row buffer hit rate for writes
system.mem_ctrls15.avgGap                   957703.62                       # Average gap between requests
system.mem_ctrls15.pageHitRate                  87.38                       # Row buffer hit rate, read and write combined
system.mem_ctrls15.memoryStateTime::IDLE 6475754540774                       # Time in different power states
system.mem_ctrls15.memoryStateTime::REF  681609087000                       # Time in different power states
system.mem_ctrls15.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls15.memoryStateTime::ACT  599871477211                       # Time in different power states
system.mem_ctrls15.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls15.actEnergy::0          2582303068.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls15.actEnergy::1          2561598950.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls15.actEnergy::2            2574267696                       # Energy for activate commands per rank (pJ)
system.mem_ctrls15.actEnergy::3          2529976377.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls15.preEnergy::0            1742029848                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls15.preEnergy::1            1728062784                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls15.preEnergy::2            1736609160                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls15.preEnergy::3            1706730096                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls15.readEnergy::0         16888157145.600002                       # Energy for read commands per rank (pJ)
system.mem_ctrls15.readEnergy::1         16747499059.199999                       # Energy for read commands per rank (pJ)
system.mem_ctrls15.readEnergy::2         16825433164.800001                       # Energy for read commands per rank (pJ)
system.mem_ctrls15.readEnergy::3         16551710323.199999                       # Energy for read commands per rank (pJ)
system.mem_ctrls15.writeEnergy::0        7170094.080000                       # Energy for write commands per rank (pJ)
system.mem_ctrls15.writeEnergy::1             8284032                       # Energy for write commands per rank (pJ)
system.mem_ctrls15.writeEnergy::2        8537425.920000                       # Energy for write commands per rank (pJ)
system.mem_ctrls15.writeEnergy::3        6663306.240000                       # Energy for write commands per rank (pJ)
system.mem_ctrls15.refreshEnergy::0      407483859922.560059                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls15.refreshEnergy::1      407483859922.560059                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls15.refreshEnergy::2      407483859922.560059                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls15.refreshEnergy::3      407483859922.560059                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls15.actBackEnergy::0      136306977396.480011                       # Energy for active background per rank (pJ)
system.mem_ctrls15.actBackEnergy::1      136164909447.360001                       # Energy for active background per rank (pJ)
system.mem_ctrls15.actBackEnergy::2      136253228238.720001                       # Energy for active background per rank (pJ)
system.mem_ctrls15.actBackEnergy::3      135947413480.320007                       # Energy for active background per rank (pJ)
system.mem_ctrls15.preBackEnergy::0      1299617128368                       # Energy for precharge background per rank (pJ)
system.mem_ctrls15.preBackEnergy::1      1299741749376                       # Energy for precharge background per rank (pJ)
system.mem_ctrls15.preBackEnergy::2      1299664276752                       # Energy for precharge background per rank (pJ)
system.mem_ctrls15.preBackEnergy::3      1299932535312                       # Energy for precharge background per rank (pJ)
system.mem_ctrls15.totalEnergy::0        1864627625843.520020                       # Total energy per rank (pJ)
system.mem_ctrls15.totalEnergy::1        1864435963571.520020                       # Total energy per rank (pJ)
system.mem_ctrls15.totalEnergy::2        1864546212360                       # Total energy per rank (pJ)
system.mem_ctrls15.totalEnergy::3        1864158888817.920166                       # Total energy per rank (pJ)
system.mem_ctrls15.averagePower::0          78.832347                       # Core power per rank (mW)
system.mem_ctrls15.averagePower::1          78.824244                       # Core power per rank (mW)
system.mem_ctrls15.averagePower::2          78.828905                       # Core power per rank (mW)
system.mem_ctrls15.averagePower::3          78.812530                       # Core power per rank (mW)
system.mem_ctrls08.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls08.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls08.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls08.atomic_min_count                 0                       # atomic min count
system.mem_ctrls08.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls08.bytes_read::system.cpu0.dtb.walker       253184                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu0.inst        89088                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu0.data    525327616                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu1.dtb.walker       245248                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu1.inst       203520                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu1.data    525881344                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu2.dtb.walker       244480                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu2.itb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu2.inst       264960                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu2.data    544669696                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu3.dtb.walker       381696                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu3.itb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu3.inst       321792                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu3.data    504699648                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu5.inst        20736                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu7.dtb.walker          512                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu7.inst         9472                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu7.data          512                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::total       2102614016                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_inst_read::system.cpu0.inst        89088                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_inst_read::system.cpu1.inst       203520                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_inst_read::system.cpu2.inst       264960                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_inst_read::system.cpu3.inst       321792                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_inst_read::system.cpu5.inst        20736                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_inst_read::system.cpu7.inst         9472                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_inst_read::total       909568                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_written::writebacks      1201152                       # Number of bytes written to this memory
system.mem_ctrls08.bytes_written::total       1201152                       # Number of bytes written to this memory
system.mem_ctrls08.num_reads::system.cpu0.dtb.walker          989                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu0.inst          348                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu0.data      2052061                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu1.dtb.walker          958                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu1.inst          795                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu1.data      2054224                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu2.dtb.walker          955                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu2.itb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu2.inst         1035                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu2.data      2127616                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu3.dtb.walker         1491                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu3.itb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu3.inst         1257                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu3.data      1971483                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu5.inst           81                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu7.dtb.walker            2                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu7.inst           37                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu7.data            2                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::total           8213336                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_writes::writebacks         4692                       # Number of write requests responded to by this memory
system.mem_ctrls08.num_writes::total             4692                       # Number of write requests responded to by this memory
system.mem_ctrls08.bw_read::system.cpu0.dtb.walker        32638                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu0.inst        11485                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu0.data     67720990                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu1.dtb.walker        31615                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu1.inst        26236                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu1.data     67792372                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu2.dtb.walker        31516                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu2.itb.walker           33                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu2.inst        34157                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu2.data     70214414                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu3.dtb.walker        49205                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu3.itb.walker           33                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu3.inst        41483                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu3.data     65061799                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu5.inst         2673                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu7.dtb.walker           66                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu7.inst         1221                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu7.data           66                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::total           271052002                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::system.cpu0.inst        11485                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::system.cpu1.inst        26236                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::system.cpu2.inst        34157                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::system.cpu3.inst        41483                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::system.cpu5.inst         2673                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::system.cpu7.inst         1221                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::total         117254                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_write::writebacks        154843                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_write::total             154843                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_total::writebacks        154843                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu0.dtb.walker        32638                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu0.inst        11485                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu0.data     67720990                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu1.dtb.walker        31615                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu1.inst        26236                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu1.data     67792372                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu2.dtb.walker        31516                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu2.itb.walker           33                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu2.inst        34157                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu2.data     70214414                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu3.dtb.walker        49205                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu3.itb.walker           33                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu3.inst        41483                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu3.data     65061799                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu5.inst         2673                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu7.dtb.walker           66                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu7.inst         1221                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu7.data           66                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::total          271206844                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.readReqs                   8213336                       # Number of read requests accepted
system.mem_ctrls08.writeReqs                     4692                       # Number of write requests accepted
system.mem_ctrls08.readBursts                65706688                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls08.writeBursts                  37536                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls08.bytesReadDRAM           2101992512                       # Total number of bytes read from DRAM
system.mem_ctrls08.bytesReadWrQ                621504                       # Total number of bytes read from write queue
system.mem_ctrls08.bytesWritten                879072                       # Total number of bytes written to DRAM
system.mem_ctrls08.bytesReadSys            2102614016                       # Total read bytes from the system interface side
system.mem_ctrls08.bytesWrittenSys            1201152                       # Total written bytes from the system interface side
system.mem_ctrls08.servicedByWrQ                19422                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls08.mergedWrBursts               10056                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls08.neitherReadNorWriteReqs          696                       # Number of requests that are neither read nor write
system.mem_ctrls08.perBankRdBursts::0         8094749                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::1         8161560                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::2         8190648                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::3         8290715                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::4         8323452                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::5         8203800                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::6         8405398                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::7         8016944                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::0              96                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::1              80                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::2             184                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::3            5456                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::4             280                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::5              96                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::6           21135                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::7             144                       # Per bank write bursts
system.mem_ctrls08.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls08.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls08.totGap                7757234604000                       # Total gap between requests
system.mem_ctrls08.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls08.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls08.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls08.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls08.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls08.readPktSize::5            65706688                       # Read request sizes (log2)
system.mem_ctrls08.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls08.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls08.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls08.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls08.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls08.writePktSize::5              37536                       # Write request sizes (log2)
system.mem_ctrls08.rdQLenPdf::0               7816487                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::1               7839874                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::2               7874874                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::3               7890567                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::4               7903836                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::5               7918225                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::6               7948108                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::7               7981168                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::8                387604                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::9                364678                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::10               330850                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::11               315666                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::12               302731                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::13               288697                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::14               259502                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::15               227286                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::16                 7277                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::17                 6265                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::18                 5078                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::19                 4565                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::20                 4233                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::21                 3878                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::22                 3193                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::23                 2347                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::24                   94                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::25                   46                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::26                   34                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::27                   29                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::28                   24                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::29                   21                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::30                   16                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::31                   13                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::15                 1009                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::16                 1010                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::17                 1012                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::18                 1020                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::19                 1024                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::20                 1030                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::21                 1037                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::22                 1105                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::23                 1150                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::24                 1181                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::25                 1181                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::26                 1181                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::27                 1181                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::28                 1181                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::29                 1181                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::30                 1181                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::31                 1181                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::32                 1180                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::33                 1179                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::34                 1171                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::35                 1166                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::36                 1162                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::37                 1156                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::38                 1115                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::39                  506                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.bytesPerActivate::samples      8295751                       # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::mean   253.487790                       # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::gmean   251.545139                       # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::stdev    20.315657                       # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::32-63        25644      0.31%      0.31% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::64-95        35672      0.43%      0.74% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::96-127        19650      0.24%      0.98% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::128-159         1182      0.01%      0.99% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::160-191        19640      0.24%      1.23% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::192-223        35625      0.43%      1.66% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::224-255        24583      0.30%      1.95% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::256-287      8133755     98.05%    100.00% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::total      8295751                       # Bytes accessed per row activation
system.mem_ctrls08.rdPerTurnAround::samples         1180                       # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::mean 55317.390678                       # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::gmean 20104.284388                       # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::stdev 50268.181917                       # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::0-16383          424     35.93%     35.93% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::16384-32767           13      1.10%     37.03% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::32768-49151            9      0.76%     37.80% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::49152-65535           66      5.59%     43.39% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::65536-81919          218     18.47%     61.86% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::81920-98303          341     28.90%     90.76% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::98304-114687          105      8.90%     99.66% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::131072-147455            1      0.08%     99.75% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::311296-327679            1      0.08%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::737280-753663            2      0.17%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::total         1180                       # Reads before turning the bus around for writes
system.mem_ctrls08.wrPerTurnAround::samples         1180                       # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::mean    23.280508                       # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::gmean    23.098078                       # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::stdev     2.678117                       # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::16             79      6.69%      6.69% # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::17             29      2.46%      9.15% # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::18             42      3.56%     12.71% # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::19             13      1.10%     13.81% # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::20             11      0.93%     14.75% # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::21             10      0.85%     15.59% # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::22              6      0.51%     16.10% # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::23             37      3.14%     19.24% # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::24            527     44.66%     63.90% # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::25            426     36.10%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::total         1180                       # Writes before turning the bus around for reads
system.mem_ctrls08.totQLat               1966171927327                       # Total ticks spent queuing
system.mem_ctrls08.totMemAccLat          3079571086027                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls08.totBusLat             210199251200                       # Total ticks spent in databus transfers
system.mem_ctrls08.avgQLat                   29932.31                       # Average queueing delay per DRAM burst
system.mem_ctrls08.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls08.avgMemAccLat              46882.31                       # Average memory access latency per DRAM burst
system.mem_ctrls08.avgRdBW                     270.97                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls08.avgWrBW                       0.11                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls08.avgRdBWSys                  271.05                       # Average system read bandwidth in MiByte/s
system.mem_ctrls08.avgWrBWSys                    0.15                       # Average system write bandwidth in MiByte/s
system.mem_ctrls08.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls08.busUtil                       2.71                       # Data bus utilization in percentage
system.mem_ctrls08.busUtilRead                   2.71                       # Data bus utilization in percentage for reads
system.mem_ctrls08.busUtilWrite                  0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls08.avgRdQLen                     8.30                       # Average read queue length when enqueuing
system.mem_ctrls08.avgWrQLen                    31.11                       # Average write queue length when enqueuing
system.mem_ctrls08.readRowHits               57396171                       # Number of row buffer hits during reads
system.mem_ctrls08.writeRowHits                 22815                       # Number of row buffer hits during writes
system.mem_ctrls08.readRowHitRate               87.38                       # Row buffer hit rate for reads
system.mem_ctrls08.writeRowHitRate              83.02                       # Row buffer hit rate for writes
system.mem_ctrls08.avgGap                   943928.96                       # Average gap between requests
system.mem_ctrls08.pageHitRate                  87.38                       # Row buffer hit rate, read and write combined
system.mem_ctrls08.memoryStateTime::IDLE 6466735580177                       # Time in different power states
system.mem_ctrls08.memoryStateTime::REF  681609087000                       # Time in different power states
system.mem_ctrls08.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls08.memoryStateTime::ACT  608890263704                       # Time in different power states
system.mem_ctrls08.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls08.actEnergy::0          2574271324.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls08.actEnergy::1            2602251792                       # Energy for activate commands per rank (pJ)
system.mem_ctrls08.actEnergy::2          2613161779.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls08.actEnergy::3          2598909062.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls08.preEnergy::0            1736611608                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls08.preEnergy::1            1755487320                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls08.preEnergy::2          1762847232.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls08.preEnergy::3            1753232304                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls08.readEnergy::0         16828810252.800001                       # Energy for read commands per rank (pJ)
system.mem_ctrls08.readEnergy::1         17011435084.800001                       # Energy for read commands per rank (pJ)
system.mem_ctrls08.readEnergy::2         17087258073.600002                       # Energy for read commands per rank (pJ)
system.mem_ctrls08.readEnergy::3          16978797888                       # Energy for read commands per rank (pJ)
system.mem_ctrls08.writeEnergy::0        6858224.640000                       # Energy for write commands per rank (pJ)
system.mem_ctrls08.writeEnergy::1        9203880.960000                       # Energy for write commands per rank (pJ)
system.mem_ctrls08.writeEnergy::2        6824632.320000                       # Energy for write commands per rank (pJ)
system.mem_ctrls08.writeEnergy::3        16706580.480000                       # Energy for write commands per rank (pJ)
system.mem_ctrls08.refreshEnergy::0      407483859922.560059                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls08.refreshEnergy::1      407483859922.560059                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls08.refreshEnergy::2      407483859922.560059                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls08.refreshEnergy::3      407483859922.560059                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls08.actBackEnergy::0      136247564171.520004                       # Energy for active background per rank (pJ)
system.mem_ctrls08.actBackEnergy::1      136446622781.759995                       # Energy for active background per rank (pJ)
system.mem_ctrls08.actBackEnergy::2      136521979499.520004                       # Energy for active background per rank (pJ)
system.mem_ctrls08.actBackEnergy::3      136453764453.119995                       # Energy for active background per rank (pJ)
system.mem_ctrls08.preBackEnergy::0      1299669245232                       # Energy for precharge background per rank (pJ)
system.mem_ctrls08.preBackEnergy::1      1299494632416                       # Energy for precharge background per rank (pJ)
system.mem_ctrls08.preBackEnergy::2      1299428530032                       # Energy for precharge background per rank (pJ)
system.mem_ctrls08.preBackEnergy::3      1299488367792                       # Energy for precharge background per rank (pJ)
system.mem_ctrls08.totalEnergy::0        1864547220736.320068                       # Total energy per rank (pJ)
system.mem_ctrls08.totalEnergy::1        1864803493198.080078                       # Total energy per rank (pJ)
system.mem_ctrls08.totalEnergy::2        1864904461171.200195                       # Total energy per rank (pJ)
system.mem_ctrls08.totalEnergy::3        1864773638002.560059                       # Total energy per rank (pJ)
system.mem_ctrls08.averagePower::0          78.828948                       # Core power per rank (mW)
system.mem_ctrls08.averagePower::1          78.839783                       # Core power per rank (mW)
system.mem_ctrls08.averagePower::2          78.844051                       # Core power per rank (mW)
system.mem_ctrls08.averagePower::3          78.838520                       # Core power per rank (mW)
system.mem_ctrls13.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls13.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls13.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls13.atomic_min_count                 0                       # atomic min count
system.mem_ctrls13.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls13.bytes_read::system.cpu0.inst       379648                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu0.data    530883840                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu1.inst       216064                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu1.data    531417856                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu2.inst       189696                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu2.data    549904128                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu3.inst       166400                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu3.data    509329664                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu5.inst        30464                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu5.data         4864                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu7.inst         4864                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu7.data          768                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::total       2122528256                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_inst_read::system.cpu0.inst       379648                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_inst_read::system.cpu1.inst       216064                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_inst_read::system.cpu2.inst       189696                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_inst_read::system.cpu3.inst       166400                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_inst_read::system.cpu5.inst        30464                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_inst_read::system.cpu7.inst         4864                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_inst_read::total       987136                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_written::writebacks      1829120                       # Number of bytes written to this memory
system.mem_ctrls13.bytes_written::total       1829120                       # Number of bytes written to this memory
system.mem_ctrls13.num_reads::system.cpu0.inst         1483                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu0.data      2073765                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu1.inst          844                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu1.data      2075851                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu2.inst          741                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu2.data      2148063                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu3.inst          650                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu3.data      1989569                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu5.inst          119                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu5.data           19                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu7.inst           19                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu7.data            3                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::total           8291126                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_writes::writebacks         7145                       # Number of write requests responded to by this memory
system.mem_ctrls13.num_writes::total             7145                       # Number of write requests responded to by this memory
system.mem_ctrls13.bw_read::system.cpu0.inst        48941                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu0.data     68437253                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu1.inst        27853                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu1.data     68506094                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu2.inst        24454                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu2.data     70889195                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu3.inst        21451                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu3.data     65658663                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu5.inst         3927                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu5.data          627                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu7.inst          627                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu7.data           99                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::total           273619184                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::system.cpu0.inst        48941                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::system.cpu1.inst        27853                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::system.cpu2.inst        24454                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::system.cpu3.inst        21451                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::system.cpu5.inst         3927                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::system.cpu7.inst          627                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::total         127254                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_write::writebacks        235795                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_write::total             235795                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_total::writebacks        235795                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu0.inst        48941                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu0.data     68437253                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu1.inst        27853                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu1.data     68506094                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu2.inst        24454                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu2.data     70889195                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu3.inst        21451                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu3.data     65658663                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu5.inst         3927                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu5.data          627                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu7.inst          627                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu7.data           99                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::total          273854980                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.readReqs                   8291126                       # Number of read requests accepted
system.mem_ctrls13.writeReqs                     7145                       # Number of write requests accepted
system.mem_ctrls13.readBursts                66329008                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls13.writeBursts                  57160                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls13.bytesReadDRAM           2121934752                       # Total number of bytes read from DRAM
system.mem_ctrls13.bytesReadWrQ                593504                       # Total number of bytes read from write queue
system.mem_ctrls13.bytesWritten               1644896                       # Total number of bytes written to DRAM
system.mem_ctrls13.bytesReadSys            2122528256                       # Total read bytes from the system interface side
system.mem_ctrls13.bytesWrittenSys            1829120                       # Total written bytes from the system interface side
system.mem_ctrls13.servicedByWrQ                18547                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls13.mergedWrBursts                5750                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls13.neitherReadNorWriteReqs           11                       # Number of requests that are neither read nor write
system.mem_ctrls13.perBankRdBursts::0         8386396                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::1         8156397                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::2         8446128                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::3         8103522                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::4         8388419                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::5         8015933                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::6         8527947                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::7         8285719                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::0             128                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::1             184                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::2             112                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::3           12458                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::4              80                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::5           11980                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::6            6059                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::7           20402                       # Per bank write bursts
system.mem_ctrls13.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls13.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls13.totGap                7757226100000                       # Total gap between requests
system.mem_ctrls13.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls13.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls13.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls13.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls13.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls13.readPktSize::5            66329008                       # Read request sizes (log2)
system.mem_ctrls13.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls13.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls13.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls13.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls13.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls13.writePktSize::5              57160                       # Write request sizes (log2)
system.mem_ctrls13.rdQLenPdf::0               7886553                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::1               7910745                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::2               7946065                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::3               7961912                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::4               7975357                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::5               7989973                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::6               8019804                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::7               8053936                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::8                394659                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::9                370992                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::10               336871                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::11               321571                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::12               308496                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::13               294277                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::14               265117                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::15               231923                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::16                 8174                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::17                 6956                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::18                 5757                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::19                 5206                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::20                 4829                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::21                 4426                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::22                 3750                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::23                 2805                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::24                   89                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::25                   50                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::26                   35                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::27                   30                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::28                   29                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::29                   28                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::30                   25                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::31                   21                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::15                 2018                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::16                 2020                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::17                 2035                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::18                 2045                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::19                 2054                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::20                 2061                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::21                 2075                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::22                 2115                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::23                 2170                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::24                 2183                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::25                 2183                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::26                 2181                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::27                 2181                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::28                 2181                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::29                 2181                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::30                 2181                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::31                 2180                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::32                 2180                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::33                 2162                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::34                 2151                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::35                 2142                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::36                 2136                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::37                 2126                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::38                 2090                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::39                  379                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.bytesPerActivate::samples      8379366                       # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::mean   253.429633                       # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::gmean   251.429522                       # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::stdev    20.569367                       # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::32-63        27407      0.33%      0.33% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::64-95        35786      0.43%      0.75% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::96-127        20470      0.24%      1.00% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::128-159         1234      0.01%      1.01% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::160-191        20464      0.24%      1.26% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::192-223        35770      0.43%      1.68% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::224-255        26281      0.31%      2.00% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::256-287      8211954     98.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::total      8379366                       # Bytes accessed per row activation
system.mem_ctrls13.rdPerTurnAround::samples         2180                       # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::mean 30382.010092                       # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::gmean  5367.092303                       # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::stdev 39674.931807                       # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::0-2047         1153     52.89%     52.89% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::2048-4095          218     10.00%     62.89% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::4096-6143           14      0.64%     63.53% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::6144-8191            2      0.09%     63.62% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::8192-10239            1      0.05%     63.67% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::10240-12287            1      0.05%     63.72% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::12288-14335            3      0.14%     63.85% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::14336-16383            1      0.05%     63.90% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::16384-18431            2      0.09%     63.99% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::20480-22527            2      0.09%     64.08% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::22528-24575            2      0.09%     64.17% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::24576-26623            3      0.14%     64.31% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::26624-28671            3      0.14%     64.45% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::28672-30719            2      0.09%     64.54% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::32768-34815            2      0.09%     64.63% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::34816-36863            2      0.09%     64.72% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::36864-38911            1      0.05%     64.77% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::40960-43007            3      0.14%     64.91% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::43008-45055            1      0.05%     64.95% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::45056-47103            2      0.09%     65.05% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::47104-49151            6      0.28%     65.32% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::49152-51199            6      0.28%     65.60% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::51200-53247            4      0.18%     65.78% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::53248-55295            9      0.41%     66.19% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::55296-57343            9      0.41%     66.61% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::57344-59391           11      0.50%     67.11% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::59392-61439            9      0.41%     67.52% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::61440-63487           12      0.55%     68.07% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::63488-65535           24      1.10%     69.17% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::65536-67583           13      0.60%     69.77% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::67584-69631           15      0.69%     70.46% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::69632-71679           25      1.15%     71.61% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::71680-73727           24      1.10%     72.71% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::73728-75775           38      1.74%     74.45% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::75776-77823           44      2.02%     76.47% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::77824-79871           41      1.88%     78.35% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::79872-81919           34      1.56%     79.91% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::81920-83967           42      1.93%     81.83% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::83968-86015           43      1.97%     83.81% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::86016-88063           25      1.15%     84.95% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::88064-90111           39      1.79%     86.74% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::90112-92159           43      1.97%     88.72% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::92160-94207           43      1.97%     90.69% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::94208-96255           65      2.98%     93.67% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::96256-98303           45      2.06%     95.73% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::98304-100351           74      3.39%     99.13% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::100352-102399           15      0.69%     99.82% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::102400-104447            4      0.18%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::total         2180                       # Reads before turning the bus around for writes
system.mem_ctrls13.wrPerTurnAround::samples         2180                       # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::mean    23.579358                       # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::gmean    23.479559                       # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::stdev     1.976604                       # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::16             75      3.44%      3.44% # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::17             31      1.42%      4.86% # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::18             32      1.47%      6.33% # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::19             20      0.92%      7.25% # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::20             12      0.55%      7.80% # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::21             16      0.73%      8.53% # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::22             21      0.96%      9.50% # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::23             33      1.51%     11.01% # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::24           1591     72.98%     83.99% # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::25            347     15.92%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::32              2      0.09%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::total         2180                       # Writes before turning the bus around for reads
system.mem_ctrls13.totQLat               1985082499329                       # Total ticks spent queuing
system.mem_ctrls13.totMemAccLat          3109044813279                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls13.totBusLat             212193475200                       # Total ticks spent in databus transfers
system.mem_ctrls13.avgQLat                   29936.19                       # Average queueing delay per DRAM burst
system.mem_ctrls13.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls13.avgMemAccLat              46886.19                       # Average memory access latency per DRAM burst
system.mem_ctrls13.avgRdBW                     273.54                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls13.avgWrBW                       0.21                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls13.avgRdBWSys                  273.62                       # Average system read bandwidth in MiByte/s
system.mem_ctrls13.avgWrBWSys                    0.24                       # Average system write bandwidth in MiByte/s
system.mem_ctrls13.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls13.busUtil                       2.74                       # Data bus utilization in percentage
system.mem_ctrls13.busUtilRead                   2.74                       # Data bus utilization in percentage for reads
system.mem_ctrls13.busUtilWrite                  0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls13.avgRdQLen                     8.32                       # Average read queue length when enqueuing
system.mem_ctrls13.avgWrQLen                    31.32                       # Average write queue length when enqueuing
system.mem_ctrls13.readRowHits               57939743                       # Number of row buffer hits during reads
system.mem_ctrls13.writeRowHits                 42755                       # Number of row buffer hits during writes
system.mem_ctrls13.readRowHitRate               87.38                       # Row buffer hit rate for reads
system.mem_ctrls13.writeRowHitRate              83.16                       # Row buffer hit rate for writes
system.mem_ctrls13.avgGap                   934800.29                       # Average gap between requests
system.mem_ctrls13.pageHitRate                  87.37                       # Row buffer hit rate, read and write combined
system.mem_ctrls13.memoryStateTime::IDLE 6460674452636                       # Time in different power states
system.mem_ctrls13.memoryStateTime::REF  681609087000                       # Time in different power states
system.mem_ctrls13.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls13.memoryStateTime::ACT  614951565349                       # Time in different power states
system.mem_ctrls13.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls13.actEnergy::0          2614064140.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls13.actEnergy::1          2624675356.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls13.actEnergy::2          2605186886.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls13.actEnergy::3          2663692214.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls13.preEnergy::0            1763455968                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls13.preEnergy::1            1770614328                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls13.preEnergy::2            1757467344                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls13.preEnergy::3            1796935224                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls13.readEnergy::0         17093332838.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls13.readEnergy::1         17156972851.199999                       # Energy for read commands per rank (pJ)
system.mem_ctrls13.readEnergy::2         17018146329.600002                       # Energy for read commands per rank (pJ)
system.mem_ctrls13.readEnergy::3         17381501030.399998                       # Energy for read commands per rank (pJ)
system.mem_ctrls13.writeEnergy::0        7127377.920000                       # Energy for write commands per rank (pJ)
system.mem_ctrls13.writeEnergy::1        12704947.200000                       # Energy for write commands per rank (pJ)
system.mem_ctrls13.writeEnergy::2        19889971.200000                       # Energy for write commands per rank (pJ)
system.mem_ctrls13.writeEnergy::3        26644930.560000                       # Energy for write commands per rank (pJ)
system.mem_ctrls13.refreshEnergy::0      407483859922.560059                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls13.refreshEnergy::1      407483859922.560059                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls13.refreshEnergy::2      407483859922.560059                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls13.refreshEnergy::3      407483859922.560059                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls13.actBackEnergy::0      136526235840                       # Energy for active background per rank (pJ)
system.mem_ctrls13.actBackEnergy::1      136614587353.919998                       # Energy for active background per rank (pJ)
system.mem_ctrls13.actBackEnergy::2      136500335605.440002                       # Energy for active background per rank (pJ)
system.mem_ctrls13.actBackEnergy::3      136932067650.240005                       # Energy for active background per rank (pJ)
system.mem_ctrls13.preBackEnergy::0      1299424796400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls13.preBackEnergy::1      1299347295072                       # Energy for precharge background per rank (pJ)
system.mem_ctrls13.preBackEnergy::2      1299447515904                       # Energy for precharge background per rank (pJ)
system.mem_ctrls13.preBackEnergy::3      1299068803584                       # Energy for precharge background per rank (pJ)
system.mem_ctrls13.totalEnergy::0        1864912872487.680176                       # Total energy per rank (pJ)
system.mem_ctrls13.totalEnergy::1        1865010709831.679932                       # Total energy per rank (pJ)
system.mem_ctrls13.totalEnergy::2        1864832401963.199951                       # Total energy per rank (pJ)
system.mem_ctrls13.totalEnergy::3        1865353504556.160156                       # Total energy per rank (pJ)
system.mem_ctrls13.averagePower::0          78.844407                       # Core power per rank (mW)
system.mem_ctrls13.averagePower::1          78.848543                       # Core power per rank (mW)
system.mem_ctrls13.averagePower::2          78.841005                       # Core power per rank (mW)
system.mem_ctrls13.averagePower::3          78.863036                       # Core power per rank (mW)
system.mem_ctrls01.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls01.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls01.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls01.atomic_min_count                 0                       # atomic min count
system.mem_ctrls01.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls01.bytes_read::system.cpu0.inst      1024000                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu0.data    527486720                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu1.inst       145152                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu1.data    528074496                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu2.inst       203008                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu2.data    546402560                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu3.inst       210944                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu3.data    506638336                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu5.inst        27392                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu5.data         2048                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu7.inst         8960                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu7.data         1280                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::total       2110224896                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_inst_read::system.cpu0.inst      1024000                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_inst_read::system.cpu1.inst       145152                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_inst_read::system.cpu2.inst       203008                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_inst_read::system.cpu3.inst       210944                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_inst_read::system.cpu5.inst        27392                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_inst_read::system.cpu7.inst         8960                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_inst_read::total      1619456                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_written::writebacks       530688                       # Number of bytes written to this memory
system.mem_ctrls01.bytes_written::total        530688                       # Number of bytes written to this memory
system.mem_ctrls01.num_reads::system.cpu0.inst         4000                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu0.data      2060495                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu1.inst          567                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu1.data      2062791                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu2.inst          793                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu2.data      2134385                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu3.inst          824                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu3.data      1979056                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu5.inst          107                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu5.data            8                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu7.inst           35                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu7.data            5                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::total           8243066                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_writes::writebacks         2073                       # Number of write requests responded to by this memory
system.mem_ctrls01.num_writes::total             2073                       # Number of write requests responded to by this memory
system.mem_ctrls01.bw_read::system.cpu0.inst       132006                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu0.data     67999324                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu1.inst        18712                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu1.data     68075095                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu2.inst        26170                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu2.data     70437801                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu3.inst        27193                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu3.data     65311719                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu5.inst         3531                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu5.data          264                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu7.inst         1155                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu7.data          165                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::total           272033135                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::system.cpu0.inst       132006                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::system.cpu1.inst        18712                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::system.cpu2.inst        26170                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::system.cpu3.inst        27193                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::system.cpu5.inst         3531                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::system.cpu7.inst         1155                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::total         208767                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_write::writebacks         68412                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_write::total              68412                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_total::writebacks         68412                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu0.inst       132006                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu0.data     67999324                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu1.inst        18712                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu1.data     68075095                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu2.inst        26170                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu2.data     70437801                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu3.inst        27193                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu3.data     65311719                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu5.inst         3531                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu5.data          264                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu7.inst         1155                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu7.data          165                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::total          272101547                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.readReqs                   8243066                       # Number of read requests accepted
system.mem_ctrls01.writeReqs                     2073                       # Number of write requests accepted
system.mem_ctrls01.readBursts                65944528                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls01.writeBursts                  16584                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls01.bytesReadDRAM           2108989920                       # Total number of bytes read from DRAM
system.mem_ctrls01.bytesReadWrQ               1234976                       # Total number of bytes read from write queue
system.mem_ctrls01.bytesWritten                144608                       # Total number of bytes written to DRAM
system.mem_ctrls01.bytesReadSys            2110224896                       # Total read bytes from the system interface side
system.mem_ctrls01.bytesWrittenSys             530688                       # Total written bytes from the system interface side
system.mem_ctrls01.servicedByWrQ                38593                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls01.mergedWrBursts               12065                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls01.neitherReadNorWriteReqs            4                       # Number of requests that are neither read nor write
system.mem_ctrls01.perBankRdBursts::0         8366751                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::1         8391666                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::2         7965410                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::3         8157197                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::4         8333646                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::5         8286399                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::6         8081777                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::7         8323089                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::0             128                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::1              96                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::2             710                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::3              80                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::4            1077                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::5             120                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::6            1298                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::7            1010                       # Per bank write bursts
system.mem_ctrls01.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls01.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls01.totGap                7757249757000                       # Total gap between requests
system.mem_ctrls01.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls01.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls01.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls01.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls01.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls01.readPktSize::5            65944528                       # Read request sizes (log2)
system.mem_ctrls01.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls01.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls01.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls01.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls01.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls01.writePktSize::5              16584                       # Write request sizes (log2)
system.mem_ctrls01.rdQLenPdf::0               7842246                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::1               7865046                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::2               7899791                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::3               7915172                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::4               7928547                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::5               7943124                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::6               7973048                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::7               8006662                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::8                389782                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::9                366861                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::10               333410                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::11               318232                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::12               305214                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::13               290994                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::14               261606                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::15               228962                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::16                 7202                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::17                 6400                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::18                 5118                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::19                 4614                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::20                 4251                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::21                 3897                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::22                 3257                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::23                 2299                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::24                   54                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::25                   45                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::26                   25                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::27                   19                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::28                   18                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::29                   15                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::30                   14                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::31                   10                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::15                  177                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::16                  177                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::17                  178                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::18                  179                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::19                  179                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::20                  179                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::21                  181                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::22                  184                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::23                  186                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::24                  190                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::25                  190                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::26                  190                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::27                  190                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::28                  190                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::29                  190                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::30                  190                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::31                  190                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::32                  190                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::33                  187                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::34                  186                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::35                  186                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::36                  186                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::37                  184                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::38                  180                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::39                   80                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.bytesPerActivate::samples      8319604                       # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::mean   253.513812                       # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::gmean   251.610071                       # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::stdev    20.172757                       # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::32-63        24528      0.29%      0.29% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::64-95        35668      0.43%      0.72% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::96-127        20240      0.24%      0.97% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::128-159         1166      0.01%      0.98% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::160-191        19918      0.24%      1.22% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::192-223        35778      0.43%      1.65% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::224-255        23500      0.28%      1.93% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::256-287      8158806     98.07%    100.00% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::total      8319604                       # Bytes accessed per row activation
system.mem_ctrls01.rdPerTurnAround::samples          190                       # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::mean 346061.636842                       # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::gmean 70539.631115                       # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::stdev 718219.422035                       # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::0-65535           51     26.84%     26.84% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::65536-131071           85     44.74%     71.58% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::131072-196607            7      3.68%     75.26% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::196608-262143            6      3.16%     78.42% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::262144-327679            5      2.63%     81.05% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::327680-393215            4      2.11%     83.16% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::393216-458751            2      1.05%     84.21% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::458752-524287            1      0.53%     84.74% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::524288-589823            2      1.05%     85.79% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::655360-720895            1      0.53%     86.32% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::720896-786431            2      1.05%     87.37% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::786432-851967            1      0.53%     87.89% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::851968-917503            1      0.53%     88.42% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::917504-983039            1      0.53%     88.95% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::983040-1.04858e+06            2      1.05%     90.00% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1.04858e+06-1.11411e+06            1      0.53%     90.53% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1.11411e+06-1.17965e+06            1      0.53%     91.05% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1.17965e+06-1.24518e+06            1      0.53%     91.58% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1.31072e+06-1.37626e+06            1      0.53%     92.11% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1.50733e+06-1.57286e+06            1      0.53%     92.63% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1.57286e+06-1.6384e+06            1      0.53%     93.16% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1.6384e+06-1.70394e+06            1      0.53%     93.68% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1.70394e+06-1.76947e+06            1      0.53%     94.21% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1.83501e+06-1.90054e+06            1      0.53%     94.74% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::2.16269e+06-2.22822e+06            1      0.53%     95.26% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::2.29376e+06-2.3593e+06            1      0.53%     95.79% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::2.3593e+06-2.42483e+06            1      0.53%     96.32% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::2.42483e+06-2.49037e+06            2      1.05%     97.37% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::2.5559e+06-2.62144e+06            1      0.53%     97.89% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::3.14573e+06-3.21126e+06            1      0.53%     98.42% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::3.73555e+06-3.80109e+06            1      0.53%     98.95% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::3.80109e+06-3.86662e+06            1      0.53%     99.47% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::4.12877e+06-4.1943e+06            1      0.53%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::total          190                       # Reads before turning the bus around for writes
system.mem_ctrls01.wrPerTurnAround::samples          190                       # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::mean    23.784211                       # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::gmean    23.678456                       # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::stdev     2.047263                       # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::16              6      3.16%      3.16% # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::17              2      1.05%      4.21% # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::18              5      2.63%      6.84% # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::19              2      1.05%      7.89% # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::22              3      1.58%      9.47% # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::23              5      2.63%     12.11% # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::24             95     50.00%     62.11% # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::25             72     37.89%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::total          190                       # Writes before turning the bus around for reads
system.mem_ctrls01.totQLat               1970368860396                       # Total ticks spent queuing
system.mem_ctrls01.totMemAccLat          3087474458646                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls01.totBusLat             210898992000                       # Total ticks spent in databus transfers
system.mem_ctrls01.avgQLat                   29896.68                       # Average queueing delay per DRAM burst
system.mem_ctrls01.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls01.avgMemAccLat              46846.68                       # Average memory access latency per DRAM burst
system.mem_ctrls01.avgRdBW                     271.87                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls01.avgWrBW                       0.02                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls01.avgRdBWSys                  272.03                       # Average system read bandwidth in MiByte/s
system.mem_ctrls01.avgWrBWSys                    0.07                       # Average system write bandwidth in MiByte/s
system.mem_ctrls01.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls01.busUtil                       2.72                       # Data bus utilization in percentage
system.mem_ctrls01.busUtilRead                   2.72                       # Data bus utilization in percentage for reads
system.mem_ctrls01.busUtilWrite                  0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls01.avgRdQLen                     8.30                       # Average read queue length when enqueuing
system.mem_ctrls01.avgWrQLen                    29.34                       # Average write queue length when enqueuing
system.mem_ctrls01.readRowHits               57587074                       # Number of row buffer hits during reads
system.mem_ctrls01.writeRowHits                  3776                       # Number of row buffer hits during writes
system.mem_ctrls01.readRowHitRate               87.38                       # Row buffer hit rate for reads
system.mem_ctrls01.writeRowHitRate              83.56                       # Row buffer hit rate for writes
system.mem_ctrls01.avgGap                   940827.04                       # Average gap between requests
system.mem_ctrls01.pageHitRate                  87.38                       # Row buffer hit rate, read and write combined
system.mem_ctrls01.memoryStateTime::IDLE 6465332588214                       # Time in different power states
system.mem_ctrls01.memoryStateTime::REF  681609087000                       # Time in different power states
system.mem_ctrls01.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls01.memoryStateTime::ACT  610293429771                       # Time in different power states
system.mem_ctrls01.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls01.actEnergy::0            2648878848                       # Energy for activate commands per rank (pJ)
system.mem_ctrls01.actEnergy::1          2554014153.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls01.actEnergy::2          2640279196.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls01.actEnergy::3          2599706188.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls01.preEnergy::0            1786942080                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls01.preEnergy::1            1722946056                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls01.preEnergy::2            1781140728                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls01.preEnergy::3            1753770048                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls01.readEnergy::0         17322019852.800003                       # Energy for read commands per rank (pJ)
system.mem_ctrls01.readEnergy::1          16699378176                       # Energy for read commands per rank (pJ)
system.mem_ctrls01.readEnergy::2         17265079603.200001                       # Energy for read commands per rank (pJ)
system.mem_ctrls01.readEnergy::3         17002272268.800001                       # Energy for read commands per rank (pJ)
system.mem_ctrls01.writeEnergy::0        6754959.360000                       # Energy for write commands per rank (pJ)
system.mem_ctrls01.writeEnergy::1        7434270.720000                       # Energy for write commands per rank (pJ)
system.mem_ctrls01.writeEnergy::2        7749043.200000                       # Energy for write commands per rank (pJ)
system.mem_ctrls01.writeEnergy::3        8405130.240000                       # Energy for write commands per rank (pJ)
system.mem_ctrls01.refreshEnergy::0      407483859922.560059                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls01.refreshEnergy::1      407483859922.560059                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls01.refreshEnergy::2      407483859922.560059                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls01.refreshEnergy::3      407483859922.560059                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls01.actBackEnergy::0      136766291440.320007                       # Energy for active background per rank (pJ)
system.mem_ctrls01.actBackEnergy::1      136110732543.360001                       # Energy for active background per rank (pJ)
system.mem_ctrls01.actBackEnergy::2      136715073465.599991                       # Energy for active background per rank (pJ)
system.mem_ctrls01.actBackEnergy::3      136436826205.440002                       # Energy for active background per rank (pJ)
system.mem_ctrls01.preBackEnergy::0      1299214221312                       # Energy for precharge background per rank (pJ)
system.mem_ctrls01.preBackEnergy::1      1299789272976                       # Energy for precharge background per rank (pJ)
system.mem_ctrls01.preBackEnergy::2      1299259149360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls01.preBackEnergy::3      1299503225904                       # Energy for precharge background per rank (pJ)
system.mem_ctrls01.totalEnergy::0        1865228968415.040039                       # Total energy per rank (pJ)
system.mem_ctrls01.totalEnergy::1        1864367638098.240234                       # Total energy per rank (pJ)
system.mem_ctrls01.totalEnergy::2        1865152331319.360107                       # Total energy per rank (pJ)
system.mem_ctrls01.totalEnergy::3        1864788065667.840088                       # Total energy per rank (pJ)
system.mem_ctrls01.averagePower::0          78.857771                       # Core power per rank (mW)
system.mem_ctrls01.averagePower::1          78.821356                       # Core power per rank (mW)
system.mem_ctrls01.averagePower::2          78.854531                       # Core power per rank (mW)
system.mem_ctrls01.averagePower::3          78.839130                       # Core power per rank (mW)
system.mem_ctrls10.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls10.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls10.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls10.atomic_min_count                 0                       # atomic min count
system.mem_ctrls10.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls10.bytes_read::system.cpu0.dtb.walker         4864                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu0.inst       615168                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu0.data    523645696                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu1.dtb.walker         1792                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu1.inst       104960                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu1.data    524067072                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu2.dtb.walker         3584                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu2.itb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu2.inst       156672                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu2.data    542602496                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu3.dtb.walker         2304                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu3.itb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu3.inst       215040                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu3.data    503410944                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu5.inst        22016                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu5.data         7936                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu7.inst         3584                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu7.data         3840                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::total       2094868480                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_inst_read::system.cpu0.inst       615168                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_inst_read::system.cpu1.inst       104960                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_inst_read::system.cpu2.inst       156672                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_inst_read::system.cpu3.inst       215040                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_inst_read::system.cpu5.inst        22016                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_inst_read::system.cpu7.inst         3584                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_inst_read::total      1117440                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_written::writebacks      1964544                       # Number of bytes written to this memory
system.mem_ctrls10.bytes_written::total       1964544                       # Number of bytes written to this memory
system.mem_ctrls10.num_reads::system.cpu0.dtb.walker           19                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu0.inst         2403                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu0.data      2045491                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu1.dtb.walker            7                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu1.inst          410                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu1.data      2047137                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu2.dtb.walker           14                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu2.itb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu2.inst          612                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu2.data      2119541                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu3.dtb.walker            9                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu3.itb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu3.inst          840                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu3.data      1966449                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu5.inst           86                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu5.data           31                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu7.inst           14                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu7.data           15                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::total           8183080                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_writes::writebacks         7674                       # Number of write requests responded to by this memory
system.mem_ctrls10.num_writes::total             7674                       # Number of write requests responded to by this memory
system.mem_ctrls10.bw_read::system.cpu0.dtb.walker          627                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu0.inst        79302                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu0.data     67504170                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu1.dtb.walker          231                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu1.inst        13531                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu1.data     67558490                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu2.dtb.walker          462                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu2.itb.walker           33                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu2.inst        20197                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu2.data     69947927                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu3.dtb.walker          297                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu3.itb.walker           33                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu3.inst        27721                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu3.data     64895669                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu5.inst         2838                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu5.data         1023                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu7.inst          462                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu7.data          495                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::total           270053510                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::system.cpu0.inst        79302                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::system.cpu1.inst        13531                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::system.cpu2.inst        20197                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::system.cpu3.inst        27721                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::system.cpu5.inst         2838                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::system.cpu7.inst          462                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::total         144051                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_write::writebacks        253253                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_write::total             253253                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_total::writebacks        253253                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu0.dtb.walker          627                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu0.inst        79302                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu0.data     67504170                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu1.dtb.walker          231                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu1.inst        13531                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu1.data     67558490                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu2.dtb.walker          462                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu2.itb.walker           33                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu2.inst        20197                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu2.data     69947927                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu3.dtb.walker          297                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu3.itb.walker           33                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu3.inst        27721                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu3.data     64895669                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu5.inst         2838                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu5.data         1023                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu7.inst          462                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu7.data          495                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::total          270306763                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.readReqs                   8183080                       # Number of read requests accepted
system.mem_ctrls10.writeReqs                     7674                       # Number of write requests accepted
system.mem_ctrls10.readBursts                65464640                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls10.writeBursts                  61392                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls10.bytesReadDRAM           2094278176                       # Total number of bytes read from DRAM
system.mem_ctrls10.bytesReadWrQ                590304                       # Total number of bytes read from write queue
system.mem_ctrls10.bytesWritten               1803584                       # Total number of bytes written to DRAM
system.mem_ctrls10.bytesReadSys            2094868480                       # Total read bytes from the system interface side
system.mem_ctrls10.bytesWrittenSys            1964544                       # Total written bytes from the system interface side
system.mem_ctrls10.servicedByWrQ                18447                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls10.mergedWrBursts                5030                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls10.neitherReadNorWriteReqs           12                       # Number of requests that are neither read nor write
system.mem_ctrls10.perBankRdBursts::0         8286338                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::1         8001456                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::2         8183599                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::3         8024495                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::4         8104576                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::5         8553763                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::6         8023914                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::7         8268052                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::0           22348                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::1              56                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::2            5863                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::3            6065                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::4              88                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::5              48                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::6              80                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::7           21814                       # Per bank write bursts
system.mem_ctrls10.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls10.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls10.totGap                7757235101000                       # Total gap between requests
system.mem_ctrls10.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls10.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls10.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls10.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls10.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls10.readPktSize::5            65464640                       # Read request sizes (log2)
system.mem_ctrls10.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls10.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls10.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls10.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls10.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls10.writePktSize::5              61392                       # Write request sizes (log2)
system.mem_ctrls10.rdQLenPdf::0               7790023                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::1               7813041                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::2               7847316                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::3               7863007                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::4               7876162                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::5               7890330                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::6               7919968                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::7               7953155                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::8                383701                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::9                361048                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::10               327960                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::11               312770                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::12               299953                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::13               286192                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::14               257253                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::15               224974                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::16                 7537                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::17                 6540                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::18                 5342                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::19                 4842                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::20                 4502                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::21                 4090                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::22                 3394                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::23                 2485                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::24                  144                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::25                   89                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::26                   76                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::27                   72                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::28                   64                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::29                   60                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::30                   56                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::31                   47                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::15                 2171                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::16                 2177                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::17                 2186                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::18                 2197                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::19                 2206                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::20                 2233                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::21                 2260                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::22                 2321                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::23                 2404                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::24                 2415                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::25                 2416                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::26                 2416                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::27                 2416                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::28                 2416                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::29                 2416                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::30                 2416                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::31                 2416                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::32                 2416                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::33                 2405                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::34                 2394                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::35                 2384                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::36                 2357                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::37                 2330                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::38                 2273                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::39                  321                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.bytesPerActivate::samples      8269391                       # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::mean   253.474743                       # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::gmean   251.511103                       # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::stdev    20.388305                       # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::32-63        26337      0.32%      0.32% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::64-95        35211      0.43%      0.74% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::96-127        19529      0.24%      0.98% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::128-159         1273      0.02%      1.00% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::160-191        19512      0.24%      1.23% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::192-223        35196      0.43%      1.66% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::224-255        25283      0.31%      1.96% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::256-287      8107050     98.04%    100.00% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::total      8269391                       # Bytes accessed per row activation
system.mem_ctrls10.rdPerTurnAround::samples         2415                       # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::mean 27014.884058                       # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::gmean  3995.392103                       # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::stdev 38375.539318                       # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::0-2047         1489     61.66%     61.66% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::2048-4095          124      5.13%     66.79% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::4096-6143           15      0.62%     67.41% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::6144-8191            1      0.04%     67.45% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::10240-12287            3      0.12%     67.58% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::12288-14335            3      0.12%     67.70% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::16384-18431            1      0.04%     67.74% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::18432-20479            2      0.08%     67.83% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::20480-22527            3      0.12%     67.95% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::22528-24575            1      0.04%     67.99% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::26624-28671            1      0.04%     68.03% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::28672-30719            2      0.08%     68.12% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::32768-34815            5      0.21%     68.32% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::36864-38911            1      0.04%     68.36% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::38912-40959            1      0.04%     68.41% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::40960-43007            3      0.12%     68.53% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::43008-45055            1      0.04%     68.57% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::45056-47103            3      0.12%     68.70% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::47104-49151            3      0.12%     68.82% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::49152-51199            6      0.25%     69.07% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::51200-53247            8      0.33%     69.40% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::53248-55295            7      0.29%     69.69% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::55296-57343           10      0.41%     70.10% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::57344-59391            2      0.08%     70.19% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::59392-61439           12      0.50%     70.68% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::61440-63487           17      0.70%     71.39% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::63488-65535           22      0.91%     72.30% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::65536-67583           12      0.50%     72.80% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::67584-69631           20      0.83%     73.62% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::69632-71679           18      0.75%     74.37% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::71680-73727           33      1.37%     75.73% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::73728-75775           48      1.99%     77.72% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::75776-77823           41      1.70%     79.42% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::77824-79871           39      1.61%     81.04% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::79872-81919           41      1.70%     82.73% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::81920-83967           42      1.74%     84.47% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::83968-86015           30      1.24%     85.71% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::86016-88063           35      1.45%     87.16% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::88064-90111           42      1.74%     88.90% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::90112-92159           46      1.90%     90.81% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::92160-94207           49      2.03%     92.84% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::94208-96255           56      2.32%     95.16% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::96256-98303           67      2.77%     97.93% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::98304-100351           49      2.03%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::100352-102399            1      0.04%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::total         2415                       # Reads before turning the bus around for writes
system.mem_ctrls10.wrPerTurnAround::samples         2415                       # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::mean    23.338302                       # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::gmean    23.217735                       # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::stdev     2.172034                       # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::16             98      4.06%      4.06% # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::17             55      2.28%      6.34% # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::18             37      1.53%      7.87% # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::19             41      1.70%      9.57% # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::20             15      0.62%     10.19% # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::21             38      1.57%     11.76% # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::22             32      1.33%     13.08% # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::23             60      2.48%     15.57% # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::24           1750     72.46%     88.03% # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::25            288     11.93%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::32              1      0.04%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::total         2415                       # Writes before turning the bus around for reads
system.mem_ctrls10.totQLat               1959285322670                       # Total ticks spent queuing
system.mem_ctrls10.totMemAccLat          3068598294020                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls10.totBusLat             209427817600                       # Total ticks spent in databus transfers
system.mem_ctrls10.avgQLat                   29937.35                       # Average queueing delay per DRAM burst
system.mem_ctrls10.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls10.avgMemAccLat              46887.35                       # Average memory access latency per DRAM burst
system.mem_ctrls10.avgRdBW                     269.98                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls10.avgWrBW                       0.23                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls10.avgRdBWSys                  270.05                       # Average system read bandwidth in MiByte/s
system.mem_ctrls10.avgWrBWSys                    0.25                       # Average system write bandwidth in MiByte/s
system.mem_ctrls10.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls10.busUtil                       2.70                       # Data bus utilization in percentage
system.mem_ctrls10.busUtilRead                   2.70                       # Data bus utilization in percentage for reads
system.mem_ctrls10.busUtilWrite                  0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls10.avgRdQLen                     8.30                       # Average read queue length when enqueuing
system.mem_ctrls10.avgWrQLen                    31.01                       # Average write queue length when enqueuing
system.mem_ctrls10.readRowHits               57186327                       # Number of row buffer hits during reads
system.mem_ctrls10.writeRowHits                 46837                       # Number of row buffer hits during writes
system.mem_ctrls10.readRowHitRate               87.38                       # Row buffer hit rate for reads
system.mem_ctrls10.writeRowHitRate              83.10                       # Row buffer hit rate for writes
system.mem_ctrls10.avgGap                   947072.16                       # Average gap between requests
system.mem_ctrls10.pageHitRate                  87.38                       # Row buffer hit rate, read and write combined
system.mem_ctrls10.memoryStateTime::IDLE 6468376887990                       # Time in different power states
system.mem_ctrls10.memoryStateTime::REF  681609087000                       # Time in different power states
system.mem_ctrls10.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls10.memoryStateTime::ACT  607249129995                       # Time in different power states
system.mem_ctrls10.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls10.actEnergy::0          2573474198.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls10.actEnergy::1          2569163788.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls10.actEnergy::2          2655296985.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls10.actEnergy::3          2567247177.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls10.preEnergy::0            1736073864                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls10.preEnergy::1            1733166048                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls10.preEnergy::2            1791271776                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls10.preEnergy::3            1731873096                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls10.readEnergy::0         16801775078.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls10.readEnergy::1          16788497856                       # Energy for read commands per rank (pJ)
system.mem_ctrls10.readEnergy::2         17362012262.399998                       # Energy for read commands per rank (pJ)
system.mem_ctrls10.readEnergy::3         16761015398.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls10.writeEnergy::0        21260206.080000                       # Energy for write commands per rank (pJ)
system.mem_ctrls10.writeEnergy::1        16469360.640000                       # Energy for write commands per rank (pJ)
system.mem_ctrls10.writeEnergy::2        6771548.160000                       # Energy for write commands per rank (pJ)
system.mem_ctrls10.writeEnergy::3        21448488.960000                       # Energy for write commands per rank (pJ)
system.mem_ctrls10.refreshEnergy::0      407483859922.560059                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls10.refreshEnergy::1      407483859922.560059                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls10.refreshEnergy::2      407483859922.560059                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls10.refreshEnergy::3      407483859922.560059                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls10.actBackEnergy::0      136286571159.360001                       # Energy for active background per rank (pJ)
system.mem_ctrls10.actBackEnergy::1      136226684168.640015                       # Energy for active background per rank (pJ)
system.mem_ctrls10.actBackEnergy::2      136814190647.040009                       # Energy for active background per rank (pJ)
system.mem_ctrls10.actBackEnergy::3      136253784686.399994                       # Energy for active background per rank (pJ)
system.mem_ctrls10.preBackEnergy::0      1299635028576                       # Energy for precharge background per rank (pJ)
system.mem_ctrls10.preBackEnergy::1      1299687561024                       # Energy for precharge background per rank (pJ)
system.mem_ctrls10.preBackEnergy::2      1299172204464                       # Energy for precharge background per rank (pJ)
system.mem_ctrls10.preBackEnergy::3      1299663788640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls10.totalEnergy::0        1864538043004.800293                       # Total energy per rank (pJ)
system.mem_ctrls10.totalEnergy::1        1864505402168.640137                       # Total energy per rank (pJ)
system.mem_ctrls10.totalEnergy::2        1865285607605.760010                       # Total energy per rank (pJ)
system.mem_ctrls10.totalEnergy::3        1864483017409.919922                       # Total energy per rank (pJ)
system.mem_ctrls10.averagePower::0          78.828560                       # Core power per rank (mW)
system.mem_ctrls10.averagePower::1          78.827180                       # Core power per rank (mW)
system.mem_ctrls10.averagePower::2          78.860165                       # Core power per rank (mW)
system.mem_ctrls10.averagePower::3          78.826234                       # Core power per rank (mW)
system.mem_ctrls07.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls07.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls07.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls07.atomic_min_count                 0                       # atomic min count
system.mem_ctrls07.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls07.bytes_read::system.cpu0.inst       704768                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu0.data    531433216                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu1.inst       400128                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu1.data    532487168                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu2.inst       468992                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu2.data    550676224                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu3.inst       546304                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu3.data    510781184                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu5.inst        27392                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu5.data        10752                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu7.inst         7424                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu7.data         4608                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::total       2127548160                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_inst_read::system.cpu0.inst       704768                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_inst_read::system.cpu1.inst       400128                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_inst_read::system.cpu2.inst       468992                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_inst_read::system.cpu3.inst       546304                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_inst_read::system.cpu5.inst        27392                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_inst_read::system.cpu7.inst         7424                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_inst_read::total      2155008                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_written::writebacks      2059776                       # Number of bytes written to this memory
system.mem_ctrls07.bytes_written::total       2059776                       # Number of bytes written to this memory
system.mem_ctrls07.num_reads::system.cpu0.inst         2753                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu0.data      2075911                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu1.inst         1563                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu1.data      2080028                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu2.inst         1832                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu2.data      2151079                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu3.inst         2134                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu3.data      1995239                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu5.inst          107                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu5.data           42                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu7.inst           29                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu7.data           18                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::total           8310735                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_writes::writebacks         8046                       # Number of write requests responded to by this memory
system.mem_ctrls07.num_writes::total             8046                       # Number of write requests responded to by this memory
system.mem_ctrls07.bw_read::system.cpu0.inst        90853                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu0.data     68508074                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu1.inst        51581                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu1.data     68643941                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu2.inst        60459                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu2.data     70988727                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu3.inst        70425                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu3.data     65845781                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu5.inst         3531                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu5.data         1386                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu7.inst          957                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu7.data          594                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::total           274266310                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::system.cpu0.inst        90853                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::system.cpu1.inst        51581                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::system.cpu2.inst        60459                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::system.cpu3.inst        70425                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::system.cpu5.inst         3531                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::system.cpu7.inst          957                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::total         277806                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_write::writebacks        265530                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_write::total             265530                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_total::writebacks        265530                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu0.inst        90853                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu0.data     68508074                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu1.inst        51581                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu1.data     68643941                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu2.inst        60459                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu2.data     70988727                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu3.inst        70425                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu3.data     65845781                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu5.inst         3531                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu5.data         1386                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu7.inst          957                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu7.data          594                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::total          274531839                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.readReqs                   8310735                       # Number of read requests accepted
system.mem_ctrls07.writeReqs                     8046                       # Number of write requests accepted
system.mem_ctrls07.readBursts                66485880                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls07.writeBursts                  64368                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls07.bytesReadDRAM           2126952864                       # Total number of bytes read from DRAM
system.mem_ctrls07.bytesReadWrQ                595296                       # Total number of bytes read from write queue
system.mem_ctrls07.bytesWritten               1902656                       # Total number of bytes written to DRAM
system.mem_ctrls07.bytesReadSys            2127548160                       # Total read bytes from the system interface side
system.mem_ctrls07.bytesWrittenSys            2059776                       # Total written bytes from the system interface side
system.mem_ctrls07.servicedByWrQ                18603                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls07.mergedWrBursts                4914                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls07.neitherReadNorWriteReqs           49                       # Number of requests that are neither read nor write
system.mem_ctrls07.perBankRdBursts::0         8409971                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::1         8273992                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::2         8245344                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::3         8318041                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::4         8267743                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::5         8146729                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::6         8323642                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::7         8481815                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::0           22257                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::1              72                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::2             920                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::3            6035                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::4             968                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::5              56                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::6           23014                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::7            6136                       # Per bank write bursts
system.mem_ctrls07.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls07.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls07.totGap                7757258304000                       # Total gap between requests
system.mem_ctrls07.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls07.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls07.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls07.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls07.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls07.readPktSize::5            66485880                       # Read request sizes (log2)
system.mem_ctrls07.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls07.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls07.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls07.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls07.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls07.writePktSize::5              64368                       # Write request sizes (log2)
system.mem_ctrls07.rdQLenPdf::0               7904100                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::1               7928240                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::2               7963816                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::3               7979667                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::4               7993375                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::5               8008097                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::6               8037971                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::7               8072275                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::8                397280                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::9                373392                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::10               339020                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::11               323673                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::12               310363                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::13               296020                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::14               266851                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::15               233574                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::16                 7613                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::17                 6672                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::18                 5463                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::19                 4956                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::20                 4546                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::21                 4165                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::22                 3466                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::23                 2442                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::24                   56                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::25                   47                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::26                   32                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::27                   28                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::28                   27                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::29                   22                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::30                   17                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::31                   11                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::15                 2291                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::16                 2305                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::17                 2318                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::18                 2334                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::19                 2345                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::20                 2366                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::21                 2392                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::22                 2448                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::23                 2536                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::24                 2547                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::25                 2547                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::26                 2546                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::27                 2545                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::28                 2545                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::29                 2545                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::30                 2545                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::31                 2546                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::32                 2546                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::33                 2530                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::34                 2514                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::35                 2505                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::36                 2483                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::37                 2457                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::38                 2408                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::39                  310                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.bytesPerActivate::samples      8399018                       # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::mean   253.464812                       # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::gmean   251.493647                       # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::stdev    20.425221                       # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::32-63        27029      0.32%      0.32% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::64-95        35292      0.42%      0.74% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::96-127        20403      0.24%      0.98% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::128-159         1184      0.01%      1.00% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::160-191        20401      0.24%      1.24% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::192-223        35257      0.42%      1.66% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::224-255        25986      0.31%      1.97% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::256-287      8233466     98.03%    100.00% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::total      8399018                       # Bytes accessed per row activation
system.mem_ctrls07.rdPerTurnAround::samples         2546                       # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::mean 26056.341320                       # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::gmean  3551.158155                       # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::stdev 38402.163744                       # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::0-2047         1620     63.63%     63.63% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::2048-4095          132      5.18%     68.81% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::4096-6143            4      0.16%     68.97% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::6144-8191            1      0.04%     69.01% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::8192-10239            2      0.08%     69.09% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::12288-14335            3      0.12%     69.21% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::14336-16383            1      0.04%     69.25% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::16384-18431            1      0.04%     69.29% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::18432-20479            1      0.04%     69.32% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::20480-22527            3      0.12%     69.44% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::24576-26623            2      0.08%     69.52% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::26624-28671            1      0.04%     69.56% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::28672-30719            3      0.12%     69.68% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::30720-32767            2      0.08%     69.76% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::32768-34815            1      0.04%     69.80% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::34816-36863            1      0.04%     69.84% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::38912-40959            1      0.04%     69.87% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::40960-43007            2      0.08%     69.95% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::43008-45055            3      0.12%     70.07% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::45056-47103            3      0.12%     70.19% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::47104-49151            2      0.08%     70.27% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::49152-51199            5      0.20%     70.46% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::51200-53247            6      0.24%     70.70% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::53248-55295            6      0.24%     70.93% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::55296-57343            7      0.27%     71.21% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::57344-59391           10      0.39%     71.60% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::59392-61439           10      0.39%     72.00% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::61440-63487            8      0.31%     72.31% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::63488-65535           25      0.98%     73.29% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::65536-67583           19      0.75%     74.04% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::67584-69631           16      0.63%     74.67% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::69632-71679           19      0.75%     75.41% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::71680-73727           18      0.71%     76.12% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::73728-75775           41      1.61%     77.73% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::75776-77823           45      1.77%     79.50% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::77824-79871           38      1.49%     80.99% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::79872-81919           46      1.81%     82.80% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::81920-83967           33      1.30%     84.09% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::83968-86015           43      1.69%     85.78% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::86016-88063           26      1.02%     86.80% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::88064-90111           36      1.41%     88.22% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::90112-92159           43      1.69%     89.91% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::92160-94207           52      2.04%     91.95% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::94208-96255           56      2.20%     94.15% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::96256-98303           51      2.00%     96.15% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::98304-100351           83      3.26%     99.41% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::100352-102399           15      0.59%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::total         2546                       # Reads before turning the bus around for writes
system.mem_ctrls07.wrPerTurnAround::samples         2546                       # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::mean    23.353496                       # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::gmean    23.236094                       # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::stdev     2.142640                       # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::16            101      3.97%      3.97% # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::17             52      2.04%      6.01% # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::18             46      1.81%      7.82% # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::19             37      1.45%      9.27% # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::20             18      0.71%      9.98% # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::21             38      1.49%     11.47% # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::22             31      1.22%     12.69% # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::23             55      2.16%     14.85% # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::24           1885     74.04%     88.88% # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::25            282     11.08%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::32              1      0.04%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::total         2546                       # Writes before turning the bus around for reads
system.mem_ctrls07.totQLat               1990837072668                       # Total ticks spent queuing
system.mem_ctrls07.totMemAccLat          3117457417818                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls07.totBusLat             212695286400                       # Total ticks spent in databus transfers
system.mem_ctrls07.avgQLat                   29952.14                       # Average queueing delay per DRAM burst
system.mem_ctrls07.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls07.avgMemAccLat              46902.14                       # Average memory access latency per DRAM burst
system.mem_ctrls07.avgRdBW                     274.19                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls07.avgWrBW                       0.25                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls07.avgRdBWSys                  274.27                       # Average system read bandwidth in MiByte/s
system.mem_ctrls07.avgWrBWSys                    0.27                       # Average system write bandwidth in MiByte/s
system.mem_ctrls07.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls07.busUtil                       2.74                       # Data bus utilization in percentage
system.mem_ctrls07.busUtilRead                   2.74                       # Data bus utilization in percentage for reads
system.mem_ctrls07.busUtilWrite                  0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls07.avgRdQLen                     8.30                       # Average read queue length when enqueuing
system.mem_ctrls07.avgWrQLen                    31.14                       # Average write queue length when enqueuing
system.mem_ctrls07.readRowHits               58078314                       # Number of row buffer hits during reads
system.mem_ctrls07.writeRowHits                 49403                       # Number of row buffer hits during writes
system.mem_ctrls07.readRowHitRate               87.38                       # Row buffer hit rate for reads
system.mem_ctrls07.writeRowHitRate              83.09                       # Row buffer hit rate for writes
system.mem_ctrls07.avgGap                   932499.40                       # Average gap between requests
system.mem_ctrls07.pageHitRate                  87.37                       # Row buffer hit rate, read and write combined
system.mem_ctrls07.memoryStateTime::IDLE 6459097179378                       # Time in different power states
system.mem_ctrls07.memoryStateTime::REF  681609087000                       # Time in different power states
system.mem_ctrls07.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls07.memoryStateTime::ACT  616528838607                       # Time in different power states
system.mem_ctrls07.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls07.actEnergy::0          2635405718.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls07.actEnergy::1          2630230444.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls07.actEnergy::2          2604134534.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls07.actEnergy::3          2683089964.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls07.preEnergy::0            1777853064                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls07.preEnergy::1            1774361808                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls07.preEnergy::2            1756757424                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls07.preEnergy::3            1810021008                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls07.readEnergy::0         17210569459.200001                       # Energy for read commands per rank (pJ)
system.mem_ctrls07.readEnergy::1         17191390694.399998                       # Energy for read commands per rank (pJ)
system.mem_ctrls07.readEnergy::2         17030637811.199999                       # Energy for read commands per rank (pJ)
system.mem_ctrls07.readEnergy::3         17512735219.200001                       # Energy for read commands per rank (pJ)
system.mem_ctrls07.writeEnergy::0        23200680.960000                       # Energy for write commands per rank (pJ)
system.mem_ctrls07.writeEnergy::1        14328990.720000                       # Energy for write commands per rank (pJ)
system.mem_ctrls07.writeEnergy::2        7209492.480000                       # Energy for write commands per rank (pJ)
system.mem_ctrls07.writeEnergy::3        29942369.280000                       # Energy for write commands per rank (pJ)
system.mem_ctrls07.refreshEnergy::0      407483859922.560059                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls07.refreshEnergy::1      407483859922.560059                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls07.refreshEnergy::2      407483859922.560059                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls07.refreshEnergy::3      407483859922.560059                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls07.actBackEnergy::0      136724571489.599991                       # Energy for active background per rank (pJ)
system.mem_ctrls07.actBackEnergy::1      136662816576.959991                       # Energy for active background per rank (pJ)
system.mem_ctrls07.actBackEnergy::2      136463694217.919998                       # Energy for active background per rank (pJ)
system.mem_ctrls07.actBackEnergy::3      137064624989.759995                       # Energy for active background per rank (pJ)
system.mem_ctrls07.preBackEnergy::0      1299250817760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls07.preBackEnergy::1      1299304988736                       # Energy for precharge background per rank (pJ)
system.mem_ctrls07.preBackEnergy::2      1299479657472                       # Energy for precharge background per rank (pJ)
system.mem_ctrls07.preBackEnergy::3      1298952525216                       # Energy for precharge background per rank (pJ)
system.mem_ctrls07.totalEnergy::0        1865106278094.720215                       # Total energy per rank (pJ)
system.mem_ctrls07.totalEnergy::1        1865061977173.439941                       # Total energy per rank (pJ)
system.mem_ctrls07.totalEnergy::2        1864825950874.560059                       # Total energy per rank (pJ)
system.mem_ctrls07.totalEnergy::3        1865536798689.600098                       # Total energy per rank (pJ)
system.mem_ctrls07.averagePower::0          78.852584                       # Core power per rank (mW)
system.mem_ctrls07.averagePower::1          78.850711                       # Core power per rank (mW)
system.mem_ctrls07.averagePower::2          78.840732                       # Core power per rank (mW)
system.mem_ctrls07.averagePower::3          78.870785                       # Core power per rank (mW)
system.pim_sys.voltage_domain.voltage               1                       # Voltage in Volts
system.pim_sys.clk_domain.clock                   500                       # Clock period in ticks
system.pim_sys.pim_memory.atomic_fadd_count            0                       # atomic fadd count
system.pim_sys.pim_memory.atomic_min_count            0                       # atomic min count
system.pim_sys.pim_memory.atomic_inc_count            0                       # atomic inc count
system.pim_sys.pim_memory.bytes_written::system.cpu7.data            1                       # Number of bytes written to this memory
system.pim_sys.pim_memory.bytes_written::total            1                       # Number of bytes written to this memory
system.pim_sys.pim_memory.num_writes::system.cpu7.data            1                       # Number of write requests responded to by this memory
system.pim_sys.pim_memory.num_writes::total            1                       # Number of write requests responded to by this memory
system.pim_sys.pim_memory.bw_write::system.cpu7.data            0                       # Write bandwidth from this memory (bytes/s)
system.pim_sys.pim_memory.bw_write::total            0                       # Write bandwidth from this memory (bytes/s)
system.pim_sys.pim_memory.bw_total::system.cpu7.data            0                       # Total bandwidth to/from this memory (bytes/s)
system.pim_sys.pim_memory.bw_total::total            0                       # Total bandwidth to/from this memory (bytes/s)
system.realview.nvmem.atomic_fadd_count             0                       # atomic fadd count
system.realview.nvmem.atomic_min_count              0                       # atomic min count
system.realview.nvmem.atomic_inc_count              0                       # atomic inc count
system.mem_ctrls00.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls00.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls00.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls00.atomic_min_count                 0                       # atomic min count
system.mem_ctrls00.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls00.bytes_read::system.cpu0.dtb.walker        36096                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu0.inst       107264                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu0.data    529851904                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu1.dtb.walker        74240                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu1.inst       254720                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu1.data    530160384                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu2.dtb.walker        84736                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu2.itb.walker          512                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu2.inst       465152                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu2.data    548406528                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu3.dtb.walker        16640                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu3.itb.walker          512                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu3.inst       454912                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu3.data    509624576                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu5.inst        26624                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu5.data        10240                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu7.inst         5888                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu7.data         1280                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::total       2119582208                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_inst_read::system.cpu0.inst       107264                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_inst_read::system.cpu1.inst       254720                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_inst_read::system.cpu2.inst       465152                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_inst_read::system.cpu3.inst       454912                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_inst_read::system.cpu5.inst        26624                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_inst_read::system.cpu7.inst         5888                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_inst_read::total      1314560                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_written::writebacks      2619136                       # Number of bytes written to this memory
system.mem_ctrls00.bytes_written::total       2619136                       # Number of bytes written to this memory
system.mem_ctrls00.num_reads::system.cpu0.dtb.walker          141                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu0.inst          419                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu0.data      2069734                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu1.dtb.walker          290                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu1.inst          995                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu1.data      2070939                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu2.dtb.walker          331                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu2.itb.walker            2                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu2.inst         1817                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu2.data      2142213                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu3.dtb.walker           65                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu3.itb.walker            2                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu3.inst         1777                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu3.data      1990721                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu5.inst          104                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu5.data           40                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu7.inst           23                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu7.data            5                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::total           8279618                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_writes::writebacks        10231                       # Number of write requests responded to by this memory
system.mem_ctrls00.num_writes::total            10231                       # Number of write requests responded to by this memory
system.mem_ctrls00.bw_read::system.cpu0.dtb.walker         4653                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu0.inst        13828                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu0.data     68304224                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu1.dtb.walker         9570                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu1.inst        32836                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu1.data     68343991                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu2.dtb.walker        10923                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu2.itb.walker           66                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu2.inst        59964                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu2.data     70696136                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu3.dtb.walker         2145                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu3.itb.walker           66                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu3.inst        58644                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu3.data     65696681                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu5.inst         3432                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu5.data         1320                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu7.inst          759                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu7.data          165                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::total           273239404                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::system.cpu0.inst        13828                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::system.cpu1.inst        32836                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::system.cpu2.inst        59964                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::system.cpu3.inst        58644                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::system.cpu5.inst         3432                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::system.cpu7.inst          759                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::total         169462                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_write::writebacks        337638                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_write::total             337638                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_total::writebacks        337638                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu0.dtb.walker         4653                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu0.inst        13828                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu0.data     68304224                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu1.dtb.walker         9570                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu1.inst        32836                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu1.data     68343991                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu2.dtb.walker        10923                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu2.itb.walker           66                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu2.inst        59964                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu2.data     70696136                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu3.dtb.walker         2145                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu3.itb.walker           66                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu3.inst        58644                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu3.data     65696681                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu5.inst         3432                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu5.data         1320                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu7.inst          759                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu7.data          165                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::total          273577041                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.readReqs                   8279618                       # Number of read requests accepted
system.mem_ctrls00.writeReqs                    10231                       # Number of write requests accepted
system.mem_ctrls00.readBursts                66236944                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls00.writeBursts                  81848                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls00.bytesReadDRAM           2118984608                       # Total number of bytes read from DRAM
system.mem_ctrls00.bytesReadWrQ                597600                       # Total number of bytes read from write queue
system.mem_ctrls00.bytesWritten               2504416                       # Total number of bytes written to DRAM
system.mem_ctrls00.bytesReadSys            2119582208                       # Total read bytes from the system interface side
system.mem_ctrls00.bytesWrittenSys            2619136                       # Total written bytes from the system interface side
system.mem_ctrls00.servicedByWrQ                18675                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls00.mergedWrBursts                3584                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls00.neitherReadNorWriteReqs            7                       # Number of requests that are neither read nor write
system.mem_ctrls00.perBankRdBursts::0         8621623                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::1         8171679                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::2         8243177                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::3         8242355                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::4         8136219                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::5         8178832                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::6         8183477                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::7         8440907                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::0             376                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::1             160                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::2           17665                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::3           23337                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::4           18743                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::5             127                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::6           11756                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::7            6099                       # Per bank write bursts
system.mem_ctrls00.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls00.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls00.totGap                7757235042000                       # Total gap between requests
system.mem_ctrls00.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls00.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls00.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls00.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls00.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls00.readPktSize::5            66236944                       # Read request sizes (log2)
system.mem_ctrls00.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls00.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls00.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls00.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls00.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls00.writePktSize::5              81848                       # Write request sizes (log2)
system.mem_ctrls00.rdQLenPdf::0               7872591                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::1               7897030                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::2               7931943                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::3               7953265                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::4               7967694                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::5               7982732                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::6               8005345                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::7               8038308                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::8                396125                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::9                372147                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::10               338510                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::11               317847                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::12               303820                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::13               289198                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::14               267077                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::15               235061                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::16                 8723                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::17                 7683                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::18                 6411                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::19                 5753                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::20                 5345                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::21                 4934                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::22                 4438                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::23                 3494                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::24                  501                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::25                  354                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::26                  338                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::27                  332                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::28                  328                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::29                  324                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::30                  315                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::31                  303                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::15                 3093                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::16                 3107                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::17                 3130                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::18                 3147                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::19                 3158                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::20                 3170                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::21                 3182                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::22                 3201                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::23                 3314                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::24                 3324                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::25                 3324                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::26                 3325                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::27                 3325                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::28                 3326                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::29                 3326                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::30                 3326                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::31                 3327                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::32                 3327                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::33                 3305                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::34                 3286                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::35                 3276                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::36                 3262                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::37                 3248                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::38                 3229                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::39                  226                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.bytesPerActivate::samples      8365237                       # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::mean   253.607761                       # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::gmean   251.704196                       # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::stdev    19.925334                       # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::32-63        28158      0.34%      0.34% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::64-95        29943      0.36%      0.69% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::96-127        19593      0.23%      0.93% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::128-159         1211      0.01%      0.94% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::160-191        19581      0.23%      1.18% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::192-223        29950      0.36%      1.54% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::224-255        27148      0.32%      1.86% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::256-287      8209653     98.14%    100.00% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::total      8365237                       # Bytes accessed per row activation
system.mem_ctrls00.rdPerTurnAround::samples         3325                       # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::mean 19877.662857                       # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::gmean  2247.694730                       # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::stdev 34858.822868                       # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::0-2047         2426     72.96%     72.96% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::2048-4095           97      2.92%     75.88% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::4096-6143            5      0.15%     76.03% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::8192-10239            1      0.03%     76.06% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::10240-12287            3      0.09%     76.15% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::12288-14335            3      0.09%     76.24% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::16384-18431            2      0.06%     76.30% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::18432-20479            2      0.06%     76.36% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::20480-22527            3      0.09%     76.45% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::22528-24575            4      0.12%     76.57% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::24576-26623            1      0.03%     76.60% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::26624-28671            1      0.03%     76.63% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::28672-30719            1      0.03%     76.66% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::32768-34815            2      0.06%     76.72% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::34816-36863            3      0.09%     76.81% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::36864-38911            2      0.06%     76.87% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::38912-40959            3      0.09%     76.96% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::40960-43007            2      0.06%     77.02% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::43008-45055            3      0.09%     77.11% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::45056-47103            3      0.09%     77.20% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::47104-49151            9      0.27%     77.47% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::49152-51199            6      0.18%     77.65% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::51200-53247            4      0.12%     77.77% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::53248-55295            8      0.24%     78.02% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::55296-57343            6      0.18%     78.20% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::57344-59391           13      0.39%     78.59% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::59392-61439           12      0.36%     78.95% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::61440-63487           12      0.36%     79.31% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::63488-65535           19      0.57%     79.88% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::65536-67583           14      0.42%     80.30% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::67584-69631           19      0.57%     80.87% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::69632-71679           19      0.57%     81.44% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::71680-73727           26      0.78%     82.23% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::73728-75775           49      1.47%     83.70% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::75776-77823           46      1.38%     85.08% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::77824-79871           43      1.29%     86.38% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::79872-81919           28      0.84%     87.22% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::81920-83967           39      1.17%     88.39% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::83968-86015           38      1.14%     89.53% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::86016-88063           36      1.08%     90.62% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::88064-90111           36      1.08%     91.70% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::90112-92159           43      1.29%     92.99% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::92160-94207           44      1.32%     94.32% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::94208-96255           58      1.74%     96.06% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::96256-98303           74      2.23%     98.29% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::98304-100351           52      1.56%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::100352-102399            5      0.15%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::total         3325                       # Reads before turning the bus around for writes
system.mem_ctrls00.wrPerTurnAround::samples         3325                       # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::mean    23.537744                       # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::gmean    23.449229                       # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::stdev     1.845940                       # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::16            129      3.88%      3.88% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::17             21      0.63%      4.51% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::18             33      0.99%      5.50% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::19             24      0.72%      6.23% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::20             18      0.54%      6.77% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::21             25      0.75%      7.52% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::22             37      1.11%      8.63% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::23             33      0.99%      9.62% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::24           2798     84.15%     93.77% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::25            206      6.20%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::32              1      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::total         3325                       # Writes before turning the bus around for reads
system.mem_ctrls00.totQLat               1983485332159                       # Total ticks spent queuing
system.mem_ctrls00.totMemAccLat          3105884991709                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls00.totBusLat             211898460800                       # Total ticks spent in databus transfers
system.mem_ctrls00.avgQLat                   29953.75                       # Average queueing delay per DRAM burst
system.mem_ctrls00.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls00.avgMemAccLat              46903.75                       # Average memory access latency per DRAM burst
system.mem_ctrls00.avgRdBW                     273.16                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls00.avgWrBW                       0.32                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls00.avgRdBWSys                  273.24                       # Average system read bandwidth in MiByte/s
system.mem_ctrls00.avgWrBWSys                    0.34                       # Average system write bandwidth in MiByte/s
system.mem_ctrls00.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls00.busUtil                       2.73                       # Data bus utilization in percentage
system.mem_ctrls00.busUtilRead                   2.73                       # Data bus utilization in percentage for reads
system.mem_ctrls00.busUtilWrite                  0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls00.avgRdQLen                     8.31                       # Average read queue length when enqueuing
system.mem_ctrls00.avgWrQLen                    31.35                       # Average write queue length when enqueuing
system.mem_ctrls00.readRowHits               57866202                       # Number of row buffer hits during reads
system.mem_ctrls00.writeRowHits                 65093                       # Number of row buffer hits during writes
system.mem_ctrls00.readRowHitRate               87.39                       # Row buffer hit rate for reads
system.mem_ctrls00.writeRowHitRate              83.17                       # Row buffer hit rate for writes
system.mem_ctrls00.avgGap                   935751.07                       # Average gap between requests
system.mem_ctrls00.pageHitRate                  87.38                       # Row buffer hit rate, read and write combined
system.mem_ctrls00.memoryStateTime::IDLE 6461403236877                       # Time in different power states
system.mem_ctrls00.memoryStateTime::REF  681609087000                       # Time in different power states
system.mem_ctrls00.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls00.memoryStateTime::ACT  614222781108                       # Time in different power states
system.mem_ctrls00.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls00.actEnergy::0          2658303446.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls00.actEnergy::1          2602063699.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls00.actEnergy::2          2578062211.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls00.actEnergy::3          2630165126.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls00.preEnergy::0            1793299944                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls00.preEnergy::1          1755360432.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls00.preEnergy::2          1739168952.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls00.preEnergy::3            1774317744                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls00.readEnergy::0          17403015552                       # Energy for read commands per rank (pJ)
system.mem_ctrls00.readEnergy::1         16989811737.600002                       # Energy for read commands per rank (pJ)
system.mem_ctrls00.readEnergy::2         16845229939.199999                       # Energy for read commands per rank (pJ)
system.mem_ctrls00.readEnergy::3         17198294630.399998                       # Energy for read commands per rank (pJ)
system.mem_ctrls00.writeEnergy::0        7723745.280000                       # Energy for write commands per rank (pJ)
system.mem_ctrls00.writeEnergy::1        35670067.200000                       # Energy for write commands per rank (pJ)
system.mem_ctrls00.writeEnergy::2        22442158.080000                       # Energy for write commands per rank (pJ)
system.mem_ctrls00.writeEnergy::3        18835338.240000                       # Energy for write commands per rank (pJ)
system.mem_ctrls00.refreshEnergy::0      407483859922.560059                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls00.refreshEnergy::1      407483859922.560059                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls00.refreshEnergy::2      407483859922.560059                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls00.refreshEnergy::3      407483859922.560059                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls00.actBackEnergy::0      136845391498.559998                       # Energy for active background per rank (pJ)
system.mem_ctrls00.actBackEnergy::1      136501370743.680008                       # Energy for active background per rank (pJ)
system.mem_ctrls00.actBackEnergy::2      136338764025.599991                       # Energy for active background per rank (pJ)
system.mem_ctrls00.actBackEnergy::3      136689673426.559998                       # Energy for active background per rank (pJ)
system.mem_ctrls00.preBackEnergy::0      1299144835296                       # Energy for precharge background per rank (pJ)
system.mem_ctrls00.preBackEnergy::1      1299446607888                       # Energy for precharge background per rank (pJ)
system.mem_ctrls00.preBackEnergy::2      1299589245360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls00.preBackEnergy::3      1299281430096                       # Energy for precharge background per rank (pJ)
system.mem_ctrls00.totalEnergy::0        1865336429404.800049                       # Total energy per rank (pJ)
system.mem_ctrls00.totalEnergy::1        1864814744490.239990                       # Total energy per rank (pJ)
system.mem_ctrls00.totalEnergy::2        1864596772568.640137                       # Total energy per rank (pJ)
system.mem_ctrls00.totalEnergy::3        1865076576284.160156                       # Total energy per rank (pJ)
system.mem_ctrls00.averagePower::0          78.862314                       # Core power per rank (mW)
system.mem_ctrls00.averagePower::1          78.840258                       # Core power per rank (mW)
system.mem_ctrls00.averagePower::2          78.831043                       # Core power per rank (mW)
system.mem_ctrls00.averagePower::3          78.851328                       # Core power per rank (mW)
system.mem_ctrls05.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls05.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls05.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls05.atomic_min_count                 0                       # atomic min count
system.mem_ctrls05.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls05.bytes_read::system.cpu0.inst        98304                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu0.data    525315584                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu1.inst       366848                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu1.data    525762304                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu2.inst       296192                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu2.data    544354816                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu3.inst       260096                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu3.data    504438016                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu5.inst        44288                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu5.data         4096                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu7.inst         8704                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu7.data         1792                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::total       2100951040                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_inst_read::system.cpu0.inst        98304                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_inst_read::system.cpu1.inst       366848                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_inst_read::system.cpu2.inst       296192                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_inst_read::system.cpu3.inst       260096                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_inst_read::system.cpu5.inst        44288                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_inst_read::system.cpu7.inst         8704                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_inst_read::total      1074432                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_written::writebacks       528896                       # Number of bytes written to this memory
system.mem_ctrls05.bytes_written::total        528896                       # Number of bytes written to this memory
system.mem_ctrls05.num_reads::system.cpu0.inst          384                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu0.data      2052014                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu1.inst         1433                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu1.data      2053759                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu2.inst         1157                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu2.data      2126386                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu3.inst         1016                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu3.data      1970461                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu5.inst          173                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu5.data           16                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu7.inst           34                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu7.data            7                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::total           8206840                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_writes::writebacks         2066                       # Number of write requests responded to by this memory
system.mem_ctrls05.num_writes::total             2066                       # Number of write requests responded to by this memory
system.mem_ctrls05.bw_read::system.cpu0.inst        12673                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu0.data     67719438                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu1.inst        47291                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu1.data     67777026                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu2.inst        38183                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu2.data     70173822                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu3.inst        33529                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu3.data     65028071                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu5.inst         5709                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu5.data          528                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu7.inst         1122                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu7.data          231                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::total           270837624                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::system.cpu0.inst        12673                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::system.cpu1.inst        47291                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::system.cpu2.inst        38183                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::system.cpu3.inst        33529                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::system.cpu5.inst         5709                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::system.cpu7.inst         1122                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::total         138507                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_write::writebacks         68181                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_write::total              68181                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_total::writebacks         68181                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu0.inst        12673                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu0.data     67719438                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu1.inst        47291                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu1.data     67777026                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu2.inst        38183                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu2.data     70173822                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu3.inst        33529                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu3.data     65028071                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu5.inst         5709                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu5.data          528                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu7.inst         1122                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu7.data          231                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::total          270905805                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.readReqs                   8206840                       # Number of read requests accepted
system.mem_ctrls05.writeReqs                     2066                       # Number of write requests accepted
system.mem_ctrls05.readBursts                65654720                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls05.writeBursts                  16528                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls05.bytesReadDRAM           2100102880                       # Total number of bytes read from DRAM
system.mem_ctrls05.bytesReadWrQ                848160                       # Total number of bytes read from write queue
system.mem_ctrls05.bytesWritten                160032                       # Total number of bytes written to DRAM
system.mem_ctrls05.bytesReadSys            2100951040                       # Total read bytes from the system interface side
system.mem_ctrls05.bytesWrittenSys             528896                       # Total written bytes from the system interface side
system.mem_ctrls05.servicedByWrQ                26505                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls05.mergedWrBursts               11519                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls05.neitherReadNorWriteReqs            5                       # Number of requests that are neither read nor write
system.mem_ctrls05.perBankRdBursts::0         8447929                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::1         8139971                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::2         8238913                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::3         7952535                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::4         8348708                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::5         8275055                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::6         8223292                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::7         8001812                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::0              56                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::1             694                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::2             702                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::3             367                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::4             716                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::5              96                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::6             812                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::7            1558                       # Per bank write bursts
system.mem_ctrls05.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls05.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls05.totGap                7757259121000                       # Total gap between requests
system.mem_ctrls05.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls05.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls05.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls05.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls05.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls05.readPktSize::5            65654720                       # Read request sizes (log2)
system.mem_ctrls05.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls05.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls05.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls05.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls05.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls05.writePktSize::5              16528                       # Write request sizes (log2)
system.mem_ctrls05.rdQLenPdf::0               7810156                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::1               7833278                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::2               7868189                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::3               7884005                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::4               7897444                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::5               7911904                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::6               7941564                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::7               7975296                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::8                386642                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::9                363764                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::10               330093                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::11               314809                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::12               301754                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::13               287683                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::14               258705                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::15               225952                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::16                 7191                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::17                 6369                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::18                 5145                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::19                 4612                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::20                 4234                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::21                 3846                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::22                 3166                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::23                 2198                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::24                   54                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::25                   44                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::26                   30                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::27                   26                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::28                   20                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::29                   17                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::30                   15                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::31                   10                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::15                  198                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::16                  198                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::17                  198                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::18                  201                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::19                  203                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::20                  203                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::21                  203                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::22                  203                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::23                  206                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::24                  207                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::25                  207                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::26                  207                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::27                  207                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::28                  207                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::29                  207                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::30                  207                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::31                  207                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::32                  207                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::33                  207                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::34                  205                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::35                  203                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::36                  203                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::37                  203                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::38                  203                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::39                  109                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.bytesPerActivate::samples      8283532                       # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::mean   253.546786                       # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::gmean   251.663943                       # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::stdev    20.044576                       # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::32-63        24376      0.29%      0.29% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::64-95        34784      0.42%      0.71% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::96-127        19766      0.24%      0.95% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::128-159         1085      0.01%      0.97% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::160-191        19769      0.24%      1.20% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::192-223        34786      0.42%      1.62% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::224-255        23655      0.29%      1.91% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::256-287      8125311     98.09%    100.00% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::total      8283532                       # Bytes accessed per row activation
system.mem_ctrls05.rdPerTurnAround::samples          207                       # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::mean 316675.202899                       # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::gmean 86728.744015                       # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::stdev 536853.022207                       # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::0-65535           49     23.67%     23.67% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::65536-131071           89     43.00%     66.67% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::131072-196607            7      3.38%     70.05% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::196608-262143           10      4.83%     74.88% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::262144-327679            6      2.90%     77.78% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::327680-393215            5      2.42%     80.19% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::393216-458751            4      1.93%     82.13% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::524288-589823            1      0.48%     82.61% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::589824-655359            5      2.42%     85.02% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::655360-720895            1      0.48%     85.51% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::720896-786431            3      1.45%     86.96% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::851968-917503            3      1.45%     88.41% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::917504-983039            1      0.48%     88.89% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::983040-1.04858e+06            2      0.97%     89.86% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1.04858e+06-1.11411e+06            1      0.48%     90.34% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1.11411e+06-1.17965e+06            1      0.48%     90.82% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1.17965e+06-1.24518e+06            1      0.48%     91.30% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1.24518e+06-1.31072e+06            2      0.97%     92.27% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1.31072e+06-1.37626e+06            2      0.97%     93.24% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1.37626e+06-1.44179e+06            2      0.97%     94.20% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1.44179e+06-1.50733e+06            3      1.45%     95.65% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1.6384e+06-1.70394e+06            1      0.48%     96.14% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1.70394e+06-1.76947e+06            1      0.48%     96.62% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1.83501e+06-1.90054e+06            2      0.97%     97.58% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1.90054e+06-1.96608e+06            1      0.48%     98.07% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::2.09715e+06-2.16269e+06            1      0.48%     98.55% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::2.62144e+06-2.68698e+06            1      0.48%     99.03% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::2.75251e+06-2.81805e+06            1      0.48%     99.52% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::3.14573e+06-3.21126e+06            1      0.48%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::total          207                       # Reads before turning the bus around for writes
system.mem_ctrls05.wrPerTurnAround::samples          207                       # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::mean    24.159420                       # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::gmean    24.097260                       # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::stdev     1.579202                       # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::16              4      1.93%      1.93% # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::17              1      0.48%      2.42% # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::19              2      0.97%      3.38% # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::20              2      0.97%      4.35% # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::21              2      0.97%      5.31% # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::22              3      1.45%      6.76% # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::24             91     43.96%     50.72% # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::25            102     49.28%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::total          207                       # Writes before turning the bus around for reads
system.mem_ctrls05.totQLat               1961306909772                       # Total ticks spent queuing
system.mem_ctrls05.totMemAccLat          3073705154022                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls05.totBusLat             210010288000                       # Total ticks spent in databus transfers
system.mem_ctrls05.avgQLat                   29885.12                       # Average queueing delay per DRAM burst
system.mem_ctrls05.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls05.avgMemAccLat              46835.12                       # Average memory access latency per DRAM burst
system.mem_ctrls05.avgRdBW                     270.73                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls05.avgWrBW                       0.02                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls05.avgRdBWSys                  270.84                       # Average system read bandwidth in MiByte/s
system.mem_ctrls05.avgWrBWSys                    0.07                       # Average system write bandwidth in MiByte/s
system.mem_ctrls05.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls05.busUtil                       2.71                       # Data bus utilization in percentage
system.mem_ctrls05.busUtilRead                   2.71                       # Data bus utilization in percentage for reads
system.mem_ctrls05.busUtilWrite                  0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls05.avgRdQLen                     8.30                       # Average read queue length when enqueuing
system.mem_ctrls05.avgWrQLen                    28.65                       # Average write queue length when enqueuing
system.mem_ctrls05.readRowHits               57345501                       # Number of row buffer hits during reads
system.mem_ctrls05.writeRowHits                  4183                       # Number of row buffer hits during writes
system.mem_ctrls05.readRowHitRate               87.38                       # Row buffer hit rate for reads
system.mem_ctrls05.writeRowHitRate              83.51                       # Row buffer hit rate for writes
system.mem_ctrls05.avgGap                   944980.87                       # Average gap between requests
system.mem_ctrls05.pageHitRate                  87.38                       # Row buffer hit rate, read and write combined
system.mem_ctrls05.memoryStateTime::IDLE 6467855694030                       # Time in different power states
system.mem_ctrls05.memoryStateTime::REF  681609087000                       # Time in different power states
system.mem_ctrls05.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls05.memoryStateTime::ACT  607770323955                       # Time in different power states
system.mem_ctrls05.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls05.actEnergy::0          2628970041.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls05.actEnergy::1          2557185724.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls05.actEnergy::2          2620845763.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls05.actEnergy::3          2561462870.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls05.preEnergy::0            1773511536                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls05.preEnergy::1            1725085608                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls05.preEnergy::2          1768030872.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls05.preEnergy::3            1727970984                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls05.readEnergy::0          17187126528                       # Energy for read commands per rank (pJ)
system.mem_ctrls05.readEnergy::1         16721921548.800001                       # Energy for read commands per rank (pJ)
system.mem_ctrls05.readEnergy::2          17137785600                       # Energy for read commands per rank (pJ)
system.mem_ctrls05.readEnergy::3         16744304179.199999                       # Energy for read commands per rank (pJ)
system.mem_ctrls05.writeEnergy::0             7216128                       # Energy for write commands per rank (pJ)
system.mem_ctrls05.writeEnergy::1        7558686.720000                       # Energy for write commands per rank (pJ)
system.mem_ctrls05.writeEnergy::2        7343861.760000                       # Energy for write commands per rank (pJ)
system.mem_ctrls05.writeEnergy::3        8154224.640000                       # Energy for write commands per rank (pJ)
system.mem_ctrls05.refreshEnergy::0      407483859922.560059                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls05.refreshEnergy::1      407483859922.560059                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls05.refreshEnergy::2      407483859922.560059                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls05.refreshEnergy::3      407483859922.560059                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls05.actBackEnergy::0      136628354194.559998                       # Energy for active background per rank (pJ)
system.mem_ctrls05.actBackEnergy::1      136133578581.119995                       # Energy for active background per rank (pJ)
system.mem_ctrls05.actBackEnergy::2      136576220480.640015                       # Energy for active background per rank (pJ)
system.mem_ctrls05.actBackEnergy::3      136167451300.799988                       # Energy for active background per rank (pJ)
system.mem_ctrls05.preBackEnergy::0      1299335218896                       # Energy for precharge background per rank (pJ)
system.mem_ctrls05.preBackEnergy::1      1299769232592                       # Energy for precharge background per rank (pJ)
system.mem_ctrls05.preBackEnergy::2      1299380950224                       # Energy for precharge background per rank (pJ)
system.mem_ctrls05.preBackEnergy::3      1299739519680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls05.totalEnergy::0        1865044257246.720215                       # Total energy per rank (pJ)
system.mem_ctrls05.totalEnergy::1        1864398422664.000244                       # Total energy per rank (pJ)
system.mem_ctrls05.totalEnergy::2        1864975036724.160156                       # Total energy per rank (pJ)
system.mem_ctrls05.totalEnergy::3        1864432723161.600098                       # Total energy per rank (pJ)
system.mem_ctrls05.averagePower::0          78.849962                       # Core power per rank (mW)
system.mem_ctrls05.averagePower::1          78.822657                       # Core power per rank (mW)
system.mem_ctrls05.averagePower::2          78.847035                       # Core power per rank (mW)
system.mem_ctrls05.averagePower::3          78.824107                       # Core power per rank (mW)
system.mem_ctrls14.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls14.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls14.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls14.atomic_min_count                 0                       # atomic min count
system.mem_ctrls14.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls14.bytes_read::system.cpu0.inst       509952                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu0.data    518397952                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu1.inst       127232                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu1.data    518909696                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu2.inst       118784                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu2.data    536915200                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu3.inst       120832                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu3.data    497830912                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu5.inst        16128                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu7.inst         5120                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu7.data          512                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::total       2072952320                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_inst_read::system.cpu0.inst       509952                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_inst_read::system.cpu1.inst       127232                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_inst_read::system.cpu2.inst       118784                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_inst_read::system.cpu3.inst       120832                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_inst_read::system.cpu5.inst        16128                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_inst_read::system.cpu7.inst         5120                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_inst_read::total       898048                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_written::writebacks      1621760                       # Number of bytes written to this memory
system.mem_ctrls14.bytes_written::total       1621760                       # Number of bytes written to this memory
system.mem_ctrls14.num_reads::system.cpu0.inst         1992                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu0.data      2024992                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu1.inst          497                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu1.data      2026991                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu2.inst          464                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu2.data      2097325                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu3.inst          472                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu3.data      1944652                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu5.inst           63                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu7.inst           20                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu7.data            2                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::total           8097470                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_writes::writebacks         6335                       # Number of write requests responded to by this memory
system.mem_ctrls14.num_writes::total             6335                       # Number of write requests responded to by this memory
system.mem_ctrls14.bw_read::system.cpu0.inst        65739                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu0.data     66827673                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu1.inst        16402                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu1.data     66893643                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu2.inst        15313                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu2.data     69214767                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu3.inst        15577                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu3.data     64176337                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu5.inst         2079                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu7.inst          660                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu7.data           66                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::total           267228255                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::system.cpu0.inst        65739                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::system.cpu1.inst        16402                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::system.cpu2.inst        15313                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::system.cpu3.inst        15577                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::system.cpu5.inst         2079                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::system.cpu7.inst          660                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::total         115769                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_write::writebacks        209064                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_write::total             209064                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_total::writebacks        209064                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu0.inst        65739                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu0.data     66827673                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu1.inst        16402                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu1.data     66893643                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu2.inst        15313                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu2.data     69214767                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu3.inst        15577                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu3.data     64176337                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu5.inst         2079                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu7.inst          660                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu7.data           66                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::total          267437320                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.readReqs                   8097470                       # Number of read requests accepted
system.mem_ctrls14.writeReqs                     6335                       # Number of write requests accepted
system.mem_ctrls14.readBursts                64779760                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls14.writeBursts                  50680                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls14.bytesReadDRAM           2072347424                       # Total number of bytes read from DRAM
system.mem_ctrls14.bytesReadWrQ                604896                       # Total number of bytes read from write queue
system.mem_ctrls14.bytesWritten               1413312                       # Total number of bytes written to DRAM
system.mem_ctrls14.bytesReadSys            2072952320                       # Total read bytes from the system interface side
system.mem_ctrls14.bytesWrittenSys            1621760                       # Total written bytes from the system interface side
system.mem_ctrls14.servicedByWrQ                18903                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls14.mergedWrBursts                6506                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls14.neitherReadNorWriteReqs            2                       # Number of requests that are neither read nor write
system.mem_ctrls14.perBankRdBursts::0         7999805                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::1         7726328                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::2         7971123                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::3         7901806                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::4         8217032                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::5         8306742                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::6         8275776                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::7         8362245                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::0              64                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::1             240                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::2           19380                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::3           12081                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::4             192                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::5           11832                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::6             144                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::7             233                       # Per bank write bursts
system.mem_ctrls14.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls14.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls14.totGap                7757255222000                       # Total gap between requests
system.mem_ctrls14.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls14.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls14.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls14.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls14.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls14.readPktSize::5            64779760                       # Read request sizes (log2)
system.mem_ctrls14.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls14.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls14.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls14.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls14.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls14.writePktSize::5              50680                       # Write request sizes (log2)
system.mem_ctrls14.rdQLenPdf::0               7710583                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::1               7733538                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::2               7767110                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::3               7782274                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::4               7795006                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::5               7808856                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::6               7838243                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::7               7870651                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::8                377049                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::9                354562                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::10               322088                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::11               307412                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::12               295003                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::13               281478                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::14               252723                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::15               221212                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::16                 7661                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::17                 6601                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::18                 5517                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::19                 5036                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::20                 4714                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::21                 4387                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::22                 3761                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::23                 2869                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::24                  451                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::25                  332                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::26                  310                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::27                  299                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::28                  292                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::29                  289                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::30                  281                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::31                  269                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::15                 1693                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::16                 1700                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::17                 1721                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::18                 1731                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::19                 1734                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::20                 1745                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::21                 1764                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::22                 1807                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::23                 1877                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::24                 1887                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::25                 1886                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::26                 1886                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::27                 1886                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::28                 1886                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::29                 1886                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::30                 1886                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::31                 1885                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::32                 1885                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::33                 1865                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::34                 1855                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::35                 1851                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::36                 1843                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::37                 1824                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::38                 1788                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::39                  403                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.bytesPerActivate::samples      8180996                       # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::mean   253.485118                       # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::gmean   251.532709                       # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::stdev    20.339629                       # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::32-63        25870      0.32%      0.32% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::64-95        34440      0.42%      0.74% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::96-127        19654      0.24%      0.98% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::128-159         1095      0.01%      0.99% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::160-191        19650      0.24%      1.23% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::192-223        34440      0.42%      1.65% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::224-255        24736      0.30%      1.95% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::256-287      8021110     98.05%    100.00% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::288-319            1      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::total      8180996                       # Bytes accessed per row activation
system.mem_ctrls14.rdPerTurnAround::samples         1885                       # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::mean 34329.081167                       # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::gmean  6928.603652                       # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::stdev 40191.450053                       # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::0-2047          869     46.10%     46.10% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::2048-4095          217     11.51%     57.61% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::4096-6143           13      0.69%     58.30% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::6144-8191            2      0.11%     58.41% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::10240-12287            2      0.11%     58.51% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::12288-14335            1      0.05%     58.57% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::14336-16383            4      0.21%     58.78% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::18432-20479            1      0.05%     58.83% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::20480-22527            1      0.05%     58.89% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::24576-26623            1      0.05%     58.94% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::28672-30719            1      0.05%     58.99% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::30720-32767            1      0.05%     59.05% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::34816-36863            1      0.05%     59.10% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::36864-38911            1      0.05%     59.15% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::38912-40959            4      0.21%     59.36% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::40960-43007            2      0.11%     59.47% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::43008-45055            2      0.11%     59.58% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::45056-47103            3      0.16%     59.73% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::47104-49151            5      0.27%     60.00% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::51200-53247            6      0.32%     60.32% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::53248-55295           13      0.69%     61.01% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::55296-57343            7      0.37%     61.38% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::57344-59391           13      0.69%     62.07% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::59392-61439           11      0.58%     62.65% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::61440-63487           16      0.85%     63.50% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::63488-65535           18      0.95%     64.46% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::65536-67583           15      0.80%     65.25% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::67584-69631           19      1.01%     66.26% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::69632-71679           23      1.22%     67.48% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::71680-73727           42      2.23%     69.71% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::73728-75775           40      2.12%     71.83% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::75776-77823           42      2.23%     74.06% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::77824-79871           47      2.49%     76.55% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::79872-81919           36      1.91%     78.46% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::81920-83967           39      2.07%     80.53% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::83968-86015           35      1.86%     82.39% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::86016-88063           37      1.96%     84.35% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::88064-90111           44      2.33%     86.68% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::90112-92159           47      2.49%     89.18% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::92160-94207           47      2.49%     91.67% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::94208-96255           58      3.08%     94.75% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::96256-98303           68      3.61%     98.36% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::98304-100351           28      1.49%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::100352-102399            2      0.11%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::120832-122879            1      0.05%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::total         1885                       # Reads before turning the bus around for writes
system.mem_ctrls14.wrPerTurnAround::samples         1885                       # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::mean    23.430239                       # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::gmean    23.304445                       # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::stdev     2.219877                       # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::16             85      4.51%      4.51% # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::17             29      1.54%      6.05% # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::18             44      2.33%      8.38% # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::19             23      1.22%      9.60% # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::20              8      0.42%     10.03% # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::21             14      0.74%     10.77% # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::22             37      1.96%     12.73% # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::23             40      2.12%     14.85% # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::24           1237     65.62%     80.48% # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::25            366     19.42%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::26              1      0.05%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::32              1      0.05%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::total         1885                       # Writes before turning the bus around for reads
system.mem_ctrls14.totQLat               1937931658143                       # Total ticks spent queuing
system.mem_ctrls14.totMemAccLat          3035628184293                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls14.totBusLat             207234742400                       # Total ticks spent in databus transfers
system.mem_ctrls14.avgQLat                   29924.43                       # Average queueing delay per DRAM burst
system.mem_ctrls14.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls14.avgMemAccLat              46874.43                       # Average memory access latency per DRAM burst
system.mem_ctrls14.avgRdBW                     267.15                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls14.avgWrBW                       0.18                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls14.avgRdBWSys                  267.23                       # Average system read bandwidth in MiByte/s
system.mem_ctrls14.avgWrBWSys                    0.21                       # Average system write bandwidth in MiByte/s
system.mem_ctrls14.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls14.busUtil                       2.67                       # Data bus utilization in percentage
system.mem_ctrls14.busUtilRead                   2.67                       # Data bus utilization in percentage for reads
system.mem_ctrls14.busUtilWrite                  0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls14.avgRdQLen                     8.30                       # Average read queue length when enqueuing
system.mem_ctrls14.avgWrQLen                    30.75                       # Average write queue length when enqueuing
system.mem_ctrls14.readRowHits               56587319                       # Number of row buffer hits during reads
system.mem_ctrls14.writeRowHits                 36708                       # Number of row buffer hits during writes
system.mem_ctrls14.readRowHitRate               87.38                       # Row buffer hit rate for reads
system.mem_ctrls14.writeRowHitRate              83.10                       # Row buffer hit rate for writes
system.mem_ctrls14.avgGap                   957236.17                       # Average gap between requests
system.mem_ctrls14.pageHitRate                  87.38                       # Row buffer hit rate, read and write combined
system.mem_ctrls14.memoryStateTime::IDLE 6474888589303                       # Time in different power states
system.mem_ctrls14.memoryStateTime::REF  681609087000                       # Time in different power states
system.mem_ctrls14.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls14.memoryStateTime::ACT  600737428682                       # Time in different power states
system.mem_ctrls14.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls14.actEnergy::0          2469183091.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls14.actEnergy::1          2501686857.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls14.actEnergy::2            2623235328                       # Energy for activate commands per rank (pJ)
system.mem_ctrls14.actEnergy::3          2628719654.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls14.preEnergy::0          1665718752.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls14.preEnergy::1            1687645896                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls14.preEnergy::2            1769642880                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls14.preEnergy::3            1773342624                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls14.readEnergy::0         16150971532.800001                       # Energy for read commands per rank (pJ)
system.mem_ctrls14.readEnergy::1         16331212684.800001                       # Energy for read commands per rank (pJ)
system.mem_ctrls14.readEnergy::2          17146356864                       # Energy for read commands per rank (pJ)
system.mem_ctrls14.readEnergy::3         17193046540.800003                       # Energy for read commands per rank (pJ)
system.mem_ctrls14.writeEnergy::0        7113277.440000                       # Energy for write commands per rank (pJ)
system.mem_ctrls14.writeEnergy::1            21606912                       # Energy for write commands per rank (pJ)
system.mem_ctrls14.writeEnergy::2        13288458.240000                       # Energy for write commands per rank (pJ)
system.mem_ctrls14.writeEnergy::3        6965222.400000                       # Energy for write commands per rank (pJ)
system.mem_ctrls14.refreshEnergy::0      407483859922.560059                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls14.refreshEnergy::1      407483859922.560059                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls14.refreshEnergy::2      407483859922.560059                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls14.refreshEnergy::3      407483859922.560059                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls14.actBackEnergy::0      135519605844.480011                       # Energy for active background per rank (pJ)
system.mem_ctrls14.actBackEnergy::1      135781322958.720001                       # Energy for active background per rank (pJ)
system.mem_ctrls14.actBackEnergy::2      136604728834.559998                       # Energy for active background per rank (pJ)
system.mem_ctrls14.actBackEnergy::3      136633270129.919998                       # Energy for active background per rank (pJ)
system.mem_ctrls14.preBackEnergy::0      1300307805168                       # Energy for precharge background per rank (pJ)
system.mem_ctrls14.preBackEnergy::1      1300078228752                       # Energy for precharge background per rank (pJ)
system.mem_ctrls14.preBackEnergy::2      1299355942896                       # Energy for precharge background per rank (pJ)
system.mem_ctrls14.preBackEnergy::3      1299330906672                       # Energy for precharge background per rank (pJ)
system.mem_ctrls14.totalEnergy::0        1863604257588.479980                       # Total energy per rank (pJ)
system.mem_ctrls14.totalEnergy::1        1863885563983.680176                       # Total energy per rank (pJ)
system.mem_ctrls14.totalEnergy::2        1864997055183.360107                       # Total energy per rank (pJ)
system.mem_ctrls14.totalEnergy::3        1865050110766.080078                       # Total energy per rank (pJ)
system.mem_ctrls14.averagePower::0          78.789082                       # Core power per rank (mW)
system.mem_ctrls14.averagePower::1          78.800975                       # Core power per rank (mW)
system.mem_ctrls14.averagePower::2          78.847966                       # Core power per rank (mW)
system.mem_ctrls14.averagePower::3          78.850209                       # Core power per rank (mW)
system.mem_ctrls03.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls03.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls03.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls03.atomic_min_count                 0                       # atomic min count
system.mem_ctrls03.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls03.bytes_read::system.cpu0.inst        90624                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu0.data    522770432                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu1.inst       161536                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu1.data    523503616                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu2.inst       343552                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu2.data    542020096                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu3.inst       371200                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu3.data    502308608                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu5.inst        42240                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu7.inst         7936                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu7.data         1792                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::total       2091621632                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_inst_read::system.cpu0.inst        90624                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_inst_read::system.cpu1.inst       161536                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_inst_read::system.cpu2.inst       343552                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_inst_read::system.cpu3.inst       371200                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_inst_read::system.cpu5.inst        42240                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_inst_read::system.cpu7.inst         7936                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_inst_read::total      1017088                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_written::writebacks       893184                       # Number of bytes written to this memory
system.mem_ctrls03.bytes_written::total        893184                       # Number of bytes written to this memory
system.mem_ctrls03.num_reads::system.cpu0.inst          354                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu0.data      2042072                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu1.inst          631                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu1.data      2044936                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu2.inst         1342                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu2.data      2117266                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu3.inst         1450                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu3.data      1962143                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu5.inst          165                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu7.inst           31                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu7.data            7                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::total           8170397                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_writes::writebacks         3489                       # Number of write requests responded to by this memory
system.mem_ctrls03.num_writes::total             3489                       # Number of write requests responded to by this memory
system.mem_ctrls03.bw_read::system.cpu0.inst        11683                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu0.data     67391338                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu1.inst        20824                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu1.data     67485854                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu2.inst        44288                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu2.data     69872849                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu3.inst        47852                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu3.data     64753565                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu5.inst         5445                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu7.inst         1023                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu7.data          231                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::total           269634952                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::system.cpu0.inst        11683                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::system.cpu1.inst        20824                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::system.cpu2.inst        44288                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::system.cpu3.inst        47852                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::system.cpu5.inst         5445                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::system.cpu7.inst         1023                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::total         131115                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_write::writebacks        115142                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_write::total             115142                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_total::writebacks        115142                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu0.inst        11683                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu0.data     67391338                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu1.inst        20824                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu1.data     67485854                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu2.inst        44288                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu2.data     69872849                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu3.inst        47852                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu3.data     64753565                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu5.inst         5445                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu7.inst         1023                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu7.data          231                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::total          269750094                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.readReqs                   8170396                       # Number of read requests accepted
system.mem_ctrls03.writeReqs                     3489                       # Number of write requests accepted
system.mem_ctrls03.readBursts                65363168                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls03.writeBursts                  27912                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls03.bytesReadDRAM           2090867744                       # Total number of bytes read from DRAM
system.mem_ctrls03.bytesReadWrQ                753632                       # Total number of bytes read from write queue
system.mem_ctrls03.bytesWritten                243872                       # Total number of bytes written to DRAM
system.mem_ctrls03.bytesReadSys            2091621376                       # Total read bytes from the system interface side
system.mem_ctrls03.bytesWrittenSys             893184                       # Total written bytes from the system interface side
system.mem_ctrls03.servicedByWrQ                23551                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls03.mergedWrBursts               20299                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls03.neitherReadNorWriteReqs            4                       # Number of requests that are neither read nor write
system.mem_ctrls03.perBankRdBursts::0         8336152                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::1         8166296                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::2         8069128                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::3         8128080                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::4         7939664                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::5         8153056                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::6         8200329                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::7         8346912                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::0             424                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::1             112                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::2             880                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::3              80                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::4             936                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::5              95                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::6            4942                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::7             152                       # Per bank write bursts
system.mem_ctrls03.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls03.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls03.totGap                7757234654000                       # Total gap between requests
system.mem_ctrls03.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls03.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls03.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls03.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls03.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls03.readPktSize::5            65363168                       # Read request sizes (log2)
system.mem_ctrls03.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls03.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls03.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls03.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls03.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls03.writePktSize::5              27912                       # Write request sizes (log2)
system.mem_ctrls03.rdQLenPdf::0               7779245                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::1               7802825                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::2               7837318                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::3               7852699                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::4               7866005                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::5               7880017                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::6               7908672                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::7               7941617                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::8                381507                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::9                358599                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::10               325271                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::11               310409                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::12               297473                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::13               283805                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::14               255744                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::15               223708                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::16                 6777                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::17                 5961                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::18                 4806                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::19                 4289                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::20                 3919                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::21                 3579                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::22                 2991                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::23                 2085                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::24                   66                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::25                   53                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::26                   39                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::27                   33                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::28                   33                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::29                   30                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::30                   23                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::31                   19                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::15                  287                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::16                  290                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::17                  290                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::18                  292                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::19                  292                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::20                  293                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::21                  295                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::22                  310                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::23                  313                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::24                  320                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::25                  320                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::26                  320                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::27                  320                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::28                  320                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::29                  320                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::30                  320                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::31                  321                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::32                  321                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::33                  321                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::34                  320                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::35                  319                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::36                  318                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::37                  318                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::38                  310                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::39                  163                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.bytesPerActivate::samples      8246707                       # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::mean   253.569287                       # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::gmean   251.718402                       # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::stdev    19.919337                       # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::32-63        23402      0.28%      0.28% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::64-95        34366      0.42%      0.70% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::96-127        20094      0.24%      0.94% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::128-159          968      0.01%      0.96% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::160-191        20089      0.24%      1.20% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::192-223        34354      0.42%      1.62% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::224-255        23091      0.28%      1.90% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::256-287      8090343     98.10%    100.00% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::total      8246707                       # Bytes accessed per row activation
system.mem_ctrls03.rdPerTurnAround::samples          321                       # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::mean 203005.560748                       # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::gmean 29326.432713                       # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::stdev 425427.774583                       # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::0-65535          134     41.74%     41.74% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::65536-131071          118     36.76%     78.50% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::131072-196607           13      4.05%     82.55% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::196608-262143            7      2.18%     84.74% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::262144-327679            6      1.87%     86.60% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::327680-393215            1      0.31%     86.92% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::393216-458751            1      0.31%     87.23% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::458752-524287            3      0.93%     88.16% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::524288-589823            4      1.25%     89.41% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::589824-655359            2      0.62%     90.03% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::655360-720895            4      1.25%     91.28% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::720896-786431            2      0.62%     91.90% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::786432-851967            1      0.31%     92.21% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::851968-917503            3      0.93%     93.15% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::917504-983039            2      0.62%     93.77% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1.04858e+06-1.11411e+06            1      0.31%     94.08% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1.11411e+06-1.17965e+06            1      0.31%     94.39% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1.17965e+06-1.24518e+06            1      0.31%     94.70% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1.24518e+06-1.31072e+06            2      0.62%     95.33% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1.31072e+06-1.37626e+06            4      1.25%     96.57% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1.37626e+06-1.44179e+06            2      0.62%     97.20% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1.44179e+06-1.50733e+06            1      0.31%     97.51% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1.70394e+06-1.76947e+06            2      0.62%     98.13% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1.83501e+06-1.90054e+06            1      0.31%     98.44% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1.90054e+06-1.96608e+06            1      0.31%     98.75% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1.96608e+06-2.03162e+06            2      0.62%     99.38% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::2.03162e+06-2.09715e+06            1      0.31%     99.69% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::3.40787e+06-3.47341e+06            1      0.31%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::total          321                       # Reads before turning the bus around for writes
system.mem_ctrls03.wrPerTurnAround::samples          321                       # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::mean    23.741433                       # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::gmean    23.613445                       # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::stdev     2.249680                       # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::16             11      3.43%      3.43% # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::17              9      2.80%      6.23% # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::18              6      1.87%      8.10% # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::19              3      0.93%      9.03% # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::20              2      0.62%      9.66% # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::21              2      0.62%     10.28% # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::22              1      0.31%     10.59% # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::23              8      2.49%     13.08% # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::24            136     42.37%     55.45% # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::25            143     44.55%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::total          321                       # Writes before turning the bus around for reads
system.mem_ctrls03.totQLat               1956262489521                       # Total ticks spent queuing
system.mem_ctrls03.totMemAccLat          3063768997671                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls03.totBusLat             209086774400                       # Total ticks spent in databus transfers
system.mem_ctrls03.avgQLat                   29939.91                       # Average queueing delay per DRAM burst
system.mem_ctrls03.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls03.avgMemAccLat              46889.91                       # Average memory access latency per DRAM burst
system.mem_ctrls03.avgRdBW                     269.54                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls03.avgWrBW                       0.03                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls03.avgRdBWSys                  269.63                       # Average system read bandwidth in MiByte/s
system.mem_ctrls03.avgWrBWSys                    0.12                       # Average system write bandwidth in MiByte/s
system.mem_ctrls03.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls03.busUtil                       2.70                       # Data bus utilization in percentage
system.mem_ctrls03.busUtilRead                   2.70                       # Data bus utilization in percentage for reads
system.mem_ctrls03.busUtilWrite                  0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls03.avgRdQLen                     8.30                       # Average read queue length when enqueuing
system.mem_ctrls03.avgWrQLen                    32.15                       # Average write queue length when enqueuing
system.mem_ctrls03.readRowHits               57094180                       # Number of row buffer hits during reads
system.mem_ctrls03.writeRowHits                  6351                       # Number of row buffer hits during writes
system.mem_ctrls03.readRowHitRate               87.38                       # Row buffer hit rate for reads
system.mem_ctrls03.writeRowHitRate              83.42                       # Row buffer hit rate for writes
system.mem_ctrls03.avgGap                   949026.64                       # Average gap between requests
system.mem_ctrls03.pageHitRate                  87.38                       # Row buffer hit rate, read and write combined
system.mem_ctrls03.memoryStateTime::IDLE 6470364344347                       # Time in different power states
system.mem_ctrls03.memoryStateTime::REF  681609087000                       # Time in different power states
system.mem_ctrls03.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls03.memoryStateTime::ACT  605261382753                       # Time in different power states
system.mem_ctrls03.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls03.actEnergy::0          2615347526.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls03.actEnergy::1            2552884992                       # Energy for activate commands per rank (pJ)
system.mem_ctrls03.actEnergy::2          2547727862.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls03.actEnergy::3            2617519968                       # Energy for activate commands per rank (pJ)
system.mem_ctrls03.preEnergy::0            1764321744                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls03.preEnergy::1            1722184320                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls03.preEnergy::2            1718705304                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls03.preEnergy::3            1765787280                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls03.readEnergy::0         17102577523.199999                       # Energy for read commands per rank (pJ)
system.mem_ctrls03.readEnergy::1          16698182592                       # Energy for read commands per rank (pJ)
system.mem_ctrls03.readEnergy::2         16658492198.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls03.readEnergy::3         17104423564.800001                       # Energy for read commands per rank (pJ)
system.mem_ctrls03.writeEnergy::0        7305707.520000                       # Energy for write commands per rank (pJ)
system.mem_ctrls03.writeEnergy::1        7445053.440000                       # Energy for write commands per rank (pJ)
system.mem_ctrls03.writeEnergy::2        7518044.160000                       # Energy for write commands per rank (pJ)
system.mem_ctrls03.writeEnergy::3        9246597.120000                       # Energy for write commands per rank (pJ)
system.mem_ctrls03.refreshEnergy::0      407483859922.560059                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls03.refreshEnergy::1      407483859922.560059                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls03.refreshEnergy::2      407483859922.560059                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls03.refreshEnergy::3      407483859922.560059                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls03.actBackEnergy::0      136536324840                       # Energy for active background per rank (pJ)
system.mem_ctrls03.actBackEnergy::1      136105341638.399994                       # Energy for active background per rank (pJ)
system.mem_ctrls03.actBackEnergy::2      136068448593.599991                       # Energy for active background per rank (pJ)
system.mem_ctrls03.actBackEnergy::3      136558172073.599991                       # Energy for active background per rank (pJ)
system.mem_ctrls03.preBackEnergy::0      1299415948512                       # Energy for precharge background per rank (pJ)
system.mem_ctrls03.preBackEnergy::1      1299794003952                       # Energy for precharge background per rank (pJ)
system.mem_ctrls03.preBackEnergy::2      1299826366272                       # Energy for precharge background per rank (pJ)
system.mem_ctrls03.preBackEnergy::3      1299396784272                       # Energy for precharge background per rank (pJ)
system.mem_ctrls03.totalEnergy::0        1864925685775.680176                       # Total energy per rank (pJ)
system.mem_ctrls03.totalEnergy::1        1864363902470.399902                       # Total energy per rank (pJ)
system.mem_ctrls03.totalEnergy::2        1864311118197.120117                       # Total energy per rank (pJ)
system.mem_ctrls03.totalEnergy::3        1864935793678.080078                       # Total energy per rank (pJ)
system.mem_ctrls03.averagePower::0          78.844949                       # Core power per rank (mW)
system.mem_ctrls03.averagePower::1          78.821198                       # Core power per rank (mW)
system.mem_ctrls03.averagePower::2          78.818966                       # Core power per rank (mW)
system.mem_ctrls03.averagePower::3          78.845376                       # Core power per rank (mW)
system.mem_ctrls04.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls04.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls04.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls04.atomic_min_count                 0                       # atomic min count
system.mem_ctrls04.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls04.bytes_read::system.cpu0.inst        73216                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu0.data    520709376                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu1.inst        50432                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu1.data    520857856                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu2.inst        49152                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu2.data    539292928                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu3.inst        59392                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu3.data    500058368                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu5.inst        34048                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu5.data         6144                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu7.inst         5120                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu7.data         1024                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::total       2081197056                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_inst_read::system.cpu0.inst        73216                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_inst_read::system.cpu1.inst        50432                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_inst_read::system.cpu2.inst        49152                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_inst_read::system.cpu3.inst        59392                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_inst_read::system.cpu5.inst        34048                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_inst_read::system.cpu7.inst         5120                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_inst_read::total       271360                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_written::writebacks       696320                       # Number of bytes written to this memory
system.mem_ctrls04.bytes_written::total        696320                       # Number of bytes written to this memory
system.mem_ctrls04.num_reads::system.cpu0.inst          286                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu0.data      2034021                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu1.inst          197                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu1.data      2034601                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu2.inst          192                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu2.data      2106613                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu3.inst          232                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu3.data      1953353                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu5.inst          133                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu5.data           24                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu7.inst           20                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu7.data            4                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::total           8129676                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_writes::writebacks         2720                       # Number of write requests responded to by this memory
system.mem_ctrls04.num_writes::total             2720                       # Number of write requests responded to by this memory
system.mem_ctrls04.bw_read::system.cpu0.inst         9438                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu0.data     67125643                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu1.inst         6501                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu1.data     67144784                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu2.inst         6336                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu2.data     69521285                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu3.inst         7656                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu3.data     64463482                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu5.inst         4389                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu5.data          792                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu7.inst          660                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu7.data          132                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::total           268291100                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::system.cpu0.inst         9438                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::system.cpu1.inst         6501                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::system.cpu2.inst         6336                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::system.cpu3.inst         7656                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::system.cpu5.inst         4389                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::system.cpu7.inst          660                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::total          34982                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_write::writebacks         89764                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_write::total              89764                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_total::writebacks         89764                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu0.inst         9438                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu0.data     67125643                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu1.inst         6501                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu1.data     67144784                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu2.inst         6336                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu2.data     69521285                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu3.inst         7656                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu3.data     64463482                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu5.inst         4389                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu5.data          792                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu7.inst          660                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu7.data          132                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::total          268380864                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.readReqs                   8129676                       # Number of read requests accepted
system.mem_ctrls04.writeReqs                     2720                       # Number of write requests accepted
system.mem_ctrls04.readBursts                65037408                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls04.writeBursts                  21760                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls04.bytesReadDRAM           2080088992                       # Total number of bytes read from DRAM
system.mem_ctrls04.bytesReadWrQ               1108064                       # Total number of bytes read from write queue
system.mem_ctrls04.bytesWritten                196320                       # Total number of bytes written to DRAM
system.mem_ctrls04.bytesReadSys            2081197056                       # Total read bytes from the system interface side
system.mem_ctrls04.bytesWrittenSys             696320                       # Total written bytes from the system interface side
system.mem_ctrls04.servicedByWrQ                34627                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls04.mergedWrBursts               15609                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls04.neitherReadNorWriteReqs          298                       # Number of requests that are neither read nor write
system.mem_ctrls04.perBankRdBursts::0         8301277                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::1         8072446                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::2         8194907                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::3         7915988                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::4         7894257                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::5         8145226                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::6         8171056                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::7         8307624                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::0             336                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::1              88                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::2             830                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::3            1368                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::4             827                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::5             120                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::6             807                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::7            1759                       # Per bank write bursts
system.mem_ctrls04.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls04.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls04.totGap                7757238746000                       # Total gap between requests
system.mem_ctrls04.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls04.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls04.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls04.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls04.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls04.readPktSize::5            65037408                       # Read request sizes (log2)
system.mem_ctrls04.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls04.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls04.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls04.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls04.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls04.writePktSize::5              21760                       # Write request sizes (log2)
system.mem_ctrls04.rdQLenPdf::0               7740521                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::1               7762983                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::2               7797458                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::3               7812832                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::4               7825954                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::5               7839950                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::6               7868856                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::7               7901555                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::8                379152                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::9                356317                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::10               323028                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::11               308014                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::12               295226                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::13               281603                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::14               253167                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::15               221366                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::16                 6776                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::17                 5981                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::18                 4809                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::19                 4315                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::20                 3983                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::21                 3608                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::22                 3012                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::23                 2129                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::24                   42                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::25                   39                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::26                   24                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::27                   21                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::28                   18                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::29                   17                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::30                   15                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::31                   10                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::15                  242                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::16                  242                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::17                  243                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::18                  243                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::19                  244                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::20                  244                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::21                  245                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::22                  248                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::23                  254                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::24                  258                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::25                  258                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::26                  258                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::27                  258                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::28                  258                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::29                  258                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::30                  258                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::31                  257                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::32                  257                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::33                  257                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::34                  257                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::35                  256                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::36                  256                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::37                  255                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::38                  251                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::39                   94                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.bytesPerActivate::samples      8206607                       # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::mean   253.489087                       # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::gmean   251.550430                       # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::stdev    20.302977                       # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::32-63        25376      0.31%      0.31% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::64-95        34703      0.42%      0.73% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::96-127        20083      0.24%      0.98% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::128-159         1022      0.01%      0.99% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::160-191        19948      0.24%      1.23% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::192-223        34830      0.42%      1.66% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::224-255        24083      0.29%      1.95% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::256-287      8046562     98.05%    100.00% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::total      8206607                       # Bytes accessed per row activation
system.mem_ctrls04.rdPerTurnAround::samples          257                       # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::mean 252236.097276                       # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::gmean 45987.453168                       # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::stdev 540719.957285                       # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::0-131071          190     73.93%     73.93% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::131072-262143           16      6.23%     80.16% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::262144-393215           14      5.45%     85.60% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::393216-524287            5      1.95%     87.55% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::524288-655359            3      1.17%     88.72% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::786432-917503            5      1.95%     90.66% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::917504-1.04858e+06            8      3.11%     93.77% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1.17965e+06-1.31072e+06            2      0.78%     94.55% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1.31072e+06-1.44179e+06            4      1.56%     96.11% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1.44179e+06-1.57286e+06            2      0.78%     96.89% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1.83501e+06-1.96608e+06            1      0.39%     97.28% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1.96608e+06-2.09715e+06            4      1.56%     98.83% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::2.22822e+06-2.3593e+06            1      0.39%     99.22% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::3.14573e+06-3.2768e+06            1      0.39%     99.61% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::4.84966e+06-4.98074e+06            1      0.39%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::total          257                       # Reads before turning the bus around for writes
system.mem_ctrls04.wrPerTurnAround::samples          257                       # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::mean    23.871595                       # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::gmean    23.776566                       # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::stdev     1.921062                       # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::16             10      3.89%      3.89% # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::17              3      1.17%      5.06% # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::18              1      0.39%      5.45% # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::20              1      0.39%      5.84% # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::21              1      0.39%      6.23% # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::22              2      0.78%      7.00% # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::23              4      1.56%      8.56% # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::24            146     56.81%     65.37% # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::25             89     34.63%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::total          257                       # Writes before turning the bus around for reads
system.mem_ctrls04.totQLat               1943017041119                       # Total ticks spent queuing
system.mem_ctrls04.totMemAccLat          3044814179069                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls04.totBusLat             208008899200                       # Total ticks spent in databus transfers
system.mem_ctrls04.avgQLat                   29891.29                       # Average queueing delay per DRAM burst
system.mem_ctrls04.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls04.avgMemAccLat              46841.29                       # Average memory access latency per DRAM burst
system.mem_ctrls04.avgRdBW                     268.15                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls04.avgWrBW                       0.03                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls04.avgRdBWSys                  268.29                       # Average system read bandwidth in MiByte/s
system.mem_ctrls04.avgWrBWSys                    0.09                       # Average system write bandwidth in MiByte/s
system.mem_ctrls04.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls04.busUtil                       2.68                       # Data bus utilization in percentage
system.mem_ctrls04.busUtilRead                   2.68                       # Data bus utilization in percentage for reads
system.mem_ctrls04.busUtilWrite                  0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls04.avgRdQLen                     8.29                       # Average read queue length when enqueuing
system.mem_ctrls04.avgWrQLen                    30.49                       # Average write queue length when enqueuing
system.mem_ctrls04.readRowHits               56797193                       # Number of row buffer hits during reads
system.mem_ctrls04.writeRowHits                  5116                       # Number of row buffer hits during writes
system.mem_ctrls04.readRowHitRate               87.38                       # Row buffer hit rate for reads
system.mem_ctrls04.writeRowHitRate              83.17                       # Row buffer hit rate for writes
system.mem_ctrls04.avgGap                   953868.79                       # Average gap between requests
system.mem_ctrls04.pageHitRate                  87.38                       # Row buffer hit rate, read and write combined
system.mem_ctrls04.memoryStateTime::IDLE 6473383099584                       # Time in different power states
system.mem_ctrls04.memoryStateTime::REF  681609087000                       # Time in different power states
system.mem_ctrls04.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls04.memoryStateTime::ACT  602242918401                       # Time in different power states
system.mem_ctrls04.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls04.actEnergy::0          2597058374.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls04.actEnergy::1            2547438768                       # Energy for activate commands per rank (pJ)
system.mem_ctrls04.actEnergy::2          2522600841.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls04.actEnergy::3          2604924403.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls04.preEnergy::0            1751983824                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls04.preEnergy::1            1718510280                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls04.preEnergy::2            1701754536                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls04.preEnergy::3          1757290272.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls04.readEnergy::0         16976617881.600002                       # Energy for read commands per rank (pJ)
system.mem_ctrls04.readEnergy::1          16649909952                       # Energy for read commands per rank (pJ)
system.mem_ctrls04.readEnergy::2         16498350835.199999                       # Energy for read commands per rank (pJ)
system.mem_ctrls04.readEnergy::3         17028529689.600002                       # Energy for read commands per rank (pJ)
system.mem_ctrls04.writeEnergy::0        7150187.520000                       # Energy for write commands per rank (pJ)
system.mem_ctrls04.writeEnergy::1        8096993.280000                       # Energy for write commands per rank (pJ)
system.mem_ctrls04.writeEnergy::2        7263820.800000                       # Energy for write commands per rank (pJ)
system.mem_ctrls04.writeEnergy::3        8157957.120000                       # Energy for write commands per rank (pJ)
system.mem_ctrls04.refreshEnergy::0      407483859922.560059                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls04.refreshEnergy::1      407483859922.560059                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls04.refreshEnergy::2      407483859922.560059                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls04.refreshEnergy::3      407483859922.560059                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls04.actBackEnergy::0      136404823377.599991                       # Energy for active background per rank (pJ)
system.mem_ctrls04.actBackEnergy::1      136063288935.360001                       # Energy for active background per rank (pJ)
system.mem_ctrls04.actBackEnergy::2      135895706418.240005                       # Energy for active background per rank (pJ)
system.mem_ctrls04.actBackEnergy::3      136469794896                       # Energy for active background per rank (pJ)
system.mem_ctrls04.preBackEnergy::0      1299531298560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls04.preBackEnergy::1      1299830890176                       # Energy for precharge background per rank (pJ)
system.mem_ctrls04.preBackEnergy::2      1299977892384                       # Energy for precharge background per rank (pJ)
system.mem_ctrls04.preBackEnergy::3      1299474306000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls04.totalEnergy::0        1864752792127.680176                       # Total energy per rank (pJ)
system.mem_ctrls04.totalEnergy::1        1864301995027.200195                       # Total energy per rank (pJ)
system.mem_ctrls04.totalEnergy::2        1864087428758.399902                       # Total energy per rank (pJ)
system.mem_ctrls04.totalEnergy::3        1864826863140.479980                       # Total energy per rank (pJ)
system.mem_ctrls04.averagePower::0          78.837639                       # Core power per rank (mW)
system.mem_ctrls04.averagePower::1          78.818580                       # Core power per rank (mW)
system.mem_ctrls04.averagePower::2          78.809509                       # Core power per rank (mW)
system.mem_ctrls04.averagePower::3          78.840771                       # Core power per rank (mW)
system.membus.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.membus.clk_domain.clock                    500                       # Clock period in ticks
system.membus.trans_dist::ReadReq           131207425                       # Transaction distribution
system.membus.trans_dist::ReadResp          131207425                       # Transaction distribution
system.membus.trans_dist::WriteReq               3079                       # Transaction distribution
system.membus.trans_dist::WriteResp              3079                       # Transaction distribution
system.membus.trans_dist::Writeback             80848                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             5358                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            281                       # Transaction distribution
system.membus.trans_dist::UpgradeResp            2131                       # Transaction distribution
system.membus.trans_dist::ReadExReq             17997                       # Transaction distribution
system.membus.trans_dist::ReadExResp            17948                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.realview.gic.pio        22968                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.Hmon-slave    262522603                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total    262545571                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total              262545571                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.realview.gic.pio        45936                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.Hmon-slave  33612240641                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total  33612286577                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total             33612286577                       # Cumulative packet size per connected master and slave (bytes)
system.membus.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::ReadReq  65603712500                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::ReadResp 2164792219500                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::WriteReq      3079000                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::WriteResp      1539500                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::Writeback   1333992000                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::UpgradeReq      2679000                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::SCUpgradeReq       140500                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::UpgradeResp      1065500                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::ReadExReq      8998999                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::ReadExResp    296142000                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.membus.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::ReadReq       642630                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::ReadResp     33571704                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::WriteReq         1446                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::WriteResp          522                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::Writeback          886                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::UpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::SCUpgradeReq            1                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::UpgradeResp           45                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::SCUpgradeFailReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::ReadExReq         5214                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::ReadExResp         3715                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::ReadReq    135484688                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::ReadResp 237304196766                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::WriteReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::WriteResp      2704945                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::Writeback       148702                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::UpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::UpgradeResp       271000                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::ReadExReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::ReadExResp     35258000                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.failedReq                        650177                       # # of times recvTimingReq fails due to busy xbar
system.membus.failedResp                     33575986                       # # of times recvTimingResp fails due to busy xbar
system.membus.reqForwardingFail                     0                       # # of times xbar fails to forward req pkt to next component
system.membus.respForwardingFail                    0                       # # of times xbar fails to forward resp pkt to next component
system.membus.pimReqSuccess                         1                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.membus.pimReqFail                            0                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.membus.pimReqDelayedTime                     0                       # cumulative time PIM req pkts are delayed on this xbar
system.membus.pimRespSuccess                        1                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.membus.pimRespFail                           0                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.membus.pimRespDelayedTime                    0                       # cumulative time PIM resp pkts are delayed on this xbar
system.membus.totalReqDelayedTime           135633390                       # cumulative time all req pkts are delayed on this xbar
system.membus.totalRespDelayedTime       237342430711                       # cumulative time all resp pkts are delayed on this xbar
system.membus.snoops                             3557                       # Total snoops (count)
system.membus.snoop_fanout::samples         131303503                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1               131303503    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total           131303503                       # Request fanout histogram
system.membus.reqLayer0.succeeded                   0                       # # of times layer succeeds timing
system.membus.reqLayer0.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer0.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer0.failed                    0                       # # of times layer fails timing
system.membus.reqLayer1.succeeded                   0                       # # of times layer succeeds timing
system.membus.reqLayer1.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer1.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer1.failed                    0                       # # of times layer fails timing
system.membus.reqLayer2.occupancy             7281000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.succeeded               11484                       # # of times layer succeeds timing
system.membus.reqLayer2.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer2.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer2.failed                    0                       # # of times layer fails timing
system.membus.reqLayer3.succeeded                   0                       # # of times layer succeeds timing
system.membus.reqLayer3.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer3.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer3.failed                    0                       # # of times layer fails timing
system.membus.reqLayer4.succeeded                   0                       # # of times layer succeeds timing
system.membus.reqLayer4.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer4.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer4.failed                    0                       # # of times layer fails timing
system.membus.reqLayer5.occupancy         66943542000                       # Layer occupancy (ticks)
system.membus.reqLayer5.utilization               0.9                       # Layer utilization (%)
system.membus.reqLayer5.succeeded           131299947                       # # of times layer succeeds timing
system.membus.reqLayer5.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer5.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer5.failed                    0                       # # of times layer fails timing
system.membus.reqLayer6.succeeded                   0                       # # of times layer succeeds timing
system.membus.reqLayer6.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer6.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer6.failed                    0                       # # of times layer fails timing
system.membus.respLayer0.succeeded                  0                       # # of times layer succeeds timing
system.membus.respLayer0.failed                     0                       # # of times layer fails timing
system.membus.respLayer1.succeeded                  0                       # # of times layer succeeds timing
system.membus.respLayer1.failed                     0                       # # of times layer fails timing
system.membus.respLayer2.succeeded                  0                       # # of times layer succeeds timing
system.membus.respLayer2.failed                     0                       # # of times layer fails timing
system.membus.respLayer3.occupancy       2165090966500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization             27.9                       # Layer utilization (%)
system.membus.respLayer3.succeeded          131230583                       # # of times layer succeeds timing
system.membus.respLayer3.failed                     0                       # # of times layer fails timing
system.smcxbar.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.smcxbar.clk_domain.clock                  1000                       # Clock period in ticks
system.smcxbar.trans_dist::ReadReq          131199019                       # Transaction distribution
system.smcxbar.trans_dist::ReadResp         131199019                       # Transaction distribution
system.smcxbar.trans_dist::WriteReq                 1                       # Transaction distribution
system.smcxbar.trans_dist::WriteResp                1                       # Transaction distribution
system.smcxbar.trans_dist::Writeback            80848                       # Transaction distribution
system.smcxbar.trans_dist::UpgradeReq            2100                       # Transaction distribution
system.smcxbar.trans_dist::SCUpgradeReq            31                       # Transaction distribution
system.smcxbar.trans_dist::UpgradeResp           2131                       # Transaction distribution
system.smcxbar.trans_dist::ReadExReq            17948                       # Transaction distribution
system.smcxbar.trans_dist::ReadExResp           17948                       # Transaction distribution
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls00.port      4148876                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls01.port      4122350                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls02.port      4077440                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls03.port      4086748                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls04.port      4064253                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls05.port      4103135                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls06.port      4089742                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls07.port      4155337                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls08.port      4111629                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls09.port      4136753                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls10.port      4094910                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls11.port      4097803                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls12.port      4101845                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls13.port      4144020                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls14.port      4048166                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls15.port      4046739                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.pim_sys.s2p.slave            1                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::total     65629747                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls00.port      4139811                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls01.port      4121066                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls02.port      4073463                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls03.port      4085234                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls04.port      4065699                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls05.port      4106274                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls06.port      4086772                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls07.port      4158180                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls08.port      4105169                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls09.port      4140880                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls10.port      4097294                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls11.port      4101179                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls12.port      4100435                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls13.port      4146594                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls14.port      4049854                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls15.port      4051767                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.pim_sys.s2p.slave            1                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::total     65629672                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls00.port      4140377                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls01.port      4119970                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls02.port      4076626                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls03.port      4086363                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls04.port      4066092                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls05.port      4103785                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls06.port      4088996                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls07.port      4156999                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls08.port      4109729                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls09.port      4143499                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls10.port      4091604                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls11.port      4102667                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls12.port      4101385                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls13.port      4145525                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls14.port      4048871                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls15.port      4047232                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::total     65629720                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls00.port      4140417                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls01.port      4124827                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls02.port      4070814                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls03.port      4085945                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls04.port      4066624                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls05.port      4102562                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls06.port      4084919                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls07.port      4159098                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls08.port      4106229                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls09.port      4137198                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls10.port      4090050                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls11.port      4098629                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls12.port      4104318                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls13.port      4153280                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls14.port      4054388                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls15.port      4050609                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::total     65629907                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count::total             262519046                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls00.port    531378432                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls01.port    527730688                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls02.port    522030592                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls03.port    523215104                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls04.port    520294144                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls05.port    525265664                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls06.port    523721728                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls07.port    532133888                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls08.port    526392832                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls09.port    529693952                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls10.port    524393728                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls11.port    524616704                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls12.port    525074176                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls13.port    530658816                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls14.port    518368256                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls15.port    518088448                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.pim_sys.s2p.slave            1                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::total   8403057153                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls00.port    530224896                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls01.port    527562496                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls02.port    521514752                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls03.port    523024640                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls04.port    520478464                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls05.port    525670656                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls06.port    523331328                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls07.port    532506112                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls08.port    525566464                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls09.port    530220544                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls10.port    524700672                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls11.port    525050112                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls12.port    524891392                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls13.port    530997504                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls14.port    518593536                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls15.port    518726912                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::total   8403060480                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls00.port    530298368                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls01.port    527422464                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls02.port    521920256                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls03.port    523165440                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls04.port    520531968                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls05.port    525351424                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls06.port    523625216                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls07.port    532348672                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls08.port    526159360                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls09.port    530555904                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls10.port    523967744                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls11.port    525239296                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls12.port    525015296                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls13.port    530856192                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls14.port    518449408                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls15.port    518151936                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::total   8403058944                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls00.port    530299648                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls01.port    528039936                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls02.port    521181696                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls03.port    523109632                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls04.port    520588800                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls05.port    525192192                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls06.port    523098112                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls07.port    532619264                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls08.port    525696512                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls09.port    529745152                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls10.port    523770880                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls11.port    524735232                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls12.port    525389824                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls13.port    531844864                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls14.port    519162880                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls15.port    518589440                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::total   8403064064                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size::total            33612240641                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::ReadReq 183627352600                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::ReadResp 1292552928193                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::WriteReq         2200                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::WriteResp         1500                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::Writeback    759953600                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::UpgradeReq      2940000                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::SCUpgradeReq        43400                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::UpgradeResp      2981269                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::ReadExReq     21894000                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::ReadExResp    172867541                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::ReadReq       128185                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::ReadResp         1923                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::WriteReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::WriteResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::Writeback           44                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::UpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::SCUpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::UpgradeResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::SCUpgradeFailReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::ReadExReq         8083                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::ReadExResp           20                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::ReadReq     74082000                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::ReadResp      7635827                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::WriteReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::WriteResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::Writeback        17600                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::UpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::UpgradeResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::ReadExReq      6101200                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::ReadExResp        95541                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.failedReq                       136312                       # # of times recvTimingReq fails due to busy xbar
system.smcxbar.failedResp                        1943                       # # of times recvTimingResp fails due to busy xbar
system.smcxbar.reqForwardingFail                    0                       # # of times xbar fails to forward req pkt to next component
system.smcxbar.respForwardingFail                   0                       # # of times xbar fails to forward resp pkt to next component
system.smcxbar.pimReqSuccess                        1                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.smcxbar.pimReqFail                           0                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.smcxbar.pimReqDelayedTime                    0                       # cumulative time PIM req pkts are delayed on this xbar
system.smcxbar.pimRespSuccess                       1                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.smcxbar.pimRespFail                          0                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.smcxbar.pimRespDelayedTime                   0                       # cumulative time PIM resp pkts are delayed on this xbar
system.smcxbar.totalReqDelayedTime           80200800                       # cumulative time all req pkts are delayed on this xbar
system.smcxbar.totalRespDelayedTime           7731368                       # cumulative time all resp pkts are delayed on this xbar
system.smcxbar.reqLayer0.occupancy        11683678800                       # Layer occupancy (ticks)
system.smcxbar.reqLayer0.utilization              0.2                       # Layer utilization (%)
system.smcxbar.reqLayer0.succeeded            8289856                       # # of times layer succeeds timing
system.smcxbar.reqLayer0.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer1.occupancy        11556845400                       # Layer occupancy (ticks)
system.smcxbar.reqLayer1.utilization              0.1                       # Layer utilization (%)
system.smcxbar.reqLayer1.succeeded            8245143                       # # of times layer succeeds timing
system.smcxbar.reqLayer1.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer2.occupancy        11436963400                       # Layer occupancy (ticks)
system.smcxbar.reqLayer2.utilization              0.1                       # Layer utilization (%)
system.smcxbar.reqLayer2.succeeded            8150969                       # # of times layer succeeds timing
system.smcxbar.reqLayer2.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer3.occupancy        11468210200                       # Layer occupancy (ticks)
system.smcxbar.reqLayer3.utilization              0.1                       # Layer utilization (%)
system.smcxbar.reqLayer3.succeeded            8173889                       # # of times layer succeeds timing
system.smcxbar.reqLayer3.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer4.occupancy        11404754400                       # Layer occupancy (ticks)
system.smcxbar.reqLayer4.utilization              0.1                       # Layer utilization (%)
system.smcxbar.reqLayer4.succeeded            8132694                       # # of times layer succeeds timing
system.smcxbar.reqLayer4.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer5.occupancy        11506277000                       # Layer occupancy (ticks)
system.smcxbar.reqLayer5.utilization              0.1                       # Layer utilization (%)
system.smcxbar.reqLayer5.succeeded            8208911                       # # of times layer succeeds timing
system.smcxbar.reqLayer5.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer6.occupancy        11505832400                       # Layer occupancy (ticks)
system.smcxbar.reqLayer6.utilization              0.1                       # Layer utilization (%)
system.smcxbar.reqLayer6.succeeded            8178850                       # # of times layer succeeds timing
system.smcxbar.reqLayer6.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer7.occupancy        11707213600                       # Layer occupancy (ticks)
system.smcxbar.reqLayer7.utilization              0.2                       # Layer utilization (%)
system.smcxbar.reqLayer7.succeeded            8318830                       # # of times layer succeeds timing
system.smcxbar.reqLayer7.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer8.occupancy        11539949600                       # Layer occupancy (ticks)
system.smcxbar.reqLayer8.utilization              0.1                       # Layer utilization (%)
system.smcxbar.reqLayer8.succeeded            8218724                       # # of times layer succeeds timing
system.smcxbar.reqLayer8.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer9.occupancy        11653749000                       # Layer occupancy (ticks)
system.smcxbar.reqLayer9.utilization              0.2                       # Layer utilization (%)
system.smcxbar.reqLayer9.succeeded            8283015                       # # of times layer succeeds timing
system.smcxbar.reqLayer9.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer10.occupancy       11524831200                       # Layer occupancy (ticks)
system.smcxbar.reqLayer10.utilization             0.1                       # Layer utilization (%)
system.smcxbar.reqLayer10.succeeded           8190766                       # # of times layer succeeds timing
system.smcxbar.reqLayer10.failed                    0                       # # of times layer fails timing
system.smcxbar.reqLayer11.occupancy       11505746600                       # Layer occupancy (ticks)
system.smcxbar.reqLayer11.utilization             0.1                       # Layer utilization (%)
system.smcxbar.reqLayer11.succeeded           8201795                       # # of times layer succeeds timing
system.smcxbar.reqLayer11.failed                    0                       # # of times layer fails timing
system.smcxbar.reqLayer12.occupancy       11493081000                       # Layer occupancy (ticks)
system.smcxbar.reqLayer12.utilization             0.1                       # Layer utilization (%)
system.smcxbar.reqLayer12.succeeded           8204581                       # # of times layer succeeds timing
system.smcxbar.reqLayer12.failed                    0                       # # of times layer fails timing
system.smcxbar.reqLayer13.occupancy       11670335600                       # Layer occupancy (ticks)
system.smcxbar.reqLayer13.utilization             0.2                       # Layer utilization (%)
system.smcxbar.reqLayer13.succeeded           8298282                       # # of times layer succeeds timing
system.smcxbar.reqLayer13.failed                    0                       # # of times layer fails timing
system.smcxbar.reqLayer14.occupancy       11391546600                       # Layer occupancy (ticks)
system.smcxbar.reqLayer14.utilization             0.1                       # Layer utilization (%)
system.smcxbar.reqLayer14.succeeded           8103807                       # # of times layer succeeds timing
system.smcxbar.reqLayer14.failed                    0                       # # of times layer fails timing
system.smcxbar.reqLayer15.occupancy       11363168800                       # Layer occupancy (ticks)
system.smcxbar.reqLayer15.utilization             0.1                       # Layer utilization (%)
system.smcxbar.reqLayer15.succeeded           8099834                       # # of times layer succeeds timing
system.smcxbar.reqLayer15.failed                    0                       # # of times layer fails timing
system.smcxbar.reqLayer16.occupancy              2200                       # Layer occupancy (ticks)
system.smcxbar.reqLayer16.utilization             0.0                       # Layer utilization (%)
system.smcxbar.reqLayer16.succeeded                 1                       # # of times layer succeeds timing
system.smcxbar.reqLayer16.failed                    0                       # # of times layer fails timing
system.smcxbar.respLayer0.occupancy      323181554388                       # Layer occupancy (ticks)
system.smcxbar.respLayer0.utilization             4.2                       # Layer utilization (%)
system.smcxbar.respLayer0.succeeded          32804760                       # # of times layer succeeds timing
system.smcxbar.respLayer0.failed                    0                       # # of times layer fails timing
system.smcxbar.respLayer1.occupancy      323180933661                       # Layer occupancy (ticks)
system.smcxbar.respLayer1.utilization             4.2                       # Layer utilization (%)
system.smcxbar.respLayer1.succeeded          32804686                       # # of times layer succeeds timing
system.smcxbar.respLayer1.failed                    0                       # # of times layer fails timing
system.smcxbar.respLayer2.occupancy      323182232330                       # Layer occupancy (ticks)
system.smcxbar.respLayer2.utilization             4.2                       # Layer utilization (%)
system.smcxbar.respLayer2.succeeded          32804733                       # # of times layer succeeds timing
system.smcxbar.respLayer2.failed                    0                       # # of times layer fails timing
system.smcxbar.respLayer3.occupancy      323184058124                       # Layer occupancy (ticks)
system.smcxbar.respLayer3.utilization             4.2                       # Layer utilization (%)
system.smcxbar.respLayer3.succeeded          32804920                       # # of times layer succeeds timing
system.smcxbar.respLayer3.failed                    0                       # # of times layer fails timing
system.smcxbar.respLayer4.succeeded                 0                       # # of times layer succeeds timing
system.smcxbar.respLayer4.failed                    0                       # # of times layer fails timing
system.realview.ethernet.descDMAReads               0                       # Number of descriptors the device read w/ DMA
system.realview.ethernet.descDMAWrites              0                       # Number of descriptors the device wrote w/ DMA
system.realview.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.realview.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.realview.ethernet.postedSwi                  0                       # number of software interrupts posted to CPU
system.realview.ethernet.coalescedSwi             0                       # average number of Swi's coalesced into each post
system.realview.ethernet.totalSwi                   0                       # total number of Swi written to ISR
system.realview.ethernet.postedRxIdle               0                       # number of rxIdle interrupts posted to CPU
system.realview.ethernet.coalescedRxIdle          0                       # average number of RxIdle's coalesced into each post
system.realview.ethernet.totalRxIdle                0                       # total number of RxIdle written to ISR
system.realview.ethernet.postedRxOk                 0                       # number of RxOk interrupts posted to CPU
system.realview.ethernet.coalescedRxOk            0                       # average number of RxOk's coalesced into each post
system.realview.ethernet.totalRxOk                  0                       # total number of RxOk written to ISR
system.realview.ethernet.postedRxDesc               0                       # number of RxDesc interrupts posted to CPU
system.realview.ethernet.coalescedRxDesc          0                       # average number of RxDesc's coalesced into each post
system.realview.ethernet.totalRxDesc                0                       # total number of RxDesc written to ISR
system.realview.ethernet.postedTxOk                 0                       # number of TxOk interrupts posted to CPU
system.realview.ethernet.coalescedTxOk            0                       # average number of TxOk's coalesced into each post
system.realview.ethernet.totalTxOk                  0                       # total number of TxOk written to ISR
system.realview.ethernet.postedTxIdle               0                       # number of TxIdle interrupts posted to CPU
system.realview.ethernet.coalescedTxIdle          0                       # average number of TxIdle's coalesced into each post
system.realview.ethernet.totalTxIdle                0                       # total number of TxIdle written to ISR
system.realview.ethernet.postedTxDesc               0                       # number of TxDesc interrupts posted to CPU
system.realview.ethernet.coalescedTxDesc          0                       # average number of TxDesc's coalesced into each post
system.realview.ethernet.totalTxDesc                0                       # total number of TxDesc written to ISR
system.realview.ethernet.postedRxOrn                0                       # number of RxOrn posted to CPU
system.realview.ethernet.coalescedRxOrn           0                       # average number of RxOrn's coalesced into each post
system.realview.ethernet.totalRxOrn                 0                       # total number of RxOrn written to ISR
system.realview.ethernet.coalescedTotal           0                       # average number of interrupts coalesced into each post
system.realview.ethernet.postedInterrupts            0                       # number of posts to CPU
system.realview.ethernet.droppedPackets             0                       # number of packets dropped
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cf1.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf1.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf1.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf1.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf1.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf1.dma_write_txs                            0                       # Number of DMA write transactions.
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                       8                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::system.realview.ide            8                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::system.realview.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023            8                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4            8                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.iocache.waiting_on_retry                     0                       # Number of times sendTimingReq failed
system.iocache.unaccounted_oskernel_rwmiss            0                       # oskernel rwmisses unaccounted b/c virt/phys addr differences
system.smccontroller.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.smccontroller.clk_domain.clock             100                       # Clock period in ticks
system.smccontroller.trans_dist::ReadReq    131199019                       # Transaction distribution
system.smccontroller.trans_dist::ReadResp    131199019                       # Transaction distribution
system.smccontroller.trans_dist::WriteReq            1                       # Transaction distribution
system.smccontroller.trans_dist::WriteResp            1                       # Transaction distribution
system.smccontroller.trans_dist::Writeback        80848                       # Transaction distribution
system.smccontroller.trans_dist::UpgradeReq         2100                       # Transaction distribution
system.smccontroller.trans_dist::SCUpgradeReq           31                       # Transaction distribution
system.smccontroller.trans_dist::UpgradeResp         2131                       # Transaction distribution
system.smccontroller.trans_dist::ReadExReq        17948                       # Transaction distribution
system.smccontroller.trans_dist::ReadExResp        17948                       # Transaction distribution
system.smccontroller.pkt_count_system.smccontroller_pipeline.master::system.Lmon0-slave     65629747                       # Packet count per connected master and slave (bytes)
system.smccontroller.pkt_count_system.smccontroller_pipeline.master::system.Lmon1-slave     65629672                       # Packet count per connected master and slave (bytes)
system.smccontroller.pkt_count_system.smccontroller_pipeline.master::system.Lmon2-slave     65629720                       # Packet count per connected master and slave (bytes)
system.smccontroller.pkt_count_system.smccontroller_pipeline.master::system.Lmon3-slave     65629907                       # Packet count per connected master and slave (bytes)
system.smccontroller.pkt_count_system.smccontroller_pipeline.master::total    262519046                       # Packet count per connected master and slave (bytes)
system.smccontroller.pkt_size_system.smccontroller_pipeline.master::system.Lmon0-slave   8403057153                       # Cumulative packet size per connected master and slave (bytes)
system.smccontroller.pkt_size_system.smccontroller_pipeline.master::system.Lmon1-slave   8403060480                       # Cumulative packet size per connected master and slave (bytes)
system.smccontroller.pkt_size_system.smccontroller_pipeline.master::system.Lmon2-slave   8403058944                       # Cumulative packet size per connected master and slave (bytes)
system.smccontroller.pkt_size_system.smccontroller_pipeline.master::system.Lmon3-slave   8403064064                       # Cumulative packet size per connected master and slave (bytes)
system.smccontroller.pkt_size_system.smccontroller_pipeline.master::total  33612240641                       # Cumulative packet size per connected master and slave (bytes)
system.smccontroller.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::ReadReq 104959215200                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::ReadResp 524796076000                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::WriteReq          900                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::WriteResp          800                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::Writeback    323392000                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::UpgradeReq      1680000                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::SCUpgradeReq        24800                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::UpgradeResp      1704800                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::ReadExReq     14358400                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::ReadExResp     71792000                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::ReadReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::ReadResp      8533983                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::WriteReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::WriteResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::Writeback            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::UpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::SCUpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::UpgradeResp            6                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::SCUpgradeFailReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::ReadExReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::ReadExResp         1720                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::ReadReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::ReadResp  31491816500                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::WriteReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::WriteResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::Writeback            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::UpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::UpgradeResp        10400                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::ReadExReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::ReadExResp      6130400                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.failedReq                      0                       # # of times recvTimingReq fails due to busy xbar
system.smccontroller.failedResp               8535709                       # # of times recvTimingResp fails due to busy xbar
system.smccontroller.reqForwardingFail              0                       # # of times xbar fails to forward req pkt to next component
system.smccontroller.respForwardingFail             0                       # # of times xbar fails to forward resp pkt to next component
system.smccontroller.pimReqSuccess                  1                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.smccontroller.pimReqFail                     0                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.smccontroller.pimReqDelayedTime              0                       # cumulative time PIM req pkts are delayed on this xbar
system.smccontroller.pimRespSuccess                 1                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.smccontroller.pimRespFail                    0                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.smccontroller.pimRespDelayedTime             0                       # cumulative time PIM resp pkts are delayed on this xbar
system.smccontroller.totalReqDelayedTime            0                       # cumulative time all req pkts are delayed on this xbar
system.smccontroller.totalRespDelayedTime  31497957300                       # cumulative time all resp pkts are delayed on this xbar
system.smccontroller.reqLayer0.occupancy  26324716100                       # Layer occupancy (ticks)
system.smccontroller.reqLayer0.utilization          0.3                       # Layer utilization (%)
system.smccontroller.reqLayer0.succeeded     32824987                       # # of times layer succeeds timing
system.smccontroller.reqLayer0.failed               0                       # # of times layer fails timing
system.smccontroller.reqLayer1.occupancy  26324952000                       # Layer occupancy (ticks)
system.smccontroller.reqLayer1.utilization          0.3                       # Layer utilization (%)
system.smccontroller.reqLayer1.succeeded     32824986                       # # of times layer succeeds timing
system.smccontroller.reqLayer1.failed               0                       # # of times layer fails timing
system.smccontroller.reqLayer2.occupancy  26324802400                       # Layer occupancy (ticks)
system.smccontroller.reqLayer2.utilization          0.3                       # Layer utilization (%)
system.smccontroller.reqLayer2.succeeded     32824987                       # # of times layer succeeds timing
system.smccontroller.reqLayer2.failed               0                       # # of times layer fails timing
system.smccontroller.reqLayer3.occupancy  26324200800                       # Layer occupancy (ticks)
system.smccontroller.reqLayer3.utilization          0.3                       # Layer utilization (%)
system.smccontroller.reqLayer3.succeeded     32824987                       # # of times layer succeeds timing
system.smccontroller.reqLayer3.failed               0                       # # of times layer fails timing
system.smccontroller.respLayer0.occupancy 524869573600                       # Layer occupancy (ticks)
system.smccontroller.respLayer0.utilization          6.8                       # Layer utilization (%)
system.smccontroller.respLayer0.succeeded    131219099                       # # of times layer succeeds timing
system.smccontroller.respLayer0.failed              0                       # # of times layer fails timing
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.trans_dist::ReadReq          521025939                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp         521025937                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate            2                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq              3079                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp             3079                       # Transaction distribution
system.tol2bus.trans_dist::Writeback            83113                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            7047                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          1303                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           8350                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            3                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            3                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            30716                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           30716                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       114070                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     95716616                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dtb.walker.dma::system.l2.cpu_side    166614757                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        76566                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     95824749                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dtb.walker.dma::system.l2.cpu_side    166833907                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        76771                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side     96872610                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.itb.walker.dma::system.l2.cpu_side           12                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dtb.walker.dma::system.l2.cpu_side    168669807                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        73815                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side     91667352                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.itb.walker.dma::system.l2.cpu_side           50                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dtb.walker.dma::system.l2.cpu_side    159620676                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.dcache.mem_side::system.l2.cpu_side           13                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.icache.mem_side::system.l2.cpu_side         5696                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.dcache.mem_side::system.l2.cpu_side         3069                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.dcache.mem_side::system.l2.cpu_side           14                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.icache.mem_side::system.l2.cpu_side         1476                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.dcache.mem_side::system.l2.cpu_side          901                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.dtb.walker.dma::system.l2.cpu_side           10                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total            1042172937                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     14600960                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side  12252311284                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dtb.walker.dma::system.l2.cpu_side    333228624                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      9800448                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side  12265401724                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dtb.walker.dma::system.l2.cpu_side    333667032                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      9826560                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side  12399569544                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.itb.walker.dma::system.l2.cpu_side           24                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dtb.walker.dma::system.l2.cpu_side    337338800                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side      9448448                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side  11734003664                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.itb.walker.dma::system.l2.cpu_side          100                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dtb.walker.dma::system.l2.cpu_side    319240704                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.dcache.mem_side::system.l2.cpu_side          256                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.icache.mem_side::system.l2.cpu_side       729088                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.dcache.mem_side::system.l2.cpu_side       335712                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.dcache.mem_side::system.l2.cpu_side          256                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.icache.mem_side::system.l2.cpu_side       188928                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.dcache.mem_side::system.l2.cpu_side        71497                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.dtb.walker.dma::system.l2.cpu_side           20                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total            50019763673                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::ReadReq 261545200550                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::ReadResp 6522898376324                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::WriteReq      3079499                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::WriteResp      1539500                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::Writeback   2701173498                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::UpgradeReq      3524996                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::SCUpgradeReq       651998                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::UpgradeResp      2425488                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::SCUpgradeFailReq         1500                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::ReadExReq     16553103                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::ReadExResp    590829009                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::ReadReq      6295071                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::ReadResp      4027006                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::WriteReq         2258                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::WriteResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::Writeback        14082                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::UpgradeReq          623                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::SCUpgradeReq           46                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::UpgradeResp          773                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::SCUpgradeFailReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::ReadExReq         5730                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::ReadExResp            6                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::ReadReq   5313586184                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::ReadResp  43449533964                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::WriteReq    115892279                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::WriteResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::Writeback    350557994                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::UpgradeReq       829500                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::SCUpgradeReq       706500                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::UpgradeResp     13081998                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::ReadExReq      4299488                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::ReadExResp        47999                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.failedReq                      6319082                       # # of times recvTimingReq fails due to busy xbar
system.tol2bus.failedResp                     4027785                       # # of times recvTimingResp fails due to busy xbar
system.tol2bus.reqForwardingFail                    0                       # # of times xbar fails to forward req pkt to next component
system.tol2bus.respForwardingFail                   0                       # # of times xbar fails to forward resp pkt to next component
system.tol2bus.pimReqSuccess                        1                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.tol2bus.pimReqFail                           0                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.tol2bus.pimReqDelayedTime                    0                       # cumulative time PIM req pkts are delayed on this xbar
system.tol2bus.pimRespSuccess                       1                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.tol2bus.pimRespFail                          0                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.tol2bus.pimRespDelayedTime                   0                       # cumulative time PIM resp pkts are delayed on this xbar
system.tol2bus.totalReqDelayedTime         5785871945                       # cumulative time all req pkts are delayed on this xbar
system.tol2bus.totalRespDelayedTime       43462663961                       # cumulative time all resp pkts are delayed on this xbar
system.tol2bus.snoops                           46350                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples        521139715                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                  47                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::9                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::10                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::11                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::12                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::13                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::14                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::15                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::16                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::17                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::18                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::19                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::20                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::21                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::22                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::23                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::24                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::25                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::26                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::27                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::28                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::29                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::30                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::31                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::32                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::33                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::34                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::35                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::36                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::37                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::38                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::39                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::40                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::41                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::42                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::43                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::44                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::45                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::46                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::47             521139715    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::48                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value             47                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value             47                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          521139715                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       264270324644                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.4                       # Layer utilization (%)
system.tol2bus.reqLayer0.succeeded          521151200                       # # of times layer succeeds timing
system.tol2bus.reqLayer0.failed                     0                       # # of times layer fails timing
system.tol2bus.snoopLayer0.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.snoopLayer0.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer0.occupancy        1857587398                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.succeeded             57035                       # # of times layer succeeds timing
system.tol2bus.respLayer0.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer1.occupancy      1557833038861                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization            20.1                       # Layer utilization (%)
system.tol2bus.respLayer1.succeeded          47851355                       # # of times layer succeeds timing
system.tol2bus.respLayer1.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer2.succeeded                 0                       # # of times layer succeeds timing
system.tol2bus.respLayer2.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer3.occupancy       83785050651                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             1.1                       # Layer utilization (%)
system.tol2bus.respLayer3.succeeded          83307601                       # # of times layer succeeds timing
system.tol2bus.respLayer3.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer4.succeeded                 0                       # # of times layer succeeds timing
system.tol2bus.respLayer4.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer5.succeeded                 0                       # # of times layer succeeds timing
system.tol2bus.respLayer5.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer6.occupancy        1254324079                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer6.succeeded             38283                       # # of times layer succeeds timing
system.tol2bus.respLayer6.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer7.occupancy      1559877081906                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization            20.1                       # Layer utilization (%)
system.tol2bus.respLayer7.succeeded          47909564                       # # of times layer succeeds timing
system.tol2bus.respLayer7.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer8.succeeded                 0                       # # of times layer succeeds timing
system.tol2bus.respLayer8.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer9.occupancy       83893484696                       # Layer occupancy (ticks)
system.tol2bus.respLayer9.utilization             1.1                       # Layer utilization (%)
system.tol2bus.respLayer9.succeeded          83417149                       # # of times layer succeeds timing
system.tol2bus.respLayer9.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer10.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer10.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer11.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer11.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer12.occupancy       1256660784                       # Layer occupancy (ticks)
system.tol2bus.respLayer12.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer12.succeeded            38385                       # # of times layer succeeds timing
system.tol2bus.respLayer12.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer13.occupancy     1576541797978                       # Layer occupancy (ticks)
system.tol2bus.respLayer13.utilization           20.3                       # Layer utilization (%)
system.tol2bus.respLayer13.succeeded         48432322                       # # of times layer succeeds timing
system.tol2bus.respLayer13.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer14.occupancy             6000                       # Layer occupancy (ticks)
system.tol2bus.respLayer14.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer14.succeeded                6                       # # of times layer succeeds timing
system.tol2bus.respLayer14.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer15.occupancy      84812882644                       # Layer occupancy (ticks)
system.tol2bus.respLayer15.utilization            1.1                       # Layer utilization (%)
system.tol2bus.respLayer15.succeeded         84335107                       # # of times layer succeeds timing
system.tol2bus.respLayer15.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer16.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer16.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer17.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer17.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer18.occupancy       1208375155                       # Layer occupancy (ticks)
system.tol2bus.respLayer18.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer18.succeeded            36908                       # # of times layer succeeds timing
system.tol2bus.respLayer18.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer19.occupancy     1492080139839                       # Layer occupancy (ticks)
system.tol2bus.respLayer19.utilization           19.2                       # Layer utilization (%)
system.tol2bus.respLayer19.succeeded         45828266                       # # of times layer succeeds timing
system.tol2bus.respLayer19.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer20.occupancy            25000                       # Layer occupancy (ticks)
system.tol2bus.respLayer20.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer20.succeeded               25                       # # of times layer succeeds timing
system.tol2bus.respLayer20.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer21.occupancy      80272242002                       # Layer occupancy (ticks)
system.tol2bus.respLayer21.utilization            1.0                       # Layer utilization (%)
system.tol2bus.respLayer21.succeeded         79810500                       # # of times layer succeeds timing
system.tol2bus.respLayer21.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer22.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer22.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer23.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer23.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer24.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer24.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer25.occupancy           326000                       # Layer occupancy (ticks)
system.tol2bus.respLayer25.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer25.succeeded               12                       # # of times layer succeeds timing
system.tol2bus.respLayer25.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer26.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer26.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer27.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer27.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer28.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer28.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer29.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer29.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer30.occupancy         92582897                       # Layer occupancy (ticks)
system.tol2bus.respLayer30.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer30.succeeded             2848                       # # of times layer succeeds timing
system.tol2bus.respLayer30.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer31.occupancy         37771475                       # Layer occupancy (ticks)
system.tol2bus.respLayer31.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer31.succeeded             1463                       # # of times layer succeeds timing
system.tol2bus.respLayer31.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer32.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer32.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer33.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer33.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer34.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer34.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer35.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer35.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer36.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer36.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer37.occupancy           327498                       # Layer occupancy (ticks)
system.tol2bus.respLayer37.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer37.succeeded               13                       # # of times layer succeeds timing
system.tol2bus.respLayer37.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer38.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer38.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer39.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer39.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer40.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer40.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer41.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer41.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer42.occupancy         23989490                       # Layer occupancy (ticks)
system.tol2bus.respLayer42.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer42.succeeded              738                       # # of times layer succeeds timing
system.tol2bus.respLayer42.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer43.occupancy         11105000                       # Layer occupancy (ticks)
system.tol2bus.respLayer43.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer43.succeeded              502                       # # of times layer succeeds timing
system.tol2bus.respLayer43.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer44.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer44.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer45.occupancy             5000                       # Layer occupancy (ticks)
system.tol2bus.respLayer45.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer45.succeeded                5                       # # of times layer succeeds timing
system.tol2bus.respLayer45.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer46.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer46.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer47.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer47.failed                   0                       # # of times layer fails timing
system.pim_sys.itlb.tlb_access                      0                       # Number of TLB accesses
system.pim_sys.itlb.tlb_dyn_access                  0                       # Number of TLB accesses
system.pim_sys.itlb.tlb_miss                        0                       # Number of TLB misses
system.pim_sys.itlb.tlb_hit_rate                  0                       # TLB hit rate
system.pim_sys.itlb.tlb_dyn_hit_rate              0                       # TLB dynamic hit rate (hit rate for the dynamic rules only
system.pim_sys.stlb.tlb_access                      0                       # Number of TLB accesses
system.pim_sys.stlb.tlb_dyn_access                  0                       # Number of TLB accesses
system.pim_sys.stlb.tlb_miss                        0                       # Number of TLB misses
system.pim_sys.stlb.tlb_hit_rate                  0                       # TLB hit rate
system.pim_sys.stlb.tlb_dyn_hit_rate              0                       # TLB dynamic hit rate (hit rate for the dynamic rules only
system.pim_sys.dtlb.tlb_access                      0                       # Number of TLB accesses
system.pim_sys.dtlb.tlb_dyn_access                  0                       # Number of TLB accesses
system.pim_sys.dtlb.tlb_miss                        0                       # Number of TLB misses
system.pim_sys.dtlb.tlb_hit_rate                  0                       # TLB hit rate
system.pim_sys.dtlb.tlb_dyn_hit_rate              0                       # TLB dynamic hit rate (hit rate for the dynamic rules only
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.pim_sys.cpu.dtb.inst_hits                    0                       # ITB inst hits
system.pim_sys.cpu.dtb.inst_misses                  0                       # ITB inst misses
system.pim_sys.cpu.dtb.read_hits                    0                       # DTB read hits
system.pim_sys.cpu.dtb.read_misses                  0                       # DTB read misses
system.pim_sys.cpu.dtb.write_hits                   0                       # DTB write hits
system.pim_sys.cpu.dtb.write_misses                 0                       # DTB write misses
system.pim_sys.cpu.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.pim_sys.cpu.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.pim_sys.cpu.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys.cpu.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.pim_sys.cpu.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.pim_sys.cpu.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.pim_sys.cpu.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.pim_sys.cpu.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.pim_sys.cpu.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.pim_sys.cpu.dtb.read_accesses                0                       # DTB read accesses
system.pim_sys.cpu.dtb.write_accesses               0                       # DTB write accesses
system.pim_sys.cpu.dtb.inst_accesses                0                       # ITB inst accesses
system.pim_sys.cpu.dtb.hits                         0                       # DTB hits
system.pim_sys.cpu.dtb.misses                       0                       # DTB misses
system.pim_sys.cpu.dtb.accesses                     0                       # DTB accesses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.pim_sys.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.pim_sys.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.pim_sys.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.pim_sys.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.pim_sys.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.pim_sys.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.pim_sys.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.pim_sys.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.pim_sys.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.pim_sys.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.pim_sys.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.pim_sys.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.pim_sys.cpu.itb.inst_hits                    0                       # ITB inst hits
system.pim_sys.cpu.itb.inst_misses                  0                       # ITB inst misses
system.pim_sys.cpu.itb.read_hits                    0                       # DTB read hits
system.pim_sys.cpu.itb.read_misses                  0                       # DTB read misses
system.pim_sys.cpu.itb.write_hits                   0                       # DTB write hits
system.pim_sys.cpu.itb.write_misses                 0                       # DTB write misses
system.pim_sys.cpu.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.pim_sys.cpu.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.pim_sys.cpu.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys.cpu.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.pim_sys.cpu.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.pim_sys.cpu.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.pim_sys.cpu.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.pim_sys.cpu.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.pim_sys.cpu.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.pim_sys.cpu.itb.read_accesses                0                       # DTB read accesses
system.pim_sys.cpu.itb.write_accesses               0                       # DTB write accesses
system.pim_sys.cpu.itb.inst_accesses                0                       # ITB inst accesses
system.pim_sys.cpu.itb.hits                         0                       # DTB hits
system.pim_sys.cpu.itb.misses                       0                       # DTB misses
system.pim_sys.cpu.itb.accesses                     0                       # DTB accesses
system.pim_sys.cpu.numCycles                        0                       # number of cpu cycles simulated
system.pim_sys.cpu.numWorkItemsStarted              0                       # number of work items this cpu started
system.pim_sys.cpu.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.pim_sys.cpu.committedInsts                   0                       # Number of instructions committed
system.pim_sys.cpu.committedOps                     0                       # Number of ops (including micro ops) committed
system.pim_sys.cpu.num_int_alu_accesses             0                       # Number of integer alu accesses
system.pim_sys.cpu.num_fp_alu_accesses              0                       # Number of float alu accesses
system.pim_sys.cpu.num_func_calls                   0                       # number of times a function call or return occured
system.pim_sys.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.pim_sys.cpu.num_int_insts                    0                       # number of integer instructions
system.pim_sys.cpu.num_fp_insts                     0                       # number of float instructions
system.pim_sys.cpu.num_int_register_reads            0                       # number of times the integer registers were read
system.pim_sys.cpu.num_int_register_writes            0                       # number of times the integer registers were written
system.pim_sys.cpu.num_fp_register_reads            0                       # number of times the floating registers were read
system.pim_sys.cpu.num_fp_register_writes            0                       # number of times the floating registers were written
system.pim_sys.cpu.num_mem_refs                     0                       # number of memory refs
system.pim_sys.cpu.num_load_insts                   0                       # Number of load instructions
system.pim_sys.cpu.num_store_insts                  0                       # Number of store instructions
system.pim_sys.cpu.num_idle_cycles                  0                       # Number of idle cycles
system.pim_sys.cpu.num_busy_cycles                  0                       # Number of busy cycles
system.pim_sys.cpu.not_idle_fraction                0                       # Percentage of non-idle cycles
system.pim_sys.cpu.idle_fraction                    1                       # Percentage of idle cycles
system.pim_sys.cpu.op_class::No_OpClass             0                       # Class of executed instruction
system.pim_sys.cpu.op_class::IntAlu                 0                       # Class of executed instruction
system.pim_sys.cpu.op_class::IntMult                0                       # Class of executed instruction
system.pim_sys.cpu.op_class::IntDiv                 0                       # Class of executed instruction
system.pim_sys.cpu.op_class::FloatAdd               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::FloatCmp               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::FloatCvt               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::FloatMult              0                       # Class of executed instruction
system.pim_sys.cpu.op_class::FloatDiv               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::FloatSqrt              0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdAdd                0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdAddAcc             0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdAlu                0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdCmp                0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdCvt                0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdMisc               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdMult               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdMultAcc            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdShift              0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdSqrt               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatMult            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::MemRead                0                       # Class of executed instruction
system.pim_sys.cpu.op_class::MemWrite               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::IprAccess              0                       # Class of executed instruction
system.pim_sys.cpu.op_class::InstPrefetch            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::total                  0                       # Class of executed instruction
system.pim_sys.cpu.kern.inst.arm                    0                       # number of arm instructions executed
system.pim_sys.cpu.kern.inst.quiesce                0                       # number of quiesce instructions executed
system.pim_sys.Smon.readBurstLengthHist::samples            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::mean          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::gmean          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::stdev          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::0            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::1            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::2            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::3            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::4            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::5            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::6            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::7            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::8            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::9            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::10            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::11            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::12            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::13            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::14            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::15            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::16            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::17            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::18            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::19            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::total            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::samples            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::mean          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::gmean          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::stdev          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::0            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::1            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::2            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::3            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::4            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::5            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::6            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::7            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::8            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::9            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::10            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::11            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::12            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::13            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::14            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::15            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::16            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::17            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::18            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::19            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::total            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBandwidthHist::samples       775722                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::mean            0                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::gmean            0                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::stdev            0                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::0       775722    100.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::1            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::2            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::3            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::4            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::5            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::6            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::7            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::8            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::9            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::10            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::11            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::12            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::13            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::14            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::15            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::16            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::17            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::18            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::19            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::total       775722                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.averageReadBandwidth            0                       # Average read bandwidth (bytes/s)
system.pim_sys.Smon.totalReadBytes                  0                       # Number of bytes read
system.pim_sys.Smon.writeBandwidthHist::samples       775722                       # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::mean            0                       # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::gmean            0                       # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::stdev            0                       # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::0       775722    100.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::1            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::2            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::3            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::4            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::5            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::6            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::7            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::8            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::9            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::10            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::11            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::12            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::13            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::14            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::15            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::16            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::17            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::18            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::19            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::total       775722                       # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.averageWriteBandwidth            0                       # Average write bandwidth (bytes/s)
system.pim_sys.Smon.totalWrittenBytes               0                       # Number of bytes written
system.pim_sys.Smon.readLatencyHist::samples            0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::mean          0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::gmean          0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::stdev          0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::0              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::1              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::2              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::3              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::4              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::5              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::6              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::7              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::8              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::9              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::10             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::11             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::12             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::13             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::14             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::15             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::16             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::17             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::18             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::19             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::total            0                       # Read request-response latency
system.pim_sys.Smon.writeLatencyHist::samples            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::mean          0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::gmean          0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::stdev          0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::0             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::1             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::2             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::3             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::4             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::5             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::6             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::7             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::8             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::9             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::10            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::11            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::12            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::13            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::14            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::15            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::16            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::17            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::18            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::19            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::total            0                       # Write request-response latency
system.pim_sys.Smon.ittReadRead::samples            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::mean             0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::stdev            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::underflows            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::1-5000             0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::5001-10000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::10001-15000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::15001-20000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::20001-25000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::25001-30000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::30001-35000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::35001-40000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::40001-45000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::45001-50000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::50001-55000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::55001-60000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::60001-65000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::65001-70000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::70001-75000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::75001-80000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::80001-85000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::85001-90000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::90001-95000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::95001-100000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::overflows            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::min_value            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::max_value            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::total              0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittWriteWrite::samples            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::mean           0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::stdev          0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::underflows            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::1-5000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::5001-10000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::10001-15000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::15001-20000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::20001-25000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::25001-30000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::30001-35000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::35001-40000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::40001-45000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::45001-50000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::50001-55000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::55001-60000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::60001-65000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::65001-70000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::70001-75000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::75001-80000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::80001-85000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::85001-90000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::90001-95000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::95001-100000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::overflows            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::min_value            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::max_value            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::total            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittReqReq::samples              0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::mean               0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::stdev              0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::underflows            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::1-5000               0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::5001-10000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::10001-15000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::15001-20000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::20001-25000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::25001-30000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::30001-35000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::35001-40000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::40001-45000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::45001-50000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::50001-55000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::55001-60000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::60001-65000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::65001-70000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::70001-75000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::75001-80000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::80001-85000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::85001-90000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::90001-95000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::95001-100000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::overflows            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::min_value            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::max_value            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::total                0                       # Request-to-request inter transaction time
system.pim_sys.Smon.outstandingReadsHist::samples       775722                       # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::mean            0                       # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::gmean            0                       # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::stdev            0                       # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::0       775722    100.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::1            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::2            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::3            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::4            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::5            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::6            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::7            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::8            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::9            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::10            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::11            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::12            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::13            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::14            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::15            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::16            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::17            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::18            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::19            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::total       775722                       # Outstanding read transactions
system.pim_sys.Smon.outstandingWritesHist::samples       775722                       # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::mean            0                       # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::stdev            0                       # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::0       775722    100.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::1            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::2            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::3            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::4            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::5            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::6            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::7            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::8            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::9            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::10            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::11            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::12            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::13            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::14            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::15            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::16            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::17            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::18            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::19            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::total       775722                       # Outstanding write transactions
system.pim_sys.Smon.readTransHist::samples       775722                       # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::mean             0                       # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::gmean            0                       # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::stdev            0                       # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::0           775722    100.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::1                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::2                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::3                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::4                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::5                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::6                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::7                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::8                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::9                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::10               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::11               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::12               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::13               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::14               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::15               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::16               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::17               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::18               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::19               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::total       775722                       # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::samples       775722                       # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::mean            0                       # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::gmean            0                       # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::stdev            0                       # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::0          775722    100.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::1               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::2               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::3               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::4               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::5               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::6               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::7               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::8               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::9               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::10              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::11              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::12              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::13              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::14              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::15              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::16              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::17              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::18              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::19              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::total       775722                       # Histogram of read transactions per sample period
system.pim_sys.cpu_voltage_domain.voltage            1                       # Voltage in Volts
system.pim_sys.pimbus.trans_dist::WriteReq            1                       # Transaction distribution
system.pim_sys.pimbus.trans_dist::WriteResp            1                       # Transaction distribution
system.pim_sys.pimbus.pkt_count_system.pim_sys.s2p.master::system.pim_sys.pim_memory.port            2                       # Packet count per connected master and slave (bytes)
system.pim_sys.pimbus.pkt_count_system.pim_sys.s2p.master::total            2                       # Packet count per connected master and slave (bytes)
system.pim_sys.pimbus.pkt_count::total              2                       # Packet count per connected master and slave (bytes)
system.pim_sys.pimbus.pkt_size_system.pim_sys.s2p.master::system.pim_sys.pim_memory.port            1                       # Cumulative packet size per connected master and slave (bytes)
system.pim_sys.pimbus.pkt_size_system.pim_sys.s2p.master::total            1                       # Cumulative packet size per connected master and slave (bytes)
system.pim_sys.pimbus.pkt_size::total               1                       # Cumulative packet size per connected master and slave (bytes)
system.pim_sys.pimbus.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::ReadReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::ReadResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::WriteReq         1000                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::WriteResp          700                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::Writeback            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::UpgradeReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::UpgradeResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::ReadExReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::ReadExResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::ReadReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::ReadResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::WriteReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::WriteResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::Writeback            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::UpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::SCUpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::UpgradeResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::SCUpgradeFailReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::ReadExReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::ReadExResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::ReadReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::ReadResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::WriteReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::WriteResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::Writeback            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::UpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::UpgradeResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::ReadExReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::ReadExResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.failedReq                     0                       # # of times recvTimingReq fails due to busy xbar
system.pim_sys.pimbus.failedResp                    0                       # # of times recvTimingResp fails due to busy xbar
system.pim_sys.pimbus.reqForwardingFail             0                       # # of times xbar fails to forward req pkt to next component
system.pim_sys.pimbus.respForwardingFail            0                       # # of times xbar fails to forward resp pkt to next component
system.pim_sys.pimbus.pimReqSuccess                 1                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.pim_sys.pimbus.pimReqFail                    0                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.pim_sys.pimbus.pimReqDelayedTime             0                       # cumulative time PIM req pkts are delayed on this xbar
system.pim_sys.pimbus.pimRespSuccess                1                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.pim_sys.pimbus.pimRespFail                   0                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.pim_sys.pimbus.pimRespDelayedTime            0                       # cumulative time PIM resp pkts are delayed on this xbar
system.pim_sys.pimbus.totalReqDelayedTime            0                       # cumulative time all req pkts are delayed on this xbar
system.pim_sys.pimbus.totalRespDelayedTime            0                       # cumulative time all resp pkts are delayed on this xbar
system.pim_sys.pimbus.reqLayer0.succeeded            0                       # # of times layer succeeds timing
system.pim_sys.pimbus.reqLayer0.failed              0                       # # of times layer fails timing
system.pim_sys.pimbus.reqLayer1.succeeded            0                       # # of times layer succeeds timing
system.pim_sys.pimbus.reqLayer1.failed              0                       # # of times layer fails timing
system.pim_sys.pimbus.reqLayer2.occupancy         1000                       # Layer occupancy (ticks)
system.pim_sys.pimbus.reqLayer2.utilization          0.0                       # Layer utilization (%)
system.pim_sys.pimbus.reqLayer2.succeeded            1                       # # of times layer succeeds timing
system.pim_sys.pimbus.reqLayer2.failed              0                       # # of times layer fails timing
system.pim_sys.pimbus.respLayer0.succeeded            0                       # # of times layer succeeds timing
system.pim_sys.pimbus.respLayer0.failed             0                       # # of times layer fails timing
system.pim_sys.pimbus.respLayer1.succeeded            0                       # # of times layer succeeds timing
system.pim_sys.pimbus.respLayer1.failed             0                       # # of times layer fails timing
system.pim_sys.pimbus.respLayer2.succeeded            0                       # # of times layer succeeds timing
system.pim_sys.pimbus.respLayer2.failed             0                       # # of times layer fails timing
system.pim_sys.pimbus.respLayer3.succeeded            0                       # # of times layer succeeds timing
system.pim_sys.pimbus.respLayer3.failed             0                       # # of times layer fails timing
system.pim_sys.pimbus.respLayer4.occupancy          700                       # Layer occupancy (ticks)
system.pim_sys.pimbus.respLayer4.utilization          0.0                       # Layer utilization (%)
system.pim_sys.pimbus.respLayer4.succeeded            1                       # # of times layer succeeds timing
system.pim_sys.pimbus.respLayer4.failed             0                       # # of times layer fails timing
system.seriallink0.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.seriallink0.clk_domain.clock               100                       # Clock period in ticks
system.seriallink1.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.seriallink1.clk_domain.clock               100                       # Clock period in ticks
system.seriallink2.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.seriallink2.clk_domain.clock               100                       # Clock period in ticks
system.seriallink3.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.seriallink3.clk_domain.clock               100                       # Clock period in ticks
system.l2.tags.replacements                 131217423                       # number of replacements
system.l2.tags.tagsinuse                  8191.909327                       # Cycle average of tags in use
system.l2.tags.total_refs                    42505498                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                 131217423                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      0.323932                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks       33.294515                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu0.dtb.walker     0.075355                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu0.inst     1.426810                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu0.data  2023.580100                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu1.dtb.walker     0.098462                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu1.inst     0.778070                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu1.data  2028.136896                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu2.dtb.walker     0.112812                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu2.itb.walker     0.000131                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu2.inst     0.822314                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu2.data  2186.757788                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu3.dtb.walker     0.175329                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu3.itb.walker     0.000592                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu3.inst     0.812565                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu3.data  1914.826745                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu5.inst     0.095672                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu5.data     0.009517                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu7.dtb.walker     0.002097                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu7.inst     0.117491                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu7.data     0.786066                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.004064                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu0.dtb.walker     0.000009                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu0.inst     0.000174                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu0.data     0.247019                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu1.dtb.walker     0.000012                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu1.inst     0.000095                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu1.data     0.247575                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu2.dtb.walker     0.000014                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu2.itb.walker     0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu2.inst     0.000100                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu2.data     0.266938                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu3.dtb.walker     0.000021                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu3.itb.walker     0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu3.inst     0.000099                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu3.data     0.233743                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu5.inst     0.000012                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu5.data     0.000001                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu7.dtb.walker     0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu7.inst     0.000014                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu7.data     0.000096                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999989                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1023            12                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          8171                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::1            8                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::2            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::3            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           89                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          434                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         4504                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         3112                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4           32                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1023     0.001465                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.997437                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                4299985343                       # Number of tag accesses
system.l2.tags.data_accesses               4299985343                       # Number of data accesses
system.l2.ReadReq_hits::system.cpu0.dtb.walker     83301659                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu0.inst        24983                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu0.data      9492241                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu1.dtb.walker     83411206                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu1.inst         6441                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu1.data      9305301                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu2.dtb.walker     84329098                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu2.itb.walker            1                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu2.inst         6260                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu2.data      9334774                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu3.dtb.walker     79805433                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu3.itb.walker           20                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu3.inst         4947                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu3.data      8960319                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu4.data            1                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu5.inst          997                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu5.data          559                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu6.data            1                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu7.dtb.walker            2                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu7.inst          296                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu7.data           87                       # number of ReadReq hits
system.l2.ReadReq_hits::total               367984626                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            83113                       # number of Writeback hits
system.l2.Writeback_hits::total                 83113                       # number of Writeback hits
system.l2.UpgradeReq_hits::system.cpu0.data          813                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::system.cpu1.data           60                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::system.cpu2.data          588                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::system.cpu3.data          206                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::system.cpu5.data           16                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::system.cpu7.data            5                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 1688                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::system.cpu0.data          815                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::system.cpu1.data           84                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::system.cpu2.data           54                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::system.cpu3.data           67                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::system.cpu5.data            2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total               1022                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::system.cpu0.data           62                       # number of ReadExReq hits
system.l2.ReadExReq_hits::system.cpu1.data           28                       # number of ReadExReq hits
system.l2.ReadExReq_hits::system.cpu2.data           23                       # number of ReadExReq hits
system.l2.ReadExReq_hits::system.cpu3.data           62                       # number of ReadExReq hits
system.l2.ReadExReq_hits::system.cpu5.data           45                       # number of ReadExReq hits
system.l2.ReadExReq_hits::system.cpu7.data            4                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   224                       # number of ReadExReq hits
system.l2.demand_hits::system.cpu0.dtb.walker     83301659                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu0.inst         24983                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu0.data       9492303                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu1.dtb.walker     83411206                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu1.inst          6441                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu1.data       9305329                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu2.dtb.walker     84329098                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu2.itb.walker            1                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu2.inst          6260                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu2.data       9334797                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu3.dtb.walker     79805433                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu3.itb.walker           20                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu3.inst          4947                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu3.data       8960381                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu4.data             1                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu5.inst           997                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu5.data           604                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu6.data             1                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu7.dtb.walker            2                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu7.inst           296                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu7.data            91                       # number of demand (read+write) hits
system.l2.demand_hits::total                367984850                       # number of demand (read+write) hits
system.l2.overall_hits::system.cpu0.dtb.walker     83301659                       # number of overall hits
system.l2.overall_hits::system.cpu0.inst        24983                       # number of overall hits
system.l2.overall_hits::system.cpu0.data      9492303                       # number of overall hits
system.l2.overall_hits::system.cpu1.dtb.walker     83411206                       # number of overall hits
system.l2.overall_hits::system.cpu1.inst         6441                       # number of overall hits
system.l2.overall_hits::system.cpu1.data      9305329                       # number of overall hits
system.l2.overall_hits::system.cpu2.dtb.walker     84329098                       # number of overall hits
system.l2.overall_hits::system.cpu2.itb.walker            1                       # number of overall hits
system.l2.overall_hits::system.cpu2.inst         6260                       # number of overall hits
system.l2.overall_hits::system.cpu2.data      9334797                       # number of overall hits
system.l2.overall_hits::system.cpu3.dtb.walker     79805433                       # number of overall hits
system.l2.overall_hits::system.cpu3.itb.walker           20                       # number of overall hits
system.l2.overall_hits::system.cpu3.inst         4947                       # number of overall hits
system.l2.overall_hits::system.cpu3.data      8960381                       # number of overall hits
system.l2.overall_hits::system.cpu4.data            1                       # number of overall hits
system.l2.overall_hits::system.cpu5.inst          997                       # number of overall hits
system.l2.overall_hits::system.cpu5.data          604                       # number of overall hits
system.l2.overall_hits::system.cpu6.data            1                       # number of overall hits
system.l2.overall_hits::system.cpu7.dtb.walker            2                       # number of overall hits
system.l2.overall_hits::system.cpu7.inst          296                       # number of overall hits
system.l2.overall_hits::system.cpu7.data           91                       # number of overall hits
system.l2.overall_hits::total               367984850                       # number of overall hits
system.l2.ReadReq_misses::system.cpu0.dtb.walker         5497                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu0.inst        32052                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu0.data     38337899                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu1.dtb.walker         5552                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu1.inst        31842                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu1.data     38583714                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu2.dtb.walker         5602                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu2.itb.walker            5                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu2.inst        32126                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu2.data     39076781                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu3.dtb.walker         4743                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu3.itb.walker            5                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu3.inst        31960                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu3.data     36852224                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu5.inst         1851                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu5.data          220                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu7.dtb.walker            3                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu7.inst          442                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu7.data           94                       # number of ReadReq misses
system.l2.ReadReq_misses::total             153002612                       # number of ReadReq misses
system.l2.UpgradeReq_misses::system.cpu0.data           79                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::system.cpu1.data          315                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::system.cpu2.data          833                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::system.cpu3.data          537                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::system.cpu5.data          245                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::system.cpu7.data           92                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               2101                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu0.data            5                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu1.data            9                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu3.data            5                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu5.data            8                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu7.data            4                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               31                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::system.cpu0.data         4810                       # number of ReadExReq misses
system.l2.ReadExReq_misses::system.cpu1.data         4238                       # number of ReadExReq misses
system.l2.ReadExReq_misses::system.cpu2.data         4319                       # number of ReadExReq misses
system.l2.ReadExReq_misses::system.cpu3.data         4529                       # number of ReadExReq misses
system.l2.ReadExReq_misses::system.cpu5.data           36                       # number of ReadExReq misses
system.l2.ReadExReq_misses::system.cpu7.data           16                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               17948                       # number of ReadExReq misses
system.l2.demand_misses::system.cpu0.dtb.walker         5497                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu0.inst        32052                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu0.data     38342709                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu1.dtb.walker         5552                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu1.inst        31842                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu1.data     38587952                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu2.dtb.walker         5602                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu2.itb.walker            5                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu2.inst        32126                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu2.data     39081100                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu3.dtb.walker         4743                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu3.itb.walker            5                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu3.inst        31960                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu3.data     36856753                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu5.inst         1851                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu5.data          256                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu7.dtb.walker            3                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu7.inst          442                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu7.data          110                       # number of demand (read+write) misses
system.l2.demand_misses::total              153020560                       # number of demand (read+write) misses
system.l2.overall_misses::system.cpu0.dtb.walker         5497                       # number of overall misses
system.l2.overall_misses::system.cpu0.inst        32052                       # number of overall misses
system.l2.overall_misses::system.cpu0.data     38342709                       # number of overall misses
system.l2.overall_misses::system.cpu1.dtb.walker         5552                       # number of overall misses
system.l2.overall_misses::system.cpu1.inst        31842                       # number of overall misses
system.l2.overall_misses::system.cpu1.data     38587952                       # number of overall misses
system.l2.overall_misses::system.cpu2.dtb.walker         5602                       # number of overall misses
system.l2.overall_misses::system.cpu2.itb.walker            5                       # number of overall misses
system.l2.overall_misses::system.cpu2.inst        32126                       # number of overall misses
system.l2.overall_misses::system.cpu2.data     39081100                       # number of overall misses
system.l2.overall_misses::system.cpu3.dtb.walker         4743                       # number of overall misses
system.l2.overall_misses::system.cpu3.itb.walker            5                       # number of overall misses
system.l2.overall_misses::system.cpu3.inst        31960                       # number of overall misses
system.l2.overall_misses::system.cpu3.data     36856753                       # number of overall misses
system.l2.overall_misses::system.cpu5.inst         1851                       # number of overall misses
system.l2.overall_misses::system.cpu5.data          256                       # number of overall misses
system.l2.overall_misses::system.cpu7.dtb.walker            3                       # number of overall misses
system.l2.overall_misses::system.cpu7.inst          442                       # number of overall misses
system.l2.overall_misses::system.cpu7.data          110                       # number of overall misses
system.l2.overall_misses::total             153020560                       # number of overall misses
system.l2.ReadReq_miss_latency::system.cpu0.dtb.walker    683015491                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu0.inst   3889932000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu0.data 5060051090991                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu1.dtb.walker    702785492                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu1.inst   3883471500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu1.data 5092375671947                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu2.dtb.walker    709139490                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu2.itb.walker       633000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu2.inst   3957730000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu2.data 5157078293982                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu3.dtb.walker    593677484                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu3.itb.walker       687500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu3.inst   3951966000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu3.data 4865708727992                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu5.inst    245979000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu5.data     27846999                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu7.dtb.walker       464000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu7.inst     58566000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu7.data     11350000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total    20193931028868                       # number of ReadReq miss cycles
system.l2.UpgradeReq_miss_latency::system.cpu0.data       664500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::system.cpu1.data        65000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::system.cpu3.data       206500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::system.cpu5.data       848500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      1784500                       # number of UpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::system.cpu0.data        65500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::system.cpu1.data        74000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::system.cpu5.data       541500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total       681000                       # number of SCUpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu0.data    590608499                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu1.data    658314954                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu2.data    595006000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu3.data    651573000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu5.data      5120000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu7.data      1763500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2502385953                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::system.cpu0.dtb.walker    683015491                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu0.inst   3889932000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu0.data 5060641699490                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu1.dtb.walker    702785492                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu1.inst   3883471500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu1.data 5093033986901                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu2.dtb.walker    709139490                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu2.itb.walker       633000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu2.inst   3957730000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu2.data 5157673299982                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu3.dtb.walker    593677484                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu3.itb.walker       687500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu3.inst   3951966000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu3.data 4866360300992                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu5.inst    245979000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu5.data     32966999                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu7.dtb.walker       464000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu7.inst     58566000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu7.data     13113500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     20196433414821                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::system.cpu0.dtb.walker    683015491                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu0.inst   3889932000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu0.data 5060641699490                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu1.dtb.walker    702785492                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu1.inst   3883471500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu1.data 5093033986901                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu2.dtb.walker    709139490                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu2.itb.walker       633000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu2.inst   3957730000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu2.data 5157673299982                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu3.dtb.walker    593677484                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu3.itb.walker       687500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu3.inst   3951966000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu3.data 4866360300992                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu5.inst    245979000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu5.data     32966999                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu7.dtb.walker       464000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu7.inst     58566000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu7.data     13113500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    20196433414821                       # number of overall miss cycles
system.l2.ReadReq_accesses::system.cpu0.dtb.walker     83307156                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu0.inst        57035                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu0.data     47830140                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu1.dtb.walker     83416758                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu1.inst        38283                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu1.data     47889015                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu2.dtb.walker     84334700                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu2.itb.walker            6                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu2.inst        38386                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu2.data     48411555                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu3.dtb.walker     79810176                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu3.itb.walker           25                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu3.inst        36907                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu3.data     45812543                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu4.data            1                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu5.inst         2848                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu5.data          779                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu6.data            1                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu7.dtb.walker            5                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu7.inst          738                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu7.data          181                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total           520987238                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        83113                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             83113                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu0.data          892                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu1.data          375                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu2.data         1421                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu3.data          743                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu5.data          261                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu7.data           97                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             3789                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu0.data          820                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu1.data           93                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu2.data           54                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu3.data           72                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu5.data           10                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu7.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total           1053                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu0.data         4872                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu1.data         4266                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu2.data         4342                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu3.data         4591                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu5.data           81                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu7.data           20                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             18172                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::system.cpu0.dtb.walker     83307156                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu0.inst        57035                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu0.data     47835012                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu1.dtb.walker     83416758                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu1.inst        38283                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu1.data     47893281                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu2.dtb.walker     84334700                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu2.itb.walker            6                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu2.inst        38386                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu2.data     48415897                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu3.dtb.walker     79810176                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu3.itb.walker           25                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu3.inst        36907                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu3.data     45817134                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu4.data            1                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu5.inst         2848                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu5.data          860                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu6.data            1                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu7.dtb.walker            5                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu7.inst          738                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu7.data          201                       # number of demand (read+write) accesses
system.l2.demand_accesses::total            521005410                       # number of demand (read+write) accesses
system.l2.overall_accesses::system.cpu0.dtb.walker     83307156                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu0.inst        57035                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu0.data     47835012                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu1.dtb.walker     83416758                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu1.inst        38283                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu1.data     47893281                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu2.dtb.walker     84334700                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu2.itb.walker            6                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu2.inst        38386                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu2.data     48415897                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu3.dtb.walker     79810176                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu3.itb.walker           25                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu3.inst        36907                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu3.data     45817134                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu4.data            1                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu5.inst         2848                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu5.data          860                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu6.data            1                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu7.dtb.walker            5                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu7.inst          738                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu7.data          201                       # number of overall (read+write) accesses
system.l2.overall_accesses::total           521005410                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::system.cpu0.dtb.walker     0.000066                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu0.inst     0.561971                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu0.data     0.801543                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu1.dtb.walker     0.000067                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu1.inst     0.831753                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu1.data     0.805690                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu2.dtb.walker     0.000066                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu2.itb.walker     0.833333                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu2.inst     0.836920                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu2.data     0.807179                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu3.dtb.walker     0.000059                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu3.itb.walker     0.200000                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu3.inst     0.865960                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu3.data     0.804413                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu5.inst     0.649930                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu5.data     0.282413                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu7.dtb.walker     0.600000                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu7.inst     0.598916                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu7.data     0.519337                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.293678                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu0.data     0.088565                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu1.data     0.840000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu2.data     0.586207                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu3.data     0.722746                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu5.data     0.938697                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu7.data     0.948454                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.554500                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu0.data     0.006098                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu1.data     0.096774                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu3.data     0.069444                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu5.data     0.800000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu7.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.029440                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::system.cpu0.data     0.987274                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::system.cpu1.data     0.993436                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::system.cpu2.data     0.994703                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::system.cpu3.data     0.986495                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::system.cpu5.data     0.444444                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::system.cpu7.data     0.800000                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.987673                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::system.cpu0.dtb.walker     0.000066                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu0.inst     0.561971                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu0.data     0.801562                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu1.dtb.walker     0.000067                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu1.inst     0.831753                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu1.data     0.805707                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu2.dtb.walker     0.000066                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu2.itb.walker     0.833333                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu2.inst     0.836920                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu2.data     0.807196                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu3.dtb.walker     0.000059                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu3.itb.walker     0.200000                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu3.inst     0.865960                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu3.data     0.804432                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu5.inst     0.649930                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu5.data     0.297674                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu7.dtb.walker     0.600000                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu7.inst     0.598916                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu7.data     0.547264                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.293702                       # miss rate for demand accesses
system.l2.overall_miss_rate::system.cpu0.dtb.walker     0.000066                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu0.inst     0.561971                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu0.data     0.801562                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu1.dtb.walker     0.000067                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu1.inst     0.831753                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu1.data     0.805707                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu2.dtb.walker     0.000066                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu2.itb.walker     0.833333                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu2.inst     0.836920                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu2.data     0.807196                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu3.dtb.walker     0.000059                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu3.itb.walker     0.200000                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu3.inst     0.865960                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu3.data     0.804432                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu5.inst     0.649930                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu5.data     0.297674                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu7.dtb.walker     0.600000                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu7.inst     0.598916                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu7.data     0.547264                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.293702                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::system.cpu0.dtb.walker 124252.408768                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu0.inst 121363.159865                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu0.data 131985.612748                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu1.dtb.walker 126582.401297                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu1.inst 121960.665159                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu1.data 131982.516560                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu2.dtb.walker 126586.842199                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu2.itb.walker       126600                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu2.inst 123193.986179                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu2.data 131972.955858                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu3.dtb.walker 125169.193338                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu3.itb.walker       137500                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu3.inst 123653.504380                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu3.data 132032.973858                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu5.inst 132889.789303                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu5.data 126577.268182                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu7.dtb.walker 154666.666667                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu7.inst 132502.262443                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu7.data 120744.680851                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 131984.224092                       # average ReadReq miss latency
system.l2.UpgradeReq_avg_miss_latency::system.cpu0.data  8411.392405                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::system.cpu1.data   206.349206                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::system.cpu3.data   384.543762                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::system.cpu5.data  3463.265306                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total   849.357449                       # average UpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::system.cpu0.data        13100                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::system.cpu1.data  8222.222222                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::system.cpu5.data 67687.500000                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total 21967.741935                       # average SCUpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu0.data 122787.629730                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu1.data 155336.232657                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu2.data 137764.760361                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu3.data 143866.858026                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu5.data 142222.222222                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu7.data 110218.750000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 139424.222922                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::system.cpu0.dtb.walker 124252.408768                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu0.inst 121363.159865                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu0.data 131984.458883                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu1.dtb.walker 126582.401297                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu1.inst 121960.665159                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu1.data 131985.081429                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu2.dtb.walker 126586.842199                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu2.itb.walker       126600                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu2.inst 123193.986179                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu2.data 131973.595932                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu3.dtb.walker 125169.193338                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu3.itb.walker       137500                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu3.inst 123653.504380                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu3.data 132034.428019                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu5.inst 132889.789303                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu5.data 128777.339844                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu7.dtb.walker 154666.666667                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu7.inst 132502.262443                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu7.data 119213.636364                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 131985.096740                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu0.dtb.walker 124252.408768                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu0.inst 121363.159865                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu0.data 131984.458883                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu1.dtb.walker 126582.401297                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu1.inst 121960.665159                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu1.data 131985.081429                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu2.dtb.walker 126586.842199                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu2.itb.walker       126600                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu2.inst 123193.986179                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu2.data 131973.595932                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu3.dtb.walker 125169.193338                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu3.itb.walker       137500                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu3.inst 123653.504380                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu3.data 132034.428019                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu5.inst 132889.789303                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu5.data 128777.339844                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu7.dtb.walker 154666.666667                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu7.inst 132502.262443                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu7.data 119213.636364                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 131985.096740                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            0                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                80848                       # number of writebacks
system.l2.writebacks::total                     80848                       # number of writebacks
system.l2.ReadReq_mshr_hits::system.cpu0.dtb.walker         3931                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu0.inst         7659                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu0.data      5542856                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu1.dtb.walker         3603                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu1.inst        20207                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu1.data      5748299                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu2.dtb.walker         3523                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu2.inst        18250                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu2.data      5090028                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu3.dtb.walker         1440                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu3.inst        17674                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu3.data      5346093                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu5.inst           20                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu5.data            8                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu7.inst            1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::total           21803592                       # number of ReadReq MSHR hits
system.l2.UpgradeReq_mshr_hits::system.cpu3.data            2                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total               2                       # number of UpgradeReq MSHR hits
system.l2.demand_mshr_hits::system.cpu0.dtb.walker         3931                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu0.inst         7659                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu0.data      5542856                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu1.dtb.walker         3603                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu1.inst        20207                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu1.data      5748299                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu2.dtb.walker         3523                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu2.inst        18250                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu2.data      5090028                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu3.dtb.walker         1440                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu3.inst        17674                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu3.data      5346093                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu5.inst           20                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu5.data            8                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu7.inst            1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total            21803592                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::system.cpu0.dtb.walker         3931                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu0.inst         7659                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu0.data      5542856                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu1.dtb.walker         3603                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu1.inst        20207                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu1.data      5748299                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu2.dtb.walker         3523                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu2.inst        18250                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu2.data      5090028                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu3.dtb.walker         1440                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu3.inst        17674                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu3.data      5346093                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu5.inst           20                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu5.data            8                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu7.inst            1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total           21803592                       # number of overall MSHR hits
system.l2.ReadReq_mshr_misses::system.cpu0.dtb.walker         1566                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu0.inst        24393                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu0.data     32795043                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu1.dtb.walker         1949                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu1.inst        11635                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu1.data     32835415                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu2.dtb.walker         2079                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu2.itb.walker            5                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu2.inst        13876                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu2.data     33986753                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu3.dtb.walker         3303                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu3.itb.walker            5                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu3.inst        14286                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu3.data     31506131                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu5.inst         1831                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu5.data          212                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu7.dtb.walker            3                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu7.inst          441                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu7.data           94                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total        131199020                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu0.data           79                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu1.data          315                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu2.data          833                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu3.data          535                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu5.data          245                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu7.data           92                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total          2099                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu0.data            5                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu1.data            9                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu3.data            5                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu5.data            8                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu7.data            4                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           31                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu0.data         4810                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu1.data         4238                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu2.data         4319                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu3.data         4529                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu5.data           36                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu7.data           16                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          17948                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::system.cpu0.dtb.walker         1566                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu0.inst        24393                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu0.data     32799853                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu1.dtb.walker         1949                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu1.inst        11635                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu1.data     32839653                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu2.dtb.walker         2079                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu2.itb.walker            5                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu2.inst        13876                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu2.data     33991072                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu3.dtb.walker         3303                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu3.itb.walker            5                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu3.inst        14286                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu3.data     31510660                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu5.inst         1831                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu5.data          248                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu7.dtb.walker            3                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu7.inst          441                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu7.data          110                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total         131216968                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::system.cpu0.dtb.walker         1566                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu0.inst        24393                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu0.data     32799853                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu1.dtb.walker         1949                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu1.inst        11635                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu1.data     32839653                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu2.dtb.walker         2079                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu2.itb.walker            5                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu2.inst        13876                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu2.data     33991072                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu3.dtb.walker         3303                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu3.itb.walker            5                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu3.inst        14286                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu3.data     31510660                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu5.inst         1831                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu5.data          248                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu7.dtb.walker            3                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu7.inst          441                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu7.data          110                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total        131216968                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::system.cpu0.dtb.walker    189331491                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu0.inst   2935681500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu0.data 3983184477992                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu1.dtb.walker    236347492                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu1.inst   1398200500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu1.data 3988329564454                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu2.dtb.walker    251737490                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu2.itb.walker       578000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu2.inst   1663742500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu2.data 4125696238486                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu3.dtb.walker    393152984                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu3.itb.walker       632500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu3.inst   1721206500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu3.data 3828480282996                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu5.inst    224250000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu5.data     24533499                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu7.dtb.walker       431000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu7.inst     53659000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu7.data     10316000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total 15934794364384                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu0.data      4324000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu1.data     17151000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu2.data     45420000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu3.data     29195000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu5.data     13361996                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu7.data      5034500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total    114486496                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu0.data       272000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu1.data       511000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu3.data       272498                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu5.data       453500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu7.data       217000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      1725998                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu0.data    537698499                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu1.data    611696954                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu2.data    547497000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu3.data    601754000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu5.data      4724000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu7.data      1587500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2304957953                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu0.dtb.walker    189331491                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu0.inst   2935681500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu0.data 3983722176491                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu1.dtb.walker    236347492                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu1.inst   1398200500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu1.data 3988941261408                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu2.dtb.walker    251737490                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu2.itb.walker       578000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu2.inst   1663742500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu2.data 4126243735486                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu3.dtb.walker    393152984                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu3.itb.walker       632500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu3.inst   1721206500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu3.data 3829082036996                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu5.inst    224250000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu5.data     29257499                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu7.dtb.walker       431000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu7.inst     53659000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu7.data     11903500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 15937099322337                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu0.dtb.walker    189331491                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu0.inst   2935681500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu0.data 3983722176491                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu1.dtb.walker    236347492                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu1.inst   1398200500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu1.data 3988941261408                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu2.dtb.walker    251737490                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu2.itb.walker       578000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu2.inst   1663742500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu2.data 4126243735486                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu3.dtb.walker    393152984                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu3.itb.walker       632500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu3.inst   1721206500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu3.data 3829082036996                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu5.inst    224250000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu5.data     29257499                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu7.dtb.walker       431000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu7.inst     53659000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu7.data     11903500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 15937099322337                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu0.data     47728000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu1.data     47446500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu2.data     47883000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu3.data     32565497                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu5.data       403000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu7.data       268000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total    176293997                       # number of ReadReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu0.data     17842499                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu1.data     15646500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu2.data     15705000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu3.data     14920500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu5.data       160000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu7.data       173000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::total     64447499                       # number of WriteReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu0.data     65570499                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu1.data     63093000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu2.data     63588000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu3.data     47485997                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu5.data       563000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu7.data       441000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total    240741496                       # number of overall MSHR uncacheable cycles
system.l2.ReadReq_mshr_miss_rate::system.cpu0.dtb.walker     0.000019                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu0.inst     0.427685                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu0.data     0.685656                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu1.dtb.walker     0.000023                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu1.inst     0.303921                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu1.data     0.685657                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu2.dtb.walker     0.000025                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu2.itb.walker     0.833333                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu2.inst     0.361486                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu2.data     0.702038                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu3.dtb.walker     0.000041                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu3.itb.walker     0.200000                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu3.inst     0.387081                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu3.data     0.687718                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu5.inst     0.642907                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu5.data     0.272144                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu7.dtb.walker     0.600000                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu7.inst     0.597561                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu7.data     0.519337                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.251828                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu0.data     0.088565                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu1.data     0.840000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu2.data     0.586207                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu3.data     0.720054                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu5.data     0.938697                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu7.data     0.948454                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.553972                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu0.data     0.006098                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu1.data     0.096774                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu3.data     0.069444                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu5.data     0.800000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu7.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.029440                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu0.data     0.987274                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu1.data     0.993436                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu2.data     0.994703                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu3.data     0.986495                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu5.data     0.444444                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu7.data     0.800000                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.987673                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::system.cpu0.dtb.walker     0.000019                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu0.inst     0.427685                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu0.data     0.685687                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu1.dtb.walker     0.000023                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu1.inst     0.303921                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu1.data     0.685684                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu2.dtb.walker     0.000025                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu2.itb.walker     0.833333                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu2.inst     0.361486                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu2.data     0.702064                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu3.dtb.walker     0.000041                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu3.itb.walker     0.200000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu3.inst     0.387081                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu3.data     0.687748                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu5.inst     0.642907                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu5.data     0.288372                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu7.dtb.walker     0.600000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu7.inst     0.597561                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu7.data     0.547264                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.251853                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::system.cpu0.dtb.walker     0.000019                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu0.inst     0.427685                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu0.data     0.685687                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu1.dtb.walker     0.000023                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu1.inst     0.303921                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu1.data     0.685684                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu2.dtb.walker     0.000025                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu2.itb.walker     0.833333                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu2.inst     0.361486                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu2.data     0.702064                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu3.dtb.walker     0.000041                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu3.itb.walker     0.200000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu3.inst     0.387081                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu3.data     0.687748                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu5.inst     0.642907                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu5.data     0.288372                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu7.dtb.walker     0.600000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu7.inst     0.597561                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu7.data     0.547264                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.251853                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu0.dtb.walker 120901.335249                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu0.inst 120349.342024                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu0.data 121456.906704                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu1.dtb.walker 121266.029759                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu1.inst 120171.938118                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu1.data 121464.265472                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu2.dtb.walker 121085.853776                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu2.itb.walker       115600                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu2.inst 119900.727875                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu2.data 121391.303208                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu3.dtb.walker 119029.059643                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu3.itb.walker       126500                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu3.inst 120482.045359                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu3.data 121515.405462                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu5.inst 122474.057892                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu5.data 115724.051887                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu7.dtb.walker 143666.666667                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu7.inst 121675.736961                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu7.data 109744.680851                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 121455.132549                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu0.data 54734.177215                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu1.data 54447.619048                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu2.data 54525.810324                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu3.data 54570.093458                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu5.data 54538.759184                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu7.data 54722.826087                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 54543.352072                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu0.data        54400                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu1.data 56777.777778                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu3.data 54499.600000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu5.data 56687.500000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu7.data        54250                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 55677.354839                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu0.data 111787.629730                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu1.data 144336.232657                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu2.data 126764.760361                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu3.data 132866.858026                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu5.data 131222.222222                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu7.data 99218.750000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 128424.222922                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu0.dtb.walker 120901.335249                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu0.inst 120349.342024                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu0.data 121455.488733                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu1.dtb.walker 121266.029759                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu1.inst 120171.938118                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu1.data 121467.217129                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu2.dtb.walker 121085.853776                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu2.itb.walker       115600                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu2.inst 119900.727875                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu2.data 121391.985975                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu3.dtb.walker 119029.059643                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu3.itb.walker       126500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu3.inst 120482.045359                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu3.data 121517.036996                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu5.inst 122474.057892                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu5.data 117973.786290                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu7.dtb.walker 143666.666667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu7.inst 121675.736961                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu7.data 108213.636364                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 121456.085789                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu0.dtb.walker 120901.335249                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu0.inst 120349.342024                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu0.data 121455.488733                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu1.dtb.walker 121266.029759                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu1.inst 120171.938118                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu1.data 121467.217129                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu2.dtb.walker 121085.853776                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu2.itb.walker       115600                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu2.inst 119900.727875                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu2.data 121391.985975                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu3.dtb.walker 119029.059643                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu3.itb.walker       126500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu3.inst 120482.045359                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu3.data 121517.036996                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu5.inst 122474.057892                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu5.data 117973.786290                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu7.dtb.walker 143666.666667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu7.inst 121675.736961                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu7.data 108213.636364                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 121456.085789                       # average overall mshr miss latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu0.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu1.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu2.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu3.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu5.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu7.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu0.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu1.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu2.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu3.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu5.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu7.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu0.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu1.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu2.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu3.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu5.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu7.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.l2.waiting_on_retry                     650177                       # Number of times sendTimingReq failed
system.l2.unaccounted_oskernel_rwmiss             766                       # oskernel rwmisses unaccounted b/c virt/phys addr differences
system.Lmon0.readBurstLengthHist::samples     32804214                       # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::mean            256                       # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::gmean    255.999999                       # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::stdev             0                       # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::0-15              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::16-31             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::32-47             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::48-63             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::64-79             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::80-95             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::256-271     32804214    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::total      32804214                       # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::samples        20228                       # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::mean    255.987394                       # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::gmean   255.929831                       # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::stdev     1.792932                       # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::0-15             1      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::16-31            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::32-47            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::48-63            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::64-79            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::80-95            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::256-271        20227    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::total        20228                       # Histogram of burst lengths of transmitted packets
system.Lmon0.readBandwidthHist::samples        775722                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::mean     1082587553.788599                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::gmean    1050381620.781526                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::stdev    233503036.389335                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::0-1.34218e+08           68      0.01%      0.01% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::1.34218e+08-2.68435e+08           78      0.01%      0.02% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::2.68435e+08-4.02653e+08        14491      1.87%      1.89% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::4.02653e+08-5.36871e+08          486      0.06%      1.95% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::5.36871e+08-6.71089e+08        64282      8.29%     10.24% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::6.71089e+08-8.05306e+08        12853      1.66%     11.89% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::8.05306e+08-9.39524e+08        32748      4.22%     16.11% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::9.39524e+08-1.07374e+09       266142     34.31%     50.42% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::1.07374e+09-1.20796e+09        24600      3.17%     53.59% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::1.20796e+09-1.34218e+09       352873     45.49%     99.08% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::1.34218e+09-1.4764e+09         7090      0.91%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::1.4764e+09-1.61061e+09           11      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::1.61061e+09-1.74483e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::1.74483e+09-1.87905e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::1.87905e+09-2.01327e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::2.01327e+09-2.14748e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::2.14748e+09-2.2817e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::2.2817e+09-2.41592e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::2.41592e+09-2.55014e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::2.55014e+09-2.68435e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::total          775722                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.averageReadBandwidth        1082586677.771552      0.00%      0.00% # Average read bandwidth (bytes/s)
system.Lmon0.totalReadBytes                8397879040                       # Number of bytes read
system.Lmon0.writeBandwidthHist::samples       775722                       # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::mean    667521.612124                       # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::gmean              0                       # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::stdev   5045429.492039                       # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::0-8.38861e+06       759788     97.95%     97.95% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::8.38861e+06-1.67772e+07            0      0.00%     97.95% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::1.67772e+07-2.51658e+07            0      0.00%     97.95% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::2.51658e+07-3.35544e+07        12414      1.60%     99.55% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::3.35544e+07-4.1943e+07            0      0.00%     99.55% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::4.1943e+07-5.03316e+07            0      0.00%     99.55% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::5.03316e+07-5.87203e+07         2874      0.37%     99.92% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::5.87203e+07-6.71089e+07            0      0.00%     99.92% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::6.71089e+07-7.54975e+07            0      0.00%     99.92% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::7.54975e+07-8.38861e+07          539      0.07%     99.99% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::8.38861e+07-9.22747e+07            0      0.00%     99.99% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::9.22747e+07-1.00663e+08            0      0.00%     99.99% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::1.00663e+08-1.09052e+08           90      0.01%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::1.09052e+08-1.17441e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::1.17441e+08-1.25829e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::1.25829e+08-1.34218e+08           14      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::1.34218e+08-1.42606e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::1.42606e+08-1.50995e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::1.50995e+08-1.59384e+08            3      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::1.59384e+08-1.67772e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::total         775722                       # Histogram of write bandwidth (bytes/s)
system.Lmon0.averageWriteBandwidth       667520.468334      0.00%      0.00% # Average write bandwidth (bytes/s)
system.Lmon0.totalWrittenBytes                5178113                       # Number of bytes written
system.Lmon0.readLatencyHist::samples        32804215                       # Read request-response latency
system.Lmon0.readLatencyHist::mean       100857.413884                       # Read request-response latency
system.Lmon0.readLatencyHist::gmean      99438.348522                       # Read request-response latency
system.Lmon0.readLatencyHist::stdev      20721.276453                       # Read request-response latency
system.Lmon0.readLatencyHist::0-32767               0      0.00%      0.00% # Read request-response latency
system.Lmon0.readLatencyHist::32768-65535         9049      0.03%      0.03% # Read request-response latency
system.Lmon0.readLatencyHist::65536-98303     28567627     87.09%     87.11% # Read request-response latency
system.Lmon0.readLatencyHist::98304-131071      1929226      5.88%     92.99% # Read request-response latency
system.Lmon0.readLatencyHist::131072-163839      1287770      3.93%     96.92% # Read request-response latency
system.Lmon0.readLatencyHist::163840-196607       636396      1.94%     98.86% # Read request-response latency
system.Lmon0.readLatencyHist::196608-229375       287891      0.88%     99.74% # Read request-response latency
system.Lmon0.readLatencyHist::229376-262143        73520      0.22%     99.96% # Read request-response latency
system.Lmon0.readLatencyHist::262144-294911         9598      0.03%     99.99% # Read request-response latency
system.Lmon0.readLatencyHist::294912-327679         2770      0.01%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::327680-360447          256      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::360448-393215           79      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::393216-425983            3      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::425984-458751           30      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::458752-491519            0      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::491520-524287            0      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::524288-557055            0      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::557056-589823            0      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::589824-622591            0      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::622592-655359            0      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::total          32804215                       # Read request-response latency
system.Lmon0.writeLatencyHist::samples              0                       # Write request-response latency
system.Lmon0.writeLatencyHist::mean               0                       # Write request-response latency
system.Lmon0.writeLatencyHist::gmean              0                       # Write request-response latency
system.Lmon0.writeLatencyHist::stdev              0                       # Write request-response latency
system.Lmon0.writeLatencyHist::0                    0                       # Write request-response latency
system.Lmon0.writeLatencyHist::1                    0                       # Write request-response latency
system.Lmon0.writeLatencyHist::2                    0                       # Write request-response latency
system.Lmon0.writeLatencyHist::3                    0                       # Write request-response latency
system.Lmon0.writeLatencyHist::4                    0                       # Write request-response latency
system.Lmon0.writeLatencyHist::5                    0                       # Write request-response latency
system.Lmon0.writeLatencyHist::6                    0                       # Write request-response latency
system.Lmon0.writeLatencyHist::7                    0                       # Write request-response latency
system.Lmon0.writeLatencyHist::8                    0                       # Write request-response latency
system.Lmon0.writeLatencyHist::9                    0                       # Write request-response latency
system.Lmon0.writeLatencyHist::10                   0                       # Write request-response latency
system.Lmon0.writeLatencyHist::11                   0                       # Write request-response latency
system.Lmon0.writeLatencyHist::12                   0                       # Write request-response latency
system.Lmon0.writeLatencyHist::13                   0                       # Write request-response latency
system.Lmon0.writeLatencyHist::14                   0                       # Write request-response latency
system.Lmon0.writeLatencyHist::15                   0                       # Write request-response latency
system.Lmon0.writeLatencyHist::16                   0                       # Write request-response latency
system.Lmon0.writeLatencyHist::17                   0                       # Write request-response latency
system.Lmon0.writeLatencyHist::18                   0                       # Write request-response latency
system.Lmon0.writeLatencyHist::19                   0                       # Write request-response latency
system.Lmon0.writeLatencyHist::total                0                       # Write request-response latency
system.Lmon0.ittReadRead::samples            32804214                       # Read-to-read inter transaction time
system.Lmon0.ittReadRead::mean           236470.670414                       # Read-to-read inter transaction time
system.Lmon0.ittReadRead::stdev          78969.654889                       # Read-to-read inter transaction time
system.Lmon0.ittReadRead::underflows                0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::1-5000                    0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::5001-10000                1      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::10001-15000               2      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::15001-20000               2      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::20001-25000               2      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::25001-30000               3      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::30001-35000               2      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::35001-40000               4      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::40001-45000              18      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::45001-50000              14      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::50001-55000              26      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::55001-60000              32      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::60001-65000              39      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::65001-70000              55      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::70001-75000             269      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::75001-80000             285      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::80001-85000             286      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::85001-90000             280      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::90001-95000             230      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::95001-100000            501      0.00%      0.01% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::overflows          32802163     99.99%    100.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::min_value              6000                       # Read-to-read inter transaction time
system.Lmon0.ittReadRead::max_value          11490000                       # Read-to-read inter transaction time
system.Lmon0.ittReadRead::total              32804214                       # Read-to-read inter transaction time
system.Lmon0.ittWriteWrite::samples             20228                       # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::mean         383602417.787226                       # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::stdev        1719185578.796485                       # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::underflows              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::1-5000                  0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::5001-10000              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::10001-15000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::15001-20000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::20001-25000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::25001-30000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::30001-35000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::35001-40000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::40001-45000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::45001-50000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::50001-55000             1      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::55001-60000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::60001-65000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::65001-70000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::70001-75000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::75001-80000             1      0.00%      0.01% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::80001-85000             1      0.00%      0.01% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::85001-90000             3      0.01%      0.03% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::90001-95000             0      0.00%      0.03% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::95001-100000            4      0.02%      0.05% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::overflows           20218     99.95%    100.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::min_value           55000                       # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::max_value     10106619000                       # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::total               20228                       # Write-to-write inter transaction time
system.Lmon0.ittReqReq::samples              32824442                       # Request-to-request inter transaction time
system.Lmon0.ittReqReq::mean             236324.957116                       # Request-to-request inter transaction time
system.Lmon0.ittReqReq::stdev            78747.984674                       # Request-to-request inter transaction time
system.Lmon0.ittReqReq::underflows                  0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::1-5000                      0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::5001-10000                  1      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::10001-15000                 2      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::15001-20000                 2      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::20001-25000                 5      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::25001-30000                 4      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::30001-35000                 4      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::35001-40000                18      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::40001-45000                22      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::45001-50000                24      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::50001-55000                68      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::55001-60000                49      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::60001-65000                42      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::65001-70000                64      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::70001-75000               688      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::75001-80000               317      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::80001-85000               327      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::85001-90000               731      0.00%      0.01% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::90001-95000               370      0.00%      0.01% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::95001-100000              644      0.00%      0.01% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::overflows            32821060     99.99%    100.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::min_value                6000                       # Request-to-request inter transaction time
system.Lmon0.ittReqReq::max_value            11490000                       # Request-to-request inter transaction time
system.Lmon0.ittReqReq::total                32824442                       # Request-to-request inter transaction time
system.Lmon0.outstandingReadsHist::samples       775722                       # Outstanding read transactions
system.Lmon0.outstandingReadsHist::mean      0.426893                       # Outstanding read transactions
system.Lmon0.outstandingReadsHist::gmean            0                       # Outstanding read transactions
system.Lmon0.outstandingReadsHist::stdev     0.494702                       # Outstanding read transactions
system.Lmon0.outstandingReadsHist::0           444601     57.31%     57.31% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::1           331092     42.68%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::2               29      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::3                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::4                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::5                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::6                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::7                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::8                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::9                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::10               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::11               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::12               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::13               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::14               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::15               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::16               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::17               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::18               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::19               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::total       775722                       # Outstanding read transactions
system.Lmon0.outstandingWritesHist::samples       775722                       # Outstanding write transactions
system.Lmon0.outstandingWritesHist::mean            0                       # Outstanding write transactions
system.Lmon0.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.Lmon0.outstandingWritesHist::stdev            0                       # Outstanding write transactions
system.Lmon0.outstandingWritesHist::0          775722    100.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::1               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::2               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::3               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::4               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::5               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::6               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::7               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::8               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::9               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::10              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::11              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::12              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::13              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::14              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::15              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::16              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::17              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::18              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::19              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::total       775722                       # Outstanding write transactions
system.Lmon0.readTransHist::samples            775722                       # Histogram of read transactions per sample period
system.Lmon0.readTransHist::mean            42.288576                       # Histogram of read transactions per sample period
system.Lmon0.readTransHist::gmean           41.030555                       # Histogram of read transactions per sample period
system.Lmon0.readTransHist::stdev            9.120916                       # Histogram of read transactions per sample period
system.Lmon0.readTransHist::0-3                    31      0.00%      0.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::4-7                    66      0.01%      0.01% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::8-11                  142      0.02%      0.03% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::12-15               14403      1.86%      1.89% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::16-19                 329      0.04%      1.93% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::20-23                2148      0.28%      2.21% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::24-27               72330      9.32%     11.53% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::28-31                2802      0.36%     11.89% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::32-35               13948      1.80%     13.69% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::36-39              264940     34.15%     47.84% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::40-43               21984      2.83%     50.68% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::44-47               22639      2.92%     53.60% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::48-51              302157     38.95%     92.55% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::52-55               57777      7.45%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::56-59                  23      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::60-63                   3      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::64-67                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::68-71                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::72-75                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::76-79                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::total              775722                       # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::samples           775722                       # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::mean            0.026075                       # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::gmean                  0                       # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::stdev           0.197087                       # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::0                 759788     97.95%     97.95% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::1                  12414      1.60%     99.55% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::2                   2874      0.37%     99.92% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::3                    539      0.07%     99.99% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::4                     90      0.01%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::5                     14      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::6                      3      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::7                      0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::8                      0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::9                      0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::10                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::11                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::12                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::13                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::14                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::15                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::16                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::17                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::18                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::19                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::total             775722                       # Histogram of read transactions per sample period
system.Lmon1.readBurstLengthHist::samples     32804154                       # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::mean            256                       # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::gmean    255.999999                       # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::stdev             0                       # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::0-15              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::16-31             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::32-47             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::48-63             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::64-79             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::80-95             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::256-271     32804154    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::total      32804154                       # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::samples        20301                       # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::mean           256                       # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::gmean   256.000000                       # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::stdev            0                       # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::0-15             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::16-31            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::32-47            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::48-63            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::64-79            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::80-95            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::256-271        20301    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::total        20301                       # Histogram of burst lengths of transmitted packets
system.Lmon1.readBandwidthHist::samples        775722                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::mean     1082585606.699307                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::gmean    1050382725.276882                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::stdev    233492773.478869                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::0-1.34218e+08           68      0.01%      0.01% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::1.34218e+08-2.68435e+08           78      0.01%      0.02% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::2.68435e+08-4.02653e+08        14491      1.87%      1.89% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::4.02653e+08-5.36871e+08          483      0.06%      1.95% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::5.36871e+08-6.71089e+08        64298      8.29%     10.24% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::6.71089e+08-8.05306e+08        12824      1.65%     11.89% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::8.05306e+08-9.39524e+08        32828      4.23%     16.12% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::9.39524e+08-1.07374e+09       266099     34.30%     50.43% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::1.07374e+09-1.20796e+09        24706      3.18%     53.61% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::1.20796e+09-1.34218e+09       352834     45.48%     99.10% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::1.34218e+09-1.4764e+09         7001      0.90%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::1.4764e+09-1.61061e+09           12      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::1.61061e+09-1.74483e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::1.74483e+09-1.87905e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::1.87905e+09-2.01327e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::2.01327e+09-2.14748e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::2.14748e+09-2.2817e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::2.2817e+09-2.41592e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::2.41592e+09-2.55014e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::2.55014e+09-2.68435e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::total          775722                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.averageReadBandwidth        1082584664.683071      0.00%      0.00% # Average read bandwidth (bytes/s)
system.Lmon1.totalReadBytes                8397863424                       # Number of bytes read
system.Lmon1.writeBandwidthHist::samples       775722                       # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::mean    669963.724118                       # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::gmean              0                       # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::stdev   5033034.425674                       # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::0-8.38861e+06       759656     97.93%     97.93% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::8.38861e+06-1.67772e+07            0      0.00%     97.93% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::1.67772e+07-2.51658e+07            0      0.00%     97.93% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::2.51658e+07-3.35544e+07        12575      1.62%     99.55% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::3.35544e+07-4.1943e+07            0      0.00%     99.55% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::4.1943e+07-5.03316e+07            0      0.00%     99.55% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::5.03316e+07-5.87203e+07         2860      0.37%     99.92% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::5.87203e+07-6.71089e+07            0      0.00%     99.92% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::6.71089e+07-7.54975e+07            0      0.00%     99.92% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::7.54975e+07-8.38861e+07          530      0.07%     99.99% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::8.38861e+07-9.22747e+07            0      0.00%     99.99% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::9.22747e+07-1.00663e+08            0      0.00%     99.99% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::1.00663e+08-1.09052e+08           92      0.01%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::1.09052e+08-1.17441e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::1.17441e+08-1.25829e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::1.25829e+08-1.34218e+08            6      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::1.34218e+08-1.42606e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::1.42606e+08-1.50995e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::1.50995e+08-1.59384e+08            3      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::1.59384e+08-1.67772e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::total         775722                       # Histogram of write bandwidth (bytes/s)
system.Lmon1.averageWriteBandwidth       669962.446760      0.00%      0.00% # Average write bandwidth (bytes/s)
system.Lmon1.totalWrittenBytes                5197056                       # Number of bytes written
system.Lmon1.readLatencyHist::samples        32804154                       # Read request-response latency
system.Lmon1.readLatencyHist::mean       100855.702003                       # Read request-response latency
system.Lmon1.readLatencyHist::gmean      99437.077328                       # Read request-response latency
system.Lmon1.readLatencyHist::stdev      20714.678745                       # Read request-response latency
system.Lmon1.readLatencyHist::0-32767               0      0.00%      0.00% # Read request-response latency
system.Lmon1.readLatencyHist::32768-65535         9205      0.03%      0.03% # Read request-response latency
system.Lmon1.readLatencyHist::65536-98303     28568218     87.09%     87.12% # Read request-response latency
system.Lmon1.readLatencyHist::98304-131071      1929129      5.88%     93.00% # Read request-response latency
system.Lmon1.readLatencyHist::131072-163839      1287477      3.92%     96.92% # Read request-response latency
system.Lmon1.readLatencyHist::163840-196607       636638      1.94%     98.86% # Read request-response latency
system.Lmon1.readLatencyHist::196608-229375       287556      0.88%     99.74% # Read request-response latency
system.Lmon1.readLatencyHist::229376-262143        73262      0.22%     99.96% # Read request-response latency
system.Lmon1.readLatencyHist::262144-294911         9533      0.03%     99.99% # Read request-response latency
system.Lmon1.readLatencyHist::294912-327679         2774      0.01%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::327680-360447          256      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::360448-393215           83      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::393216-425983            3      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::425984-458751           20      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::458752-491519            0      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::491520-524287            0      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::524288-557055            0      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::557056-589823            0      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::589824-622591            0      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::622592-655359            0      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::total          32804154                       # Read request-response latency
system.Lmon1.writeLatencyHist::samples              1                       # Write request-response latency
system.Lmon1.writeLatencyHist::mean             11300                       # Write request-response latency
system.Lmon1.writeLatencyHist::gmean     11300.000000                       # Write request-response latency
system.Lmon1.writeLatencyHist::stdev              0                       # Write request-response latency
system.Lmon1.writeLatencyHist::0-1023               0      0.00%      0.00% # Write request-response latency
system.Lmon1.writeLatencyHist::1024-2047            0      0.00%      0.00% # Write request-response latency
system.Lmon1.writeLatencyHist::2048-3071            0      0.00%      0.00% # Write request-response latency
system.Lmon1.writeLatencyHist::3072-4095            0      0.00%      0.00% # Write request-response latency
system.Lmon1.writeLatencyHist::4096-5119            0      0.00%      0.00% # Write request-response latency
system.Lmon1.writeLatencyHist::5120-6143            0      0.00%      0.00% # Write request-response latency
system.Lmon1.writeLatencyHist::6144-7167            0      0.00%      0.00% # Write request-response latency
system.Lmon1.writeLatencyHist::7168-8191            0      0.00%      0.00% # Write request-response latency
system.Lmon1.writeLatencyHist::8192-9215            0      0.00%      0.00% # Write request-response latency
system.Lmon1.writeLatencyHist::9216-10239            0      0.00%      0.00% # Write request-response latency
system.Lmon1.writeLatencyHist::10240-11263            0      0.00%      0.00% # Write request-response latency
system.Lmon1.writeLatencyHist::11264-12287            1    100.00%    100.00% # Write request-response latency
system.Lmon1.writeLatencyHist::12288-13311            0      0.00%    100.00% # Write request-response latency
system.Lmon1.writeLatencyHist::13312-14335            0      0.00%    100.00% # Write request-response latency
system.Lmon1.writeLatencyHist::14336-15359            0      0.00%    100.00% # Write request-response latency
system.Lmon1.writeLatencyHist::15360-16383            0      0.00%    100.00% # Write request-response latency
system.Lmon1.writeLatencyHist::16384-17407            0      0.00%    100.00% # Write request-response latency
system.Lmon1.writeLatencyHist::17408-18431            0      0.00%    100.00% # Write request-response latency
system.Lmon1.writeLatencyHist::18432-19455            0      0.00%    100.00% # Write request-response latency
system.Lmon1.writeLatencyHist::19456-20479            0      0.00%    100.00% # Write request-response latency
system.Lmon1.writeLatencyHist::total                1                       # Write request-response latency
system.Lmon1.ittReadRead::samples            32804154                       # Read-to-read inter transaction time
system.Lmon1.ittReadRead::mean           236471.118231                       # Read-to-read inter transaction time
system.Lmon1.ittReadRead::stdev          78974.941809                       # Read-to-read inter transaction time
system.Lmon1.ittReadRead::underflows                0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::1-5000                    1      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::5001-10000                2      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::10001-15000               2      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::15001-20000               2      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::20001-25000               2      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::25001-30000               2      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::30001-35000               5      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::35001-40000              13      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::40001-45000              15      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::45001-50000              18      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::50001-55000              36      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::55001-60000              24      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::60001-65000              41      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::65001-70000              55      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::70001-75000             241      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::75001-80000             250      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::80001-85000             295      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::85001-90000             321      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::90001-95000             227      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::95001-100000            522      0.00%      0.01% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::overflows          32802080     99.99%    100.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::min_value              3000                       # Read-to-read inter transaction time
system.Lmon1.ittReadRead::max_value          12918000                       # Read-to-read inter transaction time
system.Lmon1.ittReadRead::total              32804154                       # Read-to-read inter transaction time
system.Lmon1.ittWriteWrite::samples             20301                       # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::mean         382106989.409389                       # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::stdev        1708712740.961428                       # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::underflows              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::1-5000                  0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::5001-10000              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::10001-15000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::15001-20000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::20001-25000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::25001-30000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::30001-35000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::35001-40000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::40001-45000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::45001-50000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::50001-55000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::55001-60000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::60001-65000             1      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::65001-70000             2      0.01%      0.01% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::70001-75000             1      0.00%      0.02% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::75001-80000             1      0.00%      0.02% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::80001-85000             3      0.01%      0.04% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::85001-90000             1      0.00%      0.04% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::90001-95000             2      0.01%      0.05% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::95001-100000            0      0.00%      0.05% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::overflows           20290     99.95%    100.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::min_value           63000                       # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::max_value     10000394000                       # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::total               20301                       # Write-to-write inter transaction time
system.Lmon1.ittReqReq::samples              32824455                       # Request-to-request inter transaction time
system.Lmon1.ittReqReq::mean             236324.852492                       # Request-to-request inter transaction time
system.Lmon1.ittReqReq::stdev            78755.620322                       # Request-to-request inter transaction time
system.Lmon1.ittReqReq::underflows                  0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::1-5000                      1      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::5001-10000                  2      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::10001-15000                 2      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::15001-20000                 2      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::20001-25000                 2      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::25001-30000                 2      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::30001-35000                 7      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::35001-40000                21      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::40001-45000                24      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::45001-50000                24      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::50001-55000                91      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::55001-60000                38      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::60001-65000                47      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::65001-70000                67      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::70001-75000               695      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::75001-80000               298      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::80001-85000               329      0.00%      0.01% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::85001-90000               775      0.00%      0.01% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::90001-95000               377      0.00%      0.01% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::95001-100000              655      0.00%      0.01% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::overflows            32820996     99.99%    100.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::min_value                3000                       # Request-to-request inter transaction time
system.Lmon1.ittReqReq::max_value            12918000                       # Request-to-request inter transaction time
system.Lmon1.ittReqReq::total                32824455                       # Request-to-request inter transaction time
system.Lmon1.outstandingReadsHist::samples       775722                       # Outstanding read transactions
system.Lmon1.outstandingReadsHist::mean      0.428019                       # Outstanding read transactions
system.Lmon1.outstandingReadsHist::gmean            0                       # Outstanding read transactions
system.Lmon1.outstandingReadsHist::stdev     0.494896                       # Outstanding read transactions
system.Lmon1.outstandingReadsHist::0           443738     57.20%     57.20% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::1           331944     42.79%     99.99% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::2               40      0.01%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::3                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::4                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::5                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::6                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::7                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::8                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::9                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::10               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::11               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::12               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::13               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::14               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::15               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::16               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::17               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::18               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::19               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::total       775722                       # Outstanding read transactions
system.Lmon1.outstandingWritesHist::samples       775722                       # Outstanding write transactions
system.Lmon1.outstandingWritesHist::mean            0                       # Outstanding write transactions
system.Lmon1.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.Lmon1.outstandingWritesHist::stdev            0                       # Outstanding write transactions
system.Lmon1.outstandingWritesHist::0          775722    100.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::1               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::2               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::3               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::4               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::5               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::6               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::7               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::8               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::9               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::10              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::11              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::12              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::13              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::14              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::15              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::16              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::17              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::18              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::19              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::total       775722                       # Outstanding write transactions
system.Lmon1.readTransHist::samples            775722                       # Histogram of read transactions per sample period
system.Lmon1.readTransHist::mean            42.288499                       # Histogram of read transactions per sample period
system.Lmon1.readTransHist::gmean           41.030633                       # Histogram of read transactions per sample period
system.Lmon1.readTransHist::stdev            9.120526                       # Histogram of read transactions per sample period
system.Lmon1.readTransHist::0-3                    32      0.00%      0.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::4-7                    67      0.01%      0.01% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::8-11                  143      0.02%      0.03% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::12-15               14392      1.86%      1.89% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::16-19                 334      0.04%      1.93% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::20-23                2149      0.28%      2.21% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::24-27               72324      9.32%     11.53% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::28-31                2794      0.36%     11.89% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::32-35               14012      1.81%     13.70% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::36-39              264911     34.15%     47.85% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::40-43               21968      2.83%     50.68% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::44-47               22658      2.92%     53.60% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::48-51              302066     38.94%     92.54% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::52-55               57846      7.46%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::56-59                  21      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::60-63                   5      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::64-67                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::68-71                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::72-75                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::76-79                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::total              775722                       # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::samples           775722                       # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::mean            0.026170                       # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::gmean                  0                       # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::stdev           0.196603                       # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::0                 759656     97.93%     97.93% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::1                  12575      1.62%     99.55% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::2                   2860      0.37%     99.92% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::3                    530      0.07%     99.99% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::4                     92      0.01%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::5                      6      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::6                      3      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::7                      0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::8                      0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::9                      0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::10                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::11                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::12                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::13                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::14                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::15                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::16                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::17                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::18                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::19                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::total             775722                       # Histogram of read transactions per sample period
system.Lmon2.readBurstLengthHist::samples     32804195                       # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::mean            256                       # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::gmean    255.999999                       # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::stdev             0                       # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::0-15              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::16-31             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::32-47             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::48-63             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::64-79             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::80-95             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::256-271     32804195    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::total      32804195                       # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::samples        20254                       # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::mean           256                       # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::gmean   256.000000                       # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::stdev            0                       # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::0-15             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::16-31            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::32-47            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::48-63            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::64-79            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::80-95            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::256-271        20254    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::total        20254                       # Histogram of burst lengths of transmitted packets
system.Lmon2.readBandwidthHist::samples        775722                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::mean     1082586959.761358                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::gmean    1050385158.839026                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::stdev    233489682.263530                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::0-1.34218e+08           72      0.01%      0.01% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::1.34218e+08-2.68435e+08           71      0.01%      0.02% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::2.68435e+08-4.02653e+08        14492      1.87%      1.89% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::4.02653e+08-5.36871e+08          472      0.06%      1.95% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::5.36871e+08-6.71089e+08        64409      8.30%     10.25% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::6.71089e+08-8.05306e+08        12764      1.65%     11.90% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::8.05306e+08-9.39524e+08        32806      4.23%     16.13% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::9.39524e+08-1.07374e+09       266086     34.30%     50.43% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::1.07374e+09-1.20796e+09        24575      3.17%     53.59% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::1.20796e+09-1.34218e+09       352880     45.49%     99.09% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::1.34218e+09-1.4764e+09         7083      0.91%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::1.4764e+09-1.61061e+09           12      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::1.61061e+09-1.74483e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::1.74483e+09-1.87905e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::1.87905e+09-2.01327e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::2.01327e+09-2.14748e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::2.14748e+09-2.2817e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::2.2817e+09-2.41592e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::2.41592e+09-2.55014e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::2.55014e+09-2.68435e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::total          775722                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.averageReadBandwidth        1082586017.742542      0.00%      0.00% # Average read bandwidth (bytes/s)
system.Lmon2.totalReadBytes                8397873920                       # Number of bytes read
system.Lmon2.writeBandwidthHist::samples       775722                       # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::mean    668412.652987                       # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::gmean              0                       # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::stdev   5038022.163521                       # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::0-8.38861e+06       759719     97.94%     97.94% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::8.38861e+06-1.67772e+07            0      0.00%     97.94% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::1.67772e+07-2.51658e+07            0      0.00%     97.94% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::2.51658e+07-3.35544e+07        12536      1.62%     99.55% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::3.35544e+07-4.1943e+07            0      0.00%     99.55% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::4.1943e+07-5.03316e+07            0      0.00%     99.55% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::5.03316e+07-5.87203e+07         2793      0.36%     99.91% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::5.87203e+07-6.71089e+07            0      0.00%     99.91% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::6.71089e+07-7.54975e+07            0      0.00%     99.91% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::7.54975e+07-8.38861e+07          577      0.07%     99.99% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::8.38861e+07-9.22747e+07            0      0.00%     99.99% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::9.22747e+07-1.00663e+08            0      0.00%     99.99% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::1.00663e+08-1.09052e+08           85      0.01%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::1.09052e+08-1.17441e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::1.17441e+08-1.25829e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::1.25829e+08-1.34218e+08           11      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::1.34218e+08-1.42606e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::1.42606e+08-1.50995e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::1.50995e+08-1.59384e+08            1      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::1.59384e+08-1.67772e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::total         775722                       # Histogram of write bandwidth (bytes/s)
system.Lmon2.averageWriteBandwidth       668411.378586      0.00%      0.00% # Average write bandwidth (bytes/s)
system.Lmon2.totalWrittenBytes                5185024                       # Number of bytes written
system.Lmon2.readLatencyHist::samples        32804195                       # Read request-response latency
system.Lmon2.readLatencyHist::mean       100853.293230                       # Read request-response latency
system.Lmon2.readLatencyHist::gmean      99435.517351                       # Read request-response latency
system.Lmon2.readLatencyHist::stdev      20708.246512                       # Read request-response latency
system.Lmon2.readLatencyHist::0-32767               0      0.00%      0.00% # Read request-response latency
system.Lmon2.readLatencyHist::32768-65535         9185      0.03%      0.03% # Read request-response latency
system.Lmon2.readLatencyHist::65536-98303     28568838     87.09%     87.12% # Read request-response latency
system.Lmon2.readLatencyHist::98304-131071      1929161      5.88%     93.00% # Read request-response latency
system.Lmon2.readLatencyHist::131072-163839      1287844      3.93%     96.92% # Read request-response latency
system.Lmon2.readLatencyHist::163840-196607       635889      1.94%     98.86% # Read request-response latency
system.Lmon2.readLatencyHist::196608-229375       287631      0.88%     99.74% # Read request-response latency
system.Lmon2.readLatencyHist::229376-262143        72954      0.22%     99.96% # Read request-response latency
system.Lmon2.readLatencyHist::262144-294911         9487      0.03%     99.99% # Read request-response latency
system.Lmon2.readLatencyHist::294912-327679         2835      0.01%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::327680-360447          268      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::360448-393215           76      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::393216-425983            2      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::425984-458751           25      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::458752-491519            0      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::491520-524287            0      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::524288-557055            0      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::557056-589823            0      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::589824-622591            0      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::622592-655359            0      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::total          32804195                       # Read request-response latency
system.Lmon2.writeLatencyHist::samples              0                       # Write request-response latency
system.Lmon2.writeLatencyHist::mean               0                       # Write request-response latency
system.Lmon2.writeLatencyHist::gmean              0                       # Write request-response latency
system.Lmon2.writeLatencyHist::stdev              0                       # Write request-response latency
system.Lmon2.writeLatencyHist::0                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::1                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::2                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::3                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::4                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::5                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::6                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::7                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::8                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::9                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::10                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::11                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::12                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::13                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::14                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::15                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::16                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::17                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::18                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::19                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::total                0                       # Write request-response latency
system.Lmon2.ittReadRead::samples            32804195                       # Read-to-read inter transaction time
system.Lmon2.ittReadRead::mean           236470.819692                       # Read-to-read inter transaction time
system.Lmon2.ittReadRead::stdev          78968.698868                       # Read-to-read inter transaction time
system.Lmon2.ittReadRead::underflows                0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::1-5000                    4      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::5001-10000                2      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::10001-15000               3      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::15001-20000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::20001-25000               2      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::25001-30000               6      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::30001-35000               7      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::35001-40000              11      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::40001-45000               7      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::45001-50000              17      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::50001-55000              37      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::55001-60000              21      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::60001-65000              40      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::65001-70000              62      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::70001-75000             255      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::75001-80000             249      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::80001-85000             299      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::85001-90000             290      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::90001-95000             219      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::95001-100000            515      0.00%      0.01% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::overflows          32802149     99.99%    100.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::min_value              2000                       # Read-to-read inter transaction time
system.Lmon2.ittReadRead::max_value          12203000                       # Read-to-read inter transaction time
system.Lmon2.ittReadRead::total              32804195                       # Read-to-read inter transaction time
system.Lmon2.ittWriteWrite::samples             20254                       # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::mean         382634493.186531                       # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::stdev        1705625914.479199                       # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::underflows              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::1-5000                  0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::5001-10000              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::10001-15000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::15001-20000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::20001-25000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::25001-30000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::30001-35000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::35001-40000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::40001-45000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::45001-50000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::50001-55000             1      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::55001-60000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::60001-65000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::65001-70000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::70001-75000             1      0.00%      0.01% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::75001-80000             4      0.02%      0.03% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::80001-85000             0      0.00%      0.03% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::85001-90000             1      0.00%      0.03% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::90001-95000             5      0.02%      0.06% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::95001-100000            5      0.02%      0.08% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::overflows           20237     99.92%    100.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::min_value           53000                       # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::max_value      9992649000                       # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::total               20254                       # Write-to-write inter transaction time
system.Lmon2.ittReqReq::samples              32824449                       # Request-to-request inter transaction time
system.Lmon2.ittReqReq::mean             236324.907724                       # Request-to-request inter transaction time
system.Lmon2.ittReqReq::stdev            78750.218183                       # Request-to-request inter transaction time
system.Lmon2.ittReqReq::underflows                  0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::1-5000                      4      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::5001-10000                  2      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::10001-15000                 3      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::15001-20000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::20001-25000                 3      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::25001-30000                 7      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::30001-35000                10      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::35001-40000                20      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::40001-45000                10      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::45001-50000                22      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::50001-55000                90      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::55001-60000                39      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::60001-65000                46      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::65001-70000                66      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::70001-75000               670      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::75001-80000               294      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::80001-85000               353      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::85001-90000               704      0.00%      0.01% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::90001-95000               404      0.00%      0.01% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::95001-100000              634      0.00%      0.01% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::overflows            32821068     99.99%    100.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::min_value                2000                       # Request-to-request inter transaction time
system.Lmon2.ittReqReq::max_value            12203000                       # Request-to-request inter transaction time
system.Lmon2.ittReqReq::total                32824449                       # Request-to-request inter transaction time
system.Lmon2.outstandingReadsHist::samples       775722                       # Outstanding read transactions
system.Lmon2.outstandingReadsHist::mean      0.427651                       # Outstanding read transactions
system.Lmon2.outstandingReadsHist::gmean            0                       # Outstanding read transactions
system.Lmon2.outstandingReadsHist::stdev     0.494855                       # Outstanding read transactions
system.Lmon2.outstandingReadsHist::0           444029     57.24%     57.24% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::1           331648     42.75%     99.99% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::2               45      0.01%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::3                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::4                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::5                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::6                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::7                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::8                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::9                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::10               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::11               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::12               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::13               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::14               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::15               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::16               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::17               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::18               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::19               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::total       775722                       # Outstanding read transactions
system.Lmon2.outstandingWritesHist::samples       775722                       # Outstanding write transactions
system.Lmon2.outstandingWritesHist::mean            0                       # Outstanding write transactions
system.Lmon2.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.Lmon2.outstandingWritesHist::stdev            0                       # Outstanding write transactions
system.Lmon2.outstandingWritesHist::0          775722    100.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::1               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::2               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::3               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::4               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::5               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::6               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::7               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::8               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::9               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::10              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::11              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::12              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::13              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::14              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::15              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::16              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::17              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::18              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::19              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::total       775722                       # Outstanding write transactions
system.Lmon2.readTransHist::samples            775722                       # Histogram of read transactions per sample period
system.Lmon2.readTransHist::mean            42.288552                       # Histogram of read transactions per sample period
system.Lmon2.readTransHist::gmean           41.030676                       # Histogram of read transactions per sample period
system.Lmon2.readTransHist::stdev            9.120619                       # Histogram of read transactions per sample period
system.Lmon2.readTransHist::0-3                    33      0.00%      0.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::4-7                    66      0.01%      0.01% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::8-11                  133      0.02%      0.03% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::12-15               14410      1.86%      1.89% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::16-19                 333      0.04%      1.93% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::20-23                2161      0.28%      2.21% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::24-27               72302      9.32%     11.53% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::28-31                2820      0.36%     11.89% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::32-35               13994      1.80%     13.70% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::36-39              264719     34.13%     47.82% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::40-43               22184      2.86%     50.68% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::44-47               22696      2.93%     53.61% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::48-51              302030     38.94%     92.54% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::52-55               57818      7.45%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::56-59                  18      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::60-63                   5      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::64-67                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::68-71                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::72-75                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::76-79                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::total              775722                       # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::samples           775722                       # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::mean            0.026110                       # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::gmean                  0                       # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::stdev           0.196798                       # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::0                 759719     97.94%     97.94% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::1                  12536      1.62%     99.55% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::2                   2793      0.36%     99.91% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::3                    577      0.07%     99.99% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::4                     85      0.01%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::5                     11      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::6                      1      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::7                      0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::8                      0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::9                      0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::10                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::11                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::12                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::13                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::14                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::15                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::16                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::17                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::18                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::19                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::total             775722                       # Histogram of read transactions per sample period
system.Lmon3.readBurstLengthHist::samples     32804404                       # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::mean            256                       # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::gmean    255.999999                       # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::stdev             0                       # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::0-15              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::16-31             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::32-47             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::48-63             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::64-79             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::80-95             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::256-271     32804404    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::total      32804404                       # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::samples        20066                       # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::mean           256                       # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::gmean   256.000000                       # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::stdev            0                       # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::0-15             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::16-31            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::32-47            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::48-63            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::64-79            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::80-95            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::256-271        20066    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::total        20066                       # Histogram of burst lengths of transmitted packets
system.Lmon3.readBandwidthHist::samples        775722                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::mean     1082593758.073124                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::gmean    1050394146.302193                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::stdev    233490436.792626                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::0-1.34218e+08           68      0.01%      0.01% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::1.34218e+08-2.68435e+08           72      0.01%      0.02% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::2.68435e+08-4.02653e+08        14505      1.87%      1.89% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::4.02653e+08-5.36871e+08          461      0.06%      1.95% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::5.36871e+08-6.71089e+08        64369      8.30%     10.25% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::6.71089e+08-8.05306e+08        12797      1.65%     11.89% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::8.05306e+08-9.39524e+08        32895      4.24%     16.14% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::9.39524e+08-1.07374e+09       265969     34.29%     50.42% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::1.07374e+09-1.20796e+09        24637      3.18%     53.60% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::1.20796e+09-1.34218e+09       352860     45.49%     99.09% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::1.34218e+09-1.4764e+09         7077      0.91%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::1.4764e+09-1.61061e+09           12      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::1.61061e+09-1.74483e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::1.74483e+09-1.87905e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::1.87905e+09-2.01327e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::2.01327e+09-2.14748e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::2.14748e+09-2.2817e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::2.2817e+09-2.41592e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::2.41592e+09-2.55014e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::2.55014e+09-2.68435e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::total          775722                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.averageReadBandwidth        1082592882.044247      0.00%      0.00% # Average read bandwidth (bytes/s)
system.Lmon3.totalReadBytes                8397927168                       # Number of bytes read
system.Lmon3.writeBandwidthHist::samples       775722                       # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::mean    662208.368462                       # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::gmean              0                       # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::stdev   4993704.910360                       # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::0-8.38861e+06       759797     97.95%     97.95% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::8.38861e+06-1.67772e+07            0      0.00%     97.95% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::1.67772e+07-2.51658e+07            0      0.00%     97.95% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::2.51658e+07-3.35544e+07        12499      1.61%     99.56% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::3.35544e+07-4.1943e+07            0      0.00%     99.56% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::4.1943e+07-5.03316e+07            0      0.00%     99.56% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::5.03316e+07-5.87203e+07         2825      0.36%     99.92% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::5.87203e+07-6.71089e+07            0      0.00%     99.92% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::6.71089e+07-7.54975e+07            0      0.00%     99.92% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::7.54975e+07-8.38861e+07          501      0.06%     99.99% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::8.38861e+07-9.22747e+07            0      0.00%     99.99% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::9.22747e+07-1.00663e+08            0      0.00%     99.99% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::1.00663e+08-1.09052e+08           87      0.01%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::1.09052e+08-1.17441e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::1.17441e+08-1.25829e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::1.25829e+08-1.34218e+08           12      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::1.34218e+08-1.42606e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::1.42606e+08-1.50995e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::1.50995e+08-1.59384e+08            1      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::1.59384e+08-1.67772e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::total         775722                       # Histogram of write bandwidth (bytes/s)
system.Lmon3.averageWriteBandwidth       662207.105891      0.00%      0.00% # Average write bandwidth (bytes/s)
system.Lmon3.totalWrittenBytes                5136896                       # Number of bytes written
system.Lmon3.readLatencyHist::samples        32804403                       # Read request-response latency
system.Lmon3.readLatencyHist::mean       100854.923277                       # Read request-response latency
system.Lmon3.readLatencyHist::gmean      99437.111992                       # Read request-response latency
system.Lmon3.readLatencyHist::stdev      20708.258001                       # Read request-response latency
system.Lmon3.readLatencyHist::0-32767               0      0.00%      0.00% # Read request-response latency
system.Lmon3.readLatencyHist::32768-65535         9118      0.03%      0.03% # Read request-response latency
system.Lmon3.readLatencyHist::65536-98303     28567034     87.08%     87.11% # Read request-response latency
system.Lmon3.readLatencyHist::98304-131071      1929982      5.88%     92.99% # Read request-response latency
system.Lmon3.readLatencyHist::131072-163839      1288892      3.93%     96.92% # Read request-response latency
system.Lmon3.readLatencyHist::163840-196607       636183      1.94%     98.86% # Read request-response latency
system.Lmon3.readLatencyHist::196608-229375       287513      0.88%     99.74% # Read request-response latency
system.Lmon3.readLatencyHist::229376-262143        72942      0.22%     99.96% # Read request-response latency
system.Lmon3.readLatencyHist::262144-294911         9593      0.03%     99.99% # Read request-response latency
system.Lmon3.readLatencyHist::294912-327679         2771      0.01%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::327680-360447          283      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::360448-393215           69      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::393216-425983            4      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::425984-458751           19      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::458752-491519            0      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::491520-524287            0      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::524288-557055            0      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::557056-589823            0      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::589824-622591            0      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::622592-655359            0      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::total          32804403                       # Read request-response latency
system.Lmon3.writeLatencyHist::samples              0                       # Write request-response latency
system.Lmon3.writeLatencyHist::mean               0                       # Write request-response latency
system.Lmon3.writeLatencyHist::gmean              0                       # Write request-response latency
system.Lmon3.writeLatencyHist::stdev              0                       # Write request-response latency
system.Lmon3.writeLatencyHist::0                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::1                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::2                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::3                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::4                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::5                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::6                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::7                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::8                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::9                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::10                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::11                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::12                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::13                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::14                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::15                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::16                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::17                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::18                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::19                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::total                0                       # Write request-response latency
system.Lmon3.ittReadRead::samples            32804404                       # Read-to-read inter transaction time
system.Lmon3.ittReadRead::mean           236469.310797                       # Read-to-read inter transaction time
system.Lmon3.ittReadRead::stdev          78954.338766                       # Read-to-read inter transaction time
system.Lmon3.ittReadRead::underflows                0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::1-5000                    0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::5001-10000                0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::10001-15000               1      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::15001-20000               2      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::20001-25000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::25001-30000               5      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::30001-35000               3      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::35001-40000               2      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::40001-45000              10      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::45001-50000              19      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::50001-55000              26      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::55001-60000              23      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::60001-65000              35      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::65001-70000              56      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::70001-75000             293      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::75001-80000             244      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::80001-85000             270      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::85001-90000             311      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::90001-95000             211      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::95001-100000            488      0.00%      0.01% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::overflows          32802405     99.99%    100.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::min_value             12000                       # Read-to-read inter transaction time
system.Lmon3.ittReadRead::max_value          12123000                       # Read-to-read inter transaction time
system.Lmon3.ittReadRead::total              32804404                       # Read-to-read inter transaction time
system.Lmon3.ittWriteWrite::samples             20066                       # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::mean         386201545.200837                       # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::stdev        1720699195.612956                       # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::underflows              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::1-5000                  0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::5001-10000              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::10001-15000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::15001-20000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::20001-25000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::25001-30000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::30001-35000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::35001-40000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::40001-45000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::45001-50000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::50001-55000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::55001-60000             1      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::60001-65000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::65001-70000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::70001-75000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::75001-80000             2      0.01%      0.01% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::80001-85000             1      0.00%      0.02% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::85001-90000             2      0.01%      0.03% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::90001-95000             1      0.00%      0.03% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::95001-100000            3      0.01%      0.05% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::overflows           20056     99.95%    100.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::min_value           57000                       # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::max_value      9956159000                       # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::total               20066                       # Write-to-write inter transaction time
system.Lmon3.ittReqReq::samples              32824470                       # Request-to-request inter transaction time
system.Lmon3.ittReqReq::mean             236324.754215                       # Request-to-request inter transaction time
system.Lmon3.ittReqReq::stdev            78743.234825                       # Request-to-request inter transaction time
system.Lmon3.ittReqReq::underflows                  0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::1-5000                      0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::5001-10000                  0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::10001-15000                 1      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::15001-20000                 2      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::20001-25000                 1      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::25001-30000                 6      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::30001-35000                 4      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::35001-40000                17      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::40001-45000                14      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::45001-50000                22      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::50001-55000                71      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::55001-60000                39      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::60001-65000                43      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::65001-70000                65      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::70001-75000               743      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::75001-80000               294      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::80001-85000               306      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::85001-90000               742      0.00%      0.01% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::90001-95000               400      0.00%      0.01% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::95001-100000              620      0.00%      0.01% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::overflows            32821080     99.99%    100.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::min_value               12000                       # Request-to-request inter transaction time
system.Lmon3.ittReqReq::max_value            12123000                       # Request-to-request inter transaction time
system.Lmon3.ittReqReq::total                32824470                       # Request-to-request inter transaction time
system.Lmon3.outstandingReadsHist::samples       775722                       # Outstanding read transactions
system.Lmon3.outstandingReadsHist::mean      0.428281                       # Outstanding read transactions
system.Lmon3.outstandingReadsHist::gmean            0                       # Outstanding read transactions
system.Lmon3.outstandingReadsHist::stdev     0.494945                       # Outstanding read transactions
system.Lmon3.outstandingReadsHist::0           443539     57.18%     57.18% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::1           332139     42.82%     99.99% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::2               44      0.01%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::3                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::4                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::5                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::6                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::7                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::8                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::9                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::10               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::11               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::12               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::13               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::14               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::15               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::16               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::17               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::18               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::19               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::total       775722                       # Outstanding read transactions
system.Lmon3.outstandingWritesHist::samples       775722                       # Outstanding write transactions
system.Lmon3.outstandingWritesHist::mean            0                       # Outstanding write transactions
system.Lmon3.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.Lmon3.outstandingWritesHist::stdev            0                       # Outstanding write transactions
system.Lmon3.outstandingWritesHist::0          775722    100.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::1               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::2               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::3               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::4               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::5               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::6               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::7               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::8               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::9               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::10              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::11              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::12              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::13              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::14              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::15              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::16              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::17              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::18              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::19              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::total       775722                       # Outstanding write transactions
system.Lmon3.readTransHist::samples            775722                       # Histogram of read transactions per sample period
system.Lmon3.readTransHist::mean            42.288819                       # Histogram of read transactions per sample period
system.Lmon3.readTransHist::gmean           41.031079                       # Histogram of read transactions per sample period
system.Lmon3.readTransHist::stdev            9.120414                       # Histogram of read transactions per sample period
system.Lmon3.readTransHist::0-3                    32      0.00%      0.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::4-7                    66      0.01%      0.01% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::8-11                  128      0.02%      0.03% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::12-15               14417      1.86%      1.89% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::16-19                 332      0.04%      1.93% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::20-23                2155      0.28%      2.21% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::24-27               72268      9.32%     11.52% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::28-31                2861      0.37%     11.89% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::32-35               14003      1.81%     13.70% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::36-39              264779     34.13%     47.83% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::40-43               22083      2.85%     50.68% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::44-47               22703      2.93%     53.61% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::48-51              302033     38.94%     92.54% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::52-55               57839      7.46%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::56-59                  18      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::60-63                   5      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::64-67                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::68-71                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::72-75                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::76-79                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::total              775722                       # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::samples           775722                       # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::mean            0.025868                       # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::gmean                  0                       # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::stdev           0.195067                       # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::0                 759797     97.95%     97.95% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::1                  12499      1.61%     99.56% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::2                   2825      0.36%     99.92% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::3                    501      0.06%     99.99% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::4                     87      0.01%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::5                     12      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::6                      1      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::7                      0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::8                      0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::9                      0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::10                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::11                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::12                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::13                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::14                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::15                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::16                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::17                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::18                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::19                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::total             775722                       # Histogram of read transactions per sample period
system.Hmon.readBurstLengthHist::samples    131217016                       # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::mean             256                       # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::gmean     256.000002                       # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::stdev              0                       # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::0-15               0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::16-31              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::32-47              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::48-63              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::64-79              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::80-95              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::96-111             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::256-271    131217016    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::total      131217016                       # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::samples        80849                       # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::mean     255.996846                       # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::gmean    255.982442                       # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::stdev      0.896815                       # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::0-15              1      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::16-31             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::32-47             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::48-63             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::64-79             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::80-95             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::256-271        80848    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::total         80849                       # Histogram of burst lengths of transmitted packets
system.Hmon.readBandwidthHist::samples         775722                       # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::mean      4330353878.322389                       # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::gmean     4201825212.432389                       # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::stdev     932949480.344857                       # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::0-5.36871e+08           59      0.01%      0.01% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::5.36871e+08-1.07374e+09           76      0.01%      0.02% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::1.07374e+09-1.61061e+09        14513      1.87%      1.89% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::1.61061e+09-2.14748e+09          526      0.07%      1.96% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::2.14748e+09-2.68435e+09        54247      6.99%      8.95% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::2.68435e+09-3.22123e+09        22727      2.93%     11.88% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::3.22123e+09-3.7581e+09        35000      4.51%     16.39% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::3.7581e+09-4.29497e+09       264377     34.08%     50.47% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::4.29497e+09-4.83184e+09        16895      2.18%     52.65% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::4.83184e+09-5.36871e+09       360209     46.44%     99.09% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::5.36871e+09-5.90558e+09         7081      0.91%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::5.90558e+09-6.44245e+09           12      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::6.44245e+09-6.97932e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::6.97932e+09-7.51619e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::7.51619e+09-8.05306e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::8.05306e+09-8.58993e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::8.58993e+09-9.12681e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::9.12681e+09-9.66368e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::9.66368e+09-1.02005e+10            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::1.02005e+10-1.07374e+10            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::total           775722                       # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.averageReadBandwidth         4330350242.241411      0.00%      0.00% # Average read bandwidth (bytes/s)
system.Hmon.totalReadBytes                33591543552                       # Number of bytes read
system.Hmon.writeBandwidthHist::samples        775722                       # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::mean     2668106.357690                       # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::gmean               0                       # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::stdev    14090681.975093                       # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::0-1.67772e+07       737614     95.09%     95.09% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.67772e+07-3.35544e+07        17029      2.20%     97.28% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::3.35544e+07-5.03316e+07            0      0.00%     97.28% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::5.03316e+07-6.71089e+07         9547      1.23%     98.51% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::6.71089e+07-8.38861e+07         5711      0.74%     99.25% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::8.38861e+07-1.00663e+08            0      0.00%     99.25% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.00663e+08-1.17441e+08         3131      0.40%     99.65% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.17441e+08-1.34218e+08         1627      0.21%     99.86% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.34218e+08-1.50995e+08            0      0.00%     99.86% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.50995e+08-1.67772e+08          697      0.09%     99.95% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.67772e+08-1.84549e+08          242      0.03%     99.98% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.84549e+08-2.01327e+08            0      0.00%     99.98% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::2.01327e+08-2.18104e+08           81      0.01%     99.99% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::2.18104e+08-2.34881e+08           27      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::2.34881e+08-2.51658e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::2.51658e+08-2.68435e+08           12      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::2.68435e+08-2.85213e+08            2      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::2.85213e+08-3.0199e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::3.0199e+08-3.18767e+08            2      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::3.18767e+08-3.35544e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::total          775722                       # Histogram of write bandwidth (bytes/s)
system.Hmon.averageWriteBandwidth        2668101.399571      0.00%      0.00% # Average write bandwidth (bytes/s)
system.Hmon.totalWrittenBytes                20697089                       # Number of bytes written
system.Hmon.readLatencyHist::samples        131216967                       # Read request-response latency
system.Hmon.readLatencyHist::mean        111455.010586                       # Read request-response latency
system.Hmon.readLatencyHist::gmean       109904.392110                       # Read request-response latency
system.Hmon.readLatencyHist::stdev       22300.437935                       # Read request-response latency
system.Hmon.readLatencyHist::0-32767                0      0.00%      0.00% # Read request-response latency
system.Hmon.readLatencyHist::32768-65535        34630      0.03%      0.03% # Read request-response latency
system.Hmon.readLatencyHist::65536-98303         8827      0.01%      0.03% # Read request-response latency
system.Hmon.readLatencyHist::98304-131071    119298528     90.92%     90.95% # Read request-response latency
system.Hmon.readLatencyHist::131072-163839      5883370      4.48%     95.43% # Read request-response latency
system.Hmon.readLatencyHist::163840-196607      3817252      2.91%     98.34% # Read request-response latency
system.Hmon.readLatencyHist::196608-229375       814643      0.62%     98.96% # Read request-response latency
system.Hmon.readLatencyHist::229376-262143      1177750      0.90%     99.86% # Read request-response latency
system.Hmon.readLatencyHist::262144-294911       150752      0.11%     99.98% # Read request-response latency
system.Hmon.readLatencyHist::294912-327679        28520      0.02%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::327680-360447         2057      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::360448-393215          500      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::393216-425983           42      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::425984-458751           54      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::458752-491519           42      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::491520-524287            0      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::524288-557055            0      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::557056-589823            0      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::589824-622591            0      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::622592-655359            0      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::total          131216967                       # Read request-response latency
system.Hmon.writeLatencyHist::samples               1                       # Write request-response latency
system.Hmon.writeLatencyHist::mean              20500                       # Write request-response latency
system.Hmon.writeLatencyHist::gmean      20500.000000                       # Write request-response latency
system.Hmon.writeLatencyHist::stdev               0                       # Write request-response latency
system.Hmon.writeLatencyHist::0-2047                0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::2048-4095             0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::4096-6143             0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::6144-8191             0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::8192-10239            0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::10240-12287            0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::12288-14335            0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::14336-16383            0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::16384-18431            0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::18432-20479            0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::20480-22527            1    100.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::22528-24575            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::24576-26623            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::26624-28671            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::28672-30719            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::30720-32767            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::32768-34815            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::34816-36863            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::36864-38911            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::38912-40959            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::total                 1                       # Write request-response latency
system.Hmon.ittReadRead::samples            131217016                       # Read-to-read inter transaction time
system.Hmon.ittReadRead::mean            59117.597500                       # Read-to-read inter transaction time
system.Hmon.ittReadRead::stdev           46787.831691                       # Read-to-read inter transaction time
system.Hmon.ittReadRead::underflows                 3      0.00%      0.00% # Read-to-read inter transaction time
system.Hmon.ittReadRead::1-5000               6226482      4.75%      4.75% # Read-to-read inter transaction time
system.Hmon.ittReadRead::5001-10000           3677550      2.80%      7.55% # Read-to-read inter transaction time
system.Hmon.ittReadRead::10001-15000          5895881      4.49%     12.04% # Read-to-read inter transaction time
system.Hmon.ittReadRead::15001-20000         19458551     14.83%     26.87% # Read-to-read inter transaction time
system.Hmon.ittReadRead::20001-25000          4895155      3.73%     30.60% # Read-to-read inter transaction time
system.Hmon.ittReadRead::25001-30000          5804132      4.42%     35.02% # Read-to-read inter transaction time
system.Hmon.ittReadRead::30001-35000          8013316      6.11%     41.13% # Read-to-read inter transaction time
system.Hmon.ittReadRead::35001-40000          5399329      4.11%     45.25% # Read-to-read inter transaction time
system.Hmon.ittReadRead::40001-45000          3809676      2.90%     48.15% # Read-to-read inter transaction time
system.Hmon.ittReadRead::45001-50000          6839038      5.21%     53.36% # Read-to-read inter transaction time
system.Hmon.ittReadRead::50001-55000          5759233      4.39%     57.75% # Read-to-read inter transaction time
system.Hmon.ittReadRead::55001-60000          3237283      2.47%     60.22% # Read-to-read inter transaction time
system.Hmon.ittReadRead::60001-65000          3434547      2.62%     62.83% # Read-to-read inter transaction time
system.Hmon.ittReadRead::65001-70000          5081688      3.87%     66.71% # Read-to-read inter transaction time
system.Hmon.ittReadRead::70001-75000          2703385      2.06%     68.77% # Read-to-read inter transaction time
system.Hmon.ittReadRead::75001-80000          2750951      2.10%     70.86% # Read-to-read inter transaction time
system.Hmon.ittReadRead::80001-85000          3009195      2.29%     73.16% # Read-to-read inter transaction time
system.Hmon.ittReadRead::85001-90000          4495398      3.43%     76.58% # Read-to-read inter transaction time
system.Hmon.ittReadRead::90001-95000          2027734      1.55%     78.13% # Read-to-read inter transaction time
system.Hmon.ittReadRead::95001-100000         3402461      2.59%     80.72% # Read-to-read inter transaction time
system.Hmon.ittReadRead::overflows           25296028     19.28%    100.00% # Read-to-read inter transaction time
system.Hmon.ittReadRead::min_value                  0                       # Read-to-read inter transaction time
system.Hmon.ittReadRead::max_value            5919500                       # Read-to-read inter transaction time
system.Hmon.ittReadRead::total              131217016                       # Read-to-read inter transaction time
system.Hmon.ittWriteWrite::samples              80849                       # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::mean          95947195.265248                       # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::stdev         812657400.905834                       # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::underflows               0      0.00%      0.00% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::1-5000                   0      0.00%      0.00% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::5001-10000               0      0.00%      0.00% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::10001-15000              0      0.00%      0.00% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::15001-20000            251      0.31%      0.31% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::20001-25000             37      0.05%      0.36% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::25001-30000             37      0.05%      0.40% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::30001-35000            136      0.17%      0.57% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::35001-40000             46      0.06%      0.63% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::40001-45000             43      0.05%      0.68% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::45001-50000             72      0.09%      0.77% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::50001-55000             62      0.08%      0.85% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::55001-60000             43      0.05%      0.90% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::60001-65000             44      0.05%      0.95% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::65001-70000             62      0.08%      1.03% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::70001-75000             46      0.06%      1.09% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::75001-80000             63      0.08%      1.17% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::80001-85000             45      0.06%      1.22% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::85001-90000             61      0.08%      1.30% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::90001-95000             41      0.05%      1.35% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::95001-100000            69      0.09%      1.43% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::overflows            79691     98.57%    100.00% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::min_value            16500                       # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::max_value       9666648000                       # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::total                80849                       # Write-to-write inter transaction time
system.Hmon.ittReqReq::samples              131297865                       # Request-to-request inter transaction time
system.Hmon.ittReqReq::mean              59081.195189                       # Request-to-request inter transaction time
system.Hmon.ittReqReq::stdev             46762.611399                       # Request-to-request inter transaction time
system.Hmon.ittReqReq::underflows                   3      0.00%      0.00% # Request-to-request inter transaction time
system.Hmon.ittReqReq::1-5000                 6230344      4.75%      4.75% # Request-to-request inter transaction time
system.Hmon.ittReqReq::5001-10000             3681666      2.80%      7.55% # Request-to-request inter transaction time
system.Hmon.ittReqReq::10001-15000            5900483      4.49%     12.04% # Request-to-request inter transaction time
system.Hmon.ittReqReq::15001-20000           19479984     14.84%     26.88% # Request-to-request inter transaction time
system.Hmon.ittReqReq::20001-25000            4907894      3.74%     30.62% # Request-to-request inter transaction time
system.Hmon.ittReqReq::25001-30000            5810412      4.43%     35.04% # Request-to-request inter transaction time
system.Hmon.ittReqReq::30001-35000            8017162      6.11%     41.15% # Request-to-request inter transaction time
system.Hmon.ittReqReq::35001-40000            5410090      4.12%     45.27% # Request-to-request inter transaction time
system.Hmon.ittReqReq::40001-45000            3813484      2.90%     48.17% # Request-to-request inter transaction time
system.Hmon.ittReqReq::45001-50000            6842136      5.21%     53.39% # Request-to-request inter transaction time
system.Hmon.ittReqReq::50001-55000            5767119      4.39%     57.78% # Request-to-request inter transaction time
system.Hmon.ittReqReq::55001-60000            3240478      2.47%     60.25% # Request-to-request inter transaction time
system.Hmon.ittReqReq::60001-65000            3436303      2.62%     62.86% # Request-to-request inter transaction time
system.Hmon.ittReqReq::65001-70000            5082361      3.87%     66.73% # Request-to-request inter transaction time
system.Hmon.ittReqReq::70001-75000            2720521      2.07%     68.81% # Request-to-request inter transaction time
system.Hmon.ittReqReq::75001-80000            2751139      2.10%     70.90% # Request-to-request inter transaction time
system.Hmon.ittReqReq::80001-85000            3008931      2.29%     73.19% # Request-to-request inter transaction time
system.Hmon.ittReqReq::85001-90000            4494578      3.42%     76.62% # Request-to-request inter transaction time
system.Hmon.ittReqReq::90001-95000            2027449      1.54%     78.16% # Request-to-request inter transaction time
system.Hmon.ittReqReq::95001-100000           3402733      2.59%     80.75% # Request-to-request inter transaction time
system.Hmon.ittReqReq::overflows             25272595     19.25%    100.00% # Request-to-request inter transaction time
system.Hmon.ittReqReq::min_value                    0                       # Request-to-request inter transaction time
system.Hmon.ittReqReq::max_value              5919500                       # Request-to-request inter transaction time
system.Hmon.ittReqReq::total                131297865                       # Request-to-request inter transaction time
system.Hmon.outstandingReadsHist::samples       775722                       # Outstanding read transactions
system.Hmon.outstandingReadsHist::mean       1.888572                       # Outstanding read transactions
system.Hmon.outstandingReadsHist::gmean             0                       # Outstanding read transactions
system.Hmon.outstandingReadsHist::stdev      1.023900                       # Outstanding read transactions
system.Hmon.outstandingReadsHist::0             65028      8.38%      8.38% # Outstanding read transactions
system.Hmon.outstandingReadsHist::1            215871     27.83%     36.21% # Outstanding read transactions
system.Hmon.outstandingReadsHist::2            279032     35.97%     72.18% # Outstanding read transactions
system.Hmon.outstandingReadsHist::3            172094     22.19%     94.37% # Outstanding read transactions
system.Hmon.outstandingReadsHist::4             43695      5.63%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::5                 2      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::6                 0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::7                 0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::8                 0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::9                 0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::10                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::11                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::12                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::13                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::14                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::15                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::16                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::17                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::18                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::19                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::total        775722                       # Outstanding read transactions
system.Hmon.outstandingWritesHist::samples       775722                       # Outstanding write transactions
system.Hmon.outstandingWritesHist::mean             0                       # Outstanding write transactions
system.Hmon.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.Hmon.outstandingWritesHist::stdev            0                       # Outstanding write transactions
system.Hmon.outstandingWritesHist::0           775722    100.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::1                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::2                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::3                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::4                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::5                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::6                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::7                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::8                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::9                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::10               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::11               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::12               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::13               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::14               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::15               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::16               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::17               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::18               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::19               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::total       775722                       # Outstanding write transactions
system.Hmon.readTransHist::samples             775722                       # Histogram of read transactions per sample period
system.Hmon.readTransHist::mean            169.154509                       # Histogram of read transactions per sample period
system.Hmon.readTransHist::gmean           164.133756                       # Histogram of read transactions per sample period
system.Hmon.readTransHist::stdev            36.443719                       # Histogram of read transactions per sample period
system.Hmon.readTransHist::0-15                    33      0.00%      0.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::16-31                   67      0.01%      0.01% # Histogram of read transactions per sample period
system.Hmon.readTransHist::32-47                  181      0.02%      0.04% # Histogram of read transactions per sample period
system.Hmon.readTransHist::48-63                14391      1.86%      1.89% # Histogram of read transactions per sample period
system.Hmon.readTransHist::64-79                  347      0.04%      1.94% # Histogram of read transactions per sample period
system.Hmon.readTransHist::80-95                 2823      0.36%      2.30% # Histogram of read transactions per sample period
system.Hmon.readTransHist::96-111               72103      9.29%     11.60% # Histogram of read transactions per sample period
system.Hmon.readTransHist::112-127               2641      0.34%     11.94% # Histogram of read transactions per sample period
system.Hmon.readTransHist::128-143              18639      2.40%     14.34% # Histogram of read transactions per sample period
system.Hmon.readTransHist::144-159             274196     35.35%     49.69% # Histogram of read transactions per sample period
system.Hmon.readTransHist::160-175               8125      1.05%     50.73% # Histogram of read transactions per sample period
system.Hmon.readTransHist::176-191              30002      3.87%     54.60% # Histogram of read transactions per sample period
system.Hmon.readTransHist::192-207             326264     42.06%     96.66% # Histogram of read transactions per sample period
system.Hmon.readTransHist::208-223              25889      3.34%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::224-239                 18      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::240-255                  3      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::256-271                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::272-287                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::288-303                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::304-319                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::total               775722                       # Histogram of read transactions per sample period
system.Hmon.writeTransHist::samples            775722                       # Histogram of read transactions per sample period
system.Hmon.writeTransHist::mean             0.104223                       # Histogram of read transactions per sample period
system.Hmon.writeTransHist::gmean                   0                       # Histogram of read transactions per sample period
system.Hmon.writeTransHist::stdev            0.550417                       # Histogram of read transactions per sample period
system.Hmon.writeTransHist::0                  737614     95.09%     95.09% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::1                   17029      2.20%     97.28% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::2                    9547      1.23%     98.51% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::3                    5711      0.74%     99.25% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::4                    3131      0.40%     99.65% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::5                    1627      0.21%     99.86% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::6                     697      0.09%     99.95% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::7                     242      0.03%     99.98% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::8                      81      0.01%     99.99% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::9                      27      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::10                     12      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::11                      2      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::12                      2      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::13                      0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::14                      0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::15                      0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::16                      0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::17                      0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::18                      0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::19                      0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::total              775722                       # Histogram of read transactions per sample period
system.iobus.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::ReadReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::ReadResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::WriteReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::WriteResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::Writeback            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::UpgradeReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::UpgradeResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::ReadExReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::ReadExResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.iobus.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::ReadReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::ReadResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::WriteReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::WriteResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::Writeback            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::UpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::SCUpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::UpgradeResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::SCUpgradeFailReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::ReadExReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::ReadExResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::ReadReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::ReadResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::WriteReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::WriteResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::Writeback            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::UpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::UpgradeResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::ReadExReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::ReadExResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.failedReq                              0                       # # of times recvTimingReq fails due to busy xbar
system.iobus.failedResp                             0                       # # of times recvTimingResp fails due to busy xbar
system.iobus.reqForwardingFail                      0                       # # of times xbar fails to forward req pkt to next component
system.iobus.respForwardingFail                     0                       # # of times xbar fails to forward resp pkt to next component
system.iobus.pimReqSuccess                          0                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.iobus.pimReqFail                             0                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.iobus.pimReqDelayedTime                      0                       # cumulative time PIM req pkts are delayed on this xbar
system.iobus.pimRespSuccess                         0                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.iobus.pimRespFail                            0                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.iobus.pimRespDelayedTime                     0                       # cumulative time PIM resp pkts are delayed on this xbar
system.iobus.totalReqDelayedTime                    0                       # cumulative time all req pkts are delayed on this xbar
system.iobus.totalRespDelayedTime                   0                       # cumulative time all resp pkts are delayed on this xbar
system.iobus.reqLayer0.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer0.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer1.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer1.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer2.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer2.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer3.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer3.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer4.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer4.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer5.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer5.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer6.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer6.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer7.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer7.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer8.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer8.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer9.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer9.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer10.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer10.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer11.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer11.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer12.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer12.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer13.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer13.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer14.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer14.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer15.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer15.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer16.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer16.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer17.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer17.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer18.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer18.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer19.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer19.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer20.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer20.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer21.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer21.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer22.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer22.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer23.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer23.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer24.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer24.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer25.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer25.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer26.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer26.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer27.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer27.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer28.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer28.failed                      0                       # # of times layer fails timing
system.iobus.respLayer0.succeeded                   0                       # # of times layer succeeds timing
system.iobus.respLayer0.failed                      0                       # # of times layer fails timing
system.iobus.respLayer1.succeeded                   0                       # # of times layer succeeds timing
system.iobus.respLayer1.failed                      0                       # # of times layer fails timing
system.iobus.respLayer2.succeeded                   0                       # # of times layer succeeds timing
system.iobus.respLayer2.failed                      0                       # # of times layer fails timing
system.iobus.respLayer3.succeeded                   0                       # # of times layer succeeds timing
system.iobus.respLayer3.failed                      0                       # # of times layer fails timing
system.iobus.respLayer4.succeeded                   0                       # # of times layer succeeds timing
system.iobus.respLayer4.failed                      0                       # # of times layer fails timing
system.cpu0.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                   218914859                       # DTB read hits
system.cpu0.dtb.read_misses                  41656078                       # DTB read misses
system.cpu0.dtb.write_hits                   48081004                       # DTB write hits
system.cpu0.dtb.write_misses                     1555                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     4                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses               260570937                       # DTB read accesses
system.cpu0.dtb.write_accesses               48082559                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                        266995863                       # DTB hits
system.cpu0.dtb.misses                       41657633                       # DTB misses
system.cpu0.dtb.accesses                    308653496                       # DTB accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.inst_hits                   353809590                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses               353809590                       # ITB inst accesses
system.cpu0.itb.hits                        353809590                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                    353809590                       # DTB accesses
system.cpu0.numCycles                     15372201720                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                  353786161                       # Number of instructions committed
system.cpu0.committedOps                    354405734                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses            311475443                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                    64                       # Number of float alu accesses
system.cpu0.num_func_calls                     165997                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts     42941139                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                   311475443                       # number of integer instructions
system.cpu0.num_fp_insts                           64                       # number of float instructions
system.cpu0.num_int_register_reads          669880809                       # number of times the integer registers were read
system.cpu0.num_int_register_writes         220537790                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                  64                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_cc_register_reads          1720159785                       # number of times the CC registers were read
system.cpu0.num_cc_register_writes          129163939                       # number of times the CC registers were written
system.cpu0.num_mem_refs                    267041332                       # number of memory refs
system.cpu0.num_load_insts                  218944433                       # Number of load instructions
system.cpu0.num_store_insts                  48096899                       # Number of store instructions
system.cpu0.num_idle_cycles              244289260.442938                       # Number of idle cycles
system.cpu0.num_busy_cycles              15127912459.557062                       # Number of busy cycles
system.cpu0.not_idle_fraction                0.984108                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                    0.015892                       # Percentage of idle cycles
system.cpu0.Branches                         43123105                       # Number of branches fetched
system.cpu0.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::IntAlu                 87402769     24.66%     24.66% # Class of executed instruction
system.cpu0.op_class::IntMult                   19644      0.01%     24.66% # Class of executed instruction
system.cpu0.op_class::IntDiv                        0      0.00%     24.66% # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0      0.00%     24.66% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     24.66% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%     24.66% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     24.66% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%     24.66% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     24.66% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     24.66% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     24.66% # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0      0.00%     24.66% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     24.66% # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0      0.00%     24.66% # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0      0.00%     24.66% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     24.66% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     24.66% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     24.66% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     24.66% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     24.66% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0      0.00%     24.66% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     24.66% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     24.66% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     24.66% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     24.66% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                52      0.00%     24.66% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0      0.00%     24.66% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     24.66% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     24.66% # Class of executed instruction
system.cpu0.op_class::MemRead               218944433     61.77%     86.43% # Class of executed instruction
system.cpu0.op_class::MemWrite               48096899     13.57%    100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                 354463797                       # Class of executed instruction
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                      10                       # number of quiesce instructions executed
system.cpu0.icache.tags.replacements            57035                       # number of replacements
system.cpu0.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          353778125                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            57035                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs          6202.825020                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::system.cpu0.inst          128                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::system.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          128                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        707676215                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       707676215                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::system.cpu0.inst    353752555                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      353752555                       # number of ReadReq hits
system.cpu0.icache.demand_hits::system.cpu0.inst    353752555                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       353752555                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::system.cpu0.inst    353752555                       # number of overall hits
system.cpu0.icache.overall_hits::total      353752555                       # number of overall hits
system.cpu0.icache.ReadReq_misses::system.cpu0.inst        57035                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        57035                       # number of ReadReq misses
system.cpu0.icache.demand_misses::system.cpu0.inst        57035                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         57035                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::system.cpu0.inst        57035                       # number of overall misses
system.cpu0.icache.overall_misses::total        57035                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::system.cpu0.inst   4358375398                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   4358375398                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::system.cpu0.inst   4358375398                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   4358375398                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::system.cpu0.inst   4358375398                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   4358375398                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::system.cpu0.inst    353809590                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    353809590                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::system.cpu0.inst    353809590                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    353809590                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::system.cpu0.inst    353809590                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    353809590                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::system.cpu0.inst     0.000161                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000161                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::system.cpu0.inst     0.000161                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000161                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::system.cpu0.inst     0.000161                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000161                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::system.cpu0.inst 76415.804296                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 76415.804296                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::system.cpu0.inst 76415.804296                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 76415.804296                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::system.cpu0.inst 76415.804296                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 76415.804296                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::system.cpu0.inst        57035                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        57035                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::system.cpu0.inst        57035                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        57035                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::system.cpu0.inst        57035                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        57035                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::system.cpu0.inst   4236405602                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   4236405602                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::system.cpu0.inst   4236405602                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   4236405602                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::system.cpu0.inst   4236405602                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   4236405602                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::system.cpu0.inst     0.000161                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000161                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::system.cpu0.inst     0.000161                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000161                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::system.cpu0.inst     0.000161                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000161                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::system.cpu0.inst 74277.296432                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 74277.296432                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::system.cpu0.inst 74277.296432                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 74277.296432                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::system.cpu0.inst 74277.296432                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 74277.296432                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.waiting_on_retry              3069                       # Number of times sendTimingReq failed
system.cpu0.icache.unaccounted_oskernel_rwmiss            0                       # oskernel rwmisses unaccounted b/c virt/phys addr differences
system.cpu0.dcache.tags.replacements         47838914                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          255.507692                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          392103520                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         47838914                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             8.196330                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::system.cpu0.data   255.507692                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::system.cpu0.data     0.998077                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.998077                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          207                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4          207                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.808594                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        581830615                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       581830615                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::system.cpu0.data    171062346                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      171062346                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::system.cpu0.data     48061954                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      48061954                       # number of WriteReq hits
system.cpu0.dcache.SoftPFReq_hits::system.cpu0.data         8610                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total         8610                       # number of SoftPFReq hits
system.cpu0.dcache.LoadLockedReq_hits::system.cpu0.data         4639                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         4639                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::system.cpu0.data         5356                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         5356                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::system.cpu0.data    219124300                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       219124300                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::system.cpu0.data    219132910                       # number of overall hits
system.cpu0.dcache.overall_hits::total      219132910                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::system.cpu0.data     47833790                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     47833790                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::system.cpu0.data        12030                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        12030                       # number of WriteReq misses
system.cpu0.dcache.SoftPFReq_misses::system.cpu0.data         1604                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total         1604                       # number of SoftPFReq misses
system.cpu0.dcache.LoadLockedReq_misses::system.cpu0.data         1636                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1636                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::system.cpu0.data          893                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          893                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::system.cpu0.data     47845820                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      47845820                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::system.cpu0.data     47847424                       # number of overall misses
system.cpu0.dcache.overall_misses::total     47847424                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::system.cpu0.data 5318360816833                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 5318360816833                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::system.cpu0.data    819685901                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total    819685901                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::system.cpu0.data    158275500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total    158275500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::system.cpu0.data     12215499                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     12215499                       # number of StoreCondReq miss cycles
system.cpu0.dcache.demand_miss_latency::system.cpu0.data 5319180502734                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 5319180502734                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::system.cpu0.data 5319180502734                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 5319180502734                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::system.cpu0.data    218896136                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    218896136                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::system.cpu0.data     48073984                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     48073984                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::system.cpu0.data        10214                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total        10214                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::system.cpu0.data         6275                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         6275                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::system.cpu0.data         6249                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         6249                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::system.cpu0.data    266970120                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    266970120                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::system.cpu0.data    266980334                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    266980334                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::system.cpu0.data     0.218523                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.218523                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::system.cpu0.data     0.000250                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000250                       # miss rate for WriteReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::system.cpu0.data     0.157039                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.157039                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::system.cpu0.data     0.260717                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.260717                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::system.cpu0.data     0.142903                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.142903                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::system.cpu0.data     0.179218                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.179218                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::system.cpu0.data     0.179217                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.179217                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::system.cpu0.data 111184.182078                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 111184.182078                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::system.cpu0.data 68136.816376                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 68136.816376                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::system.cpu0.data 96745.415648                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 96745.415648                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::system.cpu0.data 13679.170213                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 13679.170213                       # average StoreCondReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::system.cpu0.data 111173.358566                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 111173.358566                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::system.cpu0.data 111169.631676                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 111169.631676                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        25532                       # number of writebacks
system.cpu0.dcache.writebacks::total            25532                       # number of writebacks
system.cpu0.dcache.LoadLockedReq_mshr_hits::system.cpu0.data         1603                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1603                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::system.cpu0.data     47833790                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     47833790                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::system.cpu0.data        12030                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        12030                       # number of WriteReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::system.cpu0.data         1604                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total         1604                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::system.cpu0.data           33                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           33                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::system.cpu0.data          893                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          893                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::system.cpu0.data     47845820                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     47845820                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::system.cpu0.data     47847424                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     47847424                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::system.cpu0.data 5216954358955                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 5216954358955                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::system.cpu0.data    795555047                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total    795555047                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::system.cpu0.data    156577500                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total    156577500                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::system.cpu0.data      1665000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1665000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::system.cpu0.data     10428501                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     10428501                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::system.cpu0.data 5217749914002                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 5217749914002                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::system.cpu0.data 5217906491502                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 5217906491502                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::system.cpu0.data     75632637                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total     75632637                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::system.cpu0.data     27898500                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::total     27898500                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::system.cpu0.data    103531137                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::total    103531137                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::system.cpu0.data     0.218523                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.218523                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::system.cpu0.data     0.000250                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000250                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::system.cpu0.data     0.157039                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.157039                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::system.cpu0.data     0.005259                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.005259                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::system.cpu0.data     0.142903                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.142903                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::system.cpu0.data     0.179218                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.179218                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::system.cpu0.data     0.179217                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.179217                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::system.cpu0.data 109064.206682                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 109064.206682                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::system.cpu0.data 66130.926600                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 66130.926600                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu0.data 97616.895262                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total 97616.895262                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu0.data 50454.545455                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 50454.545455                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu0.data 11678.052632                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 11678.052632                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::system.cpu0.data 109053.411855                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 109053.411855                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::system.cpu0.data 109053.028466                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 109053.028466                       # average overall mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu0.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu0.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::system.cpu0.data          inf                       # average overall mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.waiting_on_retry            524256                       # Number of times sendTimingReq failed
system.cpu0.dcache.unaccounted_oskernel_rwmiss            0                       # oskernel rwmisses unaccounted b/c virt/phys addr differences
system.cpu1.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                   218664131                       # DTB read hits
system.cpu1.dtb.read_misses                  41710881                       # DTB read misses
system.cpu1.dtb.write_hits                   47625204                       # DTB write hits
system.cpu1.dtb.write_misses                     1541                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                    11                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses               260375012                       # DTB read accesses
system.cpu1.dtb.write_accesses               47626745                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                        266289335                       # DTB hits
system.cpu1.dtb.misses                       41712422                       # DTB misses
system.cpu1.dtb.accesses                    308001757                       # DTB accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.inst_hits                   352991174                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses               352991174                       # ITB inst accesses
system.cpu1.itb.hits                        352991174                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                    352991174                       # DTB accesses
system.cpu1.numCycles                     15432156491                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                  352972036                       # Number of instructions committed
system.cpu1.committedOps                    353496841                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses            310544408                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                    64                       # Number of float alu accesses
system.cpu1.num_func_calls                     146449                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts     42959217                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                   310544408                       # number of integer instructions
system.cpu1.num_fp_insts                           64                       # number of float instructions
system.cpu1.num_int_register_reads          667709916                       # number of times the integer registers were read
system.cpu1.num_int_register_writes         220020233                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                  64                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_cc_register_reads          1716638358                       # number of times the CC registers were read
system.cpu1.num_cc_register_writes          129139826                       # number of times the CC registers were written
system.cpu1.num_mem_refs                    266324810                       # number of memory refs
system.cpu1.num_load_insts                  218687674                       # Number of load instructions
system.cpu1.num_store_insts                  47637136                       # Number of store instructions
system.cpu1.num_idle_cycles              181467831.771999                       # Number of idle cycles
system.cpu1.num_busy_cycles              15250688659.228001                       # Number of busy cycles
system.cpu1.not_idle_fraction                0.988241                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                    0.011759                       # Percentage of idle cycles
system.cpu1.Branches                         43121832                       # Number of branches fetched
system.cpu1.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::IntAlu                 87198151     24.66%     24.66% # Class of executed instruction
system.cpu1.op_class::IntMult                   19659      0.01%     24.67% # Class of executed instruction
system.cpu1.op_class::IntDiv                        0      0.00%     24.67% # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0      0.00%     24.67% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     24.67% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%     24.67% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%     24.67% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0      0.00%     24.67% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     24.67% # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0      0.00%     24.67% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     24.67% # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0      0.00%     24.67% # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0      0.00%     24.67% # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0      0.00%     24.67% # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0      0.00%     24.67% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     24.67% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     24.67% # Class of executed instruction
system.cpu1.op_class::SimdShift                     0      0.00%     24.67% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     24.67% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     24.67% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0      0.00%     24.67% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     24.67% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0      0.00%     24.67% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0      0.00%     24.67% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0      0.00%     24.67% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                48      0.00%     24.67% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0      0.00%     24.67% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     24.67% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     24.67% # Class of executed instruction
system.cpu1.op_class::MemRead               218687674     61.86%     86.53% # Class of executed instruction
system.cpu1.op_class::MemWrite               47637136     13.47%    100.00% # Class of executed instruction
system.cpu1.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                 353542668                       # Class of executed instruction
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                      17                       # number of quiesce instructions executed
system.cpu1.icache.tags.replacements            38283                       # number of replacements
system.cpu1.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs          352994043                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            38283                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          9220.647363                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::system.cpu1.inst          128                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::system.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          128                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        706020631                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       706020631                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::system.cpu1.inst    352952891                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total      352952891                       # number of ReadReq hits
system.cpu1.icache.demand_hits::system.cpu1.inst    352952891                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total       352952891                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::system.cpu1.inst    352952891                       # number of overall hits
system.cpu1.icache.overall_hits::total      352952891                       # number of overall hits
system.cpu1.icache.ReadReq_misses::system.cpu1.inst        38283                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        38283                       # number of ReadReq misses
system.cpu1.icache.demand_misses::system.cpu1.inst        38283                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         38283                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::system.cpu1.inst        38283                       # number of overall misses
system.cpu1.icache.overall_misses::total        38283                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::system.cpu1.inst   4101385579                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   4101385579                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::system.cpu1.inst   4101385579                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   4101385579                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::system.cpu1.inst   4101385579                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   4101385579                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::system.cpu1.inst    352991174                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total    352991174                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::system.cpu1.inst    352991174                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total    352991174                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::system.cpu1.inst    352991174                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total    352991174                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::system.cpu1.inst     0.000108                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000108                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::system.cpu1.inst     0.000108                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000108                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::system.cpu1.inst     0.000108                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000108                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::system.cpu1.inst 107133.338009                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 107133.338009                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::system.cpu1.inst 107133.338009                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 107133.338009                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::system.cpu1.inst 107133.338009                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 107133.338009                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_misses::system.cpu1.inst        38283                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        38283                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::system.cpu1.inst        38283                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        38283                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::system.cpu1.inst        38283                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        38283                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::system.cpu1.inst   4004566421                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   4004566421                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::system.cpu1.inst   4004566421                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   4004566421                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::system.cpu1.inst   4004566421                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   4004566421                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::system.cpu1.inst     0.000108                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000108                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::system.cpu1.inst     0.000108                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000108                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::system.cpu1.inst     0.000108                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000108                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::system.cpu1.inst 104604.300107                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 104604.300107                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::system.cpu1.inst 104604.300107                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 104604.300107                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::system.cpu1.inst 104604.300107                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 104604.300107                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.waiting_on_retry              6502                       # Number of times sendTimingReq failed
system.cpu1.icache.unaccounted_oskernel_rwmiss            0                       # oskernel rwmisses unaccounted b/c virt/phys addr differences
system.cpu1.dcache.tags.replacements         47895816                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          255.902141                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs          378091729                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs         47895816                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             7.894045                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::system.cpu1.data   255.902141                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::system.cpu1.data     0.999618                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999618                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          234                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4          234                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.914062                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        580477317                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       580477317                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::system.cpu1.data    170756603                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total      170756603                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::system.cpu1.data     47610666                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      47610666                       # number of WriteReq hits
system.cpu1.dcache.SoftPFReq_hits::system.cpu1.data         3312                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total         3312                       # number of SoftPFReq hits
system.cpu1.dcache.LoadLockedReq_hits::system.cpu1.data         3849                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         3849                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::system.cpu1.data         4513                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         4513                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::system.cpu1.data    218367269                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total       218367269                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::system.cpu1.data    218370581                       # number of overall hits
system.cpu1.dcache.overall_hits::total      218370581                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::system.cpu1.data     47896390                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total     47896390                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::system.cpu1.data         9082                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         9082                       # number of WriteReq misses
system.cpu1.dcache.SoftPFReq_misses::system.cpu1.data          855                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total          855                       # number of SoftPFReq misses
system.cpu1.dcache.LoadLockedReq_misses::system.cpu1.data          858                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          858                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::system.cpu1.data          166                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          166                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::system.cpu1.data     47905472                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      47905472                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::system.cpu1.data     47906327                       # number of overall misses
system.cpu1.dcache.overall_misses::total     47906327                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::system.cpu1.data 5349088763162                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 5349088763162                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::system.cpu1.data    827949142                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    827949142                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::system.cpu1.data    110044445                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total    110044445                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::system.cpu1.data      2849999                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      2849999                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::system.cpu1.data        61500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total        61500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.demand_miss_latency::system.cpu1.data 5349916712304                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 5349916712304                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::system.cpu1.data 5349916712304                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 5349916712304                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::system.cpu1.data    218652993                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total    218652993                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::system.cpu1.data     47619748                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     47619748                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::system.cpu1.data         4167                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total         4167                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::system.cpu1.data         4707                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         4707                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::system.cpu1.data         4679                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         4679                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::system.cpu1.data    266272741                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    266272741                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::system.cpu1.data    266276908                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    266276908                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::system.cpu1.data     0.219052                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.219052                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::system.cpu1.data     0.000191                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000191                       # miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::system.cpu1.data     0.205184                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.205184                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::system.cpu1.data     0.182282                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.182282                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::system.cpu1.data     0.035478                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.035478                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::system.cpu1.data     0.179911                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.179911                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::system.cpu1.data     0.179912                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.179912                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::system.cpu1.data 111680.416064                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 111680.416064                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::system.cpu1.data 91163.746091                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 91163.746091                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::system.cpu1.data 128256.928904                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 128256.928904                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::system.cpu1.data 17168.668675                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total 17168.668675                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::system.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::system.cpu1.data 111676.526479                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 111676.526479                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::system.cpu1.data 111674.533351                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 111674.533351                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        18397                       # number of writebacks
system.cpu1.dcache.writebacks::total            18397                       # number of writebacks
system.cpu1.dcache.LoadLockedReq_mshr_hits::system.cpu1.data          825                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          825                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::system.cpu1.data     47896390                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total     47896390                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::system.cpu1.data         9082                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total         9082                       # number of WriteReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::system.cpu1.data          855                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total          855                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::system.cpu1.data           33                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           33                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::system.cpu1.data          165                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          165                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::system.cpu1.data     47905472                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total     47905472                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::system.cpu1.data     47906327                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total     47906327                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::system.cpu1.data 5247356490966                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 5247356490966                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::system.cpu1.data    809653410                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total    809653410                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::system.cpu1.data    107240554                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total    107240554                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::system.cpu1.data      2754001                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      2754001                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::system.cpu1.data      2523001                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      2523001                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::system.cpu1.data        57500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total        57500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::system.cpu1.data 5248166144376                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 5248166144376                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::system.cpu1.data 5248273384930                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 5248273384930                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::system.cpu1.data     75461087                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::total     75461087                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::system.cpu1.data     69676000                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::total     69676000                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::system.cpu1.data    145137087                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::total    145137087                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::system.cpu1.data     0.219052                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.219052                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::system.cpu1.data     0.000191                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000191                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::system.cpu1.data     0.205184                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.205184                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::system.cpu1.data     0.007011                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.007011                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::system.cpu1.data     0.035264                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.035264                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::system.cpu1.data     0.179911                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.179911                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::system.cpu1.data     0.179912                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.179912                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::system.cpu1.data 109556.408969                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 109556.408969                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::system.cpu1.data 89149.241357                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 89149.241357                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu1.data 125427.548538                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total 125427.548538                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu1.data 83454.575758                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 83454.575758                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu1.data 15290.915152                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total 15290.915152                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::system.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::system.cpu1.data 109552.540144                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 109552.540144                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::system.cpu1.data 109552.823470                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 109552.823470                       # average overall mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu1.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu1.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::system.cpu1.data          inf                       # average overall mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.waiting_on_retry            526294                       # Number of times sendTimingReq failed
system.cpu1.dcache.unaccounted_oskernel_rwmiss            0                       # oskernel rwmisses unaccounted b/c virt/phys addr differences
system.cpu2.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                   220954848                       # DTB read hits
system.cpu2.dtb.read_misses                  42169886                       # DTB read misses
system.cpu2.dtb.write_hits                   48035674                       # DTB write hits
system.cpu2.dtb.write_misses                     1572                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                    12                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses               263124734                       # DTB read accesses
system.cpu2.dtb.write_accesses               48037246                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                        268990522                       # DTB hits
system.cpu2.dtb.misses                       42171458                       # DTB misses
system.cpu2.dtb.accesses                    311161980                       # DTB accesses
system.cpu2.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.itb.inst_hits                   356630669                       # ITB inst hits
system.cpu2.itb.inst_misses                         3                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses               356630672                       # ITB inst accesses
system.cpu2.itb.hits                        356630669                       # DTB hits
system.cpu2.itb.misses                              3                       # DTB misses
system.cpu2.itb.accesses                    356630672                       # DTB accesses
system.cpu2.numCycles                     15514469317                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                  356611492                       # Number of instructions committed
system.cpu2.committedOps                    357136501                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses            313713507                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                    64                       # Number of float alu accesses
system.cpu2.num_func_calls                     146066                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts     43429073                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                   313713507                       # number of integer instructions
system.cpu2.num_fp_insts                           64                       # number of float instructions
system.cpu2.num_int_register_reads          674459101                       # number of times the integer registers were read
system.cpu2.num_int_register_writes         222311111                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                  64                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_cc_register_reads          1734426783                       # number of times the CC registers were read
system.cpu2.num_cc_register_writes          130550412                       # number of times the CC registers were written
system.cpu2.num_mem_refs                    269025179                       # number of memory refs
system.cpu2.num_load_insts                  220978453                       # Number of load instructions
system.cpu2.num_store_insts                  48046726                       # Number of store instructions
system.cpu2.num_idle_cycles               3276.017945                       # Number of idle cycles
system.cpu2.num_busy_cycles              15514466040.982056                       # Number of busy cycles
system.cpu2.not_idle_fraction                1.000000                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                    0.000000                       # Percentage of idle cycles
system.cpu2.Branches                         43591365                       # Number of branches fetched
system.cpu2.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::IntAlu                 88136530     24.68%     24.68% # Class of executed instruction
system.cpu2.op_class::IntMult                   19752      0.01%     24.68% # Class of executed instruction
system.cpu2.op_class::IntDiv                        0      0.00%     24.68% # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0      0.00%     24.68% # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0      0.00%     24.68% # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0      0.00%     24.68% # Class of executed instruction
system.cpu2.op_class::FloatMult                     0      0.00%     24.68% # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0      0.00%     24.68% # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0      0.00%     24.68% # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0      0.00%     24.68% # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0      0.00%     24.68% # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0      0.00%     24.68% # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0      0.00%     24.68% # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0      0.00%     24.68% # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0      0.00%     24.68% # Class of executed instruction
system.cpu2.op_class::SimdMult                      0      0.00%     24.68% # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0      0.00%     24.68% # Class of executed instruction
system.cpu2.op_class::SimdShift                     0      0.00%     24.68% # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0      0.00%     24.68% # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0      0.00%     24.68% # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0      0.00%     24.68% # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0      0.00%     24.68% # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0      0.00%     24.68% # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0      0.00%     24.68% # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0      0.00%     24.68% # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                42      0.00%     24.68% # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0      0.00%     24.68% # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0      0.00%     24.68% # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0      0.00%     24.68% # Class of executed instruction
system.cpu2.op_class::MemRead               220978453     61.87%     86.55% # Class of executed instruction
system.cpu2.op_class::MemWrite               48046726     13.45%    100.00% # Class of executed instruction
system.cpu2.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::total                 357181503                       # Class of executed instruction
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                      14                       # number of quiesce instructions executed
system.cpu2.icache.tags.replacements            38385                       # number of replacements
system.cpu2.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs          356565197                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            38385                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs          9289.180591                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::system.cpu2.inst          128                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::system.cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0           45                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1           75                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4            7                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses        713299723                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses       713299723                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::system.cpu2.inst    356592283                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total      356592283                       # number of ReadReq hits
system.cpu2.icache.demand_hits::system.cpu2.inst    356592283                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total       356592283                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::system.cpu2.inst    356592283                       # number of overall hits
system.cpu2.icache.overall_hits::total      356592283                       # number of overall hits
system.cpu2.icache.ReadReq_misses::system.cpu2.inst        38386                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        38386                       # number of ReadReq misses
system.cpu2.icache.demand_misses::system.cpu2.inst        38386                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         38386                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::system.cpu2.inst        38386                       # number of overall misses
system.cpu2.icache.overall_misses::total        38386                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::system.cpu2.inst   4172028784                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total   4172028784                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::system.cpu2.inst   4172028784                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total   4172028784                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::system.cpu2.inst   4172028784                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total   4172028784                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::system.cpu2.inst    356630669                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total    356630669                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::system.cpu2.inst    356630669                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total    356630669                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::system.cpu2.inst    356630669                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total    356630669                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::system.cpu2.inst     0.000108                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000108                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::system.cpu2.inst     0.000108                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000108                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::system.cpu2.inst     0.000108                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000108                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::system.cpu2.inst 108686.208097                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 108686.208097                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::system.cpu2.inst 108686.208097                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 108686.208097                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::system.cpu2.inst 108686.208097                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 108686.208097                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_misses::system.cpu2.inst        38386                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        38386                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::system.cpu2.inst        38386                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        38386                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::system.cpu2.inst        38386                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        38386                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::system.cpu2.inst   4076962216                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total   4076962216                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::system.cpu2.inst   4076962216                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total   4076962216                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::system.cpu2.inst   4076962216                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total   4076962216                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::system.cpu2.inst     0.000108                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000108                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::system.cpu2.inst     0.000108                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000108                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::system.cpu2.inst     0.000108                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000108                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::system.cpu2.inst 106209.613297                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 106209.613297                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::system.cpu2.inst 106209.613297                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 106209.613297                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::system.cpu2.inst 106209.613297                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 106209.613297                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.waiting_on_retry              5814                       # Number of times sendTimingReq failed
system.cpu2.icache.unaccounted_oskernel_rwmiss            0                       # oskernel rwmisses unaccounted b/c virt/phys addr differences
system.cpu2.dcache.tags.replacements         48419652                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          255.993942                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs          206593372                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs         48419652                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs             4.266726                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::system.cpu2.data   255.993942                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::system.cpu2.data     0.999976                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.999976                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          243                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0           17                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          192                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2           33                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.949219                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses        586402553                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses       586402553                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::system.cpu2.data    172525352                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total      172525352                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::system.cpu2.data     48020398                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total      48020398                       # number of WriteReq hits
system.cpu2.dcache.SoftPFReq_hits::system.cpu2.data         3303                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_hits::total         3303                       # number of SoftPFReq hits
system.cpu2.dcache.LoadLockedReq_hits::system.cpu2.data         3786                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         3786                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::system.cpu2.data         4518                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         4518                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::system.cpu2.data    220545750                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total       220545750                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::system.cpu2.data    220549053                       # number of overall hits
system.cpu2.dcache.overall_hits::total      220549053                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::system.cpu2.data     48418397                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total     48418397                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::system.cpu2.data         9860                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total         9860                       # number of WriteReq misses
system.cpu2.dcache.SoftPFReq_misses::system.cpu2.data          869                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_misses::total          869                       # number of SoftPFReq misses
system.cpu2.dcache.LoadLockedReq_misses::system.cpu2.data          876                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          876                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::system.cpu2.data          120                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          120                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::system.cpu2.data     48428257                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total      48428257                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::system.cpu2.data     48429126                       # number of overall misses
system.cpu2.dcache.overall_misses::total     48429126                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::system.cpu2.data 5415004220053                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 5415004220053                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::system.cpu2.data    849338152                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total    849338152                       # number of WriteReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::system.cpu2.data    106027943                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total    106027943                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::system.cpu2.data      1606500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total      1606500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.demand_miss_latency::system.cpu2.data 5415853558205                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 5415853558205                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::system.cpu2.data 5415853558205                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 5415853558205                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::system.cpu2.data    220943749                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total    220943749                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::system.cpu2.data     48030258                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total     48030258                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::system.cpu2.data         4172                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::total         4172                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::system.cpu2.data         4662                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         4662                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::system.cpu2.data         4638                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         4638                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::system.cpu2.data    268974007                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total    268974007                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::system.cpu2.data    268978179                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total    268978179                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::system.cpu2.data     0.219144                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.219144                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::system.cpu2.data     0.000205                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000205                       # miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::system.cpu2.data     0.208293                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::total     0.208293                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::system.cpu2.data     0.187902                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.187902                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::system.cpu2.data     0.025873                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.025873                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::system.cpu2.data     0.180048                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.180048                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::system.cpu2.data     0.180049                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.180049                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::system.cpu2.data 111837.742585                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 111837.742585                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::system.cpu2.data 86139.772008                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 86139.772008                       # average WriteReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::system.cpu2.data 121036.464612                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 121036.464612                       # average LoadLockedReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::system.cpu2.data 13387.500000                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total 13387.500000                       # average StoreCondReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::system.cpu2.data 111832.510474                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 111832.510474                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::system.cpu2.data 111830.503780                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 111830.503780                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        19874                       # number of writebacks
system.cpu2.dcache.writebacks::total            19874                       # number of writebacks
system.cpu2.dcache.LoadLockedReq_mshr_hits::system.cpu2.data          841                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          841                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::system.cpu2.data     48418397                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total     48418397                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::system.cpu2.data         9860                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total         9860                       # number of WriteReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::system.cpu2.data          869                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::total          869                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::system.cpu2.data           35                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total           35                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::system.cpu2.data          119                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total          119                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::system.cpu2.data     48428257                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total     48428257                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::system.cpu2.data     48429126                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total     48429126                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::system.cpu2.data 5312884672735                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total 5312884672735                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::system.cpu2.data    829496400                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total    829496400                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::system.cpu2.data    103350555                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::total    103350555                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::system.cpu2.data      2620502                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total      2620502                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::system.cpu2.data      1368500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total      1368500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::system.cpu2.data 5313714169135                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total 5313714169135                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::system.cpu2.data 5313817519690                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total 5313817519690                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::system.cpu2.data     76069128                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::total     76069128                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::system.cpu2.data     69717000                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::total     69717000                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::system.cpu2.data    145786128                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::total    145786128                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::system.cpu2.data     0.219144                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.219144                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::system.cpu2.data     0.000205                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000205                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::system.cpu2.data     0.208293                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::total     0.208293                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::system.cpu2.data     0.007508                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.007508                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::system.cpu2.data     0.025658                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.025658                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::system.cpu2.data     0.180048                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.180048                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::system.cpu2.data     0.180049                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.180049                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::system.cpu2.data 109728.636261                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 109728.636261                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::system.cpu2.data 84127.423935                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 84127.423935                       # average WriteReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu2.data 118930.443038                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::total 118930.443038                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu2.data 74871.485714                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 74871.485714                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu2.data        11500                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total        11500                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::system.cpu2.data 109723.423850                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 109723.423850                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::system.cpu2.data 109723.589059                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 109723.589059                       # average overall mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu2.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu2.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::system.cpu2.data          inf                       # average overall mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.waiting_on_retry            524419                       # Number of times sendTimingReq failed
system.cpu2.dcache.unaccounted_oskernel_rwmiss            0                       # oskernel rwmisses unaccounted b/c virt/phys addr differences
system.cpu3.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                   209354990                       # DTB read hits
system.cpu3.dtb.read_misses                  39907459                       # DTB read misses
system.cpu3.dtb.write_hits                   45711908                       # DTB write hits
system.cpu3.dtb.write_misses                     1485                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                    12                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses               249262449                       # DTB read accesses
system.cpu3.dtb.write_accesses               45713393                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                        255066898                       # DTB hits
system.cpu3.dtb.misses                       39908944                       # DTB misses
system.cpu3.dtb.accesses                    294975842                       # DTB accesses
system.cpu3.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.itb.inst_hits                   338041541                       # ITB inst hits
system.cpu3.itb.inst_misses                        13                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses               338041554                       # ITB inst accesses
system.cpu3.itb.hits                        338041541                       # DTB hits
system.cpu3.itb.misses                             13                       # DTB misses
system.cpu3.itb.accesses                    338041554                       # DTB accesses
system.cpu3.numCycles                     15372202582                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                  338022695                       # Number of instructions committed
system.cpu3.committedOps                    338507652                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses            297410069                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                   145                       # Number of float alu accesses
system.cpu3.num_func_calls                     139978                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts     41105085                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                   297410069                       # number of integer instructions
system.cpu3.num_fp_insts                          145                       # number of float instructions
system.cpu3.num_int_register_reads          639574105                       # number of times the integer registers were read
system.cpu3.num_int_register_writes         210647649                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                  81                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                 64                       # number of times the floating registers were written
system.cpu3.num_cc_register_reads          1643738023                       # number of times the CC registers were read
system.cpu3.num_cc_register_writes          123560611                       # number of times the CC registers were written
system.cpu3.num_mem_refs                    255101407                       # number of memory refs
system.cpu3.num_load_insts                  209377626                       # Number of load instructions
system.cpu3.num_store_insts                  45723781                       # Number of store instructions
system.cpu3.num_idle_cycles              849164944.814584                       # Number of idle cycles
system.cpu3.num_busy_cycles              14523037637.185415                       # Number of busy cycles
system.cpu3.not_idle_fraction                0.944760                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                    0.055240                       # Percentage of idle cycles
system.cpu3.Branches                         41258896                       # Number of branches fetched
system.cpu3.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu3.op_class::IntAlu                 83431808     24.64%     24.64% # Class of executed instruction
system.cpu3.op_class::IntMult                   18835      0.01%     24.65% # Class of executed instruction
system.cpu3.op_class::IntDiv                        0      0.00%     24.65% # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0      0.00%     24.65% # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0      0.00%     24.65% # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0      0.00%     24.65% # Class of executed instruction
system.cpu3.op_class::FloatMult                     0      0.00%     24.65% # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0      0.00%     24.65% # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0      0.00%     24.65% # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0      0.00%     24.65% # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0      0.00%     24.65% # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0      0.00%     24.65% # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0      0.00%     24.65% # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0      0.00%     24.65% # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0      0.00%     24.65% # Class of executed instruction
system.cpu3.op_class::SimdMult                      0      0.00%     24.65% # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0      0.00%     24.65% # Class of executed instruction
system.cpu3.op_class::SimdShift                     0      0.00%     24.65% # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0      0.00%     24.65% # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0      0.00%     24.65% # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0      0.00%     24.65% # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0      0.00%     24.65% # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0      0.00%     24.65% # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0      0.00%     24.65% # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0      0.00%     24.65% # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                59      0.00%     24.65% # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0      0.00%     24.65% # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0      0.00%     24.65% # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0      0.00%     24.65% # Class of executed instruction
system.cpu3.op_class::MemRead               209377626     61.85%     86.49% # Class of executed instruction
system.cpu3.op_class::MemWrite               45723781     13.51%    100.00% # Class of executed instruction
system.cpu3.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::total                 338552109                       # Class of executed instruction
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                      12                       # number of quiesce instructions executed
system.cpu3.icache.tags.replacements            36908                       # number of replacements
system.cpu3.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs          337948847                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            36908                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs          9156.520185                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::system.cpu3.inst          128                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::system.cpu3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          128                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses        676119990                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses       676119990                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::system.cpu3.inst    338004634                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total      338004634                       # number of ReadReq hits
system.cpu3.icache.demand_hits::system.cpu3.inst    338004634                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total       338004634                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::system.cpu3.inst    338004634                       # number of overall hits
system.cpu3.icache.overall_hits::total      338004634                       # number of overall hits
system.cpu3.icache.ReadReq_misses::system.cpu3.inst        36907                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        36907                       # number of ReadReq misses
system.cpu3.icache.demand_misses::system.cpu3.inst        36907                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         36907                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::system.cpu3.inst        36907                       # number of overall misses
system.cpu3.icache.overall_misses::total        36907                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::system.cpu3.inst   4147729655                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total   4147729655                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::system.cpu3.inst   4147729655                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total   4147729655                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::system.cpu3.inst   4147729655                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total   4147729655                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::system.cpu3.inst    338041541                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total    338041541                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::system.cpu3.inst    338041541                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total    338041541                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::system.cpu3.inst    338041541                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total    338041541                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::system.cpu3.inst     0.000109                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000109                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::system.cpu3.inst     0.000109                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000109                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::system.cpu3.inst     0.000109                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000109                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::system.cpu3.inst 112383.278375                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 112383.278375                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::system.cpu3.inst 112383.278375                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 112383.278375                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::system.cpu3.inst 112383.278375                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 112383.278375                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_misses::system.cpu3.inst        36907                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        36907                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::system.cpu3.inst        36907                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        36907                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::system.cpu3.inst        36907                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        36907                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::system.cpu3.inst   4056183345                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total   4056183345                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::system.cpu3.inst   4056183345                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total   4056183345                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::system.cpu3.inst   4056183345                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total   4056183345                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::system.cpu3.inst     0.000109                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000109                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::system.cpu3.inst     0.000109                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000109                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::system.cpu3.inst     0.000109                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000109                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::system.cpu3.inst 109902.819113                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 109902.819113                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::system.cpu3.inst 109902.819113                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 109902.819113                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::system.cpu3.inst 109902.819113                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 109902.819113                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.waiting_on_retry              6476                       # Number of times sendTimingReq failed
system.cpu3.icache.unaccounted_oskernel_rwmiss            0                       # oskernel rwmisses unaccounted b/c virt/phys addr differences
system.cpu3.dcache.tags.replacements         45820529                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          254.796882                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs          209303330                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs         45820529                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs             4.567894                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::system.cpu3.data   254.796882                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::system.cpu3.data     0.995300                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.995300                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          200                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4          200                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.781250                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses        555954005                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses       555954005                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::system.cpu3.data    163526048                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total      163526048                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::system.cpu3.data     45700336                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total      45700336                       # number of WriteReq hits
system.cpu3.dcache.SoftPFReq_hits::system.cpu3.data         3213                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_hits::total         3213                       # number of SoftPFReq hits
system.cpu3.dcache.LoadLockedReq_hits::system.cpu3.data         3740                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         3740                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::system.cpu3.data         4470                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         4470                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::system.cpu3.data    209226384                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total       209226384                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::system.cpu3.data    209229597                       # number of overall hits
system.cpu3.dcache.overall_hits::total      209229597                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::system.cpu3.data     45818690                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total     45818690                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::system.cpu3.data         6259                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         6259                       # number of WriteReq misses
system.cpu3.dcache.SoftPFReq_misses::system.cpu3.data          825                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_misses::total          825                       # number of SoftPFReq misses
system.cpu3.dcache.LoadLockedReq_misses::system.cpu3.data          859                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          859                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::system.cpu3.data          101                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          101                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::system.cpu3.data     45824949                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total      45824949                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::system.cpu3.data     45825774                       # number of overall misses
system.cpu3.dcache.overall_misses::total     45825774                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::system.cpu3.data 5111752504656                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 5111752504656                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::system.cpu3.data    743492054                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total    743492054                       # number of WriteReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::system.cpu3.data    105469441                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total    105469441                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::system.cpu3.data      1877998                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total      1877998                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::system.cpu3.data        31000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total        31000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.demand_miss_latency::system.cpu3.data 5112495996710                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 5112495996710                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::system.cpu3.data 5112495996710                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 5112495996710                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::system.cpu3.data    209344738                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total    209344738                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::system.cpu3.data     45706595                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total     45706595                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::system.cpu3.data         4038                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::total         4038                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::system.cpu3.data         4599                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         4599                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::system.cpu3.data         4571                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         4571                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::system.cpu3.data    255051333                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total    255051333                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::system.cpu3.data    255055371                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total    255055371                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::system.cpu3.data     0.218867                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.218867                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::system.cpu3.data     0.000137                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000137                       # miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::system.cpu3.data     0.204309                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::total     0.204309                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::system.cpu3.data     0.186780                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.186780                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::system.cpu3.data     0.022096                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.022096                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::system.cpu3.data     0.179670                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.179670                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::system.cpu3.data     0.179670                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.179670                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::system.cpu3.data 111564.789492                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 111564.789492                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::system.cpu3.data 118787.674389                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 118787.674389                       # average WriteReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::system.cpu3.data 122781.654249                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 122781.654249                       # average LoadLockedReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::system.cpu3.data 18594.039604                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total 18594.039604                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::system.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::system.cpu3.data 111565.776030                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 111565.776030                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::system.cpu3.data 111563.767515                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 111563.767515                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks        18781                       # number of writebacks
system.cpu3.dcache.writebacks::total            18781                       # number of writebacks
system.cpu3.dcache.LoadLockedReq_mshr_hits::system.cpu3.data          824                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          824                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::system.cpu3.data     45818690                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total     45818690                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::system.cpu3.data         6259                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total         6259                       # number of WriteReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::system.cpu3.data          825                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::total          825                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::system.cpu3.data           35                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total           35                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::system.cpu3.data          101                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total          101                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::system.cpu3.data     45824949                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total     45824949                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::system.cpu3.data     45825774                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total     45825774                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::system.cpu3.data 5014580015514                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total 5014580015514                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::system.cpu3.data    730812394                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total    730812394                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::system.cpu3.data    102278059                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::total    102278059                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::system.cpu3.data      3106000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total      3106000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::system.cpu3.data      1676002                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total      1676002                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::system.cpu3.data        29000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total        29000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::system.cpu3.data 5015310827908                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total 5015310827908                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::system.cpu3.data 5015413105967                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total 5015413105967                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::system.cpu3.data     52095672                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::total     52095672                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::system.cpu3.data     67677000                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::total     67677000                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::system.cpu3.data    119772672                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::total    119772672                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::system.cpu3.data     0.218867                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.218867                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::system.cpu3.data     0.000137                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000137                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::system.cpu3.data     0.204309                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::total     0.204309                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::system.cpu3.data     0.007610                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.007610                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::system.cpu3.data     0.022096                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.022096                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::system.cpu3.data     0.179670                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.179670                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::system.cpu3.data     0.179670                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.179670                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::system.cpu3.data 109443.984879                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 109443.984879                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::system.cpu3.data 116761.845982                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 116761.845982                       # average WriteReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu3.data 123973.404848                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::total 123973.404848                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu3.data 88742.857143                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 88742.857143                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu3.data 16594.079208                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total 16594.079208                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::system.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::system.cpu3.data 109444.984388                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 109444.984388                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::system.cpu3.data 109445.245943                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 109445.245943                       # average overall mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu3.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu3.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::system.cpu3.data          inf                       # average overall mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.waiting_on_retry            520389                       # Number of times sendTimingReq failed
system.cpu3.dcache.unaccounted_oskernel_rwmiss            0                       # oskernel rwmisses unaccounted b/c virt/phys addr differences
system.cpu4.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu4.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu4.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu4.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu4.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu4.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu4.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu4.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu4.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu4.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu4.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu4.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu4.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu4.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu4.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                         195                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                        189                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                     195                       # DTB read accesses
system.cpu4.dtb.write_accesses                    189                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                              384                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                          384                       # DTB accesses
system.cpu4.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu4.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu4.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu4.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu4.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu4.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu4.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu4.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu4.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu4.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu4.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu4.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu4.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu4.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu4.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu4.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu4.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu4.itb.inst_hits                         861                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                     861                       # ITB inst accesses
system.cpu4.itb.hits                              861                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                          861                       # DTB accesses
system.cpu4.numCycles                     15379805281                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                        843                       # Number of instructions committed
system.cpu4.committedOps                         1113                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                 1026                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                         96                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts           75                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                        1026                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads               1722                       # number of times the integer registers were read
system.cpu4.num_int_register_writes               744                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_cc_register_reads                4029                       # number of times the CC registers were read
system.cpu4.num_cc_register_writes                261                       # number of times the CC registers were written
system.cpu4.num_mem_refs                          402                       # number of memory refs
system.cpu4.num_load_insts                        204                       # Number of load instructions
system.cpu4.num_store_insts                       198                       # Number of store instructions
system.cpu4.num_idle_cycles              15379802560.817690                       # Number of idle cycles
system.cpu4.num_busy_cycles               2720.182309                       # Number of busy cycles
system.cpu4.not_idle_fraction                0.000000                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                    1.000000                       # Percentage of idle cycles
system.cpu4.Branches                              174                       # Number of branches fetched
system.cpu4.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu4.op_class::IntAlu                      735     64.64%     64.64% # Class of executed instruction
system.cpu4.op_class::IntMult                       0      0.00%     64.64% # Class of executed instruction
system.cpu4.op_class::IntDiv                        0      0.00%     64.64% # Class of executed instruction
system.cpu4.op_class::FloatAdd                      0      0.00%     64.64% # Class of executed instruction
system.cpu4.op_class::FloatCmp                      0      0.00%     64.64% # Class of executed instruction
system.cpu4.op_class::FloatCvt                      0      0.00%     64.64% # Class of executed instruction
system.cpu4.op_class::FloatMult                     0      0.00%     64.64% # Class of executed instruction
system.cpu4.op_class::FloatDiv                      0      0.00%     64.64% # Class of executed instruction
system.cpu4.op_class::FloatSqrt                     0      0.00%     64.64% # Class of executed instruction
system.cpu4.op_class::SimdAdd                       0      0.00%     64.64% # Class of executed instruction
system.cpu4.op_class::SimdAddAcc                    0      0.00%     64.64% # Class of executed instruction
system.cpu4.op_class::SimdAlu                       0      0.00%     64.64% # Class of executed instruction
system.cpu4.op_class::SimdCmp                       0      0.00%     64.64% # Class of executed instruction
system.cpu4.op_class::SimdCvt                       0      0.00%     64.64% # Class of executed instruction
system.cpu4.op_class::SimdMisc                      0      0.00%     64.64% # Class of executed instruction
system.cpu4.op_class::SimdMult                      0      0.00%     64.64% # Class of executed instruction
system.cpu4.op_class::SimdMultAcc                   0      0.00%     64.64% # Class of executed instruction
system.cpu4.op_class::SimdShift                     0      0.00%     64.64% # Class of executed instruction
system.cpu4.op_class::SimdShiftAcc                  0      0.00%     64.64% # Class of executed instruction
system.cpu4.op_class::SimdSqrt                      0      0.00%     64.64% # Class of executed instruction
system.cpu4.op_class::SimdFloatAdd                  0      0.00%     64.64% # Class of executed instruction
system.cpu4.op_class::SimdFloatAlu                  0      0.00%     64.64% # Class of executed instruction
system.cpu4.op_class::SimdFloatCmp                  0      0.00%     64.64% # Class of executed instruction
system.cpu4.op_class::SimdFloatCvt                  0      0.00%     64.64% # Class of executed instruction
system.cpu4.op_class::SimdFloatDiv                  0      0.00%     64.64% # Class of executed instruction
system.cpu4.op_class::SimdFloatMisc                 0      0.00%     64.64% # Class of executed instruction
system.cpu4.op_class::SimdFloatMult                 0      0.00%     64.64% # Class of executed instruction
system.cpu4.op_class::SimdFloatMultAcc              0      0.00%     64.64% # Class of executed instruction
system.cpu4.op_class::SimdFloatSqrt                 0      0.00%     64.64% # Class of executed instruction
system.cpu4.op_class::MemRead                     204     17.94%     82.59% # Class of executed instruction
system.cpu4.op_class::MemWrite                    198     17.41%    100.00% # Class of executed instruction
system.cpu4.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu4.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu4.op_class::total                      1137                       # Class of executed instruction
system.cpu4.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu4.kern.inst.quiesce                       3                       # number of quiesce instructions executed
system.cpu4.icache.tags.replacements                0                       # number of replacements
system.cpu4.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu4.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu4.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu4.icache.tags.avg_refs                  0                       # Average number of references to valid blocks.
system.cpu4.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.tags.occ_blocks::system.cpu4.inst          128                       # Average occupied blocks per requestor
system.cpu4.icache.tags.occ_percent::system.cpu4.inst            1                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::4          128                       # Occupied blocks per task id
system.cpu4.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu4.icache.tags.tag_accesses             1722                       # Number of tag accesses
system.cpu4.icache.tags.data_accesses            1722                       # Number of data accesses
system.cpu4.icache.ReadReq_hits::system.cpu4.inst          861                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total            861                       # number of ReadReq hits
system.cpu4.icache.demand_hits::system.cpu4.inst          861                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total             861                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::system.cpu4.inst          861                       # number of overall hits
system.cpu4.icache.overall_hits::total            861                       # number of overall hits
system.cpu4.icache.ReadReq_accesses::system.cpu4.inst          861                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total          861                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::system.cpu4.inst          861                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total          861                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::system.cpu4.inst          861                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total          861                       # number of overall (read+write) accesses
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.icache.waiting_on_retry                 0                       # Number of times sendTimingReq failed
system.cpu4.icache.unaccounted_oskernel_rwmiss            0                       # oskernel rwmisses unaccounted b/c virt/phys addr differences
system.cpu4.dcache.tags.replacements                0                       # number of replacements
system.cpu4.dcache.tags.tagsinuse          184.007219                       # Cycle average of tags in use
system.cpu4.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu4.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu4.dcache.tags.avg_refs                  0                       # Average number of references to valid blocks.
system.cpu4.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.tags.occ_blocks::system.cpu4.data   184.007219                       # Average occupied blocks per requestor
system.cpu4.dcache.tags.occ_percent::system.cpu4.data     0.718778                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_percent::total     0.718778                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_task_id_blocks::1024          184                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::4          184                       # Occupied blocks per task id
system.cpu4.dcache.tags.occ_task_id_percent::1024     0.718750                       # Percentage of cache occupancy per task id
system.cpu4.dcache.tags.tag_accesses              778                       # Number of tag accesses
system.cpu4.dcache.tags.data_accesses             778                       # Number of data accesses
system.cpu4.dcache.ReadReq_hits::system.cpu4.data          174                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total            174                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::system.cpu4.data          180                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total           180                       # number of WriteReq hits
system.cpu4.dcache.SoftPFReq_hits::system.cpu4.data            6                       # number of SoftPFReq hits
system.cpu4.dcache.SoftPFReq_hits::total            6                       # number of SoftPFReq hits
system.cpu4.dcache.LoadLockedReq_hits::system.cpu4.data            6                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total            6                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::system.cpu4.data            6                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total            6                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::system.cpu4.data          354                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total             354                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::system.cpu4.data          360                       # number of overall hits
system.cpu4.dcache.overall_hits::total            360                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::system.cpu4.data            9                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total            9                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::system.cpu4.data            3                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total            3                       # number of WriteReq misses
system.cpu4.dcache.demand_misses::system.cpu4.data           12                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total            12                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::system.cpu4.data           12                       # number of overall misses
system.cpu4.dcache.overall_misses::total           12                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::system.cpu4.data        74500                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total        74500                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::system.cpu4.data        47000                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total        47000                       # number of WriteReq miss cycles
system.cpu4.dcache.demand_miss_latency::system.cpu4.data       121500                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total       121500                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::system.cpu4.data       121500                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total       121500                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::system.cpu4.data          183                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total          183                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::system.cpu4.data          183                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total          183                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.SoftPFReq_accesses::system.cpu4.data            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu4.dcache.SoftPFReq_accesses::total            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::system.cpu4.data            6                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total            6                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::system.cpu4.data            6                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total            6                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::system.cpu4.data          366                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total          366                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::system.cpu4.data          372                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total          372                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::system.cpu4.data     0.049180                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.049180                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::system.cpu4.data     0.016393                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.016393                       # miss rate for WriteReq accesses
system.cpu4.dcache.demand_miss_rate::system.cpu4.data     0.032787                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.032787                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::system.cpu4.data     0.032258                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.032258                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::system.cpu4.data  8277.777778                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total  8277.777778                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::system.cpu4.data 15666.666667                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 15666.666667                       # average WriteReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::system.cpu4.data        10125                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total        10125                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::system.cpu4.data        10125                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total        10125                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.ReadReq_mshr_misses::system.cpu4.data            9                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total            9                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::system.cpu4.data            3                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::system.cpu4.data           12                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total           12                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::system.cpu4.data           12                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total           12                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::system.cpu4.data        56500                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total        56500                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::system.cpu4.data        41000                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total        41000                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::system.cpu4.data        97500                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total        97500                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::system.cpu4.data        97500                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total        97500                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::system.cpu4.data     0.049180                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.049180                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::system.cpu4.data     0.016393                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.016393                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::system.cpu4.data     0.032787                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.032787                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::system.cpu4.data     0.032258                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.032258                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::system.cpu4.data  6277.777778                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total  6277.777778                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::system.cpu4.data 13666.666667                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 13666.666667                       # average WriteReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::system.cpu4.data         8125                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total         8125                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::system.cpu4.data         8125                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total         8125                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.waiting_on_retry                 2                       # Number of times sendTimingReq failed
system.cpu4.dcache.unaccounted_oskernel_rwmiss            0                       # oskernel rwmisses unaccounted b/c virt/phys addr differences
system.cpu5.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu5.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu5.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu5.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu5.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu5.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu5.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu5.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu5.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu5.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu5.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu5.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu5.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu5.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu5.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                       39711                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                      32822                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                   39711                       # DTB read accesses
system.cpu5.dtb.write_accesses                  32822                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                            72533                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                        72533                       # DTB accesses
system.cpu5.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu5.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu5.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu5.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu5.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu5.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu5.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu5.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu5.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu5.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu5.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu5.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu5.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu5.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu5.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu5.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu5.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu5.itb.inst_hits                      177852                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                  177852                       # ITB inst accesses
system.cpu5.itb.hits                           177852                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                       177852                       # DTB accesses
system.cpu5.numCycles                     15379805400                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                     176545                       # Number of instructions committed
system.cpu5.committedOps                       203605                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses               186248                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                       9739                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts        20993                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                      186248                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads             334752                       # number of times the integer registers were read
system.cpu5.num_int_register_writes            128650                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_cc_register_reads              750588                       # number of times the CC registers were read
system.cpu5.num_cc_register_writes              76788                       # number of times the CC registers were written
system.cpu5.num_mem_refs                        78096                       # number of memory refs
system.cpu5.num_load_insts                      40910                       # Number of load instructions
system.cpu5.num_store_insts                     37186                       # Number of store instructions
system.cpu5.num_idle_cycles              15378479010.735994                       # Number of idle cycles
system.cpu5.num_busy_cycles              1326389.264006                       # Number of busy cycles
system.cpu5.not_idle_fraction                0.000086                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                    0.999914                       # Percentage of idle cycles
system.cpu5.Branches                            30863                       # Number of branches fetched
system.cpu5.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu5.op_class::IntAlu                   130913     62.43%     62.43% # Class of executed instruction
system.cpu5.op_class::IntMult                     623      0.30%     62.73% # Class of executed instruction
system.cpu5.op_class::IntDiv                        0      0.00%     62.73% # Class of executed instruction
system.cpu5.op_class::FloatAdd                      0      0.00%     62.73% # Class of executed instruction
system.cpu5.op_class::FloatCmp                      0      0.00%     62.73% # Class of executed instruction
system.cpu5.op_class::FloatCvt                      0      0.00%     62.73% # Class of executed instruction
system.cpu5.op_class::FloatMult                     0      0.00%     62.73% # Class of executed instruction
system.cpu5.op_class::FloatDiv                      0      0.00%     62.73% # Class of executed instruction
system.cpu5.op_class::FloatSqrt                     0      0.00%     62.73% # Class of executed instruction
system.cpu5.op_class::SimdAdd                       0      0.00%     62.73% # Class of executed instruction
system.cpu5.op_class::SimdAddAcc                    0      0.00%     62.73% # Class of executed instruction
system.cpu5.op_class::SimdAlu                       0      0.00%     62.73% # Class of executed instruction
system.cpu5.op_class::SimdCmp                       0      0.00%     62.73% # Class of executed instruction
system.cpu5.op_class::SimdCvt                       0      0.00%     62.73% # Class of executed instruction
system.cpu5.op_class::SimdMisc                      0      0.00%     62.73% # Class of executed instruction
system.cpu5.op_class::SimdMult                      0      0.00%     62.73% # Class of executed instruction
system.cpu5.op_class::SimdMultAcc                   0      0.00%     62.73% # Class of executed instruction
system.cpu5.op_class::SimdShift                     0      0.00%     62.73% # Class of executed instruction
system.cpu5.op_class::SimdShiftAcc                  0      0.00%     62.73% # Class of executed instruction
system.cpu5.op_class::SimdSqrt                      0      0.00%     62.73% # Class of executed instruction
system.cpu5.op_class::SimdFloatAdd                  0      0.00%     62.73% # Class of executed instruction
system.cpu5.op_class::SimdFloatAlu                  0      0.00%     62.73% # Class of executed instruction
system.cpu5.op_class::SimdFloatCmp                  0      0.00%     62.73% # Class of executed instruction
system.cpu5.op_class::SimdFloatCvt                  0      0.00%     62.73% # Class of executed instruction
system.cpu5.op_class::SimdFloatDiv                  0      0.00%     62.73% # Class of executed instruction
system.cpu5.op_class::SimdFloatMisc                48      0.02%     62.75% # Class of executed instruction
system.cpu5.op_class::SimdFloatMult                 0      0.00%     62.75% # Class of executed instruction
system.cpu5.op_class::SimdFloatMultAcc              0      0.00%     62.75% # Class of executed instruction
system.cpu5.op_class::SimdFloatSqrt                 0      0.00%     62.75% # Class of executed instruction
system.cpu5.op_class::MemRead                   40910     19.51%     82.27% # Class of executed instruction
system.cpu5.op_class::MemWrite                  37186     17.73%    100.00% # Class of executed instruction
system.cpu5.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu5.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu5.op_class::total                    209680                       # Class of executed instruction
system.cpu5.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu5.kern.inst.quiesce                      11                       # number of quiesce instructions executed
system.cpu5.icache.tags.replacements             2848                       # number of replacements
system.cpu5.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu5.icache.tags.total_refs             163589                       # Total number of references to valid blocks.
system.cpu5.icache.tags.sampled_refs             2848                       # Sample count of references to valid blocks.
system.cpu5.icache.tags.avg_refs            57.439958                       # Average number of references to valid blocks.
system.cpu5.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.tags.occ_blocks::system.cpu5.inst          128                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_percent::system.cpu5.inst            1                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::4          128                       # Occupied blocks per task id
system.cpu5.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu5.icache.tags.tag_accesses           358552                       # Number of tag accesses
system.cpu5.icache.tags.data_accesses          358552                       # Number of data accesses
system.cpu5.icache.ReadReq_hits::system.cpu5.inst       175004                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total         175004                       # number of ReadReq hits
system.cpu5.icache.demand_hits::system.cpu5.inst       175004                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total          175004                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::system.cpu5.inst       175004                       # number of overall hits
system.cpu5.icache.overall_hits::total         175004                       # number of overall hits
system.cpu5.icache.ReadReq_misses::system.cpu5.inst         2848                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total         2848                       # number of ReadReq misses
system.cpu5.icache.demand_misses::system.cpu5.inst         2848                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total          2848                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::system.cpu5.inst         2848                       # number of overall misses
system.cpu5.icache.overall_misses::total         2848                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::system.cpu5.inst    269134397                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total    269134397                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::system.cpu5.inst    269134397                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total    269134397                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::system.cpu5.inst    269134397                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total    269134397                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::system.cpu5.inst       177852                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total       177852                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::system.cpu5.inst       177852                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total       177852                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::system.cpu5.inst       177852                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total       177852                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::system.cpu5.inst     0.016013                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.016013                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::system.cpu5.inst     0.016013                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.016013                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::system.cpu5.inst     0.016013                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.016013                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::system.cpu5.inst 94499.437149                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 94499.437149                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::system.cpu5.inst 94499.437149                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 94499.437149                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::system.cpu5.inst 94499.437149                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 94499.437149                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_misses::system.cpu5.inst         2848                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total         2848                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::system.cpu5.inst         2848                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total         2848                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::system.cpu5.inst         2848                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total         2848                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::system.cpu5.inst    263392603                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total    263392603                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::system.cpu5.inst    263392603                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total    263392603                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::system.cpu5.inst    263392603                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total    263392603                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::system.cpu5.inst     0.016013                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.016013                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::system.cpu5.inst     0.016013                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.016013                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::system.cpu5.inst     0.016013                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.016013                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::system.cpu5.inst 92483.357795                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 92483.357795                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::system.cpu5.inst 92483.357795                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 92483.357795                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::system.cpu5.inst 92483.357795                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 92483.357795                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.icache.waiting_on_retry               210                       # Number of times sendTimingReq failed
system.cpu5.icache.unaccounted_oskernel_rwmiss            0                       # oskernel rwmisses unaccounted b/c virt/phys addr differences
system.cpu5.dcache.tags.replacements              993                       # number of replacements
system.cpu5.dcache.tags.tagsinuse          219.841485                       # Cycle average of tags in use
system.cpu5.dcache.tags.total_refs              38677                       # Total number of references to valid blocks.
system.cpu5.dcache.tags.sampled_refs              993                       # Sample count of references to valid blocks.
system.cpu5.dcache.tags.avg_refs            38.949648                       # Average number of references to valid blocks.
system.cpu5.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.tags.occ_blocks::system.cpu5.data   219.841485                       # Average occupied blocks per requestor
system.cpu5.dcache.tags.occ_percent::system.cpu5.data     0.858756                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_percent::total     0.858756                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_task_id_blocks::1024          213                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::4          213                       # Occupied blocks per task id
system.cpu5.dcache.tags.occ_task_id_percent::1024     0.832031                       # Percentage of cache occupancy per task id
system.cpu5.dcache.tags.tag_accesses           146175                       # Number of tag accesses
system.cpu5.dcache.tags.data_accesses          146175                       # Number of data accesses
system.cpu5.dcache.ReadReq_hits::system.cpu5.data        37868                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total          37868                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::system.cpu5.data        32046                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total         32046                       # number of WriteReq hits
system.cpu5.dcache.SoftPFReq_hits::system.cpu5.data          352                       # number of SoftPFReq hits
system.cpu5.dcache.SoftPFReq_hits::total          352                       # number of SoftPFReq hits
system.cpu5.dcache.LoadLockedReq_hits::system.cpu5.data          368                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total          368                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::system.cpu5.data          381                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total          381                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::system.cpu5.data        69914                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total           69914                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::system.cpu5.data        70266                       # number of overall hits
system.cpu5.dcache.overall_hits::total          70266                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::system.cpu5.data          997                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total          997                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::system.cpu5.data          377                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total          377                       # number of WriteReq misses
system.cpu5.dcache.SoftPFReq_misses::system.cpu5.data           55                       # number of SoftPFReq misses
system.cpu5.dcache.SoftPFReq_misses::total           55                       # number of SoftPFReq misses
system.cpu5.dcache.LoadLockedReq_misses::system.cpu5.data           55                       # number of LoadLockedReq misses
system.cpu5.dcache.LoadLockedReq_misses::total           55                       # number of LoadLockedReq misses
system.cpu5.dcache.StoreCondReq_misses::system.cpu5.data           10                       # number of StoreCondReq misses
system.cpu5.dcache.StoreCondReq_misses::total           10                       # number of StoreCondReq misses
system.cpu5.dcache.demand_misses::system.cpu5.data         1374                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total          1374                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::system.cpu5.data         1429                       # number of overall misses
system.cpu5.dcache.overall_misses::total         1429                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::system.cpu5.data     38875977                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total     38875977                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::system.cpu5.data     23735498                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total     23735498                       # number of WriteReq miss cycles
system.cpu5.dcache.LoadLockedReq_miss_latency::system.cpu5.data      2245000                       # number of LoadLockedReq miss cycles
system.cpu5.dcache.LoadLockedReq_miss_latency::total      2245000                       # number of LoadLockedReq miss cycles
system.cpu5.dcache.StoreCondReq_miss_latency::system.cpu5.data       609000                       # number of StoreCondReq miss cycles
system.cpu5.dcache.StoreCondReq_miss_latency::total       609000                       # number of StoreCondReq miss cycles
system.cpu5.dcache.demand_miss_latency::system.cpu5.data     62611475                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total     62611475                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::system.cpu5.data     62611475                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total     62611475                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::system.cpu5.data        38865                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total        38865                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::system.cpu5.data        32423                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total        32423                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.SoftPFReq_accesses::system.cpu5.data          407                       # number of SoftPFReq accesses(hits+misses)
system.cpu5.dcache.SoftPFReq_accesses::total          407                       # number of SoftPFReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::system.cpu5.data          423                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total          423                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::system.cpu5.data          391                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total          391                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::system.cpu5.data        71288                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total        71288                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::system.cpu5.data        71695                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total        71695                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::system.cpu5.data     0.025653                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.025653                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::system.cpu5.data     0.011628                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.011628                       # miss rate for WriteReq accesses
system.cpu5.dcache.SoftPFReq_miss_rate::system.cpu5.data     0.135135                       # miss rate for SoftPFReq accesses
system.cpu5.dcache.SoftPFReq_miss_rate::total     0.135135                       # miss rate for SoftPFReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::system.cpu5.data     0.130024                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::total     0.130024                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::system.cpu5.data     0.025575                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::total     0.025575                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.demand_miss_rate::system.cpu5.data     0.019274                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.019274                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::system.cpu5.data     0.019932                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.019932                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::system.cpu5.data 38992.955868                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 38992.955868                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::system.cpu5.data 62958.880637                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 62958.880637                       # average WriteReq miss latency
system.cpu5.dcache.LoadLockedReq_avg_miss_latency::system.cpu5.data 40818.181818                       # average LoadLockedReq miss latency
system.cpu5.dcache.LoadLockedReq_avg_miss_latency::total 40818.181818                       # average LoadLockedReq miss latency
system.cpu5.dcache.StoreCondReq_avg_miss_latency::system.cpu5.data        60900                       # average StoreCondReq miss latency
system.cpu5.dcache.StoreCondReq_avg_miss_latency::total        60900                       # average StoreCondReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::system.cpu5.data 45568.759098                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 45568.759098                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::system.cpu5.data 43814.888034                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 43814.888034                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks          451                       # number of writebacks
system.cpu5.dcache.writebacks::total              451                       # number of writebacks
system.cpu5.dcache.LoadLockedReq_mshr_hits::system.cpu5.data           55                       # number of LoadLockedReq MSHR hits
system.cpu5.dcache.LoadLockedReq_mshr_hits::total           55                       # number of LoadLockedReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::system.cpu5.data          997                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total          997                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::system.cpu5.data          377                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total          377                       # number of WriteReq MSHR misses
system.cpu5.dcache.SoftPFReq_mshr_misses::system.cpu5.data           55                       # number of SoftPFReq MSHR misses
system.cpu5.dcache.SoftPFReq_mshr_misses::total           55                       # number of SoftPFReq MSHR misses
system.cpu5.dcache.StoreCondReq_mshr_misses::system.cpu5.data           10                       # number of StoreCondReq MSHR misses
system.cpu5.dcache.StoreCondReq_mshr_misses::total           10                       # number of StoreCondReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::system.cpu5.data         1374                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total         1374                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::system.cpu5.data         1429                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total         1429                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::system.cpu5.data     36867023                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total     36867023                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::system.cpu5.data     22980502                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total     22980502                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.SoftPFReq_mshr_miss_latency::system.cpu5.data      2245000                       # number of SoftPFReq MSHR miss cycles
system.cpu5.dcache.SoftPFReq_mshr_miss_latency::total      2245000                       # number of SoftPFReq MSHR miss cycles
system.cpu5.dcache.StoreCondReq_mshr_miss_latency::system.cpu5.data       589000                       # number of StoreCondReq MSHR miss cycles
system.cpu5.dcache.StoreCondReq_mshr_miss_latency::total       589000                       # number of StoreCondReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::system.cpu5.data     59847525                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total     59847525                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::system.cpu5.data     62092525                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total     62092525                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_uncacheable_latency::system.cpu5.data       595000                       # number of ReadReq MSHR uncacheable cycles
system.cpu5.dcache.ReadReq_mshr_uncacheable_latency::total       595000                       # number of ReadReq MSHR uncacheable cycles
system.cpu5.dcache.WriteReq_mshr_uncacheable_latency::system.cpu5.data       378500                       # number of WriteReq MSHR uncacheable cycles
system.cpu5.dcache.WriteReq_mshr_uncacheable_latency::total       378500                       # number of WriteReq MSHR uncacheable cycles
system.cpu5.dcache.overall_mshr_uncacheable_latency::system.cpu5.data       973500                       # number of overall MSHR uncacheable cycles
system.cpu5.dcache.overall_mshr_uncacheable_latency::total       973500                       # number of overall MSHR uncacheable cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::system.cpu5.data     0.025653                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.025653                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::system.cpu5.data     0.011628                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.011628                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.SoftPFReq_mshr_miss_rate::system.cpu5.data     0.135135                       # mshr miss rate for SoftPFReq accesses
system.cpu5.dcache.SoftPFReq_mshr_miss_rate::total     0.135135                       # mshr miss rate for SoftPFReq accesses
system.cpu5.dcache.StoreCondReq_mshr_miss_rate::system.cpu5.data     0.025575                       # mshr miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_mshr_miss_rate::total     0.025575                       # mshr miss rate for StoreCondReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::system.cpu5.data     0.019274                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.019274                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::system.cpu5.data     0.019932                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.019932                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::system.cpu5.data 36977.956871                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 36977.956871                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::system.cpu5.data 60956.238727                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total 60956.238727                       # average WriteReq mshr miss latency
system.cpu5.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu5.data 40818.181818                       # average SoftPFReq mshr miss latency
system.cpu5.dcache.SoftPFReq_avg_mshr_miss_latency::total 40818.181818                       # average SoftPFReq mshr miss latency
system.cpu5.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu5.data        58900                       # average StoreCondReq mshr miss latency
system.cpu5.dcache.StoreCondReq_avg_mshr_miss_latency::total        58900                       # average StoreCondReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::system.cpu5.data 43557.150655                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 43557.150655                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::system.cpu5.data 43451.731980                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 43451.731980                       # average overall mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu5.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu5.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu5.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu5.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu5.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu5.dcache.overall_avg_mshr_uncacheable_latency::system.cpu5.data          inf                       # average overall mshr uncacheable latency
system.cpu5.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.waiting_on_retry               223                       # Number of times sendTimingReq failed
system.cpu5.dcache.unaccounted_oskernel_rwmiss            0                       # oskernel rwmisses unaccounted b/c virt/phys addr differences
system.cpu6.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu6.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu6.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu6.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu6.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu6.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu6.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu6.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu6.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu6.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu6.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu6.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu6.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu6.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu6.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                         195                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                        189                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                     195                       # DTB read accesses
system.cpu6.dtb.write_accesses                    189                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                              384                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                          384                       # DTB accesses
system.cpu6.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu6.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu6.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu6.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu6.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu6.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu6.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu6.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu6.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu6.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu6.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu6.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu6.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu6.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu6.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu6.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu6.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu6.itb.inst_hits                         861                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                     861                       # ITB inst accesses
system.cpu6.itb.hits                              861                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                          861                       # DTB accesses
system.cpu6.numCycles                     15379805407                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                        843                       # Number of instructions committed
system.cpu6.committedOps                         1113                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                 1026                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                         96                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts           75                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                        1026                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads               1722                       # number of times the integer registers were read
system.cpu6.num_int_register_writes               744                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_cc_register_reads                4029                       # number of times the CC registers were read
system.cpu6.num_cc_register_writes                261                       # number of times the CC registers were written
system.cpu6.num_mem_refs                          402                       # number of memory refs
system.cpu6.num_load_insts                        204                       # Number of load instructions
system.cpu6.num_store_insts                       198                       # Number of store instructions
system.cpu6.num_idle_cycles              15379802627.338463                       # Number of idle cycles
system.cpu6.num_busy_cycles               2779.661537                       # Number of busy cycles
system.cpu6.not_idle_fraction                0.000000                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                    1.000000                       # Percentage of idle cycles
system.cpu6.Branches                              174                       # Number of branches fetched
system.cpu6.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu6.op_class::IntAlu                      735     64.64%     64.64% # Class of executed instruction
system.cpu6.op_class::IntMult                       0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::IntDiv                        0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::FloatAdd                      0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::FloatCmp                      0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::FloatCvt                      0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::FloatMult                     0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::FloatDiv                      0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::FloatSqrt                     0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdAdd                       0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdAddAcc                    0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdAlu                       0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdCmp                       0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdCvt                       0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdMisc                      0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdMult                      0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdMultAcc                   0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdShift                     0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdShiftAcc                  0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdSqrt                      0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdFloatAdd                  0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdFloatAlu                  0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdFloatCmp                  0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdFloatCvt                  0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdFloatDiv                  0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdFloatMisc                 0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdFloatMult                 0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdFloatMultAcc              0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdFloatSqrt                 0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::MemRead                     204     17.94%     82.59% # Class of executed instruction
system.cpu6.op_class::MemWrite                    198     17.41%    100.00% # Class of executed instruction
system.cpu6.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu6.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu6.op_class::total                      1137                       # Class of executed instruction
system.cpu6.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu6.kern.inst.quiesce                       3                       # number of quiesce instructions executed
system.cpu6.icache.tags.replacements                0                       # number of replacements
system.cpu6.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu6.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu6.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu6.icache.tags.avg_refs                  0                       # Average number of references to valid blocks.
system.cpu6.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.tags.occ_blocks::system.cpu6.inst          128                       # Average occupied blocks per requestor
system.cpu6.icache.tags.occ_percent::system.cpu6.inst            1                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::4          128                       # Occupied blocks per task id
system.cpu6.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu6.icache.tags.tag_accesses             1722                       # Number of tag accesses
system.cpu6.icache.tags.data_accesses            1722                       # Number of data accesses
system.cpu6.icache.ReadReq_hits::system.cpu6.inst          861                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total            861                       # number of ReadReq hits
system.cpu6.icache.demand_hits::system.cpu6.inst          861                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total             861                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::system.cpu6.inst          861                       # number of overall hits
system.cpu6.icache.overall_hits::total            861                       # number of overall hits
system.cpu6.icache.ReadReq_accesses::system.cpu6.inst          861                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total          861                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::system.cpu6.inst          861                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total          861                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::system.cpu6.inst          861                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total          861                       # number of overall (read+write) accesses
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.icache.waiting_on_retry                 0                       # Number of times sendTimingReq failed
system.cpu6.icache.unaccounted_oskernel_rwmiss            0                       # oskernel rwmisses unaccounted b/c virt/phys addr differences
system.cpu6.dcache.tags.replacements                0                       # number of replacements
system.cpu6.dcache.tags.tagsinuse          181.007218                       # Cycle average of tags in use
system.cpu6.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu6.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu6.dcache.tags.avg_refs                  0                       # Average number of references to valid blocks.
system.cpu6.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.tags.occ_blocks::system.cpu6.data   181.007218                       # Average occupied blocks per requestor
system.cpu6.dcache.tags.occ_percent::system.cpu6.data     0.707059                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_percent::total     0.707059                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_task_id_blocks::1024          181                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::4          181                       # Occupied blocks per task id
system.cpu6.dcache.tags.occ_task_id_percent::1024     0.707031                       # Percentage of cache occupancy per task id
system.cpu6.dcache.tags.tag_accesses              778                       # Number of tag accesses
system.cpu6.dcache.tags.data_accesses             778                       # Number of data accesses
system.cpu6.dcache.ReadReq_hits::system.cpu6.data          173                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total            173                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::system.cpu6.data          180                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total           180                       # number of WriteReq hits
system.cpu6.dcache.SoftPFReq_hits::system.cpu6.data            6                       # number of SoftPFReq hits
system.cpu6.dcache.SoftPFReq_hits::total            6                       # number of SoftPFReq hits
system.cpu6.dcache.LoadLockedReq_hits::system.cpu6.data            6                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total            6                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::system.cpu6.data            6                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total            6                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::system.cpu6.data          353                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total             353                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::system.cpu6.data          359                       # number of overall hits
system.cpu6.dcache.overall_hits::total            359                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::system.cpu6.data           10                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total           10                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::system.cpu6.data            3                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total            3                       # number of WriteReq misses
system.cpu6.dcache.demand_misses::system.cpu6.data           13                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total            13                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::system.cpu6.data           13                       # number of overall misses
system.cpu6.dcache.overall_misses::total           13                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::system.cpu6.data       105498                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total       105498                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::system.cpu6.data        64500                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total        64500                       # number of WriteReq miss cycles
system.cpu6.dcache.demand_miss_latency::system.cpu6.data       169998                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total       169998                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::system.cpu6.data       169998                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total       169998                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::system.cpu6.data          183                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total          183                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::system.cpu6.data          183                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total          183                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.SoftPFReq_accesses::system.cpu6.data            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu6.dcache.SoftPFReq_accesses::total            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::system.cpu6.data            6                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total            6                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::system.cpu6.data            6                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total            6                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::system.cpu6.data          366                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total          366                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::system.cpu6.data          372                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total          372                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::system.cpu6.data     0.054645                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.054645                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::system.cpu6.data     0.016393                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.016393                       # miss rate for WriteReq accesses
system.cpu6.dcache.demand_miss_rate::system.cpu6.data     0.035519                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.035519                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::system.cpu6.data     0.034946                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.034946                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::system.cpu6.data 10549.800000                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 10549.800000                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::system.cpu6.data        21500                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total        21500                       # average WriteReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::system.cpu6.data 13076.769231                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 13076.769231                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::system.cpu6.data 13076.769231                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 13076.769231                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.ReadReq_mshr_misses::system.cpu6.data           10                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::system.cpu6.data            3                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::system.cpu6.data           13                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::system.cpu6.data           13                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::system.cpu6.data        83502                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total        83502                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::system.cpu6.data        58500                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total        58500                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::system.cpu6.data       142002                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total       142002                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::system.cpu6.data       142002                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total       142002                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::system.cpu6.data     0.054645                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.054645                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::system.cpu6.data     0.016393                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.016393                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::system.cpu6.data     0.035519                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.035519                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::system.cpu6.data     0.034946                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.034946                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::system.cpu6.data  8350.200000                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total  8350.200000                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::system.cpu6.data        19500                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total        19500                       # average WriteReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::system.cpu6.data 10923.230769                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 10923.230769                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::system.cpu6.data 10923.230769                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 10923.230769                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.waiting_on_retry                 0                       # Number of times sendTimingReq failed
system.cpu6.dcache.unaccounted_oskernel_rwmiss            0                       # oskernel rwmisses unaccounted b/c virt/phys addr differences
system.cpu7.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu7.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu7.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu7.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu7.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu7.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu7.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu7.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu7.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu7.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu7.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu7.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu7.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu7.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu7.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                        7463                       # DTB read hits
system.cpu7.dtb.read_misses                         3                       # DTB read misses
system.cpu7.dtb.write_hits                       6506                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                    7466                       # DTB read accesses
system.cpu7.dtb.write_accesses                   6506                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                            13969                       # DTB hits
system.cpu7.dtb.misses                              3                       # DTB misses
system.cpu7.dtb.accesses                        13972                       # DTB accesses
system.cpu7.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu7.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu7.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu7.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu7.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu7.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu7.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu7.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu7.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu7.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu7.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu7.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu7.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu7.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu7.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu7.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu7.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu7.itb.inst_hits                       33631                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                   33631                       # ITB inst accesses
system.cpu7.itb.hits                            33631                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                        33631                       # DTB accesses
system.cpu7.numCycles                     15514469883                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                      33146                       # Number of instructions committed
system.cpu7.committedOps                        39880                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                36776                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                    64                       # Number of float alu accesses
system.cpu7.num_func_calls                       2331                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts         3713                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                       36776                       # number of integer instructions
system.cpu7.num_fp_insts                           64                       # number of float instructions
system.cpu7.num_int_register_reads              65948                       # number of times the integer registers were read
system.cpu7.num_int_register_writes             25691                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                  64                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_cc_register_reads              146191                       # number of times the CC registers were read
system.cpu7.num_cc_register_writes              14266                       # number of times the CC registers were written
system.cpu7.num_mem_refs                        15060                       # number of memory refs
system.cpu7.num_load_insts                       7732                       # Number of load instructions
system.cpu7.num_store_insts                      7328                       # Number of store instructions
system.cpu7.num_idle_cycles              15514153460.359821                       # Number of idle cycles
system.cpu7.num_busy_cycles              316422.640180                       # Number of busy cycles
system.cpu7.not_idle_fraction                0.000020                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                    0.999980                       # Percentage of idle cycles
system.cpu7.Branches                             6171                       # Number of branches fetched
system.cpu7.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu7.op_class::IntAlu                    25905     63.00%     63.00% # Class of executed instruction
system.cpu7.op_class::IntMult                     139      0.34%     63.34% # Class of executed instruction
system.cpu7.op_class::IntDiv                        0      0.00%     63.34% # Class of executed instruction
system.cpu7.op_class::FloatAdd                      0      0.00%     63.34% # Class of executed instruction
system.cpu7.op_class::FloatCmp                      0      0.00%     63.34% # Class of executed instruction
system.cpu7.op_class::FloatCvt                      0      0.00%     63.34% # Class of executed instruction
system.cpu7.op_class::FloatMult                     0      0.00%     63.34% # Class of executed instruction
system.cpu7.op_class::FloatDiv                      0      0.00%     63.34% # Class of executed instruction
system.cpu7.op_class::FloatSqrt                     0      0.00%     63.34% # Class of executed instruction
system.cpu7.op_class::SimdAdd                       0      0.00%     63.34% # Class of executed instruction
system.cpu7.op_class::SimdAddAcc                    0      0.00%     63.34% # Class of executed instruction
system.cpu7.op_class::SimdAlu                       0      0.00%     63.34% # Class of executed instruction
system.cpu7.op_class::SimdCmp                       0      0.00%     63.34% # Class of executed instruction
system.cpu7.op_class::SimdCvt                       0      0.00%     63.34% # Class of executed instruction
system.cpu7.op_class::SimdMisc                      0      0.00%     63.34% # Class of executed instruction
system.cpu7.op_class::SimdMult                      0      0.00%     63.34% # Class of executed instruction
system.cpu7.op_class::SimdMultAcc                   0      0.00%     63.34% # Class of executed instruction
system.cpu7.op_class::SimdShift                     0      0.00%     63.34% # Class of executed instruction
system.cpu7.op_class::SimdShiftAcc                  0      0.00%     63.34% # Class of executed instruction
system.cpu7.op_class::SimdSqrt                      0      0.00%     63.34% # Class of executed instruction
system.cpu7.op_class::SimdFloatAdd                  0      0.00%     63.34% # Class of executed instruction
system.cpu7.op_class::SimdFloatAlu                  0      0.00%     63.34% # Class of executed instruction
system.cpu7.op_class::SimdFloatCmp                  0      0.00%     63.34% # Class of executed instruction
system.cpu7.op_class::SimdFloatCvt                  0      0.00%     63.34% # Class of executed instruction
system.cpu7.op_class::SimdFloatDiv                  0      0.00%     63.34% # Class of executed instruction
system.cpu7.op_class::SimdFloatMisc                14      0.03%     63.37% # Class of executed instruction
system.cpu7.op_class::SimdFloatMult                 0      0.00%     63.37% # Class of executed instruction
system.cpu7.op_class::SimdFloatMultAcc              0      0.00%     63.37% # Class of executed instruction
system.cpu7.op_class::SimdFloatSqrt                 0      0.00%     63.37% # Class of executed instruction
system.cpu7.op_class::MemRead                    7732     18.80%     82.18% # Class of executed instruction
system.cpu7.op_class::MemWrite                   7328     17.82%    100.00% # Class of executed instruction
system.cpu7.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu7.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu7.op_class::total                     41118                       # Class of executed instruction
system.cpu7.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu7.kern.inst.quiesce                       9                       # number of quiesce instructions executed
system.cpu7.icache.tags.replacements              738                       # number of replacements
system.cpu7.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu7.icache.tags.total_refs              55743                       # Total number of references to valid blocks.
system.cpu7.icache.tags.sampled_refs              738                       # Sample count of references to valid blocks.
system.cpu7.icache.tags.avg_refs            75.532520                       # Average number of references to valid blocks.
system.cpu7.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.tags.occ_blocks::system.cpu7.inst          128                       # Average occupied blocks per requestor
system.cpu7.icache.tags.occ_percent::system.cpu7.inst            1                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::0           49                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::4           74                       # Occupied blocks per task id
system.cpu7.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu7.icache.tags.tag_accesses            68000                       # Number of tag accesses
system.cpu7.icache.tags.data_accesses           68000                       # Number of data accesses
system.cpu7.icache.ReadReq_hits::system.cpu7.inst        32893                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total          32893                       # number of ReadReq hits
system.cpu7.icache.demand_hits::system.cpu7.inst        32893                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total           32893                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::system.cpu7.inst        32893                       # number of overall hits
system.cpu7.icache.overall_hits::total          32893                       # number of overall hits
system.cpu7.icache.ReadReq_misses::system.cpu7.inst          738                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total          738                       # number of ReadReq misses
system.cpu7.icache.demand_misses::system.cpu7.inst          738                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total           738                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::system.cpu7.inst          738                       # number of overall misses
system.cpu7.icache.overall_misses::total          738                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::system.cpu7.inst     65448490                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total     65448490                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::system.cpu7.inst     65448490                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total     65448490                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::system.cpu7.inst     65448490                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total     65448490                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::system.cpu7.inst        33631                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total        33631                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::system.cpu7.inst        33631                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total        33631                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::system.cpu7.inst        33631                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total        33631                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::system.cpu7.inst     0.021944                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.021944                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::system.cpu7.inst     0.021944                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.021944                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::system.cpu7.inst     0.021944                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.021944                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::system.cpu7.inst 88683.590786                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 88683.590786                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::system.cpu7.inst 88683.590786                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 88683.590786                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::system.cpu7.inst 88683.590786                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 88683.590786                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_misses::system.cpu7.inst          738                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total          738                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::system.cpu7.inst          738                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total          738                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::system.cpu7.inst          738                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total          738                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::system.cpu7.inst     63963510                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total     63963510                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::system.cpu7.inst     63963510                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total     63963510                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::system.cpu7.inst     63963510                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total     63963510                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::system.cpu7.inst     0.021944                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.021944                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::system.cpu7.inst     0.021944                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.021944                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::system.cpu7.inst     0.021944                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.021944                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::system.cpu7.inst 86671.422764                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 86671.422764                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::system.cpu7.inst 86671.422764                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 86671.422764                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::system.cpu7.inst 86671.422764                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 86671.422764                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.icache.waiting_on_retry                56                       # Number of times sendTimingReq failed
system.cpu7.icache.unaccounted_oskernel_rwmiss            0                       # oskernel rwmisses unaccounted b/c virt/phys addr differences
system.cpu7.dcache.tags.replacements              219                       # number of replacements
system.cpu7.dcache.tags.tagsinuse          226.160071                       # Cycle average of tags in use
system.cpu7.dcache.tags.total_refs               5212                       # Total number of references to valid blocks.
system.cpu7.dcache.tags.sampled_refs              219                       # Sample count of references to valid blocks.
system.cpu7.dcache.tags.avg_refs            23.799087                       # Average number of references to valid blocks.
system.cpu7.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.tags.occ_blocks::system.cpu7.data   226.160071                       # Average occupied blocks per requestor
system.cpu7.dcache.tags.occ_percent::system.cpu7.data     0.883438                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_percent::total     0.883438                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_task_id_blocks::1024          217                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::1           10                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::4          191                       # Occupied blocks per task id
system.cpu7.dcache.tags.occ_task_id_percent::1024     0.847656                       # Percentage of cache occupancy per task id
system.cpu7.dcache.tags.tag_accesses            28239                       # Number of tag accesses
system.cpu7.dcache.tags.data_accesses           28239                       # Number of data accesses
system.cpu7.dcache.ReadReq_hits::system.cpu7.data         6873                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total           6873                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::system.cpu7.data         6204                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total          6204                       # number of WriteReq hits
system.cpu7.dcache.SoftPFReq_hits::system.cpu7.data          117                       # number of SoftPFReq hits
system.cpu7.dcache.SoftPFReq_hits::total          117                       # number of SoftPFReq hits
system.cpu7.dcache.LoadLockedReq_hits::system.cpu7.data          134                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total          134                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::system.cpu7.data          128                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total          128                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::system.cpu7.data        13077                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total           13077                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::system.cpu7.data        13194                       # number of overall hits
system.cpu7.dcache.overall_hits::total          13194                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::system.cpu7.data          301                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total          301                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::system.cpu7.data          149                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total          149                       # number of WriteReq misses
system.cpu7.dcache.SoftPFReq_misses::system.cpu7.data           11                       # number of SoftPFReq misses
system.cpu7.dcache.SoftPFReq_misses::total           11                       # number of SoftPFReq misses
system.cpu7.dcache.LoadLockedReq_misses::system.cpu7.data           15                       # number of LoadLockedReq misses
system.cpu7.dcache.LoadLockedReq_misses::total           15                       # number of LoadLockedReq misses
system.cpu7.dcache.StoreCondReq_misses::system.cpu7.data           18                       # number of StoreCondReq misses
system.cpu7.dcache.StoreCondReq_misses::total           18                       # number of StoreCondReq misses
system.cpu7.dcache.demand_misses::system.cpu7.data          450                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total           450                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::system.cpu7.data          461                       # number of overall misses
system.cpu7.dcache.overall_misses::total          461                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::system.cpu7.data     13514000                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total     13514000                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::system.cpu7.data      8520000                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total      8520000                       # number of WriteReq miss cycles
system.cpu7.dcache.LoadLockedReq_miss_latency::system.cpu7.data       847000                       # number of LoadLockedReq miss cycles
system.cpu7.dcache.LoadLockedReq_miss_latency::total       847000                       # number of LoadLockedReq miss cycles
system.cpu7.dcache.StoreCondReq_miss_latency::system.cpu7.data       528500                       # number of StoreCondReq miss cycles
system.cpu7.dcache.StoreCondReq_miss_latency::total       528500                       # number of StoreCondReq miss cycles
system.cpu7.dcache.demand_miss_latency::system.cpu7.data     22034000                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total     22034000                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::system.cpu7.data     22034000                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total     22034000                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::system.cpu7.data         7174                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total         7174                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::system.cpu7.data         6353                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total         6353                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.SoftPFReq_accesses::system.cpu7.data          128                       # number of SoftPFReq accesses(hits+misses)
system.cpu7.dcache.SoftPFReq_accesses::total          128                       # number of SoftPFReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::system.cpu7.data          149                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total          149                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::system.cpu7.data          146                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total          146                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::system.cpu7.data        13527                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total        13527                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::system.cpu7.data        13655                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total        13655                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::system.cpu7.data     0.041957                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.041957                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::system.cpu7.data     0.023453                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.023453                       # miss rate for WriteReq accesses
system.cpu7.dcache.SoftPFReq_miss_rate::system.cpu7.data     0.085938                       # miss rate for SoftPFReq accesses
system.cpu7.dcache.SoftPFReq_miss_rate::total     0.085938                       # miss rate for SoftPFReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::system.cpu7.data     0.100671                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::total     0.100671                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::system.cpu7.data     0.123288                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::total     0.123288                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.demand_miss_rate::system.cpu7.data     0.033267                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.033267                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::system.cpu7.data     0.033761                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.033761                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::system.cpu7.data 44897.009967                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 44897.009967                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::system.cpu7.data 57181.208054                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 57181.208054                       # average WriteReq miss latency
system.cpu7.dcache.LoadLockedReq_avg_miss_latency::system.cpu7.data 56466.666667                       # average LoadLockedReq miss latency
system.cpu7.dcache.LoadLockedReq_avg_miss_latency::total 56466.666667                       # average LoadLockedReq miss latency
system.cpu7.dcache.StoreCondReq_avg_miss_latency::system.cpu7.data 29361.111111                       # average StoreCondReq miss latency
system.cpu7.dcache.StoreCondReq_avg_miss_latency::total 29361.111111                       # average StoreCondReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::system.cpu7.data 48964.444444                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 48964.444444                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::system.cpu7.data 47796.095445                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 47796.095445                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks           78                       # number of writebacks
system.cpu7.dcache.writebacks::total               78                       # number of writebacks
system.cpu7.dcache.LoadLockedReq_mshr_hits::system.cpu7.data           11                       # number of LoadLockedReq MSHR hits
system.cpu7.dcache.LoadLockedReq_mshr_hits::total           11                       # number of LoadLockedReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::system.cpu7.data          301                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total          301                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::system.cpu7.data          149                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total          149                       # number of WriteReq MSHR misses
system.cpu7.dcache.SoftPFReq_mshr_misses::system.cpu7.data           11                       # number of SoftPFReq MSHR misses
system.cpu7.dcache.SoftPFReq_mshr_misses::total           11                       # number of SoftPFReq MSHR misses
system.cpu7.dcache.LoadLockedReq_mshr_misses::system.cpu7.data            4                       # number of LoadLockedReq MSHR misses
system.cpu7.dcache.LoadLockedReq_mshr_misses::total            4                       # number of LoadLockedReq MSHR misses
system.cpu7.dcache.StoreCondReq_mshr_misses::system.cpu7.data           18                       # number of StoreCondReq MSHR misses
system.cpu7.dcache.StoreCondReq_mshr_misses::total           18                       # number of StoreCondReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::system.cpu7.data          450                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total          450                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::system.cpu7.data          461                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total          461                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::system.cpu7.data     12912000                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total     12912000                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::system.cpu7.data      8222000                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total      8222000                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.SoftPFReq_mshr_miss_latency::system.cpu7.data       832000                       # number of SoftPFReq MSHR miss cycles
system.cpu7.dcache.SoftPFReq_mshr_miss_latency::total       832000                       # number of SoftPFReq MSHR miss cycles
system.cpu7.dcache.LoadLockedReq_mshr_miss_latency::system.cpu7.data         8000                       # number of LoadLockedReq MSHR miss cycles
system.cpu7.dcache.LoadLockedReq_mshr_miss_latency::total         8000                       # number of LoadLockedReq MSHR miss cycles
system.cpu7.dcache.StoreCondReq_mshr_miss_latency::system.cpu7.data       492500                       # number of StoreCondReq MSHR miss cycles
system.cpu7.dcache.StoreCondReq_mshr_miss_latency::total       492500                       # number of StoreCondReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::system.cpu7.data     21134000                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total     21134000                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::system.cpu7.data     21966000                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total     21966000                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_uncacheable_latency::system.cpu7.data       467500                       # number of ReadReq MSHR uncacheable cycles
system.cpu7.dcache.ReadReq_mshr_uncacheable_latency::total       467500                       # number of ReadReq MSHR uncacheable cycles
system.cpu7.dcache.WriteReq_mshr_uncacheable_latency::system.cpu7.data       254000                       # number of WriteReq MSHR uncacheable cycles
system.cpu7.dcache.WriteReq_mshr_uncacheable_latency::total       254000                       # number of WriteReq MSHR uncacheable cycles
system.cpu7.dcache.overall_mshr_uncacheable_latency::system.cpu7.data       721500                       # number of overall MSHR uncacheable cycles
system.cpu7.dcache.overall_mshr_uncacheable_latency::total       721500                       # number of overall MSHR uncacheable cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::system.cpu7.data     0.041957                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.041957                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::system.cpu7.data     0.023453                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.023453                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.SoftPFReq_mshr_miss_rate::system.cpu7.data     0.085938                       # mshr miss rate for SoftPFReq accesses
system.cpu7.dcache.SoftPFReq_mshr_miss_rate::total     0.085938                       # mshr miss rate for SoftPFReq accesses
system.cpu7.dcache.LoadLockedReq_mshr_miss_rate::system.cpu7.data     0.026846                       # mshr miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_mshr_miss_rate::total     0.026846                       # mshr miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_mshr_miss_rate::system.cpu7.data     0.123288                       # mshr miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_mshr_miss_rate::total     0.123288                       # mshr miss rate for StoreCondReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::system.cpu7.data     0.033267                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.033267                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::system.cpu7.data     0.033761                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.033761                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::system.cpu7.data 42897.009967                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 42897.009967                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::system.cpu7.data 55181.208054                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 55181.208054                       # average WriteReq mshr miss latency
system.cpu7.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu7.data 75636.363636                       # average SoftPFReq mshr miss latency
system.cpu7.dcache.SoftPFReq_avg_mshr_miss_latency::total 75636.363636                       # average SoftPFReq mshr miss latency
system.cpu7.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu7.data         2000                       # average LoadLockedReq mshr miss latency
system.cpu7.dcache.LoadLockedReq_avg_mshr_miss_latency::total         2000                       # average LoadLockedReq mshr miss latency
system.cpu7.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu7.data 27361.111111                       # average StoreCondReq mshr miss latency
system.cpu7.dcache.StoreCondReq_avg_mshr_miss_latency::total 27361.111111                       # average StoreCondReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::system.cpu7.data 46964.444444                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 46964.444444                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::system.cpu7.data 47648.590022                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 47648.590022                       # average overall mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu7.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu7.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu7.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu7.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu7.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu7.dcache.overall_avg_mshr_uncacheable_latency::system.cpu7.data          inf                       # average overall mshr uncacheable latency
system.cpu7.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.waiting_on_retry                36                       # Number of times sendTimingReq failed
system.cpu7.dcache.unaccounted_oskernel_rwmiss            0                       # oskernel rwmisses unaccounted b/c virt/phys addr differences
system.mem_ctrls.total_actEnergy                       -85963862476.800003
system.mem_ctrls.total_actEnergy                       166110729523.200012
system.pim_vault_ctrls.total_actEnergy                       0.000000
system.pim_vault_ctrls.total_actEnergy                       0.000000
system.mem_ctrls.total_preEnergy                       -57991494528.000000
system.mem_ctrls.total_preEnergy                       112058825472.000000
system.pim_vault_ctrls.total_preEnergy                       0.000000
system.pim_vault_ctrls.total_preEnergy                       0.000000
system.mem_ctrls.total_readEnergy                       -561944279769.599976
system.mem_ctrls.total_readEnergy                       1085790100262.400024
system.pim_vault_ctrls.total_readEnergy                       0.000000
system.pim_vault_ctrls.total_readEnergy                       0.000000
system.mem_ctrls.total_writeEnergy                       -567154897.920000
system.mem_ctrls.total_writeEnergy                       764470379.520000
system.pim_vault_ctrls.total_writeEnergy                       0.000000
system.pim_vault_ctrls.total_writeEnergy                       0.000000
system.mem_ctrls.total_refreshEnergy                       -17526140078653.468750
system.mem_ctrls.total_refreshEnergy                       26078967035043.828125
system.pim_vault_ctrls.total_refreshEnergy                       0.000000
system.pim_vault_ctrls.total_refreshEnergy                       0.000000
system.mem_ctrls.total_actBackEnergy                       -5688418825290.239258
system.mem_ctrls.total_actBackEnergy                       8730373619174.397461
system.pim_vault_ctrls.total_actBackEnergy                       0.000000
system.pim_vault_ctrls.total_actBackEnergy                       0.000000
system.mem_ctrls.total_preBackEnergy                       -56050193888640.000000
system.mem_ctrls.total_preBackEnergy                       83169595289088.000000
system.pim_vault_ctrls.total_preBackEnergy                       0.000000
system.pim_vault_ctrls.total_preBackEnergy                       0.000000
total_sim_seconds                       7.75723
system.cpu.totalNumCycles                       123344916081.000000
system.pim.totalNumCycles                       0.000000
system.cpu.totalIdleCycles                       62927162972.299438
system.pim.totalIdleCycles                       0.000000
system.cpu.int_instructions                       1233368503.000000
system.pim.int_instructions                       0.000000
system.cpu.fp_instructions                       401.000000
system.pim.fp_instructions                       0.000000
system.cpu.branch_instructions                       171132580.000000
system.pim.branch_instructions                       0.000000
system.cpu.load_instructions                       868037236.000000
system.pim.load_instructions                       0.000000
system.cpu.store_instructions                       189549452.000000
system.pim.store_instructions                       0.000000
system.cpu.committed_instructions                       1401603761.000000
system.pim.committed_instructions                       0.000000
system.cpu.int_regfile_reads                       2652028075.000000
system.pim.int_regfile_reads                       0.000000
system.cpu.int_regfile_writes                       873672612.000000
system.pim.int_regfile_writes                       0.000000
system.cpu.float_regfile_reads                       337.000000
system.pim.float_regfile_reads                       0.000000
system.cpu.float_regfile_writes                       64.000000
system.pim.float_regfile_writes                       0.000000
system.cpu.function_calls                       610752.000000
system.pim.function_calls                       0.000000
system.cpu.ialu_accesses                       1233368503.000000
system.pim.ialu_accesses                       0.000000
system.cpu.fpu_accesses                       401.000000
system.pim.fpu_accesses                       0.000000
system.cpu.itlb.total_accesses                       1401686195.000000
system.pim.itlb.total_accesses                       0.000000
system.cpu.itlb.total_misses                       16.000000
system.pim.itlb.total_misses                       0.000000
system.cpu.icache.read_accesses                       1401686179.000000
system.pim.icache.read_accesses                       0.000000
system.cpu.icache.read_misses                       174197.000000
system.pim.icache.read_misses                       0.000000
system.cpu.dcache.read_accesses                       867884021.000000
system.pim.dcache.read_accesses                       0.000000
system.cpu.dcache.write_accesses                       189469727.000000
system.pim.dcache.write_accesses                       0.000000
system.cpu.dtlb.total_accesses                       1222880348.000000
system.pim.dtlb.total_accesses                       0.000000
system.cpu.dtlb.total_misses                       165450460.000000
system.pim.dtlb.total_misses                       0.000000
system.cpu.dcache.read_misses                       189968584.000000
system.pim.dcache.read_misses                       0.000000
system.cpu.dcache.write_misses                       37763.000000
system.pim.dcache.write_misses                       0.000000
total_interconnect_accesses                       915062525
system.mem_ctrls.total_reads                       131216968.000000
system.pim_vault_ctrls.total_reads                       0.000000
system.mem_ctrls.total_writes                       80848.000000
system.pim_vault_ctrls.total_writes                       0.000000
system.mem_ctrls.activations                       132517966.000000
system.pim_vault_ctrls.activations                       0.000000
system.mem_ctrls.total_readRowHits                       916932957.000000
system.pim_vault_ctrls.total_readRowHits                       0.000000
system.mem_ctrls.total_writeRowHits                       395475.000000
system.pim_vault_ctrls.total_writeRowHits                       0.000000
system.smcxbar.reads_from_pim                       131199019.000000
                       0.000000
system.smcxbar.writes_to_pim                       1.000000
                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys0                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys1                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys2                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys3                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys4                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys5                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys6                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys7                       0.000000
