// Seed: 3516339672
`timescale 1 ps / 1ps
module module_0 (
    input logic id_0,
    output logic id_1,
    input id_2,
    input logic id_3,
    output logic id_4,
    output logic id_5,
    input logic id_6,
    output logic id_7,
    input logic id_8,
    input id_9,
    output id_10
);
  defparam id_11.id_12 = id_11;
  logic id_13;
  assign #id_14 id_4 = 1'b0;
  logic id_15;
  logic id_16;
endmodule
module module_1 (
    input id_0,
    input logic id_1,
    input id_2,
    input id_3
    , id_19,
    output id_4,
    inout id_5,
    input id_6,
    input id_7,
    output id_8,
    output logic id_9,
    output logic id_10,
    output id_11,
    input logic id_12,
    output id_13,
    input id_14,
    output logic id_15,
    input logic id_16,
    output logic id_17,
    output logic id_18
);
  logic id_20;
  type_32 id_21 (
      .id_0(id_1),
      .id_1(id_1),
      .id_2(1 == 1),
      .id_3(),
      .id_4(1),
      .id_5()
  );
  logic id_22 = 1'b0;
  always @(posedge id_19 or id_2) begin
    id_20 = 1;
  end
endmodule
