C:/Users/lenovo/Desktop/verilog_journey/parity_encoder/parity_encoder-data.v {1 {vlog -work work -stats=none C:/Users/lenovo/Desktop/verilog_journey/parity_encoder/parity_encoder-data.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module parity_encoder_data

Top level modules:
	parity_encoder_data

} {} {}} C:/Users/lenovo/Desktop/verilog_journey/parity_encoder/parity_encoder_gate.v {1 {vlog -work work -stats=none C:/Users/lenovo/Desktop/verilog_journey/parity_encoder/parity_encoder_gate.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module parity_encoder_gate

Top level modules:
	parity_encoder_gate

} {} {}}
