Analysis & Synthesis report for final_project
Fri Dec 15 14:02:44 2023
Quartus Prime Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |final_project_main|final_project_display:disp|final_project_main_control:cont|S
 11. User-Specified and Inferred Latches
 12. Registers Removed During Synthesis
 13. General Register Statistics
 14. Inverted Register Statistics
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Source assignments for sld_signaltap:auto_signaltap_0
 17. Parameter Settings for User Entity Instance: final_project_display:disp|final_project_vga_controller:vga
 18. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 19. Parameter Settings for Inferred Entity Instance: final_project_display:disp|final_project_points:pts|final_project_seven_seg:score_disp|lpm_divide:Mod0
 20. Parameter Settings for Inferred Entity Instance: final_project_display:disp|final_project_points:pts|final_project_seven_seg:score_disp|lpm_divide:Div0
 21. Parameter Settings for Inferred Entity Instance: final_project_display:disp|final_project_points:pts|final_project_seven_seg:score_disp|lpm_divide:Mod1
 22. Parameter Settings for Inferred Entity Instance: final_project_display:disp|final_project_points:pts|final_project_seven_seg:score_disp|lpm_divide:Div1
 23. Port Connectivity Checks: "final_project_display:disp|final_project_main_control:cont"
 24. SignalTap II Logic Analyzer Settings
 25. Post-Synthesis Netlist Statistics for Top Partition
 26. Elapsed Time Per Partition
 27. Connections to In-System Debugging Instance "auto_signaltap_0"
 28. Analysis & Synthesis Messages
 29. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2016  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri Dec 15 14:02:44 2023       ;
; Quartus Prime Version              ; 16.1.0 Build 196 10/24/2016 SJ Lite Edition ;
; Revision Name                      ; final_project                               ;
; Top-level Entity Name              ; final_project_main                          ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 1,341                                       ;
;     Total combinational functions  ; 1,090                                       ;
;     Dedicated logic registers      ; 697                                         ;
; Total registers                    ; 697                                         ;
; Total pins                         ; 74                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 65,536                                      ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                                      ; final_project_main ; final_project      ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; OpenCore Plus hardware evaluation                                          ; Enable             ; Enable             ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                         ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                               ; Library     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+-------------+
; final_project_main.v                                               ; yes             ; User Verilog HDL File                        ; C:/Users/oconno51/Downloads/Final_Project/Final_Project/final_project_main.v                                               ;             ;
; final_project_seven_seg.v                                          ; yes             ; User Verilog HDL File                        ; C:/Users/oconno51/Downloads/Final_Project/Final_Project/final_project_seven_seg.v                                          ;             ;
; final_project_vga_controller.v                                     ; yes             ; User Verilog HDL File                        ; C:/Users/oconno51/Downloads/Final_Project/Final_Project/final_project_vga_controller.v                                     ;             ;
; final_project_display.v                                            ; yes             ; User Verilog HDL File                        ; C:/Users/oconno51/Downloads/Final_Project/Final_Project/final_project_display.v                                            ;             ;
; final_project_points.v                                             ; yes             ; User Verilog HDL File                        ; C:/Users/oconno51/Downloads/Final_Project/Final_Project/final_project_points.v                                             ;             ;
; final_project_main_control.v                                       ; yes             ; User Verilog HDL File                        ; C:/Users/oconno51/Downloads/Final_Project/Final_Project/final_project_main_control.v                                       ;             ;
; final_project_seven_seg_disp.v                                     ; yes             ; Auto-Found Verilog HDL File                  ; C:/Users/oconno51/Downloads/Final_Project/Final_Project/final_project_seven_seg_disp.v                                     ;             ;
; sld_signaltap.vhd                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_signaltap.vhd                                                   ;             ;
; sld_signaltap_impl.vhd                                             ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                                              ;             ;
; sld_ela_control.vhd                                                ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_ela_control.vhd                                                 ;             ;
; lpm_shiftreg.tdf                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                                    ;             ;
; lpm_constant.inc                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_constant.inc                                                    ;             ;
; dffeea.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/dffeea.inc                                                          ;             ;
; aglobal161.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/aglobal161.inc                                                      ;             ;
; sld_mbpmg.vhd                                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_mbpmg.vhd                                                       ;             ;
; sld_ela_trigger_flow_mgr.vhd                                       ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                                        ;             ;
; sld_buffer_manager.vhd                                             ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd                                              ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf                                                      ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                               ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_mux.inc                                                         ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_decode.inc                                                      ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                       ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altrom.inc                                                          ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altram.inc                                                          ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altdpram.inc                                                        ;             ;
; db/altsyncram_i824.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/oconno51/Downloads/Final_Project/Final_Project/db/altsyncram_i824.tdf                                             ;             ;
; altdpram.tdf                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altdpram.tdf                                                        ;             ;
; memmodes.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/others/maxplus2/memmodes.inc                                                      ;             ;
; a_hdffe.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/a_hdffe.inc                                                         ;             ;
; alt_le_rden_reg.inc                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/alt_le_rden_reg.inc                                                 ;             ;
; altsyncram.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.inc                                                      ;             ;
; lpm_mux.tdf                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_mux.tdf                                                         ;             ;
; muxlut.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/muxlut.inc                                                          ;             ;
; bypassff.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/bypassff.inc                                                        ;             ;
; altshift.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altshift.inc                                                        ;             ;
; db/mux_vsc.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/Users/oconno51/Downloads/Final_Project/Final_Project/db/mux_vsc.tdf                                                     ;             ;
; lpm_decode.tdf                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_decode.tdf                                                      ;             ;
; declut.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/declut.inc                                                          ;             ;
; lpm_compare.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_compare.inc                                                     ;             ;
; db/decode_dvf.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/Users/oconno51/Downloads/Final_Project/Final_Project/db/decode_dvf.tdf                                                  ;             ;
; lpm_counter.tdf                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_counter.tdf                                                     ;             ;
; lpm_add_sub.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                                     ;             ;
; cmpconst.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/cmpconst.inc                                                        ;             ;
; lpm_counter.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_counter.inc                                                     ;             ;
; alt_counter_stratix.inc                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/alt_counter_stratix.inc                                             ;             ;
; db/cntr_vei.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/oconno51/Downloads/Final_Project/Final_Project/db/cntr_vei.tdf                                                    ;             ;
; db/cntr_o9j.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/oconno51/Downloads/Final_Project/Final_Project/db/cntr_o9j.tdf                                                    ;             ;
; db/cntr_igi.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/oconno51/Downloads/Final_Project/Final_Project/db/cntr_igi.tdf                                                    ;             ;
; db/cmpr_rgc.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/oconno51/Downloads/Final_Project/Final_Project/db/cmpr_rgc.tdf                                                    ;             ;
; db/cntr_23j.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/oconno51/Downloads/Final_Project/Final_Project/db/cntr_23j.tdf                                                    ;             ;
; db/cmpr_ngc.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/oconno51/Downloads/Final_Project/Final_Project/db/cmpr_ngc.tdf                                                    ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                      ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                       ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                   ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_hub.vhd                                                         ; altera_sld  ;
; db/ip/slde12e9b63/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/oconno51/Downloads/Final_Project/Final_Project/db/ip/slde12e9b63/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/slde12e9b63/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/oconno51/Downloads/Final_Project/Final_Project/db/ip/slde12e9b63/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/slde12e9b63/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/Users/oconno51/Downloads/Final_Project/Final_Project/db/ip/slde12e9b63/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/slde12e9b63/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/oconno51/Downloads/Final_Project/Final_Project/db/ip/slde12e9b63/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/slde12e9b63/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; C:/Users/oconno51/Downloads/Final_Project/Final_Project/db/ip/slde12e9b63/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/slde12e9b63/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/oconno51/Downloads/Final_Project/Final_Project/db/ip/slde12e9b63/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                    ;             ;
; lpm_divide.tdf                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_divide.tdf                                                      ;             ;
; abs_divider.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/abs_divider.inc                                                     ;             ;
; sign_div_unsign.inc                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sign_div_unsign.inc                                                 ;             ;
; db/lpm_divide_l9m.tdf                                              ; yes             ; Auto-Generated Megafunction                  ; C:/Users/oconno51/Downloads/Final_Project/Final_Project/db/lpm_divide_l9m.tdf                                              ;             ;
; db/sign_div_unsign_akh.tdf                                         ; yes             ; Auto-Generated Megafunction                  ; C:/Users/oconno51/Downloads/Final_Project/Final_Project/db/sign_div_unsign_akh.tdf                                         ;             ;
; db/alt_u_div_84f.tdf                                               ; yes             ; Auto-Generated Megafunction                  ; C:/Users/oconno51/Downloads/Final_Project/Final_Project/db/alt_u_div_84f.tdf                                               ;             ;
; db/add_sub_7pc.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/Users/oconno51/Downloads/Final_Project/Final_Project/db/add_sub_7pc.tdf                                                 ;             ;
; db/add_sub_8pc.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/Users/oconno51/Downloads/Final_Project/Final_Project/db/add_sub_8pc.tdf                                                 ;             ;
; db/lpm_divide_ihm.tdf                                              ; yes             ; Auto-Generated Megafunction                  ; C:/Users/oconno51/Downloads/Final_Project/Final_Project/db/lpm_divide_ihm.tdf                                              ;             ;
; db/lpm_divide_lhm.tdf                                              ; yes             ; Auto-Generated Megafunction                  ; C:/Users/oconno51/Downloads/Final_Project/Final_Project/db/lpm_divide_lhm.tdf                                              ;             ;
; db/sign_div_unsign_dkh.tdf                                         ; yes             ; Auto-Generated Megafunction                  ; C:/Users/oconno51/Downloads/Final_Project/Final_Project/db/sign_div_unsign_dkh.tdf                                         ;             ;
; db/alt_u_div_e4f.tdf                                               ; yes             ; Auto-Generated Megafunction                  ; C:/Users/oconno51/Downloads/Final_Project/Final_Project/db/alt_u_div_e4f.tdf                                               ;             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+-------------+


+------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                            ;
+---------------------------------------------+--------------------------+
; Resource                                    ; Usage                    ;
+---------------------------------------------+--------------------------+
; Estimated Total logic elements              ; 1,341                    ;
;                                             ;                          ;
; Total combinational functions               ; 1090                     ;
; Logic element usage by number of LUT inputs ;                          ;
;     -- 4 input functions                    ; 391                      ;
;     -- 3 input functions                    ; 251                      ;
;     -- <=2 input functions                  ; 448                      ;
;                                             ;                          ;
; Logic elements by mode                      ;                          ;
;     -- normal mode                          ; 729                      ;
;     -- arithmetic mode                      ; 361                      ;
;                                             ;                          ;
; Total registers                             ; 697                      ;
;     -- Dedicated logic registers            ; 697                      ;
;     -- I/O registers                        ; 0                        ;
;                                             ;                          ;
; I/O pins                                    ; 74                       ;
; Total memory bits                           ; 65536                    ;
;                                             ;                          ;
; Embedded Multiplier 9-bit elements          ; 0                        ;
;                                             ;                          ;
; Maximum fan-out node                        ; altera_internal_jtag~TDO ;
; Maximum fan-out                             ; 374                      ;
; Total fan-out                               ; 5781                     ;
; Average fan-out                             ; 2.96                     ;
+---------------------------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                            ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |final_project_main                                                                                                                     ; 1090 (1)            ; 697 (0)                   ; 65536       ; 0            ; 0       ; 0         ; 74   ; 0            ; |final_project_main                                                                                                                                                                                                                                                                                                                                            ; final_project_main                ; work         ;
;    |final_project_display:disp|                                                                                                         ; 564 (329)           ; 125 (92)                  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project_main|final_project_display:disp                                                                                                                                                                                                                                                                                                                 ; final_project_display             ; work         ;
;       |final_project_main_control:cont|                                                                                                 ; 7 (7)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project_main|final_project_display:disp|final_project_main_control:cont                                                                                                                                                                                                                                                                                 ; final_project_main_control        ; work         ;
;       |final_project_points:pts|                                                                                                        ; 199 (80)            ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project_main|final_project_display:disp|final_project_points:pts                                                                                                                                                                                                                                                                                        ; final_project_points              ; work         ;
;          |final_project_seven_seg:score_disp|                                                                                           ; 119 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project_main|final_project_display:disp|final_project_points:pts|final_project_seven_seg:score_disp                                                                                                                                                                                                                                                     ; final_project_seven_seg           ; work         ;
;             |final_project_seven_seg_disp:lsb|                                                                                          ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project_main|final_project_display:disp|final_project_points:pts|final_project_seven_seg:score_disp|final_project_seven_seg_disp:lsb                                                                                                                                                                                                                    ; final_project_seven_seg_disp      ; work         ;
;             |final_project_seven_seg_disp:mid_dig|                                                                                      ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project_main|final_project_display:disp|final_project_points:pts|final_project_seven_seg:score_disp|final_project_seven_seg_disp:mid_dig                                                                                                                                                                                                                ; final_project_seven_seg_disp      ; work         ;
;             |lpm_divide:Div0|                                                                                                           ; 43 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project_main|final_project_display:disp|final_project_points:pts|final_project_seven_seg:score_disp|lpm_divide:Div0                                                                                                                                                                                                                                     ; lpm_divide                        ; work         ;
;                |lpm_divide_ihm:auto_generated|                                                                                          ; 43 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project_main|final_project_display:disp|final_project_points:pts|final_project_seven_seg:score_disp|lpm_divide:Div0|lpm_divide_ihm:auto_generated                                                                                                                                                                                                       ; lpm_divide_ihm                    ; work         ;
;                   |sign_div_unsign_akh:divider|                                                                                         ; 43 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project_main|final_project_display:disp|final_project_points:pts|final_project_seven_seg:score_disp|lpm_divide:Div0|lpm_divide_ihm:auto_generated|sign_div_unsign_akh:divider                                                                                                                                                                           ; sign_div_unsign_akh               ; work         ;
;                      |alt_u_div_84f:divider|                                                                                            ; 43 (43)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project_main|final_project_display:disp|final_project_points:pts|final_project_seven_seg:score_disp|lpm_divide:Div0|lpm_divide_ihm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_84f:divider                                                                                                                                                     ; alt_u_div_84f                     ; work         ;
;             |lpm_divide:Div1|                                                                                                           ; 6 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project_main|final_project_display:disp|final_project_points:pts|final_project_seven_seg:score_disp|lpm_divide:Div1                                                                                                                                                                                                                                     ; lpm_divide                        ; work         ;
;                |lpm_divide_lhm:auto_generated|                                                                                          ; 6 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project_main|final_project_display:disp|final_project_points:pts|final_project_seven_seg:score_disp|lpm_divide:Div1|lpm_divide_lhm:auto_generated                                                                                                                                                                                                       ; lpm_divide_lhm                    ; work         ;
;                   |sign_div_unsign_dkh:divider|                                                                                         ; 6 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project_main|final_project_display:disp|final_project_points:pts|final_project_seven_seg:score_disp|lpm_divide:Div1|lpm_divide_lhm:auto_generated|sign_div_unsign_dkh:divider                                                                                                                                                                           ; sign_div_unsign_dkh               ; work         ;
;                      |alt_u_div_e4f:divider|                                                                                            ; 6 (6)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project_main|final_project_display:disp|final_project_points:pts|final_project_seven_seg:score_disp|lpm_divide:Div1|lpm_divide_lhm:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_e4f:divider                                                                                                                                                     ; alt_u_div_e4f                     ; work         ;
;             |lpm_divide:Mod0|                                                                                                           ; 46 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project_main|final_project_display:disp|final_project_points:pts|final_project_seven_seg:score_disp|lpm_divide:Mod0                                                                                                                                                                                                                                     ; lpm_divide                        ; work         ;
;                |lpm_divide_l9m:auto_generated|                                                                                          ; 46 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project_main|final_project_display:disp|final_project_points:pts|final_project_seven_seg:score_disp|lpm_divide:Mod0|lpm_divide_l9m:auto_generated                                                                                                                                                                                                       ; lpm_divide_l9m                    ; work         ;
;                   |sign_div_unsign_akh:divider|                                                                                         ; 46 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project_main|final_project_display:disp|final_project_points:pts|final_project_seven_seg:score_disp|lpm_divide:Mod0|lpm_divide_l9m:auto_generated|sign_div_unsign_akh:divider                                                                                                                                                                           ; sign_div_unsign_akh               ; work         ;
;                      |alt_u_div_84f:divider|                                                                                            ; 46 (46)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project_main|final_project_display:disp|final_project_points:pts|final_project_seven_seg:score_disp|lpm_divide:Mod0|lpm_divide_l9m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_84f:divider                                                                                                                                                     ; alt_u_div_84f                     ; work         ;
;             |lpm_divide:Mod1|                                                                                                           ; 10 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project_main|final_project_display:disp|final_project_points:pts|final_project_seven_seg:score_disp|lpm_divide:Mod1                                                                                                                                                                                                                                     ; lpm_divide                        ; work         ;
;                |lpm_divide_l9m:auto_generated|                                                                                          ; 10 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project_main|final_project_display:disp|final_project_points:pts|final_project_seven_seg:score_disp|lpm_divide:Mod1|lpm_divide_l9m:auto_generated                                                                                                                                                                                                       ; lpm_divide_l9m                    ; work         ;
;                   |sign_div_unsign_akh:divider|                                                                                         ; 10 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project_main|final_project_display:disp|final_project_points:pts|final_project_seven_seg:score_disp|lpm_divide:Mod1|lpm_divide_l9m:auto_generated|sign_div_unsign_akh:divider                                                                                                                                                                           ; sign_div_unsign_akh               ; work         ;
;                      |alt_u_div_84f:divider|                                                                                            ; 10 (10)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project_main|final_project_display:disp|final_project_points:pts|final_project_seven_seg:score_disp|lpm_divide:Mod1|lpm_divide_l9m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_84f:divider                                                                                                                                                     ; alt_u_div_84f                     ; work         ;
;       |final_project_vga_controller:vga|                                                                                                ; 29 (29)             ; 21 (21)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project_main|final_project_display:disp|final_project_vga_controller:vga                                                                                                                                                                                                                                                                                ; final_project_vga_controller      ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 127 (1)             ; 91 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project_main|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 126 (0)             ; 91 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project_main|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 126 (0)             ; 91 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project_main|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 126 (1)             ; 91 (5)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project_main|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 125 (0)             ; 86 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project_main|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 125 (86)            ; 86 (58)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project_main|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 21 (21)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project_main|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project_main|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 398 (2)             ; 481 (16)                  ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project_main|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                             ; sld_signaltap                     ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 396 (0)             ; 465 (0)                   ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project_main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                       ; sld_signaltap_impl                ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 396 (88)            ; 465 (118)                 ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project_main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                ; sld_signaltap_implb               ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 29 (0)              ; 82 (82)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project_main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                 ; altdpram                          ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project_main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                             ; lpm_decode                        ; work         ;
;                   |decode_dvf:auto_generated|                                                                                           ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project_main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated                                                                                                                   ; decode_dvf                        ; work         ;
;                |lpm_mux:mux|                                                                                                            ; 27 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project_main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                                     ; lpm_mux                           ; work         ;
;                   |mux_vsc:auto_generated|                                                                                              ; 27 (27)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project_main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_vsc:auto_generated                                                                                                                              ; mux_vsc                           ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0 (0)               ; 0 (0)                     ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project_main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                ; altsyncram                        ; work         ;
;                |altsyncram_i824:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project_main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i824:auto_generated                                                                                                                                                 ; altsyncram_i824                   ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)               ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project_main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                 ; lpm_shiftreg                      ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)             ; 17 (17)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project_main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                   ; lpm_shiftreg                      ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 14 (14)             ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project_main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                        ; serial_crc_16                     ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 101 (101)           ; 74 (74)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project_main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                     ; sld_buffer_manager                ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 20 (1)              ; 56 (1)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project_main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                    ; sld_ela_control                   ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project_main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                            ; lpm_shiftreg                      ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 16 (0)              ; 40 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project_main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                             ; sld_ela_basic_multi_level_trigger ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 0 (0)               ; 24 (24)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project_main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                  ; lpm_shiftreg                      ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 16 (0)              ; 16 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project_main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                              ; sld_mbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project_main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project_main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project_main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project_main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project_main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project_main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project_main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project_main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1        ; sld_sbpmg                         ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 3 (3)               ; 11 (1)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project_main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                      ; sld_ela_trigger_flow_mgr          ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0 (0)               ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project_main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                              ; lpm_shiftreg                      ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 97 (9)              ; 84 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project_main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                               ; sld_offload_buffer_mgr            ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 3 (0)               ; 3 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project_main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                     ; lpm_counter                       ; work         ;
;                   |cntr_vei:auto_generated|                                                                                             ; 3 (3)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project_main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_vei:auto_generated                                                             ; cntr_vei                          ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 13 (0)              ; 13 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project_main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                              ; lpm_counter                       ; work         ;
;                   |cntr_o9j:auto_generated|                                                                                             ; 13 (13)             ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project_main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated                                                                                      ; cntr_o9j                          ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 7 (0)               ; 5 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project_main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                    ; lpm_counter                       ; work         ;
;                   |cntr_igi:auto_generated|                                                                                             ; 7 (7)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project_main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_igi:auto_generated                                                                            ; cntr_igi                          ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project_main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                       ; lpm_counter                       ; work         ;
;                   |cntr_23j:auto_generated|                                                                                             ; 3 (3)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project_main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated                                                                               ; cntr_23j                          ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 27 (27)             ; 27 (27)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project_main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                              ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 8 (8)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project_main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                               ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 27 (27)             ; 27 (27)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project_main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                            ; lpm_shiftreg                      ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 30 (30)             ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project_main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                          ; sld_rom_sr                        ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                           ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i824:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 8192         ; 8            ; 8192         ; 8            ; 65536 ; None ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                     ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                         ; IP Include File ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |final_project_main|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |final_project_main|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |final_project_main|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |final_project_main|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |final_project_main|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------+
; State Machine - |final_project_main|final_project_display:disp|final_project_main_control:cont|S ;
+----------+---------+--------+--------+--------+--------------------------------------------------+
; Name     ; S.ERASE ; S.PLAY ; S.DRAW ; S.IDLE ; S.UPDATE                                         ;
+----------+---------+--------+--------+--------+--------------------------------------------------+
; S.IDLE   ; 0       ; 0      ; 0      ; 0      ; 0                                                ;
; S.DRAW   ; 0       ; 0      ; 1      ; 1      ; 0                                                ;
; S.PLAY   ; 0       ; 1      ; 0      ; 1      ; 0                                                ;
; S.ERASE  ; 1       ; 0      ; 0      ; 1      ; 0                                                ;
; S.UPDATE ; 0       ; 0      ; 0      ; 1      ; 1                                                ;
+----------+---------+--------+--------+--------+--------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                              ;
+-----------------------------------------------------+-----------------------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal               ; Free of Timing Hazards ;
+-----------------------------------------------------+-----------------------------------+------------------------+
; final_project_display:disp|red[0]                   ; final_project_display:disp|red[7] ; yes                    ;
; final_project_display:disp|red[1]                   ; final_project_display:disp|red[7] ; yes                    ;
; final_project_display:disp|red[2]                   ; final_project_display:disp|red[7] ; yes                    ;
; final_project_display:disp|red[3]                   ; final_project_display:disp|red[7] ; yes                    ;
; final_project_display:disp|red[4]                   ; final_project_display:disp|red[7] ; yes                    ;
; final_project_display:disp|red[5]                   ; final_project_display:disp|red[7] ; yes                    ;
; final_project_display:disp|red[6]                   ; final_project_display:disp|red[7] ; yes                    ;
; final_project_display:disp|red[7]                   ; final_project_display:disp|red[7] ; yes                    ;
; final_project_display:disp|green[0]                 ; final_project_display:disp|red[7] ; yes                    ;
; final_project_display:disp|green[1]                 ; final_project_display:disp|red[7] ; yes                    ;
; final_project_display:disp|green[2]                 ; final_project_display:disp|red[7] ; yes                    ;
; final_project_display:disp|green[3]                 ; final_project_display:disp|red[7] ; yes                    ;
; final_project_display:disp|green[4]                 ; final_project_display:disp|red[7] ; yes                    ;
; final_project_display:disp|green[5]                 ; final_project_display:disp|red[7] ; yes                    ;
; final_project_display:disp|green[6]                 ; final_project_display:disp|red[7] ; yes                    ;
; final_project_display:disp|green[7]                 ; final_project_display:disp|red[7] ; yes                    ;
; final_project_display:disp|blue[0]                  ; final_project_display:disp|red[7] ; yes                    ;
; final_project_display:disp|blue[1]                  ; final_project_display:disp|red[7] ; yes                    ;
; final_project_display:disp|blue[2]                  ; final_project_display:disp|red[7] ; yes                    ;
; final_project_display:disp|blue[3]                  ; final_project_display:disp|red[7] ; yes                    ;
; final_project_display:disp|blue[4]                  ; final_project_display:disp|red[7] ; yes                    ;
; final_project_display:disp|blue[5]                  ; final_project_display:disp|red[7] ; yes                    ;
; final_project_display:disp|blue[6]                  ; final_project_display:disp|red[7] ; yes                    ;
; final_project_display:disp|blue[7]                  ; final_project_display:disp|red[7] ; yes                    ;
; Number of user-specified and inferred latches = 24  ;                                   ;                        ;
+-----------------------------------------------------+-----------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+---------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                      ;
+----------------------------------------------------------------+----------------------------------------+
; Register name                                                  ; Reason for Removal                     ;
+----------------------------------------------------------------+----------------------------------------+
; final_project_display:disp|o_y3[0]                             ; Stuck at GND due to stuck port data_in ;
; final_project_display:disp|o_y2[0]                             ; Stuck at GND due to stuck port data_in ;
; final_project_display:disp|o_y1[0]                             ; Stuck at GND due to stuck port data_in ;
; final_project_display:disp|final_project_main_control:cont|S~4 ; Lost fanout                            ;
; final_project_display:disp|final_project_main_control:cont|S~5 ; Lost fanout                            ;
; Total Number of Removed Registers = 5                          ;                                        ;
+----------------------------------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 697   ;
; Number of registers using Synchronous Clear  ; 75    ;
; Number of registers using Synchronous Load   ; 86    ;
; Number of registers using Asynchronous Clear ; 240   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 414   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; final_project_display:disp|flag1                                                                                                                                                                                                                                                                                                ; 4       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[11]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[12]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[13]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                   ; 1       ;
; Total number of inverted registers = 17                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------+
; 4:1                ; 64 bits   ; 128 LEs       ; 128 LEs              ; 0 LEs                  ; Yes        ; |final_project_main|final_project_display:disp|counter[27]                       ;
; 5:1                ; 7 bits    ; 21 LEs        ; 7 LEs                ; 14 LEs                 ; Yes        ; |final_project_main|final_project_display:disp|final_project_points:pts|score[6] ;
; 5:1                ; 9 bits    ; 27 LEs        ; 9 LEs                ; 18 LEs                 ; Yes        ; |final_project_main|final_project_display:disp|o_y1[8]                           ;
; 5:1                ; 9 bits    ; 27 LEs        ; 9 LEs                ; 18 LEs                 ; Yes        ; |final_project_main|final_project_display:disp|o_y2[9]                           ;
; 5:1                ; 9 bits    ; 27 LEs        ; 9 LEs                ; 18 LEs                 ; Yes        ; |final_project_main|final_project_display:disp|o_y3[2]                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_display:disp|final_project_vga_controller:vga ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; h_front_porch  ; 16    ; Signed Integer                                                                  ;
; h_sync_pulse   ; 96    ; Signed Integer                                                                  ;
; h_back_porch   ; 48    ; Signed Integer                                                                  ;
; h_total_pixels ; 800   ; Signed Integer                                                                  ;
; v_front_porch  ; 10    ; Signed Integer                                                                  ;
; v_sync_pulse   ; 2     ; Signed Integer                                                                  ;
; v_back_porch   ; 33    ; Signed Integer                                                                  ;
; v_total_lines  ; 525   ; Signed Integer                                                                  ;
; empty_space    ; 80    ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                        ;
+-------------------------------------------------+-----------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                               ; Type           ;
+-------------------------------------------------+-----------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                       ; String         ;
; sld_node_info                                   ; 805334528                                           ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                     ; String         ;
; SLD_IP_VERSION                                  ; 6                                                   ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                   ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                   ; Signed Integer ;
; sld_data_bits                                   ; 8                                                   ; Untyped        ;
; sld_trigger_bits                                ; 8                                                   ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                  ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                               ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                               ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                   ; Untyped        ;
; sld_sample_depth                                ; 8192                                                ; Untyped        ;
; sld_segment_size                                ; 8192                                                ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                ; Untyped        ;
; sld_state_bits                                  ; 11                                                  ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                   ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                   ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                   ; Signed Integer ;
; sld_trigger_level                               ; 1                                                   ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                   ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                   ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                   ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                   ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                   ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                            ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                   ; Untyped        ;
; sld_trigger_pipeline                            ; 0                                                   ; Untyped        ;
; sld_ram_pipeline                                ; 0                                                   ; Untyped        ;
; sld_counter_pipeline                            ; 0                                                   ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                   ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                ; String         ;
; sld_inversion_mask_length                       ; 51                                                  ; Untyped        ;
; sld_inversion_mask                              ; 000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                   ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                           ; String         ;
; sld_state_flow_use_generated                    ; 0                                                   ; Untyped        ;
; sld_current_resource_width                      ; 1                                                   ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                 ; Untyped        ;
; sld_storage_qualifier_bits                      ; 8                                                   ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                   ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                 ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                   ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                   ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                               ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                   ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                                   ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                                   ; Signed Integer ;
+-------------------------------------------------+-----------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: final_project_display:disp|final_project_points:pts|final_project_seven_seg:score_disp|lpm_divide:Mod0 ;
+------------------------+----------------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                                                          ;
+------------------------+----------------+---------------------------------------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 7              ; Untyped                                                                                                       ;
; LPM_WIDTHD             ; 4              ; Untyped                                                                                                       ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                                       ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                                       ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                                                       ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                                                       ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                                                       ;
; CBXI_PARAMETER         ; lpm_divide_l9m ; Untyped                                                                                                       ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                                                       ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                                                       ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                                                    ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                                                  ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                                                  ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                                                ;
+------------------------+----------------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: final_project_display:disp|final_project_points:pts|final_project_seven_seg:score_disp|lpm_divide:Div0 ;
+------------------------+----------------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                                                          ;
+------------------------+----------------+---------------------------------------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 7              ; Untyped                                                                                                       ;
; LPM_WIDTHD             ; 4              ; Untyped                                                                                                       ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                                       ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                                       ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                                                       ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                                                       ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                                                       ;
; CBXI_PARAMETER         ; lpm_divide_ihm ; Untyped                                                                                                       ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                                                       ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                                                       ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                                                    ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                                                  ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                                                  ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                                                ;
+------------------------+----------------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: final_project_display:disp|final_project_points:pts|final_project_seven_seg:score_disp|lpm_divide:Mod1 ;
+------------------------+----------------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                                                          ;
+------------------------+----------------+---------------------------------------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 7              ; Untyped                                                                                                       ;
; LPM_WIDTHD             ; 4              ; Untyped                                                                                                       ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                                       ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                                       ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                                                       ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                                                       ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                                                       ;
; CBXI_PARAMETER         ; lpm_divide_l9m ; Untyped                                                                                                       ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                                                       ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                                                       ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                                                    ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                                                  ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                                                  ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                                                ;
+------------------------+----------------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: final_project_display:disp|final_project_points:pts|final_project_seven_seg:score_disp|lpm_divide:Div1 ;
+------------------------+----------------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                                                          ;
+------------------------+----------------+---------------------------------------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 7              ; Untyped                                                                                                       ;
; LPM_WIDTHD             ; 7              ; Untyped                                                                                                       ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                                       ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                                       ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                                                       ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                                                       ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                                                       ;
; CBXI_PARAMETER         ; lpm_divide_lhm ; Untyped                                                                                                       ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                                                       ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                                                       ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                                                    ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                                                  ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                                                  ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                                                ;
+------------------------+----------------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_display:disp|final_project_main_control:cont"                            ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; en_draw ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SignalTap II Logic Analyzer Settings                                                                                                                                                                                                                                    ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 8                   ; 8                ; 8192         ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 74                          ;
; cycloneiii_ff         ; 125                         ;
;     CLR               ; 5                           ;
;     CLR SCLR          ; 10                          ;
;     ENA               ; 9                           ;
;     ENA CLR SCLR      ; 10                          ;
;     ENA SCLR          ; 7                           ;
;     ENA SLD           ; 18                          ;
;     plain             ; 66                          ;
; cycloneiii_lcell_comb ; 570                         ;
;     arith             ; 265                         ;
;         1 data inputs ; 1                           ;
;         2 data inputs ; 192                         ;
;         3 data inputs ; 72                          ;
;     normal            ; 305                         ;
;         0 data inputs ; 21                          ;
;         1 data inputs ; 11                          ;
;         2 data inputs ; 58                          ;
;         3 data inputs ; 18                          ;
;         4 data inputs ; 197                         ;
;                       ;                             ;
; Max LUT depth         ; 12.50                       ;
; Average LUT depth     ; 6.53                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                                      ;
+---------------------------------------------------------------------+--------------+-----------+--------------------------------+-------------------+---------------------------------------------------------------------+---------+
; Name                                                                ; Type         ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                                                   ; Details ;
+---------------------------------------------------------------------+--------------+-----------+--------------------------------+-------------------+---------------------------------------------------------------------+---------+
; CLOCK_50                                                            ; post-fitting ; connected ; Top                            ; post-synthesis    ; CLOCK_50                                                            ; N/A     ;
; SW[0]~input                                                         ; post-fitting ; connected ; Top                            ; post-synthesis    ; SW[0]                                                               ; N/A     ;
; SW[0]~input                                                         ; post-fitting ; connected ; Top                            ; post-synthesis    ; SW[0]                                                               ; N/A     ;
; SW[1]~input                                                         ; post-fitting ; connected ; Top                            ; post-synthesis    ; SW[1]                                                               ; N/A     ;
; SW[1]~input                                                         ; post-fitting ; connected ; Top                            ; post-synthesis    ; SW[1]                                                               ; N/A     ;
; SW[2]~input                                                         ; post-fitting ; connected ; Top                            ; post-synthesis    ; SW[2]                                                               ; N/A     ;
; SW[2]~input                                                         ; post-fitting ; connected ; Top                            ; post-synthesis    ; SW[2]                                                               ; N/A     ;
; auto_signaltap_0|gnd                                                ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                 ; N/A     ;
; auto_signaltap_0|gnd                                                ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                 ; N/A     ;
; auto_signaltap_0|gnd                                                ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                 ; N/A     ;
; auto_signaltap_0|gnd                                                ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                 ; N/A     ;
; auto_signaltap_0|gnd                                                ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                 ; N/A     ;
; auto_signaltap_0|gnd                                                ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                 ; N/A     ;
; auto_signaltap_0|gnd                                                ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                 ; N/A     ;
; auto_signaltap_0|gnd                                                ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                 ; N/A     ;
; auto_signaltap_0|gnd                                                ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                 ; N/A     ;
; auto_signaltap_0|gnd                                                ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                 ; N/A     ;
; auto_signaltap_0|gnd                                                ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                 ; N/A     ;
; auto_signaltap_0|gnd                                                ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                 ; N/A     ;
; auto_signaltap_0|gnd                                                ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                 ; N/A     ;
; auto_signaltap_0|gnd                                                ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                 ; N/A     ;
; auto_signaltap_0|gnd                                                ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                 ; N/A     ;
; auto_signaltap_0|gnd                                                ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                 ; N/A     ;
; auto_signaltap_0|vcc                                                ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                 ; N/A     ;
; auto_signaltap_0|vcc                                                ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                 ; N/A     ;
; auto_signaltap_0|vcc                                                ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                 ; N/A     ;
; auto_signaltap_0|vcc                                                ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                 ; N/A     ;
; auto_signaltap_0|vcc                                                ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                 ; N/A     ;
; auto_signaltap_0|vcc                                                ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                 ; N/A     ;
; auto_signaltap_0|vcc                                                ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                 ; N/A     ;
; auto_signaltap_0|vcc                                                ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                 ; N/A     ;
; auto_signaltap_0|vcc                                                ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                 ; N/A     ;
; auto_signaltap_0|vcc                                                ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                 ; N/A     ;
; auto_signaltap_0|vcc                                                ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                 ; N/A     ;
; auto_signaltap_0|vcc                                                ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                 ; N/A     ;
; auto_signaltap_0|vcc                                                ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                 ; N/A     ;
; auto_signaltap_0|vcc                                                ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                 ; N/A     ;
; auto_signaltap_0|vcc                                                ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                 ; N/A     ;
; auto_signaltap_0|vcc                                                ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                 ; N/A     ;
; final_project_display:disp|final_project_main_control:cont|S.DRAW   ; post-fitting ; connected ; Top                            ; post-synthesis    ; final_project_display:disp|final_project_main_control:cont|S.DRAW   ; N/A     ;
; final_project_display:disp|final_project_main_control:cont|S.DRAW   ; post-fitting ; connected ; Top                            ; post-synthesis    ; final_project_display:disp|final_project_main_control:cont|S.DRAW   ; N/A     ;
; final_project_display:disp|final_project_main_control:cont|S.ERASE  ; post-fitting ; connected ; Top                            ; post-synthesis    ; final_project_display:disp|final_project_main_control:cont|S.ERASE  ; N/A     ;
; final_project_display:disp|final_project_main_control:cont|S.ERASE  ; post-fitting ; connected ; Top                            ; post-synthesis    ; final_project_display:disp|final_project_main_control:cont|S.ERASE  ; N/A     ;
; final_project_display:disp|final_project_main_control:cont|S.IDLE   ; post-fitting ; connected ; Top                            ; post-synthesis    ; final_project_display:disp|final_project_main_control:cont|S.IDLE   ; N/A     ;
; final_project_display:disp|final_project_main_control:cont|S.IDLE   ; post-fitting ; connected ; Top                            ; post-synthesis    ; final_project_display:disp|final_project_main_control:cont|S.IDLE   ; N/A     ;
; final_project_display:disp|final_project_main_control:cont|S.PLAY   ; post-fitting ; connected ; Top                            ; post-synthesis    ; final_project_display:disp|final_project_main_control:cont|S.PLAY   ; N/A     ;
; final_project_display:disp|final_project_main_control:cont|S.PLAY   ; post-fitting ; connected ; Top                            ; post-synthesis    ; final_project_display:disp|final_project_main_control:cont|S.PLAY   ; N/A     ;
; final_project_display:disp|final_project_main_control:cont|S.UPDATE ; post-fitting ; connected ; Top                            ; post-synthesis    ; final_project_display:disp|final_project_main_control:cont|S.UPDATE ; N/A     ;
; final_project_display:disp|final_project_main_control:cont|S.UPDATE ; post-fitting ; connected ; Top                            ; post-synthesis    ; final_project_display:disp|final_project_main_control:cont|S.UPDATE ; N/A     ;
+---------------------------------------------------------------------+--------------+-----------+--------------------------------+-------------------+---------------------------------------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition
    Info: Processing started: Fri Dec 15 14:02:20 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off final_project -c final_project
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file final_project_main.v
    Info (12023): Found entity 1: final_project_main File: C:/Users/oconno51/Downloads/Final_Project/Final_Project/final_project_main.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file final_project_datapath.v
    Info (12023): Found entity 1: final_project_datapath File: C:/Users/oconno51/Downloads/Final_Project/Final_Project/final_project_datapath.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file final_project_draw.v
    Info (12023): Found entity 1: final_project_draw File: C:/Users/oconno51/Downloads/Final_Project/Final_Project/final_project_draw.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file final_project_delay_count.v
    Info (12023): Found entity 1: final_project_delay_count File: C:/Users/oconno51/Downloads/Final_Project/Final_Project/final_project_delay_count.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file final_project_frame_count.v
    Info (12023): Found entity 1: final_project_frame_count File: C:/Users/oconno51/Downloads/Final_Project/Final_Project/final_project_frame_count.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file final_project_y_count.v
    Info (12023): Found entity 1: final_project_y_count File: C:/Users/oconno51/Downloads/Final_Project/Final_Project/final_project_y_count.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file final_project_control.v
    Info (12023): Found entity 1: final_project_control File: C:/Users/oconno51/Downloads/Final_Project/Final_Project/final_project_control.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file final_project_seven_seg.v
    Info (12023): Found entity 1: final_project_seven_seg File: C:/Users/oconno51/Downloads/Final_Project/Final_Project/final_project_seven_seg.v Line: 1
Warning (12019): Can't analyze file -- file final_project_vga_adapter.v is missing
Warning (12019): Can't analyze file -- file final_project_vga_address_translator.v is missing
Info (12021): Found 1 design units, including 1 entities, in source file final_project_vga_controller.v
    Info (12023): Found entity 1: final_project_vga_controller File: C:/Users/oconno51/Downloads/Final_Project/Final_Project/final_project_vga_controller.v Line: 1
Warning (12019): Can't analyze file -- file final_project_pll.v is missing
Warning (12019): Can't analyze file -- file final_project_vga_pll.v is missing
Warning (12019): Can't analyze file -- file vga_lead.v is missing
Warning (12019): Can't analyze file -- file vga_driver.v is missing
Warning (12019): Can't analyze file -- file output_files/final_project_draw_select.v is missing
Warning (12019): Can't analyze file -- file final_project_draw_select.v is missing
Warning (12019): Can't analyze file -- file final_project_draw_node.v is missing
Warning (12019): Can't analyze file -- file output_files/final_project_rand_fib.v is missing
Warning (12019): Can't analyze file -- file output_files/final_project_vga_controller.v is missing
Warning (10229): Verilog HDL Expression warning at final_project_display.v(130): truncated literal to match 1 bits File: C:/Users/oconno51/Downloads/Final_Project/Final_Project/final_project_display.v Line: 130
Warning (10229): Verilog HDL Expression warning at final_project_display.v(133): truncated literal to match 1 bits File: C:/Users/oconno51/Downloads/Final_Project/Final_Project/final_project_display.v Line: 133
Warning (10229): Verilog HDL Expression warning at final_project_display.v(138): truncated literal to match 1 bits File: C:/Users/oconno51/Downloads/Final_Project/Final_Project/final_project_display.v Line: 138
Warning (10229): Verilog HDL Expression warning at final_project_display.v(142): truncated literal to match 1 bits File: C:/Users/oconno51/Downloads/Final_Project/Final_Project/final_project_display.v Line: 142
Info (12021): Found 1 design units, including 1 entities, in source file final_project_display.v
    Info (12023): Found entity 1: final_project_display File: C:/Users/oconno51/Downloads/Final_Project/Final_Project/final_project_display.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file final_project_points.v
    Info (12023): Found entity 1: final_project_points File: C:/Users/oconno51/Downloads/Final_Project/Final_Project/final_project_points.v Line: 1
Warning (12019): Can't analyze file -- file output_files/final_project_seven_seg_disp.v is missing
Info (12021): Found 1 design units, including 1 entities, in source file final_project_main_control.v
    Info (12023): Found entity 1: final_project_main_control File: C:/Users/oconno51/Downloads/Final_Project/Final_Project/final_project_main_control.v Line: 1
Info (12127): Elaborating entity "final_project_main" for the top level hierarchy
Warning (10034): Output port "LEDR[9..4]" at final_project_main.v(9) has no driver File: C:/Users/oconno51/Downloads/Final_Project/Final_Project/final_project_main.v Line: 9
Warning (10034): Output port "VGA_BLANK_N" at final_project_main.v(15) has no driver File: C:/Users/oconno51/Downloads/Final_Project/Final_Project/final_project_main.v Line: 15
Info (12128): Elaborating entity "final_project_display" for hierarchy "final_project_display:disp" File: C:/Users/oconno51/Downloads/Final_Project/Final_Project/final_project_main.v Line: 39
Warning (10240): Verilog HDL Always Construct warning at final_project_display.v(43): inferring latch(es) for variable "red", which holds its previous value in one or more paths through the always construct File: C:/Users/oconno51/Downloads/Final_Project/Final_Project/final_project_display.v Line: 43
Warning (10240): Verilog HDL Always Construct warning at final_project_display.v(43): inferring latch(es) for variable "green", which holds its previous value in one or more paths through the always construct File: C:/Users/oconno51/Downloads/Final_Project/Final_Project/final_project_display.v Line: 43
Warning (10240): Verilog HDL Always Construct warning at final_project_display.v(43): inferring latch(es) for variable "blue", which holds its previous value in one or more paths through the always construct File: C:/Users/oconno51/Downloads/Final_Project/Final_Project/final_project_display.v Line: 43
Warning (10230): Verilog HDL assignment warning at final_project_display.v(128): truncated value with size 32 to match size of target (10) File: C:/Users/oconno51/Downloads/Final_Project/Final_Project/final_project_display.v Line: 128
Warning (10230): Verilog HDL assignment warning at final_project_display.v(131): truncated value with size 32 to match size of target (10) File: C:/Users/oconno51/Downloads/Final_Project/Final_Project/final_project_display.v Line: 131
Warning (10230): Verilog HDL assignment warning at final_project_display.v(134): truncated value with size 32 to match size of target (10) File: C:/Users/oconno51/Downloads/Final_Project/Final_Project/final_project_display.v Line: 134
Info (10041): Inferred latch for "blue[0]" at final_project_display.v(112) File: C:/Users/oconno51/Downloads/Final_Project/Final_Project/final_project_display.v Line: 112
Info (10041): Inferred latch for "blue[1]" at final_project_display.v(112) File: C:/Users/oconno51/Downloads/Final_Project/Final_Project/final_project_display.v Line: 112
Info (10041): Inferred latch for "blue[2]" at final_project_display.v(112) File: C:/Users/oconno51/Downloads/Final_Project/Final_Project/final_project_display.v Line: 112
Info (10041): Inferred latch for "blue[3]" at final_project_display.v(112) File: C:/Users/oconno51/Downloads/Final_Project/Final_Project/final_project_display.v Line: 112
Info (10041): Inferred latch for "blue[4]" at final_project_display.v(112) File: C:/Users/oconno51/Downloads/Final_Project/Final_Project/final_project_display.v Line: 112
Info (10041): Inferred latch for "blue[5]" at final_project_display.v(112) File: C:/Users/oconno51/Downloads/Final_Project/Final_Project/final_project_display.v Line: 112
Info (10041): Inferred latch for "blue[6]" at final_project_display.v(112) File: C:/Users/oconno51/Downloads/Final_Project/Final_Project/final_project_display.v Line: 112
Info (10041): Inferred latch for "blue[7]" at final_project_display.v(112) File: C:/Users/oconno51/Downloads/Final_Project/Final_Project/final_project_display.v Line: 112
Info (10041): Inferred latch for "green[0]" at final_project_display.v(112) File: C:/Users/oconno51/Downloads/Final_Project/Final_Project/final_project_display.v Line: 112
Info (10041): Inferred latch for "green[1]" at final_project_display.v(112) File: C:/Users/oconno51/Downloads/Final_Project/Final_Project/final_project_display.v Line: 112
Info (10041): Inferred latch for "green[2]" at final_project_display.v(112) File: C:/Users/oconno51/Downloads/Final_Project/Final_Project/final_project_display.v Line: 112
Info (10041): Inferred latch for "green[3]" at final_project_display.v(112) File: C:/Users/oconno51/Downloads/Final_Project/Final_Project/final_project_display.v Line: 112
Info (10041): Inferred latch for "green[4]" at final_project_display.v(112) File: C:/Users/oconno51/Downloads/Final_Project/Final_Project/final_project_display.v Line: 112
Info (10041): Inferred latch for "green[5]" at final_project_display.v(112) File: C:/Users/oconno51/Downloads/Final_Project/Final_Project/final_project_display.v Line: 112
Info (10041): Inferred latch for "green[6]" at final_project_display.v(112) File: C:/Users/oconno51/Downloads/Final_Project/Final_Project/final_project_display.v Line: 112
Info (10041): Inferred latch for "green[7]" at final_project_display.v(112) File: C:/Users/oconno51/Downloads/Final_Project/Final_Project/final_project_display.v Line: 112
Info (10041): Inferred latch for "red[0]" at final_project_display.v(112) File: C:/Users/oconno51/Downloads/Final_Project/Final_Project/final_project_display.v Line: 112
Info (10041): Inferred latch for "red[1]" at final_project_display.v(112) File: C:/Users/oconno51/Downloads/Final_Project/Final_Project/final_project_display.v Line: 112
Info (10041): Inferred latch for "red[2]" at final_project_display.v(112) File: C:/Users/oconno51/Downloads/Final_Project/Final_Project/final_project_display.v Line: 112
Info (10041): Inferred latch for "red[3]" at final_project_display.v(112) File: C:/Users/oconno51/Downloads/Final_Project/Final_Project/final_project_display.v Line: 112
Info (10041): Inferred latch for "red[4]" at final_project_display.v(112) File: C:/Users/oconno51/Downloads/Final_Project/Final_Project/final_project_display.v Line: 112
Info (10041): Inferred latch for "red[5]" at final_project_display.v(112) File: C:/Users/oconno51/Downloads/Final_Project/Final_Project/final_project_display.v Line: 112
Info (10041): Inferred latch for "red[6]" at final_project_display.v(112) File: C:/Users/oconno51/Downloads/Final_Project/Final_Project/final_project_display.v Line: 112
Info (10041): Inferred latch for "red[7]" at final_project_display.v(112) File: C:/Users/oconno51/Downloads/Final_Project/Final_Project/final_project_display.v Line: 112
Info (12128): Elaborating entity "final_project_vga_controller" for hierarchy "final_project_display:disp|final_project_vga_controller:vga" File: C:/Users/oconno51/Downloads/Final_Project/Final_Project/final_project_display.v Line: 37
Warning (10036): Verilog HDL or VHDL warning at final_project_vga_controller.v(91): object "display_active" assigned a value but never read File: C:/Users/oconno51/Downloads/Final_Project/Final_Project/final_project_vga_controller.v Line: 91
Warning (10036): Verilog HDL or VHDL warning at final_project_vga_controller.v(94): object "border_loc" assigned a value but never read File: C:/Users/oconno51/Downloads/Final_Project/Final_Project/final_project_vga_controller.v Line: 94
Warning (10230): Verilog HDL assignment warning at final_project_vga_controller.v(51): truncated value with size 32 to match size of target (10) File: C:/Users/oconno51/Downloads/Final_Project/Final_Project/final_project_vga_controller.v Line: 51
Warning (10230): Verilog HDL assignment warning at final_project_vga_controller.v(55): truncated value with size 32 to match size of target (10) File: C:/Users/oconno51/Downloads/Final_Project/Final_Project/final_project_vga_controller.v Line: 55
Warning (10230): Verilog HDL assignment warning at final_project_vga_controller.v(71): truncated value with size 32 to match size of target (10) File: C:/Users/oconno51/Downloads/Final_Project/Final_Project/final_project_vga_controller.v Line: 71
Warning (10230): Verilog HDL assignment warning at final_project_vga_controller.v(72): truncated value with size 32 to match size of target (10) File: C:/Users/oconno51/Downloads/Final_Project/Final_Project/final_project_vga_controller.v Line: 72
Warning (10230): Verilog HDL assignment warning at final_project_vga_controller.v(75): truncated value with size 32 to match size of target (10) File: C:/Users/oconno51/Downloads/Final_Project/Final_Project/final_project_vga_controller.v Line: 75
Info (12128): Elaborating entity "final_project_points" for hierarchy "final_project_display:disp|final_project_points:pts" File: C:/Users/oconno51/Downloads/Final_Project/Final_Project/final_project_display.v Line: 171
Warning (10230): Verilog HDL assignment warning at final_project_points.v(20): truncated value with size 32 to match size of target (7) File: C:/Users/oconno51/Downloads/Final_Project/Final_Project/final_project_points.v Line: 20
Warning (10230): Verilog HDL assignment warning at final_project_points.v(25): truncated value with size 32 to match size of target (7) File: C:/Users/oconno51/Downloads/Final_Project/Final_Project/final_project_points.v Line: 25
Warning (10230): Verilog HDL assignment warning at final_project_points.v(30): truncated value with size 32 to match size of target (7) File: C:/Users/oconno51/Downloads/Final_Project/Final_Project/final_project_points.v Line: 30
Info (12128): Elaborating entity "final_project_seven_seg" for hierarchy "final_project_display:disp|final_project_points:pts|final_project_seven_seg:score_disp" File: C:/Users/oconno51/Downloads/Final_Project/Final_Project/final_project_points.v Line: 41
Warning (10230): Verilog HDL assignment warning at final_project_seven_seg.v(12): truncated value with size 32 to match size of target (4) File: C:/Users/oconno51/Downloads/Final_Project/Final_Project/final_project_seven_seg.v Line: 12
Warning (10230): Verilog HDL assignment warning at final_project_seven_seg.v(13): truncated value with size 32 to match size of target (4) File: C:/Users/oconno51/Downloads/Final_Project/Final_Project/final_project_seven_seg.v Line: 13
Warning (10230): Verilog HDL assignment warning at final_project_seven_seg.v(14): truncated value with size 32 to match size of target (4) File: C:/Users/oconno51/Downloads/Final_Project/Final_Project/final_project_seven_seg.v Line: 14
Warning (12125): Using design file final_project_seven_seg_disp.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: final_project_seven_seg_disp File: C:/Users/oconno51/Downloads/Final_Project/Final_Project/final_project_seven_seg_disp.v Line: 3
Info (12128): Elaborating entity "final_project_seven_seg_disp" for hierarchy "final_project_display:disp|final_project_points:pts|final_project_seven_seg:score_disp|final_project_seven_seg_disp:lsb" File: C:/Users/oconno51/Downloads/Final_Project/Final_Project/final_project_seven_seg.v Line: 17
Info (12128): Elaborating entity "final_project_main_control" for hierarchy "final_project_display:disp|final_project_main_control:cont" File: C:/Users/oconno51/Downloads/Final_Project/Final_Project/final_project_display.v Line: 179
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_i824.tdf
    Info (12023): Found entity 1: altsyncram_i824 File: C:/Users/oconno51/Downloads/Final_Project/Final_Project/db/altsyncram_i824.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_vsc.tdf
    Info (12023): Found entity 1: mux_vsc File: C:/Users/oconno51/Downloads/Final_Project/Final_Project/db/mux_vsc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf
    Info (12023): Found entity 1: decode_dvf File: C:/Users/oconno51/Downloads/Final_Project/Final_Project/db/decode_dvf.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_vei.tdf
    Info (12023): Found entity 1: cntr_vei File: C:/Users/oconno51/Downloads/Final_Project/Final_Project/db/cntr_vei.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_o9j.tdf
    Info (12023): Found entity 1: cntr_o9j File: C:/Users/oconno51/Downloads/Final_Project/Final_Project/db/cntr_o9j.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_igi.tdf
    Info (12023): Found entity 1: cntr_igi File: C:/Users/oconno51/Downloads/Final_Project/Final_Project/db/cntr_igi.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf
    Info (12023): Found entity 1: cmpr_rgc File: C:/Users/oconno51/Downloads/Final_Project/Final_Project/db/cmpr_rgc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf
    Info (12023): Found entity 1: cntr_23j File: C:/Users/oconno51/Downloads/Final_Project/Final_Project/db/cntr_23j.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf
    Info (12023): Found entity 1: cmpr_ngc File: C:/Users/oconno51/Downloads/Final_Project/Final_Project/db/cmpr_ngc.tdf Line: 23
Info (12033): Analysis and Synthesis generated SignalTap II or debug node instance "auto_signaltap_0"
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2023.12.15.14:02:35 Progress: Loading slde12e9b63/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/slde12e9b63/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/Users/oconno51/Downloads/Final_Project/Final_Project/db/ip/slde12e9b63/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/slde12e9b63/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/Users/oconno51/Downloads/Final_Project/Final_Project/db/ip/slde12e9b63/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/slde12e9b63/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/Users/oconno51/Downloads/Final_Project/Final_Project/db/ip/slde12e9b63/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/slde12e9b63/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/Users/oconno51/Downloads/Final_Project/Final_Project/db/ip/slde12e9b63/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/slde12e9b63/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/Users/oconno51/Downloads/Final_Project/Final_Project/db/ip/slde12e9b63/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 102
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/Users/oconno51/Downloads/Final_Project/Final_Project/db/ip/slde12e9b63/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/slde12e9b63/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/Users/oconno51/Downloads/Final_Project/Final_Project/db/ip/slde12e9b63/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Info (278001): Inferred 4 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "final_project_display:disp|final_project_points:pts|final_project_seven_seg:score_disp|Mod0" File: C:/Users/oconno51/Downloads/Final_Project/Final_Project/final_project_seven_seg.v Line: 12
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "final_project_display:disp|final_project_points:pts|final_project_seven_seg:score_disp|Div0" File: C:/Users/oconno51/Downloads/Final_Project/Final_Project/final_project_seven_seg.v Line: 13
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "final_project_display:disp|final_project_points:pts|final_project_seven_seg:score_disp|Mod1" File: C:/Users/oconno51/Downloads/Final_Project/Final_Project/final_project_seven_seg.v Line: 13
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "final_project_display:disp|final_project_points:pts|final_project_seven_seg:score_disp|Div1" File: C:/Users/oconno51/Downloads/Final_Project/Final_Project/final_project_seven_seg.v Line: 14
Info (12130): Elaborated megafunction instantiation "final_project_display:disp|final_project_points:pts|final_project_seven_seg:score_disp|lpm_divide:Mod0" File: C:/Users/oconno51/Downloads/Final_Project/Final_Project/final_project_seven_seg.v Line: 12
Info (12133): Instantiated megafunction "final_project_display:disp|final_project_points:pts|final_project_seven_seg:score_disp|lpm_divide:Mod0" with the following parameter: File: C:/Users/oconno51/Downloads/Final_Project/Final_Project/final_project_seven_seg.v Line: 12
    Info (12134): Parameter "LPM_WIDTHN" = "7"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_l9m.tdf
    Info (12023): Found entity 1: lpm_divide_l9m File: C:/Users/oconno51/Downloads/Final_Project/Final_Project/db/lpm_divide_l9m.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_akh.tdf
    Info (12023): Found entity 1: sign_div_unsign_akh File: C:/Users/oconno51/Downloads/Final_Project/Final_Project/db/sign_div_unsign_akh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_84f.tdf
    Info (12023): Found entity 1: alt_u_div_84f File: C:/Users/oconno51/Downloads/Final_Project/Final_Project/db/alt_u_div_84f.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf
    Info (12023): Found entity 1: add_sub_7pc File: C:/Users/oconno51/Downloads/Final_Project/Final_Project/db/add_sub_7pc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf
    Info (12023): Found entity 1: add_sub_8pc File: C:/Users/oconno51/Downloads/Final_Project/Final_Project/db/add_sub_8pc.tdf Line: 23
Info (12130): Elaborated megafunction instantiation "final_project_display:disp|final_project_points:pts|final_project_seven_seg:score_disp|lpm_divide:Div0" File: C:/Users/oconno51/Downloads/Final_Project/Final_Project/final_project_seven_seg.v Line: 13
Info (12133): Instantiated megafunction "final_project_display:disp|final_project_points:pts|final_project_seven_seg:score_disp|lpm_divide:Div0" with the following parameter: File: C:/Users/oconno51/Downloads/Final_Project/Final_Project/final_project_seven_seg.v Line: 13
    Info (12134): Parameter "LPM_WIDTHN" = "7"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_ihm.tdf
    Info (12023): Found entity 1: lpm_divide_ihm File: C:/Users/oconno51/Downloads/Final_Project/Final_Project/db/lpm_divide_ihm.tdf Line: 25
Info (12130): Elaborated megafunction instantiation "final_project_display:disp|final_project_points:pts|final_project_seven_seg:score_disp|lpm_divide:Div1" File: C:/Users/oconno51/Downloads/Final_Project/Final_Project/final_project_seven_seg.v Line: 14
Info (12133): Instantiated megafunction "final_project_display:disp|final_project_points:pts|final_project_seven_seg:score_disp|lpm_divide:Div1" with the following parameter: File: C:/Users/oconno51/Downloads/Final_Project/Final_Project/final_project_seven_seg.v Line: 14
    Info (12134): Parameter "LPM_WIDTHN" = "7"
    Info (12134): Parameter "LPM_WIDTHD" = "7"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_lhm.tdf
    Info (12023): Found entity 1: lpm_divide_lhm File: C:/Users/oconno51/Downloads/Final_Project/Final_Project/db/lpm_divide_lhm.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_dkh.tdf
    Info (12023): Found entity 1: sign_div_unsign_dkh File: C:/Users/oconno51/Downloads/Final_Project/Final_Project/db/sign_div_unsign_dkh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_e4f.tdf
    Info (12023): Found entity 1: alt_u_div_e4f File: C:/Users/oconno51/Downloads/Final_Project/Final_Project/db/alt_u_div_e4f.tdf Line: 27
Info (13025): Duplicate LATCH primitives merged into single LATCH primitive
    Info (13026): Duplicate LATCH primitive "final_project_display:disp|red[6]" merged with LATCH primitive "final_project_display:disp|red[0]" File: C:/Users/oconno51/Downloads/Final_Project/Final_Project/final_project_display.v Line: 112
    Info (13026): Duplicate LATCH primitive "final_project_display:disp|red[5]" merged with LATCH primitive "final_project_display:disp|red[0]" File: C:/Users/oconno51/Downloads/Final_Project/Final_Project/final_project_display.v Line: 112
    Info (13026): Duplicate LATCH primitive "final_project_display:disp|red[4]" merged with LATCH primitive "final_project_display:disp|red[0]" File: C:/Users/oconno51/Downloads/Final_Project/Final_Project/final_project_display.v Line: 112
    Info (13026): Duplicate LATCH primitive "final_project_display:disp|red[3]" merged with LATCH primitive "final_project_display:disp|red[0]" File: C:/Users/oconno51/Downloads/Final_Project/Final_Project/final_project_display.v Line: 112
    Info (13026): Duplicate LATCH primitive "final_project_display:disp|red[2]" merged with LATCH primitive "final_project_display:disp|red[0]" File: C:/Users/oconno51/Downloads/Final_Project/Final_Project/final_project_display.v Line: 112
    Info (13026): Duplicate LATCH primitive "final_project_display:disp|red[1]" merged with LATCH primitive "final_project_display:disp|red[0]" File: C:/Users/oconno51/Downloads/Final_Project/Final_Project/final_project_display.v Line: 112
    Info (13026): Duplicate LATCH primitive "final_project_display:disp|green[7]" merged with LATCH primitive "final_project_display:disp|red[0]" File: C:/Users/oconno51/Downloads/Final_Project/Final_Project/final_project_display.v Line: 112
    Info (13026): Duplicate LATCH primitive "final_project_display:disp|green[6]" merged with LATCH primitive "final_project_display:disp|red[0]" File: C:/Users/oconno51/Downloads/Final_Project/Final_Project/final_project_display.v Line: 112
    Info (13026): Duplicate LATCH primitive "final_project_display:disp|green[5]" merged with LATCH primitive "final_project_display:disp|red[0]" File: C:/Users/oconno51/Downloads/Final_Project/Final_Project/final_project_display.v Line: 112
    Info (13026): Duplicate LATCH primitive "final_project_display:disp|green[4]" merged with LATCH primitive "final_project_display:disp|red[0]" File: C:/Users/oconno51/Downloads/Final_Project/Final_Project/final_project_display.v Line: 112
    Info (13026): Duplicate LATCH primitive "final_project_display:disp|green[3]" merged with LATCH primitive "final_project_display:disp|red[0]" File: C:/Users/oconno51/Downloads/Final_Project/Final_Project/final_project_display.v Line: 112
    Info (13026): Duplicate LATCH primitive "final_project_display:disp|green[2]" merged with LATCH primitive "final_project_display:disp|red[0]" File: C:/Users/oconno51/Downloads/Final_Project/Final_Project/final_project_display.v Line: 112
    Info (13026): Duplicate LATCH primitive "final_project_display:disp|green[1]" merged with LATCH primitive "final_project_display:disp|red[0]" File: C:/Users/oconno51/Downloads/Final_Project/Final_Project/final_project_display.v Line: 112
    Info (13026): Duplicate LATCH primitive "final_project_display:disp|green[0]" merged with LATCH primitive "final_project_display:disp|red[0]" File: C:/Users/oconno51/Downloads/Final_Project/Final_Project/final_project_display.v Line: 112
    Info (13026): Duplicate LATCH primitive "final_project_display:disp|blue[7]" merged with LATCH primitive "final_project_display:disp|red[0]" File: C:/Users/oconno51/Downloads/Final_Project/Final_Project/final_project_display.v Line: 112
    Info (13026): Duplicate LATCH primitive "final_project_display:disp|blue[6]" merged with LATCH primitive "final_project_display:disp|red[0]" File: C:/Users/oconno51/Downloads/Final_Project/Final_Project/final_project_display.v Line: 112
    Info (13026): Duplicate LATCH primitive "final_project_display:disp|blue[5]" merged with LATCH primitive "final_project_display:disp|red[0]" File: C:/Users/oconno51/Downloads/Final_Project/Final_Project/final_project_display.v Line: 112
    Info (13026): Duplicate LATCH primitive "final_project_display:disp|blue[4]" merged with LATCH primitive "final_project_display:disp|red[0]" File: C:/Users/oconno51/Downloads/Final_Project/Final_Project/final_project_display.v Line: 112
    Info (13026): Duplicate LATCH primitive "final_project_display:disp|blue[3]" merged with LATCH primitive "final_project_display:disp|red[0]" File: C:/Users/oconno51/Downloads/Final_Project/Final_Project/final_project_display.v Line: 112
    Info (13026): Duplicate LATCH primitive "final_project_display:disp|blue[2]" merged with LATCH primitive "final_project_display:disp|red[0]" File: C:/Users/oconno51/Downloads/Final_Project/Final_Project/final_project_display.v Line: 112
    Info (13026): Duplicate LATCH primitive "final_project_display:disp|blue[1]" merged with LATCH primitive "final_project_display:disp|red[0]" File: C:/Users/oconno51/Downloads/Final_Project/Final_Project/final_project_display.v Line: 112
    Info (13026): Duplicate LATCH primitive "final_project_display:disp|blue[0]" merged with LATCH primitive "final_project_display:disp|red[0]" File: C:/Users/oconno51/Downloads/Final_Project/Final_Project/final_project_display.v Line: 112
    Info (13026): Duplicate LATCH primitive "final_project_display:disp|red[7]" merged with LATCH primitive "final_project_display:disp|red[0]" File: C:/Users/oconno51/Downloads/Final_Project/Final_Project/final_project_display.v Line: 112
Warning (13012): Latch final_project_display:disp|red[0] has unsafe behavior File: C:/Users/oconno51/Downloads/Final_Project/Final_Project/final_project_display.v Line: 112
    Warning (13013): Ports D and ENA on the latch are fed by the same signal final_project_display:disp|final_project_main_control:cont|S.ERASE File: C:/Users/oconno51/Downloads/Final_Project/Final_Project/final_project_main_control.v Line: 8
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LEDR[4]" is stuck at GND File: C:/Users/oconno51/Downloads/Final_Project/Final_Project/final_project_main.v Line: 9
    Warning (13410): Pin "LEDR[5]" is stuck at GND File: C:/Users/oconno51/Downloads/Final_Project/Final_Project/final_project_main.v Line: 9
    Warning (13410): Pin "LEDR[6]" is stuck at GND File: C:/Users/oconno51/Downloads/Final_Project/Final_Project/final_project_main.v Line: 9
    Warning (13410): Pin "LEDR[7]" is stuck at GND File: C:/Users/oconno51/Downloads/Final_Project/Final_Project/final_project_main.v Line: 9
    Warning (13410): Pin "LEDR[8]" is stuck at GND File: C:/Users/oconno51/Downloads/Final_Project/Final_Project/final_project_main.v Line: 9
    Warning (13410): Pin "LEDR[9]" is stuck at GND File: C:/Users/oconno51/Downloads/Final_Project/Final_Project/final_project_main.v Line: 9
    Warning (13410): Pin "HEX2[1]" is stuck at GND File: C:/Users/oconno51/Downloads/Final_Project/Final_Project/final_project_main.v Line: 8
    Warning (13410): Pin "HEX2[2]" is stuck at GND File: C:/Users/oconno51/Downloads/Final_Project/Final_Project/final_project_main.v Line: 8
    Warning (13410): Pin "HEX2[6]" is stuck at VCC File: C:/Users/oconno51/Downloads/Final_Project/Final_Project/final_project_main.v Line: 8
    Warning (13410): Pin "VGA_BLANK_N" is stuck at GND File: C:/Users/oconno51/Downloads/Final_Project/Final_Project/final_project_main.v Line: 15
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 2 registers lost all their fanouts during netlist optimizations.
Info (17016): Found the following redundant logic cells in design
    Info (17048): Logic cell "final_project_display:disp|final_project_points:pts|final_project_seven_seg:score_disp|lpm_divide:Mod1|lpm_divide_l9m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_84f:divider|add_sub_6_result_int[0]~0" File: C:/Users/oconno51/Downloads/Final_Project/Final_Project/db/alt_u_div_84f.tdf Line: 57
Info (144001): Generated suppressed messages file C:/Users/oconno51/Downloads/Final_Project/Final_Project/output_files/final_project.map.smsg
Info (35024): Successfully connected in-system debug instance "auto_signaltap_0" to all 49 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 6 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "SW[3]" File: C:/Users/oconno51/Downloads/Final_Project/Final_Project/final_project_main.v Line: 4
    Warning (15610): No output dependent on input pin "SW[5]" File: C:/Users/oconno51/Downloads/Final_Project/Final_Project/final_project_main.v Line: 4
    Warning (15610): No output dependent on input pin "SW[6]" File: C:/Users/oconno51/Downloads/Final_Project/Final_Project/final_project_main.v Line: 4
    Warning (15610): No output dependent on input pin "SW[7]" File: C:/Users/oconno51/Downloads/Final_Project/Final_Project/final_project_main.v Line: 4
    Warning (15610): No output dependent on input pin "SW[8]" File: C:/Users/oconno51/Downloads/Final_Project/Final_Project/final_project_main.v Line: 4
    Warning (15610): No output dependent on input pin "SW[9]" File: C:/Users/oconno51/Downloads/Final_Project/Final_Project/final_project_main.v Line: 4
Info (21057): Implemented 1447 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 18 input pins
    Info (21059): Implemented 60 output pins
    Info (21061): Implemented 1360 logic cells
    Info (21064): Implemented 8 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 59 warnings
    Info: Peak virtual memory: 4832 megabytes
    Info: Processing ended: Fri Dec 15 14:02:44 2023
    Info: Elapsed time: 00:00:24
    Info: Total CPU time (on all processors): 00:00:45


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/oconno51/Downloads/Final_Project/Final_Project/output_files/final_project.map.smsg.


