Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Thu Nov 27 23:04:03 2025
| Host         : LAPTOP-SNCUKG72 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file lab10_timing_summary_routed.rpt -pb lab10_timing_summary_routed.pb -rpx lab10_timing_summary_routed.rpx -warn_on_violation
| Design       : lab10
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
| Design State : Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                 Violations  
---------  --------  ------------------------------------------  ----------  
SYNTH-6    Warning   Timing of a RAM block might be sub-optimal  6           
TIMING-16  Warning   Large setup violation                       7           
TIMING-18  Warning   Missing input or output delay               21          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (5)
6. checking no_output_delay (18)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (18)
--------------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -2.197      -12.406                     11                  566        0.060        0.000                      0                  566        4.500        0.000                       0                   353  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock          Waveform(ns)       Period(ns)      Frequency(MHz)
-----          ------------       ----------      --------------
sys_clk_pin    {0.000 5.000}      10.000          100.000         
  vga_clk_gen  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         -2.197      -12.406                     11                  407        0.060        0.000                      0                  407        4.500        0.000                       0                   330  
  vga_clk_gen       13.854        0.000                      0                   63        0.264        0.000                      0                   63        9.500        0.000                       0                    23  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
vga_clk_gen   sys_clk_pin         0.648        0.000                      0                  142        0.737        0.000                      0                  142  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           11  Failing Endpoints,  Worst Slack       -2.197ns,  Total Violation      -12.406ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.060ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.197ns  (required time - arrival time)
  Source:                 cart_quantity_reg[8][1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            price_calc0/total_due_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.165ns  (logic 7.532ns (61.914%)  route 4.633ns (38.086%))
  Logic Levels:           15  (CARRY4=13 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.874ns = ( 14.874 - 10.000 ) 
    Source Clock Delay      (SCD):    5.175ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.624     5.175    clk_IBUF_BUFG
    SLICE_X1Y55          FDCE                                         r  cart_quantity_reg[8][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y55          FDCE (Prop_fdce_C_Q)         0.456     5.631 r  cart_quantity_reg[8][1]/Q
                         net (fo=17, routed)          0.875     6.507    price_calc0/cart_quantity_reg[8]__0[1]
    SLICE_X0Y54          LUT5 (Prop_lut5_I1_O)        0.124     6.631 r  price_calc0/total_due[3]_i_43/O
                         net (fo=1, routed)           0.000     6.631    price_calc0/total_due[3]_i_43_n_0
    SLICE_X0Y54          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.032 r  price_calc0/total_due_reg[3]_i_33/CO[3]
                         net (fo=1, routed)           0.000     7.032    price_calc0/total_due_reg[3]_i_33_n_0
    SLICE_X0Y55          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.366 r  price_calc0/total_due_reg[3]_i_37/O[1]
                         net (fo=2, routed)           0.530     7.895    price_calc0/total_due_reg[3]_i_37_n_6
    SLICE_X2Y55          CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.726     8.621 r  price_calc0/total_due_reg[3]_i_25/O[2]
                         net (fo=2, routed)           0.575     9.197    price_calc0/total_due_reg[3]_i_25_n_5
    SLICE_X0Y57          LUT4 (Prop_lut4_I3_O)        0.301     9.498 r  price_calc0/total_due[3]_i_28/O
                         net (fo=1, routed)           0.000     9.498    price_calc0/total_due[3]_i_28_n_0
    SLICE_X0Y57          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    10.078 r  price_calc0/total_due_reg[3]_i_17/O[2]
                         net (fo=1, routed)           0.488    10.565    price_calc0/total_due_reg[3]_i_17_n_5
    SLICE_X1Y57          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.703    11.268 r  price_calc0/total_due_reg[3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    11.268    price_calc0/total_due_reg[3]_i_12_n_0
    SLICE_X1Y58          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.490 r  price_calc0/total_due_reg[14]_i_5/O[0]
                         net (fo=1, routed)           0.498    11.989    price_calc0/total_due_reg[14]_i_5_n_7
    SLICE_X2Y58          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.675    12.664 r  price_calc0/total_due_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000    12.664    price_calc0/total_due_reg[11]_i_4_n_0
    SLICE_X2Y59          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.883 r  price_calc0/total_due_reg[14]_i_4/O[0]
                         net (fo=1, routed)           0.488    13.371    price_calc0/total_due_reg[14]_i_4_n_7
    SLICE_X3Y57          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.696    14.067 r  price_calc0/total_due_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.067    price_calc0/total_due_reg[11]_i_3_n_0
    SLICE_X3Y58          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.401 r  price_calc0/total_due_reg[14]_i_3/O[1]
                         net (fo=1, routed)           0.592    14.993    price_calc0/total_due_reg[14]_i_3_n_6
    SLICE_X4Y57          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.704    15.697 r  price_calc0/total_due_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.697    price_calc0/total_due_reg[11]_i_2_n_0
    SLICE_X4Y58          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.919 r  price_calc0/total_due_reg[14]_i_2/O[0]
                         net (fo=1, routed)           0.587    16.506    price_calc0/C__0[12]
    SLICE_X5Y58          CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.835    17.341 r  price_calc0/total_due_reg[14]_i_1/CO[2]
                         net (fo=1, routed)           0.000    17.341    price_calc0/total_due0[14]
    SLICE_X5Y58          FDCE                                         r  price_calc0/total_due_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.503    14.874    price_calc0/clk_IBUF_BUFG
    SLICE_X5Y58          FDCE                                         r  price_calc0/total_due_reg[14]/C
                         clock pessimism              0.259    15.133    
                         clock uncertainty           -0.035    15.098    
    SLICE_X5Y58          FDCE (Setup_fdce_C_D)        0.046    15.144    price_calc0/total_due_reg[14]
  -------------------------------------------------------------------
                         required time                         15.144    
                         arrival time                         -17.341    
  -------------------------------------------------------------------
                         slack                                 -2.197    

Slack (VIOLATED) :        -2.069ns  (required time - arrival time)
  Source:                 cart_quantity_reg[8][1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            price_calc0/total_due_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.053ns  (logic 7.420ns (61.560%)  route 4.633ns (38.440%))
  Logic Levels:           15  (CARRY4=13 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.874ns = ( 14.874 - 10.000 ) 
    Source Clock Delay      (SCD):    5.175ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.624     5.175    clk_IBUF_BUFG
    SLICE_X1Y55          FDCE                                         r  cart_quantity_reg[8][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y55          FDCE (Prop_fdce_C_Q)         0.456     5.631 r  cart_quantity_reg[8][1]/Q
                         net (fo=17, routed)          0.875     6.507    price_calc0/cart_quantity_reg[8]__0[1]
    SLICE_X0Y54          LUT5 (Prop_lut5_I1_O)        0.124     6.631 r  price_calc0/total_due[3]_i_43/O
                         net (fo=1, routed)           0.000     6.631    price_calc0/total_due[3]_i_43_n_0
    SLICE_X0Y54          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.032 r  price_calc0/total_due_reg[3]_i_33/CO[3]
                         net (fo=1, routed)           0.000     7.032    price_calc0/total_due_reg[3]_i_33_n_0
    SLICE_X0Y55          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.366 r  price_calc0/total_due_reg[3]_i_37/O[1]
                         net (fo=2, routed)           0.530     7.895    price_calc0/total_due_reg[3]_i_37_n_6
    SLICE_X2Y55          CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.726     8.621 r  price_calc0/total_due_reg[3]_i_25/O[2]
                         net (fo=2, routed)           0.575     9.197    price_calc0/total_due_reg[3]_i_25_n_5
    SLICE_X0Y57          LUT4 (Prop_lut4_I3_O)        0.301     9.498 r  price_calc0/total_due[3]_i_28/O
                         net (fo=1, routed)           0.000     9.498    price_calc0/total_due[3]_i_28_n_0
    SLICE_X0Y57          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    10.078 r  price_calc0/total_due_reg[3]_i_17/O[2]
                         net (fo=1, routed)           0.488    10.565    price_calc0/total_due_reg[3]_i_17_n_5
    SLICE_X1Y57          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.703    11.268 r  price_calc0/total_due_reg[3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    11.268    price_calc0/total_due_reg[3]_i_12_n_0
    SLICE_X1Y58          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.490 r  price_calc0/total_due_reg[14]_i_5/O[0]
                         net (fo=1, routed)           0.498    11.989    price_calc0/total_due_reg[14]_i_5_n_7
    SLICE_X2Y58          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.675    12.664 r  price_calc0/total_due_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000    12.664    price_calc0/total_due_reg[11]_i_4_n_0
    SLICE_X2Y59          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.883 r  price_calc0/total_due_reg[14]_i_4/O[0]
                         net (fo=1, routed)           0.488    13.371    price_calc0/total_due_reg[14]_i_4_n_7
    SLICE_X3Y57          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.696    14.067 r  price_calc0/total_due_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.067    price_calc0/total_due_reg[11]_i_3_n_0
    SLICE_X3Y58          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.401 r  price_calc0/total_due_reg[14]_i_3/O[1]
                         net (fo=1, routed)           0.592    14.993    price_calc0/total_due_reg[14]_i_3_n_6
    SLICE_X4Y57          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.704    15.697 r  price_calc0/total_due_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.697    price_calc0/total_due_reg[11]_i_2_n_0
    SLICE_X4Y58          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.919 r  price_calc0/total_due_reg[14]_i_2/O[0]
                         net (fo=1, routed)           0.587    16.506    price_calc0/C__0[12]
    SLICE_X5Y58          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.723    17.229 r  price_calc0/total_due_reg[14]_i_1/O[1]
                         net (fo=1, routed)           0.000    17.229    price_calc0/total_due0[13]
    SLICE_X5Y58          FDCE                                         r  price_calc0/total_due_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.503    14.874    price_calc0/clk_IBUF_BUFG
    SLICE_X5Y58          FDCE                                         r  price_calc0/total_due_reg[13]/C
                         clock pessimism              0.259    15.133    
                         clock uncertainty           -0.035    15.098    
    SLICE_X5Y58          FDCE (Setup_fdce_C_D)        0.062    15.160    price_calc0/total_due_reg[13]
  -------------------------------------------------------------------
                         required time                         15.160    
                         arrival time                         -17.229    
  -------------------------------------------------------------------
                         slack                                 -2.069    

Slack (VIOLATED) :        -1.905ns  (required time - arrival time)
  Source:                 cart_quantity_reg[8][1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            price_calc0/total_due_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.890ns  (logic 7.252ns (60.994%)  route 4.638ns (39.006%))
  Logic Levels:           15  (CARRY4=13 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.874ns = ( 14.874 - 10.000 ) 
    Source Clock Delay      (SCD):    5.175ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.624     5.175    clk_IBUF_BUFG
    SLICE_X1Y55          FDCE                                         r  cart_quantity_reg[8][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y55          FDCE (Prop_fdce_C_Q)         0.456     5.631 r  cart_quantity_reg[8][1]/Q
                         net (fo=17, routed)          0.875     6.507    price_calc0/cart_quantity_reg[8]__0[1]
    SLICE_X0Y54          LUT5 (Prop_lut5_I1_O)        0.124     6.631 r  price_calc0/total_due[3]_i_43/O
                         net (fo=1, routed)           0.000     6.631    price_calc0/total_due[3]_i_43_n_0
    SLICE_X0Y54          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.032 r  price_calc0/total_due_reg[3]_i_33/CO[3]
                         net (fo=1, routed)           0.000     7.032    price_calc0/total_due_reg[3]_i_33_n_0
    SLICE_X0Y55          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.366 r  price_calc0/total_due_reg[3]_i_37/O[1]
                         net (fo=2, routed)           0.530     7.895    price_calc0/total_due_reg[3]_i_37_n_6
    SLICE_X2Y55          CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.726     8.621 r  price_calc0/total_due_reg[3]_i_25/O[2]
                         net (fo=2, routed)           0.575     9.197    price_calc0/total_due_reg[3]_i_25_n_5
    SLICE_X0Y57          LUT4 (Prop_lut4_I3_O)        0.301     9.498 r  price_calc0/total_due[3]_i_28/O
                         net (fo=1, routed)           0.000     9.498    price_calc0/total_due[3]_i_28_n_0
    SLICE_X0Y57          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    10.078 r  price_calc0/total_due_reg[3]_i_17/O[2]
                         net (fo=1, routed)           0.488    10.565    price_calc0/total_due_reg[3]_i_17_n_5
    SLICE_X1Y57          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.703    11.268 r  price_calc0/total_due_reg[3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    11.268    price_calc0/total_due_reg[3]_i_12_n_0
    SLICE_X1Y58          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.490 r  price_calc0/total_due_reg[14]_i_5/O[0]
                         net (fo=1, routed)           0.498    11.989    price_calc0/total_due_reg[14]_i_5_n_7
    SLICE_X2Y58          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.675    12.664 r  price_calc0/total_due_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000    12.664    price_calc0/total_due_reg[11]_i_4_n_0
    SLICE_X2Y59          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.883 r  price_calc0/total_due_reg[14]_i_4/O[0]
                         net (fo=1, routed)           0.488    13.371    price_calc0/total_due_reg[14]_i_4_n_7
    SLICE_X3Y57          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.696    14.067 r  price_calc0/total_due_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.067    price_calc0/total_due_reg[11]_i_3_n_0
    SLICE_X3Y58          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.401 r  price_calc0/total_due_reg[14]_i_3/O[1]
                         net (fo=1, routed)           0.592    14.993    price_calc0/total_due_reg[14]_i_3_n_6
    SLICE_X4Y57          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.551    15.544 r  price_calc0/total_due_reg[11]_i_2/O[3]
                         net (fo=1, routed)           0.591    16.135    price_calc0/C__0[11]
    SLICE_X5Y57          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.707    16.842 r  price_calc0/total_due_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.842    price_calc0/total_due_reg[11]_i_1_n_0
    SLICE_X5Y58          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    17.065 r  price_calc0/total_due_reg[14]_i_1/O[0]
                         net (fo=1, routed)           0.000    17.065    price_calc0/total_due0[12]
    SLICE_X5Y58          FDCE                                         r  price_calc0/total_due_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.503    14.874    price_calc0/clk_IBUF_BUFG
    SLICE_X5Y58          FDCE                                         r  price_calc0/total_due_reg[12]/C
                         clock pessimism              0.259    15.133    
                         clock uncertainty           -0.035    15.098    
    SLICE_X5Y58          FDCE (Setup_fdce_C_D)        0.062    15.160    price_calc0/total_due_reg[12]
  -------------------------------------------------------------------
                         required time                         15.160    
                         arrival time                         -17.065    
  -------------------------------------------------------------------
                         slack                                 -1.905    

Slack (VIOLATED) :        -1.529ns  (required time - arrival time)
  Source:                 cart_quantity_reg[8][1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            price_calc0/total_due_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.514ns  (logic 6.876ns (59.721%)  route 4.638ns (40.279%))
  Logic Levels:           14  (CARRY4=12 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.874ns = ( 14.874 - 10.000 ) 
    Source Clock Delay      (SCD):    5.175ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.624     5.175    clk_IBUF_BUFG
    SLICE_X1Y55          FDCE                                         r  cart_quantity_reg[8][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y55          FDCE (Prop_fdce_C_Q)         0.456     5.631 r  cart_quantity_reg[8][1]/Q
                         net (fo=17, routed)          0.875     6.507    price_calc0/cart_quantity_reg[8]__0[1]
    SLICE_X0Y54          LUT5 (Prop_lut5_I1_O)        0.124     6.631 r  price_calc0/total_due[3]_i_43/O
                         net (fo=1, routed)           0.000     6.631    price_calc0/total_due[3]_i_43_n_0
    SLICE_X0Y54          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.032 r  price_calc0/total_due_reg[3]_i_33/CO[3]
                         net (fo=1, routed)           0.000     7.032    price_calc0/total_due_reg[3]_i_33_n_0
    SLICE_X0Y55          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.366 r  price_calc0/total_due_reg[3]_i_37/O[1]
                         net (fo=2, routed)           0.530     7.895    price_calc0/total_due_reg[3]_i_37_n_6
    SLICE_X2Y55          CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.726     8.621 r  price_calc0/total_due_reg[3]_i_25/O[2]
                         net (fo=2, routed)           0.575     9.197    price_calc0/total_due_reg[3]_i_25_n_5
    SLICE_X0Y57          LUT4 (Prop_lut4_I3_O)        0.301     9.498 r  price_calc0/total_due[3]_i_28/O
                         net (fo=1, routed)           0.000     9.498    price_calc0/total_due[3]_i_28_n_0
    SLICE_X0Y57          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    10.078 r  price_calc0/total_due_reg[3]_i_17/O[2]
                         net (fo=1, routed)           0.488    10.565    price_calc0/total_due_reg[3]_i_17_n_5
    SLICE_X1Y57          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.703    11.268 r  price_calc0/total_due_reg[3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    11.268    price_calc0/total_due_reg[3]_i_12_n_0
    SLICE_X1Y58          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.490 r  price_calc0/total_due_reg[14]_i_5/O[0]
                         net (fo=1, routed)           0.498    11.989    price_calc0/total_due_reg[14]_i_5_n_7
    SLICE_X2Y58          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.675    12.664 r  price_calc0/total_due_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000    12.664    price_calc0/total_due_reg[11]_i_4_n_0
    SLICE_X2Y59          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.883 r  price_calc0/total_due_reg[14]_i_4/O[0]
                         net (fo=1, routed)           0.488    13.371    price_calc0/total_due_reg[14]_i_4_n_7
    SLICE_X3Y57          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.696    14.067 r  price_calc0/total_due_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.067    price_calc0/total_due_reg[11]_i_3_n_0
    SLICE_X3Y58          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.401 r  price_calc0/total_due_reg[14]_i_3/O[1]
                         net (fo=1, routed)           0.592    14.993    price_calc0/total_due_reg[14]_i_3_n_6
    SLICE_X4Y57          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.551    15.544 r  price_calc0/total_due_reg[11]_i_2/O[3]
                         net (fo=1, routed)           0.591    16.135    price_calc0/C__0[11]
    SLICE_X5Y57          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.554    16.689 r  price_calc0/total_due_reg[11]_i_1/O[3]
                         net (fo=1, routed)           0.000    16.689    price_calc0/total_due0[11]
    SLICE_X5Y57          FDCE                                         r  price_calc0/total_due_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.503    14.874    price_calc0/clk_IBUF_BUFG
    SLICE_X5Y57          FDCE                                         r  price_calc0/total_due_reg[11]/C
                         clock pessimism              0.259    15.133    
                         clock uncertainty           -0.035    15.098    
    SLICE_X5Y57          FDCE (Setup_fdce_C_D)        0.062    15.160    price_calc0/total_due_reg[11]
  -------------------------------------------------------------------
                         required time                         15.160    
                         arrival time                         -16.689    
  -------------------------------------------------------------------
                         slack                                 -1.529    

Slack (VIOLATED) :        -1.294ns  (required time - arrival time)
  Source:                 cart_quantity_reg[8][0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            price_calc0/total_due_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.279ns  (logic 7.387ns (65.493%)  route 3.892ns (34.507%))
  Logic Levels:           17  (CARRY4=12 LUT2=3 LUT4=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.874ns = ( 14.874 - 10.000 ) 
    Source Clock Delay      (SCD):    5.175ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.624     5.175    clk_IBUF_BUFG
    SLICE_X3Y53          FDCE                                         r  cart_quantity_reg[8][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y53          FDCE (Prop_fdce_C_Q)         0.456     5.631 r  cart_quantity_reg[8][0]/Q
                         net (fo=18, routed)          0.515     6.147    price_calc0/cart_quantity_reg[8]__0[0]
    SLICE_X0Y54          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.548     6.695 r  price_calc0/total_due_reg[3]_i_33/O[1]
                         net (fo=1, routed)           0.303     6.998    price_calc0/total_due_reg[3]_i_33_n_6
    SLICE_X2Y54          LUT2 (Prop_lut2_I1_O)        0.303     7.301 r  price_calc0/total_due[3]_i_36/O
                         net (fo=1, routed)           0.000     7.301    price_calc0/total_due[3]_i_36_n_0
    SLICE_X2Y54          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     7.879 r  price_calc0/total_due_reg[3]_i_24/O[2]
                         net (fo=1, routed)           0.559     8.439    price_calc0/total_due_reg[3]_i_24_n_5
    SLICE_X0Y56          LUT2 (Prop_lut2_I1_O)        0.301     8.740 r  price_calc0/total_due[3]_i_32/O
                         net (fo=1, routed)           0.000     8.740    price_calc0/total_due[3]_i_32_n_0
    SLICE_X0Y56          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     9.320 r  price_calc0/total_due_reg[3]_i_18/O[2]
                         net (fo=2, routed)           0.422     9.742    price_calc0/total_due_reg[3]_i_18_n_5
    SLICE_X1Y56          LUT4 (Prop_lut4_I3_O)        0.302    10.044 r  price_calc0/total_due[3]_i_21/O
                         net (fo=1, routed)           0.000    10.044    price_calc0/total_due[3]_i_21_n_0
    SLICE_X1Y56          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.445 r  price_calc0/total_due_reg[3]_i_13/CO[3]
                         net (fo=1, routed)           0.000    10.445    price_calc0/total_due_reg[3]_i_13_n_0
    SLICE_X1Y57          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.667 r  price_calc0/total_due_reg[3]_i_12/O[0]
                         net (fo=2, routed)           0.431    11.097    price_calc0/total_due_reg[3]_i_12_n_7
    SLICE_X2Y57          LUT4 (Prop_lut4_I3_O)        0.299    11.396 r  price_calc0/total_due[3]_i_14/O
                         net (fo=1, routed)           0.000    11.396    price_calc0/total_due[3]_i_14_n_0
    SLICE_X2Y57          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.772 r  price_calc0/total_due_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000    11.772    price_calc0/total_due_reg[3]_i_7_n_0
    SLICE_X2Y58          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.991 r  price_calc0/total_due_reg[11]_i_4/O[0]
                         net (fo=1, routed)           0.488    12.479    price_calc0/total_due_reg[11]_i_4_n_7
    SLICE_X3Y56          LUT2 (Prop_lut2_I1_O)        0.295    12.774 r  price_calc0/total_due[7]_i_11/O
                         net (fo=1, routed)           0.000    12.774    price_calc0/total_due[7]_i_11_n_0
    SLICE_X3Y56          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.175 r  price_calc0/total_due_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    13.175    price_calc0/total_due_reg[7]_i_6_n_0
    SLICE_X3Y57          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.509 r  price_calc0/total_due_reg[11]_i_3/O[1]
                         net (fo=1, routed)           0.592    14.102    price_calc0/total_due_reg[11]_i_3_n_6
    SLICE_X4Y56          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.704    14.806 r  price_calc0/total_due_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.806    price_calc0/total_due_reg[7]_i_2_n_0
    SLICE_X4Y57          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.028 r  price_calc0/total_due_reg[11]_i_2/O[0]
                         net (fo=1, routed)           0.581    15.609    price_calc0/C__0[8]
    SLICE_X5Y57          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.846    16.455 r  price_calc0/total_due_reg[11]_i_1/O[2]
                         net (fo=1, routed)           0.000    16.455    price_calc0/total_due0[10]
    SLICE_X5Y57          FDCE                                         r  price_calc0/total_due_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.503    14.874    price_calc0/clk_IBUF_BUFG
    SLICE_X5Y57          FDCE                                         r  price_calc0/total_due_reg[10]/C
                         clock pessimism              0.259    15.133    
                         clock uncertainty           -0.035    15.098    
    SLICE_X5Y57          FDCE (Setup_fdce_C_D)        0.062    15.160    price_calc0/total_due_reg[10]
  -------------------------------------------------------------------
                         required time                         15.160    
                         arrival time                         -16.455    
  -------------------------------------------------------------------
                         slack                                 -1.294    

Slack (VIOLATED) :        -1.171ns  (required time - arrival time)
  Source:                 cart_quantity_reg[8][0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            price_calc0/total_due_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.156ns  (logic 7.264ns (65.112%)  route 3.892ns (34.888%))
  Logic Levels:           17  (CARRY4=12 LUT2=3 LUT4=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.874ns = ( 14.874 - 10.000 ) 
    Source Clock Delay      (SCD):    5.175ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.624     5.175    clk_IBUF_BUFG
    SLICE_X3Y53          FDCE                                         r  cart_quantity_reg[8][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y53          FDCE (Prop_fdce_C_Q)         0.456     5.631 r  cart_quantity_reg[8][0]/Q
                         net (fo=18, routed)          0.515     6.147    price_calc0/cart_quantity_reg[8]__0[0]
    SLICE_X0Y54          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.548     6.695 r  price_calc0/total_due_reg[3]_i_33/O[1]
                         net (fo=1, routed)           0.303     6.998    price_calc0/total_due_reg[3]_i_33_n_6
    SLICE_X2Y54          LUT2 (Prop_lut2_I1_O)        0.303     7.301 r  price_calc0/total_due[3]_i_36/O
                         net (fo=1, routed)           0.000     7.301    price_calc0/total_due[3]_i_36_n_0
    SLICE_X2Y54          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     7.879 r  price_calc0/total_due_reg[3]_i_24/O[2]
                         net (fo=1, routed)           0.559     8.439    price_calc0/total_due_reg[3]_i_24_n_5
    SLICE_X0Y56          LUT2 (Prop_lut2_I1_O)        0.301     8.740 r  price_calc0/total_due[3]_i_32/O
                         net (fo=1, routed)           0.000     8.740    price_calc0/total_due[3]_i_32_n_0
    SLICE_X0Y56          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     9.320 r  price_calc0/total_due_reg[3]_i_18/O[2]
                         net (fo=2, routed)           0.422     9.742    price_calc0/total_due_reg[3]_i_18_n_5
    SLICE_X1Y56          LUT4 (Prop_lut4_I3_O)        0.302    10.044 r  price_calc0/total_due[3]_i_21/O
                         net (fo=1, routed)           0.000    10.044    price_calc0/total_due[3]_i_21_n_0
    SLICE_X1Y56          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.445 r  price_calc0/total_due_reg[3]_i_13/CO[3]
                         net (fo=1, routed)           0.000    10.445    price_calc0/total_due_reg[3]_i_13_n_0
    SLICE_X1Y57          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.667 r  price_calc0/total_due_reg[3]_i_12/O[0]
                         net (fo=2, routed)           0.431    11.097    price_calc0/total_due_reg[3]_i_12_n_7
    SLICE_X2Y57          LUT4 (Prop_lut4_I3_O)        0.299    11.396 r  price_calc0/total_due[3]_i_14/O
                         net (fo=1, routed)           0.000    11.396    price_calc0/total_due[3]_i_14_n_0
    SLICE_X2Y57          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.772 r  price_calc0/total_due_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000    11.772    price_calc0/total_due_reg[3]_i_7_n_0
    SLICE_X2Y58          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.991 r  price_calc0/total_due_reg[11]_i_4/O[0]
                         net (fo=1, routed)           0.488    12.479    price_calc0/total_due_reg[11]_i_4_n_7
    SLICE_X3Y56          LUT2 (Prop_lut2_I1_O)        0.295    12.774 r  price_calc0/total_due[7]_i_11/O
                         net (fo=1, routed)           0.000    12.774    price_calc0/total_due[7]_i_11_n_0
    SLICE_X3Y56          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.175 r  price_calc0/total_due_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    13.175    price_calc0/total_due_reg[7]_i_6_n_0
    SLICE_X3Y57          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.509 r  price_calc0/total_due_reg[11]_i_3/O[1]
                         net (fo=1, routed)           0.592    14.102    price_calc0/total_due_reg[11]_i_3_n_6
    SLICE_X4Y56          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.704    14.806 r  price_calc0/total_due_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.806    price_calc0/total_due_reg[7]_i_2_n_0
    SLICE_X4Y57          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.028 r  price_calc0/total_due_reg[11]_i_2/O[0]
                         net (fo=1, routed)           0.581    15.609    price_calc0/C__0[8]
    SLICE_X5Y57          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.723    16.332 r  price_calc0/total_due_reg[11]_i_1/O[1]
                         net (fo=1, routed)           0.000    16.332    price_calc0/total_due0[9]
    SLICE_X5Y57          FDCE                                         r  price_calc0/total_due_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.503    14.874    price_calc0/clk_IBUF_BUFG
    SLICE_X5Y57          FDCE                                         r  price_calc0/total_due_reg[9]/C
                         clock pessimism              0.259    15.133    
                         clock uncertainty           -0.035    15.098    
    SLICE_X5Y57          FDCE (Setup_fdce_C_D)        0.062    15.160    price_calc0/total_due_reg[9]
  -------------------------------------------------------------------
                         required time                         15.160    
                         arrival time                         -16.332    
  -------------------------------------------------------------------
                         slack                                 -1.171    

Slack (VIOLATED) :        -1.014ns  (required time - arrival time)
  Source:                 cart_quantity_reg[8][0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            price_calc0/total_due_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.998ns  (logic 7.096ns (64.519%)  route 3.902ns (35.481%))
  Logic Levels:           17  (CARRY4=12 LUT2=3 LUT4=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.874ns = ( 14.874 - 10.000 ) 
    Source Clock Delay      (SCD):    5.175ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.624     5.175    clk_IBUF_BUFG
    SLICE_X3Y53          FDCE                                         r  cart_quantity_reg[8][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y53          FDCE (Prop_fdce_C_Q)         0.456     5.631 r  cart_quantity_reg[8][0]/Q
                         net (fo=18, routed)          0.515     6.147    price_calc0/cart_quantity_reg[8]__0[0]
    SLICE_X0Y54          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.548     6.695 r  price_calc0/total_due_reg[3]_i_33/O[1]
                         net (fo=1, routed)           0.303     6.998    price_calc0/total_due_reg[3]_i_33_n_6
    SLICE_X2Y54          LUT2 (Prop_lut2_I1_O)        0.303     7.301 r  price_calc0/total_due[3]_i_36/O
                         net (fo=1, routed)           0.000     7.301    price_calc0/total_due[3]_i_36_n_0
    SLICE_X2Y54          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     7.879 r  price_calc0/total_due_reg[3]_i_24/O[2]
                         net (fo=1, routed)           0.559     8.439    price_calc0/total_due_reg[3]_i_24_n_5
    SLICE_X0Y56          LUT2 (Prop_lut2_I1_O)        0.301     8.740 r  price_calc0/total_due[3]_i_32/O
                         net (fo=1, routed)           0.000     8.740    price_calc0/total_due[3]_i_32_n_0
    SLICE_X0Y56          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     9.320 r  price_calc0/total_due_reg[3]_i_18/O[2]
                         net (fo=2, routed)           0.422     9.742    price_calc0/total_due_reg[3]_i_18_n_5
    SLICE_X1Y56          LUT4 (Prop_lut4_I3_O)        0.302    10.044 r  price_calc0/total_due[3]_i_21/O
                         net (fo=1, routed)           0.000    10.044    price_calc0/total_due[3]_i_21_n_0
    SLICE_X1Y56          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.445 r  price_calc0/total_due_reg[3]_i_13/CO[3]
                         net (fo=1, routed)           0.000    10.445    price_calc0/total_due_reg[3]_i_13_n_0
    SLICE_X1Y57          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.667 r  price_calc0/total_due_reg[3]_i_12/O[0]
                         net (fo=2, routed)           0.431    11.097    price_calc0/total_due_reg[3]_i_12_n_7
    SLICE_X2Y57          LUT4 (Prop_lut4_I3_O)        0.299    11.396 r  price_calc0/total_due[3]_i_14/O
                         net (fo=1, routed)           0.000    11.396    price_calc0/total_due[3]_i_14_n_0
    SLICE_X2Y57          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.772 r  price_calc0/total_due_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000    11.772    price_calc0/total_due_reg[3]_i_7_n_0
    SLICE_X2Y58          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.991 r  price_calc0/total_due_reg[11]_i_4/O[0]
                         net (fo=1, routed)           0.488    12.479    price_calc0/total_due_reg[11]_i_4_n_7
    SLICE_X3Y56          LUT2 (Prop_lut2_I1_O)        0.295    12.774 r  price_calc0/total_due[7]_i_11/O
                         net (fo=1, routed)           0.000    12.774    price_calc0/total_due[7]_i_11_n_0
    SLICE_X3Y56          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.175 r  price_calc0/total_due_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    13.175    price_calc0/total_due_reg[7]_i_6_n_0
    SLICE_X3Y57          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.509 r  price_calc0/total_due_reg[11]_i_3/O[1]
                         net (fo=1, routed)           0.592    14.102    price_calc0/total_due_reg[11]_i_3_n_6
    SLICE_X4Y56          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.551    14.653 r  price_calc0/total_due_reg[7]_i_2/O[3]
                         net (fo=1, routed)           0.591    15.244    price_calc0/C__0[7]
    SLICE_X5Y56          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.707    15.951 r  price_calc0/total_due_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.951    price_calc0/total_due_reg[7]_i_1_n_0
    SLICE_X5Y57          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    16.174 r  price_calc0/total_due_reg[11]_i_1/O[0]
                         net (fo=1, routed)           0.000    16.174    price_calc0/total_due0[8]
    SLICE_X5Y57          FDCE                                         r  price_calc0/total_due_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.503    14.874    price_calc0/clk_IBUF_BUFG
    SLICE_X5Y57          FDCE                                         r  price_calc0/total_due_reg[8]/C
                         clock pessimism              0.259    15.133    
                         clock uncertainty           -0.035    15.098    
    SLICE_X5Y57          FDCE (Setup_fdce_C_D)        0.062    15.160    price_calc0/total_due_reg[8]
  -------------------------------------------------------------------
                         required time                         15.160    
                         arrival time                         -16.174    
  -------------------------------------------------------------------
                         slack                                 -1.014    

Slack (VIOLATED) :        -0.637ns  (required time - arrival time)
  Source:                 cart_quantity_reg[8][0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            price_calc0/total_due_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.622ns  (logic 6.720ns (63.263%)  route 3.902ns (36.737%))
  Logic Levels:           16  (CARRY4=11 LUT2=3 LUT4=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.875ns = ( 14.875 - 10.000 ) 
    Source Clock Delay      (SCD):    5.175ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.624     5.175    clk_IBUF_BUFG
    SLICE_X3Y53          FDCE                                         r  cart_quantity_reg[8][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y53          FDCE (Prop_fdce_C_Q)         0.456     5.631 r  cart_quantity_reg[8][0]/Q
                         net (fo=18, routed)          0.515     6.147    price_calc0/cart_quantity_reg[8]__0[0]
    SLICE_X0Y54          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.548     6.695 r  price_calc0/total_due_reg[3]_i_33/O[1]
                         net (fo=1, routed)           0.303     6.998    price_calc0/total_due_reg[3]_i_33_n_6
    SLICE_X2Y54          LUT2 (Prop_lut2_I1_O)        0.303     7.301 r  price_calc0/total_due[3]_i_36/O
                         net (fo=1, routed)           0.000     7.301    price_calc0/total_due[3]_i_36_n_0
    SLICE_X2Y54          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     7.879 r  price_calc0/total_due_reg[3]_i_24/O[2]
                         net (fo=1, routed)           0.559     8.439    price_calc0/total_due_reg[3]_i_24_n_5
    SLICE_X0Y56          LUT2 (Prop_lut2_I1_O)        0.301     8.740 r  price_calc0/total_due[3]_i_32/O
                         net (fo=1, routed)           0.000     8.740    price_calc0/total_due[3]_i_32_n_0
    SLICE_X0Y56          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     9.320 r  price_calc0/total_due_reg[3]_i_18/O[2]
                         net (fo=2, routed)           0.422     9.742    price_calc0/total_due_reg[3]_i_18_n_5
    SLICE_X1Y56          LUT4 (Prop_lut4_I3_O)        0.302    10.044 r  price_calc0/total_due[3]_i_21/O
                         net (fo=1, routed)           0.000    10.044    price_calc0/total_due[3]_i_21_n_0
    SLICE_X1Y56          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.445 r  price_calc0/total_due_reg[3]_i_13/CO[3]
                         net (fo=1, routed)           0.000    10.445    price_calc0/total_due_reg[3]_i_13_n_0
    SLICE_X1Y57          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.667 r  price_calc0/total_due_reg[3]_i_12/O[0]
                         net (fo=2, routed)           0.431    11.097    price_calc0/total_due_reg[3]_i_12_n_7
    SLICE_X2Y57          LUT4 (Prop_lut4_I3_O)        0.299    11.396 r  price_calc0/total_due[3]_i_14/O
                         net (fo=1, routed)           0.000    11.396    price_calc0/total_due[3]_i_14_n_0
    SLICE_X2Y57          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.772 r  price_calc0/total_due_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000    11.772    price_calc0/total_due_reg[3]_i_7_n_0
    SLICE_X2Y58          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.991 r  price_calc0/total_due_reg[11]_i_4/O[0]
                         net (fo=1, routed)           0.488    12.479    price_calc0/total_due_reg[11]_i_4_n_7
    SLICE_X3Y56          LUT2 (Prop_lut2_I1_O)        0.295    12.774 r  price_calc0/total_due[7]_i_11/O
                         net (fo=1, routed)           0.000    12.774    price_calc0/total_due[7]_i_11_n_0
    SLICE_X3Y56          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.175 r  price_calc0/total_due_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    13.175    price_calc0/total_due_reg[7]_i_6_n_0
    SLICE_X3Y57          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.509 r  price_calc0/total_due_reg[11]_i_3/O[1]
                         net (fo=1, routed)           0.592    14.102    price_calc0/total_due_reg[11]_i_3_n_6
    SLICE_X4Y56          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.551    14.653 r  price_calc0/total_due_reg[7]_i_2/O[3]
                         net (fo=1, routed)           0.591    15.244    price_calc0/C__0[7]
    SLICE_X5Y56          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.554    15.798 r  price_calc0/total_due_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.000    15.798    price_calc0/total_due0[7]
    SLICE_X5Y56          FDCE                                         r  price_calc0/total_due_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.504    14.875    price_calc0/clk_IBUF_BUFG
    SLICE_X5Y56          FDCE                                         r  price_calc0/total_due_reg[7]/C
                         clock pessimism              0.259    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X5Y56          FDCE (Setup_fdce_C_D)        0.062    15.161    price_calc0/total_due_reg[7]
  -------------------------------------------------------------------
                         required time                         15.161    
                         arrival time                         -15.798    
  -------------------------------------------------------------------
                         slack                                 -0.637    

Slack (VIOLATED) :        -0.387ns  (required time - arrival time)
  Source:                 cart_quantity_reg[8][0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            price_calc0/total_due_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.373ns  (logic 6.600ns (63.627%)  route 3.773ns (36.373%))
  Logic Levels:           17  (CARRY4=11 LUT2=3 LUT4=3)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.875ns = ( 14.875 - 10.000 ) 
    Source Clock Delay      (SCD):    5.175ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.624     5.175    clk_IBUF_BUFG
    SLICE_X3Y53          FDCE                                         r  cart_quantity_reg[8][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y53          FDCE (Prop_fdce_C_Q)         0.456     5.631 r  cart_quantity_reg[8][0]/Q
                         net (fo=18, routed)          0.515     6.147    price_calc0/cart_quantity_reg[8]__0[0]
    SLICE_X0Y54          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.548     6.695 r  price_calc0/total_due_reg[3]_i_33/O[1]
                         net (fo=1, routed)           0.303     6.998    price_calc0/total_due_reg[3]_i_33_n_6
    SLICE_X2Y54          LUT2 (Prop_lut2_I1_O)        0.303     7.301 r  price_calc0/total_due[3]_i_36/O
                         net (fo=1, routed)           0.000     7.301    price_calc0/total_due[3]_i_36_n_0
    SLICE_X2Y54          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     7.879 r  price_calc0/total_due_reg[3]_i_24/O[2]
                         net (fo=1, routed)           0.559     8.439    price_calc0/total_due_reg[3]_i_24_n_5
    SLICE_X0Y56          LUT2 (Prop_lut2_I1_O)        0.301     8.740 r  price_calc0/total_due[3]_i_32/O
                         net (fo=1, routed)           0.000     8.740    price_calc0/total_due[3]_i_32_n_0
    SLICE_X0Y56          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     9.320 r  price_calc0/total_due_reg[3]_i_18/O[2]
                         net (fo=2, routed)           0.422     9.742    price_calc0/total_due_reg[3]_i_18_n_5
    SLICE_X1Y56          LUT4 (Prop_lut4_I3_O)        0.302    10.044 r  price_calc0/total_due[3]_i_21/O
                         net (fo=1, routed)           0.000    10.044    price_calc0/total_due[3]_i_21_n_0
    SLICE_X1Y56          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.445 r  price_calc0/total_due_reg[3]_i_13/CO[3]
                         net (fo=1, routed)           0.000    10.445    price_calc0/total_due_reg[3]_i_13_n_0
    SLICE_X1Y57          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.667 r  price_calc0/total_due_reg[3]_i_12/O[0]
                         net (fo=2, routed)           0.431    11.097    price_calc0/total_due_reg[3]_i_12_n_7
    SLICE_X2Y57          LUT4 (Prop_lut4_I3_O)        0.299    11.396 r  price_calc0/total_due[3]_i_14/O
                         net (fo=1, routed)           0.000    11.396    price_calc0/total_due[3]_i_14_n_0
    SLICE_X2Y57          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.772 r  price_calc0/total_due_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000    11.772    price_calc0/total_due_reg[3]_i_7_n_0
    SLICE_X2Y58          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.991 r  price_calc0/total_due_reg[11]_i_4/O[0]
                         net (fo=1, routed)           0.488    12.479    price_calc0/total_due_reg[11]_i_4_n_7
    SLICE_X3Y56          LUT2 (Prop_lut2_I1_O)        0.295    12.774 r  price_calc0/total_due[7]_i_11/O
                         net (fo=1, routed)           0.000    12.774    price_calc0/total_due[7]_i_11_n_0
    SLICE_X3Y56          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.175 r  price_calc0/total_due_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    13.175    price_calc0/total_due_reg[7]_i_6_n_0
    SLICE_X3Y57          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.397 r  price_calc0/total_due_reg[11]_i_3/O[0]
                         net (fo=1, routed)           0.571    13.969    price_calc0/total_due_reg[11]_i_3_n_7
    SLICE_X4Y56          LUT4 (Prop_lut4_I3_O)        0.299    14.268 r  price_calc0/total_due[7]_i_8/O
                         net (fo=1, routed)           0.000    14.268    price_calc0/total_due[7]_i_8_n_0
    SLICE_X4Y56          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    14.516 r  price_calc0/total_due_reg[7]_i_2/O[2]
                         net (fo=1, routed)           0.483    14.998    price_calc0/C__0[6]
    SLICE_X5Y56          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.550    15.548 r  price_calc0/total_due_reg[7]_i_1/O[2]
                         net (fo=1, routed)           0.000    15.548    price_calc0/total_due0[6]
    SLICE_X5Y56          FDCE                                         r  price_calc0/total_due_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.504    14.875    price_calc0/clk_IBUF_BUFG
    SLICE_X5Y56          FDCE                                         r  price_calc0/total_due_reg[6]/C
                         clock pessimism              0.259    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X5Y56          FDCE (Setup_fdce_C_D)        0.062    15.161    price_calc0/total_due_reg[6]
  -------------------------------------------------------------------
                         required time                         15.161    
                         arrival time                         -15.548    
  -------------------------------------------------------------------
                         slack                                 -0.387    

Slack (VIOLATED) :        -0.116ns  (required time - arrival time)
  Source:                 cart_quantity_reg[8][0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            price_calc0/total_due_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.101ns  (logic 6.018ns (59.577%)  route 4.083ns (40.423%))
  Logic Levels:           13  (CARRY4=8 LUT2=3 LUT4=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.875ns = ( 14.875 - 10.000 ) 
    Source Clock Delay      (SCD):    5.175ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.624     5.175    clk_IBUF_BUFG
    SLICE_X3Y53          FDCE                                         r  cart_quantity_reg[8][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y53          FDCE (Prop_fdce_C_Q)         0.456     5.631 r  cart_quantity_reg[8][0]/Q
                         net (fo=18, routed)          0.515     6.147    price_calc0/cart_quantity_reg[8]__0[0]
    SLICE_X0Y54          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.371     6.518 r  price_calc0/total_due_reg[3]_i_33/O[0]
                         net (fo=1, routed)           0.459     6.977    price_calc0/total_due_reg[3]_i_33_n_7
    SLICE_X2Y54          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.726     7.703 r  price_calc0/total_due_reg[3]_i_24/O[1]
                         net (fo=1, routed)           0.457     8.159    price_calc0/total_due_reg[3]_i_24_n_6
    SLICE_X0Y56          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.553     8.712 r  price_calc0/total_due_reg[3]_i_18/O[0]
                         net (fo=1, routed)           0.589     9.301    price_calc0/total_due_reg[3]_i_18_n_7
    SLICE_X1Y56          LUT2 (Prop_lut2_I1_O)        0.299     9.600 r  price_calc0/total_due[3]_i_23/O
                         net (fo=1, routed)           0.000     9.600    price_calc0/total_due[3]_i_23_n_0
    SLICE_X1Y56          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    10.180 r  price_calc0/total_due_reg[3]_i_13/O[2]
                         net (fo=1, routed)           0.434    10.614    price_calc0/total_due_reg[3]_i_13_n_5
    SLICE_X2Y57          LUT2 (Prop_lut2_I1_O)        0.302    10.916 r  price_calc0/total_due[3]_i_16/O
                         net (fo=1, routed)           0.000    10.916    price_calc0/total_due[3]_i_16_n_0
    SLICE_X2Y57          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    11.494 r  price_calc0/total_due_reg[3]_i_7/O[2]
                         net (fo=1, routed)           0.410    11.903    price_calc0/total_due_reg[3]_i_7_n_5
    SLICE_X3Y56          LUT2 (Prop_lut2_I1_O)        0.301    12.204 r  price_calc0/total_due[7]_i_13/O
                         net (fo=1, routed)           0.000    12.204    price_calc0/total_due[7]_i_13_n_0
    SLICE_X3Y56          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.784 r  price_calc0/total_due_reg[7]_i_6/O[2]
                         net (fo=1, routed)           0.583    13.368    price_calc0/total_due_reg[7]_i_6_n_5
    SLICE_X4Y56          LUT4 (Prop_lut4_I3_O)        0.302    13.670 r  price_calc0/total_due[7]_i_10/O
                         net (fo=1, routed)           0.000    13.670    price_calc0/total_due[7]_i_10_n_0
    SLICE_X4Y56          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    13.917 r  price_calc0/total_due_reg[7]_i_2/O[0]
                         net (fo=2, routed)           0.637    14.554    price_calc0/C__0[4]
    SLICE_X5Y56          LUT4 (Prop_lut4_I3_O)        0.299    14.853 r  price_calc0/total_due[7]_i_4/O
                         net (fo=1, routed)           0.000    14.853    price_calc0/total_due[7]_i_4_n_0
    SLICE_X5Y56          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    15.277 r  price_calc0/total_due_reg[7]_i_1/O[1]
                         net (fo=1, routed)           0.000    15.277    price_calc0/total_due0[5]
    SLICE_X5Y56          FDCE                                         r  price_calc0/total_due_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.504    14.875    price_calc0/clk_IBUF_BUFG
    SLICE_X5Y56          FDCE                                         r  price_calc0/total_due_reg[5]/C
                         clock pessimism              0.259    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X5Y56          FDCE (Setup_fdce_C_D)        0.062    15.161    price_calc0/total_due_reg[5]
  -------------------------------------------------------------------
                         required time                         15.161    
                         arrival time                         -15.277    
  -------------------------------------------------------------------
                         slack                                 -0.116    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 pixel_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram0/RAM_reg_1/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.550ns  (logic 0.164ns (29.835%)  route 0.386ns (70.165%))
  Logic Levels:           0  
  Clock Path Skew:        0.306ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.568     1.481    clk_IBUF_BUFG
    SLICE_X8Y44          FDRE                                         r  pixel_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y44          FDRE (Prop_fdre_C_Q)         0.164     1.645 r  pixel_addr_reg[0]/Q
                         net (fo=2, routed)           0.386     2.031    ram0/Q[0]
    RAMB18_X0Y20         RAMB18E1                                     r  ram0/RAM_reg_1/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.874     2.032    ram0/clk_IBUF_BUFG
    RAMB18_X0Y20         RAMB18E1                                     r  ram0/RAM_reg_1/CLKARDCLK
                         clock pessimism             -0.245     1.788    
    RAMB18_X0Y20         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[2])
                                                      0.183     1.971    ram0/RAM_reg_1
  -------------------------------------------------------------------
                         required time                         -1.971    
                         arrival time                           2.031    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 pixel_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram0/RAM_reg_1/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.164ns (31.206%)  route 0.362ns (68.794%))
  Logic Levels:           0  
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.595     1.508    clk_IBUF_BUFG
    SLICE_X6Y45          FDRE                                         r  pixel_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y45          FDRE (Prop_fdre_C_Q)         0.164     1.672 r  pixel_addr_reg[5]/Q
                         net (fo=2, routed)           0.362     2.034    ram0/Q[5]
    RAMB18_X0Y20         RAMB18E1                                     r  ram0/RAM_reg_1/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.874     2.032    ram0/clk_IBUF_BUFG
    RAMB18_X0Y20         RAMB18E1                                     r  ram0/RAM_reg_1/CLKARDCLK
                         clock pessimism             -0.245     1.788    
    RAMB18_X0Y20         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     1.971    ram0/RAM_reg_1
  -------------------------------------------------------------------
                         required time                         -1.971    
                         arrival time                           2.034    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 pixel_addr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram0/RAM_reg_1/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.529ns  (logic 0.164ns (31.013%)  route 0.365ns (68.987%))
  Logic Levels:           0  
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.595     1.508    clk_IBUF_BUFG
    SLICE_X6Y46          FDRE                                         r  pixel_addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y46          FDRE (Prop_fdre_C_Q)         0.164     1.672 r  pixel_addr_reg[8]/Q
                         net (fo=2, routed)           0.365     2.037    ram0/Q[8]
    RAMB18_X0Y20         RAMB18E1                                     r  ram0/RAM_reg_1/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.874     2.032    ram0/clk_IBUF_BUFG
    RAMB18_X0Y20         RAMB18E1                                     r  ram0/RAM_reg_1/CLKARDCLK
                         clock pessimism             -0.245     1.788    
    RAMB18_X0Y20         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     1.971    ram0/RAM_reg_1
  -------------------------------------------------------------------
                         required time                         -1.971    
                         arrival time                           2.037    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 coin_addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram_coin10/RAM_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.141ns (39.505%)  route 0.216ns (60.495%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.567     1.480    clk_IBUF_BUFG
    SLICE_X9Y41          FDRE                                         r  coin_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y41          FDRE (Prop_fdre_C_Q)         0.141     1.621 r  coin_addr_reg[6]/Q
                         net (fo=3, routed)           0.216     1.837    ram_coin10/Q[6]
    RAMB18_X0Y16         RAMB18E1                                     r  ram_coin10/RAM_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.880     2.038    ram_coin10/clk_IBUF_BUFG
    RAMB18_X0Y16         RAMB18E1                                     r  ram_coin10/RAM_reg/CLKARDCLK
                         clock pessimism             -0.499     1.540    
    RAMB18_X0Y16         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     1.723    ram_coin10/RAM_reg
  -------------------------------------------------------------------
                         required time                         -1.723    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 pixel_addr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram0/RAM_reg_1/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.577ns  (logic 0.164ns (28.403%)  route 0.413ns (71.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.595     1.508    clk_IBUF_BUFG
    SLICE_X6Y46          FDRE                                         r  pixel_addr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y46          FDRE (Prop_fdre_C_Q)         0.164     1.672 r  pixel_addr_reg[10]/Q
                         net (fo=2, routed)           0.413     2.086    ram0/Q[10]
    RAMB18_X0Y20         RAMB18E1                                     r  ram0/RAM_reg_1/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.874     2.032    ram0/clk_IBUF_BUFG
    RAMB18_X0Y20         RAMB18E1                                     r  ram0/RAM_reg_1/CLKARDCLK
                         clock pessimism             -0.245     1.788    
    RAMB18_X0Y20         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     1.971    ram0/RAM_reg_1
  -------------------------------------------------------------------
                         required time                         -1.971    
                         arrival time                           2.086    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 pixel_addr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram0/RAM_reg_1/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.579ns  (logic 0.164ns (28.305%)  route 0.415ns (71.695%))
  Logic Levels:           0  
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.595     1.508    clk_IBUF_BUFG
    SLICE_X6Y46          FDRE                                         r  pixel_addr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y46          FDRE (Prop_fdre_C_Q)         0.164     1.672 r  pixel_addr_reg[9]/Q
                         net (fo=2, routed)           0.415     2.088    ram0/Q[9]
    RAMB18_X0Y20         RAMB18E1                                     r  ram0/RAM_reg_1/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.874     2.032    ram0/clk_IBUF_BUFG
    RAMB18_X0Y20         RAMB18E1                                     r  ram0/RAM_reg_1/CLKARDCLK
                         clock pessimism             -0.245     1.788    
    RAMB18_X0Y20         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183     1.971    ram0/RAM_reg_1
  -------------------------------------------------------------------
                         required time                         -1.971    
                         arrival time                           2.088    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 coin_addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram_coin10/RAM_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.141ns (38.789%)  route 0.223ns (61.211%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.567     1.480    clk_IBUF_BUFG
    SLICE_X9Y41          FDRE                                         r  coin_addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y41          FDRE (Prop_fdre_C_Q)         0.141     1.621 r  coin_addr_reg[7]/Q
                         net (fo=3, routed)           0.223     1.844    ram_coin10/Q[7]
    RAMB18_X0Y16         RAMB18E1                                     r  ram_coin10/RAM_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.880     2.038    ram_coin10/clk_IBUF_BUFG
    RAMB18_X0Y16         RAMB18E1                                     r  ram_coin10/RAM_reg/CLKARDCLK
                         clock pessimism             -0.499     1.540    
    RAMB18_X0Y16         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183     1.723    ram_coin10/RAM_reg
  -------------------------------------------------------------------
                         required time                         -1.723    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 pixel_addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram0/RAM_reg_1/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.164ns (28.032%)  route 0.421ns (71.968%))
  Logic Levels:           0  
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.595     1.508    clk_IBUF_BUFG
    SLICE_X6Y46          FDRE                                         r  pixel_addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y46          FDRE (Prop_fdre_C_Q)         0.164     1.672 r  pixel_addr_reg[7]/Q
                         net (fo=2, routed)           0.421     2.093    ram0/Q[7]
    RAMB18_X0Y20         RAMB18E1                                     r  ram0/RAM_reg_1/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.874     2.032    ram0/clk_IBUF_BUFG
    RAMB18_X0Y20         RAMB18E1                                     r  ram0/RAM_reg_1/CLKARDCLK
                         clock pessimism             -0.245     1.788    
    RAMB18_X0Y20         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     1.971    ram0/RAM_reg_1
  -------------------------------------------------------------------
                         required time                         -1.971    
                         arrival time                           2.093    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 coin_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram_coin1/RAM_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.164ns (41.828%)  route 0.228ns (58.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.566     1.479    clk_IBUF_BUFG
    SLICE_X10Y39         FDRE                                         r  coin_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y39         FDRE (Prop_fdre_C_Q)         0.164     1.643 r  coin_addr_reg[2]/Q
                         net (fo=3, routed)           0.228     1.871    ram_coin1/Q[2]
    RAMB18_X0Y14         RAMB18E1                                     r  ram_coin1/RAM_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.878     2.036    ram_coin1/clk_IBUF_BUFG
    RAMB18_X0Y14         RAMB18E1                                     r  ram_coin1/RAM_reg/CLKARDCLK
                         clock pessimism             -0.479     1.558    
    RAMB18_X0Y14         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     1.741    ram_coin1/RAM_reg
  -------------------------------------------------------------------
                         required time                         -1.741    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 coin_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram_coin5/RAM_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.164ns (41.828%)  route 0.228ns (58.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.566     1.479    clk_IBUF_BUFG
    SLICE_X10Y39         FDRE                                         r  coin_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y39         FDRE (Prop_fdre_C_Q)         0.164     1.643 r  coin_addr_reg[2]/Q
                         net (fo=3, routed)           0.228     1.871    ram_coin5/Q[2]
    RAMB18_X0Y15         RAMB18E1                                     r  ram_coin5/RAM_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.878     2.036    ram_coin5/clk_IBUF_BUFG
    RAMB18_X0Y15         RAMB18E1                                     r  ram_coin5/RAM_reg/CLKARDCLK
                         clock pessimism             -0.479     1.558    
    RAMB18_X0Y15         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     1.741    ram_coin5/RAM_reg
  -------------------------------------------------------------------
                         required time                         -1.741    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.131    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y24  change_text_render0/char_rom/BRAM_PC_VGA_0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y22  coin_count_disp0/char_rom/BRAM_PC_VGA_0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y25  paid_text_render0/char_rom/BRAM_PC_VGA_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y9   ram0/RAM_reg_0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y20  ram0/RAM_reg_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y14  ram_coin1/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y16  ram_coin10/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y15  ram_coin5/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y17  ram_selectbox/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y23  text_render0/char_rom/BRAM_PC_VGA_0/CLKARDCLK
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X5Y54   btn2_d_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X5Y54   btn2_d_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X3Y54   cart_quantity_reg[0][0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X3Y54   cart_quantity_reg[0][0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X3Y54   cart_quantity_reg[0][1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X3Y54   cart_quantity_reg[0][1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y54   cart_quantity_reg[0][2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y54   cart_quantity_reg[0][2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X4Y54   cart_quantity_reg[1][0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X4Y54   cart_quantity_reg[1][0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X5Y54   btn2_d_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X5Y54   btn2_d_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X3Y54   cart_quantity_reg[0][0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X3Y54   cart_quantity_reg[0][0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X3Y54   cart_quantity_reg[0][1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X3Y54   cart_quantity_reg[0][1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y54   cart_quantity_reg[0][2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y54   cart_quantity_reg[0][2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X4Y54   cart_quantity_reg[1][0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X4Y54   cart_quantity_reg[1][0]/C



---------------------------------------------------------------------------------------------------
From Clock:  vga_clk_gen
  To Clock:  vga_clk_gen

Setup :            0  Failing Endpoints,  Worst Slack       13.854ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.854ns  (required time - arrival time)
  Source:                 vs0/mod2_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vs0/v_count_reg_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             vga_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (vga_clk_gen rise@20.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        5.423ns  (logic 0.766ns (14.124%)  route 4.657ns (85.876%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.076ns = ( 26.076 - 20.000 ) 
    Source Clock Delay      (SCD):    6.638ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.567     5.119    clk_divider0/clk_IBUF_BUFG
    SLICE_X14Y37         FDRE (Prop_fdre_C_Q)         0.518     5.637 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          1.001     6.638    vs0/CLK
    SLICE_X6Y42          FDRE                                         r  vs0/mod2_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y42          FDRE (Prop_fdre_C_Q)         0.518     7.156 r  vs0/mod2_reg_reg/Q
                         net (fo=25, routed)          2.764     9.919    vs0/pixel_tick
    SLICE_X8Y48          LUT6 (Prop_lut6_I4_O)        0.124    10.043 r  vs0/v_count_reg[9]_i_4/O
                         net (fo=1, routed)           0.639    10.682    vs0/v_count_reg[9]_i_4_n_0
    SLICE_X10Y48         LUT6 (Prop_lut6_I1_O)        0.124    10.806 r  vs0/v_count_reg[9]_i_1/O
                         net (fo=10, routed)          1.255    12.061    vs0/v_count_reg[9]_i_1_n_0
    SLICE_X8Y48          FDRE                                         r  vs0/v_count_reg_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_gen rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.449    24.821    clk_divider0/clk_IBUF_BUFG
    SLICE_X14Y37         FDRE (Prop_fdre_C_Q)         0.418    25.239 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.837    26.076    vs0/CLK
    SLICE_X8Y48          FDRE                                         r  vs0/v_count_reg_reg[1]/C
                         clock pessimism              0.398    26.474    
                         clock uncertainty           -0.035    26.439    
    SLICE_X8Y48          FDRE (Setup_fdre_C_R)       -0.524    25.915    vs0/v_count_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         25.915    
                         arrival time                         -12.061    
  -------------------------------------------------------------------
                         slack                                 13.854    

Slack (MET) :             13.854ns  (required time - arrival time)
  Source:                 vs0/mod2_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vs0/v_count_reg_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             vga_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (vga_clk_gen rise@20.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        5.423ns  (logic 0.766ns (14.124%)  route 4.657ns (85.876%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.076ns = ( 26.076 - 20.000 ) 
    Source Clock Delay      (SCD):    6.638ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.567     5.119    clk_divider0/clk_IBUF_BUFG
    SLICE_X14Y37         FDRE (Prop_fdre_C_Q)         0.518     5.637 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          1.001     6.638    vs0/CLK
    SLICE_X6Y42          FDRE                                         r  vs0/mod2_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y42          FDRE (Prop_fdre_C_Q)         0.518     7.156 r  vs0/mod2_reg_reg/Q
                         net (fo=25, routed)          2.764     9.919    vs0/pixel_tick
    SLICE_X8Y48          LUT6 (Prop_lut6_I4_O)        0.124    10.043 r  vs0/v_count_reg[9]_i_4/O
                         net (fo=1, routed)           0.639    10.682    vs0/v_count_reg[9]_i_4_n_0
    SLICE_X10Y48         LUT6 (Prop_lut6_I1_O)        0.124    10.806 r  vs0/v_count_reg[9]_i_1/O
                         net (fo=10, routed)          1.255    12.061    vs0/v_count_reg[9]_i_1_n_0
    SLICE_X8Y48          FDRE                                         r  vs0/v_count_reg_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_gen rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.449    24.821    clk_divider0/clk_IBUF_BUFG
    SLICE_X14Y37         FDRE (Prop_fdre_C_Q)         0.418    25.239 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.837    26.076    vs0/CLK
    SLICE_X8Y48          FDRE                                         r  vs0/v_count_reg_reg[7]/C
                         clock pessimism              0.398    26.474    
                         clock uncertainty           -0.035    26.439    
    SLICE_X8Y48          FDRE (Setup_fdre_C_R)       -0.524    25.915    vs0/v_count_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         25.915    
                         arrival time                         -12.061    
  -------------------------------------------------------------------
                         slack                                 13.854    

Slack (MET) :             13.854ns  (required time - arrival time)
  Source:                 vs0/mod2_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vs0/v_count_reg_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             vga_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (vga_clk_gen rise@20.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        5.423ns  (logic 0.766ns (14.124%)  route 4.657ns (85.876%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.076ns = ( 26.076 - 20.000 ) 
    Source Clock Delay      (SCD):    6.638ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.567     5.119    clk_divider0/clk_IBUF_BUFG
    SLICE_X14Y37         FDRE (Prop_fdre_C_Q)         0.518     5.637 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          1.001     6.638    vs0/CLK
    SLICE_X6Y42          FDRE                                         r  vs0/mod2_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y42          FDRE (Prop_fdre_C_Q)         0.518     7.156 r  vs0/mod2_reg_reg/Q
                         net (fo=25, routed)          2.764     9.919    vs0/pixel_tick
    SLICE_X8Y48          LUT6 (Prop_lut6_I4_O)        0.124    10.043 r  vs0/v_count_reg[9]_i_4/O
                         net (fo=1, routed)           0.639    10.682    vs0/v_count_reg[9]_i_4_n_0
    SLICE_X10Y48         LUT6 (Prop_lut6_I1_O)        0.124    10.806 r  vs0/v_count_reg[9]_i_1/O
                         net (fo=10, routed)          1.255    12.061    vs0/v_count_reg[9]_i_1_n_0
    SLICE_X8Y48          FDRE                                         r  vs0/v_count_reg_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_gen rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.449    24.821    clk_divider0/clk_IBUF_BUFG
    SLICE_X14Y37         FDRE (Prop_fdre_C_Q)         0.418    25.239 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.837    26.076    vs0/CLK
    SLICE_X8Y48          FDRE                                         r  vs0/v_count_reg_reg[8]/C
                         clock pessimism              0.398    26.474    
                         clock uncertainty           -0.035    26.439    
    SLICE_X8Y48          FDRE (Setup_fdre_C_R)       -0.524    25.915    vs0/v_count_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         25.915    
                         arrival time                         -12.061    
  -------------------------------------------------------------------
                         slack                                 13.854    

Slack (MET) :             14.061ns  (required time - arrival time)
  Source:                 vs0/mod2_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vs0/v_count_reg_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             vga_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (vga_clk_gen rise@20.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        5.494ns  (logic 0.766ns (13.942%)  route 4.728ns (86.058%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.259ns = ( 26.259 - 20.000 ) 
    Source Clock Delay      (SCD):    6.638ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.567     5.119    clk_divider0/clk_IBUF_BUFG
    SLICE_X14Y37         FDRE (Prop_fdre_C_Q)         0.518     5.637 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          1.001     6.638    vs0/CLK
    SLICE_X6Y42          FDRE                                         r  vs0/mod2_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y42          FDRE (Prop_fdre_C_Q)         0.518     7.156 r  vs0/mod2_reg_reg/Q
                         net (fo=25, routed)          2.764     9.919    vs0/pixel_tick
    SLICE_X8Y48          LUT6 (Prop_lut6_I4_O)        0.124    10.043 r  vs0/v_count_reg[9]_i_4/O
                         net (fo=1, routed)           0.639    10.682    vs0/v_count_reg[9]_i_4_n_0
    SLICE_X10Y48         LUT6 (Prop_lut6_I1_O)        0.124    10.806 r  vs0/v_count_reg[9]_i_1/O
                         net (fo=10, routed)          1.325    12.132    vs0/v_count_reg[9]_i_1_n_0
    SLICE_X7Y47          FDRE                                         r  vs0/v_count_reg_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_gen rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.449    24.821    clk_divider0/clk_IBUF_BUFG
    SLICE_X14Y37         FDRE (Prop_fdre_C_Q)         0.418    25.239 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          1.020    26.259    vs0/CLK
    SLICE_X7Y47          FDRE                                         r  vs0/v_count_reg_reg[5]/C
                         clock pessimism              0.398    26.657    
                         clock uncertainty           -0.035    26.622    
    SLICE_X7Y47          FDRE (Setup_fdre_C_R)       -0.429    26.193    vs0/v_count_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         26.193    
                         arrival time                         -12.132    
  -------------------------------------------------------------------
                         slack                                 14.061    

Slack (MET) :             14.061ns  (required time - arrival time)
  Source:                 vs0/mod2_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vs0/v_count_reg_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             vga_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (vga_clk_gen rise@20.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        5.494ns  (logic 0.766ns (13.942%)  route 4.728ns (86.058%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.259ns = ( 26.259 - 20.000 ) 
    Source Clock Delay      (SCD):    6.638ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.567     5.119    clk_divider0/clk_IBUF_BUFG
    SLICE_X14Y37         FDRE (Prop_fdre_C_Q)         0.518     5.637 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          1.001     6.638    vs0/CLK
    SLICE_X6Y42          FDRE                                         r  vs0/mod2_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y42          FDRE (Prop_fdre_C_Q)         0.518     7.156 r  vs0/mod2_reg_reg/Q
                         net (fo=25, routed)          2.764     9.919    vs0/pixel_tick
    SLICE_X8Y48          LUT6 (Prop_lut6_I4_O)        0.124    10.043 r  vs0/v_count_reg[9]_i_4/O
                         net (fo=1, routed)           0.639    10.682    vs0/v_count_reg[9]_i_4_n_0
    SLICE_X10Y48         LUT6 (Prop_lut6_I1_O)        0.124    10.806 r  vs0/v_count_reg[9]_i_1/O
                         net (fo=10, routed)          1.325    12.132    vs0/v_count_reg[9]_i_1_n_0
    SLICE_X7Y47          FDRE                                         r  vs0/v_count_reg_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_gen rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.449    24.821    clk_divider0/clk_IBUF_BUFG
    SLICE_X14Y37         FDRE (Prop_fdre_C_Q)         0.418    25.239 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          1.020    26.259    vs0/CLK
    SLICE_X7Y47          FDRE                                         r  vs0/v_count_reg_reg[6]/C
                         clock pessimism              0.398    26.657    
                         clock uncertainty           -0.035    26.622    
    SLICE_X7Y47          FDRE (Setup_fdre_C_R)       -0.429    26.193    vs0/v_count_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         26.193    
                         arrival time                         -12.132    
  -------------------------------------------------------------------
                         slack                                 14.061    

Slack (MET) :             14.061ns  (required time - arrival time)
  Source:                 vs0/mod2_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vs0/v_count_reg_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             vga_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (vga_clk_gen rise@20.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        5.494ns  (logic 0.766ns (13.942%)  route 4.728ns (86.058%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.259ns = ( 26.259 - 20.000 ) 
    Source Clock Delay      (SCD):    6.638ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.567     5.119    clk_divider0/clk_IBUF_BUFG
    SLICE_X14Y37         FDRE (Prop_fdre_C_Q)         0.518     5.637 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          1.001     6.638    vs0/CLK
    SLICE_X6Y42          FDRE                                         r  vs0/mod2_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y42          FDRE (Prop_fdre_C_Q)         0.518     7.156 r  vs0/mod2_reg_reg/Q
                         net (fo=25, routed)          2.764     9.919    vs0/pixel_tick
    SLICE_X8Y48          LUT6 (Prop_lut6_I4_O)        0.124    10.043 r  vs0/v_count_reg[9]_i_4/O
                         net (fo=1, routed)           0.639    10.682    vs0/v_count_reg[9]_i_4_n_0
    SLICE_X10Y48         LUT6 (Prop_lut6_I1_O)        0.124    10.806 r  vs0/v_count_reg[9]_i_1/O
                         net (fo=10, routed)          1.325    12.132    vs0/v_count_reg[9]_i_1_n_0
    SLICE_X7Y47          FDRE                                         r  vs0/v_count_reg_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_gen rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.449    24.821    clk_divider0/clk_IBUF_BUFG
    SLICE_X14Y37         FDRE (Prop_fdre_C_Q)         0.418    25.239 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          1.020    26.259    vs0/CLK
    SLICE_X7Y47          FDRE                                         r  vs0/v_count_reg_reg[9]/C
                         clock pessimism              0.398    26.657    
                         clock uncertainty           -0.035    26.622    
    SLICE_X7Y47          FDRE (Setup_fdre_C_R)       -0.429    26.193    vs0/v_count_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         26.193    
                         arrival time                         -12.132    
  -------------------------------------------------------------------
                         slack                                 14.061    

Slack (MET) :             14.105ns  (required time - arrival time)
  Source:                 vs0/mod2_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vs0/v_count_reg_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             vga_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (vga_clk_gen rise@20.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        5.352ns  (logic 0.766ns (14.312%)  route 4.586ns (85.688%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.137ns = ( 26.137 - 20.000 ) 
    Source Clock Delay      (SCD):    6.638ns
    Clock Pessimism Removal (CPR):    0.422ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.567     5.119    clk_divider0/clk_IBUF_BUFG
    SLICE_X14Y37         FDRE (Prop_fdre_C_Q)         0.518     5.637 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          1.001     6.638    vs0/CLK
    SLICE_X6Y42          FDRE                                         r  vs0/mod2_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y42          FDRE (Prop_fdre_C_Q)         0.518     7.156 r  vs0/mod2_reg_reg/Q
                         net (fo=25, routed)          2.764     9.919    vs0/pixel_tick
    SLICE_X8Y48          LUT6 (Prop_lut6_I4_O)        0.124    10.043 r  vs0/v_count_reg[9]_i_4/O
                         net (fo=1, routed)           0.639    10.682    vs0/v_count_reg[9]_i_4_n_0
    SLICE_X10Y48         LUT6 (Prop_lut6_I1_O)        0.124    10.806 r  vs0/v_count_reg[9]_i_1/O
                         net (fo=10, routed)          1.183    11.990    vs0/v_count_reg[9]_i_1_n_0
    SLICE_X7Y46          FDRE                                         r  vs0/v_count_reg_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_gen rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.449    24.821    clk_divider0/clk_IBUF_BUFG
    SLICE_X14Y37         FDRE (Prop_fdre_C_Q)         0.418    25.239 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.898    26.137    vs0/CLK
    SLICE_X7Y46          FDRE                                         r  vs0/v_count_reg_reg[3]/C
                         clock pessimism              0.422    26.559    
                         clock uncertainty           -0.035    26.523    
    SLICE_X7Y46          FDRE (Setup_fdre_C_R)       -0.429    26.094    vs0/v_count_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         26.094    
                         arrival time                         -11.990    
  -------------------------------------------------------------------
                         slack                                 14.105    

Slack (MET) :             14.256ns  (required time - arrival time)
  Source:                 vs0/mod2_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vs0/v_count_reg_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             vga_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (vga_clk_gen rise@20.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        5.133ns  (logic 0.766ns (14.924%)  route 4.367ns (85.076%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.187ns = ( 26.187 - 20.000 ) 
    Source Clock Delay      (SCD):    6.638ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.567     5.119    clk_divider0/clk_IBUF_BUFG
    SLICE_X14Y37         FDRE (Prop_fdre_C_Q)         0.518     5.637 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          1.001     6.638    vs0/CLK
    SLICE_X6Y42          FDRE                                         r  vs0/mod2_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y42          FDRE (Prop_fdre_C_Q)         0.518     7.156 r  vs0/mod2_reg_reg/Q
                         net (fo=25, routed)          2.764     9.919    vs0/pixel_tick
    SLICE_X8Y48          LUT6 (Prop_lut6_I4_O)        0.124    10.043 r  vs0/v_count_reg[9]_i_4/O
                         net (fo=1, routed)           0.639    10.682    vs0/v_count_reg[9]_i_4_n_0
    SLICE_X10Y48         LUT6 (Prop_lut6_I1_O)        0.124    10.806 r  vs0/v_count_reg[9]_i_1/O
                         net (fo=10, routed)          0.964    11.770    vs0/v_count_reg[9]_i_1_n_0
    SLICE_X8Y47          FDRE                                         r  vs0/v_count_reg_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_gen rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.449    24.821    clk_divider0/clk_IBUF_BUFG
    SLICE_X14Y37         FDRE (Prop_fdre_C_Q)         0.418    25.239 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.949    26.187    vs0/CLK
    SLICE_X8Y47          FDRE                                         r  vs0/v_count_reg_reg[2]/C
                         clock pessimism              0.398    26.585    
                         clock uncertainty           -0.035    26.550    
    SLICE_X8Y47          FDRE (Setup_fdre_C_R)       -0.524    26.026    vs0/v_count_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         26.026    
                         arrival time                         -11.770    
  -------------------------------------------------------------------
                         slack                                 14.256    

Slack (MET) :             14.256ns  (required time - arrival time)
  Source:                 vs0/mod2_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vs0/v_count_reg_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             vga_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (vga_clk_gen rise@20.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        5.133ns  (logic 0.766ns (14.924%)  route 4.367ns (85.076%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.187ns = ( 26.187 - 20.000 ) 
    Source Clock Delay      (SCD):    6.638ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.567     5.119    clk_divider0/clk_IBUF_BUFG
    SLICE_X14Y37         FDRE (Prop_fdre_C_Q)         0.518     5.637 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          1.001     6.638    vs0/CLK
    SLICE_X6Y42          FDRE                                         r  vs0/mod2_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y42          FDRE (Prop_fdre_C_Q)         0.518     7.156 r  vs0/mod2_reg_reg/Q
                         net (fo=25, routed)          2.764     9.919    vs0/pixel_tick
    SLICE_X8Y48          LUT6 (Prop_lut6_I4_O)        0.124    10.043 r  vs0/v_count_reg[9]_i_4/O
                         net (fo=1, routed)           0.639    10.682    vs0/v_count_reg[9]_i_4_n_0
    SLICE_X10Y48         LUT6 (Prop_lut6_I1_O)        0.124    10.806 r  vs0/v_count_reg[9]_i_1/O
                         net (fo=10, routed)          0.964    11.770    vs0/v_count_reg[9]_i_1_n_0
    SLICE_X8Y47          FDRE                                         r  vs0/v_count_reg_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_gen rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.449    24.821    clk_divider0/clk_IBUF_BUFG
    SLICE_X14Y37         FDRE (Prop_fdre_C_Q)         0.418    25.239 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.949    26.187    vs0/CLK
    SLICE_X8Y47          FDRE                                         r  vs0/v_count_reg_reg[4]/C
                         clock pessimism              0.398    26.585    
                         clock uncertainty           -0.035    26.550    
    SLICE_X8Y47          FDRE (Setup_fdre_C_R)       -0.524    26.026    vs0/v_count_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         26.026    
                         arrival time                         -11.770    
  -------------------------------------------------------------------
                         slack                                 14.256    

Slack (MET) :             14.337ns  (required time - arrival time)
  Source:                 vs0/h_count_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vs0/h_count_reg_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             vga_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (vga_clk_gen rise@20.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        4.837ns  (logic 0.890ns (18.398%)  route 3.947ns (81.602%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.361ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.189ns = ( 26.189 - 20.000 ) 
    Source Clock Delay      (SCD):    6.948ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.567     5.119    clk_divider0/clk_IBUF_BUFG
    SLICE_X14Y37         FDRE (Prop_fdre_C_Q)         0.518     5.637 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          1.311     6.948    vs0/CLK
    SLICE_X6Y49          FDRE                                         r  vs0/h_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y49          FDRE (Prop_fdre_C_Q)         0.518     7.466 f  vs0/h_count_reg_reg[6]/Q
                         net (fo=80, routed)          1.553     9.019    vs0/h_count_reg_reg[9]_0[4]
    SLICE_X8Y56          LUT2 (Prop_lut2_I1_O)        0.124     9.143 f  vs0/v_count_reg[9]_i_6/O
                         net (fo=2, routed)           1.286    10.429    vs0/v_count_reg[9]_i_6_n_0
    SLICE_X8Y48          LUT6 (Prop_lut6_I0_O)        0.124    10.553 r  vs0/v_count_reg[9]_i_2/O
                         net (fo=11, routed)          0.520    11.073    vs0/v_count_reg[9]_i_2_n_0
    SLICE_X7Y48          LUT2 (Prop_lut2_I0_O)        0.124    11.197 r  vs0/h_count_reg[9]_i_1/O
                         net (fo=10, routed)          0.589    11.785    vs0/h_count_reg[9]_i_1_n_0
    SLICE_X4Y49          FDRE                                         r  vs0/h_count_reg_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_gen rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.449    24.821    clk_divider0/clk_IBUF_BUFG
    SLICE_X14Y37         FDRE (Prop_fdre_C_Q)         0.418    25.239 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.950    26.189    vs0/CLK
    SLICE_X4Y49          FDRE                                         r  vs0/h_count_reg_reg[2]/C
                         clock pessimism              0.398    26.587    
                         clock uncertainty           -0.035    26.552    
    SLICE_X4Y49          FDRE (Setup_fdre_C_R)       -0.429    26.123    vs0/h_count_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         26.123    
                         arrival time                         -11.785    
  -------------------------------------------------------------------
                         slack                                 14.337    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 vs0/mod2_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vs0/mod2_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             vga_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_gen rise@0.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.737ns
    Source Clock Delay      (SCD):    2.130ns
    Clock Pessimism Removal (CPR):    0.607ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.565     1.478    clk_divider0/clk_IBUF_BUFG
    SLICE_X14Y37         FDRE (Prop_fdre_C_Q)         0.164     1.642 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.488     2.130    vs0/CLK
    SLICE_X6Y42          FDRE                                         r  vs0/mod2_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y42          FDRE (Prop_fdre_C_Q)         0.164     2.294 f  vs0/mod2_reg_reg/Q
                         net (fo=25, routed)          0.175     2.469    vs0/pixel_tick
    SLICE_X6Y42          LUT2 (Prop_lut2_I0_O)        0.045     2.514 r  vs0/mod2_reg_i_1/O
                         net (fo=1, routed)           0.000     2.514    vs0/mod2_reg_i_1_n_0
    SLICE_X6Y42          FDRE                                         r  vs0/mod2_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.834     1.992    clk_divider0/clk_IBUF_BUFG
    SLICE_X14Y37         FDRE (Prop_fdre_C_Q)         0.204     2.196 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.541     2.737    vs0/CLK
    SLICE_X6Y42          FDRE                                         r  vs0/mod2_reg_reg/C
                         clock pessimism             -0.607     2.130    
    SLICE_X6Y42          FDRE (Hold_fdre_C_D)         0.120     2.250    vs0/mod2_reg_reg
  -------------------------------------------------------------------
                         required time                         -2.250    
                         arrival time                           2.514    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 vs0/v_count_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vs0/v_count_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             vga_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_gen rise@0.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        0.535ns  (logic 0.209ns (39.089%)  route 0.326ns (60.911%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.141ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.826ns
    Source Clock Delay      (SCD):    2.131ns
    Clock Pessimism Removal (CPR):    0.554ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.565     1.478    clk_divider0/clk_IBUF_BUFG
    SLICE_X14Y37         FDRE (Prop_fdre_C_Q)         0.164     1.642 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.489     2.131    vs0/CLK
    SLICE_X8Y47          FDRE                                         r  vs0/v_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y47          FDRE (Prop_fdre_C_Q)         0.164     2.295 r  vs0/v_count_reg_reg[2]/Q
                         net (fo=70, routed)          0.326     2.621    vs0/ADDR[5]
    SLICE_X7Y47          LUT6 (Prop_lut6_I1_O)        0.045     2.666 r  vs0/v_count_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     2.666    vs0/p_0_in__0[5]
    SLICE_X7Y47          FDRE                                         r  vs0/v_count_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.834     1.992    clk_divider0/clk_IBUF_BUFG
    SLICE_X14Y37         FDRE (Prop_fdre_C_Q)         0.204     2.196 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.630     2.826    vs0/CLK
    SLICE_X7Y47          FDRE                                         r  vs0/v_count_reg_reg[5]/C
                         clock pessimism             -0.554     2.273    
    SLICE_X7Y47          FDRE (Hold_fdre_C_D)         0.092     2.365    vs0/v_count_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.365    
                         arrival time                           2.666    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.306ns  (arrival time - required time)
  Source:                 vs0/h_count_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vs0/h_count_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             vga_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_gen rise@0.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.209ns (46.680%)  route 0.239ns (53.320%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.871ns
    Source Clock Delay      (SCD):    2.268ns
    Clock Pessimism Removal (CPR):    0.554ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.565     1.478    clk_divider0/clk_IBUF_BUFG
    SLICE_X14Y37         FDRE (Prop_fdre_C_Q)         0.164     1.642 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.625     2.268    vs0/CLK
    SLICE_X6Y49          FDRE                                         r  vs0/h_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y49          FDRE (Prop_fdre_C_Q)         0.164     2.432 r  vs0/h_count_reg_reg[3]/Q
                         net (fo=91, routed)          0.239     2.670    vs0/h_count_reg_reg[9]_0[3]
    SLICE_X5Y48          LUT6 (Prop_lut6_I4_O)        0.045     2.715 r  vs0/h_count_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     2.715    vs0/p_0_in[5]
    SLICE_X5Y48          FDRE                                         r  vs0/h_count_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.834     1.992    clk_divider0/clk_IBUF_BUFG
    SLICE_X14Y37         FDRE (Prop_fdre_C_Q)         0.204     2.196 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.675     2.871    vs0/CLK
    SLICE_X5Y48          FDRE                                         r  vs0/h_count_reg_reg[5]/C
                         clock pessimism             -0.554     2.317    
    SLICE_X5Y48          FDRE (Hold_fdre_C_D)         0.092     2.409    vs0/h_count_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.409    
                         arrival time                           2.715    
  -------------------------------------------------------------------
                         slack                                  0.306    

Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 vs0/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vs0/h_count_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             vga_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_gen rise@0.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.186ns (46.276%)  route 0.216ns (53.724%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.857ns
    Source Clock Delay      (SCD):    2.235ns
    Clock Pessimism Removal (CPR):    0.623ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.565     1.478    clk_divider0/clk_IBUF_BUFG
    SLICE_X14Y37         FDRE (Prop_fdre_C_Q)         0.164     1.642 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.592     2.235    vs0/CLK
    SLICE_X7Y50          FDRE                                         r  vs0/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y50          FDRE (Prop_fdre_C_Q)         0.141     2.376 f  vs0/h_count_reg_reg[0]/Q
                         net (fo=19, routed)          0.216     2.591    vs0/h_count_reg_reg[9]_0[0]
    SLICE_X7Y50          LUT1 (Prop_lut1_I0_O)        0.045     2.636 r  vs0/h_count_reg[0]_i_1/O
                         net (fo=5, routed)           0.000     2.636    vs0/ADDR[0]
    SLICE_X7Y50          FDRE                                         r  vs0/h_count_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.834     1.992    clk_divider0/clk_IBUF_BUFG
    SLICE_X14Y37         FDRE (Prop_fdre_C_Q)         0.204     2.196 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.661     2.857    vs0/CLK
    SLICE_X7Y50          FDRE                                         r  vs0/h_count_reg_reg[0]/C
                         clock pessimism             -0.623     2.235    
    SLICE_X7Y50          FDRE (Hold_fdre_C_D)         0.091     2.326    vs0/h_count_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.326    
                         arrival time                           2.636    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 vs0/h_count_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vs0/h_count_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             vga_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_gen rise@0.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.186ns (45.918%)  route 0.219ns (54.082%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.831ns
    Source Clock Delay      (SCD):    2.211ns
    Clock Pessimism Removal (CPR):    0.621ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.565     1.478    clk_divider0/clk_IBUF_BUFG
    SLICE_X14Y37         FDRE (Prop_fdre_C_Q)         0.164     1.642 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.568     2.211    vs0/CLK
    SLICE_X7Y48          FDRE                                         r  vs0/h_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y48          FDRE (Prop_fdre_C_Q)         0.141     2.352 r  vs0/h_count_reg_reg[4]/Q
                         net (fo=90, routed)          0.219     2.571    vs0/pixel_x[4]
    SLICE_X7Y48          LUT5 (Prop_lut5_I4_O)        0.045     2.616 r  vs0/h_count_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     2.616    vs0/p_0_in[4]
    SLICE_X7Y48          FDRE                                         r  vs0/h_count_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.834     1.992    clk_divider0/clk_IBUF_BUFG
    SLICE_X14Y37         FDRE (Prop_fdre_C_Q)         0.204     2.196 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.635     2.831    vs0/CLK
    SLICE_X7Y48          FDRE                                         r  vs0/h_count_reg_reg[4]/C
                         clock pessimism             -0.621     2.211    
    SLICE_X7Y48          FDRE (Hold_fdre_C_D)         0.091     2.302    vs0/h_count_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.302    
                         arrival time                           2.616    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.322ns  (arrival time - required time)
  Source:                 vs0/v_count_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vs0/v_count_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             vga_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_gen rise@0.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.183ns (42.904%)  route 0.244ns (57.096%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.742ns
    Source Clock Delay      (SCD):    2.133ns
    Clock Pessimism Removal (CPR):    0.609ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.565     1.478    clk_divider0/clk_IBUF_BUFG
    SLICE_X14Y37         FDRE (Prop_fdre_C_Q)         0.164     1.642 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.491     2.133    vs0/CLK
    SLICE_X7Y46          FDRE                                         r  vs0/v_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y46          FDRE (Prop_fdre_C_Q)         0.141     2.274 r  vs0/v_count_reg_reg[3]/Q
                         net (fo=71, routed)          0.244     2.518    vs0/pixel_y[0]
    SLICE_X7Y46          LUT4 (Prop_lut4_I3_O)        0.042     2.560 r  vs0/v_count_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     2.560    vs0/p_0_in__0[3]
    SLICE_X7Y46          FDRE                                         r  vs0/v_count_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.834     1.992    clk_divider0/clk_IBUF_BUFG
    SLICE_X14Y37         FDRE (Prop_fdre_C_Q)         0.204     2.196 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.546     2.742    vs0/CLK
    SLICE_X7Y46          FDRE                                         r  vs0/v_count_reg_reg[3]/C
                         clock pessimism             -0.609     2.133    
    SLICE_X7Y46          FDRE (Hold_fdre_C_D)         0.105     2.238    vs0/v_count_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.238    
                         arrival time                           2.560    
  -------------------------------------------------------------------
                         slack                                  0.322    

Slack (MET) :             0.335ns  (arrival time - required time)
  Source:                 vs0/h_count_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vs0/h_count_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             vga_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_gen rise@0.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.187ns (42.287%)  route 0.255ns (57.713%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.871ns
    Source Clock Delay      (SCD):    2.247ns
    Clock Pessimism Removal (CPR):    0.624ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.565     1.478    clk_divider0/clk_IBUF_BUFG
    SLICE_X14Y37         FDRE (Prop_fdre_C_Q)         0.164     1.642 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.605     2.247    vs0/CLK
    SLICE_X5Y48          FDRE                                         r  vs0/h_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y48          FDRE (Prop_fdre_C_Q)         0.141     2.388 r  vs0/h_count_reg_reg[7]/Q
                         net (fo=52, routed)          0.255     2.643    vs0/h_count_reg_reg[9]_0[5]
    SLICE_X5Y48          LUT5 (Prop_lut5_I0_O)        0.046     2.689 r  vs0/h_count_reg[8]_i_1/O
                         net (fo=1, routed)           0.000     2.689    vs0/p_0_in[8]
    SLICE_X5Y48          FDRE                                         r  vs0/h_count_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.834     1.992    clk_divider0/clk_IBUF_BUFG
    SLICE_X14Y37         FDRE (Prop_fdre_C_Q)         0.204     2.196 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.675     2.871    vs0/CLK
    SLICE_X5Y48          FDRE                                         r  vs0/h_count_reg_reg[8]/C
                         clock pessimism             -0.624     2.247    
    SLICE_X5Y48          FDRE (Hold_fdre_C_D)         0.107     2.354    vs0/h_count_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.354    
                         arrival time                           2.689    
  -------------------------------------------------------------------
                         slack                                  0.335    

Slack (MET) :             0.350ns  (arrival time - required time)
  Source:                 vs0/h_count_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vs0/h_count_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             vga_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_gen rise@0.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.186ns (42.157%)  route 0.255ns (57.843%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.871ns
    Source Clock Delay      (SCD):    2.247ns
    Clock Pessimism Removal (CPR):    0.624ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.565     1.478    clk_divider0/clk_IBUF_BUFG
    SLICE_X14Y37         FDRE (Prop_fdre_C_Q)         0.164     1.642 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.605     2.247    vs0/CLK
    SLICE_X5Y48          FDRE                                         r  vs0/h_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y48          FDRE (Prop_fdre_C_Q)         0.141     2.388 r  vs0/h_count_reg_reg[7]/Q
                         net (fo=52, routed)          0.255     2.643    vs0/h_count_reg_reg[9]_0[5]
    SLICE_X5Y48          LUT4 (Prop_lut4_I3_O)        0.045     2.688 r  vs0/h_count_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     2.688    vs0/p_0_in[7]
    SLICE_X5Y48          FDRE                                         r  vs0/h_count_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.834     1.992    clk_divider0/clk_IBUF_BUFG
    SLICE_X14Y37         FDRE (Prop_fdre_C_Q)         0.204     2.196 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.675     2.871    vs0/CLK
    SLICE_X5Y48          FDRE                                         r  vs0/h_count_reg_reg[7]/C
                         clock pessimism             -0.624     2.247    
    SLICE_X5Y48          FDRE (Hold_fdre_C_D)         0.091     2.338    vs0/h_count_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.338    
                         arrival time                           2.688    
  -------------------------------------------------------------------
                         slack                                  0.350    

Slack (MET) :             0.402ns  (arrival time - required time)
  Source:                 vs0/h_count_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vs0/h_count_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             vga_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_gen rise@0.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.227ns (43.262%)  route 0.298ns (56.738%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.831ns
    Source Clock Delay      (SCD):    2.247ns
    Clock Pessimism Removal (CPR):    0.554ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.565     1.478    clk_divider0/clk_IBUF_BUFG
    SLICE_X14Y37         FDRE (Prop_fdre_C_Q)         0.164     1.642 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.605     2.247    vs0/CLK
    SLICE_X5Y48          FDRE                                         r  vs0/h_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y48          FDRE (Prop_fdre_C_Q)         0.128     2.375 r  vs0/h_count_reg_reg[8]/Q
                         net (fo=38, routed)          0.298     2.673    vs0/h_count_reg_reg[9]_0[6]
    SLICE_X7Y48          LUT6 (Prop_lut6_I0_O)        0.099     2.772 r  vs0/h_count_reg[9]_i_2/O
                         net (fo=1, routed)           0.000     2.772    vs0/p_0_in[9]
    SLICE_X7Y48          FDRE                                         r  vs0/h_count_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.834     1.992    clk_divider0/clk_IBUF_BUFG
    SLICE_X14Y37         FDRE (Prop_fdre_C_Q)         0.204     2.196 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.635     2.831    vs0/CLK
    SLICE_X7Y48          FDRE                                         r  vs0/h_count_reg_reg[9]/C
                         clock pessimism             -0.554     2.278    
    SLICE_X7Y48          FDRE (Hold_fdre_C_D)         0.092     2.370    vs0/h_count_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.370    
                         arrival time                           2.772    
  -------------------------------------------------------------------
                         slack                                  0.402    

Slack (MET) :             0.442ns  (arrival time - required time)
  Source:                 vs0/v_count_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vs0/v_count_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             vga_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_gen rise@0.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        0.573ns  (logic 0.247ns (43.080%)  route 0.326ns (56.920%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.682ns
    Source Clock Delay      (SCD):    2.073ns
    Clock Pessimism Removal (CPR):    0.610ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.565     1.478    clk_divider0/clk_IBUF_BUFG
    SLICE_X14Y37         FDRE (Prop_fdre_C_Q)         0.164     1.642 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.430     2.073    vs0/CLK
    SLICE_X8Y48          FDRE                                         r  vs0/v_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y48          FDRE (Prop_fdre_C_Q)         0.148     2.221 r  vs0/v_count_reg_reg[8]/Q
                         net (fo=49, routed)          0.326     2.547    vs0/pixel_y[5]
    SLICE_X8Y48          LUT5 (Prop_lut5_I4_O)        0.099     2.646 r  vs0/v_count_reg[8]_i_1/O
                         net (fo=1, routed)           0.000     2.646    vs0/p_0_in__0[8]
    SLICE_X8Y48          FDRE                                         r  vs0/v_count_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.834     1.992    clk_divider0/clk_IBUF_BUFG
    SLICE_X14Y37         FDRE (Prop_fdre_C_Q)         0.204     2.196 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.486     2.682    vs0/CLK
    SLICE_X8Y48          FDRE                                         r  vs0/v_count_reg_reg[8]/C
                         clock pessimism             -0.610     2.073    
    SLICE_X8Y48          FDRE (Hold_fdre_C_D)         0.131     2.204    vs0/v_count_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.204    
                         arrival time                           2.646    
  -------------------------------------------------------------------
                         slack                                  0.442    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         vga_clk_gen
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_divider0/clk_out_reg/Q }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location     Pin
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X7Y50  vs0/h_count_reg_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X7Y50  vs0/h_count_reg_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X4Y49  vs0/h_count_reg_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X6Y49  vs0/h_count_reg_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X7Y48  vs0/h_count_reg_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X5Y48  vs0/h_count_reg_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X6Y49  vs0/h_count_reg_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X5Y48  vs0/h_count_reg_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X5Y48  vs0/h_count_reg_reg[8]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X7Y48  vs0/h_count_reg_reg[9]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X7Y50  vs0/h_count_reg_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X7Y50  vs0/h_count_reg_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X7Y50  vs0/h_count_reg_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X7Y50  vs0/h_count_reg_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X4Y49  vs0/h_count_reg_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X4Y49  vs0/h_count_reg_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X6Y49  vs0/h_count_reg_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X6Y49  vs0/h_count_reg_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X7Y48  vs0/h_count_reg_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X7Y48  vs0/h_count_reg_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X7Y50  vs0/h_count_reg_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X7Y50  vs0/h_count_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X7Y50  vs0/h_count_reg_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X7Y50  vs0/h_count_reg_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X4Y49  vs0/h_count_reg_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X4Y49  vs0/h_count_reg_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X6Y49  vs0/h_count_reg_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X6Y49  vs0/h_count_reg_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X7Y48  vs0/h_count_reg_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X7Y48  vs0/h_count_reg_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  vga_clk_gen
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.648ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.737ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.648ns  (required time - arrival time)
  Source:                 vs0/h_count_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        7.472ns  (logic 1.852ns (24.785%)  route 5.620ns (75.215%))
  Logic Levels:           7  (LUT2=1 LUT4=2 LUT6=4)
  Clock Path Skew:        -1.876ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.892ns = ( 14.892 - 10.000 ) 
    Source Clock Delay      (SCD):    6.948ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.567     5.119    clk_divider0/clk_IBUF_BUFG
    SLICE_X14Y37         FDRE (Prop_fdre_C_Q)         0.518     5.637 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          1.311     6.948    vs0/CLK
    SLICE_X6Y49          FDRE                                         r  vs0/h_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y49          FDRE (Prop_fdre_C_Q)         0.518     7.466 r  vs0/h_count_reg_reg[6]/Q
                         net (fo=80, routed)          1.159     8.625    vs0/h_count_reg_reg[9]_0[4]
    SLICE_X8Y60          LUT2 (Prop_lut2_I0_O)        0.153     8.778 f  vs0/coin_addr[8]_i_41/O
                         net (fo=3, routed)           0.314     9.092    vs0/coin_addr[8]_i_41_n_0
    SLICE_X9Y60          LUT6 (Prop_lut6_I5_O)        0.331     9.423 f  vs0/rgb_reg[11]_i_52/O
                         net (fo=4, routed)           0.960    10.383    vs0/rgb_reg[11]_i_52_n_0
    SLICE_X2Y48          LUT6 (Prop_lut6_I5_O)        0.124    10.507 f  vs0/rgb_reg[11]_i_40/O
                         net (fo=2, routed)           0.691    11.198    vs0/rgb_reg[11]_i_40_n_0
    SLICE_X2Y48          LUT4 (Prop_lut4_I0_O)        0.150    11.348 f  vs0/rgb_reg[7]_i_17/O
                         net (fo=4, routed)           0.686    12.034    vs0/rgb_reg[7]_i_17_n_0
    SLICE_X2Y49          LUT6 (Prop_lut6_I0_O)        0.328    12.362 f  vs0/rgb_reg[11]_i_17/O
                         net (fo=5, routed)           0.841    13.203    vs0/rgb_reg[11]_i_17_n_0
    SLICE_X3Y47          LUT4 (Prop_lut4_I0_O)        0.124    13.327 f  vs0/rgb_reg[10]_i_3/O
                         net (fo=8, routed)           0.970    14.296    vs0/rgb_reg[10]_i_3_n_0
    SLICE_X5Y44          LUT6 (Prop_lut6_I4_O)        0.124    14.420 r  vs0/rgb_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    14.420    rgb_next[4]
    SLICE_X5Y44          FDRE                                         r  rgb_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.520    14.892    clk_IBUF_BUFG
    SLICE_X5Y44          FDRE                                         r  rgb_reg_reg[4]/C
                         clock pessimism              0.180    15.072    
                         clock uncertainty           -0.035    15.036    
    SLICE_X5Y44          FDRE (Setup_fdre_C_D)        0.032    15.068    rgb_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         15.068    
                         arrival time                         -14.420    
  -------------------------------------------------------------------
                         slack                                  0.648    

Slack (MET) :             0.656ns  (required time - arrival time)
  Source:                 vs0/h_count_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        7.461ns  (logic 1.720ns (23.053%)  route 5.741ns (76.947%))
  Logic Levels:           6  (LUT2=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -1.876ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.892ns = ( 14.892 - 10.000 ) 
    Source Clock Delay      (SCD):    6.948ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.567     5.119    clk_divider0/clk_IBUF_BUFG
    SLICE_X14Y37         FDRE (Prop_fdre_C_Q)         0.518     5.637 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          1.311     6.948    vs0/CLK
    SLICE_X6Y49          FDRE                                         r  vs0/h_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y49          FDRE (Prop_fdre_C_Q)         0.518     7.466 f  vs0/h_count_reg_reg[6]/Q
                         net (fo=80, routed)          1.129     8.595    vs0/h_count_reg_reg[9]_0[4]
    SLICE_X0Y49          LUT5 (Prop_lut5_I1_O)        0.124     8.719 r  vs0/rgb_reg[11]_i_57/O
                         net (fo=4, routed)           1.123     9.842    vs0/rgb_reg[11]_i_57_n_0
    SLICE_X4Y48          LUT5 (Prop_lut5_I0_O)        0.152     9.994 f  vs0/rgb_reg[11]_i_41/O
                         net (fo=3, routed)           1.018    11.012    vs0/rgb_reg[11]_i_41_n_0
    SLICE_X2Y48          LUT6 (Prop_lut6_I3_O)        0.326    11.338 f  vs0/rgb_reg[11]_i_18/O
                         net (fo=5, routed)           0.875    12.213    vs0/rgb_reg[11]_i_18_n_0
    SLICE_X3Y47          LUT2 (Prop_lut2_I0_O)        0.150    12.363 f  vs0/rgb_reg[3]_i_6/O
                         net (fo=1, routed)           0.947    13.310    vs0/rgb_reg[3]_i_6_n_0
    SLICE_X4Y46          LUT6 (Prop_lut6_I0_O)        0.326    13.636 f  vs0/rgb_reg[3]_i_3/O
                         net (fo=1, routed)           0.649    14.285    vs0/rgb_reg[3]_i_3_n_0
    SLICE_X4Y44          LUT6 (Prop_lut6_I4_O)        0.124    14.409 r  vs0/rgb_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    14.409    rgb_next[3]
    SLICE_X4Y44          FDRE                                         r  rgb_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.520    14.892    clk_IBUF_BUFG
    SLICE_X4Y44          FDRE                                         r  rgb_reg_reg[3]/C
                         clock pessimism              0.180    15.072    
                         clock uncertainty           -0.035    15.036    
    SLICE_X4Y44          FDRE (Setup_fdre_C_D)        0.029    15.065    rgb_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         15.065    
                         arrival time                         -14.409    
  -------------------------------------------------------------------
                         slack                                  0.656    

Slack (MET) :             0.667ns  (required time - arrival time)
  Source:                 vs0/h_count_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        7.680ns  (logic 1.324ns (17.239%)  route 6.356ns (82.761%))
  Logic Levels:           7  (LUT3=1 LUT4=2 LUT6=4)
  Clock Path Skew:        -1.648ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.895ns = ( 14.895 - 10.000 ) 
    Source Clock Delay      (SCD):    6.723ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.567     5.119    clk_divider0/clk_IBUF_BUFG
    SLICE_X14Y37         FDRE (Prop_fdre_C_Q)         0.518     5.637 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          1.086     6.723    vs0/CLK
    SLICE_X4Y49          FDRE                                         r  vs0/h_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y49          FDRE (Prop_fdre_C_Q)         0.456     7.179 f  vs0/h_count_reg_reg[2]/Q
                         net (fo=40, routed)          1.015     8.194    vs0/h_count_reg_reg[9]_0[2]
    SLICE_X4Y48          LUT3 (Prop_lut3_I0_O)        0.124     8.318 f  vs0/coin_addr[8]_i_17/O
                         net (fo=1, routed)           1.070     9.388    vs0/coin_addr[8]_i_17_n_0
    SLICE_X7Y46          LUT6 (Prop_lut6_I1_O)        0.124     9.512 r  vs0/coin_addr[8]_i_4/O
                         net (fo=16, routed)          1.231    10.743    vs0/coin_addr[8]_i_4_n_0
    SLICE_X10Y38         LUT6 (Prop_lut6_I1_O)        0.124    10.867 r  vs0/rgb_reg[10]_i_4/O
                         net (fo=2, routed)           0.682    11.549    vs0/rgb_reg[10]_i_4_n_0
    SLICE_X10Y38         LUT4 (Prop_lut4_I1_O)        0.124    11.673 r  vs0/rgb_reg[11]_i_32/O
                         net (fo=1, routed)           0.663    12.337    vs0/rgb_reg[11]_i_32_n_0
    SLICE_X7Y39          LUT4 (Prop_lut4_I1_O)        0.124    12.461 f  vs0/rgb_reg[11]_i_9/O
                         net (fo=17, routed)          0.788    13.249    vs0/current_state_reg
    SLICE_X5Y42          LUT6 (Prop_lut6_I2_O)        0.124    13.373 r  vs0/rgb_reg[9]_i_2/O
                         net (fo=1, routed)           0.906    14.279    vs0/rgb_reg[9]_i_2_n_0
    SLICE_X1Y47          LUT6 (Prop_lut6_I0_O)        0.124    14.403 r  vs0/rgb_reg[9]_i_1/O
                         net (fo=1, routed)           0.000    14.403    rgb_next[9]
    SLICE_X1Y47          FDRE                                         r  rgb_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.523    14.895    clk_IBUF_BUFG
    SLICE_X1Y47          FDRE                                         r  rgb_reg_reg[9]/C
                         clock pessimism              0.180    15.075    
                         clock uncertainty           -0.035    15.039    
    SLICE_X1Y47          FDRE (Setup_fdre_C_D)        0.031    15.070    rgb_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         15.070    
                         arrival time                         -14.403    
  -------------------------------------------------------------------
                         slack                                  0.667    

Slack (MET) :             0.686ns  (required time - arrival time)
  Source:                 vs0/h_count_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        7.661ns  (logic 1.324ns (17.283%)  route 6.337ns (82.717%))
  Logic Levels:           7  (LUT3=1 LUT4=2 LUT6=4)
  Clock Path Skew:        -1.649ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.894ns = ( 14.894 - 10.000 ) 
    Source Clock Delay      (SCD):    6.723ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.567     5.119    clk_divider0/clk_IBUF_BUFG
    SLICE_X14Y37         FDRE (Prop_fdre_C_Q)         0.518     5.637 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          1.086     6.723    vs0/CLK
    SLICE_X4Y49          FDRE                                         r  vs0/h_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y49          FDRE (Prop_fdre_C_Q)         0.456     7.179 f  vs0/h_count_reg_reg[2]/Q
                         net (fo=40, routed)          1.015     8.194    vs0/h_count_reg_reg[9]_0[2]
    SLICE_X4Y48          LUT3 (Prop_lut3_I0_O)        0.124     8.318 f  vs0/coin_addr[8]_i_17/O
                         net (fo=1, routed)           1.070     9.388    vs0/coin_addr[8]_i_17_n_0
    SLICE_X7Y46          LUT6 (Prop_lut6_I1_O)        0.124     9.512 r  vs0/coin_addr[8]_i_4/O
                         net (fo=16, routed)          1.231    10.743    vs0/coin_addr[8]_i_4_n_0
    SLICE_X10Y38         LUT6 (Prop_lut6_I1_O)        0.124    10.867 r  vs0/rgb_reg[10]_i_4/O
                         net (fo=2, routed)           0.682    11.549    vs0/rgb_reg[10]_i_4_n_0
    SLICE_X10Y38         LUT4 (Prop_lut4_I1_O)        0.124    11.673 r  vs0/rgb_reg[11]_i_32/O
                         net (fo=1, routed)           0.663    12.337    vs0/rgb_reg[11]_i_32_n_0
    SLICE_X7Y39          LUT4 (Prop_lut4_I1_O)        0.124    12.461 f  vs0/rgb_reg[11]_i_9/O
                         net (fo=17, routed)          0.785    13.246    vs0/current_state_reg
    SLICE_X5Y42          LUT6 (Prop_lut6_I2_O)        0.124    13.370 r  vs0/rgb_reg[8]_i_2/O
                         net (fo=1, routed)           0.890    14.260    vs0/rgb_reg[8]_i_2_n_0
    SLICE_X1Y46          LUT6 (Prop_lut6_I0_O)        0.124    14.384 r  vs0/rgb_reg[8]_i_1/O
                         net (fo=1, routed)           0.000    14.384    rgb_next[8]
    SLICE_X1Y46          FDRE                                         r  rgb_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.522    14.894    clk_IBUF_BUFG
    SLICE_X1Y46          FDRE                                         r  rgb_reg_reg[8]/C
                         clock pessimism              0.180    15.074    
                         clock uncertainty           -0.035    15.038    
    SLICE_X1Y46          FDRE (Setup_fdre_C_D)        0.031    15.069    rgb_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         15.069    
                         arrival time                         -14.384    
  -------------------------------------------------------------------
                         slack                                  0.686    

Slack (MET) :             0.688ns  (required time - arrival time)
  Source:                 vs0/h_count_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        7.653ns  (logic 1.324ns (17.300%)  route 6.329ns (82.700%))
  Logic Levels:           7  (LUT3=1 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -1.652ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns = ( 14.891 - 10.000 ) 
    Source Clock Delay      (SCD):    6.723ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.567     5.119    clk_divider0/clk_IBUF_BUFG
    SLICE_X14Y37         FDRE (Prop_fdre_C_Q)         0.518     5.637 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          1.086     6.723    vs0/CLK
    SLICE_X4Y49          FDRE                                         r  vs0/h_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y49          FDRE (Prop_fdre_C_Q)         0.456     7.179 r  vs0/h_count_reg_reg[2]/Q
                         net (fo=40, routed)          1.015     8.194    vs0/h_count_reg_reg[9]_0[2]
    SLICE_X4Y48          LUT3 (Prop_lut3_I0_O)        0.124     8.318 r  vs0/coin_addr[8]_i_17/O
                         net (fo=1, routed)           1.070     9.388    vs0/coin_addr[8]_i_17_n_0
    SLICE_X7Y46          LUT6 (Prop_lut6_I1_O)        0.124     9.512 f  vs0/coin_addr[8]_i_4/O
                         net (fo=16, routed)          1.231    10.743    vs0/coin_addr[8]_i_4_n_0
    SLICE_X10Y38         LUT6 (Prop_lut6_I1_O)        0.124    10.867 f  vs0/rgb_reg[10]_i_4/O
                         net (fo=2, routed)           0.682    11.549    vs0/rgb_reg[10]_i_4_n_0
    SLICE_X10Y38         LUT4 (Prop_lut4_I1_O)        0.124    11.673 f  vs0/rgb_reg[11]_i_32/O
                         net (fo=1, routed)           0.663    12.337    vs0/rgb_reg[11]_i_32_n_0
    SLICE_X7Y39          LUT4 (Prop_lut4_I1_O)        0.124    12.461 r  vs0/rgb_reg[11]_i_9/O
                         net (fo=17, routed)          0.760    13.221    vs0/current_state_reg
    SLICE_X5Y44          LUT6 (Prop_lut6_I2_O)        0.124    13.345 r  vs0/rgb_reg[11]_i_2/O
                         net (fo=8, routed)           0.907    14.252    vs0/rgb_reg[11]_i_2_n_0
    SLICE_X4Y42          LUT5 (Prop_lut5_I0_O)        0.124    14.376 r  vs0/rgb_reg[11]_i_1/O
                         net (fo=1, routed)           0.000    14.376    rgb_next[11]
    SLICE_X4Y42          FDRE                                         r  rgb_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.519    14.891    clk_IBUF_BUFG
    SLICE_X4Y42          FDRE                                         r  rgb_reg_reg[11]/C
                         clock pessimism              0.180    15.071    
                         clock uncertainty           -0.035    15.035    
    SLICE_X4Y42          FDRE (Setup_fdre_C_D)        0.029    15.064    rgb_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         15.064    
                         arrival time                         -14.376    
  -------------------------------------------------------------------
                         slack                                  0.688    

Slack (MET) :             0.718ns  (required time - arrival time)
  Source:                 vs0/v_count_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            coin_count_disp0/char_rom/BRAM_PC_VGA_0/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        7.047ns  (logic 2.210ns (31.361%)  route 4.837ns (68.639%))
  Logic Levels:           6  (CARRY4=2 LUT2=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -1.634ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    6.664ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.567     5.119    clk_divider0/clk_IBUF_BUFG
    SLICE_X14Y37         FDRE (Prop_fdre_C_Q)         0.518     5.637 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          1.027     6.664    vs0/CLK
    SLICE_X7Y46          FDRE                                         r  vs0/v_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y46          FDRE (Prop_fdre_C_Q)         0.456     7.120 r  vs0/v_count_reg_reg[3]/Q
                         net (fo=71, routed)          1.314     8.433    vs0/pixel_y[0]
    SLICE_X10Y49         LUT2 (Prop_lut2_I0_O)        0.124     8.557 r  vs0/BRAM_PC_VGA_0_i_56/O
                         net (fo=1, routed)           0.000     8.557    vs0/BRAM_PC_VGA_0_i_56_n_0
    SLICE_X10Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.090 r  vs0/BRAM_PC_VGA_0_i_36/CO[3]
                         net (fo=1, routed)           0.001     9.091    vs0/BRAM_PC_VGA_0_i_36_n_0
    SLICE_X10Y50         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     9.345 r  vs0/BRAM_PC_VGA_0_i_26/CO[0]
                         net (fo=1, routed)           0.963    10.308    vs0/coin_count_disp0/in_text0_area21_in
    SLICE_X8Y52          LUT3 (Prop_lut3_I2_O)        0.367    10.675 r  vs0/BRAM_PC_VGA_0_i_19/O
                         net (fo=13, routed)          0.885    11.560    vs0/in_text0_area
    SLICE_X10Y54         LUT2 (Prop_lut2_I0_O)        0.148    11.708 r  vs0/BRAM_PC_VGA_0_i_9__2/O
                         net (fo=7, routed)           0.822    12.530    vs0/coin_count_disp0/p_0_in
    SLICE_X12Y53         LUT6 (Prop_lut6_I0_O)        0.328    12.858 r  vs0/BRAM_PC_VGA_0_i_2__2/O
                         net (fo=1, routed)           0.853    13.711    coin_count_disp0/char_rom/ADDR[10]
    RAMB18_X0Y22         RAMB18E1                                     r  coin_count_disp0/char_rom/BRAM_PC_VGA_0/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.478    14.849    coin_count_disp0/char_rom/clk_IBUF_BUFG
    RAMB18_X0Y22         RAMB18E1                                     r  coin_count_disp0/char_rom/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.180    15.030    
                         clock uncertainty           -0.035    14.994    
    RAMB18_X0Y22         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    14.428    coin_count_disp0/char_rom/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                         14.428    
                         arrival time                         -13.711    
  -------------------------------------------------------------------
                         slack                                  0.718    

Slack (MET) :             0.723ns  (required time - arrival time)
  Source:                 vs0/h_count_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        7.673ns  (logic 1.324ns (17.256%)  route 6.349ns (82.744%))
  Logic Levels:           7  (LUT3=1 LUT4=2 LUT6=4)
  Clock Path Skew:        -1.648ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.895ns = ( 14.895 - 10.000 ) 
    Source Clock Delay      (SCD):    6.723ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.567     5.119    clk_divider0/clk_IBUF_BUFG
    SLICE_X14Y37         FDRE (Prop_fdre_C_Q)         0.518     5.637 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          1.086     6.723    vs0/CLK
    SLICE_X4Y49          FDRE                                         r  vs0/h_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y49          FDRE (Prop_fdre_C_Q)         0.456     7.179 f  vs0/h_count_reg_reg[2]/Q
                         net (fo=40, routed)          1.015     8.194    vs0/h_count_reg_reg[9]_0[2]
    SLICE_X4Y48          LUT3 (Prop_lut3_I0_O)        0.124     8.318 f  vs0/coin_addr[8]_i_17/O
                         net (fo=1, routed)           1.070     9.388    vs0/coin_addr[8]_i_17_n_0
    SLICE_X7Y46          LUT6 (Prop_lut6_I1_O)        0.124     9.512 r  vs0/coin_addr[8]_i_4/O
                         net (fo=16, routed)          1.231    10.743    vs0/coin_addr[8]_i_4_n_0
    SLICE_X10Y38         LUT6 (Prop_lut6_I1_O)        0.124    10.867 r  vs0/rgb_reg[10]_i_4/O
                         net (fo=2, routed)           0.682    11.549    vs0/rgb_reg[10]_i_4_n_0
    SLICE_X10Y38         LUT4 (Prop_lut4_I1_O)        0.124    11.673 r  vs0/rgb_reg[11]_i_32/O
                         net (fo=1, routed)           0.663    12.337    vs0/rgb_reg[11]_i_32_n_0
    SLICE_X7Y39          LUT4 (Prop_lut4_I1_O)        0.124    12.461 f  vs0/rgb_reg[11]_i_9/O
                         net (fo=17, routed)          0.786    13.246    vs0/current_state_reg
    SLICE_X6Y42          LUT6 (Prop_lut6_I3_O)        0.124    13.370 r  vs0/rgb_reg[2]_i_3/O
                         net (fo=1, routed)           0.901    14.272    vs0/rgb_reg[2]_i_3_n_0
    SLICE_X2Y47          LUT6 (Prop_lut6_I5_O)        0.124    14.396 r  vs0/rgb_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    14.396    rgb_next[2]
    SLICE_X2Y47          FDRE                                         r  rgb_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.523    14.895    clk_IBUF_BUFG
    SLICE_X2Y47          FDRE                                         r  rgb_reg_reg[2]/C
                         clock pessimism              0.180    15.075    
                         clock uncertainty           -0.035    15.039    
    SLICE_X2Y47          FDRE (Setup_fdre_C_D)        0.079    15.118    rgb_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         15.118    
                         arrival time                         -14.396    
  -------------------------------------------------------------------
                         slack                                  0.723    

Slack (MET) :             0.723ns  (required time - arrival time)
  Source:                 vs0/h_count_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        7.624ns  (logic 1.324ns (17.366%)  route 6.300ns (82.634%))
  Logic Levels:           7  (LUT3=1 LUT4=3 LUT6=3)
  Clock Path Skew:        -1.648ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.895ns = ( 14.895 - 10.000 ) 
    Source Clock Delay      (SCD):    6.723ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.567     5.119    clk_divider0/clk_IBUF_BUFG
    SLICE_X14Y37         FDRE (Prop_fdre_C_Q)         0.518     5.637 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          1.086     6.723    vs0/CLK
    SLICE_X4Y49          FDRE                                         r  vs0/h_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y49          FDRE (Prop_fdre_C_Q)         0.456     7.179 r  vs0/h_count_reg_reg[2]/Q
                         net (fo=40, routed)          1.015     8.194    vs0/h_count_reg_reg[9]_0[2]
    SLICE_X4Y48          LUT3 (Prop_lut3_I0_O)        0.124     8.318 r  vs0/coin_addr[8]_i_17/O
                         net (fo=1, routed)           1.070     9.388    vs0/coin_addr[8]_i_17_n_0
    SLICE_X7Y46          LUT6 (Prop_lut6_I1_O)        0.124     9.512 f  vs0/coin_addr[8]_i_4/O
                         net (fo=16, routed)          1.231    10.743    vs0/coin_addr[8]_i_4_n_0
    SLICE_X10Y38         LUT6 (Prop_lut6_I1_O)        0.124    10.867 f  vs0/rgb_reg[10]_i_4/O
                         net (fo=2, routed)           0.682    11.549    vs0/rgb_reg[10]_i_4_n_0
    SLICE_X10Y38         LUT4 (Prop_lut4_I1_O)        0.124    11.673 f  vs0/rgb_reg[11]_i_32/O
                         net (fo=1, routed)           0.663    12.337    vs0/rgb_reg[11]_i_32_n_0
    SLICE_X7Y39          LUT4 (Prop_lut4_I1_O)        0.124    12.461 r  vs0/rgb_reg[11]_i_9/O
                         net (fo=17, routed)          0.758    13.219    vs0/current_state_reg
    SLICE_X5Y43          LUT4 (Prop_lut4_I0_O)        0.124    13.343 f  vs0/rgb_reg[6]_i_2/O
                         net (fo=2, routed)           0.880    14.223    vs0/rgb_reg[6]_i_2_n_0
    SLICE_X1Y47          LUT6 (Prop_lut6_I0_O)        0.124    14.347 r  vs0/rgb_reg[6]_i_1/O
                         net (fo=1, routed)           0.000    14.347    rgb_next[6]
    SLICE_X1Y47          FDRE                                         r  rgb_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.523    14.895    clk_IBUF_BUFG
    SLICE_X1Y47          FDRE                                         r  rgb_reg_reg[6]/C
                         clock pessimism              0.180    15.075    
                         clock uncertainty           -0.035    15.039    
    SLICE_X1Y47          FDRE (Setup_fdre_C_D)        0.031    15.070    rgb_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         15.070    
                         arrival time                         -14.347    
  -------------------------------------------------------------------
                         slack                                  0.723    

Slack (MET) :             0.730ns  (required time - arrival time)
  Source:                 vs0/h_count_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        7.508ns  (logic 1.463ns (19.486%)  route 6.045ns (80.514%))
  Logic Levels:           6  (LUT3=1 LUT6=5)
  Clock Path Skew:        -1.757ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.894ns = ( 14.894 - 10.000 ) 
    Source Clock Delay      (SCD):    6.831ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.567     5.119    clk_divider0/clk_IBUF_BUFG
    SLICE_X14Y37         FDRE (Prop_fdre_C_Q)         0.518     5.637 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          1.194     6.831    vs0/CLK
    SLICE_X7Y48          FDRE                                         r  vs0/h_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y48          FDRE (Prop_fdre_C_Q)         0.456     7.287 f  vs0/h_count_reg_reg[4]/Q
                         net (fo=90, routed)          1.686     8.973    vs0/pixel_x[4]
    SLICE_X6Y55          LUT3 (Prop_lut3_I2_O)        0.156     9.129 r  vs0/pixel_addr[11]_i_5/O
                         net (fo=7, routed)           1.245    10.374    vs0/pixel_addr[11]_i_5_n_0
    SLICE_X1Y50          LUT6 (Prop_lut6_I3_O)        0.355    10.729 r  vs0/rgb_reg[7]_i_22/O
                         net (fo=3, routed)           0.795    11.524    vs0/rgb_reg[7]_i_22_n_0
    SLICE_X1Y52          LUT6 (Prop_lut6_I4_O)        0.124    11.648 r  vs0/rgb_reg[7]_i_9/O
                         net (fo=1, routed)           0.576    12.224    vs0/rgb_reg[7]_i_9_n_0
    SLICE_X2Y52          LUT6 (Prop_lut6_I0_O)        0.124    12.348 f  vs0/rgb_reg[7]_i_3/O
                         net (fo=2, routed)           0.795    13.144    vs0/rgb_reg[7]_i_3_n_0
    SLICE_X2Y47          LUT6 (Prop_lut6_I0_O)        0.124    13.268 f  vs0/rgb_reg[5]_i_3/O
                         net (fo=1, routed)           0.947    14.215    vs0/rgb_reg[5]_i_3_n_0
    SLICE_X3Y44          LUT6 (Prop_lut6_I3_O)        0.124    14.339 r  vs0/rgb_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    14.339    rgb_next[5]
    SLICE_X3Y44          FDRE                                         r  rgb_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.522    14.894    clk_IBUF_BUFG
    SLICE_X3Y44          FDRE                                         r  rgb_reg_reg[5]/C
                         clock pessimism              0.180    15.074    
                         clock uncertainty           -0.035    15.038    
    SLICE_X3Y44          FDRE (Setup_fdre_C_D)        0.031    15.069    rgb_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         15.069    
                         arrival time                         -14.339    
  -------------------------------------------------------------------
                         slack                                  0.730    

Slack (MET) :             0.744ns  (required time - arrival time)
  Source:                 vs0/h_count_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        7.603ns  (logic 1.324ns (17.413%)  route 6.279ns (82.587%))
  Logic Levels:           7  (LUT3=1 LUT4=3 LUT6=3)
  Clock Path Skew:        -1.649ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.894ns = ( 14.894 - 10.000 ) 
    Source Clock Delay      (SCD):    6.723ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.567     5.119    clk_divider0/clk_IBUF_BUFG
    SLICE_X14Y37         FDRE (Prop_fdre_C_Q)         0.518     5.637 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          1.086     6.723    vs0/CLK
    SLICE_X4Y49          FDRE                                         r  vs0/h_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y49          FDRE (Prop_fdre_C_Q)         0.456     7.179 f  vs0/h_count_reg_reg[2]/Q
                         net (fo=40, routed)          1.015     8.194    vs0/h_count_reg_reg[9]_0[2]
    SLICE_X4Y48          LUT3 (Prop_lut3_I0_O)        0.124     8.318 f  vs0/coin_addr[8]_i_17/O
                         net (fo=1, routed)           1.070     9.388    vs0/coin_addr[8]_i_17_n_0
    SLICE_X7Y46          LUT6 (Prop_lut6_I1_O)        0.124     9.512 r  vs0/coin_addr[8]_i_4/O
                         net (fo=16, routed)          1.231    10.743    vs0/coin_addr[8]_i_4_n_0
    SLICE_X10Y38         LUT6 (Prop_lut6_I1_O)        0.124    10.867 r  vs0/rgb_reg[10]_i_4/O
                         net (fo=2, routed)           0.682    11.549    vs0/rgb_reg[10]_i_4_n_0
    SLICE_X10Y38         LUT4 (Prop_lut4_I1_O)        0.124    11.673 r  vs0/rgb_reg[11]_i_32/O
                         net (fo=1, routed)           0.663    12.337    vs0/rgb_reg[11]_i_32_n_0
    SLICE_X7Y39          LUT4 (Prop_lut4_I1_O)        0.124    12.461 f  vs0/rgb_reg[11]_i_9/O
                         net (fo=17, routed)          0.857    13.318    vs0/current_state_reg
    SLICE_X4Y42          LUT4 (Prop_lut4_I0_O)        0.124    13.442 f  vs0/rgb_reg[11]_i_5/O
                         net (fo=8, routed)           0.761    14.202    vs0/rgb_reg[11]_i_5_n_0
    SLICE_X1Y46          LUT6 (Prop_lut6_I3_O)        0.124    14.326 r  vs0/rgb_reg[10]_i_1/O
                         net (fo=1, routed)           0.000    14.326    rgb_next[10]
    SLICE_X1Y46          FDRE                                         r  rgb_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.522    14.894    clk_IBUF_BUFG
    SLICE_X1Y46          FDRE                                         r  rgb_reg_reg[10]/C
                         clock pessimism              0.180    15.074    
                         clock uncertainty           -0.035    15.038    
    SLICE_X1Y46          FDRE (Setup_fdre_C_D)        0.032    15.070    rgb_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         15.070    
                         arrival time                         -14.326    
  -------------------------------------------------------------------
                         slack                                  0.744    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.737ns  (arrival time - required time)
  Source:                 vs0/mod2_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_reg_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.164ns (47.357%)  route 0.182ns (52.643%))
  Logic Levels:           0  
  Clock Path Skew:        -0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    2.130ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.565     1.478    clk_divider0/clk_IBUF_BUFG
    SLICE_X14Y37         FDRE (Prop_fdre_C_Q)         0.164     1.642 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.488     2.130    vs0/CLK
    SLICE_X6Y42          FDRE                                         r  vs0/mod2_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y42          FDRE (Prop_fdre_C_Q)         0.164     2.294 r  vs0/mod2_reg_reg/Q
                         net (fo=25, routed)          0.182     2.476    pixel_tick
    SLICE_X4Y42          FDRE                                         r  rgb_reg_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.865     2.023    clk_IBUF_BUFG
    SLICE_X4Y42          FDRE                                         r  rgb_reg_reg[11]/C
                         clock pessimism             -0.245     1.778    
    SLICE_X4Y42          FDRE (Hold_fdre_C_CE)       -0.039     1.739    rgb_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.739    
                         arrival time                           2.476    
  -------------------------------------------------------------------
                         slack                                  0.737    

Slack (MET) :             0.754ns  (arrival time - required time)
  Source:                 vs0/mod2_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_reg_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.164ns (45.031%)  route 0.200ns (54.970%))
  Logic Levels:           0  
  Clock Path Skew:        -0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    2.130ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.565     1.478    clk_divider0/clk_IBUF_BUFG
    SLICE_X14Y37         FDRE (Prop_fdre_C_Q)         0.164     1.642 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.488     2.130    vs0/CLK
    SLICE_X6Y42          FDRE                                         r  vs0/mod2_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y42          FDRE (Prop_fdre_C_Q)         0.164     2.294 r  vs0/mod2_reg_reg/Q
                         net (fo=25, routed)          0.200     2.494    pixel_tick
    SLICE_X5Y44          FDRE                                         r  rgb_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.866     2.024    clk_IBUF_BUFG
    SLICE_X5Y44          FDRE                                         r  rgb_reg_reg[4]/C
                         clock pessimism             -0.245     1.779    
    SLICE_X5Y44          FDRE (Hold_fdre_C_CE)       -0.039     1.740    rgb_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.740    
                         arrival time                           2.494    
  -------------------------------------------------------------------
                         slack                                  0.754    

Slack (MET) :             0.814ns  (arrival time - required time)
  Source:                 vs0/mod2_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_reg_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.164ns (38.637%)  route 0.260ns (61.363%))
  Logic Levels:           0  
  Clock Path Skew:        -0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    2.130ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.565     1.478    clk_divider0/clk_IBUF_BUFG
    SLICE_X14Y37         FDRE (Prop_fdre_C_Q)         0.164     1.642 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.488     2.130    vs0/CLK
    SLICE_X6Y42          FDRE                                         r  vs0/mod2_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y42          FDRE (Prop_fdre_C_Q)         0.164     2.294 r  vs0/mod2_reg_reg/Q
                         net (fo=25, routed)          0.260     2.555    pixel_tick
    SLICE_X4Y44          FDRE                                         r  rgb_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.866     2.024    clk_IBUF_BUFG
    SLICE_X4Y44          FDRE                                         r  rgb_reg_reg[3]/C
                         clock pessimism             -0.245     1.779    
    SLICE_X4Y44          FDRE (Hold_fdre_C_CE)       -0.039     1.740    rgb_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.740    
                         arrival time                           2.555    
  -------------------------------------------------------------------
                         slack                                  0.814    

Slack (MET) :             0.852ns  (arrival time - required time)
  Source:                 vs0/v_count_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            text_render0/char_rom/BRAM_PC_VGA_0/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        0.691ns  (logic 0.164ns (23.732%)  route 0.527ns (76.268%))
  Logic Levels:           0  
  Clock Path Skew:        -0.344ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    2.131ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.565     1.478    clk_divider0/clk_IBUF_BUFG
    SLICE_X14Y37         FDRE (Prop_fdre_C_Q)         0.164     1.642 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.489     2.131    vs0/CLK
    SLICE_X8Y47          FDRE                                         r  vs0/v_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y47          FDRE (Prop_fdre_C_Q)         0.164     2.295 r  vs0/v_count_reg_reg[2]/Q
                         net (fo=70, routed)          0.527     2.822    text_render0/char_rom/ADDR[5]
    RAMB18_X0Y23         RAMB18E1                                     r  text_render0/char_rom/BRAM_PC_VGA_0/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.873     2.031    text_render0/char_rom/clk_IBUF_BUFG
    RAMB18_X0Y23         RAMB18E1                                     r  text_render0/char_rom/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism             -0.245     1.787    
    RAMB18_X0Y23         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     1.970    text_render0/char_rom/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                         -1.970    
                         arrival time                           2.822    
  -------------------------------------------------------------------
                         slack                                  0.852    

Slack (MET) :             0.872ns  (arrival time - required time)
  Source:                 vs0/h_count_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            paid_text_render0/is_text_area_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        0.497ns  (logic 0.186ns (37.460%)  route 0.311ns (62.540%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.467ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    2.247ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.565     1.478    clk_divider0/clk_IBUF_BUFG
    SLICE_X14Y37         FDRE (Prop_fdre_C_Q)         0.164     1.642 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.605     2.247    vs0/CLK
    SLICE_X5Y48          FDRE                                         r  vs0/h_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y48          FDRE (Prop_fdre_C_Q)         0.141     2.388 f  vs0/h_count_reg_reg[7]/Q
                         net (fo=52, routed)          0.311     2.699    vs0/h_count_reg_reg[9]_0[5]
    SLICE_X4Y47          LUT6 (Prop_lut6_I4_O)        0.045     2.744 r  vs0/is_text_area_i_1__0/O
                         net (fo=1, routed)           0.000     2.744    paid_text_render0/is_text_area0
    SLICE_X4Y47          FDRE                                         r  paid_text_render0/is_text_area_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.867     2.025    paid_text_render0/clk_IBUF_BUFG
    SLICE_X4Y47          FDRE                                         r  paid_text_render0/is_text_area_reg/C
                         clock pessimism             -0.245     1.780    
    SLICE_X4Y47          FDRE (Hold_fdre_C_D)         0.091     1.871    paid_text_render0/is_text_area_reg
  -------------------------------------------------------------------
                         required time                         -1.871    
                         arrival time                           2.744    
  -------------------------------------------------------------------
                         slack                                  0.872    

Slack (MET) :             0.882ns  (arrival time - required time)
  Source:                 vs0/mod2_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_reg_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        0.495ns  (logic 0.164ns (33.157%)  route 0.331ns (66.843%))
  Logic Levels:           0  
  Clock Path Skew:        -0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    2.130ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.565     1.478    clk_divider0/clk_IBUF_BUFG
    SLICE_X14Y37         FDRE (Prop_fdre_C_Q)         0.164     1.642 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.488     2.130    vs0/CLK
    SLICE_X6Y42          FDRE                                         r  vs0/mod2_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y42          FDRE (Prop_fdre_C_Q)         0.164     2.294 r  vs0/mod2_reg_reg/Q
                         net (fo=25, routed)          0.331     2.625    pixel_tick
    SLICE_X3Y44          FDRE                                         r  rgb_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.868     2.026    clk_IBUF_BUFG
    SLICE_X3Y44          FDRE                                         r  rgb_reg_reg[5]/C
                         clock pessimism             -0.245     1.781    
    SLICE_X3Y44          FDRE (Hold_fdre_C_CE)       -0.039     1.742    rgb_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.742    
                         arrival time                           2.625    
  -------------------------------------------------------------------
                         slack                                  0.882    

Slack (MET) :             0.882ns  (arrival time - required time)
  Source:                 vs0/mod2_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_reg_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        0.495ns  (logic 0.164ns (33.157%)  route 0.331ns (66.843%))
  Logic Levels:           0  
  Clock Path Skew:        -0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    2.130ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.565     1.478    clk_divider0/clk_IBUF_BUFG
    SLICE_X14Y37         FDRE (Prop_fdre_C_Q)         0.164     1.642 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.488     2.130    vs0/CLK
    SLICE_X6Y42          FDRE                                         r  vs0/mod2_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y42          FDRE (Prop_fdre_C_Q)         0.164     2.294 r  vs0/mod2_reg_reg/Q
                         net (fo=25, routed)          0.331     2.625    pixel_tick
    SLICE_X3Y44          FDRE                                         r  rgb_reg_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.868     2.026    clk_IBUF_BUFG
    SLICE_X3Y44          FDRE                                         r  rgb_reg_reg[7]/C
                         clock pessimism             -0.245     1.781    
    SLICE_X3Y44          FDRE (Hold_fdre_C_CE)       -0.039     1.742    rgb_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.742    
                         arrival time                           2.625    
  -------------------------------------------------------------------
                         slack                                  0.882    

Slack (MET) :             0.935ns  (arrival time - required time)
  Source:                 vs0/mod2_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_reg_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        0.547ns  (logic 0.164ns (29.960%)  route 0.383ns (70.040%))
  Logic Levels:           0  
  Clock Path Skew:        -0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    2.130ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.565     1.478    clk_divider0/clk_IBUF_BUFG
    SLICE_X14Y37         FDRE (Prop_fdre_C_Q)         0.164     1.642 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.488     2.130    vs0/CLK
    SLICE_X6Y42          FDRE                                         r  vs0/mod2_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y42          FDRE (Prop_fdre_C_Q)         0.164     2.294 r  vs0/mod2_reg_reg/Q
                         net (fo=25, routed)          0.383     2.677    pixel_tick
    SLICE_X1Y46          FDRE                                         r  rgb_reg_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.868     2.026    clk_IBUF_BUFG
    SLICE_X1Y46          FDRE                                         r  rgb_reg_reg[10]/C
                         clock pessimism             -0.245     1.781    
    SLICE_X1Y46          FDRE (Hold_fdre_C_CE)       -0.039     1.742    rgb_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.742    
                         arrival time                           2.677    
  -------------------------------------------------------------------
                         slack                                  0.935    

Slack (MET) :             0.935ns  (arrival time - required time)
  Source:                 vs0/mod2_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_reg_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        0.547ns  (logic 0.164ns (29.960%)  route 0.383ns (70.040%))
  Logic Levels:           0  
  Clock Path Skew:        -0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    2.130ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.565     1.478    clk_divider0/clk_IBUF_BUFG
    SLICE_X14Y37         FDRE (Prop_fdre_C_Q)         0.164     1.642 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.488     2.130    vs0/CLK
    SLICE_X6Y42          FDRE                                         r  vs0/mod2_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y42          FDRE (Prop_fdre_C_Q)         0.164     2.294 r  vs0/mod2_reg_reg/Q
                         net (fo=25, routed)          0.383     2.677    pixel_tick
    SLICE_X1Y46          FDRE                                         r  rgb_reg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.868     2.026    clk_IBUF_BUFG
    SLICE_X1Y46          FDRE                                         r  rgb_reg_reg[8]/C
                         clock pessimism             -0.245     1.781    
    SLICE_X1Y46          FDRE (Hold_fdre_C_CE)       -0.039     1.742    rgb_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.742    
                         arrival time                           2.677    
  -------------------------------------------------------------------
                         slack                                  0.935    

Slack (MET) :             0.958ns  (arrival time - required time)
  Source:                 vs0/v_count_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            coin_addr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        0.749ns  (logic 0.209ns (27.900%)  route 0.540ns (72.100%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    2.079ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.565     1.478    clk_divider0/clk_IBUF_BUFG
    SLICE_X14Y37         FDRE (Prop_fdre_C_Q)         0.164     1.642 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.437     2.079    vs0/CLK
    SLICE_X10Y46         FDRE                                         r  vs0/v_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y46         FDRE (Prop_fdre_C_Q)         0.164     2.243 r  vs0/v_count_reg_reg[0]/Q
                         net (fo=48, routed)          0.540     2.783    vs0/ADDR[3]
    SLICE_X10Y39         LUT5 (Prop_lut5_I0_O)        0.045     2.828 r  vs0/coin_addr[2]_i_1/O
                         net (fo=1, routed)           0.000     2.828    p_1_in[2]
    SLICE_X10Y39         FDRE                                         r  coin_addr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.836     1.994    clk_IBUF_BUFG
    SLICE_X10Y39         FDRE                                         r  coin_addr_reg[2]/C
                         clock pessimism             -0.245     1.749    
    SLICE_X10Y39         FDRE (Hold_fdre_C_D)         0.121     1.870    coin_addr_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.870    
                         arrival time                           2.828    
  -------------------------------------------------------------------
                         slack                                  0.958    





