lbl_80D55DC0:
/* 80D55DC0 00000000  94 21 FF F0 */	stwu r1, -0x10(r1)
/* 80D55DC4 00000004  7C 08 02 A6 */	mflr r0
/* 80D55DC8 00000008  90 01 00 14 */	stw r0, 0x14(r1)
/* 80D55DCC 0000000C  3C 60 80 D5 */	lis r3, data_80D55F00@ha
/* 80D55DD0 00000010  38 63 5F 00 */	addi r3, r3, data_80D55F00@l
/* 80D55DD4 00000014  4B 50 D3 78 */	b ModuleConstructorsX
/* 80D55DD8 00000018  4B 50 D2 B0 */	b ModuleProlog
/* 80D55DDC 0000001C  80 01 00 14 */	lwz r0, 0x14(r1)
/* 80D55DE0 00000020  7C 08 03 A6 */	mtlr r0
/* 80D55DE4 00000024  38 21 00 10 */	addi r1, r1, 0x10
/* 80D55DE8 00000028  4E 80 00 20 */	blr 
