

================================================================
== Vivado HLS Report for 'rxTableHandler'
================================================================
* Date:           Thu Aug  5 18:58:13 2021

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        UDP_prj
* Solution:       ultrascale_plus
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 2.50 ns | 2.375 ns |   0.20 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |        2|        2| 5.000 ns | 5.000 ns |    1|    1| function |
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.37>
ST_1 : Operation 4 [1/1] (1.15ns)   --->   "%SocketTableRx_0_the = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %SocketTableRx_0_theirIP_V)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:60]   --->   Operation 4 'read' 'SocketTableRx_0_the' <Predicate = true> <Delay = 1.15> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 113> <Depth = 2> <FIFO>
ST_1 : Operation 5 [1/1] (1.15ns)   --->   "%SocketTableRx_1_the = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %SocketTableRx_1_theirIP_V)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:60]   --->   Operation 5 'read' 'SocketTableRx_1_the' <Predicate = true> <Delay = 1.15> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 113> <Depth = 2> <FIFO>
ST_1 : Operation 6 [1/1] (1.15ns)   --->   "%SocketTableRx_2_the = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %SocketTableRx_2_theirIP_V)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:60]   --->   Operation 6 'read' 'SocketTableRx_2_the' <Predicate = true> <Delay = 1.15> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 113> <Depth = 2> <FIFO>
ST_1 : Operation 7 [1/1] (1.15ns)   --->   "%SocketTableRx_3_the = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %SocketTableRx_3_theirIP_V)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:60]   --->   Operation 7 'read' 'SocketTableRx_3_the' <Predicate = true> <Delay = 1.15> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 113> <Depth = 2> <FIFO>
ST_1 : Operation 8 [1/1] (1.15ns)   --->   "%SocketTableRx_4_the = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %SocketTableRx_4_theirIP_V)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:60]   --->   Operation 8 'read' 'SocketTableRx_4_the' <Predicate = true> <Delay = 1.15> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 113> <Depth = 2> <FIFO>
ST_1 : Operation 9 [1/1] (1.15ns)   --->   "%SocketTableRx_5_the = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %SocketTableRx_5_theirIP_V)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:60]   --->   Operation 9 'read' 'SocketTableRx_5_the' <Predicate = true> <Delay = 1.15> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 113> <Depth = 2> <FIFO>
ST_1 : Operation 10 [1/1] (1.15ns)   --->   "%SocketTableRx_6_the = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %SocketTableRx_6_theirIP_V)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:60]   --->   Operation 10 'read' 'SocketTableRx_6_the' <Predicate = true> <Delay = 1.15> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 113> <Depth = 2> <FIFO>
ST_1 : Operation 11 [1/1] (1.15ns)   --->   "%SocketTableRx_7_the = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %SocketTableRx_7_theirIP_V)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:60]   --->   Operation 11 'read' 'SocketTableRx_7_the' <Predicate = true> <Delay = 1.15> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 113> <Depth = 2> <FIFO>
ST_1 : Operation 12 [1/1] (1.15ns)   --->   "%SocketTableRx_8_the = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %SocketTableRx_8_theirIP_V)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:60]   --->   Operation 12 'read' 'SocketTableRx_8_the' <Predicate = true> <Delay = 1.15> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 113> <Depth = 2> <FIFO>
ST_1 : Operation 13 [1/1] (1.15ns)   --->   "%SocketTableRx_9_the = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %SocketTableRx_9_theirIP_V)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:60]   --->   Operation 13 'read' 'SocketTableRx_9_the' <Predicate = true> <Delay = 1.15> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 113> <Depth = 2> <FIFO>
ST_1 : Operation 14 [1/1] (1.15ns)   --->   "%SocketTableRx_10_th = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %SocketTableRx_10_theirIP_V)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:60]   --->   Operation 14 'read' 'SocketTableRx_10_th' <Predicate = true> <Delay = 1.15> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 113> <Depth = 2> <FIFO>
ST_1 : Operation 15 [1/1] (1.15ns)   --->   "%SocketTableRx_11_th = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %SocketTableRx_11_theirIP_V)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:60]   --->   Operation 15 'read' 'SocketTableRx_11_th' <Predicate = true> <Delay = 1.15> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 113> <Depth = 2> <FIFO>
ST_1 : Operation 16 [1/1] (1.15ns)   --->   "%SocketTableRx_12_th = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %SocketTableRx_12_theirIP_V)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:60]   --->   Operation 16 'read' 'SocketTableRx_12_th' <Predicate = true> <Delay = 1.15> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 113> <Depth = 2> <FIFO>
ST_1 : Operation 17 [1/1] (1.15ns)   --->   "%SocketTableRx_13_th = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %SocketTableRx_13_theirIP_V)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:60]   --->   Operation 17 'read' 'SocketTableRx_13_th' <Predicate = true> <Delay = 1.15> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 113> <Depth = 2> <FIFO>
ST_1 : Operation 18 [1/1] (1.15ns)   --->   "%SocketTableRx_14_th = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %SocketTableRx_14_theirIP_V)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:60]   --->   Operation 18 'read' 'SocketTableRx_14_th' <Predicate = true> <Delay = 1.15> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 113> <Depth = 2> <FIFO>
ST_1 : Operation 19 [1/1] (1.15ns)   --->   "%SocketTableRx_15_th = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %SocketTableRx_15_theirIP_V)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:60]   --->   Operation 19 'read' 'SocketTableRx_15_th' <Predicate = true> <Delay = 1.15> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 113> <Depth = 2> <FIFO>
ST_1 : Operation 20 [1/1] (1.15ns)   --->   "%SocketTableRx_0_the_1 = call i16 @_ssdm_op_Read.ap_fifo.i16P(i16* %SocketTableRx_0_theirPort_V)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:60]   --->   Operation 20 'read' 'SocketTableRx_0_the_1' <Predicate = true> <Delay = 1.15> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 113> <Depth = 2> <FIFO>
ST_1 : Operation 21 [1/1] (1.15ns)   --->   "%SocketTableRx_1_the_1 = call i16 @_ssdm_op_Read.ap_fifo.i16P(i16* %SocketTableRx_1_theirPort_V)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:60]   --->   Operation 21 'read' 'SocketTableRx_1_the_1' <Predicate = true> <Delay = 1.15> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 113> <Depth = 2> <FIFO>
ST_1 : Operation 22 [1/1] (1.15ns)   --->   "%SocketTableRx_2_the_1 = call i16 @_ssdm_op_Read.ap_fifo.i16P(i16* %SocketTableRx_2_theirPort_V)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:60]   --->   Operation 22 'read' 'SocketTableRx_2_the_1' <Predicate = true> <Delay = 1.15> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 113> <Depth = 2> <FIFO>
ST_1 : Operation 23 [1/1] (1.15ns)   --->   "%SocketTableRx_3_the_1 = call i16 @_ssdm_op_Read.ap_fifo.i16P(i16* %SocketTableRx_3_theirPort_V)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:60]   --->   Operation 23 'read' 'SocketTableRx_3_the_1' <Predicate = true> <Delay = 1.15> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 113> <Depth = 2> <FIFO>
ST_1 : Operation 24 [1/1] (1.15ns)   --->   "%SocketTableRx_4_the_1 = call i16 @_ssdm_op_Read.ap_fifo.i16P(i16* %SocketTableRx_4_theirPort_V)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:60]   --->   Operation 24 'read' 'SocketTableRx_4_the_1' <Predicate = true> <Delay = 1.15> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 113> <Depth = 2> <FIFO>
ST_1 : Operation 25 [1/1] (1.15ns)   --->   "%SocketTableRx_5_the_1 = call i16 @_ssdm_op_Read.ap_fifo.i16P(i16* %SocketTableRx_5_theirPort_V)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:60]   --->   Operation 25 'read' 'SocketTableRx_5_the_1' <Predicate = true> <Delay = 1.15> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 113> <Depth = 2> <FIFO>
ST_1 : Operation 26 [1/1] (1.15ns)   --->   "%SocketTableRx_6_the_1 = call i16 @_ssdm_op_Read.ap_fifo.i16P(i16* %SocketTableRx_6_theirPort_V)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:60]   --->   Operation 26 'read' 'SocketTableRx_6_the_1' <Predicate = true> <Delay = 1.15> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 113> <Depth = 2> <FIFO>
ST_1 : Operation 27 [1/1] (1.15ns)   --->   "%SocketTableRx_7_the_1 = call i16 @_ssdm_op_Read.ap_fifo.i16P(i16* %SocketTableRx_7_theirPort_V)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:60]   --->   Operation 27 'read' 'SocketTableRx_7_the_1' <Predicate = true> <Delay = 1.15> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 113> <Depth = 2> <FIFO>
ST_1 : Operation 28 [1/1] (1.15ns)   --->   "%SocketTableRx_8_the_1 = call i16 @_ssdm_op_Read.ap_fifo.i16P(i16* %SocketTableRx_8_theirPort_V)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:60]   --->   Operation 28 'read' 'SocketTableRx_8_the_1' <Predicate = true> <Delay = 1.15> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 113> <Depth = 2> <FIFO>
ST_1 : Operation 29 [1/1] (1.15ns)   --->   "%SocketTableRx_9_the_1 = call i16 @_ssdm_op_Read.ap_fifo.i16P(i16* %SocketTableRx_9_theirPort_V)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:60]   --->   Operation 29 'read' 'SocketTableRx_9_the_1' <Predicate = true> <Delay = 1.15> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 113> <Depth = 2> <FIFO>
ST_1 : Operation 30 [1/1] (1.15ns)   --->   "%SocketTableRx_10_th_1 = call i16 @_ssdm_op_Read.ap_fifo.i16P(i16* %SocketTableRx_10_theirPort_V)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:60]   --->   Operation 30 'read' 'SocketTableRx_10_th_1' <Predicate = true> <Delay = 1.15> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 113> <Depth = 2> <FIFO>
ST_1 : Operation 31 [1/1] (1.15ns)   --->   "%SocketTableRx_11_th_1 = call i16 @_ssdm_op_Read.ap_fifo.i16P(i16* %SocketTableRx_11_theirPort_V)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:60]   --->   Operation 31 'read' 'SocketTableRx_11_th_1' <Predicate = true> <Delay = 1.15> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 113> <Depth = 2> <FIFO>
ST_1 : Operation 32 [1/1] (1.15ns)   --->   "%SocketTableRx_12_th_1 = call i16 @_ssdm_op_Read.ap_fifo.i16P(i16* %SocketTableRx_12_theirPort_V)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:60]   --->   Operation 32 'read' 'SocketTableRx_12_th_1' <Predicate = true> <Delay = 1.15> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 113> <Depth = 2> <FIFO>
ST_1 : Operation 33 [1/1] (1.15ns)   --->   "%SocketTableRx_13_th_1 = call i16 @_ssdm_op_Read.ap_fifo.i16P(i16* %SocketTableRx_13_theirPort_V)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:60]   --->   Operation 33 'read' 'SocketTableRx_13_th_1' <Predicate = true> <Delay = 1.15> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 113> <Depth = 2> <FIFO>
ST_1 : Operation 34 [1/1] (1.15ns)   --->   "%SocketTableRx_14_th_1 = call i16 @_ssdm_op_Read.ap_fifo.i16P(i16* %SocketTableRx_14_theirPort_V)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:60]   --->   Operation 34 'read' 'SocketTableRx_14_th_1' <Predicate = true> <Delay = 1.15> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 113> <Depth = 2> <FIFO>
ST_1 : Operation 35 [1/1] (1.15ns)   --->   "%SocketTableRx_15_th_1 = call i16 @_ssdm_op_Read.ap_fifo.i16P(i16* %SocketTableRx_15_theirPort_V)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:60]   --->   Operation 35 'read' 'SocketTableRx_15_th_1' <Predicate = true> <Delay = 1.15> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 113> <Depth = 2> <FIFO>
ST_1 : Operation 36 [1/1] (1.15ns)   --->   "%SocketTableRx_0_myP = call i16 @_ssdm_op_Read.ap_fifo.i16P(i16* %SocketTableRx_0_myPort_V)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:60]   --->   Operation 36 'read' 'SocketTableRx_0_myP' <Predicate = true> <Delay = 1.15> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 113> <Depth = 2> <FIFO>
ST_1 : Operation 37 [1/1] (1.15ns)   --->   "%SocketTableRx_1_myP = call i16 @_ssdm_op_Read.ap_fifo.i16P(i16* %SocketTableRx_1_myPort_V)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:60]   --->   Operation 37 'read' 'SocketTableRx_1_myP' <Predicate = true> <Delay = 1.15> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 113> <Depth = 2> <FIFO>
ST_1 : Operation 38 [1/1] (1.15ns)   --->   "%SocketTableRx_2_myP = call i16 @_ssdm_op_Read.ap_fifo.i16P(i16* %SocketTableRx_2_myPort_V)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:60]   --->   Operation 38 'read' 'SocketTableRx_2_myP' <Predicate = true> <Delay = 1.15> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 113> <Depth = 2> <FIFO>
ST_1 : Operation 39 [1/1] (1.15ns)   --->   "%SocketTableRx_3_myP = call i16 @_ssdm_op_Read.ap_fifo.i16P(i16* %SocketTableRx_3_myPort_V)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:60]   --->   Operation 39 'read' 'SocketTableRx_3_myP' <Predicate = true> <Delay = 1.15> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 113> <Depth = 2> <FIFO>
ST_1 : Operation 40 [1/1] (1.15ns)   --->   "%SocketTableRx_4_myP = call i16 @_ssdm_op_Read.ap_fifo.i16P(i16* %SocketTableRx_4_myPort_V)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:60]   --->   Operation 40 'read' 'SocketTableRx_4_myP' <Predicate = true> <Delay = 1.15> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 113> <Depth = 2> <FIFO>
ST_1 : Operation 41 [1/1] (1.15ns)   --->   "%SocketTableRx_5_myP = call i16 @_ssdm_op_Read.ap_fifo.i16P(i16* %SocketTableRx_5_myPort_V)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:60]   --->   Operation 41 'read' 'SocketTableRx_5_myP' <Predicate = true> <Delay = 1.15> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 113> <Depth = 2> <FIFO>
ST_1 : Operation 42 [1/1] (1.15ns)   --->   "%SocketTableRx_6_myP = call i16 @_ssdm_op_Read.ap_fifo.i16P(i16* %SocketTableRx_6_myPort_V)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:60]   --->   Operation 42 'read' 'SocketTableRx_6_myP' <Predicate = true> <Delay = 1.15> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 113> <Depth = 2> <FIFO>
ST_1 : Operation 43 [1/1] (1.15ns)   --->   "%SocketTableRx_7_myP = call i16 @_ssdm_op_Read.ap_fifo.i16P(i16* %SocketTableRx_7_myPort_V)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:60]   --->   Operation 43 'read' 'SocketTableRx_7_myP' <Predicate = true> <Delay = 1.15> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 113> <Depth = 2> <FIFO>
ST_1 : Operation 44 [1/1] (1.15ns)   --->   "%SocketTableRx_8_myP = call i16 @_ssdm_op_Read.ap_fifo.i16P(i16* %SocketTableRx_8_myPort_V)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:60]   --->   Operation 44 'read' 'SocketTableRx_8_myP' <Predicate = true> <Delay = 1.15> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 113> <Depth = 2> <FIFO>
ST_1 : Operation 45 [1/1] (1.15ns)   --->   "%SocketTableRx_9_myP = call i16 @_ssdm_op_Read.ap_fifo.i16P(i16* %SocketTableRx_9_myPort_V)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:60]   --->   Operation 45 'read' 'SocketTableRx_9_myP' <Predicate = true> <Delay = 1.15> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 113> <Depth = 2> <FIFO>
ST_1 : Operation 46 [1/1] (1.15ns)   --->   "%SocketTableRx_10_my = call i16 @_ssdm_op_Read.ap_fifo.i16P(i16* %SocketTableRx_10_myPort_V)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:60]   --->   Operation 46 'read' 'SocketTableRx_10_my' <Predicate = true> <Delay = 1.15> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 113> <Depth = 2> <FIFO>
ST_1 : Operation 47 [1/1] (1.15ns)   --->   "%SocketTableRx_11_my = call i16 @_ssdm_op_Read.ap_fifo.i16P(i16* %SocketTableRx_11_myPort_V)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:60]   --->   Operation 47 'read' 'SocketTableRx_11_my' <Predicate = true> <Delay = 1.15> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 113> <Depth = 2> <FIFO>
ST_1 : Operation 48 [1/1] (1.15ns)   --->   "%SocketTableRx_12_my = call i16 @_ssdm_op_Read.ap_fifo.i16P(i16* %SocketTableRx_12_myPort_V)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:60]   --->   Operation 48 'read' 'SocketTableRx_12_my' <Predicate = true> <Delay = 1.15> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 113> <Depth = 2> <FIFO>
ST_1 : Operation 49 [1/1] (1.15ns)   --->   "%SocketTableRx_13_my = call i16 @_ssdm_op_Read.ap_fifo.i16P(i16* %SocketTableRx_13_myPort_V)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:60]   --->   Operation 49 'read' 'SocketTableRx_13_my' <Predicate = true> <Delay = 1.15> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 113> <Depth = 2> <FIFO>
ST_1 : Operation 50 [1/1] (1.15ns)   --->   "%SocketTableRx_14_my = call i16 @_ssdm_op_Read.ap_fifo.i16P(i16* %SocketTableRx_14_myPort_V)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:60]   --->   Operation 50 'read' 'SocketTableRx_14_my' <Predicate = true> <Delay = 1.15> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 113> <Depth = 2> <FIFO>
ST_1 : Operation 51 [1/1] (1.15ns)   --->   "%SocketTableRx_15_my = call i16 @_ssdm_op_Read.ap_fifo.i16P(i16* %SocketTableRx_15_myPort_V)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:60]   --->   Operation 51 'read' 'SocketTableRx_15_my' <Predicate = true> <Delay = 1.15> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 113> <Depth = 2> <FIFO>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%tmp = call i1 @_ssdm_op_NbReadReq.ap_fifo.i97P(i97* @ureMetaData_V, i32 1)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:72->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:418]   --->   Operation 52 'nbreadreq' 'tmp' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 113> <Depth = 2> <FIFO>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "br i1 %tmp, label %0, label %.exit" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:72->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:418]   --->   Operation 53 'br' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (1.15ns)   --->   "%tmp_12 = call i97 @_ssdm_op_Read.ap_fifo.volatile.i97P(i97* @ureMetaData_V)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:73->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:418]   --->   Operation 54 'read' 'tmp_12' <Predicate = (tmp)> <Delay = 1.15> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 113> <Depth = 2> <FIFO>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_user_theirIP_V = trunc i97 %tmp_12 to i32" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.hpp:80->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:73->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:418]   --->   Operation 55 'trunc' 'tmp_user_theirIP_V' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_myIP_V_load_new_s = call i32 @_ssdm_op_PartSelect.i32.i97.i32.i32(i97 %tmp_12, i32 32, i32 63)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.hpp:80->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:73->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:418]   --->   Operation 56 'partselect' 'tmp_myIP_V_load_new_s' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_user_theirPort_V = call i16 @_ssdm_op_PartSelect.i16.i97.i32.i32(i97 %tmp_12, i32 64, i32 79)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.hpp:80->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:73->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:418]   --->   Operation 57 'partselect' 'tmp_user_theirPort_V' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_user_myPort_V = call i16 @_ssdm_op_PartSelect.i16.i97.i32.i32(i97 %tmp_12, i32 80, i32 95)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.hpp:80->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:73->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:418]   --->   Operation 58 'partselect' 'tmp_user_myPort_V' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.85ns)   --->   "%icmp_ln879 = icmp eq i32 %SocketTableRx_0_the, %tmp_user_theirIP_V" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:77->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:418]   --->   Operation 59 'icmp' 'icmp_ln879' <Predicate = (tmp)> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 60 [1/1] (0.67ns)   --->   "%icmp_ln879_1 = icmp eq i16 %SocketTableRx_0_the_1, %tmp_user_theirPort_V" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:78->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:418]   --->   Operation 60 'icmp' 'icmp_ln879_1' <Predicate = (tmp)> <Delay = 0.67> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 61 [1/1] (0.67ns)   --->   "%icmp_ln879_2 = icmp eq i16 %SocketTableRx_0_myP, %tmp_user_myPort_V" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:79->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:418]   --->   Operation 61 'icmp' 'icmp_ln879_2' <Predicate = (tmp)> <Delay = 0.67> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node and_ln79)   --->   "%and_ln79_16 = and i1 %icmp_ln879_1, %icmp_ln879_2" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:79->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:418]   --->   Operation 62 'and' 'and_ln79_16' <Predicate = (tmp)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 63 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln79 = and i1 %and_ln79_16, %icmp_ln879" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:79->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:418]   --->   Operation 63 'and' 'and_ln79' <Predicate = (tmp)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 64 [1/1] (0.85ns)   --->   "%icmp_ln879_3 = icmp eq i32 %SocketTableRx_1_the, %tmp_user_theirIP_V" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:77->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:418]   --->   Operation 64 'icmp' 'icmp_ln879_3' <Predicate = (tmp & !and_ln79)> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 65 [1/1] (0.67ns)   --->   "%icmp_ln879_4 = icmp eq i16 %SocketTableRx_1_the_1, %tmp_user_theirPort_V" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:78->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:418]   --->   Operation 65 'icmp' 'icmp_ln879_4' <Predicate = (tmp & !and_ln79)> <Delay = 0.67> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 66 [1/1] (0.67ns)   --->   "%icmp_ln879_5 = icmp eq i16 %SocketTableRx_1_myP, %tmp_user_myPort_V" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:79->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:418]   --->   Operation 66 'icmp' 'icmp_ln879_5' <Predicate = (tmp & !and_ln79)> <Delay = 0.67> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node and_ln79_1)   --->   "%and_ln79_17 = and i1 %icmp_ln879_4, %icmp_ln879_5" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:79->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:418]   --->   Operation 67 'and' 'and_ln79_17' <Predicate = (tmp & !and_ln79)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 68 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln79_1 = and i1 %and_ln79_17, %icmp_ln879_3" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:79->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:418]   --->   Operation 68 'and' 'and_ln79_1' <Predicate = (tmp & !and_ln79)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 69 [1/1] (0.85ns)   --->   "%icmp_ln879_6 = icmp eq i32 %SocketTableRx_2_the, %tmp_user_theirIP_V" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:77->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:418]   --->   Operation 69 'icmp' 'icmp_ln879_6' <Predicate = (tmp & !and_ln79 & !and_ln79_1)> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 70 [1/1] (0.67ns)   --->   "%icmp_ln879_7 = icmp eq i16 %SocketTableRx_2_the_1, %tmp_user_theirPort_V" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:78->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:418]   --->   Operation 70 'icmp' 'icmp_ln879_7' <Predicate = (tmp & !and_ln79 & !and_ln79_1)> <Delay = 0.67> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 71 [1/1] (0.67ns)   --->   "%icmp_ln879_8 = icmp eq i16 %SocketTableRx_2_myP, %tmp_user_myPort_V" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:79->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:418]   --->   Operation 71 'icmp' 'icmp_ln879_8' <Predicate = (tmp & !and_ln79 & !and_ln79_1)> <Delay = 0.67> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node and_ln79_2)   --->   "%and_ln79_18 = and i1 %icmp_ln879_7, %icmp_ln879_8" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:79->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:418]   --->   Operation 72 'and' 'and_ln79_18' <Predicate = (tmp & !and_ln79 & !and_ln79_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 73 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln79_2 = and i1 %and_ln79_18, %icmp_ln879_6" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:79->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:418]   --->   Operation 73 'and' 'and_ln79_2' <Predicate = (tmp & !and_ln79 & !and_ln79_1)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 74 [1/1] (0.85ns)   --->   "%icmp_ln879_9 = icmp eq i32 %SocketTableRx_3_the, %tmp_user_theirIP_V" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:77->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:418]   --->   Operation 74 'icmp' 'icmp_ln879_9' <Predicate = (tmp & !and_ln79 & !and_ln79_1 & !and_ln79_2)> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 75 [1/1] (0.67ns)   --->   "%icmp_ln879_10 = icmp eq i16 %SocketTableRx_3_the_1, %tmp_user_theirPort_V" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:78->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:418]   --->   Operation 75 'icmp' 'icmp_ln879_10' <Predicate = (tmp & !and_ln79 & !and_ln79_1 & !and_ln79_2)> <Delay = 0.67> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 76 [1/1] (0.67ns)   --->   "%icmp_ln879_11 = icmp eq i16 %SocketTableRx_3_myP, %tmp_user_myPort_V" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:79->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:418]   --->   Operation 76 'icmp' 'icmp_ln879_11' <Predicate = (tmp & !and_ln79 & !and_ln79_1 & !and_ln79_2)> <Delay = 0.67> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node and_ln79_3)   --->   "%and_ln79_19 = and i1 %icmp_ln879_10, %icmp_ln879_11" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:79->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:418]   --->   Operation 77 'and' 'and_ln79_19' <Predicate = (tmp & !and_ln79 & !and_ln79_1 & !and_ln79_2)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 78 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln79_3 = and i1 %and_ln79_19, %icmp_ln879_9" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:79->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:418]   --->   Operation 78 'and' 'and_ln79_3' <Predicate = (tmp & !and_ln79 & !and_ln79_1 & !and_ln79_2)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 79 [1/1] (0.85ns)   --->   "%icmp_ln879_12 = icmp eq i32 %SocketTableRx_4_the, %tmp_user_theirIP_V" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:77->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:418]   --->   Operation 79 'icmp' 'icmp_ln879_12' <Predicate = (tmp & !and_ln79 & !and_ln79_1 & !and_ln79_2 & !and_ln79_3)> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 80 [1/1] (0.67ns)   --->   "%icmp_ln879_13 = icmp eq i16 %SocketTableRx_4_the_1, %tmp_user_theirPort_V" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:78->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:418]   --->   Operation 80 'icmp' 'icmp_ln879_13' <Predicate = (tmp & !and_ln79 & !and_ln79_1 & !and_ln79_2 & !and_ln79_3)> <Delay = 0.67> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 81 [1/1] (0.67ns)   --->   "%icmp_ln879_14 = icmp eq i16 %SocketTableRx_4_myP, %tmp_user_myPort_V" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:79->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:418]   --->   Operation 81 'icmp' 'icmp_ln879_14' <Predicate = (tmp & !and_ln79 & !and_ln79_1 & !and_ln79_2 & !and_ln79_3)> <Delay = 0.67> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node and_ln79_4)   --->   "%and_ln79_20 = and i1 %icmp_ln879_13, %icmp_ln879_14" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:79->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:418]   --->   Operation 82 'and' 'and_ln79_20' <Predicate = (tmp & !and_ln79 & !and_ln79_1 & !and_ln79_2 & !and_ln79_3)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 83 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln79_4 = and i1 %and_ln79_20, %icmp_ln879_12" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:79->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:418]   --->   Operation 83 'and' 'and_ln79_4' <Predicate = (tmp & !and_ln79 & !and_ln79_1 & !and_ln79_2 & !and_ln79_3)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 84 [1/1] (0.85ns)   --->   "%icmp_ln879_15 = icmp eq i32 %SocketTableRx_5_the, %tmp_user_theirIP_V" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:77->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:418]   --->   Operation 84 'icmp' 'icmp_ln879_15' <Predicate = (tmp & !and_ln79 & !and_ln79_1 & !and_ln79_2 & !and_ln79_3 & !and_ln79_4)> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 85 [1/1] (0.67ns)   --->   "%icmp_ln879_16 = icmp eq i16 %SocketTableRx_5_the_1, %tmp_user_theirPort_V" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:78->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:418]   --->   Operation 85 'icmp' 'icmp_ln879_16' <Predicate = (tmp & !and_ln79 & !and_ln79_1 & !and_ln79_2 & !and_ln79_3 & !and_ln79_4)> <Delay = 0.67> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 86 [1/1] (0.67ns)   --->   "%icmp_ln879_17 = icmp eq i16 %SocketTableRx_5_myP, %tmp_user_myPort_V" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:79->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:418]   --->   Operation 86 'icmp' 'icmp_ln879_17' <Predicate = (tmp & !and_ln79 & !and_ln79_1 & !and_ln79_2 & !and_ln79_3 & !and_ln79_4)> <Delay = 0.67> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node and_ln79_5)   --->   "%and_ln79_21 = and i1 %icmp_ln879_16, %icmp_ln879_17" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:79->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:418]   --->   Operation 87 'and' 'and_ln79_21' <Predicate = (tmp & !and_ln79 & !and_ln79_1 & !and_ln79_2 & !and_ln79_3 & !and_ln79_4)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 88 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln79_5 = and i1 %and_ln79_21, %icmp_ln879_15" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:79->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:418]   --->   Operation 88 'and' 'and_ln79_5' <Predicate = (tmp & !and_ln79 & !and_ln79_1 & !and_ln79_2 & !and_ln79_3 & !and_ln79_4)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 89 [1/1] (0.85ns)   --->   "%icmp_ln879_18 = icmp eq i32 %SocketTableRx_6_the, %tmp_user_theirIP_V" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:77->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:418]   --->   Operation 89 'icmp' 'icmp_ln879_18' <Predicate = (tmp & !and_ln79 & !and_ln79_1 & !and_ln79_2 & !and_ln79_3 & !and_ln79_4 & !and_ln79_5)> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 90 [1/1] (0.67ns)   --->   "%icmp_ln879_19 = icmp eq i16 %SocketTableRx_6_the_1, %tmp_user_theirPort_V" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:78->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:418]   --->   Operation 90 'icmp' 'icmp_ln879_19' <Predicate = (tmp & !and_ln79 & !and_ln79_1 & !and_ln79_2 & !and_ln79_3 & !and_ln79_4 & !and_ln79_5)> <Delay = 0.67> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 91 [1/1] (0.67ns)   --->   "%icmp_ln879_20 = icmp eq i16 %SocketTableRx_6_myP, %tmp_user_myPort_V" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:79->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:418]   --->   Operation 91 'icmp' 'icmp_ln879_20' <Predicate = (tmp & !and_ln79 & !and_ln79_1 & !and_ln79_2 & !and_ln79_3 & !and_ln79_4 & !and_ln79_5)> <Delay = 0.67> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node and_ln79_6)   --->   "%and_ln79_22 = and i1 %icmp_ln879_19, %icmp_ln879_20" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:79->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:418]   --->   Operation 92 'and' 'and_ln79_22' <Predicate = (tmp & !and_ln79 & !and_ln79_1 & !and_ln79_2 & !and_ln79_3 & !and_ln79_4 & !and_ln79_5)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 93 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln79_6 = and i1 %and_ln79_22, %icmp_ln879_18" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:79->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:418]   --->   Operation 93 'and' 'and_ln79_6' <Predicate = (tmp & !and_ln79 & !and_ln79_1 & !and_ln79_2 & !and_ln79_3 & !and_ln79_4 & !and_ln79_5)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 94 [1/1] (0.85ns)   --->   "%icmp_ln879_21 = icmp eq i32 %SocketTableRx_7_the, %tmp_user_theirIP_V" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:77->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:418]   --->   Operation 94 'icmp' 'icmp_ln879_21' <Predicate = (tmp & !and_ln79 & !and_ln79_1 & !and_ln79_2 & !and_ln79_3 & !and_ln79_4 & !and_ln79_5 & !and_ln79_6)> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 95 [1/1] (0.67ns)   --->   "%icmp_ln879_22 = icmp eq i16 %SocketTableRx_7_the_1, %tmp_user_theirPort_V" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:78->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:418]   --->   Operation 95 'icmp' 'icmp_ln879_22' <Predicate = (tmp & !and_ln79 & !and_ln79_1 & !and_ln79_2 & !and_ln79_3 & !and_ln79_4 & !and_ln79_5 & !and_ln79_6)> <Delay = 0.67> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 96 [1/1] (0.67ns)   --->   "%icmp_ln879_23 = icmp eq i16 %SocketTableRx_7_myP, %tmp_user_myPort_V" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:79->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:418]   --->   Operation 96 'icmp' 'icmp_ln879_23' <Predicate = (tmp & !and_ln79 & !and_ln79_1 & !and_ln79_2 & !and_ln79_3 & !and_ln79_4 & !and_ln79_5 & !and_ln79_6)> <Delay = 0.67> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node and_ln79_7)   --->   "%and_ln79_23 = and i1 %icmp_ln879_22, %icmp_ln879_23" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:79->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:418]   --->   Operation 97 'and' 'and_ln79_23' <Predicate = (tmp & !and_ln79 & !and_ln79_1 & !and_ln79_2 & !and_ln79_3 & !and_ln79_4 & !and_ln79_5 & !and_ln79_6)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 98 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln79_7 = and i1 %and_ln79_23, %icmp_ln879_21" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:79->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:418]   --->   Operation 98 'and' 'and_ln79_7' <Predicate = (tmp & !and_ln79 & !and_ln79_1 & !and_ln79_2 & !and_ln79_3 & !and_ln79_4 & !and_ln79_5 & !and_ln79_6)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 99 [1/1] (0.85ns)   --->   "%icmp_ln879_24 = icmp eq i32 %SocketTableRx_8_the, %tmp_user_theirIP_V" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:77->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:418]   --->   Operation 99 'icmp' 'icmp_ln879_24' <Predicate = (tmp & !and_ln79 & !and_ln79_1 & !and_ln79_2 & !and_ln79_3 & !and_ln79_4 & !and_ln79_5 & !and_ln79_6 & !and_ln79_7)> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 100 [1/1] (0.67ns)   --->   "%icmp_ln879_25 = icmp eq i16 %SocketTableRx_8_the_1, %tmp_user_theirPort_V" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:78->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:418]   --->   Operation 100 'icmp' 'icmp_ln879_25' <Predicate = (tmp & !and_ln79 & !and_ln79_1 & !and_ln79_2 & !and_ln79_3 & !and_ln79_4 & !and_ln79_5 & !and_ln79_6 & !and_ln79_7)> <Delay = 0.67> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 101 [1/1] (0.67ns)   --->   "%icmp_ln879_26 = icmp eq i16 %SocketTableRx_8_myP, %tmp_user_myPort_V" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:79->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:418]   --->   Operation 101 'icmp' 'icmp_ln879_26' <Predicate = (tmp & !and_ln79 & !and_ln79_1 & !and_ln79_2 & !and_ln79_3 & !and_ln79_4 & !and_ln79_5 & !and_ln79_6 & !and_ln79_7)> <Delay = 0.67> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node and_ln79_8)   --->   "%and_ln79_24 = and i1 %icmp_ln879_25, %icmp_ln879_26" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:79->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:418]   --->   Operation 102 'and' 'and_ln79_24' <Predicate = (tmp & !and_ln79 & !and_ln79_1 & !and_ln79_2 & !and_ln79_3 & !and_ln79_4 & !and_ln79_5 & !and_ln79_6 & !and_ln79_7)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 103 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln79_8 = and i1 %and_ln79_24, %icmp_ln879_24" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:79->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:418]   --->   Operation 103 'and' 'and_ln79_8' <Predicate = (tmp & !and_ln79 & !and_ln79_1 & !and_ln79_2 & !and_ln79_3 & !and_ln79_4 & !and_ln79_5 & !and_ln79_6 & !and_ln79_7)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 104 [1/1] (0.85ns)   --->   "%icmp_ln879_27 = icmp eq i32 %SocketTableRx_9_the, %tmp_user_theirIP_V" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:77->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:418]   --->   Operation 104 'icmp' 'icmp_ln879_27' <Predicate = (tmp & !and_ln79 & !and_ln79_1 & !and_ln79_2 & !and_ln79_3 & !and_ln79_4 & !and_ln79_5 & !and_ln79_6 & !and_ln79_7 & !and_ln79_8)> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 105 [1/1] (0.67ns)   --->   "%icmp_ln879_28 = icmp eq i16 %SocketTableRx_9_the_1, %tmp_user_theirPort_V" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:78->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:418]   --->   Operation 105 'icmp' 'icmp_ln879_28' <Predicate = (tmp & !and_ln79 & !and_ln79_1 & !and_ln79_2 & !and_ln79_3 & !and_ln79_4 & !and_ln79_5 & !and_ln79_6 & !and_ln79_7 & !and_ln79_8)> <Delay = 0.67> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 106 [1/1] (0.67ns)   --->   "%icmp_ln879_29 = icmp eq i16 %SocketTableRx_9_myP, %tmp_user_myPort_V" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:79->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:418]   --->   Operation 106 'icmp' 'icmp_ln879_29' <Predicate = (tmp & !and_ln79 & !and_ln79_1 & !and_ln79_2 & !and_ln79_3 & !and_ln79_4 & !and_ln79_5 & !and_ln79_6 & !and_ln79_7 & !and_ln79_8)> <Delay = 0.67> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node and_ln79_9)   --->   "%and_ln79_25 = and i1 %icmp_ln879_28, %icmp_ln879_29" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:79->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:418]   --->   Operation 107 'and' 'and_ln79_25' <Predicate = (tmp & !and_ln79 & !and_ln79_1 & !and_ln79_2 & !and_ln79_3 & !and_ln79_4 & !and_ln79_5 & !and_ln79_6 & !and_ln79_7 & !and_ln79_8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 108 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln79_9 = and i1 %and_ln79_25, %icmp_ln879_27" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:79->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:418]   --->   Operation 108 'and' 'and_ln79_9' <Predicate = (tmp & !and_ln79 & !and_ln79_1 & !and_ln79_2 & !and_ln79_3 & !and_ln79_4 & !and_ln79_5 & !and_ln79_6 & !and_ln79_7 & !and_ln79_8)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 109 [1/1] (0.85ns)   --->   "%icmp_ln879_30 = icmp eq i32 %SocketTableRx_10_th, %tmp_user_theirIP_V" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:77->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:418]   --->   Operation 109 'icmp' 'icmp_ln879_30' <Predicate = (tmp & !and_ln79 & !and_ln79_1 & !and_ln79_2 & !and_ln79_3 & !and_ln79_4 & !and_ln79_5 & !and_ln79_6 & !and_ln79_7 & !and_ln79_8 & !and_ln79_9)> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 110 [1/1] (0.67ns)   --->   "%icmp_ln879_31 = icmp eq i16 %SocketTableRx_10_th_1, %tmp_user_theirPort_V" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:78->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:418]   --->   Operation 110 'icmp' 'icmp_ln879_31' <Predicate = (tmp & !and_ln79 & !and_ln79_1 & !and_ln79_2 & !and_ln79_3 & !and_ln79_4 & !and_ln79_5 & !and_ln79_6 & !and_ln79_7 & !and_ln79_8 & !and_ln79_9)> <Delay = 0.67> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 111 [1/1] (0.67ns)   --->   "%icmp_ln879_32 = icmp eq i16 %SocketTableRx_10_my, %tmp_user_myPort_V" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:79->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:418]   --->   Operation 111 'icmp' 'icmp_ln879_32' <Predicate = (tmp & !and_ln79 & !and_ln79_1 & !and_ln79_2 & !and_ln79_3 & !and_ln79_4 & !and_ln79_5 & !and_ln79_6 & !and_ln79_7 & !and_ln79_8 & !and_ln79_9)> <Delay = 0.67> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node and_ln79_10)   --->   "%and_ln79_26 = and i1 %icmp_ln879_31, %icmp_ln879_32" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:79->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:418]   --->   Operation 112 'and' 'and_ln79_26' <Predicate = (tmp & !and_ln79 & !and_ln79_1 & !and_ln79_2 & !and_ln79_3 & !and_ln79_4 & !and_ln79_5 & !and_ln79_6 & !and_ln79_7 & !and_ln79_8 & !and_ln79_9)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 113 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln79_10 = and i1 %and_ln79_26, %icmp_ln879_30" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:79->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:418]   --->   Operation 113 'and' 'and_ln79_10' <Predicate = (tmp & !and_ln79 & !and_ln79_1 & !and_ln79_2 & !and_ln79_3 & !and_ln79_4 & !and_ln79_5 & !and_ln79_6 & !and_ln79_7 & !and_ln79_8 & !and_ln79_9)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 114 [1/1] (0.85ns)   --->   "%icmp_ln879_33 = icmp eq i32 %SocketTableRx_11_th, %tmp_user_theirIP_V" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:77->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:418]   --->   Operation 114 'icmp' 'icmp_ln879_33' <Predicate = (tmp & !and_ln79 & !and_ln79_1 & !and_ln79_2 & !and_ln79_3 & !and_ln79_4 & !and_ln79_5 & !and_ln79_6 & !and_ln79_7 & !and_ln79_8 & !and_ln79_9 & !and_ln79_10)> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 115 [1/1] (0.67ns)   --->   "%icmp_ln879_34 = icmp eq i16 %SocketTableRx_11_th_1, %tmp_user_theirPort_V" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:78->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:418]   --->   Operation 115 'icmp' 'icmp_ln879_34' <Predicate = (tmp & !and_ln79 & !and_ln79_1 & !and_ln79_2 & !and_ln79_3 & !and_ln79_4 & !and_ln79_5 & !and_ln79_6 & !and_ln79_7 & !and_ln79_8 & !and_ln79_9 & !and_ln79_10)> <Delay = 0.67> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 116 [1/1] (0.67ns)   --->   "%icmp_ln879_35 = icmp eq i16 %SocketTableRx_11_my, %tmp_user_myPort_V" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:79->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:418]   --->   Operation 116 'icmp' 'icmp_ln879_35' <Predicate = (tmp & !and_ln79 & !and_ln79_1 & !and_ln79_2 & !and_ln79_3 & !and_ln79_4 & !and_ln79_5 & !and_ln79_6 & !and_ln79_7 & !and_ln79_8 & !and_ln79_9 & !and_ln79_10)> <Delay = 0.67> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node and_ln79_11)   --->   "%and_ln79_27 = and i1 %icmp_ln879_34, %icmp_ln879_35" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:79->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:418]   --->   Operation 117 'and' 'and_ln79_27' <Predicate = (tmp & !and_ln79 & !and_ln79_1 & !and_ln79_2 & !and_ln79_3 & !and_ln79_4 & !and_ln79_5 & !and_ln79_6 & !and_ln79_7 & !and_ln79_8 & !and_ln79_9 & !and_ln79_10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 118 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln79_11 = and i1 %and_ln79_27, %icmp_ln879_33" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:79->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:418]   --->   Operation 118 'and' 'and_ln79_11' <Predicate = (tmp & !and_ln79 & !and_ln79_1 & !and_ln79_2 & !and_ln79_3 & !and_ln79_4 & !and_ln79_5 & !and_ln79_6 & !and_ln79_7 & !and_ln79_8 & !and_ln79_9 & !and_ln79_10)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 119 [1/1] (0.85ns)   --->   "%icmp_ln879_36 = icmp eq i32 %SocketTableRx_12_th, %tmp_user_theirIP_V" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:77->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:418]   --->   Operation 119 'icmp' 'icmp_ln879_36' <Predicate = (tmp & !and_ln79 & !and_ln79_1 & !and_ln79_2 & !and_ln79_3 & !and_ln79_4 & !and_ln79_5 & !and_ln79_6 & !and_ln79_7 & !and_ln79_8 & !and_ln79_9 & !and_ln79_10 & !and_ln79_11)> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 120 [1/1] (0.67ns)   --->   "%icmp_ln879_37 = icmp eq i16 %SocketTableRx_12_th_1, %tmp_user_theirPort_V" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:78->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:418]   --->   Operation 120 'icmp' 'icmp_ln879_37' <Predicate = (tmp & !and_ln79 & !and_ln79_1 & !and_ln79_2 & !and_ln79_3 & !and_ln79_4 & !and_ln79_5 & !and_ln79_6 & !and_ln79_7 & !and_ln79_8 & !and_ln79_9 & !and_ln79_10 & !and_ln79_11)> <Delay = 0.67> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 121 [1/1] (0.67ns)   --->   "%icmp_ln879_38 = icmp eq i16 %SocketTableRx_12_my, %tmp_user_myPort_V" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:79->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:418]   --->   Operation 121 'icmp' 'icmp_ln879_38' <Predicate = (tmp & !and_ln79 & !and_ln79_1 & !and_ln79_2 & !and_ln79_3 & !and_ln79_4 & !and_ln79_5 & !and_ln79_6 & !and_ln79_7 & !and_ln79_8 & !and_ln79_9 & !and_ln79_10 & !and_ln79_11)> <Delay = 0.67> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node and_ln79_12)   --->   "%and_ln79_28 = and i1 %icmp_ln879_37, %icmp_ln879_38" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:79->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:418]   --->   Operation 122 'and' 'and_ln79_28' <Predicate = (tmp & !and_ln79 & !and_ln79_1 & !and_ln79_2 & !and_ln79_3 & !and_ln79_4 & !and_ln79_5 & !and_ln79_6 & !and_ln79_7 & !and_ln79_8 & !and_ln79_9 & !and_ln79_10 & !and_ln79_11)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 123 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln79_12 = and i1 %and_ln79_28, %icmp_ln879_36" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:79->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:418]   --->   Operation 123 'and' 'and_ln79_12' <Predicate = (tmp & !and_ln79 & !and_ln79_1 & !and_ln79_2 & !and_ln79_3 & !and_ln79_4 & !and_ln79_5 & !and_ln79_6 & !and_ln79_7 & !and_ln79_8 & !and_ln79_9 & !and_ln79_10 & !and_ln79_11)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 124 [1/1] (0.85ns)   --->   "%icmp_ln879_39 = icmp eq i32 %SocketTableRx_13_th, %tmp_user_theirIP_V" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:77->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:418]   --->   Operation 124 'icmp' 'icmp_ln879_39' <Predicate = (tmp & !and_ln79 & !and_ln79_1 & !and_ln79_2 & !and_ln79_3 & !and_ln79_4 & !and_ln79_5 & !and_ln79_6 & !and_ln79_7 & !and_ln79_8 & !and_ln79_9 & !and_ln79_10 & !and_ln79_11 & !and_ln79_12)> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 125 [1/1] (0.67ns)   --->   "%icmp_ln879_40 = icmp eq i16 %SocketTableRx_13_th_1, %tmp_user_theirPort_V" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:78->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:418]   --->   Operation 125 'icmp' 'icmp_ln879_40' <Predicate = (tmp & !and_ln79 & !and_ln79_1 & !and_ln79_2 & !and_ln79_3 & !and_ln79_4 & !and_ln79_5 & !and_ln79_6 & !and_ln79_7 & !and_ln79_8 & !and_ln79_9 & !and_ln79_10 & !and_ln79_11 & !and_ln79_12)> <Delay = 0.67> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 126 [1/1] (0.67ns)   --->   "%icmp_ln879_41 = icmp eq i16 %SocketTableRx_13_my, %tmp_user_myPort_V" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:79->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:418]   --->   Operation 126 'icmp' 'icmp_ln879_41' <Predicate = (tmp & !and_ln79 & !and_ln79_1 & !and_ln79_2 & !and_ln79_3 & !and_ln79_4 & !and_ln79_5 & !and_ln79_6 & !and_ln79_7 & !and_ln79_8 & !and_ln79_9 & !and_ln79_10 & !and_ln79_11 & !and_ln79_12)> <Delay = 0.67> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node and_ln79_13)   --->   "%and_ln79_29 = and i1 %icmp_ln879_40, %icmp_ln879_41" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:79->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:418]   --->   Operation 127 'and' 'and_ln79_29' <Predicate = (tmp & !and_ln79 & !and_ln79_1 & !and_ln79_2 & !and_ln79_3 & !and_ln79_4 & !and_ln79_5 & !and_ln79_6 & !and_ln79_7 & !and_ln79_8 & !and_ln79_9 & !and_ln79_10 & !and_ln79_11 & !and_ln79_12)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 128 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln79_13 = and i1 %and_ln79_29, %icmp_ln879_39" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:79->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:418]   --->   Operation 128 'and' 'and_ln79_13' <Predicate = (tmp & !and_ln79 & !and_ln79_1 & !and_ln79_2 & !and_ln79_3 & !and_ln79_4 & !and_ln79_5 & !and_ln79_6 & !and_ln79_7 & !and_ln79_8 & !and_ln79_9 & !and_ln79_10 & !and_ln79_11 & !and_ln79_12)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 129 [1/1] (0.85ns)   --->   "%icmp_ln879_42 = icmp eq i32 %SocketTableRx_14_th, %tmp_user_theirIP_V" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:77->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:418]   --->   Operation 129 'icmp' 'icmp_ln879_42' <Predicate = (tmp & !and_ln79 & !and_ln79_1 & !and_ln79_2 & !and_ln79_3 & !and_ln79_4 & !and_ln79_5 & !and_ln79_6 & !and_ln79_7 & !and_ln79_8 & !and_ln79_9 & !and_ln79_10 & !and_ln79_11 & !and_ln79_12 & !and_ln79_13)> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 130 [1/1] (0.67ns)   --->   "%icmp_ln879_43 = icmp eq i16 %SocketTableRx_14_th_1, %tmp_user_theirPort_V" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:78->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:418]   --->   Operation 130 'icmp' 'icmp_ln879_43' <Predicate = (tmp & !and_ln79 & !and_ln79_1 & !and_ln79_2 & !and_ln79_3 & !and_ln79_4 & !and_ln79_5 & !and_ln79_6 & !and_ln79_7 & !and_ln79_8 & !and_ln79_9 & !and_ln79_10 & !and_ln79_11 & !and_ln79_12 & !and_ln79_13)> <Delay = 0.67> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 131 [1/1] (0.67ns)   --->   "%icmp_ln879_44 = icmp eq i16 %SocketTableRx_14_my, %tmp_user_myPort_V" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:79->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:418]   --->   Operation 131 'icmp' 'icmp_ln879_44' <Predicate = (tmp & !and_ln79 & !and_ln79_1 & !and_ln79_2 & !and_ln79_3 & !and_ln79_4 & !and_ln79_5 & !and_ln79_6 & !and_ln79_7 & !and_ln79_8 & !and_ln79_9 & !and_ln79_10 & !and_ln79_11 & !and_ln79_12 & !and_ln79_13)> <Delay = 0.67> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 132 [1/1] (0.00ns) (grouped into LUT with out node and_ln79_14)   --->   "%and_ln79_30 = and i1 %icmp_ln879_43, %icmp_ln879_44" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:79->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:418]   --->   Operation 132 'and' 'and_ln79_30' <Predicate = (tmp & !and_ln79 & !and_ln79_1 & !and_ln79_2 & !and_ln79_3 & !and_ln79_4 & !and_ln79_5 & !and_ln79_6 & !and_ln79_7 & !and_ln79_8 & !and_ln79_9 & !and_ln79_10 & !and_ln79_11 & !and_ln79_12 & !and_ln79_13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 133 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln79_14 = and i1 %and_ln79_30, %icmp_ln879_42" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:79->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:418]   --->   Operation 133 'and' 'and_ln79_14' <Predicate = (tmp & !and_ln79 & !and_ln79_1 & !and_ln79_2 & !and_ln79_3 & !and_ln79_4 & !and_ln79_5 & !and_ln79_6 & !and_ln79_7 & !and_ln79_8 & !and_ln79_9 & !and_ln79_10 & !and_ln79_11 & !and_ln79_12 & !and_ln79_13)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 134 [1/1] (0.85ns)   --->   "%icmp_ln879_45 = icmp eq i32 %SocketTableRx_15_th, %tmp_user_theirIP_V" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:77->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:418]   --->   Operation 134 'icmp' 'icmp_ln879_45' <Predicate = (tmp & !and_ln79 & !and_ln79_1 & !and_ln79_2 & !and_ln79_3 & !and_ln79_4 & !and_ln79_5 & !and_ln79_6 & !and_ln79_7 & !and_ln79_8 & !and_ln79_9 & !and_ln79_10 & !and_ln79_11 & !and_ln79_12 & !and_ln79_13 & !and_ln79_14)> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 135 [1/1] (0.67ns)   --->   "%icmp_ln879_46 = icmp eq i16 %SocketTableRx_15_th_1, %tmp_user_theirPort_V" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:78->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:418]   --->   Operation 135 'icmp' 'icmp_ln879_46' <Predicate = (tmp & !and_ln79 & !and_ln79_1 & !and_ln79_2 & !and_ln79_3 & !and_ln79_4 & !and_ln79_5 & !and_ln79_6 & !and_ln79_7 & !and_ln79_8 & !and_ln79_9 & !and_ln79_10 & !and_ln79_11 & !and_ln79_12 & !and_ln79_13 & !and_ln79_14)> <Delay = 0.67> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 136 [1/1] (0.67ns)   --->   "%icmp_ln879_47 = icmp eq i16 %SocketTableRx_15_my, %tmp_user_myPort_V" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:79->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:418]   --->   Operation 136 'icmp' 'icmp_ln879_47' <Predicate = (tmp & !and_ln79 & !and_ln79_1 & !and_ln79_2 & !and_ln79_3 & !and_ln79_4 & !and_ln79_5 & !and_ln79_6 & !and_ln79_7 & !and_ln79_8 & !and_ln79_9 & !and_ln79_10 & !and_ln79_11 & !and_ln79_12 & !and_ln79_13 & !and_ln79_14)> <Delay = 0.67> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 137 [1/1] (0.00ns)   --->   "%p_Val2_s = call i32 @_ssdm_op_Read.ap_auto.i32P(i32* %myIpAddress_V)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:85->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:418]   --->   Operation 137 'read' 'p_Val2_s' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 138 [1/1] (0.00ns)   --->   "%p_Result_237_i_i_i = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_s, i32 24, i32 31)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.hpp:110->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:85->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:418]   --->   Operation 138 'partselect' 'p_Result_237_i_i_i' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 139 [1/1] (0.00ns)   --->   "%p_Result_237_1_i_i = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_s, i32 16, i32 23)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.hpp:110->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:85->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:418]   --->   Operation 139 'partselect' 'p_Result_237_1_i_i' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 140 [1/1] (0.00ns)   --->   "%p_Result_237_2_i_i = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_s, i32 8, i32 15)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.hpp:110->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:85->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:418]   --->   Operation 140 'partselect' 'p_Result_237_2_i_i' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 141 [1/1] (0.00ns)   --->   "%trunc_ln647 = trunc i32 %p_Val2_s to i8" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.hpp:110->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:85->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:418]   --->   Operation 141 'trunc' 'trunc_ln647' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 142 [1/1] (0.00ns)   --->   "%tmp_user_myIP_V = call i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8(i8 %trunc_ln647, i8 %p_Result_237_2_i_i, i8 %p_Result_237_1_i_i, i8 %p_Result_237_i_i_i)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.hpp:110->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:85->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:418]   --->   Operation 142 'bitconcatenate' 'tmp_user_myIP_V' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 143 [1/1] (0.85ns)   --->   "%icmp_ln85 = icmp ne i32 %tmp_myIP_V_load_new_s, %tmp_user_myIP_V" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:85->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:418]   --->   Operation 143 'icmp' 'icmp_ln85' <Predicate = (tmp)> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 0.90>
ST_2 : Operation 144 [1/1] (0.90ns)   --->   "br i1 %and_ln79, label %.loopexit.i.i, label %._crit_edge83.0.i.i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:77->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:418]   --->   Operation 144 'br' <Predicate = (tmp)> <Delay = 0.90>
ST_2 : Operation 145 [1/1] (0.90ns)   --->   "br i1 %and_ln79_1, label %.loopexit.i.i, label %._crit_edge83.1.i.i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:77->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:418]   --->   Operation 145 'br' <Predicate = (tmp & !and_ln79)> <Delay = 0.90>
ST_2 : Operation 146 [1/1] (0.90ns)   --->   "br i1 %and_ln79_2, label %.loopexit.i.i, label %._crit_edge83.2.i.i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:77->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:418]   --->   Operation 146 'br' <Predicate = (tmp & !and_ln79 & !and_ln79_1)> <Delay = 0.90>
ST_2 : Operation 147 [1/1] (0.90ns)   --->   "br i1 %and_ln79_3, label %.loopexit.i.i, label %._crit_edge83.3.i.i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:77->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:418]   --->   Operation 147 'br' <Predicate = (tmp & !and_ln79 & !and_ln79_1 & !and_ln79_2)> <Delay = 0.90>
ST_2 : Operation 148 [1/1] (0.90ns)   --->   "br i1 %and_ln79_4, label %.loopexit.i.i, label %._crit_edge83.4.i.i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:77->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:418]   --->   Operation 148 'br' <Predicate = (tmp & !and_ln79 & !and_ln79_1 & !and_ln79_2 & !and_ln79_3)> <Delay = 0.90>
ST_2 : Operation 149 [1/1] (0.90ns)   --->   "br i1 %and_ln79_5, label %.loopexit.i.i, label %._crit_edge83.5.i.i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:77->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:418]   --->   Operation 149 'br' <Predicate = (tmp & !and_ln79 & !and_ln79_1 & !and_ln79_2 & !and_ln79_3 & !and_ln79_4)> <Delay = 0.90>
ST_2 : Operation 150 [1/1] (0.90ns)   --->   "br i1 %and_ln79_6, label %.loopexit.i.i, label %._crit_edge83.6.i.i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:77->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:418]   --->   Operation 150 'br' <Predicate = (tmp & !and_ln79 & !and_ln79_1 & !and_ln79_2 & !and_ln79_3 & !and_ln79_4 & !and_ln79_5)> <Delay = 0.90>
ST_2 : Operation 151 [1/1] (0.90ns)   --->   "br i1 %and_ln79_7, label %.loopexit.i.i, label %._crit_edge83.7.i.i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:77->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:418]   --->   Operation 151 'br' <Predicate = (tmp & !and_ln79 & !and_ln79_1 & !and_ln79_2 & !and_ln79_3 & !and_ln79_4 & !and_ln79_5 & !and_ln79_6)> <Delay = 0.90>
ST_2 : Operation 152 [1/1] (0.90ns)   --->   "br i1 %and_ln79_8, label %.loopexit.i.i, label %._crit_edge83.8.i.i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:77->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:418]   --->   Operation 152 'br' <Predicate = (tmp & !and_ln79 & !and_ln79_1 & !and_ln79_2 & !and_ln79_3 & !and_ln79_4 & !and_ln79_5 & !and_ln79_6 & !and_ln79_7)> <Delay = 0.90>
ST_2 : Operation 153 [1/1] (0.90ns)   --->   "br i1 %and_ln79_9, label %.loopexit.i.i, label %._crit_edge83.9.i.i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:77->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:418]   --->   Operation 153 'br' <Predicate = (tmp & !and_ln79 & !and_ln79_1 & !and_ln79_2 & !and_ln79_3 & !and_ln79_4 & !and_ln79_5 & !and_ln79_6 & !and_ln79_7 & !and_ln79_8)> <Delay = 0.90>
ST_2 : Operation 154 [1/1] (0.90ns)   --->   "br i1 %and_ln79_10, label %.loopexit.i.i, label %._crit_edge83.10.i.i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:77->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:418]   --->   Operation 154 'br' <Predicate = (tmp & !and_ln79 & !and_ln79_1 & !and_ln79_2 & !and_ln79_3 & !and_ln79_4 & !and_ln79_5 & !and_ln79_6 & !and_ln79_7 & !and_ln79_8 & !and_ln79_9)> <Delay = 0.90>
ST_2 : Operation 155 [1/1] (0.90ns)   --->   "br i1 %and_ln79_11, label %.loopexit.i.i, label %._crit_edge83.11.i.i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:77->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:418]   --->   Operation 155 'br' <Predicate = (tmp & !and_ln79 & !and_ln79_1 & !and_ln79_2 & !and_ln79_3 & !and_ln79_4 & !and_ln79_5 & !and_ln79_6 & !and_ln79_7 & !and_ln79_8 & !and_ln79_9 & !and_ln79_10)> <Delay = 0.90>
ST_2 : Operation 156 [1/1] (0.90ns)   --->   "br i1 %and_ln79_12, label %.loopexit.i.i, label %._crit_edge83.12.i.i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:77->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:418]   --->   Operation 156 'br' <Predicate = (tmp & !and_ln79 & !and_ln79_1 & !and_ln79_2 & !and_ln79_3 & !and_ln79_4 & !and_ln79_5 & !and_ln79_6 & !and_ln79_7 & !and_ln79_8 & !and_ln79_9 & !and_ln79_10 & !and_ln79_11)> <Delay = 0.90>
ST_2 : Operation 157 [1/1] (0.90ns)   --->   "br i1 %and_ln79_13, label %.loopexit.i.i, label %._crit_edge83.13.i.i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:77->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:418]   --->   Operation 157 'br' <Predicate = (tmp & !and_ln79 & !and_ln79_1 & !and_ln79_2 & !and_ln79_3 & !and_ln79_4 & !and_ln79_5 & !and_ln79_6 & !and_ln79_7 & !and_ln79_8 & !and_ln79_9 & !and_ln79_10 & !and_ln79_11 & !and_ln79_12)> <Delay = 0.90>
ST_2 : Operation 158 [1/1] (0.90ns)   --->   "br i1 %and_ln79_14, label %.loopexit.i.i, label %._crit_edge83.14.i.i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:77->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:418]   --->   Operation 158 'br' <Predicate = (tmp & !and_ln79 & !and_ln79_1 & !and_ln79_2 & !and_ln79_3 & !and_ln79_4 & !and_ln79_5 & !and_ln79_6 & !and_ln79_7 & !and_ln79_8 & !and_ln79_9 & !and_ln79_10 & !and_ln79_11 & !and_ln79_12 & !and_ln79_13)> <Delay = 0.90>
ST_2 : Operation 159 [1/1] (0.00ns) (grouped into LUT with out node select_ln77)   --->   "%and_ln79_31 = and i1 %icmp_ln879_46, %icmp_ln879_47" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:79->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:418]   --->   Operation 159 'and' 'and_ln79_31' <Predicate = (tmp & !and_ln79 & !and_ln79_1 & !and_ln79_2 & !and_ln79_3 & !and_ln79_4 & !and_ln79_5 & !and_ln79_6 & !and_ln79_7 & !and_ln79_8 & !and_ln79_9 & !and_ln79_10 & !and_ln79_11 & !and_ln79_12 & !and_ln79_13 & !and_ln79_14)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 160 [1/1] (0.00ns) (grouped into LUT with out node select_ln77)   --->   "%and_ln79_15 = and i1 %and_ln79_31, %icmp_ln879_45" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:79->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:418]   --->   Operation 160 'and' 'and_ln79_15' <Predicate = (tmp & !and_ln79 & !and_ln79_1 & !and_ln79_2 & !and_ln79_3 & !and_ln79_4 & !and_ln79_5 & !and_ln79_6 & !and_ln79_7 & !and_ln79_8 & !and_ln79_9 & !and_ln79_10 & !and_ln79_11 & !and_ln79_12 & !and_ln79_13 & !and_ln79_14)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 161 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln77 = select i1 %and_ln79_15, i5 15, i5 -1" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:77->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:418]   --->   Operation 161 'select' 'select_ln77' <Predicate = (tmp & !and_ln79 & !and_ln79_1 & !and_ln79_2 & !and_ln79_3 & !and_ln79_4 & !and_ln79_5 & !and_ln79_6 & !and_ln79_7 & !and_ln79_8 & !and_ln79_9 & !and_ln79_10 & !and_ln79_11 & !and_ln79_12 & !and_ln79_13 & !and_ln79_14)> <Delay = 0.27> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 162 [1/1] (0.90ns)   --->   "br label %.loopexit.i.i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:77->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:418]   --->   Operation 162 'br' <Predicate = (tmp & !and_ln79 & !and_ln79_1 & !and_ln79_2 & !and_ln79_3 & !and_ln79_4 & !and_ln79_5 & !and_ln79_6 & !and_ln79_7 & !and_ln79_8 & !and_ln79_9 & !and_ln79_10 & !and_ln79_11 & !and_ln79_12 & !and_ln79_13 & !and_ln79_14)> <Delay = 0.90>

State 3 <SV = 2> <Delay = 1.90>
ST_3 : Operation 163 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i113* @rthDropFifo_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 163 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 164 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i97* @ureMetaData_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 164 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 165 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %SocketTableRx_15_myPort_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 165 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 166 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %SocketTableRx_14_myPort_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 166 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 167 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %SocketTableRx_13_myPort_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 167 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 168 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %SocketTableRx_12_myPort_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 168 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 169 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %SocketTableRx_11_myPort_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 169 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 170 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %SocketTableRx_10_myPort_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 170 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 171 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %SocketTableRx_9_myPort_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 171 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 172 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %SocketTableRx_8_myPort_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 172 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 173 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %SocketTableRx_7_myPort_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 173 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 174 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %SocketTableRx_6_myPort_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 174 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 175 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %SocketTableRx_5_myPort_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 175 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 176 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %SocketTableRx_4_myPort_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 176 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 177 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %SocketTableRx_3_myPort_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 177 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 178 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %SocketTableRx_2_myPort_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 178 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 179 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %SocketTableRx_1_myPort_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 179 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 180 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %SocketTableRx_0_myPort_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 180 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 181 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %SocketTableRx_15_theirPort_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 181 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 182 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %SocketTableRx_14_theirPort_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 182 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 183 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %SocketTableRx_13_theirPort_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 183 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 184 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %SocketTableRx_12_theirPort_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 184 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 185 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %SocketTableRx_11_theirPort_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 185 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 186 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %SocketTableRx_10_theirPort_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 186 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 187 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %SocketTableRx_9_theirPort_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 187 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 188 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %SocketTableRx_8_theirPort_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 188 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 189 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %SocketTableRx_7_theirPort_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 189 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 190 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %SocketTableRx_6_theirPort_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 190 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 191 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %SocketTableRx_5_theirPort_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 191 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 192 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %SocketTableRx_4_theirPort_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 192 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 193 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %SocketTableRx_3_theirPort_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 193 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 194 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %SocketTableRx_2_theirPort_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 194 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 195 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %SocketTableRx_1_theirPort_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 195 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 196 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %SocketTableRx_0_theirPort_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 196 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 197 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %SocketTableRx_15_theirIP_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 197 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 198 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %SocketTableRx_14_theirIP_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 198 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 199 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %SocketTableRx_13_theirIP_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 199 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 200 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %SocketTableRx_12_theirIP_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 200 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 201 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %SocketTableRx_11_theirIP_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 201 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 202 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %SocketTableRx_10_theirIP_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 202 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 203 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %SocketTableRx_9_theirIP_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 203 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 204 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %SocketTableRx_8_theirIP_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 204 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 205 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %SocketTableRx_7_theirIP_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 205 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 206 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %SocketTableRx_6_theirIP_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 206 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 207 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %SocketTableRx_5_theirIP_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 207 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 208 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %SocketTableRx_4_theirIP_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 208 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 209 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %SocketTableRx_3_theirIP_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 209 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 210 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %SocketTableRx_2_theirIP_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 210 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 211 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %SocketTableRx_1_theirIP_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 211 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 212 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %SocketTableRx_0_theirIP_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 212 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 213 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i113* @rthDropFifo_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 213 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 214 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i97* @ureMetaData_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 214 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 215 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str22) nounwind" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:65->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:418]   --->   Operation 215 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 216 [1/1] (0.00ns)   --->   "%p_Val2_13 = phi i5 [ 0, %0 ], [ 1, %._crit_edge83.0.i.i ], [ 2, %._crit_edge83.1.i.i ], [ 3, %._crit_edge83.2.i.i ], [ 4, %._crit_edge83.3.i.i ], [ 5, %._crit_edge83.4.i.i ], [ 6, %._crit_edge83.5.i.i ], [ 7, %._crit_edge83.6.i.i ], [ 8, %._crit_edge83.7.i.i ], [ 9, %._crit_edge83.8.i.i ], [ 10, %._crit_edge83.9.i.i ], [ 11, %._crit_edge83.10.i.i ], [ 12, %._crit_edge83.11.i.i ], [ 13, %._crit_edge83.12.i.i ], [ 14, %._crit_edge83.13.i.i ], [ %select_ln77, %._crit_edge83.14.i.i ]" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:77->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:418]   --->   Operation 216 'phi' 'p_Val2_13' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 217 [1/1] (0.63ns)   --->   "%icmp_ln883 = icmp eq i5 %p_Val2_13, -1" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:85->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:418]   --->   Operation 217 'icmp' 'icmp_ln883' <Predicate = (tmp)> <Delay = 0.63> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 218 [1/1] (0.12ns)   --->   "%tmp_drop_V = or i1 %icmp_ln883, %icmp_ln85" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:85->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:418]   --->   Operation 218 'or' 'tmp_drop_V' <Predicate = (tmp)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 219 [1/1] (0.00ns)   --->   "%tmp_id_V = sext i5 %p_Val2_13 to i16" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:86->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:418]   --->   Operation 219 'sext' 'tmp_id_V' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 220 [1/1] (0.00ns)   --->   "%tmp_1 = call i113 @_ssdm_op_BitConcatenate.i113.i1.i16.i16.i32.i8.i8.i8.i8.i16(i1 %tmp_drop_V, i16 %tmp_user_theirPort_V, i16 %tmp_user_myPort_V, i32 %tmp_user_theirIP_V, i8 %trunc_ln647, i8 %p_Result_237_2_i_i, i8 %p_Result_237_1_i_i, i8 %p_Result_237_i_i_i, i16 %tmp_id_V)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:88->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:418]   --->   Operation 220 'bitconcatenate' 'tmp_1' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 221 [1/1] (1.15ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i113P(i113* @rthDropFifo_V, i113 %tmp_1)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:88->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:418]   --->   Operation 221 'write' <Predicate = (tmp)> <Delay = 1.15> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 113> <Depth = 2> <FIFO>
ST_3 : Operation 222 [1/1] (0.00ns)   --->   "br label %.exit" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:89->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:418]   --->   Operation 222 'br' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 223 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i16P(i16* %numberSockets_V, i16 16)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:91->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:418]   --->   Operation 223 'write' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 224 [1/1] (0.00ns)   --->   "ret void" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:418]   --->   Operation 224 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 2.5ns, clock uncertainty: 0.2ns.

 <State 1>: 2.37ns
The critical path consists of the following:
	fifo read on port 'SocketTableRx_0_theirIP_V' (/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:60) [105]  (1.15 ns)
	'icmp' operation ('icmp_ln879', /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:77->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:418) [164]  (0.859 ns)
	'and' operation ('and_ln79', /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:79->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:418) [168]  (0.122 ns)
	blocking operation 0.244 ns on control path)

 <State 2>: 0.908ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('__Val2__', /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:77->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:418) with incoming values : ('select_ln77', /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:77->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:418) [277]  (0.908 ns)

 <State 3>: 1.91ns
The critical path consists of the following:
	'phi' operation ('__Val2__', /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:77->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:418) with incoming values : ('select_ln77', /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:77->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:418) [277]  (0 ns)
	'icmp' operation ('icmp_ln883', /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:85->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:418) [284]  (0.637 ns)
	'or' operation ('tmp.drop.V', /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:85->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:418) [286]  (0.122 ns)
	fifo write on port 'rthDropFifo_V' (/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:88->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:418) [289]  (1.15 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
