{
    "csr_bases": {
        "myperiph": 4026531840,
        "sdr_periph": 4026533888,
        "ctrl": 4026535936,
        "ddrphy": 4026537984,
        "ethphy": 4026540032,
        "identifier_mem": 4026542080,
        "sdram": 4026544128,
        "spisdcard": 4026546176,
        "timer0": 4026548224,
        "uart": 4026550272
    },
    "csr_registers": {
        "myperiph_csr0": {
            "addr": 4026531840,
            "size": 1,
            "type": "rw"
        },
        "myperiph_csr1": {
            "addr": 4026531844,
            "size": 1,
            "type": "rw"
        },
        "myperiph_csr2": {
            "addr": 4026531848,
            "size": 1,
            "type": "rw"
        },
        "myperiph_csr3": {
            "addr": 4026531852,
            "size": 1,
            "type": "rw"
        },
        "myperiph_csr_r": {
            "addr": 4026531856,
            "size": 4,
            "type": "ro"
        },
        "sdr_periph_csr0": {
            "addr": 4026533888,
            "size": 1,
            "type": "rw"
        },
        "sdr_periph_csr1": {
            "addr": 4026533892,
            "size": 1,
            "type": "rw"
        },
        "sdr_periph_csr2": {
            "addr": 4026533896,
            "size": 1,
            "type": "rw"
        },
        "sdr_periph_csr3": {
            "addr": 4026533900,
            "size": 1,
            "type": "rw"
        },
        "sdr_periph_csr_r": {
            "addr": 4026533904,
            "size": 4,
            "type": "ro"
        },
        "ctrl_reset": {
            "addr": 4026535936,
            "size": 1,
            "type": "rw"
        },
        "ctrl_scratch": {
            "addr": 4026535940,
            "size": 1,
            "type": "rw"
        },
        "ctrl_bus_errors": {
            "addr": 4026535944,
            "size": 1,
            "type": "ro"
        },
        "ddrphy_dly_sel": {
            "addr": 4026537984,
            "size": 1,
            "type": "rw"
        },
        "ddrphy_rdly_dq_rst": {
            "addr": 4026537988,
            "size": 1,
            "type": "rw"
        },
        "ddrphy_rdly_dq_inc": {
            "addr": 4026537992,
            "size": 1,
            "type": "rw"
        },
        "ddrphy_rdly_dq_bitslip_rst": {
            "addr": 4026537996,
            "size": 1,
            "type": "rw"
        },
        "ddrphy_rdly_dq_bitslip": {
            "addr": 4026538000,
            "size": 1,
            "type": "rw"
        },
        "ddrphy_burstdet_clr": {
            "addr": 4026538004,
            "size": 1,
            "type": "rw"
        },
        "ddrphy_burstdet_seen": {
            "addr": 4026538008,
            "size": 1,
            "type": "ro"
        },
        "ethphy_crg_reset": {
            "addr": 4026540032,
            "size": 1,
            "type": "rw"
        },
        "ethphy_mdio_w": {
            "addr": 4026540036,
            "size": 1,
            "type": "rw"
        },
        "ethphy_mdio_r": {
            "addr": 4026540040,
            "size": 1,
            "type": "ro"
        },
        "sdram_dfii_control": {
            "addr": 4026544128,
            "size": 1,
            "type": "rw"
        },
        "sdram_dfii_pi0_command": {
            "addr": 4026544132,
            "size": 1,
            "type": "rw"
        },
        "sdram_dfii_pi0_command_issue": {
            "addr": 4026544136,
            "size": 1,
            "type": "rw"
        },
        "sdram_dfii_pi0_address": {
            "addr": 4026544140,
            "size": 1,
            "type": "rw"
        },
        "sdram_dfii_pi0_baddress": {
            "addr": 4026544144,
            "size": 1,
            "type": "rw"
        },
        "sdram_dfii_pi0_wrdata": {
            "addr": 4026544148,
            "size": 2,
            "type": "rw"
        },
        "sdram_dfii_pi0_rddata": {
            "addr": 4026544156,
            "size": 2,
            "type": "ro"
        },
        "sdram_dfii_pi1_command": {
            "addr": 4026544164,
            "size": 1,
            "type": "rw"
        },
        "sdram_dfii_pi1_command_issue": {
            "addr": 4026544168,
            "size": 1,
            "type": "rw"
        },
        "sdram_dfii_pi1_address": {
            "addr": 4026544172,
            "size": 1,
            "type": "rw"
        },
        "sdram_dfii_pi1_baddress": {
            "addr": 4026544176,
            "size": 1,
            "type": "rw"
        },
        "sdram_dfii_pi1_wrdata": {
            "addr": 4026544180,
            "size": 2,
            "type": "rw"
        },
        "sdram_dfii_pi1_rddata": {
            "addr": 4026544188,
            "size": 2,
            "type": "ro"
        },
        "spisdcard_control": {
            "addr": 4026546176,
            "size": 1,
            "type": "rw"
        },
        "spisdcard_status": {
            "addr": 4026546180,
            "size": 1,
            "type": "ro"
        },
        "spisdcard_mosi": {
            "addr": 4026546184,
            "size": 1,
            "type": "rw"
        },
        "spisdcard_miso": {
            "addr": 4026546188,
            "size": 1,
            "type": "ro"
        },
        "spisdcard_cs": {
            "addr": 4026546192,
            "size": 1,
            "type": "rw"
        },
        "spisdcard_loopback": {
            "addr": 4026546196,
            "size": 1,
            "type": "rw"
        },
        "spisdcard_clk_divider": {
            "addr": 4026546200,
            "size": 1,
            "type": "rw"
        },
        "timer0_load": {
            "addr": 4026548224,
            "size": 1,
            "type": "rw"
        },
        "timer0_reload": {
            "addr": 4026548228,
            "size": 1,
            "type": "rw"
        },
        "timer0_en": {
            "addr": 4026548232,
            "size": 1,
            "type": "rw"
        },
        "timer0_update_value": {
            "addr": 4026548236,
            "size": 1,
            "type": "rw"
        },
        "timer0_value": {
            "addr": 4026548240,
            "size": 1,
            "type": "ro"
        },
        "timer0_ev_status": {
            "addr": 4026548244,
            "size": 1,
            "type": "ro"
        },
        "timer0_ev_pending": {
            "addr": 4026548248,
            "size": 1,
            "type": "rw"
        },
        "timer0_ev_enable": {
            "addr": 4026548252,
            "size": 1,
            "type": "rw"
        },
        "uart_rxtx": {
            "addr": 4026550272,
            "size": 1,
            "type": "rw"
        },
        "uart_txfull": {
            "addr": 4026550276,
            "size": 1,
            "type": "ro"
        },
        "uart_rxempty": {
            "addr": 4026550280,
            "size": 1,
            "type": "ro"
        },
        "uart_ev_status": {
            "addr": 4026550284,
            "size": 1,
            "type": "ro"
        },
        "uart_ev_pending": {
            "addr": 4026550288,
            "size": 1,
            "type": "rw"
        },
        "uart_ev_enable": {
            "addr": 4026550292,
            "size": 1,
            "type": "rw"
        },
        "uart_txempty": {
            "addr": 4026550296,
            "size": 1,
            "type": "ro"
        },
        "uart_rxfull": {
            "addr": 4026550300,
            "size": 1,
            "type": "ro"
        }
    },
    "constants": {
        "config_platform_name": "sipeed_tang_primer_20k_socmel_1",
        "config_clock_frequency": 48000000,
        "config_cpu_has_interrupt": null,
        "config_cpu_reset_addr": 0,
        "config_cpu_has_icache": null,
        "config_cpu_type_vexriscv": null,
        "config_cpu_variant_lite": null,
        "config_cpu_family": "riscv",
        "config_cpu_name": "vexriscv",
        "config_cpu_human_name": "vexriscv_lite",
        "config_cpu_nop": "nop",
        "config_identifier": "litex soc on tang primer 20k 2025-11-26 00:00:01",
        "config_l2_size": 512,
        "config_csr_data_width": 32,
        "config_csr_alignment": 32,
        "config_bus_standard": "wishbone",
        "config_bus_data_width": 32,
        "config_bus_address_width": 32,
        "config_bus_bursting": 0,
        "config_cpu_interrupts": 2,
        "timer0_interrupt": 1,
        "uart_interrupt": 0
    },
    "memories": {
        "rom": {
            "base": 0,
            "size": 131072,
            "type": "cached"
        },
        "sram": {
            "base": 268435456,
            "size": 8192,
            "type": "cached"
        },
        "main_ram": {
            "base": 1073741824,
            "size": 134217728,
            "type": "cached"
        },
        "csr": {
            "base": 4026531840,
            "size": 65536,
            "type": "io"
        }
    }
}