============================================================
   Tang Dynasty, V5.6.69102
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = C:/Anlogic/TD5.6.6910.2/bin/td.exe
   Built at =   20:14:16 Feb 16 2023
   Run by =     shaka
   Run Date =   Sat Mar  4 18:25:57 2023

   Run on =     BR007
============================================================
RUN-1002 : start command "open_project adc.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../../Core/fifo.v
HDL-1007 : analyze verilog file ../../../Src/top.v
HDL-1007 : undeclared symbol 'uart_data', assumed default net type 'wire' in ../../../Src/top.v(34)
HDL-1007 : undeclared symbol 'valid', assumed default net type 'wire' in ../../../Src/top.v(35)
HDL-1007 : undeclared symbol 'fifo_out', assumed default net type 'wire' in ../../../Src/top.v(45)
HDL-1007 : undeclared symbol 'data_vld', assumed default net type 'wire' in ../../../Src/top.v(46)
HDL-1007 : undeclared symbol 'out_en', assumed default net type 'wire' in ../../../Src/top.v(47)
HDL-1007 : undeclared symbol 'adc_en', assumed default net type 'wire' in ../../../Src/top.v(55)
HDL-1007 : undeclared symbol 'data', assumed default net type 'wire' in ../../../Src/top.v(61)
HDL-1007 : undeclared symbol 'data_en', assumed default net type 'wire' in ../../../Src/top.v(62)
HDL-1007 : undeclared symbol 'depth', assumed default net type 'wire' in ../../../Src/top.v(75)
HDL-1007 : undeclared symbol 'fifo_working', assumed default net type 'wire' in ../../../Src/top.v(77)
HDL-1007 : undeclared symbol 'condition', assumed default net type 'wire' in ../../../Src/top.v(92)
HDL-1007 : analyze verilog file ../../../Src/uart_rx.v
HDL-1007 : analyze verilog file ../../../Src/uart_tx.v
HDL-1007 : analyze verilog file ../../../Src/adc_ctrl.v
HDL-1007 : analyze verilog file ../../../Src/type_choice.v
HDL-1007 : analyze verilog file ../../../Src/fifo_ctrl.v
HDL-1007 : undeclared symbol 'data_in', assumed default net type 'wire' in ../../../Src/fifo_ctrl.v(115)
HDL-1007 : undeclared symbol 'data_out', assumed default net type 'wire' in ../../../Src/fifo_ctrl.v(116)
HDL-1007 : undeclared symbol 'empty_flag', assumed default net type 'wire' in ../../../Src/fifo_ctrl.v(120)
HDL-1007 : undeclared symbol 'wrusedw', assumed default net type 'wire' in ../../../Src/fifo_ctrl.v(121)
RUN-1001 : Project manager successfully analyzed 7 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20NG88"
ARC-1001 : Device Initialization.
ARC-1001 : ---------------------------------------------------------------
ARC-1001 :            OPTION            |        IO         |   SETTING   
ARC-1001 : ---------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  P69/P82/P81/P80  |    gpio    
ARC-1001 :             done             |        P8         |    gpio    
ARC-1001 :           program_b          |        P67        |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |  P25/P22/P26/P21  |  dedicate  
ARC-1001 : ---------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/adc_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.69102.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.69102 , DB_VERSION=46146
RUN-1002 : start command "config_chipwatcher ../../../Debug/adc.cwc -dir "
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 5 view nodes, 27 trigger nets, 27 data nets.
KIT-1004 : Chipwatcher code = 0001110000110010
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir C:/Anlogic/TD5.6.6910.2/cw/ -file adc_watcherInst.sv -lib cw -top CW_TOP_WRAPPER"
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\bus_det.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\bus_top.sv
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\cfg_int.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\cwc_cfg_int.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\cwc_top.sv
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\detect_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\detect_non_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\emb_ctrl.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\register.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\tap.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\trigger.sv
HDL-1007 : analyze verilog file adc_watcherInst.sv
HDL-1007 : elaborate module CW_TOP_WRAPPER in adc_watcherInst.sv(1)
HDL-1007 : elaborate module cwc_top(BUS_NUM=5,BUS_DIN_NUM=27,BUS_CTRL_NUM=74,BUS_WIDTH='{32'sb010,32'sb01000,32'sb01000,32'sb01000,32'sb01},BUS_DIN_POS='{32'sb0,32'sb010,32'sb01010,32'sb010010,32'sb011010},BUS_CTRL_POS='{32'sb0,32'sb01000,32'sb011100,32'sb0110000,32'sb01000100}) in C:/Anlogic/TD5.6.6910.2/cw\cwc_top.sv(21)
HDL-1007 : elaborate module cwc_cfg_int(CTRL_REG_LEN=96) in C:/Anlogic/TD5.6.6910.2/cw\cwc_cfg_int.v(21)
HDL-1007 : elaborate module register(CTRL_REG_LEN=96) in C:/Anlogic/TD5.6.6910.2/cw\register.v(21)
HDL-1007 : elaborate module tap in C:/Anlogic/TD5.6.6910.2/cw\tap.v(21)
HDL-1007 : elaborate module trigger(BUS_NUM=5,BUS_DIN_NUM=27,BUS_CTRL_NUM=74,BUS_WIDTH='{32'sb010,32'sb01000,32'sb01000,32'sb01000,32'sb01},BUS_DIN_POS='{32'sb0,32'sb010,32'sb01010,32'sb010010,32'sb011010},BUS_CTRL_POS='{32'sb0,32'sb01000,32'sb011100,32'sb0110000,32'sb01000100}) in C:/Anlogic/TD5.6.6910.2/cw\trigger.sv(21)
HDL-1007 : elaborate module bus_top(BUS_NODE_NUM=5,BUS_DIN_NUM=27,BUS_CTRL_NUM=74,BUS_WIDTH='{32'sb010,32'sb01000,32'sb01000,32'sb01000,32'sb01},BUS_DIN_POS='{32'sb0,32'sb010,32'sb01010,32'sb010010,32'sb011010},BUS_CTRL_POS='{32'sb0,32'sb01000,32'sb011100,32'sb0110000,32'sb01000100}) in C:/Anlogic/TD5.6.6910.2/cw\bus_top.sv(22)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb010) in C:/Anlogic/TD5.6.6910.2/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb01000) in C:/Anlogic/TD5.6.6910.2/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb01) in C:/Anlogic/TD5.6.6910.2/cw\bus_det.v(21)
HDL-1007 : elaborate module emb_ctrl in C:/Anlogic/TD5.6.6910.2/cw\emb_ctrl.v(21)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD5.6.6910.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
SYN-1012 : SanityCheck: Model "top"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(BUS_NUM=5,BUS_DIN_NUM=27,BUS_CTRL_NUM=74,BUS_WIDTH='{32'sb010,32'sb01000,32'sb01000,32'sb01000,32'sb01},BUS_DIN_POS='{32'sb0,32'sb010,32'sb01010,32'sb010010,32'sb011010},BUS_CTRL_POS='{32'sb0,32'sb01000,32'sb011100,32'sb0110000,32'sb01000100})"
SYN-1012 : SanityCheck: Model "cwc_cfg_int(CTRL_REG_LEN=96)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=96)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(BUS_NUM=5,BUS_DIN_NUM=27,BUS_CTRL_NUM=74,BUS_WIDTH='{32'sb010,32'sb01000,32'sb01000,32'sb01000,32'sb01},BUS_DIN_POS='{32'sb0,32'sb010,32'sb01010,32'sb010010,32'sb011010},BUS_CTRL_POS='{32'sb0,32'sb01000,32'sb011100,32'sb0110000,32'sb01000100})"
SYN-1012 : SanityCheck: Model "bus_top(BUS_NODE_NUM=5,BUS_DIN_NUM=27,BUS_CTRL_NUM=74,BUS_WIDTH='{32'sb010,32'sb01000,32'sb01000,32'sb01000,32'sb01},BUS_DIN_POS='{32'sb0,32'sb010,32'sb01010,32'sb010010,32'sb011010},BUS_CTRL_POS='{32'sb0,32'sb01000,32'sb011100,32'sb0110000,32'sb01000100})"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb010)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb01000)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb01)"
SYN-1012 : SanityCheck: Model "emb_ctrl"
SYN-1011 : Flatten model top
SYN-1032 : 1841/25 useful/useless nets, 1001/11 useful/useless insts
SYN-1016 : Merged 28 instances.
SYN-1032 : 1586/2 useful/useless nets, 1365/2 useful/useless insts
SYN-1014 : Optimize round 1
SYN-1032 : 1570/16 useful/useless nets, 1353/12 useful/useless insts
SYN-1021 : Optimized 4 onehot mux instances.
SYN-1020 : Optimized 1 distributor mux.
SYN-1019 : Optimized 4 mux instances.
SYN-1015 : Optimize round 1, 353 better
SYN-1014 : Optimize round 2
SYN-1032 : 1292/60 useful/useless nets, 1075/64 useful/useless insts
SYN-1015 : Optimize round 2, 128 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD5.6.6910.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Gate Property
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  |  Note  
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :         cascade_dsp         |    off     |       off        |        
RUN-1001 :         cascade_eram        |    off     |       off        |        
RUN-1001 :        gate_sim_model       |    off     |       off        |        
RUN-1001 :        map_sim_model        |    off     |       off        |        
RUN-1001 :         map_strategy        |     1      |        1         |        
RUN-1001 :           opt_area          |   medium   |      medium      |        
RUN-1001 :          opt_timing         |    auto    |       auto       |        
RUN-1001 :         pack_effort         |   medium   |      medium      |        
RUN-1001 :      pack_lslice_ripple     |     on     |        on        |        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        |        
RUN-1001 :        pack_seq_in_io       |    auto    |       auto       |        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        |        
RUN-1001 :            report           |  standard  |     standard     |        
RUN-1001 :           retiming          |    off     |       off        |        
RUN-1001 : ------------------------------------------------------------------
SYN-2001 : Map 19 IOs to PADs
RUN-1002 : start command "update_pll_param -module top"
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 1328/221 useful/useless nets, 1134/32 useful/useless insts
SYN-1016 : Merged 33 instances.
SYN-2571 : Optimize after map_dsp, round 1, 286 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-1001 : Throwback 3 control mux instances
SYN-2501 : Optimize round 1
SYN-1016 : Merged 27 instances.
SYN-2501 : Optimize round 1, 55 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 18 macro adder
SYN-1019 : Optimized 17 mux instances.
SYN-1016 : Merged 16 instances.
SYN-1032 : 1716/5 useful/useless nets, 1522/4 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 193 (3.66), #lev = 6 (1.85)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 200 (3.64), #lev = 5 (1.96)
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 459 instances into 200 LUTs, name keeping = 71%.
SYN-1001 : Packing model "top" ...
SYN-4010 : Pack lib has 58 rtl pack models with 25 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 316 DFF/LATCH to SEQ ...
SYN-4009 : Pack 7 carry chain into lslice
SYN-4007 : Packing 112 adder to BLE ...
SYN-4008 : Packed 112 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
KIT-1004 : Compile Chipwatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  1.166690s wall, 0.968750s user + 0.078125s system = 1.046875s CPU (89.7%)

RUN-1004 : used memory is 144 MB, reserved memory is 109 MB, peak memory is 148 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD5.6.6910.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 16 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
SYN-4036 : The kept net data_in[7]_dup_3 is useless
SYN-4036 : The kept net data_in[6]_dup_3 is useless
SYN-4036 : The kept net data_in[5]_dup_3 is useless
SYN-4036 : The kept net data_in[4]_dup_3 is useless
SYN-4036 : The kept net data_in[3]_dup_3 is useless
SYN-4036 : The kept net data_in[2]_dup_3 is useless
SYN-4036 : The kept net data_in[1]_dup_3 is useless
SYN-4036 : The kept net data_in[0]_dup_3 is useless
SYN-4036 : The kept net key1_dup_3 is useless
SYN-4036 : The kept net key2_dup_3 is useless
SYN-5055 WARNING: The kept net type/uart_data[0] will be merged to another kept net rx/uart_data[0]
SYN-5055 WARNING: The kept net type/valid will be merged to another kept net rx/valid
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-1032 : 1239/2 useful/useless nets, 1033/2 useful/useless insts
SYN-4016 : Net config_inst_syn_10 driven by BUFG (212 clock/control pins, 0 other pins).
SYN-4024 : Net "clk_dup_3" drives clk pins.
SYN-4024 : Net "adc_clk_dup_3" drives clk pins.
SYN-4025 : Tag rtl::Net adc_clk_dup_3 as clock net
SYN-4025 : Tag rtl::Net clk_dup_3 as clock net
SYN-4025 : Tag rtl::Net config_inst_syn_10 as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net adc_clk_dup_3 to drive 12 clock pins.
PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 1034 instances
RUN-0007 : 394 luts, 457 seqs, 84 mslices, 51 lslices, 19 pads, 24 brams, 0 dsps
RUN-1001 : There are total 1240 nets
RUN-6004 WARNING: There are 10 nets with only 1 pin.
RUN-1001 : 662 nets have 2 pins
RUN-1001 : 457 nets have [3 - 5] pins
RUN-1001 : 47 nets have [6 - 10] pins
RUN-1001 : 33 nets have [11 - 20] pins
RUN-1001 : 24 nets have [21 - 99] pins
RUN-1001 : 7 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |      7      
RUN-1001 :   No   |  No   |  Yes  |     203     
RUN-1001 :   No   |  Yes  |  No   |      0      
RUN-1001 :   Yes  |  No   |  No   |      0      
RUN-1001 :   Yes  |  No   |  Yes  |     247     
RUN-1001 :   Yes  |  Yes  |  No   |      0      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    3    |   7   |     6      
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 13
PHY-3001 : Initial placement ...
PHY-3001 : design contains 1032 instances, 394 luts, 457 seqs, 135 slices, 22 macros(135 instances: 84 mslices 51 lslices)
PHY-0007 : Cell area utilization is 3%
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 270675
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 1032.
PHY-3001 : End clustering;  0.000017s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 176054, overlap = 54
PHY-3002 : Step(2): len = 121511, overlap = 54
PHY-3002 : Step(3): len = 86572.8, overlap = 54
PHY-3002 : Step(4): len = 61409.2, overlap = 54
PHY-3002 : Step(5): len = 49991.4, overlap = 54
PHY-3002 : Step(6): len = 42841.1, overlap = 54
PHY-3002 : Step(7): len = 36231.6, overlap = 54
PHY-3002 : Step(8): len = 32278, overlap = 54
PHY-3002 : Step(9): len = 30190.7, overlap = 54
PHY-3002 : Step(10): len = 29423.9, overlap = 54
PHY-3002 : Step(11): len = 25961.1, overlap = 54
PHY-3002 : Step(12): len = 25587.3, overlap = 54
PHY-3002 : Step(13): len = 23755.9, overlap = 54
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.23e-06
PHY-3002 : Step(14): len = 24072.3, overlap = 49.5
PHY-3002 : Step(15): len = 24005.5, overlap = 49.5
PHY-3002 : Step(16): len = 23412.1, overlap = 54
PHY-3002 : Step(17): len = 23005.7, overlap = 54
PHY-3002 : Step(18): len = 23773.2, overlap = 49.5
PHY-3002 : Step(19): len = 22759.4, overlap = 49.5
PHY-3002 : Step(20): len = 21666.4, overlap = 49.5
PHY-3002 : Step(21): len = 21801.9, overlap = 54
PHY-3002 : Step(22): len = 21783.7, overlap = 54
PHY-3002 : Step(23): len = 21532.2, overlap = 54
PHY-3002 : Step(24): len = 21084.5, overlap = 54
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.45999e-06
PHY-3002 : Step(25): len = 20806, overlap = 54
PHY-3002 : Step(26): len = 20800, overlap = 54
PHY-3002 : Step(27): len = 20873.1, overlap = 49.5
PHY-3002 : Step(28): len = 20873.1, overlap = 49.5
PHY-3002 : Step(29): len = 20718.9, overlap = 49.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 4.91999e-06
PHY-3002 : Step(30): len = 20837.3, overlap = 49.5
PHY-3002 : Step(31): len = 20843.9, overlap = 49.5
PHY-3002 : Step(32): len = 20966.8, overlap = 45
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 9.83997e-06
PHY-3002 : Step(33): len = 21066.2, overlap = 45
PHY-3002 : Step(34): len = 21084.1, overlap = 45
PHY-3002 : Step(35): len = 21232.1, overlap = 40.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.011245s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 4%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000609706
PHY-3002 : Step(36): len = 26687, overlap = 12.4688
PHY-3002 : Step(37): len = 26687, overlap = 12.4688
PHY-3002 : Step(38): len = 25823.4, overlap = 9.21875
PHY-3002 : Step(39): len = 25976.2, overlap = 9.5
PHY-3002 : Step(40): len = 26028.1, overlap = 9.53125
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00121941
PHY-3002 : Step(41): len = 25397.2, overlap = 14.125
PHY-3002 : Step(42): len = 25536, overlap = 14.5312
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 4%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.08253e-05
PHY-3002 : Step(43): len = 26650.2, overlap = 42.375
PHY-3002 : Step(44): len = 26650.2, overlap = 42.375
PHY-3002 : Step(45): len = 25942.3, overlap = 39.0938
PHY-3002 : Step(46): len = 25942.3, overlap = 39.0938
PHY-3002 : Step(47): len = 26266.6, overlap = 39.0312
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.16505e-05
PHY-3002 : Step(48): len = 27300.4, overlap = 24.6562
PHY-3002 : Step(49): len = 27467.3, overlap = 24.8438
PHY-3002 : Step(50): len = 27143, overlap = 24.0938
PHY-3002 : Step(51): len = 27092.2, overlap = 23.375
PHY-3002 : Step(52): len = 27166, overlap = 24.0312
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 8.3301e-05
PHY-3002 : Step(53): len = 26806.5, overlap = 21.9062
PHY-3002 : Step(54): len = 26806.5, overlap = 21.9062
PHY-3002 : Step(55): len = 26413, overlap = 23.1875
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 65.88 peak overflow 4.53
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/1240.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 33920, over cnt = 129(0%), over = 488, worst = 22
PHY-1001 : End global iterations;  0.094321s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 31.21, top5 = 16.34, top10 = 9.75, top15 = 6.83.
PHY-1001 : End incremental global routing;  0.162628s wall, 0.046875s user + 0.031250s system = 0.078125s CPU (48.0%)

RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 5523, tnet num: 1238, tinst num: 1032, tnode num: 7362, tedge num: 9265.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.169430s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (101.4%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.354593s wall, 0.218750s user + 0.031250s system = 0.250000s CPU (70.5%)

OPT-1001 : Current memory(MB): used = 198, reserve = 162, peak = 198.
OPT-1001 : End physical optimization;  0.370665s wall, 0.234375s user + 0.031250s system = 0.265625s CPU (71.7%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 394 LUT to BLE ...
SYN-4008 : Packed 394 LUT and 158 SEQ to BLE.
SYN-4003 : Packing 299 remaining SEQ's ...
SYN-4005 : Packed 166 SEQ with LUT/SLICE
SYN-4006 : 95 single LUT's are left
SYN-4006 : 133 single SEQ's are left
SYN-4011 : Packing model "top" (AL_USER_NORMAL) with 527/806 primitive instances ...
PHY-3001 : End packing;  0.046932s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (66.6%)

PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 481 instances
RUN-1001 : 216 mslices, 217 lslices, 19 pads, 24 brams, 0 dsps
RUN-1001 : There are total 1083 nets
RUN-6004 WARNING: There are 10 nets with only 1 pin.
RUN-1001 : 478 nets have 2 pins
RUN-1001 : 482 nets have [3 - 5] pins
RUN-1001 : 49 nets have [6 - 10] pins
RUN-1001 : 35 nets have [11 - 20] pins
RUN-1001 : 23 nets have [21 - 99] pins
RUN-1001 : 6 nets have 100+ pins
PHY-3001 : design contains 479 instances, 433 slices, 22 macros(135 instances: 84 mslices 51 lslices)
PHY-3001 : Cell area utilization is 5%
PHY-3001 : After packing: Len = 27146.2, Over = 35.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 5%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.7394e-05
PHY-3002 : Step(56): len = 26660.6, overlap = 35.75
PHY-3002 : Step(57): len = 26768.7, overlap = 35.25
PHY-3002 : Step(58): len = 26862.9, overlap = 35.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.47881e-05
PHY-3002 : Step(59): len = 26858.4, overlap = 33.75
PHY-3002 : Step(60): len = 26858.4, overlap = 33.75
PHY-3002 : Step(61): len = 26970.6, overlap = 31.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.95762e-05
PHY-3002 : Step(62): len = 27480.1, overlap = 30
PHY-3002 : Step(63): len = 27755.9, overlap = 29.5
PHY-3002 : Step(64): len = 27985, overlap = 29.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.161732s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (19.3%)

PHY-3001 : Trial Legalized: Len = 39502.2
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 5%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00053446
PHY-3002 : Step(65): len = 35024.8, overlap = 7.25
PHY-3002 : Step(66): len = 33880.6, overlap = 12.25
PHY-3002 : Step(67): len = 31757.2, overlap = 15
PHY-3002 : Step(68): len = 31382.6, overlap = 14
PHY-3002 : Step(69): len = 31229.5, overlap = 14.25
PHY-3002 : Step(70): len = 31033.7, overlap = 13
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00106892
PHY-3002 : Step(71): len = 30950.7, overlap = 13
PHY-3002 : Step(72): len = 30950.7, overlap = 13
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00213784
PHY-3002 : Step(73): len = 31000.1, overlap = 12.75
PHY-3002 : Step(74): len = 31007, overlap = 13
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005274s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 35565.4, Over = 0
PHY-3001 : Spreading special nets. 1 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.005315s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : 2 instances has been re-located, deltaX = 0, deltaY = 2, maxDist = 1.
PHY-3001 : Final: Len = 35587.4, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 45/1083.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 44112, over cnt = 163(0%), over = 254, worst = 6
PHY-1002 : len = 45048, over cnt = 85(0%), over = 128, worst = 4
PHY-1002 : len = 46288, over cnt = 31(0%), over = 54, worst = 3
PHY-1002 : len = 46808, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.199012s wall, 0.062500s user + 0.031250s system = 0.093750s CPU (47.1%)

PHY-1001 : Congestion index: top1 = 27.74, top5 = 19.91, top10 = 13.79, top15 = 9.95.
PHY-1001 : End incremental global routing;  0.265870s wall, 0.109375s user + 0.031250s system = 0.140625s CPU (52.9%)

RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 4786, tnet num: 1081, tinst num: 479, tnode num: 6147, tedge num: 8290.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.195580s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (87.9%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.483305s wall, 0.312500s user + 0.031250s system = 0.343750s CPU (71.1%)

OPT-1001 : Current memory(MB): used = 201, reserve = 165, peak = 201.
OPT-1001 : Update timing in Manhattan mode
OPT-1001 : End timing update;  0.001732s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 908/1083.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 46808, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.007436s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 27.74, top5 = 19.91, top10 = 13.79, top15 = 9.95.
OPT-1001 : Update timing in Manhattan mode
OPT-1001 : End timing update;  0.001767s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 2147483647 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 27.310345
RUN-1001 :   Top critical paths
OPT-1001 : End physical optimization;  0.567706s wall, 0.390625s user + 0.031250s system = 0.421875s CPU (74.3%)

RUN-1003 : finish command "place" in  3.914251s wall, 1.234375s user + 0.453125s system = 1.687500s CPU (43.1%)

RUN-1004 : used memory is 182 MB, reserved memory is 148 MB, peak memory is 203 MB
RUN-1002 : start command "export_db adc_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD5.6.6910.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 16 thread(s)
RUN-1001 : There are total 481 instances
RUN-1001 : 216 mslices, 217 lslices, 19 pads, 24 brams, 0 dsps
RUN-1001 : There are total 1083 nets
RUN-6004 WARNING: There are 10 nets with only 1 pin.
RUN-1001 : 478 nets have 2 pins
RUN-1001 : 482 nets have [3 - 5] pins
RUN-1001 : 49 nets have [6 - 10] pins
RUN-1001 : 35 nets have [11 - 20] pins
RUN-1001 : 23 nets have [21 - 99] pins
RUN-1001 : 6 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 4786, tnet num: 1081, tinst num: 479, tnode num: 6147, tedge num: 8290.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 216 mslices, 217 lslices, 19 pads, 24 brams, 0 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1081 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 636 clock pins, and constraint 1361 relative nodes.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 43816, over cnt = 162(0%), over = 253, worst = 6
PHY-1002 : len = 44744, over cnt = 94(0%), over = 134, worst = 4
PHY-1002 : len = 46080, over cnt = 28(0%), over = 47, worst = 3
PHY-1002 : len = 46552, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.205384s wall, 0.046875s user + 0.015625s system = 0.062500s CPU (30.4%)

PHY-1001 : Congestion index: top1 = 27.89, top5 = 19.84, top10 = 13.79, top15 = 9.93.
PHY-1001 : End global routing;  0.273777s wall, 0.109375s user + 0.015625s system = 0.125000s CPU (45.7%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 230, reserve = 195, peak = 243.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net adc_clk_syn_6 will be merged with clock adc_clk_dup_3
PHY-1001 : net clk_dup_3 will be routed on clock mesh
PHY-5010 WARNING: Net data_in[7]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[6]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[5]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[4]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[3]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[2]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[1]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[0]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net key1_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net key2_dup_3 is skipped due to 0 input or output
PHY-1001 : clock net config_inst_syn_10 will be merged with clock config_inst_syn_9
PHY-5010 Similar messages will be suppressed.
PHY-1001 : Current memory(MB): used = 495, reserve = 464, peak = 495.
PHY-1001 : End build detailed router design. 4.110681s wall, 3.906250s user + 0.031250s system = 3.937500s CPU (95.8%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 21656, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 1.575848s wall, 1.359375s user + 0.000000s system = 1.359375s CPU (86.3%)

PHY-1001 : Current memory(MB): used = 527, reserve = 497, peak = 527.
PHY-1001 : End phase 1; 1.588717s wall, 1.375000s user + 0.000000s system = 1.375000s CPU (86.5%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 34% nets.
PHY-1001 : Routed 40% nets.
PHY-1001 : Routed 50% nets.
PHY-1001 : Routed 65% nets.
PHY-1001 : Routed 86% nets.
PHY-1022 : len = 183416, over cnt = 34(0%), over = 34, worst = 1, crit = 0
PHY-1001 : Current memory(MB): used = 528, reserve = 498, peak = 528.
PHY-1001 : End initial routed; 3.485005s wall, 2.531250s user + 0.015625s system = 2.546875s CPU (73.1%)

PHY-1001 : Current memory(MB): used = 528, reserve = 498, peak = 528.
PHY-1001 : End phase 2; 3.485066s wall, 2.531250s user + 0.015625s system = 2.546875s CPU (73.1%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 182888, over cnt = 11(0%), over = 11, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.058054s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (107.7%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 182912, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 2; 0.029821s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (104.8%)

PHY-1001 : Commit to database.....
PHY-1001 : 3 feed throughs used by 3 nets
PHY-1001 : End commit to database; 0.167038s wall, 0.109375s user + 0.015625s system = 0.125000s CPU (74.8%)

PHY-1001 : Current memory(MB): used = 541, reserve = 511, peak = 541.
PHY-1001 : End phase 3; 0.391209s wall, 0.281250s user + 0.015625s system = 0.296875s CPU (75.9%)

PHY-1003 : Routed, final wirelength = 182912
PHY-1001 : Current memory(MB): used = 541, reserve = 511, peak = 541.
PHY-1001 : End export database. 0.015902s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (98.3%)

PHY-1001 : End detail routing;  9.863463s wall, 8.359375s user + 0.078125s system = 8.437500s CPU (85.5%)

RUN-1003 : finish command "route" in  10.466944s wall, 8.734375s user + 0.125000s system = 8.859375s CPU (84.6%)

RUN-1004 : used memory is 475 MB, reserved memory is 445 MB, peak memory is 541 MB
RUN-1002 : start command "report_area -io_info -file adc_phy.area"
RUN-1001 : standard
***Report Model: top Device: EG4S20NG88***

IO Statistics
#IO                        19
  #input                   14
  #output                   5
  #inout                    0

Utilization Statistics
#lut                      678   out of  19600    3.46%
#reg                      485   out of  19600    2.47%
#le                       811
  #lut only               326   out of    811   40.20%
  #reg only               133   out of    811   16.40%
  #lut&reg                352   out of    811   43.40%
#dsp                        0   out of     29    0.00%
#bram                      24   out of     64   37.50%
  #bram9k                  24
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       19   out of     66   28.79%
  #ireg                     1
  #oreg                     2
  #treg                     0
#pll                        0   out of      4    0.00%
#gclk                       2   out of     16   12.50%

Clock Resource Statistics
Index     ClockNet             Type               DriverType         Driver                       Fanout
#1        clk_dup_3            GCLK               io                 clk_syn_4.di                 194
#2        config_inst_syn_9    GCLK               config             config_inst.jtck             115
#3        adc_clk_dup_3        GCLK               lslice             type/adc_clk_reg_syn_8.q0    9


Detailed IO Report

     Name       Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
     clk          INPUT        P34        LVCMOS25          N/A          PULLUP      NONE    
  data_in[7]      INPUT         P2        LVCMOS25          N/A          PULLUP      NONE    
  data_in[6]      INPUT         P3        LVCMOS25          N/A          PULLUP      NONE    
  data_in[5]      INPUT         P4        LVCMOS25          N/A          PULLUP      NONE    
  data_in[4]      INPUT         P5        LVCMOS25          N/A          PULLUP      NONE    
  data_in[3]      INPUT        P10        LVCMOS25          N/A          PULLUP      NONE    
  data_in[2]      INPUT        P11        LVCMOS25          N/A          PULLUP      NONE    
  data_in[1]      INPUT        P12        LVCMOS25          N/A          PULLUP      NONE    
  data_in[0]      INPUT        P13        LVCMOS25          N/A          PULLUP      NONE    
     eoc          INPUT        P60        LVCMOS25          N/A          PULLUP      NONE    
     key1         INPUT        P50        LVCMOS25          N/A          PULLUP      NONE    
     key2         INPUT        P19        LVCMOS25          N/A           N/A        NONE    
   reset_n        INPUT        P55        LVCMOS25          N/A          PULLUP      NONE    
   uart_rxd       INPUT        P54        LVCMOS25          N/A          PULLUP      IREG    
   adc_clk       OUTPUT        P87        LVCMOS25           8            NONE       NONE    
     ale         OUTPUT        P23        LVCMOS25           8            N/A        NONE    
      oe         OUTPUT        P86        LVCMOS25           8            NONE       OREG    
    start        OUTPUT        P59        LVCMOS25           8            NONE       NONE    
   uart_txd      OUTPUT        P52        LVCMOS25           8            NONE       OREG    

Report Hierarchy Area:
+---------------------------------------------------------------------------------------------------------+
|Instance                            |Module         |le     |lut     |ripple  |seq     |bram    |dsp     |
+---------------------------------------------------------------------------------------------------------+
|top                                 |top            |811    |543     |135     |488     |24      |0       |
|  adc                               |adc_ctrl       |25     |19      |6       |14      |0       |0       |
|  fifo_list                         |fifo_ctrl      |50     |25      |16      |35      |0       |0       |
|    fifo_list                       |fifo           |46     |21      |16      |31      |0       |0       |
|  rx                                |uart_rx        |54     |47      |6       |26      |0       |0       |
|  tx                                |uart_tx        |57     |36      |8       |37      |0       |0       |
|  type                              |type_choice    |128    |120     |8       |57      |0       |0       |
|  cw_top                            |CW_TOP_WRAPPER |495    |294     |91      |315     |0       |0       |
|    wrapper_cwc_top                 |cwc_top        |495    |294     |91      |315     |0       |0       |
|      cfg_int_inst                  |cwc_cfg_int    |194    |116     |0       |194     |0       |0       |
|        reg_inst                    |register       |192    |114     |0       |192     |0       |0       |
|        tap_inst                    |tap            |2      |2       |0       |2       |0       |0       |
|      trigger_inst                  |trigger        |301    |178     |91      |121     |0       |0       |
|        bus_inst                    |bus_top        |87     |38      |30      |31      |0       |0       |
|          BUS_DETECTOR[1]$bus_nodes |bus_det        |33     |16      |10      |9       |0       |0       |
|          BUS_DETECTOR[2]$bus_nodes |bus_det        |26     |12      |10      |10      |0       |0       |
|          BUS_DETECTOR[3]$bus_nodes |bus_det        |28     |10      |10      |12      |0       |0       |
|        emb_ctrl_inst               |emb_ctrl       |114    |85      |29      |53      |0       |0       |
+---------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       459   
    #2          2       339   
    #3          3       105   
    #4          4        38   
    #5        5-10       66   
    #6        11-50      37   
    #7       51-100      4    
    #8       101-500     1    
  Average     3.18            

RUN-1002 : start command "export_db adc_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "export_bid adc_inst.bid"
PRG-1000 : <!-- HMAC is: 40c9047af6c60b8681e7bd8c3a1ad8946a1d4edd384cda8aef5d685a0a84c04c -->
RUN-1002 : start command "bitgen -bit adc.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 16 threads.
BIT-1002 : Init instances completely, inst num: 479
BIT-1002 : Init pips with 16 threads.
BIT-1002 : Init pips completely, net num: 1083, pip num: 11965
BIT-1002 : Init feedthrough completely, num: 3
BIT-1003 : Multithreading accelaration with 16 threads.
BIT-1003 : Generate bitstream completely, there are 1198 valid insts, and 31318 bits set as '1'.
BIT-1004 : the usercode register value: 00000000010111010001110000110010
BIT-1004 : PLL setting string = 0000
BIT-1004 : Generate bits file adc.bit.
RUN-1003 : finish command "bitgen -bit adc.bit" in  2.408385s wall, 10.234375s user + 0.125000s system = 10.359375s CPU (430.1%)

RUN-1004 : used memory is 475 MB, reserved memory is 448 MB, peak memory is 675 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20230304_182557.log"
