
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.035444                       # Number of seconds simulated
sim_ticks                                 35443886500                       # Number of ticks simulated
final_tick                                35443886500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 221116                       # Simulator instruction rate (inst/s)
host_op_rate                                   365169                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               89202957                       # Simulator tick rate (ticks/s)
host_mem_usage                                 718804                       # Number of bytes of host memory used
host_seconds                                   397.34                       # Real time elapsed on the host
sim_insts                                    87858215                       # Number of instructions simulated
sim_ops                                     145096096                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  35443886500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst         128320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        5136064                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            5264384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst       128320                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        128320                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2672128                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2672128                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst            2005                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           80251                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               82256                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        41752                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              41752                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst           3620370                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         144906908                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             148527278                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst      3620370                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          3620370                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       75390378                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             75390378                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       75390378                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst          3620370                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        144906908                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            223917656                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     41752.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      2005.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     80249.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.012732548500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         2478                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         2478                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              208311                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              39313                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       82256                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      41752                       # Number of write requests accepted
system.mem_ctrls.readBursts                     82256                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    41752                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                5264256                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     128                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 2670080                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 5264384                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2672128                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      2                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              5304                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              5219                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              4970                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              4997                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              5288                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              5152                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              5390                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              5088                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              5051                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              5079                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             5122                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             5153                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             5082                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             5175                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5045                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             5139                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              2664                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              2664                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              2536                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              2552                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              2691                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              2604                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              2716                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              2593                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              2580                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              2570                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             2565                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             2582                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             2565                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             2636                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             2571                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             2631                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                   35443867500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 82256                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                41752                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   80169                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1683                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     290                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      83                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      16                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    966                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1005                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2451                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2469                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   2471                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   2477                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2483                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2483                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2489                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2481                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2486                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2482                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2492                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2490                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2496                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   2524                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   2488                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   2496                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        14943                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    530.904905                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   353.445410                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   381.079926                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         2509     16.79%     16.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         2482     16.61%     33.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         1320      8.83%     42.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1413      9.46%     51.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          972      6.50%     58.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          650      4.35%     62.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1031      6.90%     69.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          555      3.71%     73.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         4011     26.84%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        14943                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         2478                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      33.187248                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.022703                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    615.655799                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023         2476     99.92%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-3071            1      0.04%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::29696-30719            1      0.04%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2478                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2478                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.836158                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.804393                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.048574                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1470     59.32%     59.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               41      1.65%     60.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              882     35.59%     96.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               81      3.27%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                1      0.04%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.04%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.04%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                1      0.04%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2478                       # Writes before turning the bus around for reads
system.mem_ctrls.masterReadBytes::.cpu.inst       128320                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      5135936                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      2670080                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 3620370.469248624984                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 144903296.651737093925                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 75332596.497283101082                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         2005                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        80251                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        41752                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     83942750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   2887001500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 548702692000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     41866.71                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     35974.65                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  13141949.89                       # Per-master write average memory access latency
system.mem_ctrls.totQLat                   1428681750                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat              2970944250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                  411270000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     17369.15                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                36119.15                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       148.52                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        75.33                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    148.53                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     75.39                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.75                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.16                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.59                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.08                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      16.71                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                    71628                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   37397                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 87.08                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                89.57                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     285819.20                       # Average gap between requests
system.mem_ctrls.pageHitRate                    87.92                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                 59626140                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                 31676865                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy               295653120                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy              109724400                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         1346676240.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy            988078470                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy             62608320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy      5936868630                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy       671744640                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy       4515510360                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy            14026634925                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            395.742011                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime          33094981500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE     79739500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF     569660000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF  18326431500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN   1749299000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    1699450000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN  13019306500                       # Time in different power states
system.mem_ctrls_1.actEnergy                 47109720                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                 25031820                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy               291640440                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy              108054000                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         1172118480.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy            912456000                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy             52499520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy      5315954520                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy       418153920                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy       5049129720                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy            13402286160                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            378.126878                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime          33283636250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE     74766500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF     495820000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF  20536953500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN   1088930500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    1589615750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN  11657800250                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED  35443886500                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                18857168                       # Number of BP lookups
system.cpu.branchPred.condPredicted          18857168                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            614974                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             12956447                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                 1445392                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect               2280                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups        12956447                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits           12712670                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           243777                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted         7989                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  35443886500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                    38749849                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    12031561                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                         72085                       # TLB misses on read requests
system.cpu.dtb.wrMisses                          8494                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED  35443886500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  35443886500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                    16111268                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           712                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    26                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON     35443886500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                         70887774                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles           16560704                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                      122364186                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                    18857168                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           14158062                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                      53484933                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                 1394808                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                  747                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles          3274                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles            7                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles          921                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                  16110702                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                173175                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples           70747990                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.793990                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.358455                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 36951732     52.23%     52.23% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                  1226300      1.73%     53.96% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  3944505      5.58%     59.54% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                  2148098      3.04%     62.58% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  4245117      6.00%     68.58% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                  1635890      2.31%     70.89% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                  2131335      3.01%     73.90% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                  3558490      5.03%     78.93% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                 14906523     21.07%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             70747990                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.266014                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.726168                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                 12126509                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles              28075409                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                  26246074                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles               3602594                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                 697404                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts              189429646                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                 697404                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                 13853207                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                11562987                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           2136                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                  27873936                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles              16758320                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts              185935605                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                   843                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                5736181                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                6233453                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                5571911                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands           218440896                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups             480709426                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups        308517313                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups              7593                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps             168395197                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                 50045699                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                 64                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             59                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  18993551                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads             42316508                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            13234776                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads          17231273                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores          3159349                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                  181459215                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded              164216                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                 168322433                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued              3708                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined        36527334                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined     48083602                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved          41501                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples      70747990                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.379183                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.217876                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            21946644     31.02%     31.02% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             8657551     12.24%     43.26% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             8874181     12.54%     55.80% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             9182524     12.98%     68.78% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             7946510     11.23%     80.01% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             6484137      9.17%     89.18% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             4380106      6.19%     95.37% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7             2329109      3.29%     98.66% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              947228      1.34%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        70747990                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                 1465186     52.91%     52.91% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     52.91% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     52.91% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     52.91% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     52.91% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     52.91% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     52.91% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     52.91% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     52.91% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     52.91% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     52.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     52.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     52.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     77      0.00%     52.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     52.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      1      0.00%     52.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     2      0.00%     52.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     52.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     52.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     52.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     52.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     52.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     52.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     52.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     52.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     52.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     52.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     52.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     52.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     52.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     52.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     52.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     52.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     52.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     52.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     52.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     52.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     52.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     52.92% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                1243467     44.91%     97.82% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 60187      2.17%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                36      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               25      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass              3067      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             116289938     69.09%     69.09% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult               596282      0.35%     69.44% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    28      0.00%     69.44% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                  20      0.00%     69.44% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     69.44% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     69.44% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     69.44% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     69.44% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     69.44% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     69.44% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     69.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  432      0.00%     69.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     69.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  704      0.00%     69.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     69.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  346      0.00%     69.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 447      0.00%     69.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     69.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     69.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                200      0.00%     69.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     69.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     69.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               5      0.00%     69.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     69.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     69.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               9      0.00%     69.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               2      0.00%     69.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     69.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     69.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     69.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     69.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     69.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     69.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     69.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     69.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     69.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     69.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     69.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     69.44% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             39145610     23.26%     92.70% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            12284168      7.30%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead             601      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            574      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              168322433                       # Type of FU issued
system.cpu.iq.rate                           2.374492                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                     2768981                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.016450                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads          410157593                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes         218227722                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses    166158709                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                7952                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes               5494                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses         3687                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses              171084306                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                    4041                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads         16795530                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads      9661743                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses       109725                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation        82594                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores      2458134                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads           53                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked           102                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                 697404                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                 7743265                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles               2046998                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts           181623431                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts               675                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts              42316508                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts             13234776                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts              54764                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                  90138                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents               1888462                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents          82594                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect         455812                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect       275822                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts               731634                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts             166870402                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts              38750035                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           1452031                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                     50781589                       # number of memory reference insts executed
system.cpu.iew.exec_branches                 15747342                       # Number of branches executed
system.cpu.iew.exec_stores                   12031554                       # Number of stores executed
system.cpu.iew.exec_rate                     2.354008                       # Inst execution rate
system.cpu.iew.wb_sent                      166419744                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                     166162396                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                 130637632                       # num instructions producing a value
system.cpu.iew.wb_consumers                 187641410                       # num instructions consuming a value
system.cpu.iew.wb_rate                       2.344021                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.696209                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts        36558070                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls          122715                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            615450                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples     65816712                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.204548                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.795608                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     27645367     42.00%     42.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     11694042     17.77%     59.77% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      4291427      6.52%     66.29% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      6382319      9.70%     75.99% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4      2599038      3.95%     79.94% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5      2451014      3.72%     83.66% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6       988678      1.50%     85.16% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7      1029663      1.56%     86.73% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      8735164     13.27%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     65816712                       # Number of insts commited each cycle
system.cpu.commit.committedInsts             87858215                       # Number of instructions committed
system.cpu.commit.committedOps              145096096                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                       43431407                       # Number of memory references committed
system.cpu.commit.loads                      32654765                       # Number of loads committed
system.cpu.commit.membars                       81784                       # Number of memory barriers committed
system.cpu.commit.branches                   14402922                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                       3364                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                 145011556                       # Number of committed integer instructions.
system.cpu.commit.function_calls              1131173                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass          456      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu        101176247     69.73%     69.73% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult          485956      0.33%     70.07% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               21      0.00%     70.07% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd             13      0.00%     70.07% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     70.07% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     70.07% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     70.07% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     70.07% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     70.07% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     70.07% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     70.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             400      0.00%     70.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     70.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu             648      0.00%     70.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     70.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt             322      0.00%     70.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            428      0.00%     70.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     70.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     70.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           186      0.00%     70.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     70.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     70.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            4      0.00%     70.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     70.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     70.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            6      0.00%     70.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            2      0.00%     70.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     70.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     70.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     70.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     70.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     70.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     70.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     70.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     70.07% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead        32654413     22.51%     92.57% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite       10776160      7.43%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead          352      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          482      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total         145096096                       # Class of committed instruction
system.cpu.commit.bw_lim_events               8735164                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                    238735714                       # The number of ROB reads
system.cpu.rob.rob_writes                   368282022                       # The number of ROB writes
system.cpu.timesIdled                            1088                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                          139784                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                    87858215                       # Number of Instructions Simulated
system.cpu.committedOps                     145096096                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.806843                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.806843                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.239399                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.239399                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                270845534                       # number of integer regfile reads
system.cpu.int_regfile_writes               139060262                       # number of integer regfile writes
system.cpu.fp_regfile_reads                      6475                       # number of floating regfile reads
system.cpu.fp_regfile_writes                     2946                       # number of floating regfile writes
system.cpu.cc_regfile_reads                  69463785                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 53956960                       # number of cc regfile writes
system.cpu.misc_regfile_reads                82345155                       # number of misc regfile reads
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  35443886500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1018.381822                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            32632334                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            381344                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             85.571909                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            180500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1018.381822                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.994513                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.994513                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          122                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          901                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          65841990                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         65841990                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  35443886500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data     21564958                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        21564958                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data     10686024                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10686024                       # number of WriteReq hits
system.cpu.dcache.SoftPFReq_hits::.cpu.data            6                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total             6                       # number of SoftPFReq hits
system.cpu.dcache.demand_hits::.cpu.data     32250982                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         32250982                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     32250988                       # number of overall hits
system.cpu.dcache.overall_hits::total        32250988                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data       388712                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        388712                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data        90623                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        90623                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data       479335                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         479335                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       479335                       # number of overall misses
system.cpu.dcache.overall_misses::total        479335                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   8176366000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   8176366000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   5820833496                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   5820833496                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data  13997199496                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  13997199496                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  13997199496                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  13997199496                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     21953670                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     21953670                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data     10776647                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10776647                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::.cpu.data            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data     32730317                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     32730317                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     32730323                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     32730323                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.017706                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.017706                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.008409                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.008409                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.014645                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.014645                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.014645                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.014645                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 21034.508839                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 21034.508839                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 64231.304371                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 64231.304371                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 29201.288235                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 29201.288235                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 29201.288235                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 29201.288235                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         3668                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               149                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    24.617450                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       370320                       # number of writebacks
system.cpu.dcache.writebacks::total            370320                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        97939                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        97939                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           50                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           50                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data        97989                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        97989                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        97989                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        97989                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       290773                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       290773                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        90573                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        90573                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data       381346                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       381346                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       381346                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       381346                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   4991322500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   4991322500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   5729474497                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   5729474497                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  10720796997                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  10720796997                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  10720796997                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  10720796997                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.013245                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.013245                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.008405                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.008405                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.011651                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.011651                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.011651                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.011651                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 17165.701423                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 17165.701423                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 63258.084606                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 63258.084606                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 28113.044314                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 28113.044314                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 28113.044314                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 28113.044314                       # average overall mshr miss latency
system.cpu.dcache.replacements                 380320                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  35443886500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  35443886500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  35443886500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           509.852891                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            16109846                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2346                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           6866.942029                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   509.852891                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.995806                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.995806                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          105                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          315                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           90                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          32223746                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         32223746                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  35443886500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst     16107500                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        16107500                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst     16107500                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         16107500                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     16107500                       # number of overall hits
system.cpu.icache.overall_hits::total        16107500                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3200                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3200                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst         3200                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3200                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3200                       # number of overall misses
system.cpu.icache.overall_misses::total          3200                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    250975993                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    250975993                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst    250975993                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    250975993                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    250975993                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    250975993                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     16110700                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     16110700                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst     16110700                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     16110700                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     16110700                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     16110700                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000199                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000199                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000199                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000199                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000199                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000199                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 78429.997813                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 78429.997813                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 78429.997813                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 78429.997813                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 78429.997813                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 78429.997813                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         5555                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                96                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    57.864583                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         1832                       # number of writebacks
system.cpu.icache.writebacks::total              1832                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          853                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          853                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          853                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          853                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          853                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          853                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2347                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2347                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst         2347                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2347                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2347                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2347                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    194017994                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    194017994                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    194017994                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    194017994                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    194017994                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    194017994                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000146                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000146                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000146                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000146                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000146                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000146                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 82666.380060                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 82666.380060                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 82666.380060                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 82666.380060                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 82666.380060                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 82666.380060                       # average overall mshr miss latency
system.cpu.icache.replacements                   1832                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  35443886500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  35443886500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  35443886500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 26031.261733                       # Cycle average of tags in use
system.l2.tags.total_refs                      765810                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     82772                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      9.252042                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      55.083653                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       510.689338                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     25465.488742                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.001681                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.015585                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.777145                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.794411                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          177                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          794                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1215                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        30582                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   6209284                       # Number of tag accesses
system.l2.tags.data_accesses                  6209284                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED  35443886500                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::.writebacks       370320                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           370320                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::.writebacks         1823                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             1823                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::.cpu.data                2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    2                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::.cpu.data             29561                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 29561                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::.cpu.inst            338                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                338                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::.cpu.data        271531                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            271531                       # number of ReadSharedReq hits
system.l2.demand_hits::.cpu.inst                  338                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               301092                       # number of demand (read+write) hits
system.l2.demand_hits::total                   301430                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 338                       # number of overall hits
system.l2.overall_hits::.cpu.data              301092                       # number of overall hits
system.l2.overall_hits::total                  301430                       # number of overall hits
system.l2.ReadExReq_misses::.cpu.data           61016                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               61016                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::.cpu.inst         2007                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             2007                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::.cpu.data        19236                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           19236                       # number of ReadSharedReq misses
system.l2.demand_misses::.cpu.inst               2007                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              80252                       # number of demand (read+write) misses
system.l2.demand_misses::total                  82259                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              2007                       # number of overall misses
system.l2.overall_misses::.cpu.data             80252                       # number of overall misses
system.l2.overall_misses::total                 82259                       # number of overall misses
system.l2.ReadExReq_miss_latency::.cpu.data   5281580500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    5281580500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu.inst    186863000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    186863000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu.data   1702865000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   1702865000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::.cpu.inst    186863000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   6984445500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       7171308500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    186863000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   6984445500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      7171308500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::.writebacks       370320                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       370320                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::.writebacks         1823                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         1823                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                2                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu.data         90577                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             90577                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu.inst         2345                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           2345                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu.data       290767                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        290767                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::.cpu.inst             2345                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           381344                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               383689                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            2345                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          381344                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              383689                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::.cpu.data     0.673637                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.673637                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.855864                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.855864                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.066156                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.066156                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::.cpu.inst        0.855864                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.210445                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.214390                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.855864                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.210445                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.214390                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 86560.582470                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 86560.582470                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 93105.630294                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 93105.630294                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 88524.901227                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 88524.901227                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::.cpu.inst 93105.630294                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 87031.419778                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 87179.621683                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 93105.630294                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 87031.419778                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 87179.621683                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               41752                       # number of writebacks
system.l2.writebacks::total                     41752                       # number of writebacks
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.l2.demand_mshr_hits::.cpu.inst               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   2                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  2                       # number of overall MSHR hits
system.l2.CleanEvict_mshr_misses::.writebacks            1                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             1                       # number of CleanEvict MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu.data        61016                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          61016                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         2006                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2006                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu.data        19235                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        19235                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::.cpu.inst          2006                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         80251                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             82257                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         2006                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        80251                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            82257                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   4671420500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   4671420500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    166738000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    166738000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   1510447500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   1510447500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.inst    166738000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   6181868000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   6348606000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    166738000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   6181868000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   6348606000                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.673637                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.673637                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.855437                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.855437                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.066153                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.066153                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::.cpu.inst     0.855437                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.210443                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.214385                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.855437                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.210443                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.214385                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 76560.582470                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 76560.582470                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 83119.641077                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 83119.641077                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 78525.994281                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 78525.994281                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 83119.641077                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 77031.663157                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 77180.130566                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 83119.641077                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 77031.663157                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 77180.130566                       # average overall mshr miss latency
system.l2.replacements                          50004                       # number of replacements
system.membus.snoop_filter.tot_requests        131670                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests        49419                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED  35443886500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              21240                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        41752                       # Transaction distribution
system.membus.trans_dist::CleanEvict             7662                       # Transaction distribution
system.membus.trans_dist::ReadExReq             61016                       # Transaction distribution
system.membus.trans_dist::ReadExResp            61016                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         21240                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       213926                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       213926                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 213926                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      7936512                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      7936512                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 7936512                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             82256                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   82256    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               82256                       # Request fanout histogram
system.membus.reqLayer2.occupancy           320870000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy          434465750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.2                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests       765845                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests       382157                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests           33                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops            592                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops          592                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  35443886500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            293113                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       412072                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         1832                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           18252                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               2                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              2                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            90577                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           90577                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          2347                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       290767                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         6523                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      1143012                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1149535                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       267264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     48106496                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               48373760                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           50006                       # Total snoops (count)
system.tol2bus.snoopTraffic                   2672256                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           433697                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001453                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.038086                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 433067     99.85%     99.85% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    630      0.15%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             433697                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          755074500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           3521495                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         572017499                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.6                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
