// Seed: 900371220
module module_0 (
    input tri0 id_0,
    output supply0 id_1,
    input tri1 id_2,
    input wand id_3,
    input wire id_4,
    input wire id_5,
    input tri0 id_6
);
  wire id_8;
endmodule
module module_1 (
    input wand id_0,
    output wor id_1,
    output tri id_2,
    output logic id_3,
    input tri0 id_4,
    output tri0 id_5,
    output tri1 id_6,
    input tri id_7
    , id_14,
    output wand id_8,
    output supply1 id_9,
    input uwire id_10,
    output tri1 id_11,
    input supply1 id_12
);
  module_0 modCall_1 (
      id_7,
      id_8,
      id_12,
      id_7,
      id_0,
      id_0,
      id_4
  );
  assign modCall_1.id_4 = 0;
  always id_3 <= -1;
  assign id_2 = id_0;
  wire id_15;
  parameter id_16 = 1;
  wire id_17, id_18, id_19;
endmodule
