$block{PDVOQ} = {
  Defines_db => "Y:\\svn2\\trunk\\Moriah\\ASIC\\design\\pdvoq\\verilog\\pdvoq_defines.v,Y:\\svn2\\trunk\\Moriah\\ASIC\\design\\defines\\pd_fd_defines.v,Y:\\svn2\\trunk\\Moriah\\ASIC\\design\\defines\\control_common_defines.v",
  InterruptRegister => { #Structure Type: Reg; Skip Register;
    RegMem => "Reg",
    Address => "0",
    Description => "Master Interrupt Register",
    Width => "2",
    Type => "Interrupt",
    MemProtectInterruptSummary => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, MemProtectInterrupt has asserted interrupt",
      Width => "1",
      Position => "0",
      Type => "Interrupt",
    },
    GeneralInterruptRegisterSummary => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, GeneralInterruptRegister has asserted interrupt",
      Width => "1",
      Position => "1",
      Type => "Interrupt",
    },
  },
  MemProtectInterrupt => { #Structure Type: Reg; Skip Register;
    RegMem => "Reg",
    Address => "1",
    Description => "ECC/Parity Interrupt Register",
    Width => "3",
    Type => "Interrupt",
    Ecc_1bErrInterrupt => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b error was detected",
      Width => "1",
      Position => "0",
      Type => "Interrupt",
      UsedBy => "SER",
    },
    Ecc_2bErrInterrupt => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b error was detected",
      Width => "1",
      Position => "1",
      Type => "Interrupt",
      UsedBy => "SER",
    },
    ParityErrInterrupt => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, Parity error was detected",
      Width => "1",
      Position => "2",
      Type => "Interrupt",
      UsedBy => "SER",
    },
  },
  Ecc_1bErrInterruptRegisterMask => { #Structure Type: Reg; Skip Register;
    RegMem => "Reg",
    Address => "2",
    Description => "ECC 1b Error Interrupt Mask Register",
    Width => "146",
    Type => "Config",
    fbmmem0Ecc_1bErrInterruptMask => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error indication will be masked",
      Width => "1",
      Position => "0",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    fbmmem1Ecc_1bErrInterruptMask => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error indication will be masked",
      Width => "1",
      Position => "1",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    fbmmem2Ecc_1bErrInterruptMask => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error indication will be masked",
      Width => "1",
      Position => "2",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    fbmmem3Ecc_1bErrInterruptMask => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error indication will be masked",
      Width => "1",
      Position => "3",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    fbmmem4Ecc_1bErrInterruptMask => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error indication will be masked",
      Width => "1",
      Position => "4",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    fbmmem5Ecc_1bErrInterruptMask => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error indication will be masked",
      Width => "1",
      Position => "5",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    fbmmem6Ecc_1bErrInterruptMask => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error indication will be masked",
      Width => "1",
      Position => "6",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    fbmmem7Ecc_1bErrInterruptMask => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error indication will be masked",
      Width => "1",
      Position => "7",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    fbmmem8Ecc_1bErrInterruptMask => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error indication will be masked",
      Width => "1",
      Position => "8",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    fbmmem9Ecc_1bErrInterruptMask => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error indication will be masked",
      Width => "1",
      Position => "9",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    fbmmem10Ecc_1bErrInterruptMask => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error indication will be masked",
      Width => "1",
      Position => "10",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    fbmmem11Ecc_1bErrInterruptMask => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error indication will be masked",
      Width => "1",
      Position => "11",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    fbmmem12Ecc_1bErrInterruptMask => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error indication will be masked",
      Width => "1",
      Position => "12",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    fbmmem13Ecc_1bErrInterruptMask => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error indication will be masked",
      Width => "1",
      Position => "13",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    fbmmem14Ecc_1bErrInterruptMask => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error indication will be masked",
      Width => "1",
      Position => "14",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    fbmmem15Ecc_1bErrInterruptMask => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error indication will be masked",
      Width => "1",
      Position => "15",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    pdm0Ecc_1bErrInterruptMask => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error indication will be masked",
      Width => "1",
      Position => "16",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    pdm1Ecc_1bErrInterruptMask => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error indication will be masked",
      Width => "1",
      Position => "17",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    pdm2Ecc_1bErrInterruptMask => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error indication will be masked",
      Width => "1",
      Position => "18",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    pdm3Ecc_1bErrInterruptMask => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error indication will be masked",
      Width => "1",
      Position => "19",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    pdm4Ecc_1bErrInterruptMask => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error indication will be masked",
      Width => "1",
      Position => "20",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    pdm5Ecc_1bErrInterruptMask => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error indication will be masked",
      Width => "1",
      Position => "21",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    pdm6Ecc_1bErrInterruptMask => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error indication will be masked",
      Width => "1",
      Position => "22",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    pdm7Ecc_1bErrInterruptMask => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error indication will be masked",
      Width => "1",
      Position => "23",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    pdm8Ecc_1bErrInterruptMask => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error indication will be masked",
      Width => "1",
      Position => "24",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    pdm9Ecc_1bErrInterruptMask => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error indication will be masked",
      Width => "1",
      Position => "25",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    pdm10Ecc_1bErrInterruptMask => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error indication will be masked",
      Width => "1",
      Position => "26",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    pdm11Ecc_1bErrInterruptMask => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error indication will be masked",
      Width => "1",
      Position => "27",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    pdm12Ecc_1bErrInterruptMask => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error indication will be masked",
      Width => "1",
      Position => "28",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    pdm13Ecc_1bErrInterruptMask => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error indication will be masked",
      Width => "1",
      Position => "29",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    pdm14Ecc_1bErrInterruptMask => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error indication will be masked",
      Width => "1",
      Position => "30",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    pdm15Ecc_1bErrInterruptMask => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error indication will be masked",
      Width => "1",
      Position => "31",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    rdrqsn0Ecc_1bErrInterruptMask => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error indication will be masked",
      Width => "1",
      Position => "32",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    rdrqsn1Ecc_1bErrInterruptMask => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error indication will be masked",
      Width => "1",
      Position => "33",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    rdrqsn2Ecc_1bErrInterruptMask => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error indication will be masked",
      Width => "1",
      Position => "34",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    rdrqsn3Ecc_1bErrInterruptMask => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error indication will be masked",
      Width => "1",
      Position => "35",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    rdrqsn4Ecc_1bErrInterruptMask => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error indication will be masked",
      Width => "1",
      Position => "36",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    rdrqsn5Ecc_1bErrInterruptMask => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error indication will be masked",
      Width => "1",
      Position => "37",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    rdsn0Ecc_1bErrInterruptMask => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error indication will be masked",
      Width => "1",
      Position => "38",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    rdsn1Ecc_1bErrInterruptMask => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error indication will be masked",
      Width => "1",
      Position => "39",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    rdsn2Ecc_1bErrInterruptMask => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error indication will be masked",
      Width => "1",
      Position => "40",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    rdsn3Ecc_1bErrInterruptMask => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error indication will be masked",
      Width => "1",
      Position => "41",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    rdsn4Ecc_1bErrInterruptMask => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error indication will be masked",
      Width => "1",
      Position => "42",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    rdsn5Ecc_1bErrInterruptMask => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error indication will be masked",
      Width => "1",
      Position => "43",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    rdbc0Ecc_1bErrInterruptMask => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error indication will be masked",
      Width => "1",
      Position => "44",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    rdbc1Ecc_1bErrInterruptMask => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error indication will be masked",
      Width => "1",
      Position => "45",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    rdbc2Ecc_1bErrInterruptMask => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error indication will be masked",
      Width => "1",
      Position => "46",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    rdbc3Ecc_1bErrInterruptMask => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error indication will be masked",
      Width => "1",
      Position => "47",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    rdbc4Ecc_1bErrInterruptMask => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error indication will be masked",
      Width => "1",
      Position => "48",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    rdbc5Ecc_1bErrInterruptMask => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error indication will be masked",
      Width => "1",
      Position => "49",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    rdbufcnt0Ecc_1bErrInterruptMask => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error indication will be masked",
      Width => "1",
      Position => "50",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    rdbufcnt1Ecc_1bErrInterruptMask => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error indication will be masked",
      Width => "1",
      Position => "51",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    rdbufcnt2Ecc_1bErrInterruptMask => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error indication will be masked",
      Width => "1",
      Position => "52",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    rdbufcnt3Ecc_1bErrInterruptMask => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error indication will be masked",
      Width => "1",
      Position => "53",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    rdbufcnt4Ecc_1bErrInterruptMask => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error indication will be masked",
      Width => "1",
      Position => "54",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    rdbufcnt5Ecc_1bErrInterruptMask => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error indication will be masked",
      Width => "1",
      Position => "55",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    wrrqsn0Ecc_1bErrInterruptMask => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error indication will be masked",
      Width => "1",
      Position => "56",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    wrrqsn1Ecc_1bErrInterruptMask => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error indication will be masked",
      Width => "1",
      Position => "57",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    wrrqsn2Ecc_1bErrInterruptMask => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error indication will be masked",
      Width => "1",
      Position => "58",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    wrrqsn3Ecc_1bErrInterruptMask => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error indication will be masked",
      Width => "1",
      Position => "59",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    wrrqsn4Ecc_1bErrInterruptMask => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error indication will be masked",
      Width => "1",
      Position => "60",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    wrrqsn5Ecc_1bErrInterruptMask => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error indication will be masked",
      Width => "1",
      Position => "61",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    wrsn0Ecc_1bErrInterruptMask => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error indication will be masked",
      Width => "1",
      Position => "62",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    wrsn1Ecc_1bErrInterruptMask => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error indication will be masked",
      Width => "1",
      Position => "63",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    wrsn2Ecc_1bErrInterruptMask => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error indication will be masked",
      Width => "1",
      Position => "64",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    wrsn3Ecc_1bErrInterruptMask => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error indication will be masked",
      Width => "1",
      Position => "65",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    wrsn4Ecc_1bErrInterruptMask => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error indication will be masked",
      Width => "1",
      Position => "66",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    wrsn5Ecc_1bErrInterruptMask => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error indication will be masked",
      Width => "1",
      Position => "67",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    wrbc0Ecc_1bErrInterruptMask => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error indication will be masked",
      Width => "1",
      Position => "68",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    wrbc1Ecc_1bErrInterruptMask => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error indication will be masked",
      Width => "1",
      Position => "69",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    wrbc2Ecc_1bErrInterruptMask => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error indication will be masked",
      Width => "1",
      Position => "70",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    wrbc3Ecc_1bErrInterruptMask => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error indication will be masked",
      Width => "1",
      Position => "71",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    wrbc4Ecc_1bErrInterruptMask => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error indication will be masked",
      Width => "1",
      Position => "72",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    wrbc5Ecc_1bErrInterruptMask => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error indication will be masked",
      Width => "1",
      Position => "73",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    wrbufcnt0Ecc_1bErrInterruptMask => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error indication will be masked",
      Width => "1",
      Position => "74",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    wrbufcnt1Ecc_1bErrInterruptMask => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error indication will be masked",
      Width => "1",
      Position => "75",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    wrbufcnt2Ecc_1bErrInterruptMask => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error indication will be masked",
      Width => "1",
      Position => "76",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    wrbufcnt3Ecc_1bErrInterruptMask => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error indication will be masked",
      Width => "1",
      Position => "77",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    wrbufcnt4Ecc_1bErrInterruptMask => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error indication will be masked",
      Width => "1",
      Position => "78",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    wrbufcnt5Ecc_1bErrInterruptMask => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error indication will be masked",
      Width => "1",
      Position => "79",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    WrReqFifo0Ecc_1bErrInterruptMask => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error indication will be masked",
      Width => "1",
      Position => "80",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    WrReqFifo1Ecc_1bErrInterruptMask => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error indication will be masked",
      Width => "1",
      Position => "81",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    WrReqFifo2Ecc_1bErrInterruptMask => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error indication will be masked",
      Width => "1",
      Position => "82",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    WrReqFifo3Ecc_1bErrInterruptMask => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error indication will be masked",
      Width => "1",
      Position => "83",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    WrReqFifo4Ecc_1bErrInterruptMask => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error indication will be masked",
      Width => "1",
      Position => "84",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    WrReqFifo5Ecc_1bErrInterruptMask => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error indication will be masked",
      Width => "1",
      Position => "85",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    RdReqFifo0Ecc_1bErrInterruptMask => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error indication will be masked",
      Width => "1",
      Position => "86",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    RdReqFifo1Ecc_1bErrInterruptMask => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error indication will be masked",
      Width => "1",
      Position => "87",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    RdReqFifo2Ecc_1bErrInterruptMask => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error indication will be masked",
      Width => "1",
      Position => "88",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    RdReqFifo3Ecc_1bErrInterruptMask => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error indication will be masked",
      Width => "1",
      Position => "89",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    RdReqFifo4Ecc_1bErrInterruptMask => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error indication will be masked",
      Width => "1",
      Position => "90",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    RdReqFifo5Ecc_1bErrInterruptMask => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error indication will be masked",
      Width => "1",
      Position => "91",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    RdResultFifo0Ecc_1bErrInterruptMask => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error indication will be masked",
      Width => "1",
      Position => "92",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    RdResultFifo1Ecc_1bErrInterruptMask => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error indication will be masked",
      Width => "1",
      Position => "93",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    RdResultFifo2Ecc_1bErrInterruptMask => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error indication will be masked",
      Width => "1",
      Position => "94",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    RdResultFifo3Ecc_1bErrInterruptMask => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error indication will be masked",
      Width => "1",
      Position => "95",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    RdResultFifo4Ecc_1bErrInterruptMask => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error indication will be masked",
      Width => "1",
      Position => "96",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    RdResultFifo5Ecc_1bErrInterruptMask => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error indication will be masked",
      Width => "1",
      Position => "97",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    voq2context0Ecc_1bErrInterruptMask => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error indication will be masked",
      Width => "1",
      Position => "98",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    voq2context1Ecc_1bErrInterruptMask => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error indication will be masked",
      Width => "1",
      Position => "99",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    voq2context2Ecc_1bErrInterruptMask => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error indication will be masked",
      Width => "1",
      Position => "100",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    voq2context3Ecc_1bErrInterruptMask => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error indication will be masked",
      Width => "1",
      Position => "101",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    voq2context4Ecc_1bErrInterruptMask => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error indication will be masked",
      Width => "1",
      Position => "102",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    voq2context5Ecc_1bErrInterruptMask => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error indication will be masked",
      Width => "1",
      Position => "103",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    voq2tmdest0Ecc_1bErrInterruptMask => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error indication will be masked",
      Width => "1",
      Position => "104",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    voq2tmdest1Ecc_1bErrInterruptMask => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error indication will be masked",
      Width => "1",
      Position => "105",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    voq2tmdest2Ecc_1bErrInterruptMask => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error indication will be masked",
      Width => "1",
      Position => "106",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    voq2tmdest3Ecc_1bErrInterruptMask => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error indication will be masked",
      Width => "1",
      Position => "107",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    voq2tmdest4Ecc_1bErrInterruptMask => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error indication will be masked",
      Width => "1",
      Position => "108",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    voq2tmdest5Ecc_1bErrInterruptMask => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error indication will be masked",
      Width => "1",
      Position => "109",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    contextfbmBmp0Ecc_1bErrInterruptMask => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error indication will be masked",
      Width => "1",
      Position => "110",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    contextfbmBmp1Ecc_1bErrInterruptMask => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error indication will be masked",
      Width => "1",
      Position => "111",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    contextfbmBmp2Ecc_1bErrInterruptMask => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error indication will be masked",
      Width => "1",
      Position => "112",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    contextfbmBmp3Ecc_1bErrInterruptMask => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error indication will be masked",
      Width => "1",
      Position => "113",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    contextfbmBmp4Ecc_1bErrInterruptMask => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error indication will be masked",
      Width => "1",
      Position => "114",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    contextfbmBmp5Ecc_1bErrInterruptMask => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error indication will be masked",
      Width => "1",
      Position => "115",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    voqProperties0Ecc_1bErrInterruptMask => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error indication will be masked",
      Width => "1",
      Position => "116",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    voqProperties1Ecc_1bErrInterruptMask => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error indication will be masked",
      Width => "1",
      Position => "117",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    voqProperties2Ecc_1bErrInterruptMask => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error indication will be masked",
      Width => "1",
      Position => "118",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    voqProperties3Ecc_1bErrInterruptMask => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error indication will be masked",
      Width => "1",
      Position => "119",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    voqProperties4Ecc_1bErrInterruptMask => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error indication will be masked",
      Width => "1",
      Position => "120",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    voqProperties5Ecc_1bErrInterruptMask => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error indication will be masked",
      Width => "1",
      Position => "121",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    context_allocate_set_master0Ecc_1bErrInterruptMask => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error indication will be masked",
      Width => "1",
      Position => "122",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    context_allocate_set_master1Ecc_1bErrInterruptMask => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error indication will be masked",
      Width => "1",
      Position => "123",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    context_allocate_set_master2Ecc_1bErrInterruptMask => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error indication will be masked",
      Width => "1",
      Position => "124",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    context_allocate_set_master3Ecc_1bErrInterruptMask => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error indication will be masked",
      Width => "1",
      Position => "125",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    context_allocate_set_master4Ecc_1bErrInterruptMask => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error indication will be masked",
      Width => "1",
      Position => "126",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    context_allocate_set_master5Ecc_1bErrInterruptMask => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error indication will be masked",
      Width => "1",
      Position => "127",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    context_allocate_set_slave0Ecc_1bErrInterruptMask => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error indication will be masked",
      Width => "1",
      Position => "128",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    context_allocate_set_slave1Ecc_1bErrInterruptMask => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error indication will be masked",
      Width => "1",
      Position => "129",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    context_allocate_set_slave2Ecc_1bErrInterruptMask => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error indication will be masked",
      Width => "1",
      Position => "130",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    context_allocate_set_slave3Ecc_1bErrInterruptMask => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error indication will be masked",
      Width => "1",
      Position => "131",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    context_allocate_set_slave4Ecc_1bErrInterruptMask => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error indication will be masked",
      Width => "1",
      Position => "132",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    context_allocate_set_slave5Ecc_1bErrInterruptMask => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error indication will be masked",
      Width => "1",
      Position => "133",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    context_allocate_clr_master0Ecc_1bErrInterruptMask => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error indication will be masked",
      Width => "1",
      Position => "134",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    context_allocate_clr_master1Ecc_1bErrInterruptMask => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error indication will be masked",
      Width => "1",
      Position => "135",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    context_allocate_clr_master2Ecc_1bErrInterruptMask => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error indication will be masked",
      Width => "1",
      Position => "136",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    context_allocate_clr_master3Ecc_1bErrInterruptMask => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error indication will be masked",
      Width => "1",
      Position => "137",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    context_allocate_clr_master4Ecc_1bErrInterruptMask => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error indication will be masked",
      Width => "1",
      Position => "138",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    context_allocate_clr_master5Ecc_1bErrInterruptMask => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error indication will be masked",
      Width => "1",
      Position => "139",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    context_allocate_clr_slave0Ecc_1bErrInterruptMask => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error indication will be masked",
      Width => "1",
      Position => "140",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    context_allocate_clr_slave1Ecc_1bErrInterruptMask => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error indication will be masked",
      Width => "1",
      Position => "141",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    context_allocate_clr_slave2Ecc_1bErrInterruptMask => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error indication will be masked",
      Width => "1",
      Position => "142",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    context_allocate_clr_slave3Ecc_1bErrInterruptMask => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error indication will be masked",
      Width => "1",
      Position => "143",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    context_allocate_clr_slave4Ecc_1bErrInterruptMask => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error indication will be masked",
      Width => "1",
      Position => "144",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    context_allocate_clr_slave5Ecc_1bErrInterruptMask => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error indication will be masked",
      Width => "1",
      Position => "145",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
  },
  Ecc_2bErrInterruptRegisterMask => { #Structure Type: Reg; Skip Register;
    RegMem => "Reg",
    Address => "3",
    Description => "ECC 2b Error Interrupt Mask Register",
    Width => "146",
    Type => "Config",
    fbmmem0Ecc_2bErrInterruptMask => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error indication will be masked",
      Width => "1",
      Position => "0",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    fbmmem1Ecc_2bErrInterruptMask => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error indication will be masked",
      Width => "1",
      Position => "1",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    fbmmem2Ecc_2bErrInterruptMask => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error indication will be masked",
      Width => "1",
      Position => "2",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    fbmmem3Ecc_2bErrInterruptMask => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error indication will be masked",
      Width => "1",
      Position => "3",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    fbmmem4Ecc_2bErrInterruptMask => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error indication will be masked",
      Width => "1",
      Position => "4",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    fbmmem5Ecc_2bErrInterruptMask => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error indication will be masked",
      Width => "1",
      Position => "5",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    fbmmem6Ecc_2bErrInterruptMask => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error indication will be masked",
      Width => "1",
      Position => "6",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    fbmmem7Ecc_2bErrInterruptMask => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error indication will be masked",
      Width => "1",
      Position => "7",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    fbmmem8Ecc_2bErrInterruptMask => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error indication will be masked",
      Width => "1",
      Position => "8",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    fbmmem9Ecc_2bErrInterruptMask => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error indication will be masked",
      Width => "1",
      Position => "9",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    fbmmem10Ecc_2bErrInterruptMask => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error indication will be masked",
      Width => "1",
      Position => "10",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    fbmmem11Ecc_2bErrInterruptMask => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error indication will be masked",
      Width => "1",
      Position => "11",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    fbmmem12Ecc_2bErrInterruptMask => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error indication will be masked",
      Width => "1",
      Position => "12",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    fbmmem13Ecc_2bErrInterruptMask => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error indication will be masked",
      Width => "1",
      Position => "13",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    fbmmem14Ecc_2bErrInterruptMask => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error indication will be masked",
      Width => "1",
      Position => "14",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    fbmmem15Ecc_2bErrInterruptMask => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error indication will be masked",
      Width => "1",
      Position => "15",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    pdm0Ecc_2bErrInterruptMask => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error indication will be masked",
      Width => "1",
      Position => "16",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    pdm1Ecc_2bErrInterruptMask => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error indication will be masked",
      Width => "1",
      Position => "17",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    pdm2Ecc_2bErrInterruptMask => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error indication will be masked",
      Width => "1",
      Position => "18",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    pdm3Ecc_2bErrInterruptMask => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error indication will be masked",
      Width => "1",
      Position => "19",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    pdm4Ecc_2bErrInterruptMask => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error indication will be masked",
      Width => "1",
      Position => "20",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    pdm5Ecc_2bErrInterruptMask => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error indication will be masked",
      Width => "1",
      Position => "21",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    pdm6Ecc_2bErrInterruptMask => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error indication will be masked",
      Width => "1",
      Position => "22",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    pdm7Ecc_2bErrInterruptMask => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error indication will be masked",
      Width => "1",
      Position => "23",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    pdm8Ecc_2bErrInterruptMask => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error indication will be masked",
      Width => "1",
      Position => "24",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    pdm9Ecc_2bErrInterruptMask => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error indication will be masked",
      Width => "1",
      Position => "25",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    pdm10Ecc_2bErrInterruptMask => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error indication will be masked",
      Width => "1",
      Position => "26",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    pdm11Ecc_2bErrInterruptMask => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error indication will be masked",
      Width => "1",
      Position => "27",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    pdm12Ecc_2bErrInterruptMask => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error indication will be masked",
      Width => "1",
      Position => "28",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    pdm13Ecc_2bErrInterruptMask => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error indication will be masked",
      Width => "1",
      Position => "29",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    pdm14Ecc_2bErrInterruptMask => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error indication will be masked",
      Width => "1",
      Position => "30",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    pdm15Ecc_2bErrInterruptMask => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error indication will be masked",
      Width => "1",
      Position => "31",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    rdrqsn0Ecc_2bErrInterruptMask => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error indication will be masked",
      Width => "1",
      Position => "32",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    rdrqsn1Ecc_2bErrInterruptMask => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error indication will be masked",
      Width => "1",
      Position => "33",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    rdrqsn2Ecc_2bErrInterruptMask => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error indication will be masked",
      Width => "1",
      Position => "34",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    rdrqsn3Ecc_2bErrInterruptMask => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error indication will be masked",
      Width => "1",
      Position => "35",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    rdrqsn4Ecc_2bErrInterruptMask => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error indication will be masked",
      Width => "1",
      Position => "36",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    rdrqsn5Ecc_2bErrInterruptMask => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error indication will be masked",
      Width => "1",
      Position => "37",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    rdsn0Ecc_2bErrInterruptMask => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error indication will be masked",
      Width => "1",
      Position => "38",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    rdsn1Ecc_2bErrInterruptMask => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error indication will be masked",
      Width => "1",
      Position => "39",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    rdsn2Ecc_2bErrInterruptMask => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error indication will be masked",
      Width => "1",
      Position => "40",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    rdsn3Ecc_2bErrInterruptMask => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error indication will be masked",
      Width => "1",
      Position => "41",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    rdsn4Ecc_2bErrInterruptMask => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error indication will be masked",
      Width => "1",
      Position => "42",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    rdsn5Ecc_2bErrInterruptMask => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error indication will be masked",
      Width => "1",
      Position => "43",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    rdbc0Ecc_2bErrInterruptMask => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error indication will be masked",
      Width => "1",
      Position => "44",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    rdbc1Ecc_2bErrInterruptMask => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error indication will be masked",
      Width => "1",
      Position => "45",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    rdbc2Ecc_2bErrInterruptMask => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error indication will be masked",
      Width => "1",
      Position => "46",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    rdbc3Ecc_2bErrInterruptMask => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error indication will be masked",
      Width => "1",
      Position => "47",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    rdbc4Ecc_2bErrInterruptMask => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error indication will be masked",
      Width => "1",
      Position => "48",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    rdbc5Ecc_2bErrInterruptMask => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error indication will be masked",
      Width => "1",
      Position => "49",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    rdbufcnt0Ecc_2bErrInterruptMask => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error indication will be masked",
      Width => "1",
      Position => "50",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    rdbufcnt1Ecc_2bErrInterruptMask => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error indication will be masked",
      Width => "1",
      Position => "51",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    rdbufcnt2Ecc_2bErrInterruptMask => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error indication will be masked",
      Width => "1",
      Position => "52",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    rdbufcnt3Ecc_2bErrInterruptMask => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error indication will be masked",
      Width => "1",
      Position => "53",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    rdbufcnt4Ecc_2bErrInterruptMask => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error indication will be masked",
      Width => "1",
      Position => "54",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    rdbufcnt5Ecc_2bErrInterruptMask => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error indication will be masked",
      Width => "1",
      Position => "55",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    wrrqsn0Ecc_2bErrInterruptMask => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error indication will be masked",
      Width => "1",
      Position => "56",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    wrrqsn1Ecc_2bErrInterruptMask => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error indication will be masked",
      Width => "1",
      Position => "57",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    wrrqsn2Ecc_2bErrInterruptMask => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error indication will be masked",
      Width => "1",
      Position => "58",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    wrrqsn3Ecc_2bErrInterruptMask => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error indication will be masked",
      Width => "1",
      Position => "59",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    wrrqsn4Ecc_2bErrInterruptMask => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error indication will be masked",
      Width => "1",
      Position => "60",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    wrrqsn5Ecc_2bErrInterruptMask => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error indication will be masked",
      Width => "1",
      Position => "61",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    wrsn0Ecc_2bErrInterruptMask => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error indication will be masked",
      Width => "1",
      Position => "62",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    wrsn1Ecc_2bErrInterruptMask => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error indication will be masked",
      Width => "1",
      Position => "63",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    wrsn2Ecc_2bErrInterruptMask => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error indication will be masked",
      Width => "1",
      Position => "64",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    wrsn3Ecc_2bErrInterruptMask => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error indication will be masked",
      Width => "1",
      Position => "65",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    wrsn4Ecc_2bErrInterruptMask => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error indication will be masked",
      Width => "1",
      Position => "66",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    wrsn5Ecc_2bErrInterruptMask => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error indication will be masked",
      Width => "1",
      Position => "67",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    wrbc0Ecc_2bErrInterruptMask => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error indication will be masked",
      Width => "1",
      Position => "68",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    wrbc1Ecc_2bErrInterruptMask => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error indication will be masked",
      Width => "1",
      Position => "69",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    wrbc2Ecc_2bErrInterruptMask => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error indication will be masked",
      Width => "1",
      Position => "70",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    wrbc3Ecc_2bErrInterruptMask => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error indication will be masked",
      Width => "1",
      Position => "71",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    wrbc4Ecc_2bErrInterruptMask => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error indication will be masked",
      Width => "1",
      Position => "72",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    wrbc5Ecc_2bErrInterruptMask => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error indication will be masked",
      Width => "1",
      Position => "73",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    wrbufcnt0Ecc_2bErrInterruptMask => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error indication will be masked",
      Width => "1",
      Position => "74",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    wrbufcnt1Ecc_2bErrInterruptMask => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error indication will be masked",
      Width => "1",
      Position => "75",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    wrbufcnt2Ecc_2bErrInterruptMask => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error indication will be masked",
      Width => "1",
      Position => "76",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    wrbufcnt3Ecc_2bErrInterruptMask => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error indication will be masked",
      Width => "1",
      Position => "77",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    wrbufcnt4Ecc_2bErrInterruptMask => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error indication will be masked",
      Width => "1",
      Position => "78",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    wrbufcnt5Ecc_2bErrInterruptMask => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error indication will be masked",
      Width => "1",
      Position => "79",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    WrReqFifo0Ecc_2bErrInterruptMask => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error indication will be masked",
      Width => "1",
      Position => "80",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    WrReqFifo1Ecc_2bErrInterruptMask => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error indication will be masked",
      Width => "1",
      Position => "81",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    WrReqFifo2Ecc_2bErrInterruptMask => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error indication will be masked",
      Width => "1",
      Position => "82",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    WrReqFifo3Ecc_2bErrInterruptMask => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error indication will be masked",
      Width => "1",
      Position => "83",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    WrReqFifo4Ecc_2bErrInterruptMask => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error indication will be masked",
      Width => "1",
      Position => "84",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    WrReqFifo5Ecc_2bErrInterruptMask => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error indication will be masked",
      Width => "1",
      Position => "85",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    RdReqFifo0Ecc_2bErrInterruptMask => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error indication will be masked",
      Width => "1",
      Position => "86",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    RdReqFifo1Ecc_2bErrInterruptMask => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error indication will be masked",
      Width => "1",
      Position => "87",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    RdReqFifo2Ecc_2bErrInterruptMask => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error indication will be masked",
      Width => "1",
      Position => "88",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    RdReqFifo3Ecc_2bErrInterruptMask => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error indication will be masked",
      Width => "1",
      Position => "89",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    RdReqFifo4Ecc_2bErrInterruptMask => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error indication will be masked",
      Width => "1",
      Position => "90",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    RdReqFifo5Ecc_2bErrInterruptMask => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error indication will be masked",
      Width => "1",
      Position => "91",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    RdResultFifo0Ecc_2bErrInterruptMask => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error indication will be masked",
      Width => "1",
      Position => "92",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    RdResultFifo1Ecc_2bErrInterruptMask => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error indication will be masked",
      Width => "1",
      Position => "93",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    RdResultFifo2Ecc_2bErrInterruptMask => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error indication will be masked",
      Width => "1",
      Position => "94",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    RdResultFifo3Ecc_2bErrInterruptMask => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error indication will be masked",
      Width => "1",
      Position => "95",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    RdResultFifo4Ecc_2bErrInterruptMask => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error indication will be masked",
      Width => "1",
      Position => "96",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    RdResultFifo5Ecc_2bErrInterruptMask => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error indication will be masked",
      Width => "1",
      Position => "97",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    voq2context0Ecc_2bErrInterruptMask => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error indication will be masked",
      Width => "1",
      Position => "98",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    voq2context1Ecc_2bErrInterruptMask => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error indication will be masked",
      Width => "1",
      Position => "99",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    voq2context2Ecc_2bErrInterruptMask => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error indication will be masked",
      Width => "1",
      Position => "100",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    voq2context3Ecc_2bErrInterruptMask => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error indication will be masked",
      Width => "1",
      Position => "101",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    voq2context4Ecc_2bErrInterruptMask => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error indication will be masked",
      Width => "1",
      Position => "102",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    voq2context5Ecc_2bErrInterruptMask => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error indication will be masked",
      Width => "1",
      Position => "103",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    voq2tmdest0Ecc_2bErrInterruptMask => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error indication will be masked",
      Width => "1",
      Position => "104",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    voq2tmdest1Ecc_2bErrInterruptMask => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error indication will be masked",
      Width => "1",
      Position => "105",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    voq2tmdest2Ecc_2bErrInterruptMask => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error indication will be masked",
      Width => "1",
      Position => "106",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    voq2tmdest3Ecc_2bErrInterruptMask => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error indication will be masked",
      Width => "1",
      Position => "107",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    voq2tmdest4Ecc_2bErrInterruptMask => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error indication will be masked",
      Width => "1",
      Position => "108",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    voq2tmdest5Ecc_2bErrInterruptMask => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error indication will be masked",
      Width => "1",
      Position => "109",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    contextfbmBmp0Ecc_2bErrInterruptMask => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error indication will be masked",
      Width => "1",
      Position => "110",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    contextfbmBmp1Ecc_2bErrInterruptMask => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error indication will be masked",
      Width => "1",
      Position => "111",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    contextfbmBmp2Ecc_2bErrInterruptMask => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error indication will be masked",
      Width => "1",
      Position => "112",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    contextfbmBmp3Ecc_2bErrInterruptMask => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error indication will be masked",
      Width => "1",
      Position => "113",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    contextfbmBmp4Ecc_2bErrInterruptMask => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error indication will be masked",
      Width => "1",
      Position => "114",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    contextfbmBmp5Ecc_2bErrInterruptMask => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error indication will be masked",
      Width => "1",
      Position => "115",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    voqProperties0Ecc_2bErrInterruptMask => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error indication will be masked",
      Width => "1",
      Position => "116",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    voqProperties1Ecc_2bErrInterruptMask => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error indication will be masked",
      Width => "1",
      Position => "117",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    voqProperties2Ecc_2bErrInterruptMask => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error indication will be masked",
      Width => "1",
      Position => "118",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    voqProperties3Ecc_2bErrInterruptMask => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error indication will be masked",
      Width => "1",
      Position => "119",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    voqProperties4Ecc_2bErrInterruptMask => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error indication will be masked",
      Width => "1",
      Position => "120",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    voqProperties5Ecc_2bErrInterruptMask => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error indication will be masked",
      Width => "1",
      Position => "121",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    context_allocate_set_master0Ecc_2bErrInterruptMask => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error indication will be masked",
      Width => "1",
      Position => "122",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    context_allocate_set_master1Ecc_2bErrInterruptMask => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error indication will be masked",
      Width => "1",
      Position => "123",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    context_allocate_set_master2Ecc_2bErrInterruptMask => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error indication will be masked",
      Width => "1",
      Position => "124",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    context_allocate_set_master3Ecc_2bErrInterruptMask => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error indication will be masked",
      Width => "1",
      Position => "125",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    context_allocate_set_master4Ecc_2bErrInterruptMask => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error indication will be masked",
      Width => "1",
      Position => "126",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    context_allocate_set_master5Ecc_2bErrInterruptMask => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error indication will be masked",
      Width => "1",
      Position => "127",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    context_allocate_set_slave0Ecc_2bErrInterruptMask => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error indication will be masked",
      Width => "1",
      Position => "128",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    context_allocate_set_slave1Ecc_2bErrInterruptMask => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error indication will be masked",
      Width => "1",
      Position => "129",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    context_allocate_set_slave2Ecc_2bErrInterruptMask => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error indication will be masked",
      Width => "1",
      Position => "130",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    context_allocate_set_slave3Ecc_2bErrInterruptMask => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error indication will be masked",
      Width => "1",
      Position => "131",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    context_allocate_set_slave4Ecc_2bErrInterruptMask => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error indication will be masked",
      Width => "1",
      Position => "132",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    context_allocate_set_slave5Ecc_2bErrInterruptMask => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error indication will be masked",
      Width => "1",
      Position => "133",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    context_allocate_clr_master0Ecc_2bErrInterruptMask => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error indication will be masked",
      Width => "1",
      Position => "134",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    context_allocate_clr_master1Ecc_2bErrInterruptMask => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error indication will be masked",
      Width => "1",
      Position => "135",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    context_allocate_clr_master2Ecc_2bErrInterruptMask => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error indication will be masked",
      Width => "1",
      Position => "136",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    context_allocate_clr_master3Ecc_2bErrInterruptMask => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error indication will be masked",
      Width => "1",
      Position => "137",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    context_allocate_clr_master4Ecc_2bErrInterruptMask => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error indication will be masked",
      Width => "1",
      Position => "138",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    context_allocate_clr_master5Ecc_2bErrInterruptMask => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error indication will be masked",
      Width => "1",
      Position => "139",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    context_allocate_clr_slave0Ecc_2bErrInterruptMask => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error indication will be masked",
      Width => "1",
      Position => "140",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    context_allocate_clr_slave1Ecc_2bErrInterruptMask => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error indication will be masked",
      Width => "1",
      Position => "141",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    context_allocate_clr_slave2Ecc_2bErrInterruptMask => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error indication will be masked",
      Width => "1",
      Position => "142",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    context_allocate_clr_slave3Ecc_2bErrInterruptMask => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error indication will be masked",
      Width => "1",
      Position => "143",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    context_allocate_clr_slave4Ecc_2bErrInterruptMask => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error indication will be masked",
      Width => "1",
      Position => "144",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    context_allocate_clr_slave5Ecc_2bErrInterruptMask => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error indication will be masked",
      Width => "1",
      Position => "145",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
  },

  GeneralInterruptRegister => { #Structure Type: Reg;
    Name => "GeneralInterruptRegister",
    RegMem => "Reg",
    Address => "5",
    Description => "Interrupt",
    Width => "2", # Excel Formula: =calc_reg_width(E8:E9,F9)
    Type => "Interrupt",
    SomeInterrupt0 => { #Structure Type: RegField;
      Name => "SomeInterrupt0",
      RegMem => "RegField",
      Description => "Interrupt 0 description",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F7,E8,TRUE)
      Type => "Interrupt",
      UsedBy => "CVB",
    },
    SomeInterrupt1 => { #Structure Type: RegField;
      Name => "SomeInterrupt1",
      RegMem => "RegField",
      Description => "Interrupt 1 description",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F8,E9)
      Type => "Interrupt",
      UsedBy => "DEF",
    },
  },
  GeneralInterruptRegisterMask => { #Structure Type: Reg; Skip Register;
    Name => "GeneralInterruptRegisterMask",
    RegMem => "Reg",
    Address => "6",
    Description => "This register masks GeneralInterruptRegister interrupt register",
    Width => "2", # Excel Formula: =calc_reg_width(E8:E9,F9)
    Type => "InterruptMask",
    DefaultValue => "b1",
    SomeInterrupt0Mask => { #Structure Type: RegField;
      Name => "SomeInterrupt0Mask",
      RegMem => "RegField",
      Description => "This field masks SomeInterrupt0 interrupt",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F7,E8,TRUE)
      Type => "InterruptMask",
      UsedBy => "",
      DefaultValue => "b1",
    },
    SomeInterrupt1Mask => { #Structure Type: RegField;
      Name => "SomeInterrupt1Mask",
      RegMem => "RegField",
      Description => "This field masks SomeInterrupt1 interrupt",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F8,E9)
      Type => "InterruptMask",
      UsedBy => "",
      DefaultValue => "b1",
    },
  },
  GeneralInterruptRegisterTest => { #Structure Type: Reg; Skip Register;
    Name => "GeneralInterruptRegisterTest",
    RegMem => "Reg",
    Address => "7",
    Description => "This register tests GeneralInterruptRegister interrupt register",
    Width => "2", # Excel Formula: =calc_reg_width(E8:E9,F9)
    Type => "Config",
    DefaultValue => "b1",
    SomeInterrupt0Test => { #Structure Type: RegField;
      Name => "SomeInterrupt0Test",
      RegMem => "RegField",
      Description => "This field tests SomeInterrupt0 interrupt",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F7,E8,TRUE)
      Type => "Config",
      UsedBy => "",
      DefaultValue => "b1",
    },
    SomeInterrupt1Test => { #Structure Type: RegField;
      Name => "SomeInterrupt1Test",
      RegMem => "RegField",
      Description => "This field tests SomeInterrupt1 interrupt",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F8,E9)
      Type => "Config",
      UsedBy => "",
      DefaultValue => "b1",
    },
  },
  Ecc_1bErrInitiateRegister => { #Structure Type: Reg; Skip Register;
    RegMem => "Reg",
    Address => "30",
    Description => "ECC 1b Error Initiator Register",
    Width => "146",
    Type => "Config",
    fbmmem0Ecc_1bErrInitiate => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error will be initiated",
      Width => "1",
      Position => "0",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b1",
    },
    fbmmem1Ecc_1bErrInitiate => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error will be initiated",
      Width => "1",
      Position => "1",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b1",
    },
    fbmmem2Ecc_1bErrInitiate => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error will be initiated",
      Width => "1",
      Position => "2",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b1",
    },
    fbmmem3Ecc_1bErrInitiate => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error will be initiated",
      Width => "1",
      Position => "3",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b1",
    },
    fbmmem4Ecc_1bErrInitiate => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error will be initiated",
      Width => "1",
      Position => "4",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b1",
    },
    fbmmem5Ecc_1bErrInitiate => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error will be initiated",
      Width => "1",
      Position => "5",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b1",
    },
    fbmmem6Ecc_1bErrInitiate => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error will be initiated",
      Width => "1",
      Position => "6",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b1",
    },
    fbmmem7Ecc_1bErrInitiate => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error will be initiated",
      Width => "1",
      Position => "7",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b1",
    },
    fbmmem8Ecc_1bErrInitiate => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error will be initiated",
      Width => "1",
      Position => "8",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b1",
    },
    fbmmem9Ecc_1bErrInitiate => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error will be initiated",
      Width => "1",
      Position => "9",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b1",
    },
    fbmmem10Ecc_1bErrInitiate => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error will be initiated",
      Width => "1",
      Position => "10",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b1",
    },
    fbmmem11Ecc_1bErrInitiate => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error will be initiated",
      Width => "1",
      Position => "11",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b1",
    },
    fbmmem12Ecc_1bErrInitiate => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error will be initiated",
      Width => "1",
      Position => "12",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b1",
    },
    fbmmem13Ecc_1bErrInitiate => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error will be initiated",
      Width => "1",
      Position => "13",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b1",
    },
    fbmmem14Ecc_1bErrInitiate => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error will be initiated",
      Width => "1",
      Position => "14",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b1",
    },
    fbmmem15Ecc_1bErrInitiate => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error will be initiated",
      Width => "1",
      Position => "15",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b1",
    },
    pdm0Ecc_1bErrInitiate => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error will be initiated",
      Width => "1",
      Position => "16",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b1",
    },
    pdm1Ecc_1bErrInitiate => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error will be initiated",
      Width => "1",
      Position => "17",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b1",
    },
    pdm2Ecc_1bErrInitiate => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error will be initiated",
      Width => "1",
      Position => "18",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b1",
    },
    pdm3Ecc_1bErrInitiate => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error will be initiated",
      Width => "1",
      Position => "19",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b1",
    },
    pdm4Ecc_1bErrInitiate => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error will be initiated",
      Width => "1",
      Position => "20",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b1",
    },
    pdm5Ecc_1bErrInitiate => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error will be initiated",
      Width => "1",
      Position => "21",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b1",
    },
    pdm6Ecc_1bErrInitiate => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error will be initiated",
      Width => "1",
      Position => "22",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b1",
    },
    pdm7Ecc_1bErrInitiate => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error will be initiated",
      Width => "1",
      Position => "23",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b1",
    },
    pdm8Ecc_1bErrInitiate => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error will be initiated",
      Width => "1",
      Position => "24",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b1",
    },
    pdm9Ecc_1bErrInitiate => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error will be initiated",
      Width => "1",
      Position => "25",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b1",
    },
    pdm10Ecc_1bErrInitiate => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error will be initiated",
      Width => "1",
      Position => "26",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b1",
    },
    pdm11Ecc_1bErrInitiate => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error will be initiated",
      Width => "1",
      Position => "27",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b1",
    },
    pdm12Ecc_1bErrInitiate => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error will be initiated",
      Width => "1",
      Position => "28",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b1",
    },
    pdm13Ecc_1bErrInitiate => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error will be initiated",
      Width => "1",
      Position => "29",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b1",
    },
    pdm14Ecc_1bErrInitiate => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error will be initiated",
      Width => "1",
      Position => "30",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b1",
    },
    pdm15Ecc_1bErrInitiate => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error will be initiated",
      Width => "1",
      Position => "31",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b1",
    },
    rdrqsn0Ecc_1bErrInitiate => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error will be initiated",
      Width => "1",
      Position => "32",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b1",
    },
    rdrqsn1Ecc_1bErrInitiate => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error will be initiated",
      Width => "1",
      Position => "33",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b1",
    },
    rdrqsn2Ecc_1bErrInitiate => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error will be initiated",
      Width => "1",
      Position => "34",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b1",
    },
    rdrqsn3Ecc_1bErrInitiate => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error will be initiated",
      Width => "1",
      Position => "35",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b1",
    },
    rdrqsn4Ecc_1bErrInitiate => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error will be initiated",
      Width => "1",
      Position => "36",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b1",
    },
    rdrqsn5Ecc_1bErrInitiate => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error will be initiated",
      Width => "1",
      Position => "37",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b1",
    },
    rdsn0Ecc_1bErrInitiate => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error will be initiated",
      Width => "1",
      Position => "38",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b1",
    },
    rdsn1Ecc_1bErrInitiate => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error will be initiated",
      Width => "1",
      Position => "39",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b1",
    },
    rdsn2Ecc_1bErrInitiate => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error will be initiated",
      Width => "1",
      Position => "40",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b1",
    },
    rdsn3Ecc_1bErrInitiate => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error will be initiated",
      Width => "1",
      Position => "41",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b1",
    },
    rdsn4Ecc_1bErrInitiate => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error will be initiated",
      Width => "1",
      Position => "42",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b1",
    },
    rdsn5Ecc_1bErrInitiate => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error will be initiated",
      Width => "1",
      Position => "43",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b1",
    },
    rdbc0Ecc_1bErrInitiate => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error will be initiated",
      Width => "1",
      Position => "44",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b1",
    },
    rdbc1Ecc_1bErrInitiate => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error will be initiated",
      Width => "1",
      Position => "45",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b1",
    },
    rdbc2Ecc_1bErrInitiate => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error will be initiated",
      Width => "1",
      Position => "46",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b1",
    },
    rdbc3Ecc_1bErrInitiate => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error will be initiated",
      Width => "1",
      Position => "47",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b1",
    },
    rdbc4Ecc_1bErrInitiate => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error will be initiated",
      Width => "1",
      Position => "48",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b1",
    },
    rdbc5Ecc_1bErrInitiate => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error will be initiated",
      Width => "1",
      Position => "49",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b1",
    },
    rdbufcnt0Ecc_1bErrInitiate => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error will be initiated",
      Width => "1",
      Position => "50",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b1",
    },
    rdbufcnt1Ecc_1bErrInitiate => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error will be initiated",
      Width => "1",
      Position => "51",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b1",
    },
    rdbufcnt2Ecc_1bErrInitiate => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error will be initiated",
      Width => "1",
      Position => "52",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b1",
    },
    rdbufcnt3Ecc_1bErrInitiate => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error will be initiated",
      Width => "1",
      Position => "53",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b1",
    },
    rdbufcnt4Ecc_1bErrInitiate => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error will be initiated",
      Width => "1",
      Position => "54",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b1",
    },
    rdbufcnt5Ecc_1bErrInitiate => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error will be initiated",
      Width => "1",
      Position => "55",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b1",
    },
    wrrqsn0Ecc_1bErrInitiate => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error will be initiated",
      Width => "1",
      Position => "56",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b1",
    },
    wrrqsn1Ecc_1bErrInitiate => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error will be initiated",
      Width => "1",
      Position => "57",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b1",
    },
    wrrqsn2Ecc_1bErrInitiate => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error will be initiated",
      Width => "1",
      Position => "58",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b1",
    },
    wrrqsn3Ecc_1bErrInitiate => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error will be initiated",
      Width => "1",
      Position => "59",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b1",
    },
    wrrqsn4Ecc_1bErrInitiate => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error will be initiated",
      Width => "1",
      Position => "60",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b1",
    },
    wrrqsn5Ecc_1bErrInitiate => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error will be initiated",
      Width => "1",
      Position => "61",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b1",
    },
    wrsn0Ecc_1bErrInitiate => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error will be initiated",
      Width => "1",
      Position => "62",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b1",
    },
    wrsn1Ecc_1bErrInitiate => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error will be initiated",
      Width => "1",
      Position => "63",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b1",
    },
    wrsn2Ecc_1bErrInitiate => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error will be initiated",
      Width => "1",
      Position => "64",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b1",
    },
    wrsn3Ecc_1bErrInitiate => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error will be initiated",
      Width => "1",
      Position => "65",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b1",
    },
    wrsn4Ecc_1bErrInitiate => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error will be initiated",
      Width => "1",
      Position => "66",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b1",
    },
    wrsn5Ecc_1bErrInitiate => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error will be initiated",
      Width => "1",
      Position => "67",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b1",
    },
    wrbc0Ecc_1bErrInitiate => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error will be initiated",
      Width => "1",
      Position => "68",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b1",
    },
    wrbc1Ecc_1bErrInitiate => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error will be initiated",
      Width => "1",
      Position => "69",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b1",
    },
    wrbc2Ecc_1bErrInitiate => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error will be initiated",
      Width => "1",
      Position => "70",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b1",
    },
    wrbc3Ecc_1bErrInitiate => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error will be initiated",
      Width => "1",
      Position => "71",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b1",
    },
    wrbc4Ecc_1bErrInitiate => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error will be initiated",
      Width => "1",
      Position => "72",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b1",
    },
    wrbc5Ecc_1bErrInitiate => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error will be initiated",
      Width => "1",
      Position => "73",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b1",
    },
    wrbufcnt0Ecc_1bErrInitiate => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error will be initiated",
      Width => "1",
      Position => "74",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b1",
    },
    wrbufcnt1Ecc_1bErrInitiate => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error will be initiated",
      Width => "1",
      Position => "75",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b1",
    },
    wrbufcnt2Ecc_1bErrInitiate => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error will be initiated",
      Width => "1",
      Position => "76",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b1",
    },
    wrbufcnt3Ecc_1bErrInitiate => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error will be initiated",
      Width => "1",
      Position => "77",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b1",
    },
    wrbufcnt4Ecc_1bErrInitiate => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error will be initiated",
      Width => "1",
      Position => "78",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b1",
    },
    wrbufcnt5Ecc_1bErrInitiate => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error will be initiated",
      Width => "1",
      Position => "79",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b1",
    },
    WrReqFifo0Ecc_1bErrInitiate => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error will be initiated",
      Width => "1",
      Position => "80",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b1",
    },
    WrReqFifo1Ecc_1bErrInitiate => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error will be initiated",
      Width => "1",
      Position => "81",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b1",
    },
    WrReqFifo2Ecc_1bErrInitiate => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error will be initiated",
      Width => "1",
      Position => "82",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b1",
    },
    WrReqFifo3Ecc_1bErrInitiate => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error will be initiated",
      Width => "1",
      Position => "83",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b1",
    },
    WrReqFifo4Ecc_1bErrInitiate => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error will be initiated",
      Width => "1",
      Position => "84",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b1",
    },
    WrReqFifo5Ecc_1bErrInitiate => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error will be initiated",
      Width => "1",
      Position => "85",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b1",
    },
    RdReqFifo0Ecc_1bErrInitiate => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error will be initiated",
      Width => "1",
      Position => "86",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b1",
    },
    RdReqFifo1Ecc_1bErrInitiate => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error will be initiated",
      Width => "1",
      Position => "87",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b1",
    },
    RdReqFifo2Ecc_1bErrInitiate => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error will be initiated",
      Width => "1",
      Position => "88",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b1",
    },
    RdReqFifo3Ecc_1bErrInitiate => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error will be initiated",
      Width => "1",
      Position => "89",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b1",
    },
    RdReqFifo4Ecc_1bErrInitiate => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error will be initiated",
      Width => "1",
      Position => "90",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b1",
    },
    RdReqFifo5Ecc_1bErrInitiate => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error will be initiated",
      Width => "1",
      Position => "91",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b1",
    },
    RdResultFifo0Ecc_1bErrInitiate => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error will be initiated",
      Width => "1",
      Position => "92",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b1",
    },
    RdResultFifo1Ecc_1bErrInitiate => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error will be initiated",
      Width => "1",
      Position => "93",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b1",
    },
    RdResultFifo2Ecc_1bErrInitiate => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error will be initiated",
      Width => "1",
      Position => "94",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b1",
    },
    RdResultFifo3Ecc_1bErrInitiate => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error will be initiated",
      Width => "1",
      Position => "95",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b1",
    },
    RdResultFifo4Ecc_1bErrInitiate => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error will be initiated",
      Width => "1",
      Position => "96",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b1",
    },
    RdResultFifo5Ecc_1bErrInitiate => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error will be initiated",
      Width => "1",
      Position => "97",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b1",
    },
    voq2context0Ecc_1bErrInitiate => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error will be initiated",
      Width => "1",
      Position => "98",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b1",
    },
    voq2context1Ecc_1bErrInitiate => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error will be initiated",
      Width => "1",
      Position => "99",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b1",
    },
    voq2context2Ecc_1bErrInitiate => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error will be initiated",
      Width => "1",
      Position => "100",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b1",
    },
    voq2context3Ecc_1bErrInitiate => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error will be initiated",
      Width => "1",
      Position => "101",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b1",
    },
    voq2context4Ecc_1bErrInitiate => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error will be initiated",
      Width => "1",
      Position => "102",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b1",
    },
    voq2context5Ecc_1bErrInitiate => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error will be initiated",
      Width => "1",
      Position => "103",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b1",
    },
    voq2tmdest0Ecc_1bErrInitiate => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error will be initiated",
      Width => "1",
      Position => "104",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b1",
    },
    voq2tmdest1Ecc_1bErrInitiate => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error will be initiated",
      Width => "1",
      Position => "105",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b1",
    },
    voq2tmdest2Ecc_1bErrInitiate => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error will be initiated",
      Width => "1",
      Position => "106",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b1",
    },
    voq2tmdest3Ecc_1bErrInitiate => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error will be initiated",
      Width => "1",
      Position => "107",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b1",
    },
    voq2tmdest4Ecc_1bErrInitiate => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error will be initiated",
      Width => "1",
      Position => "108",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b1",
    },
    voq2tmdest5Ecc_1bErrInitiate => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error will be initiated",
      Width => "1",
      Position => "109",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b1",
    },
    contextfbmBmp0Ecc_1bErrInitiate => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error will be initiated",
      Width => "1",
      Position => "110",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b1",
    },
    contextfbmBmp1Ecc_1bErrInitiate => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error will be initiated",
      Width => "1",
      Position => "111",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b1",
    },
    contextfbmBmp2Ecc_1bErrInitiate => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error will be initiated",
      Width => "1",
      Position => "112",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b1",
    },
    contextfbmBmp3Ecc_1bErrInitiate => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error will be initiated",
      Width => "1",
      Position => "113",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b1",
    },
    contextfbmBmp4Ecc_1bErrInitiate => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error will be initiated",
      Width => "1",
      Position => "114",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b1",
    },
    contextfbmBmp5Ecc_1bErrInitiate => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error will be initiated",
      Width => "1",
      Position => "115",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b1",
    },
    voqProperties0Ecc_1bErrInitiate => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error will be initiated",
      Width => "1",
      Position => "116",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b1",
    },
    voqProperties1Ecc_1bErrInitiate => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error will be initiated",
      Width => "1",
      Position => "117",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b1",
    },
    voqProperties2Ecc_1bErrInitiate => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error will be initiated",
      Width => "1",
      Position => "118",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b1",
    },
    voqProperties3Ecc_1bErrInitiate => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error will be initiated",
      Width => "1",
      Position => "119",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b1",
    },
    voqProperties4Ecc_1bErrInitiate => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error will be initiated",
      Width => "1",
      Position => "120",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b1",
    },
    voqProperties5Ecc_1bErrInitiate => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error will be initiated",
      Width => "1",
      Position => "121",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b1",
    },
    context_allocate_set_master0Ecc_1bErrInitiate => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error will be initiated",
      Width => "1",
      Position => "122",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b1",
    },
    context_allocate_set_master1Ecc_1bErrInitiate => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error will be initiated",
      Width => "1",
      Position => "123",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b1",
    },
    context_allocate_set_master2Ecc_1bErrInitiate => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error will be initiated",
      Width => "1",
      Position => "124",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b1",
    },
    context_allocate_set_master3Ecc_1bErrInitiate => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error will be initiated",
      Width => "1",
      Position => "125",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b1",
    },
    context_allocate_set_master4Ecc_1bErrInitiate => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error will be initiated",
      Width => "1",
      Position => "126",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b1",
    },
    context_allocate_set_master5Ecc_1bErrInitiate => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error will be initiated",
      Width => "1",
      Position => "127",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b1",
    },
    context_allocate_set_slave0Ecc_1bErrInitiate => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error will be initiated",
      Width => "1",
      Position => "128",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b1",
    },
    context_allocate_set_slave1Ecc_1bErrInitiate => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error will be initiated",
      Width => "1",
      Position => "129",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b1",
    },
    context_allocate_set_slave2Ecc_1bErrInitiate => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error will be initiated",
      Width => "1",
      Position => "130",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b1",
    },
    context_allocate_set_slave3Ecc_1bErrInitiate => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error will be initiated",
      Width => "1",
      Position => "131",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b1",
    },
    context_allocate_set_slave4Ecc_1bErrInitiate => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error will be initiated",
      Width => "1",
      Position => "132",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b1",
    },
    context_allocate_set_slave5Ecc_1bErrInitiate => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error will be initiated",
      Width => "1",
      Position => "133",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b1",
    },
    context_allocate_clr_master0Ecc_1bErrInitiate => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error will be initiated",
      Width => "1",
      Position => "134",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b1",
    },
    context_allocate_clr_master1Ecc_1bErrInitiate => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error will be initiated",
      Width => "1",
      Position => "135",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b1",
    },
    context_allocate_clr_master2Ecc_1bErrInitiate => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error will be initiated",
      Width => "1",
      Position => "136",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b1",
    },
    context_allocate_clr_master3Ecc_1bErrInitiate => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error will be initiated",
      Width => "1",
      Position => "137",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b1",
    },
    context_allocate_clr_master4Ecc_1bErrInitiate => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error will be initiated",
      Width => "1",
      Position => "138",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b1",
    },
    context_allocate_clr_master5Ecc_1bErrInitiate => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error will be initiated",
      Width => "1",
      Position => "139",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b1",
    },
    context_allocate_clr_slave0Ecc_1bErrInitiate => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error will be initiated",
      Width => "1",
      Position => "140",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b1",
    },
    context_allocate_clr_slave1Ecc_1bErrInitiate => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error will be initiated",
      Width => "1",
      Position => "141",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b1",
    },
    context_allocate_clr_slave2Ecc_1bErrInitiate => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error will be initiated",
      Width => "1",
      Position => "142",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b1",
    },
    context_allocate_clr_slave3Ecc_1bErrInitiate => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error will be initiated",
      Width => "1",
      Position => "143",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b1",
    },
    context_allocate_clr_slave4Ecc_1bErrInitiate => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error will be initiated",
      Width => "1",
      Position => "144",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b1",
    },
    context_allocate_clr_slave5Ecc_1bErrInitiate => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error will be initiated",
      Width => "1",
      Position => "145",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b1",
    },
  },
  Ecc_2bErrInitiateRegister => { #Structure Type: Reg; Skip Register;
    RegMem => "Reg",
    Address => "31",
    Description => "ECC 2b Error Initiator Register",
    Width => "146",
    Type => "Config",
    fbmmem0Ecc_2bErrInitiate => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error will be initiated",
      Width => "1",
      Position => "0",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b1",
    },
    fbmmem1Ecc_2bErrInitiate => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error will be initiated",
      Width => "1",
      Position => "1",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b1",
    },
    fbmmem2Ecc_2bErrInitiate => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error will be initiated",
      Width => "1",
      Position => "2",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b1",
    },
    fbmmem3Ecc_2bErrInitiate => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error will be initiated",
      Width => "1",
      Position => "3",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b1",
    },
    fbmmem4Ecc_2bErrInitiate => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error will be initiated",
      Width => "1",
      Position => "4",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b1",
    },
    fbmmem5Ecc_2bErrInitiate => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error will be initiated",
      Width => "1",
      Position => "5",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b1",
    },
    fbmmem6Ecc_2bErrInitiate => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error will be initiated",
      Width => "1",
      Position => "6",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b1",
    },
    fbmmem7Ecc_2bErrInitiate => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error will be initiated",
      Width => "1",
      Position => "7",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b1",
    },
    fbmmem8Ecc_2bErrInitiate => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error will be initiated",
      Width => "1",
      Position => "8",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b1",
    },
    fbmmem9Ecc_2bErrInitiate => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error will be initiated",
      Width => "1",
      Position => "9",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b1",
    },
    fbmmem10Ecc_2bErrInitiate => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error will be initiated",
      Width => "1",
      Position => "10",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b1",
    },
    fbmmem11Ecc_2bErrInitiate => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error will be initiated",
      Width => "1",
      Position => "11",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b1",
    },
    fbmmem12Ecc_2bErrInitiate => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error will be initiated",
      Width => "1",
      Position => "12",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b1",
    },
    fbmmem13Ecc_2bErrInitiate => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error will be initiated",
      Width => "1",
      Position => "13",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b1",
    },
    fbmmem14Ecc_2bErrInitiate => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error will be initiated",
      Width => "1",
      Position => "14",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b1",
    },
    fbmmem15Ecc_2bErrInitiate => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error will be initiated",
      Width => "1",
      Position => "15",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b1",
    },
    pdm0Ecc_2bErrInitiate => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error will be initiated",
      Width => "1",
      Position => "16",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b1",
    },
    pdm1Ecc_2bErrInitiate => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error will be initiated",
      Width => "1",
      Position => "17",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b1",
    },
    pdm2Ecc_2bErrInitiate => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error will be initiated",
      Width => "1",
      Position => "18",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b1",
    },
    pdm3Ecc_2bErrInitiate => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error will be initiated",
      Width => "1",
      Position => "19",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b1",
    },
    pdm4Ecc_2bErrInitiate => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error will be initiated",
      Width => "1",
      Position => "20",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b1",
    },
    pdm5Ecc_2bErrInitiate => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error will be initiated",
      Width => "1",
      Position => "21",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b1",
    },
    pdm6Ecc_2bErrInitiate => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error will be initiated",
      Width => "1",
      Position => "22",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b1",
    },
    pdm7Ecc_2bErrInitiate => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error will be initiated",
      Width => "1",
      Position => "23",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b1",
    },
    pdm8Ecc_2bErrInitiate => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error will be initiated",
      Width => "1",
      Position => "24",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b1",
    },
    pdm9Ecc_2bErrInitiate => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error will be initiated",
      Width => "1",
      Position => "25",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b1",
    },
    pdm10Ecc_2bErrInitiate => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error will be initiated",
      Width => "1",
      Position => "26",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b1",
    },
    pdm11Ecc_2bErrInitiate => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error will be initiated",
      Width => "1",
      Position => "27",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b1",
    },
    pdm12Ecc_2bErrInitiate => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error will be initiated",
      Width => "1",
      Position => "28",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b1",
    },
    pdm13Ecc_2bErrInitiate => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error will be initiated",
      Width => "1",
      Position => "29",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b1",
    },
    pdm14Ecc_2bErrInitiate => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error will be initiated",
      Width => "1",
      Position => "30",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b1",
    },
    pdm15Ecc_2bErrInitiate => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error will be initiated",
      Width => "1",
      Position => "31",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b1",
    },
    rdrqsn0Ecc_2bErrInitiate => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error will be initiated",
      Width => "1",
      Position => "32",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b1",
    },
    rdrqsn1Ecc_2bErrInitiate => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error will be initiated",
      Width => "1",
      Position => "33",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b1",
    },
    rdrqsn2Ecc_2bErrInitiate => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error will be initiated",
      Width => "1",
      Position => "34",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b1",
    },
    rdrqsn3Ecc_2bErrInitiate => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error will be initiated",
      Width => "1",
      Position => "35",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b1",
    },
    rdrqsn4Ecc_2bErrInitiate => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error will be initiated",
      Width => "1",
      Position => "36",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b1",
    },
    rdrqsn5Ecc_2bErrInitiate => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error will be initiated",
      Width => "1",
      Position => "37",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b1",
    },
    rdsn0Ecc_2bErrInitiate => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error will be initiated",
      Width => "1",
      Position => "38",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b1",
    },
    rdsn1Ecc_2bErrInitiate => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error will be initiated",
      Width => "1",
      Position => "39",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b1",
    },
    rdsn2Ecc_2bErrInitiate => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error will be initiated",
      Width => "1",
      Position => "40",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b1",
    },
    rdsn3Ecc_2bErrInitiate => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error will be initiated",
      Width => "1",
      Position => "41",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b1",
    },
    rdsn4Ecc_2bErrInitiate => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error will be initiated",
      Width => "1",
      Position => "42",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b1",
    },
    rdsn5Ecc_2bErrInitiate => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error will be initiated",
      Width => "1",
      Position => "43",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b1",
    },
    rdbc0Ecc_2bErrInitiate => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error will be initiated",
      Width => "1",
      Position => "44",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b1",
    },
    rdbc1Ecc_2bErrInitiate => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error will be initiated",
      Width => "1",
      Position => "45",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b1",
    },
    rdbc2Ecc_2bErrInitiate => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error will be initiated",
      Width => "1",
      Position => "46",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b1",
    },
    rdbc3Ecc_2bErrInitiate => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error will be initiated",
      Width => "1",
      Position => "47",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b1",
    },
    rdbc4Ecc_2bErrInitiate => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error will be initiated",
      Width => "1",
      Position => "48",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b1",
    },
    rdbc5Ecc_2bErrInitiate => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error will be initiated",
      Width => "1",
      Position => "49",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b1",
    },
    rdbufcnt0Ecc_2bErrInitiate => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error will be initiated",
      Width => "1",
      Position => "50",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b1",
    },
    rdbufcnt1Ecc_2bErrInitiate => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error will be initiated",
      Width => "1",
      Position => "51",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b1",
    },
    rdbufcnt2Ecc_2bErrInitiate => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error will be initiated",
      Width => "1",
      Position => "52",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b1",
    },
    rdbufcnt3Ecc_2bErrInitiate => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error will be initiated",
      Width => "1",
      Position => "53",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b1",
    },
    rdbufcnt4Ecc_2bErrInitiate => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error will be initiated",
      Width => "1",
      Position => "54",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b1",
    },
    rdbufcnt5Ecc_2bErrInitiate => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error will be initiated",
      Width => "1",
      Position => "55",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b1",
    },
    wrrqsn0Ecc_2bErrInitiate => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error will be initiated",
      Width => "1",
      Position => "56",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b1",
    },
    wrrqsn1Ecc_2bErrInitiate => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error will be initiated",
      Width => "1",
      Position => "57",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b1",
    },
    wrrqsn2Ecc_2bErrInitiate => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error will be initiated",
      Width => "1",
      Position => "58",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b1",
    },
    wrrqsn3Ecc_2bErrInitiate => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error will be initiated",
      Width => "1",
      Position => "59",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b1",
    },
    wrrqsn4Ecc_2bErrInitiate => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error will be initiated",
      Width => "1",
      Position => "60",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b1",
    },
    wrrqsn5Ecc_2bErrInitiate => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error will be initiated",
      Width => "1",
      Position => "61",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b1",
    },
    wrsn0Ecc_2bErrInitiate => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error will be initiated",
      Width => "1",
      Position => "62",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b1",
    },
    wrsn1Ecc_2bErrInitiate => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error will be initiated",
      Width => "1",
      Position => "63",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b1",
    },
    wrsn2Ecc_2bErrInitiate => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error will be initiated",
      Width => "1",
      Position => "64",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b1",
    },
    wrsn3Ecc_2bErrInitiate => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error will be initiated",
      Width => "1",
      Position => "65",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b1",
    },
    wrsn4Ecc_2bErrInitiate => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error will be initiated",
      Width => "1",
      Position => "66",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b1",
    },
    wrsn5Ecc_2bErrInitiate => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error will be initiated",
      Width => "1",
      Position => "67",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b1",
    },
    wrbc0Ecc_2bErrInitiate => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error will be initiated",
      Width => "1",
      Position => "68",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b1",
    },
    wrbc1Ecc_2bErrInitiate => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error will be initiated",
      Width => "1",
      Position => "69",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b1",
    },
    wrbc2Ecc_2bErrInitiate => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error will be initiated",
      Width => "1",
      Position => "70",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b1",
    },
    wrbc3Ecc_2bErrInitiate => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error will be initiated",
      Width => "1",
      Position => "71",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b1",
    },
    wrbc4Ecc_2bErrInitiate => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error will be initiated",
      Width => "1",
      Position => "72",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b1",
    },
    wrbc5Ecc_2bErrInitiate => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error will be initiated",
      Width => "1",
      Position => "73",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b1",
    },
    wrbufcnt0Ecc_2bErrInitiate => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error will be initiated",
      Width => "1",
      Position => "74",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b1",
    },
    wrbufcnt1Ecc_2bErrInitiate => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error will be initiated",
      Width => "1",
      Position => "75",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b1",
    },
    wrbufcnt2Ecc_2bErrInitiate => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error will be initiated",
      Width => "1",
      Position => "76",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b1",
    },
    wrbufcnt3Ecc_2bErrInitiate => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error will be initiated",
      Width => "1",
      Position => "77",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b1",
    },
    wrbufcnt4Ecc_2bErrInitiate => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error will be initiated",
      Width => "1",
      Position => "78",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b1",
    },
    wrbufcnt5Ecc_2bErrInitiate => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error will be initiated",
      Width => "1",
      Position => "79",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b1",
    },
    WrReqFifo0Ecc_2bErrInitiate => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error will be initiated",
      Width => "1",
      Position => "80",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b1",
    },
    WrReqFifo1Ecc_2bErrInitiate => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error will be initiated",
      Width => "1",
      Position => "81",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b1",
    },
    WrReqFifo2Ecc_2bErrInitiate => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error will be initiated",
      Width => "1",
      Position => "82",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b1",
    },
    WrReqFifo3Ecc_2bErrInitiate => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error will be initiated",
      Width => "1",
      Position => "83",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b1",
    },
    WrReqFifo4Ecc_2bErrInitiate => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error will be initiated",
      Width => "1",
      Position => "84",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b1",
    },
    WrReqFifo5Ecc_2bErrInitiate => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error will be initiated",
      Width => "1",
      Position => "85",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b1",
    },
    RdReqFifo0Ecc_2bErrInitiate => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error will be initiated",
      Width => "1",
      Position => "86",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b1",
    },
    RdReqFifo1Ecc_2bErrInitiate => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error will be initiated",
      Width => "1",
      Position => "87",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b1",
    },
    RdReqFifo2Ecc_2bErrInitiate => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error will be initiated",
      Width => "1",
      Position => "88",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b1",
    },
    RdReqFifo3Ecc_2bErrInitiate => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error will be initiated",
      Width => "1",
      Position => "89",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b1",
    },
    RdReqFifo4Ecc_2bErrInitiate => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error will be initiated",
      Width => "1",
      Position => "90",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b1",
    },
    RdReqFifo5Ecc_2bErrInitiate => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error will be initiated",
      Width => "1",
      Position => "91",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b1",
    },
    RdResultFifo0Ecc_2bErrInitiate => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error will be initiated",
      Width => "1",
      Position => "92",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b1",
    },
    RdResultFifo1Ecc_2bErrInitiate => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error will be initiated",
      Width => "1",
      Position => "93",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b1",
    },
    RdResultFifo2Ecc_2bErrInitiate => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error will be initiated",
      Width => "1",
      Position => "94",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b1",
    },
    RdResultFifo3Ecc_2bErrInitiate => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error will be initiated",
      Width => "1",
      Position => "95",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b1",
    },
    RdResultFifo4Ecc_2bErrInitiate => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error will be initiated",
      Width => "1",
      Position => "96",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b1",
    },
    RdResultFifo5Ecc_2bErrInitiate => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error will be initiated",
      Width => "1",
      Position => "97",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b1",
    },
    voq2context0Ecc_2bErrInitiate => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error will be initiated",
      Width => "1",
      Position => "98",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b1",
    },
    voq2context1Ecc_2bErrInitiate => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error will be initiated",
      Width => "1",
      Position => "99",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b1",
    },
    voq2context2Ecc_2bErrInitiate => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error will be initiated",
      Width => "1",
      Position => "100",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b1",
    },
    voq2context3Ecc_2bErrInitiate => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error will be initiated",
      Width => "1",
      Position => "101",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b1",
    },
    voq2context4Ecc_2bErrInitiate => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error will be initiated",
      Width => "1",
      Position => "102",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b1",
    },
    voq2context5Ecc_2bErrInitiate => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error will be initiated",
      Width => "1",
      Position => "103",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b1",
    },
    voq2tmdest0Ecc_2bErrInitiate => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error will be initiated",
      Width => "1",
      Position => "104",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b1",
    },
    voq2tmdest1Ecc_2bErrInitiate => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error will be initiated",
      Width => "1",
      Position => "105",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b1",
    },
    voq2tmdest2Ecc_2bErrInitiate => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error will be initiated",
      Width => "1",
      Position => "106",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b1",
    },
    voq2tmdest3Ecc_2bErrInitiate => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error will be initiated",
      Width => "1",
      Position => "107",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b1",
    },
    voq2tmdest4Ecc_2bErrInitiate => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error will be initiated",
      Width => "1",
      Position => "108",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b1",
    },
    voq2tmdest5Ecc_2bErrInitiate => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error will be initiated",
      Width => "1",
      Position => "109",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b1",
    },
    contextfbmBmp0Ecc_2bErrInitiate => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error will be initiated",
      Width => "1",
      Position => "110",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b1",
    },
    contextfbmBmp1Ecc_2bErrInitiate => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error will be initiated",
      Width => "1",
      Position => "111",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b1",
    },
    contextfbmBmp2Ecc_2bErrInitiate => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error will be initiated",
      Width => "1",
      Position => "112",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b1",
    },
    contextfbmBmp3Ecc_2bErrInitiate => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error will be initiated",
      Width => "1",
      Position => "113",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b1",
    },
    contextfbmBmp4Ecc_2bErrInitiate => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error will be initiated",
      Width => "1",
      Position => "114",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b1",
    },
    contextfbmBmp5Ecc_2bErrInitiate => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error will be initiated",
      Width => "1",
      Position => "115",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b1",
    },
    voqProperties0Ecc_2bErrInitiate => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error will be initiated",
      Width => "1",
      Position => "116",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b1",
    },
    voqProperties1Ecc_2bErrInitiate => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error will be initiated",
      Width => "1",
      Position => "117",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b1",
    },
    voqProperties2Ecc_2bErrInitiate => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error will be initiated",
      Width => "1",
      Position => "118",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b1",
    },
    voqProperties3Ecc_2bErrInitiate => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error will be initiated",
      Width => "1",
      Position => "119",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b1",
    },
    voqProperties4Ecc_2bErrInitiate => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error will be initiated",
      Width => "1",
      Position => "120",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b1",
    },
    voqProperties5Ecc_2bErrInitiate => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error will be initiated",
      Width => "1",
      Position => "121",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b1",
    },
    context_allocate_set_master0Ecc_2bErrInitiate => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error will be initiated",
      Width => "1",
      Position => "122",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b1",
    },
    context_allocate_set_master1Ecc_2bErrInitiate => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error will be initiated",
      Width => "1",
      Position => "123",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b1",
    },
    context_allocate_set_master2Ecc_2bErrInitiate => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error will be initiated",
      Width => "1",
      Position => "124",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b1",
    },
    context_allocate_set_master3Ecc_2bErrInitiate => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error will be initiated",
      Width => "1",
      Position => "125",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b1",
    },
    context_allocate_set_master4Ecc_2bErrInitiate => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error will be initiated",
      Width => "1",
      Position => "126",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b1",
    },
    context_allocate_set_master5Ecc_2bErrInitiate => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error will be initiated",
      Width => "1",
      Position => "127",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b1",
    },
    context_allocate_set_slave0Ecc_2bErrInitiate => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error will be initiated",
      Width => "1",
      Position => "128",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b1",
    },
    context_allocate_set_slave1Ecc_2bErrInitiate => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error will be initiated",
      Width => "1",
      Position => "129",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b1",
    },
    context_allocate_set_slave2Ecc_2bErrInitiate => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error will be initiated",
      Width => "1",
      Position => "130",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b1",
    },
    context_allocate_set_slave3Ecc_2bErrInitiate => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error will be initiated",
      Width => "1",
      Position => "131",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b1",
    },
    context_allocate_set_slave4Ecc_2bErrInitiate => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error will be initiated",
      Width => "1",
      Position => "132",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b1",
    },
    context_allocate_set_slave5Ecc_2bErrInitiate => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error will be initiated",
      Width => "1",
      Position => "133",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b1",
    },
    context_allocate_clr_master0Ecc_2bErrInitiate => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error will be initiated",
      Width => "1",
      Position => "134",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b1",
    },
    context_allocate_clr_master1Ecc_2bErrInitiate => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error will be initiated",
      Width => "1",
      Position => "135",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b1",
    },
    context_allocate_clr_master2Ecc_2bErrInitiate => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error will be initiated",
      Width => "1",
      Position => "136",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b1",
    },
    context_allocate_clr_master3Ecc_2bErrInitiate => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error will be initiated",
      Width => "1",
      Position => "137",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b1",
    },
    context_allocate_clr_master4Ecc_2bErrInitiate => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error will be initiated",
      Width => "1",
      Position => "138",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b1",
    },
    context_allocate_clr_master5Ecc_2bErrInitiate => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error will be initiated",
      Width => "1",
      Position => "139",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b1",
    },
    context_allocate_clr_slave0Ecc_2bErrInitiate => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error will be initiated",
      Width => "1",
      Position => "140",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b1",
    },
    context_allocate_clr_slave1Ecc_2bErrInitiate => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error will be initiated",
      Width => "1",
      Position => "141",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b1",
    },
    context_allocate_clr_slave2Ecc_2bErrInitiate => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error will be initiated",
      Width => "1",
      Position => "142",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b1",
    },
    context_allocate_clr_slave3Ecc_2bErrInitiate => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error will be initiated",
      Width => "1",
      Position => "143",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b1",
    },
    context_allocate_clr_slave4Ecc_2bErrInitiate => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error will be initiated",
      Width => "1",
      Position => "144",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b1",
    },
    context_allocate_clr_slave5Ecc_2bErrInitiate => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error will be initiated",
      Width => "1",
      Position => "145",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b1",
    },
  },
  Ecc_1bErrDebug => { #Structure Type: Reg; Skip Register;
    RegMem => "Reg",
    Address => "33",
    Description => "ECC 1b Error Counter and Last Address",
    Width => "49",
    Type => "ReadOnly",
    Ecc_1bErrCounter => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "Counts number of ECC 1b errors",
      Width => "16",
      Position => "15:0",
      Type => "Counter",
      UsedBy => "SER",
      AdditionalInfo => "CounterIncrWidth=1",
    },
    Ecc_1bErrAddrValid => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "The address of last ECC 1b error is valid",
      Width => "1",
      Position => "16",
      Type => "Event",
      UsedBy => "SER",
    },
    Ecc_1bErrAddr => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "The address of last ECC 1b error",
      Width => "32",
      Position => "48:17",
      Type => "Capture",
      UsedBy => "SER",
    },
  },
  Ecc_2bErrDebug => { #Structure Type: Reg; Skip Register;
    RegMem => "Reg",
    Address => "34",
    Description => "ECC 2b Error Counter and Last Address",
    Width => "49",
    Type => "ReadOnly",
    Ecc_2bErrCounter => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "Counts number of ECC 2b errors",
      Width => "16",
      Position => "15:0",
      Type => "Counter",
      UsedBy => "SER",
      AdditionalInfo => "CounterIncrWidth=1",
    },
    Ecc_2bErrAddrValid => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "The address of last ECC 2b error is valid",
      Width => "1",
      Position => "16",
      Type => "Event",
      UsedBy => "SER",
    },
    Ecc_2bErrAddr => { #Structure Type: RegField;
      RegMem => "RegField",
      Description => "The address of last ECC 2b error",
      Width => "32",
      Position => "48:17",
      Type => "Capture",
      UsedBy => "SER",
    },
  },

  CounterTimer => { #Structure Type: Reg; Skip Register;
    Name => "CounterTimer",
    RegMem => "Reg",
    Address => "40",
    Description => "Defines Counter Timer parameters",
    Width => "33", # Excel Formula: =calc_reg_width(E8:E9,F9)
    Type => "Config",
    CounterTimerEnable => { #Structure Type: RegField;
      Name => "CounterTimerEnable",
      RegMem => "RegField",
      Description => "If set, Counter Timer will applied for the counters, otherwise the counters are free running",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F7,E8,TRUE)
      Type => "Config",
      UsedBy => "CIF",
      DefaultValue => "b0",
    },
    CounterTimerCycle => { #Structure Type: RegField;
      Name => "CounterTimerCycle",
      RegMem => "RegField",
      Description => "When activated, CounterTimer will count for CounterTimerCycle",
      Width => "32",
      Position => "32:1", # Excel Formula: =calc_position(F8,E9)
      Type => "Config",
      UsedBy => "CIF",
      DefaultValue => "h3B9ACA00",
    },
  },
  CounterTimerTriggerReg => { #Structure Type: Reg; Skip Register;
    Name => "CounterTimerTriggerReg",
    RegMem => "Reg",
    Address => "41", # Excel Formula: =calc_reg_address(C7,A7)
    Description => "Activates Counter Timer",
    Width => "1", # Excel Formula: =calc_reg_width(E11:E11,F11)
    Type => "External",
    UsedBy => "CIF",
    CounterTimerTrigger => { #Structure Type: RegField;
      Name => "CounterTimerTrigger",
      RegMem => "RegField",
      Description => "When activated, CounterTimer will count for CounterTimerCycle",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F10,E11,TRUE)
      Type => "External",
      DefaultValue => "b0",
    },
  },
  MemoryAccessTimeout => { #Structure Type: Reg; Skip Register;
    Name => "MemoryAccessTimeout",
    RegMem => "Reg",
    Address => "42", # Excel Formula: =calc_reg_address(C10,A10)
    Description => "Defines parameters for memory access timer expiry",
    Width => "38", # Excel Formula: =calc_reg_width(E13:E15,F15)
    Type => "Config",
    BubbleCounterThr => { #Structure Type: RegField;
      Name => "BubbleCounterThr",
      RegMem => "RegField",
      Description => "When BubbleCounterThr clocks passed from CIF memory access without grant, Bubble Request signal raised towards the block ",
      Width => "16",
      Position => "15:0", # Excel Formula: =calc_position(F12,E13,TRUE)
      Type => "Config",
      UsedBy => "CIF",
      DefaultValue => "d256",
    },
    TimeoutCounterThr => { #Structure Type: RegField;
      Name => "TimeoutCounterThr",
      RegMem => "RegField",
      Description => "When TimeoutCounterThr clocks passed from CIF memory access without grant, the access is terminated with error ",
      Width => "16",
      Position => "31:16", # Excel Formula: =calc_position(F13,E14)
      Type => "Config",
      UsedBy => "CIF",
      DefaultValue => "d4096",
    },
    AnsWindowCounterThr => { #Structure Type: RegField;
      Name => "AnsWindowCounterThr",
      RegMem => "RegField",
      Description => "When memory access is terminated because of  TimeoutCounterThr, the CIF waits AnsWindowCounterThr clocks for access termination",
      Width => "6",
      Position => "37:32", # Excel Formula: =calc_position(F14,E15)
      Type => "Config",
      UsedBy => "CIF",
      DefaultValue => "d16",
    },
  },
  BroadcastConfigReg => { #Structure Type: Reg; Skip Register;
    Name => "BroadcastConfigReg",
    RegMem => "Reg",
    Address => "43", # Excel Formula: =calc_reg_address(C12,A12)
    Description => "Config Top broadcast parameters",
    Width => "9", # Excel Formula: =calc_reg_width(E17:E18,F18)
    Type => "Config",
    BroadcastId => { #Structure Type: RegField;
      Name => "BroadcastId",
      RegMem => "RegField",
      Description => "Broadcast ID used by Config Top protocol for broadcast messages",
      Width => "8",
      Position => "7:0", # Excel Formula: =calc_position(F16,E17,TRUE)
      Type => "Config",
      UsedBy => "CIF",
      DefaultValue => "hFF",
    },
    LastInChain => { #Structure Type: RegField;
      Name => "LastInChain",
      RegMem => "RegField",
      Description => "If set, this block is defined as last member in broadcast chain",
      Width => "1",
      Position => "8", # Excel Formula: =calc_position(F17,E18)
      Type => "Config",
      UsedBy => "CIF",
      DefaultValue => "b0",
    },
  },
  MemoryProtBypass => { #Structure Type: Reg; Skip Register;
    Name => "MemoryProtBypass",
    RegMem => "Reg",
    Address => "44", # Excel Formula: =calc_reg_address(C16,A16)
    Description => "Bypass for ECC/Parity, used for debug",
    Width => "3", # Excel Formula: =calc_reg_width(E20:E22,F22)
    Type => "Config",
    DisableEcc => { #Structure Type: RegField;
      Name => "DisableEcc",
      RegMem => "RegField",
      Description => "If set, ECC fix is bypassed and is taken from payload",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F19,E20,TRUE)
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    CifProtGenBypass => { #Structure Type: RegField;
      Name => "CifProtGenBypass",
      RegMem => "RegField",
      Description => "If set, ECC/Parity generation is bypassed and is taken from payload for CIF access",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F20,E21)
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    CifProtFixBypass => { #Structure Type: RegField;
      Name => "CifProtFixBypass",
      RegMem => "RegField",
      Description => "If set, ECC/Parity fix is bypassed and original ECC/Parity is forwarded towards the CIF",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F21,E22)
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
  },
  SoftResetConfiguration => { #Structure Type: Reg; Skip Register;
    Name => "SoftResetConfiguration",
    RegMem => "Reg",
    Address => "45", # Excel Formula: =calc_reg_address(C19,A19)
    Description => "Soft Reset Configuration for the block",
    Width => "1", # Excel Formula: =calc_reg_width(E24:E24,F24)
    Type => "Config",
    SoftRstn => { #Structure Type: RegField;
      Name => "SoftRstn",
      RegMem => "RegField",
      Description => "Triggers soft reset signal for the block, active low register",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F23,E24,TRUE)
      Type => "Config",
      UsedBy => "CIF",
      DefaultValue => "b1",
    },
  },
  StatusReg => { #Structure Type: Reg;
    Name => "StatusReg",
    RegMem => "Reg",
    Address => "100",
    Description => "Status",
    Width => "6", # Excel Formula: =calc_reg_width(E11:E11,F11)
    Type => "ReadOnly",
    InitActive => { #Structure Type: RegField;
      Name => "InitActive",
      RegMem => "RegField",
      Width => "6",
      Position => "5:0", # Excel Formula: =calc_position(F10,E11,TRUE)
      UsedBy => "core",
    },
  },
  fbmmem0 => { #Structure Type: Mem; ArrayLength: 16; ArrayIndex: 0; ArrayLocationInName: 7;
    Name => "fbmmem[16]",
    RegMem => "Mem",
    Address => "100000",
    Description => "bitmap memory for the free buffer manager",
    Width => "72", # Excel Formula: =calc_mem_width(E13:E13,M12,F13)
    Type => "Dynamic",
    UsedBy => "FBM: Read,FBM: Write",
    MemEntries => "90",
    MemWrapper => "1R1W",
    MemProtect => "ECC",
    AdditionalInfo => "SampleReadBeforeProt=2,SampleReadAfterProt=1,PackArrayToBus=Enabled,PortErrPropagate=Disabled,CpuReadAccess=Enabled,CpuWriteAccess=Enabled",
    ArrayLength => "16",
    ArrayIndex => "0",
    MemLogicalWidth => "64",
    fbm0data => { #Structure Type: MemField; ArrayLength: 16; ArrayIndex: 0; ArrayLocationInName: 4;
      Name => "fbm[n]data",
      RegMem => "MemField",
      Description => "bitmap",
      Width => "64",
      Position => "63:0", # Excel Formula: =calc_position(F12,E13,TRUE)
    },
  },
  fbmmem1 => { #Structure Type: Mem; ArrayLength: 16; ArrayIndex: 1; ArrayLocationInName: 7;
    Name => "fbmmem[16]",
    RegMem => "Mem",
    Address => "200000",
    Description => "bitmap memory for the free buffer manager",
    Width => "72", # Excel Formula: =calc_mem_width(E13:E13,M12,F13)
    Type => "Dynamic",
    UsedBy => "FBM: Read,FBM: Write",
    MemEntries => "90",
    MemWrapper => "1R1W",
    MemProtect => "ECC",
    AdditionalInfo => "SampleReadBeforeProt=2,SampleReadAfterProt=1,PackArrayToBus=Enabled,PortErrPropagate=Disabled,CpuReadAccess=Enabled,CpuWriteAccess=Enabled",
    ArrayLength => "16",
    ArrayIndex => "1",
    MemLogicalWidth => "64",
    fbm1data => { #Structure Type: MemField; ArrayLength: 16; ArrayIndex: 1; ArrayLocationInName: 4;
      Name => "fbm[n]data",
      RegMem => "MemField",
      Description => "bitmap",
      Width => "64",
      Position => "63:0", # Excel Formula: =calc_position(F12,E13,TRUE)
    },
  },
  fbmmem2 => { #Structure Type: Mem; ArrayLength: 16; ArrayIndex: 2; ArrayLocationInName: 7;
    Name => "fbmmem[16]",
    RegMem => "Mem",
    Address => "300000",
    Description => "bitmap memory for the free buffer manager",
    Width => "72", # Excel Formula: =calc_mem_width(E13:E13,M12,F13)
    Type => "Dynamic",
    UsedBy => "FBM: Read,FBM: Write",
    MemEntries => "90",
    MemWrapper => "1R1W",
    MemProtect => "ECC",
    AdditionalInfo => "SampleReadBeforeProt=2,SampleReadAfterProt=1,PackArrayToBus=Enabled,PortErrPropagate=Disabled,CpuReadAccess=Enabled,CpuWriteAccess=Enabled",
    ArrayLength => "16",
    ArrayIndex => "2",
    MemLogicalWidth => "64",
    fbm2data => { #Structure Type: MemField; ArrayLength: 16; ArrayIndex: 2; ArrayLocationInName: 4;
      Name => "fbm[n]data",
      RegMem => "MemField",
      Description => "bitmap",
      Width => "64",
      Position => "63:0", # Excel Formula: =calc_position(F12,E13,TRUE)
    },
  },
  fbmmem3 => { #Structure Type: Mem; ArrayLength: 16; ArrayIndex: 3; ArrayLocationInName: 7;
    Name => "fbmmem[16]",
    RegMem => "Mem",
    Address => "400000",
    Description => "bitmap memory for the free buffer manager",
    Width => "72", # Excel Formula: =calc_mem_width(E13:E13,M12,F13)
    Type => "Dynamic",
    UsedBy => "FBM: Read,FBM: Write",
    MemEntries => "90",
    MemWrapper => "1R1W",
    MemProtect => "ECC",
    AdditionalInfo => "SampleReadBeforeProt=2,SampleReadAfterProt=1,PackArrayToBus=Enabled,PortErrPropagate=Disabled,CpuReadAccess=Enabled,CpuWriteAccess=Enabled",
    ArrayLength => "16",
    ArrayIndex => "3",
    MemLogicalWidth => "64",
    fbm3data => { #Structure Type: MemField; ArrayLength: 16; ArrayIndex: 3; ArrayLocationInName: 4;
      Name => "fbm[n]data",
      RegMem => "MemField",
      Description => "bitmap",
      Width => "64",
      Position => "63:0", # Excel Formula: =calc_position(F12,E13,TRUE)
    },
  },
  fbmmem4 => { #Structure Type: Mem; ArrayLength: 16; ArrayIndex: 4; ArrayLocationInName: 7;
    Name => "fbmmem[16]",
    RegMem => "Mem",
    Address => "500000",
    Description => "bitmap memory for the free buffer manager",
    Width => "72", # Excel Formula: =calc_mem_width(E13:E13,M12,F13)
    Type => "Dynamic",
    UsedBy => "FBM: Read,FBM: Write",
    MemEntries => "90",
    MemWrapper => "1R1W",
    MemProtect => "ECC",
    AdditionalInfo => "SampleReadBeforeProt=2,SampleReadAfterProt=1,PackArrayToBus=Enabled,PortErrPropagate=Disabled,CpuReadAccess=Enabled,CpuWriteAccess=Enabled",
    ArrayLength => "16",
    ArrayIndex => "4",
    MemLogicalWidth => "64",
    fbm4data => { #Structure Type: MemField; ArrayLength: 16; ArrayIndex: 4; ArrayLocationInName: 4;
      Name => "fbm[n]data",
      RegMem => "MemField",
      Description => "bitmap",
      Width => "64",
      Position => "63:0", # Excel Formula: =calc_position(F12,E13,TRUE)
    },
  },
  fbmmem5 => { #Structure Type: Mem; ArrayLength: 16; ArrayIndex: 5; ArrayLocationInName: 7;
    Name => "fbmmem[16]",
    RegMem => "Mem",
    Address => "600000",
    Description => "bitmap memory for the free buffer manager",
    Width => "72", # Excel Formula: =calc_mem_width(E13:E13,M12,F13)
    Type => "Dynamic",
    UsedBy => "FBM: Read,FBM: Write",
    MemEntries => "90",
    MemWrapper => "1R1W",
    MemProtect => "ECC",
    AdditionalInfo => "SampleReadBeforeProt=2,SampleReadAfterProt=1,PackArrayToBus=Enabled,PortErrPropagate=Disabled,CpuReadAccess=Enabled,CpuWriteAccess=Enabled",
    ArrayLength => "16",
    ArrayIndex => "5",
    MemLogicalWidth => "64",
    fbm5data => { #Structure Type: MemField; ArrayLength: 16; ArrayIndex: 5; ArrayLocationInName: 4;
      Name => "fbm[n]data",
      RegMem => "MemField",
      Description => "bitmap",
      Width => "64",
      Position => "63:0", # Excel Formula: =calc_position(F12,E13,TRUE)
    },
  },
  fbmmem6 => { #Structure Type: Mem; ArrayLength: 16; ArrayIndex: 6; ArrayLocationInName: 7;
    Name => "fbmmem[16]",
    RegMem => "Mem",
    Address => "700000",
    Description => "bitmap memory for the free buffer manager",
    Width => "72", # Excel Formula: =calc_mem_width(E13:E13,M12,F13)
    Type => "Dynamic",
    UsedBy => "FBM: Read,FBM: Write",
    MemEntries => "90",
    MemWrapper => "1R1W",
    MemProtect => "ECC",
    AdditionalInfo => "SampleReadBeforeProt=2,SampleReadAfterProt=1,PackArrayToBus=Enabled,PortErrPropagate=Disabled,CpuReadAccess=Enabled,CpuWriteAccess=Enabled",
    ArrayLength => "16",
    ArrayIndex => "6",
    MemLogicalWidth => "64",
    fbm6data => { #Structure Type: MemField; ArrayLength: 16; ArrayIndex: 6; ArrayLocationInName: 4;
      Name => "fbm[n]data",
      RegMem => "MemField",
      Description => "bitmap",
      Width => "64",
      Position => "63:0", # Excel Formula: =calc_position(F12,E13,TRUE)
    },
  },
  fbmmem7 => { #Structure Type: Mem; ArrayLength: 16; ArrayIndex: 7; ArrayLocationInName: 7;
    Name => "fbmmem[16]",
    RegMem => "Mem",
    Address => "800000",
    Description => "bitmap memory for the free buffer manager",
    Width => "72", # Excel Formula: =calc_mem_width(E13:E13,M12,F13)
    Type => "Dynamic",
    UsedBy => "FBM: Read,FBM: Write",
    MemEntries => "90",
    MemWrapper => "1R1W",
    MemProtect => "ECC",
    AdditionalInfo => "SampleReadBeforeProt=2,SampleReadAfterProt=1,PackArrayToBus=Enabled,PortErrPropagate=Disabled,CpuReadAccess=Enabled,CpuWriteAccess=Enabled",
    ArrayLength => "16",
    ArrayIndex => "7",
    MemLogicalWidth => "64",
    fbm7data => { #Structure Type: MemField; ArrayLength: 16; ArrayIndex: 7; ArrayLocationInName: 4;
      Name => "fbm[n]data",
      RegMem => "MemField",
      Description => "bitmap",
      Width => "64",
      Position => "63:0", # Excel Formula: =calc_position(F12,E13,TRUE)
    },
  },
  fbmmem8 => { #Structure Type: Mem; ArrayLength: 16; ArrayIndex: 8; ArrayLocationInName: 7;
    Name => "fbmmem[16]",
    RegMem => "Mem",
    Address => "900000",
    Description => "bitmap memory for the free buffer manager",
    Width => "72", # Excel Formula: =calc_mem_width(E13:E13,M12,F13)
    Type => "Dynamic",
    UsedBy => "FBM: Read,FBM: Write",
    MemEntries => "90",
    MemWrapper => "1R1W",
    MemProtect => "ECC",
    AdditionalInfo => "SampleReadBeforeProt=2,SampleReadAfterProt=1,PackArrayToBus=Enabled,PortErrPropagate=Disabled,CpuReadAccess=Enabled,CpuWriteAccess=Enabled",
    ArrayLength => "16",
    ArrayIndex => "8",
    MemLogicalWidth => "64",
    fbm8data => { #Structure Type: MemField; ArrayLength: 16; ArrayIndex: 8; ArrayLocationInName: 4;
      Name => "fbm[n]data",
      RegMem => "MemField",
      Description => "bitmap",
      Width => "64",
      Position => "63:0", # Excel Formula: =calc_position(F12,E13,TRUE)
    },
  },
  fbmmem9 => { #Structure Type: Mem; ArrayLength: 16; ArrayIndex: 9; ArrayLocationInName: 7;
    Name => "fbmmem[16]",
    RegMem => "Mem",
    Address => "A00000",
    Description => "bitmap memory for the free buffer manager",
    Width => "72", # Excel Formula: =calc_mem_width(E13:E13,M12,F13)
    Type => "Dynamic",
    UsedBy => "FBM: Read,FBM: Write",
    MemEntries => "90",
    MemWrapper => "1R1W",
    MemProtect => "ECC",
    AdditionalInfo => "SampleReadBeforeProt=2,SampleReadAfterProt=1,PackArrayToBus=Enabled,PortErrPropagate=Disabled,CpuReadAccess=Enabled,CpuWriteAccess=Enabled",
    ArrayLength => "16",
    ArrayIndex => "9",
    MemLogicalWidth => "64",
    fbm9data => { #Structure Type: MemField; ArrayLength: 16; ArrayIndex: 9; ArrayLocationInName: 4;
      Name => "fbm[n]data",
      RegMem => "MemField",
      Description => "bitmap",
      Width => "64",
      Position => "63:0", # Excel Formula: =calc_position(F12,E13,TRUE)
    },
  },
  fbmmem10 => { #Structure Type: Mem; ArrayLength: 16; ArrayIndex: 10; ArrayLocationInName: 7;
    Name => "fbmmem[16]",
    RegMem => "Mem",
    Address => "B00000",
    Description => "bitmap memory for the free buffer manager",
    Width => "72", # Excel Formula: =calc_mem_width(E13:E13,M12,F13)
    Type => "Dynamic",
    UsedBy => "FBM: Read,FBM: Write",
    MemEntries => "90",
    MemWrapper => "1R1W",
    MemProtect => "ECC",
    AdditionalInfo => "SampleReadBeforeProt=2,SampleReadAfterProt=1,PackArrayToBus=Enabled,PortErrPropagate=Disabled,CpuReadAccess=Enabled,CpuWriteAccess=Enabled",
    ArrayLength => "16",
    ArrayIndex => "10",
    MemLogicalWidth => "64",
    fbm10data => { #Structure Type: MemField; ArrayLength: 16; ArrayIndex: 10; ArrayLocationInName: 4;
      Name => "fbm[n]data",
      RegMem => "MemField",
      Description => "bitmap",
      Width => "64",
      Position => "63:0", # Excel Formula: =calc_position(F12,E13,TRUE)
    },
  },
  fbmmem11 => { #Structure Type: Mem; ArrayLength: 16; ArrayIndex: 11; ArrayLocationInName: 7;
    Name => "fbmmem[16]",
    RegMem => "Mem",
    Address => "C00000",
    Description => "bitmap memory for the free buffer manager",
    Width => "72", # Excel Formula: =calc_mem_width(E13:E13,M12,F13)
    Type => "Dynamic",
    UsedBy => "FBM: Read,FBM: Write",
    MemEntries => "90",
    MemWrapper => "1R1W",
    MemProtect => "ECC",
    AdditionalInfo => "SampleReadBeforeProt=2,SampleReadAfterProt=1,PackArrayToBus=Enabled,PortErrPropagate=Disabled,CpuReadAccess=Enabled,CpuWriteAccess=Enabled",
    ArrayLength => "16",
    ArrayIndex => "11",
    MemLogicalWidth => "64",
    fbm11data => { #Structure Type: MemField; ArrayLength: 16; ArrayIndex: 11; ArrayLocationInName: 4;
      Name => "fbm[n]data",
      RegMem => "MemField",
      Description => "bitmap",
      Width => "64",
      Position => "63:0", # Excel Formula: =calc_position(F12,E13,TRUE)
    },
  },
  fbmmem12 => { #Structure Type: Mem; ArrayLength: 16; ArrayIndex: 12; ArrayLocationInName: 7;
    Name => "fbmmem[16]",
    RegMem => "Mem",
    Address => "D00000",
    Description => "bitmap memory for the free buffer manager",
    Width => "72", # Excel Formula: =calc_mem_width(E13:E13,M12,F13)
    Type => "Dynamic",
    UsedBy => "FBM: Read,FBM: Write",
    MemEntries => "90",
    MemWrapper => "1R1W",
    MemProtect => "ECC",
    AdditionalInfo => "SampleReadBeforeProt=2,SampleReadAfterProt=1,PackArrayToBus=Enabled,PortErrPropagate=Disabled,CpuReadAccess=Enabled,CpuWriteAccess=Enabled",
    ArrayLength => "16",
    ArrayIndex => "12",
    MemLogicalWidth => "64",
    fbm12data => { #Structure Type: MemField; ArrayLength: 16; ArrayIndex: 12; ArrayLocationInName: 4;
      Name => "fbm[n]data",
      RegMem => "MemField",
      Description => "bitmap",
      Width => "64",
      Position => "63:0", # Excel Formula: =calc_position(F12,E13,TRUE)
    },
  },
  fbmmem13 => { #Structure Type: Mem; ArrayLength: 16; ArrayIndex: 13; ArrayLocationInName: 7;
    Name => "fbmmem[16]",
    RegMem => "Mem",
    Address => "E00000",
    Description => "bitmap memory for the free buffer manager",
    Width => "72", # Excel Formula: =calc_mem_width(E13:E13,M12,F13)
    Type => "Dynamic",
    UsedBy => "FBM: Read,FBM: Write",
    MemEntries => "90",
    MemWrapper => "1R1W",
    MemProtect => "ECC",
    AdditionalInfo => "SampleReadBeforeProt=2,SampleReadAfterProt=1,PackArrayToBus=Enabled,PortErrPropagate=Disabled,CpuReadAccess=Enabled,CpuWriteAccess=Enabled",
    ArrayLength => "16",
    ArrayIndex => "13",
    MemLogicalWidth => "64",
    fbm13data => { #Structure Type: MemField; ArrayLength: 16; ArrayIndex: 13; ArrayLocationInName: 4;
      Name => "fbm[n]data",
      RegMem => "MemField",
      Description => "bitmap",
      Width => "64",
      Position => "63:0", # Excel Formula: =calc_position(F12,E13,TRUE)
    },
  },
  fbmmem14 => { #Structure Type: Mem; ArrayLength: 16; ArrayIndex: 14; ArrayLocationInName: 7;
    Name => "fbmmem[16]",
    RegMem => "Mem",
    Address => "F00000",
    Description => "bitmap memory for the free buffer manager",
    Width => "72", # Excel Formula: =calc_mem_width(E13:E13,M12,F13)
    Type => "Dynamic",
    UsedBy => "FBM: Read,FBM: Write",
    MemEntries => "90",
    MemWrapper => "1R1W",
    MemProtect => "ECC",
    AdditionalInfo => "SampleReadBeforeProt=2,SampleReadAfterProt=1,PackArrayToBus=Enabled,PortErrPropagate=Disabled,CpuReadAccess=Enabled,CpuWriteAccess=Enabled",
    ArrayLength => "16",
    ArrayIndex => "14",
    MemLogicalWidth => "64",
    fbm14data => { #Structure Type: MemField; ArrayLength: 16; ArrayIndex: 14; ArrayLocationInName: 4;
      Name => "fbm[n]data",
      RegMem => "MemField",
      Description => "bitmap",
      Width => "64",
      Position => "63:0", # Excel Formula: =calc_position(F12,E13,TRUE)
    },
  },
  fbmmem15 => { #Structure Type: Mem; ArrayLength: 16; ArrayIndex: 15; ArrayLocationInName: 7;
    Name => "fbmmem[16]",
    RegMem => "Mem",
    Address => "1000000",
    Description => "bitmap memory for the free buffer manager",
    Width => "72", # Excel Formula: =calc_mem_width(E13:E13,M12,F13)
    Type => "Dynamic",
    UsedBy => "FBM: Read,FBM: Write",
    MemEntries => "90",
    MemWrapper => "1R1W",
    MemProtect => "ECC",
    AdditionalInfo => "SampleReadBeforeProt=2,SampleReadAfterProt=1,PackArrayToBus=Enabled,PortErrPropagate=Disabled,CpuReadAccess=Enabled,CpuWriteAccess=Enabled",
    ArrayLength => "16",
    ArrayIndex => "15",
    MemLogicalWidth => "64",
    fbm15data => { #Structure Type: MemField; ArrayLength: 16; ArrayIndex: 15; ArrayLocationInName: 4;
      Name => "fbm[n]data",
      RegMem => "MemField",
      Description => "bitmap",
      Width => "64",
      Position => "63:0", # Excel Formula: =calc_position(F12,E13,TRUE)
    },
  },
  pdm0 => { #Structure Type: Mem; ArrayLength: 16; ArrayIndex: 0; ArrayLocationInName: 4;
    Name => "pdm[16]",
    RegMem => "Mem",
    Address => "1100000", # Excel Formula: =calc_mem_address(C12,A12,G14)
    Description => "payload memory for each EM",
    Width => "132", # Excel Formula: =calc_mem_width(E15:E15,M14,F15)
    Type => "Dynamic",
    UsedBy => "empd",
    MemEntries => "5760",
    MemWrapper => "1P",
    MemProtect => "ECC",
    AdditionalInfo => "SampleReadBeforeProt=2,SampleReadAfterProt=1,PackArrayToBus=Enabled,PortErrPropagate=Disabled,CpuReadAccess=Enabled,CpuWriteAccess=Enabled",
    ArrayLength => "16",
    ArrayIndex => "0",
    MemLogicalWidth => "123",
    pdm0data => { #Structure Type: MemField; ArrayLength: 16; ArrayIndex: 0; ArrayLocationInName: 4;
      Name => "pdm[n]data",
      RegMem => "MemField",
      Description => "packet descripror ",
      Width => "123", # Excel Formula: =calc_field_width_define("VOQ_CGM2PDVOQ_PD_WIDTH")
      Position => "122:0", # Excel Formula: =calc_position(F14,E15,TRUE)
    },
  },
  pdm1 => { #Structure Type: Mem; ArrayLength: 16; ArrayIndex: 1; ArrayLocationInName: 4;
    Name => "pdm[16]",
    RegMem => "Mem",
    Address => "1200000",
    Description => "payload memory for each EM",
    Width => "132", # Excel Formula: =calc_mem_width(E15:E15,M14,F15)
    Type => "Dynamic",
    UsedBy => "empd",
    MemEntries => "5760",
    MemWrapper => "1P",
    MemProtect => "ECC",
    AdditionalInfo => "SampleReadBeforeProt=2,SampleReadAfterProt=1,PackArrayToBus=Enabled,PortErrPropagate=Disabled,CpuReadAccess=Enabled,CpuWriteAccess=Enabled",
    ArrayLength => "16",
    ArrayIndex => "1",
    MemLogicalWidth => "123",
    pdm1data => { #Structure Type: MemField; ArrayLength: 16; ArrayIndex: 1; ArrayLocationInName: 4;
      Name => "pdm[n]data",
      RegMem => "MemField",
      Description => "packet descripror ",
      Width => "123", # Excel Formula: =calc_field_width_define("VOQ_CGM2PDVOQ_PD_WIDTH")
      Position => "122:0", # Excel Formula: =calc_position(F14,E15,TRUE)
    },
  },
  pdm2 => { #Structure Type: Mem; ArrayLength: 16; ArrayIndex: 2; ArrayLocationInName: 4;
    Name => "pdm[16]",
    RegMem => "Mem",
    Address => "1300000",
    Description => "payload memory for each EM",
    Width => "132", # Excel Formula: =calc_mem_width(E15:E15,M14,F15)
    Type => "Dynamic",
    UsedBy => "empd",
    MemEntries => "5760",
    MemWrapper => "1P",
    MemProtect => "ECC",
    AdditionalInfo => "SampleReadBeforeProt=2,SampleReadAfterProt=1,PackArrayToBus=Enabled,PortErrPropagate=Disabled,CpuReadAccess=Enabled,CpuWriteAccess=Enabled",
    ArrayLength => "16",
    ArrayIndex => "2",
    MemLogicalWidth => "123",
    pdm2data => { #Structure Type: MemField; ArrayLength: 16; ArrayIndex: 2; ArrayLocationInName: 4;
      Name => "pdm[n]data",
      RegMem => "MemField",
      Description => "packet descripror ",
      Width => "123", # Excel Formula: =calc_field_width_define("VOQ_CGM2PDVOQ_PD_WIDTH")
      Position => "122:0", # Excel Formula: =calc_position(F14,E15,TRUE)
    },
  },
  pdm3 => { #Structure Type: Mem; ArrayLength: 16; ArrayIndex: 3; ArrayLocationInName: 4;
    Name => "pdm[16]",
    RegMem => "Mem",
    Address => "1400000",
    Description => "payload memory for each EM",
    Width => "132", # Excel Formula: =calc_mem_width(E15:E15,M14,F15)
    Type => "Dynamic",
    UsedBy => "empd",
    MemEntries => "5760",
    MemWrapper => "1P",
    MemProtect => "ECC",
    AdditionalInfo => "SampleReadBeforeProt=2,SampleReadAfterProt=1,PackArrayToBus=Enabled,PortErrPropagate=Disabled,CpuReadAccess=Enabled,CpuWriteAccess=Enabled",
    ArrayLength => "16",
    ArrayIndex => "3",
    MemLogicalWidth => "123",
    pdm3data => { #Structure Type: MemField; ArrayLength: 16; ArrayIndex: 3; ArrayLocationInName: 4;
      Name => "pdm[n]data",
      RegMem => "MemField",
      Description => "packet descripror ",
      Width => "123", # Excel Formula: =calc_field_width_define("VOQ_CGM2PDVOQ_PD_WIDTH")
      Position => "122:0", # Excel Formula: =calc_position(F14,E15,TRUE)
    },
  },
  pdm4 => { #Structure Type: Mem; ArrayLength: 16; ArrayIndex: 4; ArrayLocationInName: 4;
    Name => "pdm[16]",
    RegMem => "Mem",
    Address => "1500000",
    Description => "payload memory for each EM",
    Width => "132", # Excel Formula: =calc_mem_width(E15:E15,M14,F15)
    Type => "Dynamic",
    UsedBy => "empd",
    MemEntries => "5760",
    MemWrapper => "1P",
    MemProtect => "ECC",
    AdditionalInfo => "SampleReadBeforeProt=2,SampleReadAfterProt=1,PackArrayToBus=Enabled,PortErrPropagate=Disabled,CpuReadAccess=Enabled,CpuWriteAccess=Enabled",
    ArrayLength => "16",
    ArrayIndex => "4",
    MemLogicalWidth => "123",
    pdm4data => { #Structure Type: MemField; ArrayLength: 16; ArrayIndex: 4; ArrayLocationInName: 4;
      Name => "pdm[n]data",
      RegMem => "MemField",
      Description => "packet descripror ",
      Width => "123", # Excel Formula: =calc_field_width_define("VOQ_CGM2PDVOQ_PD_WIDTH")
      Position => "122:0", # Excel Formula: =calc_position(F14,E15,TRUE)
    },
  },
  pdm5 => { #Structure Type: Mem; ArrayLength: 16; ArrayIndex: 5; ArrayLocationInName: 4;
    Name => "pdm[16]",
    RegMem => "Mem",
    Address => "1600000",
    Description => "payload memory for each EM",
    Width => "132", # Excel Formula: =calc_mem_width(E15:E15,M14,F15)
    Type => "Dynamic",
    UsedBy => "empd",
    MemEntries => "5760",
    MemWrapper => "1P",
    MemProtect => "ECC",
    AdditionalInfo => "SampleReadBeforeProt=2,SampleReadAfterProt=1,PackArrayToBus=Enabled,PortErrPropagate=Disabled,CpuReadAccess=Enabled,CpuWriteAccess=Enabled",
    ArrayLength => "16",
    ArrayIndex => "5",
    MemLogicalWidth => "123",
    pdm5data => { #Structure Type: MemField; ArrayLength: 16; ArrayIndex: 5; ArrayLocationInName: 4;
      Name => "pdm[n]data",
      RegMem => "MemField",
      Description => "packet descripror ",
      Width => "123", # Excel Formula: =calc_field_width_define("VOQ_CGM2PDVOQ_PD_WIDTH")
      Position => "122:0", # Excel Formula: =calc_position(F14,E15,TRUE)
    },
  },
  pdm6 => { #Structure Type: Mem; ArrayLength: 16; ArrayIndex: 6; ArrayLocationInName: 4;
    Name => "pdm[16]",
    RegMem => "Mem",
    Address => "1700000",
    Description => "payload memory for each EM",
    Width => "132", # Excel Formula: =calc_mem_width(E15:E15,M14,F15)
    Type => "Dynamic",
    UsedBy => "empd",
    MemEntries => "5760",
    MemWrapper => "1P",
    MemProtect => "ECC",
    AdditionalInfo => "SampleReadBeforeProt=2,SampleReadAfterProt=1,PackArrayToBus=Enabled,PortErrPropagate=Disabled,CpuReadAccess=Enabled,CpuWriteAccess=Enabled",
    ArrayLength => "16",
    ArrayIndex => "6",
    MemLogicalWidth => "123",
    pdm6data => { #Structure Type: MemField; ArrayLength: 16; ArrayIndex: 6; ArrayLocationInName: 4;
      Name => "pdm[n]data",
      RegMem => "MemField",
      Description => "packet descripror ",
      Width => "123", # Excel Formula: =calc_field_width_define("VOQ_CGM2PDVOQ_PD_WIDTH")
      Position => "122:0", # Excel Formula: =calc_position(F14,E15,TRUE)
    },
  },
  pdm7 => { #Structure Type: Mem; ArrayLength: 16; ArrayIndex: 7; ArrayLocationInName: 4;
    Name => "pdm[16]",
    RegMem => "Mem",
    Address => "1800000",
    Description => "payload memory for each EM",
    Width => "132", # Excel Formula: =calc_mem_width(E15:E15,M14,F15)
    Type => "Dynamic",
    UsedBy => "empd",
    MemEntries => "5760",
    MemWrapper => "1P",
    MemProtect => "ECC",
    AdditionalInfo => "SampleReadBeforeProt=2,SampleReadAfterProt=1,PackArrayToBus=Enabled,PortErrPropagate=Disabled,CpuReadAccess=Enabled,CpuWriteAccess=Enabled",
    ArrayLength => "16",
    ArrayIndex => "7",
    MemLogicalWidth => "123",
    pdm7data => { #Structure Type: MemField; ArrayLength: 16; ArrayIndex: 7; ArrayLocationInName: 4;
      Name => "pdm[n]data",
      RegMem => "MemField",
      Description => "packet descripror ",
      Width => "123", # Excel Formula: =calc_field_width_define("VOQ_CGM2PDVOQ_PD_WIDTH")
      Position => "122:0", # Excel Formula: =calc_position(F14,E15,TRUE)
    },
  },
  pdm8 => { #Structure Type: Mem; ArrayLength: 16; ArrayIndex: 8; ArrayLocationInName: 4;
    Name => "pdm[16]",
    RegMem => "Mem",
    Address => "1900000",
    Description => "payload memory for each EM",
    Width => "132", # Excel Formula: =calc_mem_width(E15:E15,M14,F15)
    Type => "Dynamic",
    UsedBy => "empd",
    MemEntries => "5760",
    MemWrapper => "1P",
    MemProtect => "ECC",
    AdditionalInfo => "SampleReadBeforeProt=2,SampleReadAfterProt=1,PackArrayToBus=Enabled,PortErrPropagate=Disabled,CpuReadAccess=Enabled,CpuWriteAccess=Enabled",
    ArrayLength => "16",
    ArrayIndex => "8",
    MemLogicalWidth => "123",
    pdm8data => { #Structure Type: MemField; ArrayLength: 16; ArrayIndex: 8; ArrayLocationInName: 4;
      Name => "pdm[n]data",
      RegMem => "MemField",
      Description => "packet descripror ",
      Width => "123", # Excel Formula: =calc_field_width_define("VOQ_CGM2PDVOQ_PD_WIDTH")
      Position => "122:0", # Excel Formula: =calc_position(F14,E15,TRUE)
    },
  },
  pdm9 => { #Structure Type: Mem; ArrayLength: 16; ArrayIndex: 9; ArrayLocationInName: 4;
    Name => "pdm[16]",
    RegMem => "Mem",
    Address => "1A00000",
    Description => "payload memory for each EM",
    Width => "132", # Excel Formula: =calc_mem_width(E15:E15,M14,F15)
    Type => "Dynamic",
    UsedBy => "empd",
    MemEntries => "5760",
    MemWrapper => "1P",
    MemProtect => "ECC",
    AdditionalInfo => "SampleReadBeforeProt=2,SampleReadAfterProt=1,PackArrayToBus=Enabled,PortErrPropagate=Disabled,CpuReadAccess=Enabled,CpuWriteAccess=Enabled",
    ArrayLength => "16",
    ArrayIndex => "9",
    MemLogicalWidth => "123",
    pdm9data => { #Structure Type: MemField; ArrayLength: 16; ArrayIndex: 9; ArrayLocationInName: 4;
      Name => "pdm[n]data",
      RegMem => "MemField",
      Description => "packet descripror ",
      Width => "123", # Excel Formula: =calc_field_width_define("VOQ_CGM2PDVOQ_PD_WIDTH")
      Position => "122:0", # Excel Formula: =calc_position(F14,E15,TRUE)
    },
  },
  pdm10 => { #Structure Type: Mem; ArrayLength: 16; ArrayIndex: 10; ArrayLocationInName: 4;
    Name => "pdm[16]",
    RegMem => "Mem",
    Address => "1B00000",
    Description => "payload memory for each EM",
    Width => "132", # Excel Formula: =calc_mem_width(E15:E15,M14,F15)
    Type => "Dynamic",
    UsedBy => "empd",
    MemEntries => "5760",
    MemWrapper => "1P",
    MemProtect => "ECC",
    AdditionalInfo => "SampleReadBeforeProt=2,SampleReadAfterProt=1,PackArrayToBus=Enabled,PortErrPropagate=Disabled,CpuReadAccess=Enabled,CpuWriteAccess=Enabled",
    ArrayLength => "16",
    ArrayIndex => "10",
    MemLogicalWidth => "123",
    pdm10data => { #Structure Type: MemField; ArrayLength: 16; ArrayIndex: 10; ArrayLocationInName: 4;
      Name => "pdm[n]data",
      RegMem => "MemField",
      Description => "packet descripror ",
      Width => "123", # Excel Formula: =calc_field_width_define("VOQ_CGM2PDVOQ_PD_WIDTH")
      Position => "122:0", # Excel Formula: =calc_position(F14,E15,TRUE)
    },
  },
  pdm11 => { #Structure Type: Mem; ArrayLength: 16; ArrayIndex: 11; ArrayLocationInName: 4;
    Name => "pdm[16]",
    RegMem => "Mem",
    Address => "1C00000",
    Description => "payload memory for each EM",
    Width => "132", # Excel Formula: =calc_mem_width(E15:E15,M14,F15)
    Type => "Dynamic",
    UsedBy => "empd",
    MemEntries => "5760",
    MemWrapper => "1P",
    MemProtect => "ECC",
    AdditionalInfo => "SampleReadBeforeProt=2,SampleReadAfterProt=1,PackArrayToBus=Enabled,PortErrPropagate=Disabled,CpuReadAccess=Enabled,CpuWriteAccess=Enabled",
    ArrayLength => "16",
    ArrayIndex => "11",
    MemLogicalWidth => "123",
    pdm11data => { #Structure Type: MemField; ArrayLength: 16; ArrayIndex: 11; ArrayLocationInName: 4;
      Name => "pdm[n]data",
      RegMem => "MemField",
      Description => "packet descripror ",
      Width => "123", # Excel Formula: =calc_field_width_define("VOQ_CGM2PDVOQ_PD_WIDTH")
      Position => "122:0", # Excel Formula: =calc_position(F14,E15,TRUE)
    },
  },
  pdm12 => { #Structure Type: Mem; ArrayLength: 16; ArrayIndex: 12; ArrayLocationInName: 4;
    Name => "pdm[16]",
    RegMem => "Mem",
    Address => "1D00000",
    Description => "payload memory for each EM",
    Width => "132", # Excel Formula: =calc_mem_width(E15:E15,M14,F15)
    Type => "Dynamic",
    UsedBy => "empd",
    MemEntries => "5760",
    MemWrapper => "1P",
    MemProtect => "ECC",
    AdditionalInfo => "SampleReadBeforeProt=2,SampleReadAfterProt=1,PackArrayToBus=Enabled,PortErrPropagate=Disabled,CpuReadAccess=Enabled,CpuWriteAccess=Enabled",
    ArrayLength => "16",
    ArrayIndex => "12",
    MemLogicalWidth => "123",
    pdm12data => { #Structure Type: MemField; ArrayLength: 16; ArrayIndex: 12; ArrayLocationInName: 4;
      Name => "pdm[n]data",
      RegMem => "MemField",
      Description => "packet descripror ",
      Width => "123", # Excel Formula: =calc_field_width_define("VOQ_CGM2PDVOQ_PD_WIDTH")
      Position => "122:0", # Excel Formula: =calc_position(F14,E15,TRUE)
    },
  },
  pdm13 => { #Structure Type: Mem; ArrayLength: 16; ArrayIndex: 13; ArrayLocationInName: 4;
    Name => "pdm[16]",
    RegMem => "Mem",
    Address => "1E00000",
    Description => "payload memory for each EM",
    Width => "132", # Excel Formula: =calc_mem_width(E15:E15,M14,F15)
    Type => "Dynamic",
    UsedBy => "empd",
    MemEntries => "5760",
    MemWrapper => "1P",
    MemProtect => "ECC",
    AdditionalInfo => "SampleReadBeforeProt=2,SampleReadAfterProt=1,PackArrayToBus=Enabled,PortErrPropagate=Disabled,CpuReadAccess=Enabled,CpuWriteAccess=Enabled",
    ArrayLength => "16",
    ArrayIndex => "13",
    MemLogicalWidth => "123",
    pdm13data => { #Structure Type: MemField; ArrayLength: 16; ArrayIndex: 13; ArrayLocationInName: 4;
      Name => "pdm[n]data",
      RegMem => "MemField",
      Description => "packet descripror ",
      Width => "123", # Excel Formula: =calc_field_width_define("VOQ_CGM2PDVOQ_PD_WIDTH")
      Position => "122:0", # Excel Formula: =calc_position(F14,E15,TRUE)
    },
  },
  pdm14 => { #Structure Type: Mem; ArrayLength: 16; ArrayIndex: 14; ArrayLocationInName: 4;
    Name => "pdm[16]",
    RegMem => "Mem",
    Address => "1F00000",
    Description => "payload memory for each EM",
    Width => "132", # Excel Formula: =calc_mem_width(E15:E15,M14,F15)
    Type => "Dynamic",
    UsedBy => "empd",
    MemEntries => "5760",
    MemWrapper => "1P",
    MemProtect => "ECC",
    AdditionalInfo => "SampleReadBeforeProt=2,SampleReadAfterProt=1,PackArrayToBus=Enabled,PortErrPropagate=Disabled,CpuReadAccess=Enabled,CpuWriteAccess=Enabled",
    ArrayLength => "16",
    ArrayIndex => "14",
    MemLogicalWidth => "123",
    pdm14data => { #Structure Type: MemField; ArrayLength: 16; ArrayIndex: 14; ArrayLocationInName: 4;
      Name => "pdm[n]data",
      RegMem => "MemField",
      Description => "packet descripror ",
      Width => "123", # Excel Formula: =calc_field_width_define("VOQ_CGM2PDVOQ_PD_WIDTH")
      Position => "122:0", # Excel Formula: =calc_position(F14,E15,TRUE)
    },
  },
  pdm15 => { #Structure Type: Mem; ArrayLength: 16; ArrayIndex: 15; ArrayLocationInName: 4;
    Name => "pdm[16]",
    RegMem => "Mem",
    Address => "2000000",
    Description => "payload memory for each EM",
    Width => "132", # Excel Formula: =calc_mem_width(E15:E15,M14,F15)
    Type => "Dynamic",
    UsedBy => "empd",
    MemEntries => "5760",
    MemWrapper => "1P",
    MemProtect => "ECC",
    AdditionalInfo => "SampleReadBeforeProt=2,SampleReadAfterProt=1,PackArrayToBus=Enabled,PortErrPropagate=Disabled,CpuReadAccess=Enabled,CpuWriteAccess=Enabled",
    ArrayLength => "16",
    ArrayIndex => "15",
    MemLogicalWidth => "123",
    pdm15data => { #Structure Type: MemField; ArrayLength: 16; ArrayIndex: 15; ArrayLocationInName: 4;
      Name => "pdm[n]data",
      RegMem => "MemField",
      Description => "packet descripror ",
      Width => "123", # Excel Formula: =calc_field_width_define("VOQ_CGM2PDVOQ_PD_WIDTH")
      Position => "122:0", # Excel Formula: =calc_position(F14,E15,TRUE)
    },
  },
  rdrqsn0 => { #Structure Type: Mem; ArrayLength: 6; ArrayIndex: 0; ArrayLocationInName: 7;
    Name => "rdrqsn[6]",
    RegMem => "Mem",
    Address => "2100000", # Excel Formula: =calc_mem_address(C14,A14,G16)
    Description => "Read request sequence number, entry per queue, each entry is initialized to the entry number. The sequence number is incremented (RMW) every read-request command and written to an old sequence number value in case the ICS asks for retransmit (on dequeue-command).",
    Width => "23", # Excel Formula: =calc_mem_width(E17:E17,M16,F17)
    Type => "Dynamic",
    UsedBy => "rqm: Write ,rqm: Read",
    MemEntries => "8192", # Excel Formula: =calc_field_width_define("NUM_OF_CONTEXTS")
    MemWrapper => "1R1W",
    MemProtect => "ECC",
    AdditionalInfo => "SampleReadBeforeProt=2,SampleReadAfterProt=1,PortErrPropagate=Disabled,CpuReadAccess=Enabled,CpuWriteAccess=Enabled",
    ArrayLength => "6",
    ArrayIndex => "0",
    MemLogicalWidth => "17",
    rdrqsn0data => { #Structure Type: MemField; ArrayLength: 6; ArrayIndex: 0; ArrayLocationInName: 7;
      Name => "rdrqsn[n]data",
      RegMem => "MemField",
      Width => "17", # Excel Formula: =calc_field_width_define("QSIZE_PKT_WIDTH")
      Position => "16:0", # Excel Formula: =calc_position(F16,E17,TRUE)
    },
  },
  rdrqsn1 => { #Structure Type: Mem; ArrayLength: 6; ArrayIndex: 1; ArrayLocationInName: 7;
    Name => "rdrqsn[6]",
    RegMem => "Mem",
    Address => "2200000",
    Description => "Read request sequence number, entry per queue, each entry is initialized to the entry number. The sequence number is incremented (RMW) every read-request command and written to an old sequence number value in case the ICS asks for retransmit (on dequeue-command).",
    Width => "23", # Excel Formula: =calc_mem_width(E17:E17,M16,F17)
    Type => "Dynamic",
    UsedBy => "rqm: Write ,rqm: Read",
    MemEntries => "8192", # Excel Formula: =calc_field_width_define("NUM_OF_CONTEXTS")
    MemWrapper => "1R1W",
    MemProtect => "ECC",
    AdditionalInfo => "SampleReadBeforeProt=2,SampleReadAfterProt=1,PortErrPropagate=Disabled,CpuReadAccess=Enabled,CpuWriteAccess=Enabled",
    ArrayLength => "6",
    ArrayIndex => "1",
    MemLogicalWidth => "17",
    rdrqsn1data => { #Structure Type: MemField; ArrayLength: 6; ArrayIndex: 1; ArrayLocationInName: 7;
      Name => "rdrqsn[n]data",
      RegMem => "MemField",
      Width => "17", # Excel Formula: =calc_field_width_define("QSIZE_PKT_WIDTH")
      Position => "16:0", # Excel Formula: =calc_position(F16,E17,TRUE)
    },
  },
  rdrqsn2 => { #Structure Type: Mem; ArrayLength: 6; ArrayIndex: 2; ArrayLocationInName: 7;
    Name => "rdrqsn[6]",
    RegMem => "Mem",
    Address => "2300000",
    Description => "Read request sequence number, entry per queue, each entry is initialized to the entry number. The sequence number is incremented (RMW) every read-request command and written to an old sequence number value in case the ICS asks for retransmit (on dequeue-command).",
    Width => "23", # Excel Formula: =calc_mem_width(E17:E17,M16,F17)
    Type => "Dynamic",
    UsedBy => "rqm: Write ,rqm: Read",
    MemEntries => "8192", # Excel Formula: =calc_field_width_define("NUM_OF_CONTEXTS")
    MemWrapper => "1R1W",
    MemProtect => "ECC",
    AdditionalInfo => "SampleReadBeforeProt=2,SampleReadAfterProt=1,PortErrPropagate=Disabled,CpuReadAccess=Enabled,CpuWriteAccess=Enabled",
    ArrayLength => "6",
    ArrayIndex => "2",
    MemLogicalWidth => "17",
    rdrqsn2data => { #Structure Type: MemField; ArrayLength: 6; ArrayIndex: 2; ArrayLocationInName: 7;
      Name => "rdrqsn[n]data",
      RegMem => "MemField",
      Width => "17", # Excel Formula: =calc_field_width_define("QSIZE_PKT_WIDTH")
      Position => "16:0", # Excel Formula: =calc_position(F16,E17,TRUE)
    },
  },
  rdrqsn3 => { #Structure Type: Mem; ArrayLength: 6; ArrayIndex: 3; ArrayLocationInName: 7;
    Name => "rdrqsn[6]",
    RegMem => "Mem",
    Address => "2400000",
    Description => "Read request sequence number, entry per queue, each entry is initialized to the entry number. The sequence number is incremented (RMW) every read-request command and written to an old sequence number value in case the ICS asks for retransmit (on dequeue-command).",
    Width => "23", # Excel Formula: =calc_mem_width(E17:E17,M16,F17)
    Type => "Dynamic",
    UsedBy => "rqm: Write ,rqm: Read",
    MemEntries => "8192", # Excel Formula: =calc_field_width_define("NUM_OF_CONTEXTS")
    MemWrapper => "1R1W",
    MemProtect => "ECC",
    AdditionalInfo => "SampleReadBeforeProt=2,SampleReadAfterProt=1,PortErrPropagate=Disabled,CpuReadAccess=Enabled,CpuWriteAccess=Enabled",
    ArrayLength => "6",
    ArrayIndex => "3",
    MemLogicalWidth => "17",
    rdrqsn3data => { #Structure Type: MemField; ArrayLength: 6; ArrayIndex: 3; ArrayLocationInName: 7;
      Name => "rdrqsn[n]data",
      RegMem => "MemField",
      Width => "17", # Excel Formula: =calc_field_width_define("QSIZE_PKT_WIDTH")
      Position => "16:0", # Excel Formula: =calc_position(F16,E17,TRUE)
    },
  },
  rdrqsn4 => { #Structure Type: Mem; ArrayLength: 6; ArrayIndex: 4; ArrayLocationInName: 7;
    Name => "rdrqsn[6]",
    RegMem => "Mem",
    Address => "2500000",
    Description => "Read request sequence number, entry per queue, each entry is initialized to the entry number. The sequence number is incremented (RMW) every read-request command and written to an old sequence number value in case the ICS asks for retransmit (on dequeue-command).",
    Width => "23", # Excel Formula: =calc_mem_width(E17:E17,M16,F17)
    Type => "Dynamic",
    UsedBy => "rqm: Write ,rqm: Read",
    MemEntries => "8192", # Excel Formula: =calc_field_width_define("NUM_OF_CONTEXTS")
    MemWrapper => "1R1W",
    MemProtect => "ECC",
    AdditionalInfo => "SampleReadBeforeProt=2,SampleReadAfterProt=1,PortErrPropagate=Disabled,CpuReadAccess=Enabled,CpuWriteAccess=Enabled",
    ArrayLength => "6",
    ArrayIndex => "4",
    MemLogicalWidth => "17",
    rdrqsn4data => { #Structure Type: MemField; ArrayLength: 6; ArrayIndex: 4; ArrayLocationInName: 7;
      Name => "rdrqsn[n]data",
      RegMem => "MemField",
      Width => "17", # Excel Formula: =calc_field_width_define("QSIZE_PKT_WIDTH")
      Position => "16:0", # Excel Formula: =calc_position(F16,E17,TRUE)
    },
  },
  rdrqsn5 => { #Structure Type: Mem; ArrayLength: 6; ArrayIndex: 5; ArrayLocationInName: 7;
    Name => "rdrqsn[6]",
    RegMem => "Mem",
    Address => "2600000",
    Description => "Read request sequence number, entry per queue, each entry is initialized to the entry number. The sequence number is incremented (RMW) every read-request command and written to an old sequence number value in case the ICS asks for retransmit (on dequeue-command).",
    Width => "23", # Excel Formula: =calc_mem_width(E17:E17,M16,F17)
    Type => "Dynamic",
    UsedBy => "rqm: Write ,rqm: Read",
    MemEntries => "8192", # Excel Formula: =calc_field_width_define("NUM_OF_CONTEXTS")
    MemWrapper => "1R1W",
    MemProtect => "ECC",
    AdditionalInfo => "SampleReadBeforeProt=2,SampleReadAfterProt=1,PortErrPropagate=Disabled,CpuReadAccess=Enabled,CpuWriteAccess=Enabled",
    ArrayLength => "6",
    ArrayIndex => "5",
    MemLogicalWidth => "17",
    rdrqsn5data => { #Structure Type: MemField; ArrayLength: 6; ArrayIndex: 5; ArrayLocationInName: 7;
      Name => "rdrqsn[n]data",
      RegMem => "MemField",
      Width => "17", # Excel Formula: =calc_field_width_define("QSIZE_PKT_WIDTH")
      Position => "16:0", # Excel Formula: =calc_position(F16,E17,TRUE)
    },
  },
  rdsn0 => { #Structure Type: Mem; ArrayLength: 6; ArrayIndex: 0; ArrayLocationInName: 5;
    Name => "rdsn[6]",
    RegMem => "Mem",
    Address => "2700000", # Excel Formula: =calc_mem_address(C16,A16,G18)
    Description => "Read sequence number, entry per queue, each entry is initialized to the entry number. 
The sequence number is incremented every dequeue-command from the ICS and read every enqueue-command by the write-queue-manager. ",
    Width => "23", # Excel Formula: =calc_mem_width(E19:E19,M18,F19)
    Type => "Dynamic",
    UsedBy => "rqm: Write,rqm: Read0 ,wqm: Read1",
    MemEntries => "8192", # Excel Formula: =calc_field_width_define("NUM_OF_CONTEXTS")
    MemWrapper => "2R1W Fast Write",
    MemProtect => "ECC",
    AdditionalInfo => "SampleReadBeforeProt=2,SampleReadAfterProt=1,PortErrPropagate=Disabled,CpuReadAccess=Enabled,CpuWriteAccess=Enabled",
    ArrayLength => "6",
    ArrayIndex => "0",
    MemLogicalWidth => "17",
    rdsn0data => { #Structure Type: MemField; ArrayLength: 6; ArrayIndex: 0; ArrayLocationInName: 5;
      Name => "rdsn[n]data",
      RegMem => "MemField",
      Width => "17", # Excel Formula: =calc_field_width_define("QSIZE_PKT_WIDTH")
      Position => "16:0", # Excel Formula: =calc_position(F18,E19,TRUE)
    },
  },
  rdsn1 => { #Structure Type: Mem; ArrayLength: 6; ArrayIndex: 1; ArrayLocationInName: 5;
    Name => "rdsn[6]",
    RegMem => "Mem",
    Address => "2800000",
    Description => "Read sequence number, entry per queue, each entry is initialized to the entry number. 
The sequence number is incremented every dequeue-command from the ICS and read every enqueue-command by the write-queue-manager. ",
    Width => "23", # Excel Formula: =calc_mem_width(E19:E19,M18,F19)
    Type => "Dynamic",
    UsedBy => "rqm: Write,rqm: Read0 ,wqm: Read1",
    MemEntries => "8192", # Excel Formula: =calc_field_width_define("NUM_OF_CONTEXTS")
    MemWrapper => "2R1W Fast Write",
    MemProtect => "ECC",
    AdditionalInfo => "SampleReadBeforeProt=2,SampleReadAfterProt=1,PortErrPropagate=Disabled,CpuReadAccess=Enabled,CpuWriteAccess=Enabled",
    ArrayLength => "6",
    ArrayIndex => "1",
    MemLogicalWidth => "17",
    rdsn1data => { #Structure Type: MemField; ArrayLength: 6; ArrayIndex: 1; ArrayLocationInName: 5;
      Name => "rdsn[n]data",
      RegMem => "MemField",
      Width => "17", # Excel Formula: =calc_field_width_define("QSIZE_PKT_WIDTH")
      Position => "16:0", # Excel Formula: =calc_position(F18,E19,TRUE)
    },
  },
  rdsn2 => { #Structure Type: Mem; ArrayLength: 6; ArrayIndex: 2; ArrayLocationInName: 5;
    Name => "rdsn[6]",
    RegMem => "Mem",
    Address => "2900000",
    Description => "Read sequence number, entry per queue, each entry is initialized to the entry number. 
The sequence number is incremented every dequeue-command from the ICS and read every enqueue-command by the write-queue-manager. ",
    Width => "23", # Excel Formula: =calc_mem_width(E19:E19,M18,F19)
    Type => "Dynamic",
    UsedBy => "rqm: Write,rqm: Read0 ,wqm: Read1",
    MemEntries => "8192", # Excel Formula: =calc_field_width_define("NUM_OF_CONTEXTS")
    MemWrapper => "2R1W Fast Write",
    MemProtect => "ECC",
    AdditionalInfo => "SampleReadBeforeProt=2,SampleReadAfterProt=1,PortErrPropagate=Disabled,CpuReadAccess=Enabled,CpuWriteAccess=Enabled",
    ArrayLength => "6",
    ArrayIndex => "2",
    MemLogicalWidth => "17",
    rdsn2data => { #Structure Type: MemField; ArrayLength: 6; ArrayIndex: 2; ArrayLocationInName: 5;
      Name => "rdsn[n]data",
      RegMem => "MemField",
      Width => "17", # Excel Formula: =calc_field_width_define("QSIZE_PKT_WIDTH")
      Position => "16:0", # Excel Formula: =calc_position(F18,E19,TRUE)
    },
  },
  rdsn3 => { #Structure Type: Mem; ArrayLength: 6; ArrayIndex: 3; ArrayLocationInName: 5;
    Name => "rdsn[6]",
    RegMem => "Mem",
    Address => "2A00000",
    Description => "Read sequence number, entry per queue, each entry is initialized to the entry number. 
The sequence number is incremented every dequeue-command from the ICS and read every enqueue-command by the write-queue-manager. ",
    Width => "23", # Excel Formula: =calc_mem_width(E19:E19,M18,F19)
    Type => "Dynamic",
    UsedBy => "rqm: Write,rqm: Read0 ,wqm: Read1",
    MemEntries => "8192", # Excel Formula: =calc_field_width_define("NUM_OF_CONTEXTS")
    MemWrapper => "2R1W Fast Write",
    MemProtect => "ECC",
    AdditionalInfo => "SampleReadBeforeProt=2,SampleReadAfterProt=1,PortErrPropagate=Disabled,CpuReadAccess=Enabled,CpuWriteAccess=Enabled",
    ArrayLength => "6",
    ArrayIndex => "3",
    MemLogicalWidth => "17",
    rdsn3data => { #Structure Type: MemField; ArrayLength: 6; ArrayIndex: 3; ArrayLocationInName: 5;
      Name => "rdsn[n]data",
      RegMem => "MemField",
      Width => "17", # Excel Formula: =calc_field_width_define("QSIZE_PKT_WIDTH")
      Position => "16:0", # Excel Formula: =calc_position(F18,E19,TRUE)
    },
  },
  rdsn4 => { #Structure Type: Mem; ArrayLength: 6; ArrayIndex: 4; ArrayLocationInName: 5;
    Name => "rdsn[6]",
    RegMem => "Mem",
    Address => "2B00000",
    Description => "Read sequence number, entry per queue, each entry is initialized to the entry number. 
The sequence number is incremented every dequeue-command from the ICS and read every enqueue-command by the write-queue-manager. ",
    Width => "23", # Excel Formula: =calc_mem_width(E19:E19,M18,F19)
    Type => "Dynamic",
    UsedBy => "rqm: Write,rqm: Read0 ,wqm: Read1",
    MemEntries => "8192", # Excel Formula: =calc_field_width_define("NUM_OF_CONTEXTS")
    MemWrapper => "2R1W Fast Write",
    MemProtect => "ECC",
    AdditionalInfo => "SampleReadBeforeProt=2,SampleReadAfterProt=1,PortErrPropagate=Disabled,CpuReadAccess=Enabled,CpuWriteAccess=Enabled",
    ArrayLength => "6",
    ArrayIndex => "4",
    MemLogicalWidth => "17",
    rdsn4data => { #Structure Type: MemField; ArrayLength: 6; ArrayIndex: 4; ArrayLocationInName: 5;
      Name => "rdsn[n]data",
      RegMem => "MemField",
      Width => "17", # Excel Formula: =calc_field_width_define("QSIZE_PKT_WIDTH")
      Position => "16:0", # Excel Formula: =calc_position(F18,E19,TRUE)
    },
  },
  rdsn5 => { #Structure Type: Mem; ArrayLength: 6; ArrayIndex: 5; ArrayLocationInName: 5;
    Name => "rdsn[6]",
    RegMem => "Mem",
    Address => "2C00000",
    Description => "Read sequence number, entry per queue, each entry is initialized to the entry number. 
The sequence number is incremented every dequeue-command from the ICS and read every enqueue-command by the write-queue-manager. ",
    Width => "23", # Excel Formula: =calc_mem_width(E19:E19,M18,F19)
    Type => "Dynamic",
    UsedBy => "rqm: Write,rqm: Read0 ,wqm: Read1",
    MemEntries => "8192", # Excel Formula: =calc_field_width_define("NUM_OF_CONTEXTS")
    MemWrapper => "2R1W Fast Write",
    MemProtect => "ECC",
    AdditionalInfo => "SampleReadBeforeProt=2,SampleReadAfterProt=1,PortErrPropagate=Disabled,CpuReadAccess=Enabled,CpuWriteAccess=Enabled",
    ArrayLength => "6",
    ArrayIndex => "5",
    MemLogicalWidth => "17",
    rdsn5data => { #Structure Type: MemField; ArrayLength: 6; ArrayIndex: 5; ArrayLocationInName: 5;
      Name => "rdsn[n]data",
      RegMem => "MemField",
      Width => "17", # Excel Formula: =calc_field_width_define("QSIZE_PKT_WIDTH")
      Position => "16:0", # Excel Formula: =calc_position(F18,E19,TRUE)
    },
  },
  rdbc0 => { #Structure Type: Mem; ArrayLength: 6; ArrayIndex: 0; ArrayLocationInName: 5;
    Name => "rdbc[6]",
    RegMem => "Mem",
    Address => "2D00000", # Excel Formula: =calc_mem_address(C18,A18,G20)
    Description => "Read bytes count, entry per queue, initialized to 0. The read bytes count is incremented (RMW) with the packet size every dequeue-command from the ICS, and read every enqueue-command, 2R+W memory.",
    Width => "32", # Excel Formula: =calc_mem_width(E21:E21,M20,F21)
    Type => "Dynamic",
    UsedBy => "rqm: Write,rqm: Read0 ,wqm: Read1",
    MemEntries => "8192", # Excel Formula: =calc_field_width_define("NUM_OF_CONTEXTS")
    MemWrapper => "2R1W Fast Write",
    MemProtect => "ECC",
    AdditionalInfo => "SampleReadBeforeProt=2,SampleReadAfterProt=1,PortErrPropagate=Disabled,CpuReadAccess=Enabled,CpuWriteAccess=Enabled",
    ArrayLength => "6",
    ArrayIndex => "0",
    MemLogicalWidth => "26",
    rdbc0data => { #Structure Type: MemField; ArrayLength: 6; ArrayIndex: 0; ArrayLocationInName: 5;
      Name => "rdbc[n]data",
      RegMem => "MemField",
      Width => "26", # Excel Formula: =calc_field_width_define("QSIZE_BYT_WIDTH")
      Position => "25:0", # Excel Formula: =calc_position(F20,E21,TRUE)
    },
  },
  rdbc1 => { #Structure Type: Mem; ArrayLength: 6; ArrayIndex: 1; ArrayLocationInName: 5;
    Name => "rdbc[6]",
    RegMem => "Mem",
    Address => "2E00000",
    Description => "Read bytes count, entry per queue, initialized to 0. The read bytes count is incremented (RMW) with the packet size every dequeue-command from the ICS, and read every enqueue-command, 2R+W memory.",
    Width => "32", # Excel Formula: =calc_mem_width(E21:E21,M20,F21)
    Type => "Dynamic",
    UsedBy => "rqm: Write,rqm: Read0 ,wqm: Read1",
    MemEntries => "8192", # Excel Formula: =calc_field_width_define("NUM_OF_CONTEXTS")
    MemWrapper => "2R1W Fast Write",
    MemProtect => "ECC",
    AdditionalInfo => "SampleReadBeforeProt=2,SampleReadAfterProt=1,PortErrPropagate=Disabled,CpuReadAccess=Enabled,CpuWriteAccess=Enabled",
    ArrayLength => "6",
    ArrayIndex => "1",
    MemLogicalWidth => "26",
    rdbc1data => { #Structure Type: MemField; ArrayLength: 6; ArrayIndex: 1; ArrayLocationInName: 5;
      Name => "rdbc[n]data",
      RegMem => "MemField",
      Width => "26", # Excel Formula: =calc_field_width_define("QSIZE_BYT_WIDTH")
      Position => "25:0", # Excel Formula: =calc_position(F20,E21,TRUE)
    },
  },
  rdbc2 => { #Structure Type: Mem; ArrayLength: 6; ArrayIndex: 2; ArrayLocationInName: 5;
    Name => "rdbc[6]",
    RegMem => "Mem",
    Address => "2F00000",
    Description => "Read bytes count, entry per queue, initialized to 0. The read bytes count is incremented (RMW) with the packet size every dequeue-command from the ICS, and read every enqueue-command, 2R+W memory.",
    Width => "32", # Excel Formula: =calc_mem_width(E21:E21,M20,F21)
    Type => "Dynamic",
    UsedBy => "rqm: Write,rqm: Read0 ,wqm: Read1",
    MemEntries => "8192", # Excel Formula: =calc_field_width_define("NUM_OF_CONTEXTS")
    MemWrapper => "2R1W Fast Write",
    MemProtect => "ECC",
    AdditionalInfo => "SampleReadBeforeProt=2,SampleReadAfterProt=1,PortErrPropagate=Disabled,CpuReadAccess=Enabled,CpuWriteAccess=Enabled",
    ArrayLength => "6",
    ArrayIndex => "2",
    MemLogicalWidth => "26",
    rdbc2data => { #Structure Type: MemField; ArrayLength: 6; ArrayIndex: 2; ArrayLocationInName: 5;
      Name => "rdbc[n]data",
      RegMem => "MemField",
      Width => "26", # Excel Formula: =calc_field_width_define("QSIZE_BYT_WIDTH")
      Position => "25:0", # Excel Formula: =calc_position(F20,E21,TRUE)
    },
  },
  rdbc3 => { #Structure Type: Mem; ArrayLength: 6; ArrayIndex: 3; ArrayLocationInName: 5;
    Name => "rdbc[6]",
    RegMem => "Mem",
    Address => "3000000",
    Description => "Read bytes count, entry per queue, initialized to 0. The read bytes count is incremented (RMW) with the packet size every dequeue-command from the ICS, and read every enqueue-command, 2R+W memory.",
    Width => "32", # Excel Formula: =calc_mem_width(E21:E21,M20,F21)
    Type => "Dynamic",
    UsedBy => "rqm: Write,rqm: Read0 ,wqm: Read1",
    MemEntries => "8192", # Excel Formula: =calc_field_width_define("NUM_OF_CONTEXTS")
    MemWrapper => "2R1W Fast Write",
    MemProtect => "ECC",
    AdditionalInfo => "SampleReadBeforeProt=2,SampleReadAfterProt=1,PortErrPropagate=Disabled,CpuReadAccess=Enabled,CpuWriteAccess=Enabled",
    ArrayLength => "6",
    ArrayIndex => "3",
    MemLogicalWidth => "26",
    rdbc3data => { #Structure Type: MemField; ArrayLength: 6; ArrayIndex: 3; ArrayLocationInName: 5;
      Name => "rdbc[n]data",
      RegMem => "MemField",
      Width => "26", # Excel Formula: =calc_field_width_define("QSIZE_BYT_WIDTH")
      Position => "25:0", # Excel Formula: =calc_position(F20,E21,TRUE)
    },
  },
  rdbc4 => { #Structure Type: Mem; ArrayLength: 6; ArrayIndex: 4; ArrayLocationInName: 5;
    Name => "rdbc[6]",
    RegMem => "Mem",
    Address => "3100000",
    Description => "Read bytes count, entry per queue, initialized to 0. The read bytes count is incremented (RMW) with the packet size every dequeue-command from the ICS, and read every enqueue-command, 2R+W memory.",
    Width => "32", # Excel Formula: =calc_mem_width(E21:E21,M20,F21)
    Type => "Dynamic",
    UsedBy => "rqm: Write,rqm: Read0 ,wqm: Read1",
    MemEntries => "8192", # Excel Formula: =calc_field_width_define("NUM_OF_CONTEXTS")
    MemWrapper => "2R1W Fast Write",
    MemProtect => "ECC",
    AdditionalInfo => "SampleReadBeforeProt=2,SampleReadAfterProt=1,PortErrPropagate=Disabled,CpuReadAccess=Enabled,CpuWriteAccess=Enabled",
    ArrayLength => "6",
    ArrayIndex => "4",
    MemLogicalWidth => "26",
    rdbc4data => { #Structure Type: MemField; ArrayLength: 6; ArrayIndex: 4; ArrayLocationInName: 5;
      Name => "rdbc[n]data",
      RegMem => "MemField",
      Width => "26", # Excel Formula: =calc_field_width_define("QSIZE_BYT_WIDTH")
      Position => "25:0", # Excel Formula: =calc_position(F20,E21,TRUE)
    },
  },
  rdbc5 => { #Structure Type: Mem; ArrayLength: 6; ArrayIndex: 5; ArrayLocationInName: 5;
    Name => "rdbc[6]",
    RegMem => "Mem",
    Address => "3200000",
    Description => "Read bytes count, entry per queue, initialized to 0. The read bytes count is incremented (RMW) with the packet size every dequeue-command from the ICS, and read every enqueue-command, 2R+W memory.",
    Width => "32", # Excel Formula: =calc_mem_width(E21:E21,M20,F21)
    Type => "Dynamic",
    UsedBy => "rqm: Write,rqm: Read0 ,wqm: Read1",
    MemEntries => "8192", # Excel Formula: =calc_field_width_define("NUM_OF_CONTEXTS")
    MemWrapper => "2R1W Fast Write",
    MemProtect => "ECC",
    AdditionalInfo => "SampleReadBeforeProt=2,SampleReadAfterProt=1,PortErrPropagate=Disabled,CpuReadAccess=Enabled,CpuWriteAccess=Enabled",
    ArrayLength => "6",
    ArrayIndex => "5",
    MemLogicalWidth => "26",
    rdbc5data => { #Structure Type: MemField; ArrayLength: 6; ArrayIndex: 5; ArrayLocationInName: 5;
      Name => "rdbc[n]data",
      RegMem => "MemField",
      Width => "26", # Excel Formula: =calc_field_width_define("QSIZE_BYT_WIDTH")
      Position => "25:0", # Excel Formula: =calc_position(F20,E21,TRUE)
    },
  },
  rdbufcnt0 => { #Structure Type: Mem; ArrayLength: 6; ArrayIndex: 0; ArrayLocationInName: 9;
    Name => "rdbufcnt[6]",
    RegMem => "Mem",
    Address => "3300000", # Excel Formula: =calc_mem_address(C20,A20,G22)
    Description => "Similar to rdbc but in SMS buffers.
CGM need to know the queue size in SMS buffer units.
SMS buffer is 384B.",
    Width => "23", # Excel Formula: =calc_mem_width(E23:E23,M22,F23)
    Type => "Dynamic",
    UsedBy => "rqm: Write,rqm: Read0 ,wqm: Read1",
    MemEntries => "8192", # Excel Formula: =calc_field_width_define("NUM_OF_CONTEXTS")
    MemWrapper => "2R1W Fast Write",
    MemProtect => "ECC",
    AdditionalInfo => "SampleReadBeforeProt=2,SampleReadAfterProt=1,PortErrPropagate=Disabled,CpuReadAccess=Enabled,CpuWriteAccess=Enabled",
    ArrayLength => "6",
    ArrayIndex => "0",
    MemLogicalWidth => "17",
    rdbufcnt0data => { #Structure Type: MemField; ArrayLength: 6; ArrayIndex: 0; ArrayLocationInName: 9;
      Name => "rdbufcnt[n]data",
      RegMem => "MemField",
      Width => "17", # Excel Formula: =calc_field_width_define("QSIZE_BUF_WIDTH")
      Position => "16:0", # Excel Formula: =calc_position(F22,E23,TRUE)
    },
  },
  rdbufcnt1 => { #Structure Type: Mem; ArrayLength: 6; ArrayIndex: 1; ArrayLocationInName: 9;
    Name => "rdbufcnt[6]",
    RegMem => "Mem",
    Address => "3400000",
    Description => "Similar to rdbc but in SMS buffers.
CGM need to know the queue size in SMS buffer units.
SMS buffer is 384B.",
    Width => "23", # Excel Formula: =calc_mem_width(E23:E23,M22,F23)
    Type => "Dynamic",
    UsedBy => "rqm: Write,rqm: Read0 ,wqm: Read1",
    MemEntries => "8192", # Excel Formula: =calc_field_width_define("NUM_OF_CONTEXTS")
    MemWrapper => "2R1W Fast Write",
    MemProtect => "ECC",
    AdditionalInfo => "SampleReadBeforeProt=2,SampleReadAfterProt=1,PortErrPropagate=Disabled,CpuReadAccess=Enabled,CpuWriteAccess=Enabled",
    ArrayLength => "6",
    ArrayIndex => "1",
    MemLogicalWidth => "17",
    rdbufcnt1data => { #Structure Type: MemField; ArrayLength: 6; ArrayIndex: 1; ArrayLocationInName: 9;
      Name => "rdbufcnt[n]data",
      RegMem => "MemField",
      Width => "17", # Excel Formula: =calc_field_width_define("QSIZE_BUF_WIDTH")
      Position => "16:0", # Excel Formula: =calc_position(F22,E23,TRUE)
    },
  },
  rdbufcnt2 => { #Structure Type: Mem; ArrayLength: 6; ArrayIndex: 2; ArrayLocationInName: 9;
    Name => "rdbufcnt[6]",
    RegMem => "Mem",
    Address => "3500000",
    Description => "Similar to rdbc but in SMS buffers.
CGM need to know the queue size in SMS buffer units.
SMS buffer is 384B.",
    Width => "23", # Excel Formula: =calc_mem_width(E23:E23,M22,F23)
    Type => "Dynamic",
    UsedBy => "rqm: Write,rqm: Read0 ,wqm: Read1",
    MemEntries => "8192", # Excel Formula: =calc_field_width_define("NUM_OF_CONTEXTS")
    MemWrapper => "2R1W Fast Write",
    MemProtect => "ECC",
    AdditionalInfo => "SampleReadBeforeProt=2,SampleReadAfterProt=1,PortErrPropagate=Disabled,CpuReadAccess=Enabled,CpuWriteAccess=Enabled",
    ArrayLength => "6",
    ArrayIndex => "2",
    MemLogicalWidth => "17",
    rdbufcnt2data => { #Structure Type: MemField; ArrayLength: 6; ArrayIndex: 2; ArrayLocationInName: 9;
      Name => "rdbufcnt[n]data",
      RegMem => "MemField",
      Width => "17", # Excel Formula: =calc_field_width_define("QSIZE_BUF_WIDTH")
      Position => "16:0", # Excel Formula: =calc_position(F22,E23,TRUE)
    },
  },
  rdbufcnt3 => { #Structure Type: Mem; ArrayLength: 6; ArrayIndex: 3; ArrayLocationInName: 9;
    Name => "rdbufcnt[6]",
    RegMem => "Mem",
    Address => "3600000",
    Description => "Similar to rdbc but in SMS buffers.
CGM need to know the queue size in SMS buffer units.
SMS buffer is 384B.",
    Width => "23", # Excel Formula: =calc_mem_width(E23:E23,M22,F23)
    Type => "Dynamic",
    UsedBy => "rqm: Write,rqm: Read0 ,wqm: Read1",
    MemEntries => "8192", # Excel Formula: =calc_field_width_define("NUM_OF_CONTEXTS")
    MemWrapper => "2R1W Fast Write",
    MemProtect => "ECC",
    AdditionalInfo => "SampleReadBeforeProt=2,SampleReadAfterProt=1,PortErrPropagate=Disabled,CpuReadAccess=Enabled,CpuWriteAccess=Enabled",
    ArrayLength => "6",
    ArrayIndex => "3",
    MemLogicalWidth => "17",
    rdbufcnt3data => { #Structure Type: MemField; ArrayLength: 6; ArrayIndex: 3; ArrayLocationInName: 9;
      Name => "rdbufcnt[n]data",
      RegMem => "MemField",
      Width => "17", # Excel Formula: =calc_field_width_define("QSIZE_BUF_WIDTH")
      Position => "16:0", # Excel Formula: =calc_position(F22,E23,TRUE)
    },
  },
  rdbufcnt4 => { #Structure Type: Mem; ArrayLength: 6; ArrayIndex: 4; ArrayLocationInName: 9;
    Name => "rdbufcnt[6]",
    RegMem => "Mem",
    Address => "3700000",
    Description => "Similar to rdbc but in SMS buffers.
CGM need to know the queue size in SMS buffer units.
SMS buffer is 384B.",
    Width => "23", # Excel Formula: =calc_mem_width(E23:E23,M22,F23)
    Type => "Dynamic",
    UsedBy => "rqm: Write,rqm: Read0 ,wqm: Read1",
    MemEntries => "8192", # Excel Formula: =calc_field_width_define("NUM_OF_CONTEXTS")
    MemWrapper => "2R1W Fast Write",
    MemProtect => "ECC",
    AdditionalInfo => "SampleReadBeforeProt=2,SampleReadAfterProt=1,PortErrPropagate=Disabled,CpuReadAccess=Enabled,CpuWriteAccess=Enabled",
    ArrayLength => "6",
    ArrayIndex => "4",
    MemLogicalWidth => "17",
    rdbufcnt4data => { #Structure Type: MemField; ArrayLength: 6; ArrayIndex: 4; ArrayLocationInName: 9;
      Name => "rdbufcnt[n]data",
      RegMem => "MemField",
      Width => "17", # Excel Formula: =calc_field_width_define("QSIZE_BUF_WIDTH")
      Position => "16:0", # Excel Formula: =calc_position(F22,E23,TRUE)
    },
  },
  rdbufcnt5 => { #Structure Type: Mem; ArrayLength: 6; ArrayIndex: 5; ArrayLocationInName: 9;
    Name => "rdbufcnt[6]",
    RegMem => "Mem",
    Address => "3800000",
    Description => "Similar to rdbc but in SMS buffers.
CGM need to know the queue size in SMS buffer units.
SMS buffer is 384B.",
    Width => "23", # Excel Formula: =calc_mem_width(E23:E23,M22,F23)
    Type => "Dynamic",
    UsedBy => "rqm: Write,rqm: Read0 ,wqm: Read1",
    MemEntries => "8192", # Excel Formula: =calc_field_width_define("NUM_OF_CONTEXTS")
    MemWrapper => "2R1W Fast Write",
    MemProtect => "ECC",
    AdditionalInfo => "SampleReadBeforeProt=2,SampleReadAfterProt=1,PortErrPropagate=Disabled,CpuReadAccess=Enabled,CpuWriteAccess=Enabled",
    ArrayLength => "6",
    ArrayIndex => "5",
    MemLogicalWidth => "17",
    rdbufcnt5data => { #Structure Type: MemField; ArrayLength: 6; ArrayIndex: 5; ArrayLocationInName: 9;
      Name => "rdbufcnt[n]data",
      RegMem => "MemField",
      Width => "17", # Excel Formula: =calc_field_width_define("QSIZE_BUF_WIDTH")
      Position => "16:0", # Excel Formula: =calc_position(F22,E23,TRUE)
    },
  },
  wrrqsn0 => { #Structure Type: Mem; ArrayLength: 6; ArrayIndex: 0; ArrayLocationInName: 7;
    Name => "wrrqsn[6]",
    RegMem => "Mem",
    Address => "3900000", # Excel Formula: =calc_mem_address(C22,A22,G24)
    Description => "Write request sequence number, entry per queue. Each entry is initialized to the entry number (in order to prevent pressure on the first exact-match core).

The sequence number is incremented by the write-queue-manager (RMW) every enqueue-command, R+W (Two ports) memory.",
    Width => "23", # Excel Formula: =calc_mem_width(E25:E25,M24,F25)
    Type => "Dynamic",
    UsedBy => "wqm: Write ,wqm: Read",
    MemEntries => "8192", # Excel Formula: =calc_field_width_define("NUM_OF_CONTEXTS")
    MemWrapper => "1R1W",
    MemProtect => "ECC",
    AdditionalInfo => "SampleReadBeforeProt=2,SampleReadAfterProt=1,PortErrPropagate=Disabled,CpuReadAccess=Enabled,CpuWriteAccess=Enabled",
    ArrayLength => "6",
    ArrayIndex => "0",
    MemLogicalWidth => "17",
    wrrqsn0data => { #Structure Type: MemField; ArrayLength: 6; ArrayIndex: 0; ArrayLocationInName: 7;
      Name => "wrrqsn[n]data",
      RegMem => "MemField",
      Width => "17", # Excel Formula: =calc_field_width_define("QSIZE_PKT_WIDTH")
      Position => "16:0", # Excel Formula: =calc_position(F24,E25,TRUE)
    },
  },
  wrrqsn1 => { #Structure Type: Mem; ArrayLength: 6; ArrayIndex: 1; ArrayLocationInName: 7;
    Name => "wrrqsn[6]",
    RegMem => "Mem",
    Address => "3A00000",
    Description => "Write request sequence number, entry per queue. Each entry is initialized to the entry number (in order to prevent pressure on the first exact-match core).

The sequence number is incremented by the write-queue-manager (RMW) every enqueue-command, R+W (Two ports) memory.",
    Width => "23", # Excel Formula: =calc_mem_width(E25:E25,M24,F25)
    Type => "Dynamic",
    UsedBy => "wqm: Write ,wqm: Read",
    MemEntries => "8192", # Excel Formula: =calc_field_width_define("NUM_OF_CONTEXTS")
    MemWrapper => "1R1W",
    MemProtect => "ECC",
    AdditionalInfo => "SampleReadBeforeProt=2,SampleReadAfterProt=1,PortErrPropagate=Disabled,CpuReadAccess=Enabled,CpuWriteAccess=Enabled",
    ArrayLength => "6",
    ArrayIndex => "1",
    MemLogicalWidth => "17",
    wrrqsn1data => { #Structure Type: MemField; ArrayLength: 6; ArrayIndex: 1; ArrayLocationInName: 7;
      Name => "wrrqsn[n]data",
      RegMem => "MemField",
      Width => "17", # Excel Formula: =calc_field_width_define("QSIZE_PKT_WIDTH")
      Position => "16:0", # Excel Formula: =calc_position(F24,E25,TRUE)
    },
  },
  wrrqsn2 => { #Structure Type: Mem; ArrayLength: 6; ArrayIndex: 2; ArrayLocationInName: 7;
    Name => "wrrqsn[6]",
    RegMem => "Mem",
    Address => "3B00000",
    Description => "Write request sequence number, entry per queue. Each entry is initialized to the entry number (in order to prevent pressure on the first exact-match core).

The sequence number is incremented by the write-queue-manager (RMW) every enqueue-command, R+W (Two ports) memory.",
    Width => "23", # Excel Formula: =calc_mem_width(E25:E25,M24,F25)
    Type => "Dynamic",
    UsedBy => "wqm: Write ,wqm: Read",
    MemEntries => "8192", # Excel Formula: =calc_field_width_define("NUM_OF_CONTEXTS")
    MemWrapper => "1R1W",
    MemProtect => "ECC",
    AdditionalInfo => "SampleReadBeforeProt=2,SampleReadAfterProt=1,PortErrPropagate=Disabled,CpuReadAccess=Enabled,CpuWriteAccess=Enabled",
    ArrayLength => "6",
    ArrayIndex => "2",
    MemLogicalWidth => "17",
    wrrqsn2data => { #Structure Type: MemField; ArrayLength: 6; ArrayIndex: 2; ArrayLocationInName: 7;
      Name => "wrrqsn[n]data",
      RegMem => "MemField",
      Width => "17", # Excel Formula: =calc_field_width_define("QSIZE_PKT_WIDTH")
      Position => "16:0", # Excel Formula: =calc_position(F24,E25,TRUE)
    },
  },
  wrrqsn3 => { #Structure Type: Mem; ArrayLength: 6; ArrayIndex: 3; ArrayLocationInName: 7;
    Name => "wrrqsn[6]",
    RegMem => "Mem",
    Address => "3C00000",
    Description => "Write request sequence number, entry per queue. Each entry is initialized to the entry number (in order to prevent pressure on the first exact-match core).

The sequence number is incremented by the write-queue-manager (RMW) every enqueue-command, R+W (Two ports) memory.",
    Width => "23", # Excel Formula: =calc_mem_width(E25:E25,M24,F25)
    Type => "Dynamic",
    UsedBy => "wqm: Write ,wqm: Read",
    MemEntries => "8192", # Excel Formula: =calc_field_width_define("NUM_OF_CONTEXTS")
    MemWrapper => "1R1W",
    MemProtect => "ECC",
    AdditionalInfo => "SampleReadBeforeProt=2,SampleReadAfterProt=1,PortErrPropagate=Disabled,CpuReadAccess=Enabled,CpuWriteAccess=Enabled",
    ArrayLength => "6",
    ArrayIndex => "3",
    MemLogicalWidth => "17",
    wrrqsn3data => { #Structure Type: MemField; ArrayLength: 6; ArrayIndex: 3; ArrayLocationInName: 7;
      Name => "wrrqsn[n]data",
      RegMem => "MemField",
      Width => "17", # Excel Formula: =calc_field_width_define("QSIZE_PKT_WIDTH")
      Position => "16:0", # Excel Formula: =calc_position(F24,E25,TRUE)
    },
  },
  wrrqsn4 => { #Structure Type: Mem; ArrayLength: 6; ArrayIndex: 4; ArrayLocationInName: 7;
    Name => "wrrqsn[6]",
    RegMem => "Mem",
    Address => "3D00000",
    Description => "Write request sequence number, entry per queue. Each entry is initialized to the entry number (in order to prevent pressure on the first exact-match core).

The sequence number is incremented by the write-queue-manager (RMW) every enqueue-command, R+W (Two ports) memory.",
    Width => "23", # Excel Formula: =calc_mem_width(E25:E25,M24,F25)
    Type => "Dynamic",
    UsedBy => "wqm: Write ,wqm: Read",
    MemEntries => "8192", # Excel Formula: =calc_field_width_define("NUM_OF_CONTEXTS")
    MemWrapper => "1R1W",
    MemProtect => "ECC",
    AdditionalInfo => "SampleReadBeforeProt=2,SampleReadAfterProt=1,PortErrPropagate=Disabled,CpuReadAccess=Enabled,CpuWriteAccess=Enabled",
    ArrayLength => "6",
    ArrayIndex => "4",
    MemLogicalWidth => "17",
    wrrqsn4data => { #Structure Type: MemField; ArrayLength: 6; ArrayIndex: 4; ArrayLocationInName: 7;
      Name => "wrrqsn[n]data",
      RegMem => "MemField",
      Width => "17", # Excel Formula: =calc_field_width_define("QSIZE_PKT_WIDTH")
      Position => "16:0", # Excel Formula: =calc_position(F24,E25,TRUE)
    },
  },
  wrrqsn5 => { #Structure Type: Mem; ArrayLength: 6; ArrayIndex: 5; ArrayLocationInName: 7;
    Name => "wrrqsn[6]",
    RegMem => "Mem",
    Address => "3E00000",
    Description => "Write request sequence number, entry per queue. Each entry is initialized to the entry number (in order to prevent pressure on the first exact-match core).

The sequence number is incremented by the write-queue-manager (RMW) every enqueue-command, R+W (Two ports) memory.",
    Width => "23", # Excel Formula: =calc_mem_width(E25:E25,M24,F25)
    Type => "Dynamic",
    UsedBy => "wqm: Write ,wqm: Read",
    MemEntries => "8192", # Excel Formula: =calc_field_width_define("NUM_OF_CONTEXTS")
    MemWrapper => "1R1W",
    MemProtect => "ECC",
    AdditionalInfo => "SampleReadBeforeProt=2,SampleReadAfterProt=1,PortErrPropagate=Disabled,CpuReadAccess=Enabled,CpuWriteAccess=Enabled",
    ArrayLength => "6",
    ArrayIndex => "5",
    MemLogicalWidth => "17",
    wrrqsn5data => { #Structure Type: MemField; ArrayLength: 6; ArrayIndex: 5; ArrayLocationInName: 7;
      Name => "wrrqsn[n]data",
      RegMem => "MemField",
      Width => "17", # Excel Formula: =calc_field_width_define("QSIZE_PKT_WIDTH")
      Position => "16:0", # Excel Formula: =calc_position(F24,E25,TRUE)
    },
  },
  wrsn0 => { #Structure Type: Mem; ArrayLength: 6; ArrayIndex: 0; ArrayLocationInName: 5;
    Name => "wrsn[6]",
    RegMem => "Mem",
    Address => "3F00000", # Excel Formula: =calc_mem_address(C24,A24,G26)
    Description => "Write sequence number, entry per queue, each entry is initialized to the entry number. 
The sequence number is written every write-command and read every dequeue-command, R+W (Two ports) memory.",
    Width => "23", # Excel Formula: =calc_mem_width(E27:E27,M26,F27)
    Type => "Dynamic",
    UsedBy => "wqm: Write ,rqm: Read",
    MemEntries => "8192", # Excel Formula: =calc_field_width_define("NUM_OF_CONTEXTS")
    MemWrapper => "1R1W",
    MemProtect => "ECC",
    AdditionalInfo => "SampleReadBeforeProt=2,SampleReadAfterProt=1,PortErrPropagate=Disabled,CpuReadAccess=Enabled,CpuWriteAccess=Enabled",
    ArrayLength => "6",
    ArrayIndex => "0",
    MemLogicalWidth => "17",
    wrsn0data => { #Structure Type: MemField; ArrayLength: 6; ArrayIndex: 0; ArrayLocationInName: 5;
      Name => "wrsn[n]data",
      RegMem => "MemField",
      Width => "17", # Excel Formula: =calc_field_width_define("QSIZE_PKT_WIDTH")
      Position => "16:0", # Excel Formula: =calc_position(F26,E27,TRUE)
    },
  },
  wrsn1 => { #Structure Type: Mem; ArrayLength: 6; ArrayIndex: 1; ArrayLocationInName: 5;
    Name => "wrsn[6]",
    RegMem => "Mem",
    Address => "4000000",
    Description => "Write sequence number, entry per queue, each entry is initialized to the entry number. 
The sequence number is written every write-command and read every dequeue-command, R+W (Two ports) memory.",
    Width => "23", # Excel Formula: =calc_mem_width(E27:E27,M26,F27)
    Type => "Dynamic",
    UsedBy => "wqm: Write ,rqm: Read",
    MemEntries => "8192", # Excel Formula: =calc_field_width_define("NUM_OF_CONTEXTS")
    MemWrapper => "1R1W",
    MemProtect => "ECC",
    AdditionalInfo => "SampleReadBeforeProt=2,SampleReadAfterProt=1,PortErrPropagate=Disabled,CpuReadAccess=Enabled,CpuWriteAccess=Enabled",
    ArrayLength => "6",
    ArrayIndex => "1",
    MemLogicalWidth => "17",
    wrsn1data => { #Structure Type: MemField; ArrayLength: 6; ArrayIndex: 1; ArrayLocationInName: 5;
      Name => "wrsn[n]data",
      RegMem => "MemField",
      Width => "17", # Excel Formula: =calc_field_width_define("QSIZE_PKT_WIDTH")
      Position => "16:0", # Excel Formula: =calc_position(F26,E27,TRUE)
    },
  },
  wrsn2 => { #Structure Type: Mem; ArrayLength: 6; ArrayIndex: 2; ArrayLocationInName: 5;
    Name => "wrsn[6]",
    RegMem => "Mem",
    Address => "4100000",
    Description => "Write sequence number, entry per queue, each entry is initialized to the entry number. 
The sequence number is written every write-command and read every dequeue-command, R+W (Two ports) memory.",
    Width => "23", # Excel Formula: =calc_mem_width(E27:E27,M26,F27)
    Type => "Dynamic",
    UsedBy => "wqm: Write ,rqm: Read",
    MemEntries => "8192", # Excel Formula: =calc_field_width_define("NUM_OF_CONTEXTS")
    MemWrapper => "1R1W",
    MemProtect => "ECC",
    AdditionalInfo => "SampleReadBeforeProt=2,SampleReadAfterProt=1,PortErrPropagate=Disabled,CpuReadAccess=Enabled,CpuWriteAccess=Enabled",
    ArrayLength => "6",
    ArrayIndex => "2",
    MemLogicalWidth => "17",
    wrsn2data => { #Structure Type: MemField; ArrayLength: 6; ArrayIndex: 2; ArrayLocationInName: 5;
      Name => "wrsn[n]data",
      RegMem => "MemField",
      Width => "17", # Excel Formula: =calc_field_width_define("QSIZE_PKT_WIDTH")
      Position => "16:0", # Excel Formula: =calc_position(F26,E27,TRUE)
    },
  },
  wrsn3 => { #Structure Type: Mem; ArrayLength: 6; ArrayIndex: 3; ArrayLocationInName: 5;
    Name => "wrsn[6]",
    RegMem => "Mem",
    Address => "4200000",
    Description => "Write sequence number, entry per queue, each entry is initialized to the entry number. 
The sequence number is written every write-command and read every dequeue-command, R+W (Two ports) memory.",
    Width => "23", # Excel Formula: =calc_mem_width(E27:E27,M26,F27)
    Type => "Dynamic",
    UsedBy => "wqm: Write ,rqm: Read",
    MemEntries => "8192", # Excel Formula: =calc_field_width_define("NUM_OF_CONTEXTS")
    MemWrapper => "1R1W",
    MemProtect => "ECC",
    AdditionalInfo => "SampleReadBeforeProt=2,SampleReadAfterProt=1,PortErrPropagate=Disabled,CpuReadAccess=Enabled,CpuWriteAccess=Enabled",
    ArrayLength => "6",
    ArrayIndex => "3",
    MemLogicalWidth => "17",
    wrsn3data => { #Structure Type: MemField; ArrayLength: 6; ArrayIndex: 3; ArrayLocationInName: 5;
      Name => "wrsn[n]data",
      RegMem => "MemField",
      Width => "17", # Excel Formula: =calc_field_width_define("QSIZE_PKT_WIDTH")
      Position => "16:0", # Excel Formula: =calc_position(F26,E27,TRUE)
    },
  },
  wrsn4 => { #Structure Type: Mem; ArrayLength: 6; ArrayIndex: 4; ArrayLocationInName: 5;
    Name => "wrsn[6]",
    RegMem => "Mem",
    Address => "4300000",
    Description => "Write sequence number, entry per queue, each entry is initialized to the entry number. 
The sequence number is written every write-command and read every dequeue-command, R+W (Two ports) memory.",
    Width => "23", # Excel Formula: =calc_mem_width(E27:E27,M26,F27)
    Type => "Dynamic",
    UsedBy => "wqm: Write ,rqm: Read",
    MemEntries => "8192", # Excel Formula: =calc_field_width_define("NUM_OF_CONTEXTS")
    MemWrapper => "1R1W",
    MemProtect => "ECC",
    AdditionalInfo => "SampleReadBeforeProt=2,SampleReadAfterProt=1,PortErrPropagate=Disabled,CpuReadAccess=Enabled,CpuWriteAccess=Enabled",
    ArrayLength => "6",
    ArrayIndex => "4",
    MemLogicalWidth => "17",
    wrsn4data => { #Structure Type: MemField; ArrayLength: 6; ArrayIndex: 4; ArrayLocationInName: 5;
      Name => "wrsn[n]data",
      RegMem => "MemField",
      Width => "17", # Excel Formula: =calc_field_width_define("QSIZE_PKT_WIDTH")
      Position => "16:0", # Excel Formula: =calc_position(F26,E27,TRUE)
    },
  },
  wrsn5 => { #Structure Type: Mem; ArrayLength: 6; ArrayIndex: 5; ArrayLocationInName: 5;
    Name => "wrsn[6]",
    RegMem => "Mem",
    Address => "4400000",
    Description => "Write sequence number, entry per queue, each entry is initialized to the entry number. 
The sequence number is written every write-command and read every dequeue-command, R+W (Two ports) memory.",
    Width => "23", # Excel Formula: =calc_mem_width(E27:E27,M26,F27)
    Type => "Dynamic",
    UsedBy => "wqm: Write ,rqm: Read",
    MemEntries => "8192", # Excel Formula: =calc_field_width_define("NUM_OF_CONTEXTS")
    MemWrapper => "1R1W",
    MemProtect => "ECC",
    AdditionalInfo => "SampleReadBeforeProt=2,SampleReadAfterProt=1,PortErrPropagate=Disabled,CpuReadAccess=Enabled,CpuWriteAccess=Enabled",
    ArrayLength => "6",
    ArrayIndex => "5",
    MemLogicalWidth => "17",
    wrsn5data => { #Structure Type: MemField; ArrayLength: 6; ArrayIndex: 5; ArrayLocationInName: 5;
      Name => "wrsn[n]data",
      RegMem => "MemField",
      Width => "17", # Excel Formula: =calc_field_width_define("QSIZE_PKT_WIDTH")
      Position => "16:0", # Excel Formula: =calc_position(F26,E27,TRUE)
    },
  },
  wrbc0 => { #Structure Type: Mem; ArrayLength: 6; ArrayIndex: 0; ArrayLocationInName: 5;
    Name => "wrbc[6]",
    RegMem => "Mem",
    Address => "4500000", # Excel Formula: =calc_mem_address(C26,A26,G28)
    Description => "Write bytes count, entry per queue, initialized to 0. 
The write bytes count is incremented (RMW) in packet size every write-report and read every dequeue-command, 2R+W memory.",
    Width => "32", # Excel Formula: =calc_mem_width(E29:E29,M28,F29)
    Type => "Dynamic",
    UsedBy => "wqm: Write,wqm: Read0 ,rqm: Read1",
    MemEntries => "8192", # Excel Formula: =calc_field_width_define("NUM_OF_CONTEXTS")
    MemWrapper => "2R1W Fast Write",
    MemProtect => "ECC",
    AdditionalInfo => "SampleReadBeforeProt=2,SampleReadAfterProt=1,PortErrPropagate=Disabled,CpuReadAccess=Enabled,CpuWriteAccess=Enabled",
    ArrayLength => "6",
    ArrayIndex => "0",
    MemLogicalWidth => "26",
    wrbc0data => { #Structure Type: MemField; ArrayLength: 6; ArrayIndex: 0; ArrayLocationInName: 5;
      Name => "wrbc[n]data",
      RegMem => "MemField",
      Width => "26", # Excel Formula: =calc_field_width_define("QSIZE_BYT_WIDTH")
      Position => "25:0", # Excel Formula: =calc_position(F28,E29,TRUE)
    },
  },
  wrbc1 => { #Structure Type: Mem; ArrayLength: 6; ArrayIndex: 1; ArrayLocationInName: 5;
    Name => "wrbc[6]",
    RegMem => "Mem",
    Address => "4600000",
    Description => "Write bytes count, entry per queue, initialized to 0. 
The write bytes count is incremented (RMW) in packet size every write-report and read every dequeue-command, 2R+W memory.",
    Width => "32", # Excel Formula: =calc_mem_width(E29:E29,M28,F29)
    Type => "Dynamic",
    UsedBy => "wqm: Write,wqm: Read0 ,rqm: Read1",
    MemEntries => "8192", # Excel Formula: =calc_field_width_define("NUM_OF_CONTEXTS")
    MemWrapper => "2R1W Fast Write",
    MemProtect => "ECC",
    AdditionalInfo => "SampleReadBeforeProt=2,SampleReadAfterProt=1,PortErrPropagate=Disabled,CpuReadAccess=Enabled,CpuWriteAccess=Enabled",
    ArrayLength => "6",
    ArrayIndex => "1",
    MemLogicalWidth => "26",
    wrbc1data => { #Structure Type: MemField; ArrayLength: 6; ArrayIndex: 1; ArrayLocationInName: 5;
      Name => "wrbc[n]data",
      RegMem => "MemField",
      Width => "26", # Excel Formula: =calc_field_width_define("QSIZE_BYT_WIDTH")
      Position => "25:0", # Excel Formula: =calc_position(F28,E29,TRUE)
    },
  },
  wrbc2 => { #Structure Type: Mem; ArrayLength: 6; ArrayIndex: 2; ArrayLocationInName: 5;
    Name => "wrbc[6]",
    RegMem => "Mem",
    Address => "4700000",
    Description => "Write bytes count, entry per queue, initialized to 0. 
The write bytes count is incremented (RMW) in packet size every write-report and read every dequeue-command, 2R+W memory.",
    Width => "32", # Excel Formula: =calc_mem_width(E29:E29,M28,F29)
    Type => "Dynamic",
    UsedBy => "wqm: Write,wqm: Read0 ,rqm: Read1",
    MemEntries => "8192", # Excel Formula: =calc_field_width_define("NUM_OF_CONTEXTS")
    MemWrapper => "2R1W Fast Write",
    MemProtect => "ECC",
    AdditionalInfo => "SampleReadBeforeProt=2,SampleReadAfterProt=1,PortErrPropagate=Disabled,CpuReadAccess=Enabled,CpuWriteAccess=Enabled",
    ArrayLength => "6",
    ArrayIndex => "2",
    MemLogicalWidth => "26",
    wrbc2data => { #Structure Type: MemField; ArrayLength: 6; ArrayIndex: 2; ArrayLocationInName: 5;
      Name => "wrbc[n]data",
      RegMem => "MemField",
      Width => "26", # Excel Formula: =calc_field_width_define("QSIZE_BYT_WIDTH")
      Position => "25:0", # Excel Formula: =calc_position(F28,E29,TRUE)
    },
  },
  wrbc3 => { #Structure Type: Mem; ArrayLength: 6; ArrayIndex: 3; ArrayLocationInName: 5;
    Name => "wrbc[6]",
    RegMem => "Mem",
    Address => "4800000",
    Description => "Write bytes count, entry per queue, initialized to 0. 
The write bytes count is incremented (RMW) in packet size every write-report and read every dequeue-command, 2R+W memory.",
    Width => "32", # Excel Formula: =calc_mem_width(E29:E29,M28,F29)
    Type => "Dynamic",
    UsedBy => "wqm: Write,wqm: Read0 ,rqm: Read1",
    MemEntries => "8192", # Excel Formula: =calc_field_width_define("NUM_OF_CONTEXTS")
    MemWrapper => "2R1W Fast Write",
    MemProtect => "ECC",
    AdditionalInfo => "SampleReadBeforeProt=2,SampleReadAfterProt=1,PortErrPropagate=Disabled,CpuReadAccess=Enabled,CpuWriteAccess=Enabled",
    ArrayLength => "6",
    ArrayIndex => "3",
    MemLogicalWidth => "26",
    wrbc3data => { #Structure Type: MemField; ArrayLength: 6; ArrayIndex: 3; ArrayLocationInName: 5;
      Name => "wrbc[n]data",
      RegMem => "MemField",
      Width => "26", # Excel Formula: =calc_field_width_define("QSIZE_BYT_WIDTH")
      Position => "25:0", # Excel Formula: =calc_position(F28,E29,TRUE)
    },
  },
  wrbc4 => { #Structure Type: Mem; ArrayLength: 6; ArrayIndex: 4; ArrayLocationInName: 5;
    Name => "wrbc[6]",
    RegMem => "Mem",
    Address => "4900000",
    Description => "Write bytes count, entry per queue, initialized to 0. 
The write bytes count is incremented (RMW) in packet size every write-report and read every dequeue-command, 2R+W memory.",
    Width => "32", # Excel Formula: =calc_mem_width(E29:E29,M28,F29)
    Type => "Dynamic",
    UsedBy => "wqm: Write,wqm: Read0 ,rqm: Read1",
    MemEntries => "8192", # Excel Formula: =calc_field_width_define("NUM_OF_CONTEXTS")
    MemWrapper => "2R1W Fast Write",
    MemProtect => "ECC",
    AdditionalInfo => "SampleReadBeforeProt=2,SampleReadAfterProt=1,PortErrPropagate=Disabled,CpuReadAccess=Enabled,CpuWriteAccess=Enabled",
    ArrayLength => "6",
    ArrayIndex => "4",
    MemLogicalWidth => "26",
    wrbc4data => { #Structure Type: MemField; ArrayLength: 6; ArrayIndex: 4; ArrayLocationInName: 5;
      Name => "wrbc[n]data",
      RegMem => "MemField",
      Width => "26", # Excel Formula: =calc_field_width_define("QSIZE_BYT_WIDTH")
      Position => "25:0", # Excel Formula: =calc_position(F28,E29,TRUE)
    },
  },
  wrbc5 => { #Structure Type: Mem; ArrayLength: 6; ArrayIndex: 5; ArrayLocationInName: 5;
    Name => "wrbc[6]",
    RegMem => "Mem",
    Address => "4A00000",
    Description => "Write bytes count, entry per queue, initialized to 0. 
The write bytes count is incremented (RMW) in packet size every write-report and read every dequeue-command, 2R+W memory.",
    Width => "32", # Excel Formula: =calc_mem_width(E29:E29,M28,F29)
    Type => "Dynamic",
    UsedBy => "wqm: Write,wqm: Read0 ,rqm: Read1",
    MemEntries => "8192", # Excel Formula: =calc_field_width_define("NUM_OF_CONTEXTS")
    MemWrapper => "2R1W Fast Write",
    MemProtect => "ECC",
    AdditionalInfo => "SampleReadBeforeProt=2,SampleReadAfterProt=1,PortErrPropagate=Disabled,CpuReadAccess=Enabled,CpuWriteAccess=Enabled",
    ArrayLength => "6",
    ArrayIndex => "5",
    MemLogicalWidth => "26",
    wrbc5data => { #Structure Type: MemField; ArrayLength: 6; ArrayIndex: 5; ArrayLocationInName: 5;
      Name => "wrbc[n]data",
      RegMem => "MemField",
      Width => "26", # Excel Formula: =calc_field_width_define("QSIZE_BYT_WIDTH")
      Position => "25:0", # Excel Formula: =calc_position(F28,E29,TRUE)
    },
  },
  wrbufcnt0 => { #Structure Type: Mem; ArrayLength: 6; ArrayIndex: 0; ArrayLocationInName: 9;
    Name => "wrbufcnt[6]",
    RegMem => "Mem",
    Address => "4B00000", # Excel Formula: =calc_mem_address(C28,A28,G30)
    Description => "Similar to wrbc but in SMS buffers.
CGM need to know the queue size in SMS buffer units.
SMS buffer is 384B.",
    Width => "23", # Excel Formula: =calc_mem_width(E31:E31,M30,F31)
    Type => "Dynamic",
    UsedBy => "wqm: Write,wqm: Read0 ,rqm: Read1",
    MemEntries => "8192", # Excel Formula: =calc_field_width_define("NUM_OF_CONTEXTS")
    MemWrapper => "2R1W Fast Write",
    MemProtect => "ECC",
    AdditionalInfo => "SampleReadBeforeProt=2,SampleReadAfterProt=1,PortErrPropagate=Disabled,CpuReadAccess=Enabled,CpuWriteAccess=Enabled",
    ArrayLength => "6",
    ArrayIndex => "0",
    MemLogicalWidth => "17",
    wrbufcnt0data => { #Structure Type: MemField; ArrayLength: 6; ArrayIndex: 0; ArrayLocationInName: 9;
      Name => "wrbufcnt[n]data",
      RegMem => "MemField",
      Width => "17", # Excel Formula: =calc_field_width_define("QSIZE_BUF_WIDTH")
      Position => "16:0", # Excel Formula: =calc_position(F30,E31,TRUE)
    },
  },
  wrbufcnt1 => { #Structure Type: Mem; ArrayLength: 6; ArrayIndex: 1; ArrayLocationInName: 9;
    Name => "wrbufcnt[6]",
    RegMem => "Mem",
    Address => "4C00000",
    Description => "Similar to wrbc but in SMS buffers.
CGM need to know the queue size in SMS buffer units.
SMS buffer is 384B.",
    Width => "23", # Excel Formula: =calc_mem_width(E31:E31,M30,F31)
    Type => "Dynamic",
    UsedBy => "wqm: Write,wqm: Read0 ,rqm: Read1",
    MemEntries => "8192", # Excel Formula: =calc_field_width_define("NUM_OF_CONTEXTS")
    MemWrapper => "2R1W Fast Write",
    MemProtect => "ECC",
    AdditionalInfo => "SampleReadBeforeProt=2,SampleReadAfterProt=1,PortErrPropagate=Disabled,CpuReadAccess=Enabled,CpuWriteAccess=Enabled",
    ArrayLength => "6",
    ArrayIndex => "1",
    MemLogicalWidth => "17",
    wrbufcnt1data => { #Structure Type: MemField; ArrayLength: 6; ArrayIndex: 1; ArrayLocationInName: 9;
      Name => "wrbufcnt[n]data",
      RegMem => "MemField",
      Width => "17", # Excel Formula: =calc_field_width_define("QSIZE_BUF_WIDTH")
      Position => "16:0", # Excel Formula: =calc_position(F30,E31,TRUE)
    },
  },
  wrbufcnt2 => { #Structure Type: Mem; ArrayLength: 6; ArrayIndex: 2; ArrayLocationInName: 9;
    Name => "wrbufcnt[6]",
    RegMem => "Mem",
    Address => "4D00000",
    Description => "Similar to wrbc but in SMS buffers.
CGM need to know the queue size in SMS buffer units.
SMS buffer is 384B.",
    Width => "23", # Excel Formula: =calc_mem_width(E31:E31,M30,F31)
    Type => "Dynamic",
    UsedBy => "wqm: Write,wqm: Read0 ,rqm: Read1",
    MemEntries => "8192", # Excel Formula: =calc_field_width_define("NUM_OF_CONTEXTS")
    MemWrapper => "2R1W Fast Write",
    MemProtect => "ECC",
    AdditionalInfo => "SampleReadBeforeProt=2,SampleReadAfterProt=1,PortErrPropagate=Disabled,CpuReadAccess=Enabled,CpuWriteAccess=Enabled",
    ArrayLength => "6",
    ArrayIndex => "2",
    MemLogicalWidth => "17",
    wrbufcnt2data => { #Structure Type: MemField; ArrayLength: 6; ArrayIndex: 2; ArrayLocationInName: 9;
      Name => "wrbufcnt[n]data",
      RegMem => "MemField",
      Width => "17", # Excel Formula: =calc_field_width_define("QSIZE_BUF_WIDTH")
      Position => "16:0", # Excel Formula: =calc_position(F30,E31,TRUE)
    },
  },
  wrbufcnt3 => { #Structure Type: Mem; ArrayLength: 6; ArrayIndex: 3; ArrayLocationInName: 9;
    Name => "wrbufcnt[6]",
    RegMem => "Mem",
    Address => "4E00000",
    Description => "Similar to wrbc but in SMS buffers.
CGM need to know the queue size in SMS buffer units.
SMS buffer is 384B.",
    Width => "23", # Excel Formula: =calc_mem_width(E31:E31,M30,F31)
    Type => "Dynamic",
    UsedBy => "wqm: Write,wqm: Read0 ,rqm: Read1",
    MemEntries => "8192", # Excel Formula: =calc_field_width_define("NUM_OF_CONTEXTS")
    MemWrapper => "2R1W Fast Write",
    MemProtect => "ECC",
    AdditionalInfo => "SampleReadBeforeProt=2,SampleReadAfterProt=1,PortErrPropagate=Disabled,CpuReadAccess=Enabled,CpuWriteAccess=Enabled",
    ArrayLength => "6",
    ArrayIndex => "3",
    MemLogicalWidth => "17",
    wrbufcnt3data => { #Structure Type: MemField; ArrayLength: 6; ArrayIndex: 3; ArrayLocationInName: 9;
      Name => "wrbufcnt[n]data",
      RegMem => "MemField",
      Width => "17", # Excel Formula: =calc_field_width_define("QSIZE_BUF_WIDTH")
      Position => "16:0", # Excel Formula: =calc_position(F30,E31,TRUE)
    },
  },
  wrbufcnt4 => { #Structure Type: Mem; ArrayLength: 6; ArrayIndex: 4; ArrayLocationInName: 9;
    Name => "wrbufcnt[6]",
    RegMem => "Mem",
    Address => "4F00000",
    Description => "Similar to wrbc but in SMS buffers.
CGM need to know the queue size in SMS buffer units.
SMS buffer is 384B.",
    Width => "23", # Excel Formula: =calc_mem_width(E31:E31,M30,F31)
    Type => "Dynamic",
    UsedBy => "wqm: Write,wqm: Read0 ,rqm: Read1",
    MemEntries => "8192", # Excel Formula: =calc_field_width_define("NUM_OF_CONTEXTS")
    MemWrapper => "2R1W Fast Write",
    MemProtect => "ECC",
    AdditionalInfo => "SampleReadBeforeProt=2,SampleReadAfterProt=1,PortErrPropagate=Disabled,CpuReadAccess=Enabled,CpuWriteAccess=Enabled",
    ArrayLength => "6",
    ArrayIndex => "4",
    MemLogicalWidth => "17",
    wrbufcnt4data => { #Structure Type: MemField; ArrayLength: 6; ArrayIndex: 4; ArrayLocationInName: 9;
      Name => "wrbufcnt[n]data",
      RegMem => "MemField",
      Width => "17", # Excel Formula: =calc_field_width_define("QSIZE_BUF_WIDTH")
      Position => "16:0", # Excel Formula: =calc_position(F30,E31,TRUE)
    },
  },
  wrbufcnt5 => { #Structure Type: Mem; ArrayLength: 6; ArrayIndex: 5; ArrayLocationInName: 9;
    Name => "wrbufcnt[6]",
    RegMem => "Mem",
    Address => "5000000",
    Description => "Similar to wrbc but in SMS buffers.
CGM need to know the queue size in SMS buffer units.
SMS buffer is 384B.",
    Width => "23", # Excel Formula: =calc_mem_width(E31:E31,M30,F31)
    Type => "Dynamic",
    UsedBy => "wqm: Write,wqm: Read0 ,rqm: Read1",
    MemEntries => "8192", # Excel Formula: =calc_field_width_define("NUM_OF_CONTEXTS")
    MemWrapper => "2R1W Fast Write",
    MemProtect => "ECC",
    AdditionalInfo => "SampleReadBeforeProt=2,SampleReadAfterProt=1,PortErrPropagate=Disabled,CpuReadAccess=Enabled,CpuWriteAccess=Enabled",
    ArrayLength => "6",
    ArrayIndex => "5",
    MemLogicalWidth => "17",
    wrbufcnt5data => { #Structure Type: MemField; ArrayLength: 6; ArrayIndex: 5; ArrayLocationInName: 9;
      Name => "wrbufcnt[n]data",
      RegMem => "MemField",
      Width => "17", # Excel Formula: =calc_field_width_define("QSIZE_BUF_WIDTH")
      Position => "16:0", # Excel Formula: =calc_position(F30,E31,TRUE)
    },
  },
  WrReqFifo0 => { #Structure Type: Mem; ArrayLength: 6; ArrayIndex: 0; ArrayLocationInName: 10;
    Name => "WrReqFifo[6]",
    RegMem => "Mem",
    Address => "5100000", # Excel Formula: =calc_mem_address(C30,A30,G32)
    Width => "161", # Excel Formula: =calc_mem_width(E33:E33,M32,F33)
    Type => "Dynamic",
    UsedBy => "shr",
    MemEntries => "256", # Excel Formula: =16*16
    MemWrapper => "Fifo",
    MemProtect => "ECC",
    AdditionalInfo => "SampleReadBeforeProt=2,SampleReadAfterProt=1,PortErrPropagate=Disabled,CpuReadAccess=Enabled,CpuWriteAccess=Enabled",
    ArrayLength => "6",
    ArrayIndex => "0",
    MemLogicalWidth => "152",
    wrReqFifo0data => { #Structure Type: MemField; ArrayLength: 6; ArrayIndex: 0; ArrayLocationInName: 10;
      Name => "wrReqFifo[n]data",
      RegMem => "MemField",
      Width => "152", # Excel Formula: =calc_field_width_define("PDVOQ_KEY_WIDTH")+calc_field_width_define("VOQ_CGM2PDVOQ_PD_WIDTH")
      Position => "151:0", # Excel Formula: =calc_position(F32,E33,TRUE)
    },
  },
  WrReqFifo1 => { #Structure Type: Mem; ArrayLength: 6; ArrayIndex: 1; ArrayLocationInName: 10;
    Name => "WrReqFifo[6]",
    RegMem => "Mem",
    Address => "5200000",
    Width => "161", # Excel Formula: =calc_mem_width(E33:E33,M32,F33)
    Type => "Dynamic",
    UsedBy => "shr",
    MemEntries => "256", # Excel Formula: =16*16
    MemWrapper => "Fifo",
    MemProtect => "ECC",
    AdditionalInfo => "SampleReadBeforeProt=2,SampleReadAfterProt=1,PortErrPropagate=Disabled,CpuReadAccess=Enabled,CpuWriteAccess=Enabled",
    ArrayLength => "6",
    ArrayIndex => "1",
    MemLogicalWidth => "152",
    wrReqFifo1data => { #Structure Type: MemField; ArrayLength: 6; ArrayIndex: 1; ArrayLocationInName: 10;
      Name => "wrReqFifo[n]data",
      RegMem => "MemField",
      Width => "152", # Excel Formula: =calc_field_width_define("PDVOQ_KEY_WIDTH")+calc_field_width_define("VOQ_CGM2PDVOQ_PD_WIDTH")
      Position => "151:0", # Excel Formula: =calc_position(F32,E33,TRUE)
    },
  },
  WrReqFifo2 => { #Structure Type: Mem; ArrayLength: 6; ArrayIndex: 2; ArrayLocationInName: 10;
    Name => "WrReqFifo[6]",
    RegMem => "Mem",
    Address => "5300000",
    Width => "161", # Excel Formula: =calc_mem_width(E33:E33,M32,F33)
    Type => "Dynamic",
    UsedBy => "shr",
    MemEntries => "256", # Excel Formula: =16*16
    MemWrapper => "Fifo",
    MemProtect => "ECC",
    AdditionalInfo => "SampleReadBeforeProt=2,SampleReadAfterProt=1,PortErrPropagate=Disabled,CpuReadAccess=Enabled,CpuWriteAccess=Enabled",
    ArrayLength => "6",
    ArrayIndex => "2",
    MemLogicalWidth => "152",
    wrReqFifo2data => { #Structure Type: MemField; ArrayLength: 6; ArrayIndex: 2; ArrayLocationInName: 10;
      Name => "wrReqFifo[n]data",
      RegMem => "MemField",
      Width => "152", # Excel Formula: =calc_field_width_define("PDVOQ_KEY_WIDTH")+calc_field_width_define("VOQ_CGM2PDVOQ_PD_WIDTH")
      Position => "151:0", # Excel Formula: =calc_position(F32,E33,TRUE)
    },
  },
  WrReqFifo3 => { #Structure Type: Mem; ArrayLength: 6; ArrayIndex: 3; ArrayLocationInName: 10;
    Name => "WrReqFifo[6]",
    RegMem => "Mem",
    Address => "5400000",
    Width => "161", # Excel Formula: =calc_mem_width(E33:E33,M32,F33)
    Type => "Dynamic",
    UsedBy => "shr",
    MemEntries => "256", # Excel Formula: =16*16
    MemWrapper => "Fifo",
    MemProtect => "ECC",
    AdditionalInfo => "SampleReadBeforeProt=2,SampleReadAfterProt=1,PortErrPropagate=Disabled,CpuReadAccess=Enabled,CpuWriteAccess=Enabled",
    ArrayLength => "6",
    ArrayIndex => "3",
    MemLogicalWidth => "152",
    wrReqFifo3data => { #Structure Type: MemField; ArrayLength: 6; ArrayIndex: 3; ArrayLocationInName: 10;
      Name => "wrReqFifo[n]data",
      RegMem => "MemField",
      Width => "152", # Excel Formula: =calc_field_width_define("PDVOQ_KEY_WIDTH")+calc_field_width_define("VOQ_CGM2PDVOQ_PD_WIDTH")
      Position => "151:0", # Excel Formula: =calc_position(F32,E33,TRUE)
    },
  },
  WrReqFifo4 => { #Structure Type: Mem; ArrayLength: 6; ArrayIndex: 4; ArrayLocationInName: 10;
    Name => "WrReqFifo[6]",
    RegMem => "Mem",
    Address => "5500000",
    Width => "161", # Excel Formula: =calc_mem_width(E33:E33,M32,F33)
    Type => "Dynamic",
    UsedBy => "shr",
    MemEntries => "256", # Excel Formula: =16*16
    MemWrapper => "Fifo",
    MemProtect => "ECC",
    AdditionalInfo => "SampleReadBeforeProt=2,SampleReadAfterProt=1,PortErrPropagate=Disabled,CpuReadAccess=Enabled,CpuWriteAccess=Enabled",
    ArrayLength => "6",
    ArrayIndex => "4",
    MemLogicalWidth => "152",
    wrReqFifo4data => { #Structure Type: MemField; ArrayLength: 6; ArrayIndex: 4; ArrayLocationInName: 10;
      Name => "wrReqFifo[n]data",
      RegMem => "MemField",
      Width => "152", # Excel Formula: =calc_field_width_define("PDVOQ_KEY_WIDTH")+calc_field_width_define("VOQ_CGM2PDVOQ_PD_WIDTH")
      Position => "151:0", # Excel Formula: =calc_position(F32,E33,TRUE)
    },
  },
  WrReqFifo5 => { #Structure Type: Mem; ArrayLength: 6; ArrayIndex: 5; ArrayLocationInName: 10;
    Name => "WrReqFifo[6]",
    RegMem => "Mem",
    Address => "5600000",
    Width => "161", # Excel Formula: =calc_mem_width(E33:E33,M32,F33)
    Type => "Dynamic",
    UsedBy => "shr",
    MemEntries => "256", # Excel Formula: =16*16
    MemWrapper => "Fifo",
    MemProtect => "ECC",
    AdditionalInfo => "SampleReadBeforeProt=2,SampleReadAfterProt=1,PortErrPropagate=Disabled,CpuReadAccess=Enabled,CpuWriteAccess=Enabled",
    ArrayLength => "6",
    ArrayIndex => "5",
    MemLogicalWidth => "152",
    wrReqFifo5data => { #Structure Type: MemField; ArrayLength: 6; ArrayIndex: 5; ArrayLocationInName: 10;
      Name => "wrReqFifo[n]data",
      RegMem => "MemField",
      Width => "152", # Excel Formula: =calc_field_width_define("PDVOQ_KEY_WIDTH")+calc_field_width_define("VOQ_CGM2PDVOQ_PD_WIDTH")
      Position => "151:0", # Excel Formula: =calc_position(F32,E33,TRUE)
    },
  },
  RdReqFifo0 => { #Structure Type: Mem; ArrayLength: 6; ArrayIndex: 0; ArrayLocationInName: 10;
    Name => "RdReqFifo[6]",
    RegMem => "Mem",
    Address => "5700000", # Excel Formula: =calc_mem_address(C32,A32,G34)
    Width => "36", # Excel Formula: =calc_mem_width(E35:E35,M34,F35)
    Type => "Dynamic",
    UsedBy => "shr",
    MemEntries => "256", # Excel Formula: =16*16
    MemWrapper => "Fifo",
    MemProtect => "ECC",
    AdditionalInfo => "SampleReadBeforeProt=2,SampleReadAfterProt=1,PortErrPropagate=Disabled,CpuReadAccess=Enabled,CpuWriteAccess=Enabled",
    ArrayLength => "6",
    ArrayIndex => "0",
    MemLogicalWidth => "29",
    RdReqFifo0data => { #Structure Type: MemField; ArrayLength: 6; ArrayIndex: 0; ArrayLocationInName: 10;
      Name => "RdReqFifo[n]data",
      RegMem => "MemField",
      Width => "29", # Excel Formula: =calc_field_width_define("PDVOQ_KEY_WIDTH")
      Position => "28:0", # Excel Formula: =calc_position(F34,E35,TRUE)
    },
  },
  RdReqFifo1 => { #Structure Type: Mem; ArrayLength: 6; ArrayIndex: 1; ArrayLocationInName: 10;
    Name => "RdReqFifo[6]",
    RegMem => "Mem",
    Address => "5800000",
    Width => "36", # Excel Formula: =calc_mem_width(E35:E35,M34,F35)
    Type => "Dynamic",
    UsedBy => "shr",
    MemEntries => "256", # Excel Formula: =16*16
    MemWrapper => "Fifo",
    MemProtect => "ECC",
    AdditionalInfo => "SampleReadBeforeProt=2,SampleReadAfterProt=1,PortErrPropagate=Disabled,CpuReadAccess=Enabled,CpuWriteAccess=Enabled",
    ArrayLength => "6",
    ArrayIndex => "1",
    MemLogicalWidth => "29",
    RdReqFifo1data => { #Structure Type: MemField; ArrayLength: 6; ArrayIndex: 1; ArrayLocationInName: 10;
      Name => "RdReqFifo[n]data",
      RegMem => "MemField",
      Width => "29", # Excel Formula: =calc_field_width_define("PDVOQ_KEY_WIDTH")
      Position => "28:0", # Excel Formula: =calc_position(F34,E35,TRUE)
    },
  },
  RdReqFifo2 => { #Structure Type: Mem; ArrayLength: 6; ArrayIndex: 2; ArrayLocationInName: 10;
    Name => "RdReqFifo[6]",
    RegMem => "Mem",
    Address => "5900000",
    Width => "36", # Excel Formula: =calc_mem_width(E35:E35,M34,F35)
    Type => "Dynamic",
    UsedBy => "shr",
    MemEntries => "256", # Excel Formula: =16*16
    MemWrapper => "Fifo",
    MemProtect => "ECC",
    AdditionalInfo => "SampleReadBeforeProt=2,SampleReadAfterProt=1,PortErrPropagate=Disabled,CpuReadAccess=Enabled,CpuWriteAccess=Enabled",
    ArrayLength => "6",
    ArrayIndex => "2",
    MemLogicalWidth => "29",
    RdReqFifo2data => { #Structure Type: MemField; ArrayLength: 6; ArrayIndex: 2; ArrayLocationInName: 10;
      Name => "RdReqFifo[n]data",
      RegMem => "MemField",
      Width => "29", # Excel Formula: =calc_field_width_define("PDVOQ_KEY_WIDTH")
      Position => "28:0", # Excel Formula: =calc_position(F34,E35,TRUE)
    },
  },
  RdReqFifo3 => { #Structure Type: Mem; ArrayLength: 6; ArrayIndex: 3; ArrayLocationInName: 10;
    Name => "RdReqFifo[6]",
    RegMem => "Mem",
    Address => "5A00000",
    Width => "36", # Excel Formula: =calc_mem_width(E35:E35,M34,F35)
    Type => "Dynamic",
    UsedBy => "shr",
    MemEntries => "256", # Excel Formula: =16*16
    MemWrapper => "Fifo",
    MemProtect => "ECC",
    AdditionalInfo => "SampleReadBeforeProt=2,SampleReadAfterProt=1,PortErrPropagate=Disabled,CpuReadAccess=Enabled,CpuWriteAccess=Enabled",
    ArrayLength => "6",
    ArrayIndex => "3",
    MemLogicalWidth => "29",
    RdReqFifo3data => { #Structure Type: MemField; ArrayLength: 6; ArrayIndex: 3; ArrayLocationInName: 10;
      Name => "RdReqFifo[n]data",
      RegMem => "MemField",
      Width => "29", # Excel Formula: =calc_field_width_define("PDVOQ_KEY_WIDTH")
      Position => "28:0", # Excel Formula: =calc_position(F34,E35,TRUE)
    },
  },
  RdReqFifo4 => { #Structure Type: Mem; ArrayLength: 6; ArrayIndex: 4; ArrayLocationInName: 10;
    Name => "RdReqFifo[6]",
    RegMem => "Mem",
    Address => "5B00000",
    Width => "36", # Excel Formula: =calc_mem_width(E35:E35,M34,F35)
    Type => "Dynamic",
    UsedBy => "shr",
    MemEntries => "256", # Excel Formula: =16*16
    MemWrapper => "Fifo",
    MemProtect => "ECC",
    AdditionalInfo => "SampleReadBeforeProt=2,SampleReadAfterProt=1,PortErrPropagate=Disabled,CpuReadAccess=Enabled,CpuWriteAccess=Enabled",
    ArrayLength => "6",
    ArrayIndex => "4",
    MemLogicalWidth => "29",
    RdReqFifo4data => { #Structure Type: MemField; ArrayLength: 6; ArrayIndex: 4; ArrayLocationInName: 10;
      Name => "RdReqFifo[n]data",
      RegMem => "MemField",
      Width => "29", # Excel Formula: =calc_field_width_define("PDVOQ_KEY_WIDTH")
      Position => "28:0", # Excel Formula: =calc_position(F34,E35,TRUE)
    },
  },
  RdReqFifo5 => { #Structure Type: Mem; ArrayLength: 6; ArrayIndex: 5; ArrayLocationInName: 10;
    Name => "RdReqFifo[6]",
    RegMem => "Mem",
    Address => "5C00000",
    Width => "36", # Excel Formula: =calc_mem_width(E35:E35,M34,F35)
    Type => "Dynamic",
    UsedBy => "shr",
    MemEntries => "256", # Excel Formula: =16*16
    MemWrapper => "Fifo",
    MemProtect => "ECC",
    AdditionalInfo => "SampleReadBeforeProt=2,SampleReadAfterProt=1,PortErrPropagate=Disabled,CpuReadAccess=Enabled,CpuWriteAccess=Enabled",
    ArrayLength => "6",
    ArrayIndex => "5",
    MemLogicalWidth => "29",
    RdReqFifo5data => { #Structure Type: MemField; ArrayLength: 6; ArrayIndex: 5; ArrayLocationInName: 10;
      Name => "RdReqFifo[n]data",
      RegMem => "MemField",
      Width => "29", # Excel Formula: =calc_field_width_define("PDVOQ_KEY_WIDTH")
      Position => "28:0", # Excel Formula: =calc_position(F34,E35,TRUE)
    },
  },
  RdResultFifo0 => { #Structure Type: Mem; ArrayLength: 6; ArrayIndex: 0; ArrayLocationInName: 13;
    Name => "RdResultFifo[6]",
    RegMem => "Mem",
    Address => "5D00000", # Excel Formula: =calc_mem_address(C34,A34,G36)
    Width => "180", # Excel Formula: =calc_mem_width(E37:E37,M36,F37)
    Type => "Dynamic",
    UsedBy => "shr",
    MemEntries => "256", # Excel Formula: =16*16
    MemWrapper => "Fifo",
    MemProtect => "ECC",
    AdditionalInfo => "SampleReadBeforeProt=2,SampleReadAfterProt=1,PortErrPropagate=Disabled,CpuReadAccess=Enabled,CpuWriteAccess=Enabled",
    ArrayLength => "6",
    ArrayIndex => "0",
    MemLogicalWidth => "171",
    RdResultFifo0data => { #Structure Type: MemField; ArrayLength: 6; ArrayIndex: 0; ArrayLocationInName: 13;
      Name => "RdResultFifo[n]data",
      RegMem => "MemField",
      Width => "171", # Excel Formula: =4+calc_field_width_define("PDVOQ_KEY_WIDTH")+14+1+calc_field_width_define("VOQ_CGM2PDVOQ_PD_WIDTH")
      Position => "170:0", # Excel Formula: =calc_position(F36,E37,TRUE)
      Comments => "4(em eng inedex)+PDVOQ_KEY_WIDTH+14(indexof em result)+1(found)+VOQ_CGM2PDVOQ_PD_WIDTH",
    },
  },
  RdResultFifo1 => { #Structure Type: Mem; ArrayLength: 6; ArrayIndex: 1; ArrayLocationInName: 13;
    Name => "RdResultFifo[6]",
    RegMem => "Mem",
    Address => "5E00000",
    Width => "180", # Excel Formula: =calc_mem_width(E37:E37,M36,F37)
    Type => "Dynamic",
    UsedBy => "shr",
    MemEntries => "256", # Excel Formula: =16*16
    MemWrapper => "Fifo",
    MemProtect => "ECC",
    AdditionalInfo => "SampleReadBeforeProt=2,SampleReadAfterProt=1,PortErrPropagate=Disabled,CpuReadAccess=Enabled,CpuWriteAccess=Enabled",
    ArrayLength => "6",
    ArrayIndex => "1",
    MemLogicalWidth => "171",
    RdResultFifo1data => { #Structure Type: MemField; ArrayLength: 6; ArrayIndex: 1; ArrayLocationInName: 13;
      Name => "RdResultFifo[n]data",
      RegMem => "MemField",
      Width => "171", # Excel Formula: =4+calc_field_width_define("PDVOQ_KEY_WIDTH")+14+1+calc_field_width_define("VOQ_CGM2PDVOQ_PD_WIDTH")
      Position => "170:0", # Excel Formula: =calc_position(F36,E37,TRUE)
      Comments => "4(em eng inedex)+PDVOQ_KEY_WIDTH+14(indexof em result)+1(found)+VOQ_CGM2PDVOQ_PD_WIDTH",
    },
  },
  RdResultFifo2 => { #Structure Type: Mem; ArrayLength: 6; ArrayIndex: 2; ArrayLocationInName: 13;
    Name => "RdResultFifo[6]",
    RegMem => "Mem",
    Address => "5F00000",
    Width => "180", # Excel Formula: =calc_mem_width(E37:E37,M36,F37)
    Type => "Dynamic",
    UsedBy => "shr",
    MemEntries => "256", # Excel Formula: =16*16
    MemWrapper => "Fifo",
    MemProtect => "ECC",
    AdditionalInfo => "SampleReadBeforeProt=2,SampleReadAfterProt=1,PortErrPropagate=Disabled,CpuReadAccess=Enabled,CpuWriteAccess=Enabled",
    ArrayLength => "6",
    ArrayIndex => "2",
    MemLogicalWidth => "171",
    RdResultFifo2data => { #Structure Type: MemField; ArrayLength: 6; ArrayIndex: 2; ArrayLocationInName: 13;
      Name => "RdResultFifo[n]data",
      RegMem => "MemField",
      Width => "171", # Excel Formula: =4+calc_field_width_define("PDVOQ_KEY_WIDTH")+14+1+calc_field_width_define("VOQ_CGM2PDVOQ_PD_WIDTH")
      Position => "170:0", # Excel Formula: =calc_position(F36,E37,TRUE)
      Comments => "4(em eng inedex)+PDVOQ_KEY_WIDTH+14(indexof em result)+1(found)+VOQ_CGM2PDVOQ_PD_WIDTH",
    },
  },
  RdResultFifo3 => { #Structure Type: Mem; ArrayLength: 6; ArrayIndex: 3; ArrayLocationInName: 13;
    Name => "RdResultFifo[6]",
    RegMem => "Mem",
    Address => "6000000",
    Width => "180", # Excel Formula: =calc_mem_width(E37:E37,M36,F37)
    Type => "Dynamic",
    UsedBy => "shr",
    MemEntries => "256", # Excel Formula: =16*16
    MemWrapper => "Fifo",
    MemProtect => "ECC",
    AdditionalInfo => "SampleReadBeforeProt=2,SampleReadAfterProt=1,PortErrPropagate=Disabled,CpuReadAccess=Enabled,CpuWriteAccess=Enabled",
    ArrayLength => "6",
    ArrayIndex => "3",
    MemLogicalWidth => "171",
    RdResultFifo3data => { #Structure Type: MemField; ArrayLength: 6; ArrayIndex: 3; ArrayLocationInName: 13;
      Name => "RdResultFifo[n]data",
      RegMem => "MemField",
      Width => "171", # Excel Formula: =4+calc_field_width_define("PDVOQ_KEY_WIDTH")+14+1+calc_field_width_define("VOQ_CGM2PDVOQ_PD_WIDTH")
      Position => "170:0", # Excel Formula: =calc_position(F36,E37,TRUE)
      Comments => "4(em eng inedex)+PDVOQ_KEY_WIDTH+14(indexof em result)+1(found)+VOQ_CGM2PDVOQ_PD_WIDTH",
    },
  },
  RdResultFifo4 => { #Structure Type: Mem; ArrayLength: 6; ArrayIndex: 4; ArrayLocationInName: 13;
    Name => "RdResultFifo[6]",
    RegMem => "Mem",
    Address => "6100000",
    Width => "180", # Excel Formula: =calc_mem_width(E37:E37,M36,F37)
    Type => "Dynamic",
    UsedBy => "shr",
    MemEntries => "256", # Excel Formula: =16*16
    MemWrapper => "Fifo",
    MemProtect => "ECC",
    AdditionalInfo => "SampleReadBeforeProt=2,SampleReadAfterProt=1,PortErrPropagate=Disabled,CpuReadAccess=Enabled,CpuWriteAccess=Enabled",
    ArrayLength => "6",
    ArrayIndex => "4",
    MemLogicalWidth => "171",
    RdResultFifo4data => { #Structure Type: MemField; ArrayLength: 6; ArrayIndex: 4; ArrayLocationInName: 13;
      Name => "RdResultFifo[n]data",
      RegMem => "MemField",
      Width => "171", # Excel Formula: =4+calc_field_width_define("PDVOQ_KEY_WIDTH")+14+1+calc_field_width_define("VOQ_CGM2PDVOQ_PD_WIDTH")
      Position => "170:0", # Excel Formula: =calc_position(F36,E37,TRUE)
      Comments => "4(em eng inedex)+PDVOQ_KEY_WIDTH+14(indexof em result)+1(found)+VOQ_CGM2PDVOQ_PD_WIDTH",
    },
  },
  RdResultFifo5 => { #Structure Type: Mem; ArrayLength: 6; ArrayIndex: 5; ArrayLocationInName: 13;
    Name => "RdResultFifo[6]",
    RegMem => "Mem",
    Address => "6200000",
    Width => "180", # Excel Formula: =calc_mem_width(E37:E37,M36,F37)
    Type => "Dynamic",
    UsedBy => "shr",
    MemEntries => "256", # Excel Formula: =16*16
    MemWrapper => "Fifo",
    MemProtect => "ECC",
    AdditionalInfo => "SampleReadBeforeProt=2,SampleReadAfterProt=1,PortErrPropagate=Disabled,CpuReadAccess=Enabled,CpuWriteAccess=Enabled",
    ArrayLength => "6",
    ArrayIndex => "5",
    MemLogicalWidth => "171",
    RdResultFifo5data => { #Structure Type: MemField; ArrayLength: 6; ArrayIndex: 5; ArrayLocationInName: 13;
      Name => "RdResultFifo[n]data",
      RegMem => "MemField",
      Width => "171", # Excel Formula: =4+calc_field_width_define("PDVOQ_KEY_WIDTH")+14+1+calc_field_width_define("VOQ_CGM2PDVOQ_PD_WIDTH")
      Position => "170:0", # Excel Formula: =calc_position(F36,E37,TRUE)
      Comments => "4(em eng inedex)+PDVOQ_KEY_WIDTH+14(indexof em result)+1(found)+VOQ_CGM2PDVOQ_PD_WIDTH",
    },
  },
  EmVerifier0 => { #Structure Type: Mem; ArrayLength: 64; ArrayIndex: 0; ArrayLocationInName: 11;
    Name => "EmVerifier[64]",
    RegMem => "Mem",
    Address => "6300000", # Excel Formula: =calc_mem_address(C36,A36,G38)
    Description => "4 memories per core - 16 cores (note that ECC implemented by the EM logic)",
    Width => "96", # Excel Formula: =calc_mem_width(E39:E39,M38,F39)
    Type => "Dynamic",
    UsedBy => "em",
    MemEntries => "1024",
    MemWrapper => "1P WriteMask",
    MemProtect => "None",
    AdditionalInfo => "SampleReadBeforeProt=2,SampleReadAfterProt=1,PackArrayToBus=Enabled,PortErrPropagate=Disabled,CpuReadAccess=Enabled,CpuWriteAccess=Enabled",
    ArrayLength => "64",
    ArrayIndex => "0",
    MemLogicalWidth => "96",
    EmVerifier0data => { #Structure Type: MemField; ArrayLength: 64; ArrayIndex: 0; ArrayLocationInName: 11;
      Name => "EmVerifier[n]data",
      RegMem => "MemField",
      Width => "96",
      Position => "95:0", # Excel Formula: =calc_position(F38,E39,TRUE)
    },
  },
  EmVerifier1 => { #Structure Type: Mem; ArrayLength: 64; ArrayIndex: 1; ArrayLocationInName: 11;
    Name => "EmVerifier[64]",
    RegMem => "Mem",
    Address => "6400000",
    Description => "4 memories per core - 16 cores (note that ECC implemented by the EM logic)",
    Width => "96", # Excel Formula: =calc_mem_width(E39:E39,M38,F39)
    Type => "Dynamic",
    UsedBy => "em",
    MemEntries => "1024",
    MemWrapper => "1P WriteMask",
    MemProtect => "None",
    AdditionalInfo => "SampleReadBeforeProt=2,SampleReadAfterProt=1,PackArrayToBus=Enabled,PortErrPropagate=Disabled,CpuReadAccess=Enabled,CpuWriteAccess=Enabled",
    ArrayLength => "64",
    ArrayIndex => "1",
    MemLogicalWidth => "96",
    EmVerifier1data => { #Structure Type: MemField; ArrayLength: 64; ArrayIndex: 1; ArrayLocationInName: 11;
      Name => "EmVerifier[n]data",
      RegMem => "MemField",
      Width => "96",
      Position => "95:0", # Excel Formula: =calc_position(F38,E39,TRUE)
    },
  },
  EmVerifier2 => { #Structure Type: Mem; ArrayLength: 64; ArrayIndex: 2; ArrayLocationInName: 11;
    Name => "EmVerifier[64]",
    RegMem => "Mem",
    Address => "6500000",
    Description => "4 memories per core - 16 cores (note that ECC implemented by the EM logic)",
    Width => "96", # Excel Formula: =calc_mem_width(E39:E39,M38,F39)
    Type => "Dynamic",
    UsedBy => "em",
    MemEntries => "1024",
    MemWrapper => "1P WriteMask",
    MemProtect => "None",
    AdditionalInfo => "SampleReadBeforeProt=2,SampleReadAfterProt=1,PackArrayToBus=Enabled,PortErrPropagate=Disabled,CpuReadAccess=Enabled,CpuWriteAccess=Enabled",
    ArrayLength => "64",
    ArrayIndex => "2",
    MemLogicalWidth => "96",
    EmVerifier2data => { #Structure Type: MemField; ArrayLength: 64; ArrayIndex: 2; ArrayLocationInName: 11;
      Name => "EmVerifier[n]data",
      RegMem => "MemField",
      Width => "96",
      Position => "95:0", # Excel Formula: =calc_position(F38,E39,TRUE)
    },
  },
  EmVerifier3 => { #Structure Type: Mem; ArrayLength: 64; ArrayIndex: 3; ArrayLocationInName: 11;
    Name => "EmVerifier[64]",
    RegMem => "Mem",
    Address => "6600000",
    Description => "4 memories per core - 16 cores (note that ECC implemented by the EM logic)",
    Width => "96", # Excel Formula: =calc_mem_width(E39:E39,M38,F39)
    Type => "Dynamic",
    UsedBy => "em",
    MemEntries => "1024",
    MemWrapper => "1P WriteMask",
    MemProtect => "None",
    AdditionalInfo => "SampleReadBeforeProt=2,SampleReadAfterProt=1,PackArrayToBus=Enabled,PortErrPropagate=Disabled,CpuReadAccess=Enabled,CpuWriteAccess=Enabled",
    ArrayLength => "64",
    ArrayIndex => "3",
    MemLogicalWidth => "96",
    EmVerifier3data => { #Structure Type: MemField; ArrayLength: 64; ArrayIndex: 3; ArrayLocationInName: 11;
      Name => "EmVerifier[n]data",
      RegMem => "MemField",
      Width => "96",
      Position => "95:0", # Excel Formula: =calc_position(F38,E39,TRUE)
    },
  },
  EmVerifier4 => { #Structure Type: Mem; ArrayLength: 64; ArrayIndex: 4; ArrayLocationInName: 11;
    Name => "EmVerifier[64]",
    RegMem => "Mem",
    Address => "6700000",
    Description => "4 memories per core - 16 cores (note that ECC implemented by the EM logic)",
    Width => "96", # Excel Formula: =calc_mem_width(E39:E39,M38,F39)
    Type => "Dynamic",
    UsedBy => "em",
    MemEntries => "1024",
    MemWrapper => "1P WriteMask",
    MemProtect => "None",
    AdditionalInfo => "SampleReadBeforeProt=2,SampleReadAfterProt=1,PackArrayToBus=Enabled,PortErrPropagate=Disabled,CpuReadAccess=Enabled,CpuWriteAccess=Enabled",
    ArrayLength => "64",
    ArrayIndex => "4",
    MemLogicalWidth => "96",
    EmVerifier4data => { #Structure Type: MemField; ArrayLength: 64; ArrayIndex: 4; ArrayLocationInName: 11;
      Name => "EmVerifier[n]data",
      RegMem => "MemField",
      Width => "96",
      Position => "95:0", # Excel Formula: =calc_position(F38,E39,TRUE)
    },
  },
  EmVerifier5 => { #Structure Type: Mem; ArrayLength: 64; ArrayIndex: 5; ArrayLocationInName: 11;
    Name => "EmVerifier[64]",
    RegMem => "Mem",
    Address => "6800000",
    Description => "4 memories per core - 16 cores (note that ECC implemented by the EM logic)",
    Width => "96", # Excel Formula: =calc_mem_width(E39:E39,M38,F39)
    Type => "Dynamic",
    UsedBy => "em",
    MemEntries => "1024",
    MemWrapper => "1P WriteMask",
    MemProtect => "None",
    AdditionalInfo => "SampleReadBeforeProt=2,SampleReadAfterProt=1,PackArrayToBus=Enabled,PortErrPropagate=Disabled,CpuReadAccess=Enabled,CpuWriteAccess=Enabled",
    ArrayLength => "64",
    ArrayIndex => "5",
    MemLogicalWidth => "96",
    EmVerifier5data => { #Structure Type: MemField; ArrayLength: 64; ArrayIndex: 5; ArrayLocationInName: 11;
      Name => "EmVerifier[n]data",
      RegMem => "MemField",
      Width => "96",
      Position => "95:0", # Excel Formula: =calc_position(F38,E39,TRUE)
    },
  },
  EmVerifier6 => { #Structure Type: Mem; ArrayLength: 64; ArrayIndex: 6; ArrayLocationInName: 11;
    Name => "EmVerifier[64]",
    RegMem => "Mem",
    Address => "6900000",
    Description => "4 memories per core - 16 cores (note that ECC implemented by the EM logic)",
    Width => "96", # Excel Formula: =calc_mem_width(E39:E39,M38,F39)
    Type => "Dynamic",
    UsedBy => "em",
    MemEntries => "1024",
    MemWrapper => "1P WriteMask",
    MemProtect => "None",
    AdditionalInfo => "SampleReadBeforeProt=2,SampleReadAfterProt=1,PackArrayToBus=Enabled,PortErrPropagate=Disabled,CpuReadAccess=Enabled,CpuWriteAccess=Enabled",
    ArrayLength => "64",
    ArrayIndex => "6",
    MemLogicalWidth => "96",
    EmVerifier6data => { #Structure Type: MemField; ArrayLength: 64; ArrayIndex: 6; ArrayLocationInName: 11;
      Name => "EmVerifier[n]data",
      RegMem => "MemField",
      Width => "96",
      Position => "95:0", # Excel Formula: =calc_position(F38,E39,TRUE)
    },
  },
  EmVerifier7 => { #Structure Type: Mem; ArrayLength: 64; ArrayIndex: 7; ArrayLocationInName: 11;
    Name => "EmVerifier[64]",
    RegMem => "Mem",
    Address => "6A00000",
    Description => "4 memories per core - 16 cores (note that ECC implemented by the EM logic)",
    Width => "96", # Excel Formula: =calc_mem_width(E39:E39,M38,F39)
    Type => "Dynamic",
    UsedBy => "em",
    MemEntries => "1024",
    MemWrapper => "1P WriteMask",
    MemProtect => "None",
    AdditionalInfo => "SampleReadBeforeProt=2,SampleReadAfterProt=1,PackArrayToBus=Enabled,PortErrPropagate=Disabled,CpuReadAccess=Enabled,CpuWriteAccess=Enabled",
    ArrayLength => "64",
    ArrayIndex => "7",
    MemLogicalWidth => "96",
    EmVerifier7data => { #Structure Type: MemField; ArrayLength: 64; ArrayIndex: 7; ArrayLocationInName: 11;
      Name => "EmVerifier[n]data",
      RegMem => "MemField",
      Width => "96",
      Position => "95:0", # Excel Formula: =calc_position(F38,E39,TRUE)
    },
  },
  EmVerifier8 => { #Structure Type: Mem; ArrayLength: 64; ArrayIndex: 8; ArrayLocationInName: 11;
    Name => "EmVerifier[64]",
    RegMem => "Mem",
    Address => "6B00000",
    Description => "4 memories per core - 16 cores (note that ECC implemented by the EM logic)",
    Width => "96", # Excel Formula: =calc_mem_width(E39:E39,M38,F39)
    Type => "Dynamic",
    UsedBy => "em",
    MemEntries => "1024",
    MemWrapper => "1P WriteMask",
    MemProtect => "None",
    AdditionalInfo => "SampleReadBeforeProt=2,SampleReadAfterProt=1,PackArrayToBus=Enabled,PortErrPropagate=Disabled,CpuReadAccess=Enabled,CpuWriteAccess=Enabled",
    ArrayLength => "64",
    ArrayIndex => "8",
    MemLogicalWidth => "96",
    EmVerifier8data => { #Structure Type: MemField; ArrayLength: 64; ArrayIndex: 8; ArrayLocationInName: 11;
      Name => "EmVerifier[n]data",
      RegMem => "MemField",
      Width => "96",
      Position => "95:0", # Excel Formula: =calc_position(F38,E39,TRUE)
    },
  },
  EmVerifier9 => { #Structure Type: Mem; ArrayLength: 64; ArrayIndex: 9; ArrayLocationInName: 11;
    Name => "EmVerifier[64]",
    RegMem => "Mem",
    Address => "6C00000",
    Description => "4 memories per core - 16 cores (note that ECC implemented by the EM logic)",
    Width => "96", # Excel Formula: =calc_mem_width(E39:E39,M38,F39)
    Type => "Dynamic",
    UsedBy => "em",
    MemEntries => "1024",
    MemWrapper => "1P WriteMask",
    MemProtect => "None",
    AdditionalInfo => "SampleReadBeforeProt=2,SampleReadAfterProt=1,PackArrayToBus=Enabled,PortErrPropagate=Disabled,CpuReadAccess=Enabled,CpuWriteAccess=Enabled",
    ArrayLength => "64",
    ArrayIndex => "9",
    MemLogicalWidth => "96",
    EmVerifier9data => { #Structure Type: MemField; ArrayLength: 64; ArrayIndex: 9; ArrayLocationInName: 11;
      Name => "EmVerifier[n]data",
      RegMem => "MemField",
      Width => "96",
      Position => "95:0", # Excel Formula: =calc_position(F38,E39,TRUE)
    },
  },
  EmVerifier10 => { #Structure Type: Mem; ArrayLength: 64; ArrayIndex: 10; ArrayLocationInName: 11;
    Name => "EmVerifier[64]",
    RegMem => "Mem",
    Address => "6D00000",
    Description => "4 memories per core - 16 cores (note that ECC implemented by the EM logic)",
    Width => "96", # Excel Formula: =calc_mem_width(E39:E39,M38,F39)
    Type => "Dynamic",
    UsedBy => "em",
    MemEntries => "1024",
    MemWrapper => "1P WriteMask",
    MemProtect => "None",
    AdditionalInfo => "SampleReadBeforeProt=2,SampleReadAfterProt=1,PackArrayToBus=Enabled,PortErrPropagate=Disabled,CpuReadAccess=Enabled,CpuWriteAccess=Enabled",
    ArrayLength => "64",
    ArrayIndex => "10",
    MemLogicalWidth => "96",
    EmVerifier10data => { #Structure Type: MemField; ArrayLength: 64; ArrayIndex: 10; ArrayLocationInName: 11;
      Name => "EmVerifier[n]data",
      RegMem => "MemField",
      Width => "96",
      Position => "95:0", # Excel Formula: =calc_position(F38,E39,TRUE)
    },
  },
  EmVerifier11 => { #Structure Type: Mem; ArrayLength: 64; ArrayIndex: 11; ArrayLocationInName: 11;
    Name => "EmVerifier[64]",
    RegMem => "Mem",
    Address => "6E00000",
    Description => "4 memories per core - 16 cores (note that ECC implemented by the EM logic)",
    Width => "96", # Excel Formula: =calc_mem_width(E39:E39,M38,F39)
    Type => "Dynamic",
    UsedBy => "em",
    MemEntries => "1024",
    MemWrapper => "1P WriteMask",
    MemProtect => "None",
    AdditionalInfo => "SampleReadBeforeProt=2,SampleReadAfterProt=1,PackArrayToBus=Enabled,PortErrPropagate=Disabled,CpuReadAccess=Enabled,CpuWriteAccess=Enabled",
    ArrayLength => "64",
    ArrayIndex => "11",
    MemLogicalWidth => "96",
    EmVerifier11data => { #Structure Type: MemField; ArrayLength: 64; ArrayIndex: 11; ArrayLocationInName: 11;
      Name => "EmVerifier[n]data",
      RegMem => "MemField",
      Width => "96",
      Position => "95:0", # Excel Formula: =calc_position(F38,E39,TRUE)
    },
  },
  EmVerifier12 => { #Structure Type: Mem; ArrayLength: 64; ArrayIndex: 12; ArrayLocationInName: 11;
    Name => "EmVerifier[64]",
    RegMem => "Mem",
    Address => "6F00000",
    Description => "4 memories per core - 16 cores (note that ECC implemented by the EM logic)",
    Width => "96", # Excel Formula: =calc_mem_width(E39:E39,M38,F39)
    Type => "Dynamic",
    UsedBy => "em",
    MemEntries => "1024",
    MemWrapper => "1P WriteMask",
    MemProtect => "None",
    AdditionalInfo => "SampleReadBeforeProt=2,SampleReadAfterProt=1,PackArrayToBus=Enabled,PortErrPropagate=Disabled,CpuReadAccess=Enabled,CpuWriteAccess=Enabled",
    ArrayLength => "64",
    ArrayIndex => "12",
    MemLogicalWidth => "96",
    EmVerifier12data => { #Structure Type: MemField; ArrayLength: 64; ArrayIndex: 12; ArrayLocationInName: 11;
      Name => "EmVerifier[n]data",
      RegMem => "MemField",
      Width => "96",
      Position => "95:0", # Excel Formula: =calc_position(F38,E39,TRUE)
    },
  },
  EmVerifier13 => { #Structure Type: Mem; ArrayLength: 64; ArrayIndex: 13; ArrayLocationInName: 11;
    Name => "EmVerifier[64]",
    RegMem => "Mem",
    Address => "7000000",
    Description => "4 memories per core - 16 cores (note that ECC implemented by the EM logic)",
    Width => "96", # Excel Formula: =calc_mem_width(E39:E39,M38,F39)
    Type => "Dynamic",
    UsedBy => "em",
    MemEntries => "1024",
    MemWrapper => "1P WriteMask",
    MemProtect => "None",
    AdditionalInfo => "SampleReadBeforeProt=2,SampleReadAfterProt=1,PackArrayToBus=Enabled,PortErrPropagate=Disabled,CpuReadAccess=Enabled,CpuWriteAccess=Enabled",
    ArrayLength => "64",
    ArrayIndex => "13",
    MemLogicalWidth => "96",
    EmVerifier13data => { #Structure Type: MemField; ArrayLength: 64; ArrayIndex: 13; ArrayLocationInName: 11;
      Name => "EmVerifier[n]data",
      RegMem => "MemField",
      Width => "96",
      Position => "95:0", # Excel Formula: =calc_position(F38,E39,TRUE)
    },
  },
  EmVerifier14 => { #Structure Type: Mem; ArrayLength: 64; ArrayIndex: 14; ArrayLocationInName: 11;
    Name => "EmVerifier[64]",
    RegMem => "Mem",
    Address => "7100000",
    Description => "4 memories per core - 16 cores (note that ECC implemented by the EM logic)",
    Width => "96", # Excel Formula: =calc_mem_width(E39:E39,M38,F39)
    Type => "Dynamic",
    UsedBy => "em",
    MemEntries => "1024",
    MemWrapper => "1P WriteMask",
    MemProtect => "None",
    AdditionalInfo => "SampleReadBeforeProt=2,SampleReadAfterProt=1,PackArrayToBus=Enabled,PortErrPropagate=Disabled,CpuReadAccess=Enabled,CpuWriteAccess=Enabled",
    ArrayLength => "64",
    ArrayIndex => "14",
    MemLogicalWidth => "96",
    EmVerifier14data => { #Structure Type: MemField; ArrayLength: 64; ArrayIndex: 14; ArrayLocationInName: 11;
      Name => "EmVerifier[n]data",
      RegMem => "MemField",
      Width => "96",
      Position => "95:0", # Excel Formula: =calc_position(F38,E39,TRUE)
    },
  },
  EmVerifier15 => { #Structure Type: Mem; ArrayLength: 64; ArrayIndex: 15; ArrayLocationInName: 11;
    Name => "EmVerifier[64]",
    RegMem => "Mem",
    Address => "7200000",
    Description => "4 memories per core - 16 cores (note that ECC implemented by the EM logic)",
    Width => "96", # Excel Formula: =calc_mem_width(E39:E39,M38,F39)
    Type => "Dynamic",
    UsedBy => "em",
    MemEntries => "1024",
    MemWrapper => "1P WriteMask",
    MemProtect => "None",
    AdditionalInfo => "SampleReadBeforeProt=2,SampleReadAfterProt=1,PackArrayToBus=Enabled,PortErrPropagate=Disabled,CpuReadAccess=Enabled,CpuWriteAccess=Enabled",
    ArrayLength => "64",
    ArrayIndex => "15",
    MemLogicalWidth => "96",
    EmVerifier15data => { #Structure Type: MemField; ArrayLength: 64; ArrayIndex: 15; ArrayLocationInName: 11;
      Name => "EmVerifier[n]data",
      RegMem => "MemField",
      Width => "96",
      Position => "95:0", # Excel Formula: =calc_position(F38,E39,TRUE)
    },
  },
  EmVerifier16 => { #Structure Type: Mem; ArrayLength: 64; ArrayIndex: 16; ArrayLocationInName: 11;
    Name => "EmVerifier[64]",
    RegMem => "Mem",
    Address => "7300000",
    Description => "4 memories per core - 16 cores (note that ECC implemented by the EM logic)",
    Width => "96", # Excel Formula: =calc_mem_width(E39:E39,M38,F39)
    Type => "Dynamic",
    UsedBy => "em",
    MemEntries => "1024",
    MemWrapper => "1P WriteMask",
    MemProtect => "None",
    AdditionalInfo => "SampleReadBeforeProt=2,SampleReadAfterProt=1,PackArrayToBus=Enabled,PortErrPropagate=Disabled,CpuReadAccess=Enabled,CpuWriteAccess=Enabled",
    ArrayLength => "64",
    ArrayIndex => "16",
    MemLogicalWidth => "96",
    EmVerifier16data => { #Structure Type: MemField; ArrayLength: 64; ArrayIndex: 16; ArrayLocationInName: 11;
      Name => "EmVerifier[n]data",
      RegMem => "MemField",
      Width => "96",
      Position => "95:0", # Excel Formula: =calc_position(F38,E39,TRUE)
    },
  },
  EmVerifier17 => { #Structure Type: Mem; ArrayLength: 64; ArrayIndex: 17; ArrayLocationInName: 11;
    Name => "EmVerifier[64]",
    RegMem => "Mem",
    Address => "7400000",
    Description => "4 memories per core - 16 cores (note that ECC implemented by the EM logic)",
    Width => "96", # Excel Formula: =calc_mem_width(E39:E39,M38,F39)
    Type => "Dynamic",
    UsedBy => "em",
    MemEntries => "1024",
    MemWrapper => "1P WriteMask",
    MemProtect => "None",
    AdditionalInfo => "SampleReadBeforeProt=2,SampleReadAfterProt=1,PackArrayToBus=Enabled,PortErrPropagate=Disabled,CpuReadAccess=Enabled,CpuWriteAccess=Enabled",
    ArrayLength => "64",
    ArrayIndex => "17",
    MemLogicalWidth => "96",
    EmVerifier17data => { #Structure Type: MemField; ArrayLength: 64; ArrayIndex: 17; ArrayLocationInName: 11;
      Name => "EmVerifier[n]data",
      RegMem => "MemField",
      Width => "96",
      Position => "95:0", # Excel Formula: =calc_position(F38,E39,TRUE)
    },
  },
  EmVerifier18 => { #Structure Type: Mem; ArrayLength: 64; ArrayIndex: 18; ArrayLocationInName: 11;
    Name => "EmVerifier[64]",
    RegMem => "Mem",
    Address => "7500000",
    Description => "4 memories per core - 16 cores (note that ECC implemented by the EM logic)",
    Width => "96", # Excel Formula: =calc_mem_width(E39:E39,M38,F39)
    Type => "Dynamic",
    UsedBy => "em",
    MemEntries => "1024",
    MemWrapper => "1P WriteMask",
    MemProtect => "None",
    AdditionalInfo => "SampleReadBeforeProt=2,SampleReadAfterProt=1,PackArrayToBus=Enabled,PortErrPropagate=Disabled,CpuReadAccess=Enabled,CpuWriteAccess=Enabled",
    ArrayLength => "64",
    ArrayIndex => "18",
    MemLogicalWidth => "96",
    EmVerifier18data => { #Structure Type: MemField; ArrayLength: 64; ArrayIndex: 18; ArrayLocationInName: 11;
      Name => "EmVerifier[n]data",
      RegMem => "MemField",
      Width => "96",
      Position => "95:0", # Excel Formula: =calc_position(F38,E39,TRUE)
    },
  },
  EmVerifier19 => { #Structure Type: Mem; ArrayLength: 64; ArrayIndex: 19; ArrayLocationInName: 11;
    Name => "EmVerifier[64]",
    RegMem => "Mem",
    Address => "7600000",
    Description => "4 memories per core - 16 cores (note that ECC implemented by the EM logic)",
    Width => "96", # Excel Formula: =calc_mem_width(E39:E39,M38,F39)
    Type => "Dynamic",
    UsedBy => "em",
    MemEntries => "1024",
    MemWrapper => "1P WriteMask",
    MemProtect => "None",
    AdditionalInfo => "SampleReadBeforeProt=2,SampleReadAfterProt=1,PackArrayToBus=Enabled,PortErrPropagate=Disabled,CpuReadAccess=Enabled,CpuWriteAccess=Enabled",
    ArrayLength => "64",
    ArrayIndex => "19",
    MemLogicalWidth => "96",
    EmVerifier19data => { #Structure Type: MemField; ArrayLength: 64; ArrayIndex: 19; ArrayLocationInName: 11;
      Name => "EmVerifier[n]data",
      RegMem => "MemField",
      Width => "96",
      Position => "95:0", # Excel Formula: =calc_position(F38,E39,TRUE)
    },
  },
  EmVerifier20 => { #Structure Type: Mem; ArrayLength: 64; ArrayIndex: 20; ArrayLocationInName: 11;
    Name => "EmVerifier[64]",
    RegMem => "Mem",
    Address => "7700000",
    Description => "4 memories per core - 16 cores (note that ECC implemented by the EM logic)",
    Width => "96", # Excel Formula: =calc_mem_width(E39:E39,M38,F39)
    Type => "Dynamic",
    UsedBy => "em",
    MemEntries => "1024",
    MemWrapper => "1P WriteMask",
    MemProtect => "None",
    AdditionalInfo => "SampleReadBeforeProt=2,SampleReadAfterProt=1,PackArrayToBus=Enabled,PortErrPropagate=Disabled,CpuReadAccess=Enabled,CpuWriteAccess=Enabled",
    ArrayLength => "64",
    ArrayIndex => "20",
    MemLogicalWidth => "96",
    EmVerifier20data => { #Structure Type: MemField; ArrayLength: 64; ArrayIndex: 20; ArrayLocationInName: 11;
      Name => "EmVerifier[n]data",
      RegMem => "MemField",
      Width => "96",
      Position => "95:0", # Excel Formula: =calc_position(F38,E39,TRUE)
    },
  },
  EmVerifier21 => { #Structure Type: Mem; ArrayLength: 64; ArrayIndex: 21; ArrayLocationInName: 11;
    Name => "EmVerifier[64]",
    RegMem => "Mem",
    Address => "7800000",
    Description => "4 memories per core - 16 cores (note that ECC implemented by the EM logic)",
    Width => "96", # Excel Formula: =calc_mem_width(E39:E39,M38,F39)
    Type => "Dynamic",
    UsedBy => "em",
    MemEntries => "1024",
    MemWrapper => "1P WriteMask",
    MemProtect => "None",
    AdditionalInfo => "SampleReadBeforeProt=2,SampleReadAfterProt=1,PackArrayToBus=Enabled,PortErrPropagate=Disabled,CpuReadAccess=Enabled,CpuWriteAccess=Enabled",
    ArrayLength => "64",
    ArrayIndex => "21",
    MemLogicalWidth => "96",
    EmVerifier21data => { #Structure Type: MemField; ArrayLength: 64; ArrayIndex: 21; ArrayLocationInName: 11;
      Name => "EmVerifier[n]data",
      RegMem => "MemField",
      Width => "96",
      Position => "95:0", # Excel Formula: =calc_position(F38,E39,TRUE)
    },
  },
  EmVerifier22 => { #Structure Type: Mem; ArrayLength: 64; ArrayIndex: 22; ArrayLocationInName: 11;
    Name => "EmVerifier[64]",
    RegMem => "Mem",
    Address => "7900000",
    Description => "4 memories per core - 16 cores (note that ECC implemented by the EM logic)",
    Width => "96", # Excel Formula: =calc_mem_width(E39:E39,M38,F39)
    Type => "Dynamic",
    UsedBy => "em",
    MemEntries => "1024",
    MemWrapper => "1P WriteMask",
    MemProtect => "None",
    AdditionalInfo => "SampleReadBeforeProt=2,SampleReadAfterProt=1,PackArrayToBus=Enabled,PortErrPropagate=Disabled,CpuReadAccess=Enabled,CpuWriteAccess=Enabled",
    ArrayLength => "64",
    ArrayIndex => "22",
    MemLogicalWidth => "96",
    EmVerifier22data => { #Structure Type: MemField; ArrayLength: 64; ArrayIndex: 22; ArrayLocationInName: 11;
      Name => "EmVerifier[n]data",
      RegMem => "MemField",
      Width => "96",
      Position => "95:0", # Excel Formula: =calc_position(F38,E39,TRUE)
    },
  },
  EmVerifier23 => { #Structure Type: Mem; ArrayLength: 64; ArrayIndex: 23; ArrayLocationInName: 11;
    Name => "EmVerifier[64]",
    RegMem => "Mem",
    Address => "7A00000",
    Description => "4 memories per core - 16 cores (note that ECC implemented by the EM logic)",
    Width => "96", # Excel Formula: =calc_mem_width(E39:E39,M38,F39)
    Type => "Dynamic",
    UsedBy => "em",
    MemEntries => "1024",
    MemWrapper => "1P WriteMask",
    MemProtect => "None",
    AdditionalInfo => "SampleReadBeforeProt=2,SampleReadAfterProt=1,PackArrayToBus=Enabled,PortErrPropagate=Disabled,CpuReadAccess=Enabled,CpuWriteAccess=Enabled",
    ArrayLength => "64",
    ArrayIndex => "23",
    MemLogicalWidth => "96",
    EmVerifier23data => { #Structure Type: MemField; ArrayLength: 64; ArrayIndex: 23; ArrayLocationInName: 11;
      Name => "EmVerifier[n]data",
      RegMem => "MemField",
      Width => "96",
      Position => "95:0", # Excel Formula: =calc_position(F38,E39,TRUE)
    },
  },
  EmVerifier24 => { #Structure Type: Mem; ArrayLength: 64; ArrayIndex: 24; ArrayLocationInName: 11;
    Name => "EmVerifier[64]",
    RegMem => "Mem",
    Address => "7B00000",
    Description => "4 memories per core - 16 cores (note that ECC implemented by the EM logic)",
    Width => "96", # Excel Formula: =calc_mem_width(E39:E39,M38,F39)
    Type => "Dynamic",
    UsedBy => "em",
    MemEntries => "1024",
    MemWrapper => "1P WriteMask",
    MemProtect => "None",
    AdditionalInfo => "SampleReadBeforeProt=2,SampleReadAfterProt=1,PackArrayToBus=Enabled,PortErrPropagate=Disabled,CpuReadAccess=Enabled,CpuWriteAccess=Enabled",
    ArrayLength => "64",
    ArrayIndex => "24",
    MemLogicalWidth => "96",
    EmVerifier24data => { #Structure Type: MemField; ArrayLength: 64; ArrayIndex: 24; ArrayLocationInName: 11;
      Name => "EmVerifier[n]data",
      RegMem => "MemField",
      Width => "96",
      Position => "95:0", # Excel Formula: =calc_position(F38,E39,TRUE)
    },
  },
  EmVerifier25 => { #Structure Type: Mem; ArrayLength: 64; ArrayIndex: 25; ArrayLocationInName: 11;
    Name => "EmVerifier[64]",
    RegMem => "Mem",
    Address => "7C00000",
    Description => "4 memories per core - 16 cores (note that ECC implemented by the EM logic)",
    Width => "96", # Excel Formula: =calc_mem_width(E39:E39,M38,F39)
    Type => "Dynamic",
    UsedBy => "em",
    MemEntries => "1024",
    MemWrapper => "1P WriteMask",
    MemProtect => "None",
    AdditionalInfo => "SampleReadBeforeProt=2,SampleReadAfterProt=1,PackArrayToBus=Enabled,PortErrPropagate=Disabled,CpuReadAccess=Enabled,CpuWriteAccess=Enabled",
    ArrayLength => "64",
    ArrayIndex => "25",
    MemLogicalWidth => "96",
    EmVerifier25data => { #Structure Type: MemField; ArrayLength: 64; ArrayIndex: 25; ArrayLocationInName: 11;
      Name => "EmVerifier[n]data",
      RegMem => "MemField",
      Width => "96",
      Position => "95:0", # Excel Formula: =calc_position(F38,E39,TRUE)
    },
  },
  EmVerifier26 => { #Structure Type: Mem; ArrayLength: 64; ArrayIndex: 26; ArrayLocationInName: 11;
    Name => "EmVerifier[64]",
    RegMem => "Mem",
    Address => "7D00000",
    Description => "4 memories per core - 16 cores (note that ECC implemented by the EM logic)",
    Width => "96", # Excel Formula: =calc_mem_width(E39:E39,M38,F39)
    Type => "Dynamic",
    UsedBy => "em",
    MemEntries => "1024",
    MemWrapper => "1P WriteMask",
    MemProtect => "None",
    AdditionalInfo => "SampleReadBeforeProt=2,SampleReadAfterProt=1,PackArrayToBus=Enabled,PortErrPropagate=Disabled,CpuReadAccess=Enabled,CpuWriteAccess=Enabled",
    ArrayLength => "64",
    ArrayIndex => "26",
    MemLogicalWidth => "96",
    EmVerifier26data => { #Structure Type: MemField; ArrayLength: 64; ArrayIndex: 26; ArrayLocationInName: 11;
      Name => "EmVerifier[n]data",
      RegMem => "MemField",
      Width => "96",
      Position => "95:0", # Excel Formula: =calc_position(F38,E39,TRUE)
    },
  },
  EmVerifier27 => { #Structure Type: Mem; ArrayLength: 64; ArrayIndex: 27; ArrayLocationInName: 11;
    Name => "EmVerifier[64]",
    RegMem => "Mem",
    Address => "7E00000",
    Description => "4 memories per core - 16 cores (note that ECC implemented by the EM logic)",
    Width => "96", # Excel Formula: =calc_mem_width(E39:E39,M38,F39)
    Type => "Dynamic",
    UsedBy => "em",
    MemEntries => "1024",
    MemWrapper => "1P WriteMask",
    MemProtect => "None",
    AdditionalInfo => "SampleReadBeforeProt=2,SampleReadAfterProt=1,PackArrayToBus=Enabled,PortErrPropagate=Disabled,CpuReadAccess=Enabled,CpuWriteAccess=Enabled",
    ArrayLength => "64",
    ArrayIndex => "27",
    MemLogicalWidth => "96",
    EmVerifier27data => { #Structure Type: MemField; ArrayLength: 64; ArrayIndex: 27; ArrayLocationInName: 11;
      Name => "EmVerifier[n]data",
      RegMem => "MemField",
      Width => "96",
      Position => "95:0", # Excel Formula: =calc_position(F38,E39,TRUE)
    },
  },
  EmVerifier28 => { #Structure Type: Mem; ArrayLength: 64; ArrayIndex: 28; ArrayLocationInName: 11;
    Name => "EmVerifier[64]",
    RegMem => "Mem",
    Address => "7F00000",
    Description => "4 memories per core - 16 cores (note that ECC implemented by the EM logic)",
    Width => "96", # Excel Formula: =calc_mem_width(E39:E39,M38,F39)
    Type => "Dynamic",
    UsedBy => "em",
    MemEntries => "1024",
    MemWrapper => "1P WriteMask",
    MemProtect => "None",
    AdditionalInfo => "SampleReadBeforeProt=2,SampleReadAfterProt=1,PackArrayToBus=Enabled,PortErrPropagate=Disabled,CpuReadAccess=Enabled,CpuWriteAccess=Enabled",
    ArrayLength => "64",
    ArrayIndex => "28",
    MemLogicalWidth => "96",
    EmVerifier28data => { #Structure Type: MemField; ArrayLength: 64; ArrayIndex: 28; ArrayLocationInName: 11;
      Name => "EmVerifier[n]data",
      RegMem => "MemField",
      Width => "96",
      Position => "95:0", # Excel Formula: =calc_position(F38,E39,TRUE)
    },
  },
  EmVerifier29 => { #Structure Type: Mem; ArrayLength: 64; ArrayIndex: 29; ArrayLocationInName: 11;
    Name => "EmVerifier[64]",
    RegMem => "Mem",
    Address => "8000000",
    Description => "4 memories per core - 16 cores (note that ECC implemented by the EM logic)",
    Width => "96", # Excel Formula: =calc_mem_width(E39:E39,M38,F39)
    Type => "Dynamic",
    UsedBy => "em",
    MemEntries => "1024",
    MemWrapper => "1P WriteMask",
    MemProtect => "None",
    AdditionalInfo => "SampleReadBeforeProt=2,SampleReadAfterProt=1,PackArrayToBus=Enabled,PortErrPropagate=Disabled,CpuReadAccess=Enabled,CpuWriteAccess=Enabled",
    ArrayLength => "64",
    ArrayIndex => "29",
    MemLogicalWidth => "96",
    EmVerifier29data => { #Structure Type: MemField; ArrayLength: 64; ArrayIndex: 29; ArrayLocationInName: 11;
      Name => "EmVerifier[n]data",
      RegMem => "MemField",
      Width => "96",
      Position => "95:0", # Excel Formula: =calc_position(F38,E39,TRUE)
    },
  },
  EmVerifier30 => { #Structure Type: Mem; ArrayLength: 64; ArrayIndex: 30; ArrayLocationInName: 11;
    Name => "EmVerifier[64]",
    RegMem => "Mem",
    Address => "8100000",
    Description => "4 memories per core - 16 cores (note that ECC implemented by the EM logic)",
    Width => "96", # Excel Formula: =calc_mem_width(E39:E39,M38,F39)
    Type => "Dynamic",
    UsedBy => "em",
    MemEntries => "1024",
    MemWrapper => "1P WriteMask",
    MemProtect => "None",
    AdditionalInfo => "SampleReadBeforeProt=2,SampleReadAfterProt=1,PackArrayToBus=Enabled,PortErrPropagate=Disabled,CpuReadAccess=Enabled,CpuWriteAccess=Enabled",
    ArrayLength => "64",
    ArrayIndex => "30",
    MemLogicalWidth => "96",
    EmVerifier30data => { #Structure Type: MemField; ArrayLength: 64; ArrayIndex: 30; ArrayLocationInName: 11;
      Name => "EmVerifier[n]data",
      RegMem => "MemField",
      Width => "96",
      Position => "95:0", # Excel Formula: =calc_position(F38,E39,TRUE)
    },
  },
  EmVerifier31 => { #Structure Type: Mem; ArrayLength: 64; ArrayIndex: 31; ArrayLocationInName: 11;
    Name => "EmVerifier[64]",
    RegMem => "Mem",
    Address => "8200000",
    Description => "4 memories per core - 16 cores (note that ECC implemented by the EM logic)",
    Width => "96", # Excel Formula: =calc_mem_width(E39:E39,M38,F39)
    Type => "Dynamic",
    UsedBy => "em",
    MemEntries => "1024",
    MemWrapper => "1P WriteMask",
    MemProtect => "None",
    AdditionalInfo => "SampleReadBeforeProt=2,SampleReadAfterProt=1,PackArrayToBus=Enabled,PortErrPropagate=Disabled,CpuReadAccess=Enabled,CpuWriteAccess=Enabled",
    ArrayLength => "64",
    ArrayIndex => "31",
    MemLogicalWidth => "96",
    EmVerifier31data => { #Structure Type: MemField; ArrayLength: 64; ArrayIndex: 31; ArrayLocationInName: 11;
      Name => "EmVerifier[n]data",
      RegMem => "MemField",
      Width => "96",
      Position => "95:0", # Excel Formula: =calc_position(F38,E39,TRUE)
    },
  },
  EmVerifier32 => { #Structure Type: Mem; ArrayLength: 64; ArrayIndex: 32; ArrayLocationInName: 11;
    Name => "EmVerifier[64]",
    RegMem => "Mem",
    Address => "8300000",
    Description => "4 memories per core - 16 cores (note that ECC implemented by the EM logic)",
    Width => "96", # Excel Formula: =calc_mem_width(E39:E39,M38,F39)
    Type => "Dynamic",
    UsedBy => "em",
    MemEntries => "1024",
    MemWrapper => "1P WriteMask",
    MemProtect => "None",
    AdditionalInfo => "SampleReadBeforeProt=2,SampleReadAfterProt=1,PackArrayToBus=Enabled,PortErrPropagate=Disabled,CpuReadAccess=Enabled,CpuWriteAccess=Enabled",
    ArrayLength => "64",
    ArrayIndex => "32",
    MemLogicalWidth => "96",
    EmVerifier32data => { #Structure Type: MemField; ArrayLength: 64; ArrayIndex: 32; ArrayLocationInName: 11;
      Name => "EmVerifier[n]data",
      RegMem => "MemField",
      Width => "96",
      Position => "95:0", # Excel Formula: =calc_position(F38,E39,TRUE)
    },
  },
  EmVerifier33 => { #Structure Type: Mem; ArrayLength: 64; ArrayIndex: 33; ArrayLocationInName: 11;
    Name => "EmVerifier[64]",
    RegMem => "Mem",
    Address => "8400000",
    Description => "4 memories per core - 16 cores (note that ECC implemented by the EM logic)",
    Width => "96", # Excel Formula: =calc_mem_width(E39:E39,M38,F39)
    Type => "Dynamic",
    UsedBy => "em",
    MemEntries => "1024",
    MemWrapper => "1P WriteMask",
    MemProtect => "None",
    AdditionalInfo => "SampleReadBeforeProt=2,SampleReadAfterProt=1,PackArrayToBus=Enabled,PortErrPropagate=Disabled,CpuReadAccess=Enabled,CpuWriteAccess=Enabled",
    ArrayLength => "64",
    ArrayIndex => "33",
    MemLogicalWidth => "96",
    EmVerifier33data => { #Structure Type: MemField; ArrayLength: 64; ArrayIndex: 33; ArrayLocationInName: 11;
      Name => "EmVerifier[n]data",
      RegMem => "MemField",
      Width => "96",
      Position => "95:0", # Excel Formula: =calc_position(F38,E39,TRUE)
    },
  },
  EmVerifier34 => { #Structure Type: Mem; ArrayLength: 64; ArrayIndex: 34; ArrayLocationInName: 11;
    Name => "EmVerifier[64]",
    RegMem => "Mem",
    Address => "8500000",
    Description => "4 memories per core - 16 cores (note that ECC implemented by the EM logic)",
    Width => "96", # Excel Formula: =calc_mem_width(E39:E39,M38,F39)
    Type => "Dynamic",
    UsedBy => "em",
    MemEntries => "1024",
    MemWrapper => "1P WriteMask",
    MemProtect => "None",
    AdditionalInfo => "SampleReadBeforeProt=2,SampleReadAfterProt=1,PackArrayToBus=Enabled,PortErrPropagate=Disabled,CpuReadAccess=Enabled,CpuWriteAccess=Enabled",
    ArrayLength => "64",
    ArrayIndex => "34",
    MemLogicalWidth => "96",
    EmVerifier34data => { #Structure Type: MemField; ArrayLength: 64; ArrayIndex: 34; ArrayLocationInName: 11;
      Name => "EmVerifier[n]data",
      RegMem => "MemField",
      Width => "96",
      Position => "95:0", # Excel Formula: =calc_position(F38,E39,TRUE)
    },
  },
  EmVerifier35 => { #Structure Type: Mem; ArrayLength: 64; ArrayIndex: 35; ArrayLocationInName: 11;
    Name => "EmVerifier[64]",
    RegMem => "Mem",
    Address => "8600000",
    Description => "4 memories per core - 16 cores (note that ECC implemented by the EM logic)",
    Width => "96", # Excel Formula: =calc_mem_width(E39:E39,M38,F39)
    Type => "Dynamic",
    UsedBy => "em",
    MemEntries => "1024",
    MemWrapper => "1P WriteMask",
    MemProtect => "None",
    AdditionalInfo => "SampleReadBeforeProt=2,SampleReadAfterProt=1,PackArrayToBus=Enabled,PortErrPropagate=Disabled,CpuReadAccess=Enabled,CpuWriteAccess=Enabled",
    ArrayLength => "64",
    ArrayIndex => "35",
    MemLogicalWidth => "96",
    EmVerifier35data => { #Structure Type: MemField; ArrayLength: 64; ArrayIndex: 35; ArrayLocationInName: 11;
      Name => "EmVerifier[n]data",
      RegMem => "MemField",
      Width => "96",
      Position => "95:0", # Excel Formula: =calc_position(F38,E39,TRUE)
    },
  },
  EmVerifier36 => { #Structure Type: Mem; ArrayLength: 64; ArrayIndex: 36; ArrayLocationInName: 11;
    Name => "EmVerifier[64]",
    RegMem => "Mem",
    Address => "8700000",
    Description => "4 memories per core - 16 cores (note that ECC implemented by the EM logic)",
    Width => "96", # Excel Formula: =calc_mem_width(E39:E39,M38,F39)
    Type => "Dynamic",
    UsedBy => "em",
    MemEntries => "1024",
    MemWrapper => "1P WriteMask",
    MemProtect => "None",
    AdditionalInfo => "SampleReadBeforeProt=2,SampleReadAfterProt=1,PackArrayToBus=Enabled,PortErrPropagate=Disabled,CpuReadAccess=Enabled,CpuWriteAccess=Enabled",
    ArrayLength => "64",
    ArrayIndex => "36",
    MemLogicalWidth => "96",
    EmVerifier36data => { #Structure Type: MemField; ArrayLength: 64; ArrayIndex: 36; ArrayLocationInName: 11;
      Name => "EmVerifier[n]data",
      RegMem => "MemField",
      Width => "96",
      Position => "95:0", # Excel Formula: =calc_position(F38,E39,TRUE)
    },
  },
  EmVerifier37 => { #Structure Type: Mem; ArrayLength: 64; ArrayIndex: 37; ArrayLocationInName: 11;
    Name => "EmVerifier[64]",
    RegMem => "Mem",
    Address => "8800000",
    Description => "4 memories per core - 16 cores (note that ECC implemented by the EM logic)",
    Width => "96", # Excel Formula: =calc_mem_width(E39:E39,M38,F39)
    Type => "Dynamic",
    UsedBy => "em",
    MemEntries => "1024",
    MemWrapper => "1P WriteMask",
    MemProtect => "None",
    AdditionalInfo => "SampleReadBeforeProt=2,SampleReadAfterProt=1,PackArrayToBus=Enabled,PortErrPropagate=Disabled,CpuReadAccess=Enabled,CpuWriteAccess=Enabled",
    ArrayLength => "64",
    ArrayIndex => "37",
    MemLogicalWidth => "96",
    EmVerifier37data => { #Structure Type: MemField; ArrayLength: 64; ArrayIndex: 37; ArrayLocationInName: 11;
      Name => "EmVerifier[n]data",
      RegMem => "MemField",
      Width => "96",
      Position => "95:0", # Excel Formula: =calc_position(F38,E39,TRUE)
    },
  },
  EmVerifier38 => { #Structure Type: Mem; ArrayLength: 64; ArrayIndex: 38; ArrayLocationInName: 11;
    Name => "EmVerifier[64]",
    RegMem => "Mem",
    Address => "8900000",
    Description => "4 memories per core - 16 cores (note that ECC implemented by the EM logic)",
    Width => "96", # Excel Formula: =calc_mem_width(E39:E39,M38,F39)
    Type => "Dynamic",
    UsedBy => "em",
    MemEntries => "1024",
    MemWrapper => "1P WriteMask",
    MemProtect => "None",
    AdditionalInfo => "SampleReadBeforeProt=2,SampleReadAfterProt=1,PackArrayToBus=Enabled,PortErrPropagate=Disabled,CpuReadAccess=Enabled,CpuWriteAccess=Enabled",
    ArrayLength => "64",
    ArrayIndex => "38",
    MemLogicalWidth => "96",
    EmVerifier38data => { #Structure Type: MemField; ArrayLength: 64; ArrayIndex: 38; ArrayLocationInName: 11;
      Name => "EmVerifier[n]data",
      RegMem => "MemField",
      Width => "96",
      Position => "95:0", # Excel Formula: =calc_position(F38,E39,TRUE)
    },
  },
  EmVerifier39 => { #Structure Type: Mem; ArrayLength: 64; ArrayIndex: 39; ArrayLocationInName: 11;
    Name => "EmVerifier[64]",
    RegMem => "Mem",
    Address => "8A00000",
    Description => "4 memories per core - 16 cores (note that ECC implemented by the EM logic)",
    Width => "96", # Excel Formula: =calc_mem_width(E39:E39,M38,F39)
    Type => "Dynamic",
    UsedBy => "em",
    MemEntries => "1024",
    MemWrapper => "1P WriteMask",
    MemProtect => "None",
    AdditionalInfo => "SampleReadBeforeProt=2,SampleReadAfterProt=1,PackArrayToBus=Enabled,PortErrPropagate=Disabled,CpuReadAccess=Enabled,CpuWriteAccess=Enabled",
    ArrayLength => "64",
    ArrayIndex => "39",
    MemLogicalWidth => "96",
    EmVerifier39data => { #Structure Type: MemField; ArrayLength: 64; ArrayIndex: 39; ArrayLocationInName: 11;
      Name => "EmVerifier[n]data",
      RegMem => "MemField",
      Width => "96",
      Position => "95:0", # Excel Formula: =calc_position(F38,E39,TRUE)
    },
  },
  EmVerifier40 => { #Structure Type: Mem; ArrayLength: 64; ArrayIndex: 40; ArrayLocationInName: 11;
    Name => "EmVerifier[64]",
    RegMem => "Mem",
    Address => "8B00000",
    Description => "4 memories per core - 16 cores (note that ECC implemented by the EM logic)",
    Width => "96", # Excel Formula: =calc_mem_width(E39:E39,M38,F39)
    Type => "Dynamic",
    UsedBy => "em",
    MemEntries => "1024",
    MemWrapper => "1P WriteMask",
    MemProtect => "None",
    AdditionalInfo => "SampleReadBeforeProt=2,SampleReadAfterProt=1,PackArrayToBus=Enabled,PortErrPropagate=Disabled,CpuReadAccess=Enabled,CpuWriteAccess=Enabled",
    ArrayLength => "64",
    ArrayIndex => "40",
    MemLogicalWidth => "96",
    EmVerifier40data => { #Structure Type: MemField; ArrayLength: 64; ArrayIndex: 40; ArrayLocationInName: 11;
      Name => "EmVerifier[n]data",
      RegMem => "MemField",
      Width => "96",
      Position => "95:0", # Excel Formula: =calc_position(F38,E39,TRUE)
    },
  },
  EmVerifier41 => { #Structure Type: Mem; ArrayLength: 64; ArrayIndex: 41; ArrayLocationInName: 11;
    Name => "EmVerifier[64]",
    RegMem => "Mem",
    Address => "8C00000",
    Description => "4 memories per core - 16 cores (note that ECC implemented by the EM logic)",
    Width => "96", # Excel Formula: =calc_mem_width(E39:E39,M38,F39)
    Type => "Dynamic",
    UsedBy => "em",
    MemEntries => "1024",
    MemWrapper => "1P WriteMask",
    MemProtect => "None",
    AdditionalInfo => "SampleReadBeforeProt=2,SampleReadAfterProt=1,PackArrayToBus=Enabled,PortErrPropagate=Disabled,CpuReadAccess=Enabled,CpuWriteAccess=Enabled",
    ArrayLength => "64",
    ArrayIndex => "41",
    MemLogicalWidth => "96",
    EmVerifier41data => { #Structure Type: MemField; ArrayLength: 64; ArrayIndex: 41; ArrayLocationInName: 11;
      Name => "EmVerifier[n]data",
      RegMem => "MemField",
      Width => "96",
      Position => "95:0", # Excel Formula: =calc_position(F38,E39,TRUE)
    },
  },
  EmVerifier42 => { #Structure Type: Mem; ArrayLength: 64; ArrayIndex: 42; ArrayLocationInName: 11;
    Name => "EmVerifier[64]",
    RegMem => "Mem",
    Address => "8D00000",
    Description => "4 memories per core - 16 cores (note that ECC implemented by the EM logic)",
    Width => "96", # Excel Formula: =calc_mem_width(E39:E39,M38,F39)
    Type => "Dynamic",
    UsedBy => "em",
    MemEntries => "1024",
    MemWrapper => "1P WriteMask",
    MemProtect => "None",
    AdditionalInfo => "SampleReadBeforeProt=2,SampleReadAfterProt=1,PackArrayToBus=Enabled,PortErrPropagate=Disabled,CpuReadAccess=Enabled,CpuWriteAccess=Enabled",
    ArrayLength => "64",
    ArrayIndex => "42",
    MemLogicalWidth => "96",
    EmVerifier42data => { #Structure Type: MemField; ArrayLength: 64; ArrayIndex: 42; ArrayLocationInName: 11;
      Name => "EmVerifier[n]data",
      RegMem => "MemField",
      Width => "96",
      Position => "95:0", # Excel Formula: =calc_position(F38,E39,TRUE)
    },
  },
  EmVerifier43 => { #Structure Type: Mem; ArrayLength: 64; ArrayIndex: 43; ArrayLocationInName: 11;
    Name => "EmVerifier[64]",
    RegMem => "Mem",
    Address => "8E00000",
    Description => "4 memories per core - 16 cores (note that ECC implemented by the EM logic)",
    Width => "96", # Excel Formula: =calc_mem_width(E39:E39,M38,F39)
    Type => "Dynamic",
    UsedBy => "em",
    MemEntries => "1024",
    MemWrapper => "1P WriteMask",
    MemProtect => "None",
    AdditionalInfo => "SampleReadBeforeProt=2,SampleReadAfterProt=1,PackArrayToBus=Enabled,PortErrPropagate=Disabled,CpuReadAccess=Enabled,CpuWriteAccess=Enabled",
    ArrayLength => "64",
    ArrayIndex => "43",
    MemLogicalWidth => "96",
    EmVerifier43data => { #Structure Type: MemField; ArrayLength: 64; ArrayIndex: 43; ArrayLocationInName: 11;
      Name => "EmVerifier[n]data",
      RegMem => "MemField",
      Width => "96",
      Position => "95:0", # Excel Formula: =calc_position(F38,E39,TRUE)
    },
  },
  EmVerifier44 => { #Structure Type: Mem; ArrayLength: 64; ArrayIndex: 44; ArrayLocationInName: 11;
    Name => "EmVerifier[64]",
    RegMem => "Mem",
    Address => "8F00000",
    Description => "4 memories per core - 16 cores (note that ECC implemented by the EM logic)",
    Width => "96", # Excel Formula: =calc_mem_width(E39:E39,M38,F39)
    Type => "Dynamic",
    UsedBy => "em",
    MemEntries => "1024",
    MemWrapper => "1P WriteMask",
    MemProtect => "None",
    AdditionalInfo => "SampleReadBeforeProt=2,SampleReadAfterProt=1,PackArrayToBus=Enabled,PortErrPropagate=Disabled,CpuReadAccess=Enabled,CpuWriteAccess=Enabled",
    ArrayLength => "64",
    ArrayIndex => "44",
    MemLogicalWidth => "96",
    EmVerifier44data => { #Structure Type: MemField; ArrayLength: 64; ArrayIndex: 44; ArrayLocationInName: 11;
      Name => "EmVerifier[n]data",
      RegMem => "MemField",
      Width => "96",
      Position => "95:0", # Excel Formula: =calc_position(F38,E39,TRUE)
    },
  },
  EmVerifier45 => { #Structure Type: Mem; ArrayLength: 64; ArrayIndex: 45; ArrayLocationInName: 11;
    Name => "EmVerifier[64]",
    RegMem => "Mem",
    Address => "9000000",
    Description => "4 memories per core - 16 cores (note that ECC implemented by the EM logic)",
    Width => "96", # Excel Formula: =calc_mem_width(E39:E39,M38,F39)
    Type => "Dynamic",
    UsedBy => "em",
    MemEntries => "1024",
    MemWrapper => "1P WriteMask",
    MemProtect => "None",
    AdditionalInfo => "SampleReadBeforeProt=2,SampleReadAfterProt=1,PackArrayToBus=Enabled,PortErrPropagate=Disabled,CpuReadAccess=Enabled,CpuWriteAccess=Enabled",
    ArrayLength => "64",
    ArrayIndex => "45",
    MemLogicalWidth => "96",
    EmVerifier45data => { #Structure Type: MemField; ArrayLength: 64; ArrayIndex: 45; ArrayLocationInName: 11;
      Name => "EmVerifier[n]data",
      RegMem => "MemField",
      Width => "96",
      Position => "95:0", # Excel Formula: =calc_position(F38,E39,TRUE)
    },
  },
  EmVerifier46 => { #Structure Type: Mem; ArrayLength: 64; ArrayIndex: 46; ArrayLocationInName: 11;
    Name => "EmVerifier[64]",
    RegMem => "Mem",
    Address => "9100000",
    Description => "4 memories per core - 16 cores (note that ECC implemented by the EM logic)",
    Width => "96", # Excel Formula: =calc_mem_width(E39:E39,M38,F39)
    Type => "Dynamic",
    UsedBy => "em",
    MemEntries => "1024",
    MemWrapper => "1P WriteMask",
    MemProtect => "None",
    AdditionalInfo => "SampleReadBeforeProt=2,SampleReadAfterProt=1,PackArrayToBus=Enabled,PortErrPropagate=Disabled,CpuReadAccess=Enabled,CpuWriteAccess=Enabled",
    ArrayLength => "64",
    ArrayIndex => "46",
    MemLogicalWidth => "96",
    EmVerifier46data => { #Structure Type: MemField; ArrayLength: 64; ArrayIndex: 46; ArrayLocationInName: 11;
      Name => "EmVerifier[n]data",
      RegMem => "MemField",
      Width => "96",
      Position => "95:0", # Excel Formula: =calc_position(F38,E39,TRUE)
    },
  },
  EmVerifier47 => { #Structure Type: Mem; ArrayLength: 64; ArrayIndex: 47; ArrayLocationInName: 11;
    Name => "EmVerifier[64]",
    RegMem => "Mem",
    Address => "9200000",
    Description => "4 memories per core - 16 cores (note that ECC implemented by the EM logic)",
    Width => "96", # Excel Formula: =calc_mem_width(E39:E39,M38,F39)
    Type => "Dynamic",
    UsedBy => "em",
    MemEntries => "1024",
    MemWrapper => "1P WriteMask",
    MemProtect => "None",
    AdditionalInfo => "SampleReadBeforeProt=2,SampleReadAfterProt=1,PackArrayToBus=Enabled,PortErrPropagate=Disabled,CpuReadAccess=Enabled,CpuWriteAccess=Enabled",
    ArrayLength => "64",
    ArrayIndex => "47",
    MemLogicalWidth => "96",
    EmVerifier47data => { #Structure Type: MemField; ArrayLength: 64; ArrayIndex: 47; ArrayLocationInName: 11;
      Name => "EmVerifier[n]data",
      RegMem => "MemField",
      Width => "96",
      Position => "95:0", # Excel Formula: =calc_position(F38,E39,TRUE)
    },
  },
  EmVerifier48 => { #Structure Type: Mem; ArrayLength: 64; ArrayIndex: 48; ArrayLocationInName: 11;
    Name => "EmVerifier[64]",
    RegMem => "Mem",
    Address => "9300000",
    Description => "4 memories per core - 16 cores (note that ECC implemented by the EM logic)",
    Width => "96", # Excel Formula: =calc_mem_width(E39:E39,M38,F39)
    Type => "Dynamic",
    UsedBy => "em",
    MemEntries => "1024",
    MemWrapper => "1P WriteMask",
    MemProtect => "None",
    AdditionalInfo => "SampleReadBeforeProt=2,SampleReadAfterProt=1,PackArrayToBus=Enabled,PortErrPropagate=Disabled,CpuReadAccess=Enabled,CpuWriteAccess=Enabled",
    ArrayLength => "64",
    ArrayIndex => "48",
    MemLogicalWidth => "96",
    EmVerifier48data => { #Structure Type: MemField; ArrayLength: 64; ArrayIndex: 48; ArrayLocationInName: 11;
      Name => "EmVerifier[n]data",
      RegMem => "MemField",
      Width => "96",
      Position => "95:0", # Excel Formula: =calc_position(F38,E39,TRUE)
    },
  },
  EmVerifier49 => { #Structure Type: Mem; ArrayLength: 64; ArrayIndex: 49; ArrayLocationInName: 11;
    Name => "EmVerifier[64]",
    RegMem => "Mem",
    Address => "9400000",
    Description => "4 memories per core - 16 cores (note that ECC implemented by the EM logic)",
    Width => "96", # Excel Formula: =calc_mem_width(E39:E39,M38,F39)
    Type => "Dynamic",
    UsedBy => "em",
    MemEntries => "1024",
    MemWrapper => "1P WriteMask",
    MemProtect => "None",
    AdditionalInfo => "SampleReadBeforeProt=2,SampleReadAfterProt=1,PackArrayToBus=Enabled,PortErrPropagate=Disabled,CpuReadAccess=Enabled,CpuWriteAccess=Enabled",
    ArrayLength => "64",
    ArrayIndex => "49",
    MemLogicalWidth => "96",
    EmVerifier49data => { #Structure Type: MemField; ArrayLength: 64; ArrayIndex: 49; ArrayLocationInName: 11;
      Name => "EmVerifier[n]data",
      RegMem => "MemField",
      Width => "96",
      Position => "95:0", # Excel Formula: =calc_position(F38,E39,TRUE)
    },
  },
  EmVerifier50 => { #Structure Type: Mem; ArrayLength: 64; ArrayIndex: 50; ArrayLocationInName: 11;
    Name => "EmVerifier[64]",
    RegMem => "Mem",
    Address => "9500000",
    Description => "4 memories per core - 16 cores (note that ECC implemented by the EM logic)",
    Width => "96", # Excel Formula: =calc_mem_width(E39:E39,M38,F39)
    Type => "Dynamic",
    UsedBy => "em",
    MemEntries => "1024",
    MemWrapper => "1P WriteMask",
    MemProtect => "None",
    AdditionalInfo => "SampleReadBeforeProt=2,SampleReadAfterProt=1,PackArrayToBus=Enabled,PortErrPropagate=Disabled,CpuReadAccess=Enabled,CpuWriteAccess=Enabled",
    ArrayLength => "64",
    ArrayIndex => "50",
    MemLogicalWidth => "96",
    EmVerifier50data => { #Structure Type: MemField; ArrayLength: 64; ArrayIndex: 50; ArrayLocationInName: 11;
      Name => "EmVerifier[n]data",
      RegMem => "MemField",
      Width => "96",
      Position => "95:0", # Excel Formula: =calc_position(F38,E39,TRUE)
    },
  },
  EmVerifier51 => { #Structure Type: Mem; ArrayLength: 64; ArrayIndex: 51; ArrayLocationInName: 11;
    Name => "EmVerifier[64]",
    RegMem => "Mem",
    Address => "9600000",
    Description => "4 memories per core - 16 cores (note that ECC implemented by the EM logic)",
    Width => "96", # Excel Formula: =calc_mem_width(E39:E39,M38,F39)
    Type => "Dynamic",
    UsedBy => "em",
    MemEntries => "1024",
    MemWrapper => "1P WriteMask",
    MemProtect => "None",
    AdditionalInfo => "SampleReadBeforeProt=2,SampleReadAfterProt=1,PackArrayToBus=Enabled,PortErrPropagate=Disabled,CpuReadAccess=Enabled,CpuWriteAccess=Enabled",
    ArrayLength => "64",
    ArrayIndex => "51",
    MemLogicalWidth => "96",
    EmVerifier51data => { #Structure Type: MemField; ArrayLength: 64; ArrayIndex: 51; ArrayLocationInName: 11;
      Name => "EmVerifier[n]data",
      RegMem => "MemField",
      Width => "96",
      Position => "95:0", # Excel Formula: =calc_position(F38,E39,TRUE)
    },
  },
  EmVerifier52 => { #Structure Type: Mem; ArrayLength: 64; ArrayIndex: 52; ArrayLocationInName: 11;
    Name => "EmVerifier[64]",
    RegMem => "Mem",
    Address => "9700000",
    Description => "4 memories per core - 16 cores (note that ECC implemented by the EM logic)",
    Width => "96", # Excel Formula: =calc_mem_width(E39:E39,M38,F39)
    Type => "Dynamic",
    UsedBy => "em",
    MemEntries => "1024",
    MemWrapper => "1P WriteMask",
    MemProtect => "None",
    AdditionalInfo => "SampleReadBeforeProt=2,SampleReadAfterProt=1,PackArrayToBus=Enabled,PortErrPropagate=Disabled,CpuReadAccess=Enabled,CpuWriteAccess=Enabled",
    ArrayLength => "64",
    ArrayIndex => "52",
    MemLogicalWidth => "96",
    EmVerifier52data => { #Structure Type: MemField; ArrayLength: 64; ArrayIndex: 52; ArrayLocationInName: 11;
      Name => "EmVerifier[n]data",
      RegMem => "MemField",
      Width => "96",
      Position => "95:0", # Excel Formula: =calc_position(F38,E39,TRUE)
    },
  },
  EmVerifier53 => { #Structure Type: Mem; ArrayLength: 64; ArrayIndex: 53; ArrayLocationInName: 11;
    Name => "EmVerifier[64]",
    RegMem => "Mem",
    Address => "9800000",
    Description => "4 memories per core - 16 cores (note that ECC implemented by the EM logic)",
    Width => "96", # Excel Formula: =calc_mem_width(E39:E39,M38,F39)
    Type => "Dynamic",
    UsedBy => "em",
    MemEntries => "1024",
    MemWrapper => "1P WriteMask",
    MemProtect => "None",
    AdditionalInfo => "SampleReadBeforeProt=2,SampleReadAfterProt=1,PackArrayToBus=Enabled,PortErrPropagate=Disabled,CpuReadAccess=Enabled,CpuWriteAccess=Enabled",
    ArrayLength => "64",
    ArrayIndex => "53",
    MemLogicalWidth => "96",
    EmVerifier53data => { #Structure Type: MemField; ArrayLength: 64; ArrayIndex: 53; ArrayLocationInName: 11;
      Name => "EmVerifier[n]data",
      RegMem => "MemField",
      Width => "96",
      Position => "95:0", # Excel Formula: =calc_position(F38,E39,TRUE)
    },
  },
  EmVerifier54 => { #Structure Type: Mem; ArrayLength: 64; ArrayIndex: 54; ArrayLocationInName: 11;
    Name => "EmVerifier[64]",
    RegMem => "Mem",
    Address => "9900000",
    Description => "4 memories per core - 16 cores (note that ECC implemented by the EM logic)",
    Width => "96", # Excel Formula: =calc_mem_width(E39:E39,M38,F39)
    Type => "Dynamic",
    UsedBy => "em",
    MemEntries => "1024",
    MemWrapper => "1P WriteMask",
    MemProtect => "None",
    AdditionalInfo => "SampleReadBeforeProt=2,SampleReadAfterProt=1,PackArrayToBus=Enabled,PortErrPropagate=Disabled,CpuReadAccess=Enabled,CpuWriteAccess=Enabled",
    ArrayLength => "64",
    ArrayIndex => "54",
    MemLogicalWidth => "96",
    EmVerifier54data => { #Structure Type: MemField; ArrayLength: 64; ArrayIndex: 54; ArrayLocationInName: 11;
      Name => "EmVerifier[n]data",
      RegMem => "MemField",
      Width => "96",
      Position => "95:0", # Excel Formula: =calc_position(F38,E39,TRUE)
    },
  },
  EmVerifier55 => { #Structure Type: Mem; ArrayLength: 64; ArrayIndex: 55; ArrayLocationInName: 11;
    Name => "EmVerifier[64]",
    RegMem => "Mem",
    Address => "9A00000",
    Description => "4 memories per core - 16 cores (note that ECC implemented by the EM logic)",
    Width => "96", # Excel Formula: =calc_mem_width(E39:E39,M38,F39)
    Type => "Dynamic",
    UsedBy => "em",
    MemEntries => "1024",
    MemWrapper => "1P WriteMask",
    MemProtect => "None",
    AdditionalInfo => "SampleReadBeforeProt=2,SampleReadAfterProt=1,PackArrayToBus=Enabled,PortErrPropagate=Disabled,CpuReadAccess=Enabled,CpuWriteAccess=Enabled",
    ArrayLength => "64",
    ArrayIndex => "55",
    MemLogicalWidth => "96",
    EmVerifier55data => { #Structure Type: MemField; ArrayLength: 64; ArrayIndex: 55; ArrayLocationInName: 11;
      Name => "EmVerifier[n]data",
      RegMem => "MemField",
      Width => "96",
      Position => "95:0", # Excel Formula: =calc_position(F38,E39,TRUE)
    },
  },
  EmVerifier56 => { #Structure Type: Mem; ArrayLength: 64; ArrayIndex: 56; ArrayLocationInName: 11;
    Name => "EmVerifier[64]",
    RegMem => "Mem",
    Address => "9B00000",
    Description => "4 memories per core - 16 cores (note that ECC implemented by the EM logic)",
    Width => "96", # Excel Formula: =calc_mem_width(E39:E39,M38,F39)
    Type => "Dynamic",
    UsedBy => "em",
    MemEntries => "1024",
    MemWrapper => "1P WriteMask",
    MemProtect => "None",
    AdditionalInfo => "SampleReadBeforeProt=2,SampleReadAfterProt=1,PackArrayToBus=Enabled,PortErrPropagate=Disabled,CpuReadAccess=Enabled,CpuWriteAccess=Enabled",
    ArrayLength => "64",
    ArrayIndex => "56",
    MemLogicalWidth => "96",
    EmVerifier56data => { #Structure Type: MemField; ArrayLength: 64; ArrayIndex: 56; ArrayLocationInName: 11;
      Name => "EmVerifier[n]data",
      RegMem => "MemField",
      Width => "96",
      Position => "95:0", # Excel Formula: =calc_position(F38,E39,TRUE)
    },
  },
  EmVerifier57 => { #Structure Type: Mem; ArrayLength: 64; ArrayIndex: 57; ArrayLocationInName: 11;
    Name => "EmVerifier[64]",
    RegMem => "Mem",
    Address => "9C00000",
    Description => "4 memories per core - 16 cores (note that ECC implemented by the EM logic)",
    Width => "96", # Excel Formula: =calc_mem_width(E39:E39,M38,F39)
    Type => "Dynamic",
    UsedBy => "em",
    MemEntries => "1024",
    MemWrapper => "1P WriteMask",
    MemProtect => "None",
    AdditionalInfo => "SampleReadBeforeProt=2,SampleReadAfterProt=1,PackArrayToBus=Enabled,PortErrPropagate=Disabled,CpuReadAccess=Enabled,CpuWriteAccess=Enabled",
    ArrayLength => "64",
    ArrayIndex => "57",
    MemLogicalWidth => "96",
    EmVerifier57data => { #Structure Type: MemField; ArrayLength: 64; ArrayIndex: 57; ArrayLocationInName: 11;
      Name => "EmVerifier[n]data",
      RegMem => "MemField",
      Width => "96",
      Position => "95:0", # Excel Formula: =calc_position(F38,E39,TRUE)
    },
  },
  EmVerifier58 => { #Structure Type: Mem; ArrayLength: 64; ArrayIndex: 58; ArrayLocationInName: 11;
    Name => "EmVerifier[64]",
    RegMem => "Mem",
    Address => "9D00000",
    Description => "4 memories per core - 16 cores (note that ECC implemented by the EM logic)",
    Width => "96", # Excel Formula: =calc_mem_width(E39:E39,M38,F39)
    Type => "Dynamic",
    UsedBy => "em",
    MemEntries => "1024",
    MemWrapper => "1P WriteMask",
    MemProtect => "None",
    AdditionalInfo => "SampleReadBeforeProt=2,SampleReadAfterProt=1,PackArrayToBus=Enabled,PortErrPropagate=Disabled,CpuReadAccess=Enabled,CpuWriteAccess=Enabled",
    ArrayLength => "64",
    ArrayIndex => "58",
    MemLogicalWidth => "96",
    EmVerifier58data => { #Structure Type: MemField; ArrayLength: 64; ArrayIndex: 58; ArrayLocationInName: 11;
      Name => "EmVerifier[n]data",
      RegMem => "MemField",
      Width => "96",
      Position => "95:0", # Excel Formula: =calc_position(F38,E39,TRUE)
    },
  },
  EmVerifier59 => { #Structure Type: Mem; ArrayLength: 64; ArrayIndex: 59; ArrayLocationInName: 11;
    Name => "EmVerifier[64]",
    RegMem => "Mem",
    Address => "9E00000",
    Description => "4 memories per core - 16 cores (note that ECC implemented by the EM logic)",
    Width => "96", # Excel Formula: =calc_mem_width(E39:E39,M38,F39)
    Type => "Dynamic",
    UsedBy => "em",
    MemEntries => "1024",
    MemWrapper => "1P WriteMask",
    MemProtect => "None",
    AdditionalInfo => "SampleReadBeforeProt=2,SampleReadAfterProt=1,PackArrayToBus=Enabled,PortErrPropagate=Disabled,CpuReadAccess=Enabled,CpuWriteAccess=Enabled",
    ArrayLength => "64",
    ArrayIndex => "59",
    MemLogicalWidth => "96",
    EmVerifier59data => { #Structure Type: MemField; ArrayLength: 64; ArrayIndex: 59; ArrayLocationInName: 11;
      Name => "EmVerifier[n]data",
      RegMem => "MemField",
      Width => "96",
      Position => "95:0", # Excel Formula: =calc_position(F38,E39,TRUE)
    },
  },
  EmVerifier60 => { #Structure Type: Mem; ArrayLength: 64; ArrayIndex: 60; ArrayLocationInName: 11;
    Name => "EmVerifier[64]",
    RegMem => "Mem",
    Address => "9F00000",
    Description => "4 memories per core - 16 cores (note that ECC implemented by the EM logic)",
    Width => "96", # Excel Formula: =calc_mem_width(E39:E39,M38,F39)
    Type => "Dynamic",
    UsedBy => "em",
    MemEntries => "1024",
    MemWrapper => "1P WriteMask",
    MemProtect => "None",
    AdditionalInfo => "SampleReadBeforeProt=2,SampleReadAfterProt=1,PackArrayToBus=Enabled,PortErrPropagate=Disabled,CpuReadAccess=Enabled,CpuWriteAccess=Enabled",
    ArrayLength => "64",
    ArrayIndex => "60",
    MemLogicalWidth => "96",
    EmVerifier60data => { #Structure Type: MemField; ArrayLength: 64; ArrayIndex: 60; ArrayLocationInName: 11;
      Name => "EmVerifier[n]data",
      RegMem => "MemField",
      Width => "96",
      Position => "95:0", # Excel Formula: =calc_position(F38,E39,TRUE)
    },
  },
  EmVerifier61 => { #Structure Type: Mem; ArrayLength: 64; ArrayIndex: 61; ArrayLocationInName: 11;
    Name => "EmVerifier[64]",
    RegMem => "Mem",
    Address => "A000000",
    Description => "4 memories per core - 16 cores (note that ECC implemented by the EM logic)",
    Width => "96", # Excel Formula: =calc_mem_width(E39:E39,M38,F39)
    Type => "Dynamic",
    UsedBy => "em",
    MemEntries => "1024",
    MemWrapper => "1P WriteMask",
    MemProtect => "None",
    AdditionalInfo => "SampleReadBeforeProt=2,SampleReadAfterProt=1,PackArrayToBus=Enabled,PortErrPropagate=Disabled,CpuReadAccess=Enabled,CpuWriteAccess=Enabled",
    ArrayLength => "64",
    ArrayIndex => "61",
    MemLogicalWidth => "96",
    EmVerifier61data => { #Structure Type: MemField; ArrayLength: 64; ArrayIndex: 61; ArrayLocationInName: 11;
      Name => "EmVerifier[n]data",
      RegMem => "MemField",
      Width => "96",
      Position => "95:0", # Excel Formula: =calc_position(F38,E39,TRUE)
    },
  },
  EmVerifier62 => { #Structure Type: Mem; ArrayLength: 64; ArrayIndex: 62; ArrayLocationInName: 11;
    Name => "EmVerifier[64]",
    RegMem => "Mem",
    Address => "A100000",
    Description => "4 memories per core - 16 cores (note that ECC implemented by the EM logic)",
    Width => "96", # Excel Formula: =calc_mem_width(E39:E39,M38,F39)
    Type => "Dynamic",
    UsedBy => "em",
    MemEntries => "1024",
    MemWrapper => "1P WriteMask",
    MemProtect => "None",
    AdditionalInfo => "SampleReadBeforeProt=2,SampleReadAfterProt=1,PackArrayToBus=Enabled,PortErrPropagate=Disabled,CpuReadAccess=Enabled,CpuWriteAccess=Enabled",
    ArrayLength => "64",
    ArrayIndex => "62",
    MemLogicalWidth => "96",
    EmVerifier62data => { #Structure Type: MemField; ArrayLength: 64; ArrayIndex: 62; ArrayLocationInName: 11;
      Name => "EmVerifier[n]data",
      RegMem => "MemField",
      Width => "96",
      Position => "95:0", # Excel Formula: =calc_position(F38,E39,TRUE)
    },
  },
  EmVerifier63 => { #Structure Type: Mem; ArrayLength: 64; ArrayIndex: 63; ArrayLocationInName: 11;
    Name => "EmVerifier[64]",
    RegMem => "Mem",
    Address => "A200000",
    Description => "4 memories per core - 16 cores (note that ECC implemented by the EM logic)",
    Width => "96", # Excel Formula: =calc_mem_width(E39:E39,M38,F39)
    Type => "Dynamic",
    UsedBy => "em",
    MemEntries => "1024",
    MemWrapper => "1P WriteMask",
    MemProtect => "None",
    AdditionalInfo => "SampleReadBeforeProt=2,SampleReadAfterProt=1,PackArrayToBus=Enabled,PortErrPropagate=Disabled,CpuReadAccess=Enabled,CpuWriteAccess=Enabled",
    ArrayLength => "64",
    ArrayIndex => "63",
    MemLogicalWidth => "96",
    EmVerifier63data => { #Structure Type: MemField; ArrayLength: 64; ArrayIndex: 63; ArrayLocationInName: 11;
      Name => "EmVerifier[n]data",
      RegMem => "MemField",
      Width => "96",
      Position => "95:0", # Excel Formula: =calc_position(F38,E39,TRUE)
    },
  },
  EmValidTable0 => { #Structure Type: Mem; ArrayLength: 64; ArrayIndex: 0; ArrayLocationInName: 13;
    Name => "EmValidTable[64]",
    RegMem => "Mem",
    Address => "A300000", # Excel Formula: =calc_mem_address(C38,A38,G40)
    Description => "4 memories per core - 16 cores",
    Width => "3", # Excel Formula: =calc_mem_width(E41:E41,M40,F41)
    Type => "Dynamic",
    UsedBy => "em",
    MemEntries => "1024",
    MemWrapper => "1R1W WriteMask",
    MemProtect => "None",
    AdditionalInfo => "SampleReadBeforeProt=2,SampleReadAfterProt=1,PackArrayToBus=Enabled,PortErrPropagate=Disabled,CpuReadAccess=Enabled,CpuWriteAccess=Enabled",
    ArrayLength => "64",
    ArrayIndex => "0",
    MemLogicalWidth => "3",
    EmValidTable0data => { #Structure Type: MemField; ArrayLength: 64; ArrayIndex: 0; ArrayLocationInName: 13;
      Name => "EmValidTable[n]data",
      RegMem => "MemField",
      Width => "3",
      Position => "2:0", # Excel Formula: =calc_position(F40,E41,TRUE)
    },
  },
  EmValidTable1 => { #Structure Type: Mem; ArrayLength: 64; ArrayIndex: 1; ArrayLocationInName: 13;
    Name => "EmValidTable[64]",
    RegMem => "Mem",
    Address => "A400000",
    Description => "4 memories per core - 16 cores",
    Width => "3", # Excel Formula: =calc_mem_width(E41:E41,M40,F41)
    Type => "Dynamic",
    UsedBy => "em",
    MemEntries => "1024",
    MemWrapper => "1R1W WriteMask",
    MemProtect => "None",
    AdditionalInfo => "SampleReadBeforeProt=2,SampleReadAfterProt=1,PackArrayToBus=Enabled,PortErrPropagate=Disabled,CpuReadAccess=Enabled,CpuWriteAccess=Enabled",
    ArrayLength => "64",
    ArrayIndex => "1",
    MemLogicalWidth => "3",
    EmValidTable1data => { #Structure Type: MemField; ArrayLength: 64; ArrayIndex: 1; ArrayLocationInName: 13;
      Name => "EmValidTable[n]data",
      RegMem => "MemField",
      Width => "3",
      Position => "2:0", # Excel Formula: =calc_position(F40,E41,TRUE)
    },
  },
  EmValidTable2 => { #Structure Type: Mem; ArrayLength: 64; ArrayIndex: 2; ArrayLocationInName: 13;
    Name => "EmValidTable[64]",
    RegMem => "Mem",
    Address => "A500000",
    Description => "4 memories per core - 16 cores",
    Width => "3", # Excel Formula: =calc_mem_width(E41:E41,M40,F41)
    Type => "Dynamic",
    UsedBy => "em",
    MemEntries => "1024",
    MemWrapper => "1R1W WriteMask",
    MemProtect => "None",
    AdditionalInfo => "SampleReadBeforeProt=2,SampleReadAfterProt=1,PackArrayToBus=Enabled,PortErrPropagate=Disabled,CpuReadAccess=Enabled,CpuWriteAccess=Enabled",
    ArrayLength => "64",
    ArrayIndex => "2",
    MemLogicalWidth => "3",
    EmValidTable2data => { #Structure Type: MemField; ArrayLength: 64; ArrayIndex: 2; ArrayLocationInName: 13;
      Name => "EmValidTable[n]data",
      RegMem => "MemField",
      Width => "3",
      Position => "2:0", # Excel Formula: =calc_position(F40,E41,TRUE)
    },
  },
  EmValidTable3 => { #Structure Type: Mem; ArrayLength: 64; ArrayIndex: 3; ArrayLocationInName: 13;
    Name => "EmValidTable[64]",
    RegMem => "Mem",
    Address => "A600000",
    Description => "4 memories per core - 16 cores",
    Width => "3", # Excel Formula: =calc_mem_width(E41:E41,M40,F41)
    Type => "Dynamic",
    UsedBy => "em",
    MemEntries => "1024",
    MemWrapper => "1R1W WriteMask",
    MemProtect => "None",
    AdditionalInfo => "SampleReadBeforeProt=2,SampleReadAfterProt=1,PackArrayToBus=Enabled,PortErrPropagate=Disabled,CpuReadAccess=Enabled,CpuWriteAccess=Enabled",
    ArrayLength => "64",
    ArrayIndex => "3",
    MemLogicalWidth => "3",
    EmValidTable3data => { #Structure Type: MemField; ArrayLength: 64; ArrayIndex: 3; ArrayLocationInName: 13;
      Name => "EmValidTable[n]data",
      RegMem => "MemField",
      Width => "3",
      Position => "2:0", # Excel Formula: =calc_position(F40,E41,TRUE)
    },
  },
  EmValidTable4 => { #Structure Type: Mem; ArrayLength: 64; ArrayIndex: 4; ArrayLocationInName: 13;
    Name => "EmValidTable[64]",
    RegMem => "Mem",
    Address => "A700000",
    Description => "4 memories per core - 16 cores",
    Width => "3", # Excel Formula: =calc_mem_width(E41:E41,M40,F41)
    Type => "Dynamic",
    UsedBy => "em",
    MemEntries => "1024",
    MemWrapper => "1R1W WriteMask",
    MemProtect => "None",
    AdditionalInfo => "SampleReadBeforeProt=2,SampleReadAfterProt=1,PackArrayToBus=Enabled,PortErrPropagate=Disabled,CpuReadAccess=Enabled,CpuWriteAccess=Enabled",
    ArrayLength => "64",
    ArrayIndex => "4",
    MemLogicalWidth => "3",
    EmValidTable4data => { #Structure Type: MemField; ArrayLength: 64; ArrayIndex: 4; ArrayLocationInName: 13;
      Name => "EmValidTable[n]data",
      RegMem => "MemField",
      Width => "3",
      Position => "2:0", # Excel Formula: =calc_position(F40,E41,TRUE)
    },
  },
  EmValidTable5 => { #Structure Type: Mem; ArrayLength: 64; ArrayIndex: 5; ArrayLocationInName: 13;
    Name => "EmValidTable[64]",
    RegMem => "Mem",
    Address => "A800000",
    Description => "4 memories per core - 16 cores",
    Width => "3", # Excel Formula: =calc_mem_width(E41:E41,M40,F41)
    Type => "Dynamic",
    UsedBy => "em",
    MemEntries => "1024",
    MemWrapper => "1R1W WriteMask",
    MemProtect => "None",
    AdditionalInfo => "SampleReadBeforeProt=2,SampleReadAfterProt=1,PackArrayToBus=Enabled,PortErrPropagate=Disabled,CpuReadAccess=Enabled,CpuWriteAccess=Enabled",
    ArrayLength => "64",
    ArrayIndex => "5",
    MemLogicalWidth => "3",
    EmValidTable5data => { #Structure Type: MemField; ArrayLength: 64; ArrayIndex: 5; ArrayLocationInName: 13;
      Name => "EmValidTable[n]data",
      RegMem => "MemField",
      Width => "3",
      Position => "2:0", # Excel Formula: =calc_position(F40,E41,TRUE)
    },
  },
  EmValidTable6 => { #Structure Type: Mem; ArrayLength: 64; ArrayIndex: 6; ArrayLocationInName: 13;
    Name => "EmValidTable[64]",
    RegMem => "Mem",
    Address => "A900000",
    Description => "4 memories per core - 16 cores",
    Width => "3", # Excel Formula: =calc_mem_width(E41:E41,M40,F41)
    Type => "Dynamic",
    UsedBy => "em",
    MemEntries => "1024",
    MemWrapper => "1R1W WriteMask",
    MemProtect => "None",
    AdditionalInfo => "SampleReadBeforeProt=2,SampleReadAfterProt=1,PackArrayToBus=Enabled,PortErrPropagate=Disabled,CpuReadAccess=Enabled,CpuWriteAccess=Enabled",
    ArrayLength => "64",
    ArrayIndex => "6",
    MemLogicalWidth => "3",
    EmValidTable6data => { #Structure Type: MemField; ArrayLength: 64; ArrayIndex: 6; ArrayLocationInName: 13;
      Name => "EmValidTable[n]data",
      RegMem => "MemField",
      Width => "3",
      Position => "2:0", # Excel Formula: =calc_position(F40,E41,TRUE)
    },
  },
  EmValidTable7 => { #Structure Type: Mem; ArrayLength: 64; ArrayIndex: 7; ArrayLocationInName: 13;
    Name => "EmValidTable[64]",
    RegMem => "Mem",
    Address => "AA00000",
    Description => "4 memories per core - 16 cores",
    Width => "3", # Excel Formula: =calc_mem_width(E41:E41,M40,F41)
    Type => "Dynamic",
    UsedBy => "em",
    MemEntries => "1024",
    MemWrapper => "1R1W WriteMask",
    MemProtect => "None",
    AdditionalInfo => "SampleReadBeforeProt=2,SampleReadAfterProt=1,PackArrayToBus=Enabled,PortErrPropagate=Disabled,CpuReadAccess=Enabled,CpuWriteAccess=Enabled",
    ArrayLength => "64",
    ArrayIndex => "7",
    MemLogicalWidth => "3",
    EmValidTable7data => { #Structure Type: MemField; ArrayLength: 64; ArrayIndex: 7; ArrayLocationInName: 13;
      Name => "EmValidTable[n]data",
      RegMem => "MemField",
      Width => "3",
      Position => "2:0", # Excel Formula: =calc_position(F40,E41,TRUE)
    },
  },
  EmValidTable8 => { #Structure Type: Mem; ArrayLength: 64; ArrayIndex: 8; ArrayLocationInName: 13;
    Name => "EmValidTable[64]",
    RegMem => "Mem",
    Address => "AB00000",
    Description => "4 memories per core - 16 cores",
    Width => "3", # Excel Formula: =calc_mem_width(E41:E41,M40,F41)
    Type => "Dynamic",
    UsedBy => "em",
    MemEntries => "1024",
    MemWrapper => "1R1W WriteMask",
    MemProtect => "None",
    AdditionalInfo => "SampleReadBeforeProt=2,SampleReadAfterProt=1,PackArrayToBus=Enabled,PortErrPropagate=Disabled,CpuReadAccess=Enabled,CpuWriteAccess=Enabled",
    ArrayLength => "64",
    ArrayIndex => "8",
    MemLogicalWidth => "3",
    EmValidTable8data => { #Structure Type: MemField; ArrayLength: 64; ArrayIndex: 8; ArrayLocationInName: 13;
      Name => "EmValidTable[n]data",
      RegMem => "MemField",
      Width => "3",
      Position => "2:0", # Excel Formula: =calc_position(F40,E41,TRUE)
    },
  },
  EmValidTable9 => { #Structure Type: Mem; ArrayLength: 64; ArrayIndex: 9; ArrayLocationInName: 13;
    Name => "EmValidTable[64]",
    RegMem => "Mem",
    Address => "AC00000",
    Description => "4 memories per core - 16 cores",
    Width => "3", # Excel Formula: =calc_mem_width(E41:E41,M40,F41)
    Type => "Dynamic",
    UsedBy => "em",
    MemEntries => "1024",
    MemWrapper => "1R1W WriteMask",
    MemProtect => "None",
    AdditionalInfo => "SampleReadBeforeProt=2,SampleReadAfterProt=1,PackArrayToBus=Enabled,PortErrPropagate=Disabled,CpuReadAccess=Enabled,CpuWriteAccess=Enabled",
    ArrayLength => "64",
    ArrayIndex => "9",
    MemLogicalWidth => "3",
    EmValidTable9data => { #Structure Type: MemField; ArrayLength: 64; ArrayIndex: 9; ArrayLocationInName: 13;
      Name => "EmValidTable[n]data",
      RegMem => "MemField",
      Width => "3",
      Position => "2:0", # Excel Formula: =calc_position(F40,E41,TRUE)
    },
  },
  EmValidTable10 => { #Structure Type: Mem; ArrayLength: 64; ArrayIndex: 10; ArrayLocationInName: 13;
    Name => "EmValidTable[64]",
    RegMem => "Mem",
    Address => "AD00000",
    Description => "4 memories per core - 16 cores",
    Width => "3", # Excel Formula: =calc_mem_width(E41:E41,M40,F41)
    Type => "Dynamic",
    UsedBy => "em",
    MemEntries => "1024",
    MemWrapper => "1R1W WriteMask",
    MemProtect => "None",
    AdditionalInfo => "SampleReadBeforeProt=2,SampleReadAfterProt=1,PackArrayToBus=Enabled,PortErrPropagate=Disabled,CpuReadAccess=Enabled,CpuWriteAccess=Enabled",
    ArrayLength => "64",
    ArrayIndex => "10",
    MemLogicalWidth => "3",
    EmValidTable10data => { #Structure Type: MemField; ArrayLength: 64; ArrayIndex: 10; ArrayLocationInName: 13;
      Name => "EmValidTable[n]data",
      RegMem => "MemField",
      Width => "3",
      Position => "2:0", # Excel Formula: =calc_position(F40,E41,TRUE)
    },
  },
  EmValidTable11 => { #Structure Type: Mem; ArrayLength: 64; ArrayIndex: 11; ArrayLocationInName: 13;
    Name => "EmValidTable[64]",
    RegMem => "Mem",
    Address => "AE00000",
    Description => "4 memories per core - 16 cores",
    Width => "3", # Excel Formula: =calc_mem_width(E41:E41,M40,F41)
    Type => "Dynamic",
    UsedBy => "em",
    MemEntries => "1024",
    MemWrapper => "1R1W WriteMask",
    MemProtect => "None",
    AdditionalInfo => "SampleReadBeforeProt=2,SampleReadAfterProt=1,PackArrayToBus=Enabled,PortErrPropagate=Disabled,CpuReadAccess=Enabled,CpuWriteAccess=Enabled",
    ArrayLength => "64",
    ArrayIndex => "11",
    MemLogicalWidth => "3",
    EmValidTable11data => { #Structure Type: MemField; ArrayLength: 64; ArrayIndex: 11; ArrayLocationInName: 13;
      Name => "EmValidTable[n]data",
      RegMem => "MemField",
      Width => "3",
      Position => "2:0", # Excel Formula: =calc_position(F40,E41,TRUE)
    },
  },
  EmValidTable12 => { #Structure Type: Mem; ArrayLength: 64; ArrayIndex: 12; ArrayLocationInName: 13;
    Name => "EmValidTable[64]",
    RegMem => "Mem",
    Address => "AF00000",
    Description => "4 memories per core - 16 cores",
    Width => "3", # Excel Formula: =calc_mem_width(E41:E41,M40,F41)
    Type => "Dynamic",
    UsedBy => "em",
    MemEntries => "1024",
    MemWrapper => "1R1W WriteMask",
    MemProtect => "None",
    AdditionalInfo => "SampleReadBeforeProt=2,SampleReadAfterProt=1,PackArrayToBus=Enabled,PortErrPropagate=Disabled,CpuReadAccess=Enabled,CpuWriteAccess=Enabled",
    ArrayLength => "64",
    ArrayIndex => "12",
    MemLogicalWidth => "3",
    EmValidTable12data => { #Structure Type: MemField; ArrayLength: 64; ArrayIndex: 12; ArrayLocationInName: 13;
      Name => "EmValidTable[n]data",
      RegMem => "MemField",
      Width => "3",
      Position => "2:0", # Excel Formula: =calc_position(F40,E41,TRUE)
    },
  },
  EmValidTable13 => { #Structure Type: Mem; ArrayLength: 64; ArrayIndex: 13; ArrayLocationInName: 13;
    Name => "EmValidTable[64]",
    RegMem => "Mem",
    Address => "B000000",
    Description => "4 memories per core - 16 cores",
    Width => "3", # Excel Formula: =calc_mem_width(E41:E41,M40,F41)
    Type => "Dynamic",
    UsedBy => "em",
    MemEntries => "1024",
    MemWrapper => "1R1W WriteMask",
    MemProtect => "None",
    AdditionalInfo => "SampleReadBeforeProt=2,SampleReadAfterProt=1,PackArrayToBus=Enabled,PortErrPropagate=Disabled,CpuReadAccess=Enabled,CpuWriteAccess=Enabled",
    ArrayLength => "64",
    ArrayIndex => "13",
    MemLogicalWidth => "3",
    EmValidTable13data => { #Structure Type: MemField; ArrayLength: 64; ArrayIndex: 13; ArrayLocationInName: 13;
      Name => "EmValidTable[n]data",
      RegMem => "MemField",
      Width => "3",
      Position => "2:0", # Excel Formula: =calc_position(F40,E41,TRUE)
    },
  },
  EmValidTable14 => { #Structure Type: Mem; ArrayLength: 64; ArrayIndex: 14; ArrayLocationInName: 13;
    Name => "EmValidTable[64]",
    RegMem => "Mem",
    Address => "B100000",
    Description => "4 memories per core - 16 cores",
    Width => "3", # Excel Formula: =calc_mem_width(E41:E41,M40,F41)
    Type => "Dynamic",
    UsedBy => "em",
    MemEntries => "1024",
    MemWrapper => "1R1W WriteMask",
    MemProtect => "None",
    AdditionalInfo => "SampleReadBeforeProt=2,SampleReadAfterProt=1,PackArrayToBus=Enabled,PortErrPropagate=Disabled,CpuReadAccess=Enabled,CpuWriteAccess=Enabled",
    ArrayLength => "64",
    ArrayIndex => "14",
    MemLogicalWidth => "3",
    EmValidTable14data => { #Structure Type: MemField; ArrayLength: 64; ArrayIndex: 14; ArrayLocationInName: 13;
      Name => "EmValidTable[n]data",
      RegMem => "MemField",
      Width => "3",
      Position => "2:0", # Excel Formula: =calc_position(F40,E41,TRUE)
    },
  },
  EmValidTable15 => { #Structure Type: Mem; ArrayLength: 64; ArrayIndex: 15; ArrayLocationInName: 13;
    Name => "EmValidTable[64]",
    RegMem => "Mem",
    Address => "B200000",
    Description => "4 memories per core - 16 cores",
    Width => "3", # Excel Formula: =calc_mem_width(E41:E41,M40,F41)
    Type => "Dynamic",
    UsedBy => "em",
    MemEntries => "1024",
    MemWrapper => "1R1W WriteMask",
    MemProtect => "None",
    AdditionalInfo => "SampleReadBeforeProt=2,SampleReadAfterProt=1,PackArrayToBus=Enabled,PortErrPropagate=Disabled,CpuReadAccess=Enabled,CpuWriteAccess=Enabled",
    ArrayLength => "64",
    ArrayIndex => "15",
    MemLogicalWidth => "3",
    EmValidTable15data => { #Structure Type: MemField; ArrayLength: 64; ArrayIndex: 15; ArrayLocationInName: 13;
      Name => "EmValidTable[n]data",
      RegMem => "MemField",
      Width => "3",
      Position => "2:0", # Excel Formula: =calc_position(F40,E41,TRUE)
    },
  },
  EmValidTable16 => { #Structure Type: Mem; ArrayLength: 64; ArrayIndex: 16; ArrayLocationInName: 13;
    Name => "EmValidTable[64]",
    RegMem => "Mem",
    Address => "B300000",
    Description => "4 memories per core - 16 cores",
    Width => "3", # Excel Formula: =calc_mem_width(E41:E41,M40,F41)
    Type => "Dynamic",
    UsedBy => "em",
    MemEntries => "1024",
    MemWrapper => "1R1W WriteMask",
    MemProtect => "None",
    AdditionalInfo => "SampleReadBeforeProt=2,SampleReadAfterProt=1,PackArrayToBus=Enabled,PortErrPropagate=Disabled,CpuReadAccess=Enabled,CpuWriteAccess=Enabled",
    ArrayLength => "64",
    ArrayIndex => "16",
    MemLogicalWidth => "3",
    EmValidTable16data => { #Structure Type: MemField; ArrayLength: 64; ArrayIndex: 16; ArrayLocationInName: 13;
      Name => "EmValidTable[n]data",
      RegMem => "MemField",
      Width => "3",
      Position => "2:0", # Excel Formula: =calc_position(F40,E41,TRUE)
    },
  },
  EmValidTable17 => { #Structure Type: Mem; ArrayLength: 64; ArrayIndex: 17; ArrayLocationInName: 13;
    Name => "EmValidTable[64]",
    RegMem => "Mem",
    Address => "B400000",
    Description => "4 memories per core - 16 cores",
    Width => "3", # Excel Formula: =calc_mem_width(E41:E41,M40,F41)
    Type => "Dynamic",
    UsedBy => "em",
    MemEntries => "1024",
    MemWrapper => "1R1W WriteMask",
    MemProtect => "None",
    AdditionalInfo => "SampleReadBeforeProt=2,SampleReadAfterProt=1,PackArrayToBus=Enabled,PortErrPropagate=Disabled,CpuReadAccess=Enabled,CpuWriteAccess=Enabled",
    ArrayLength => "64",
    ArrayIndex => "17",
    MemLogicalWidth => "3",
    EmValidTable17data => { #Structure Type: MemField; ArrayLength: 64; ArrayIndex: 17; ArrayLocationInName: 13;
      Name => "EmValidTable[n]data",
      RegMem => "MemField",
      Width => "3",
      Position => "2:0", # Excel Formula: =calc_position(F40,E41,TRUE)
    },
  },
  EmValidTable18 => { #Structure Type: Mem; ArrayLength: 64; ArrayIndex: 18; ArrayLocationInName: 13;
    Name => "EmValidTable[64]",
    RegMem => "Mem",
    Address => "B500000",
    Description => "4 memories per core - 16 cores",
    Width => "3", # Excel Formula: =calc_mem_width(E41:E41,M40,F41)
    Type => "Dynamic",
    UsedBy => "em",
    MemEntries => "1024",
    MemWrapper => "1R1W WriteMask",
    MemProtect => "None",
    AdditionalInfo => "SampleReadBeforeProt=2,SampleReadAfterProt=1,PackArrayToBus=Enabled,PortErrPropagate=Disabled,CpuReadAccess=Enabled,CpuWriteAccess=Enabled",
    ArrayLength => "64",
    ArrayIndex => "18",
    MemLogicalWidth => "3",
    EmValidTable18data => { #Structure Type: MemField; ArrayLength: 64; ArrayIndex: 18; ArrayLocationInName: 13;
      Name => "EmValidTable[n]data",
      RegMem => "MemField",
      Width => "3",
      Position => "2:0", # Excel Formula: =calc_position(F40,E41,TRUE)
    },
  },
  EmValidTable19 => { #Structure Type: Mem; ArrayLength: 64; ArrayIndex: 19; ArrayLocationInName: 13;
    Name => "EmValidTable[64]",
    RegMem => "Mem",
    Address => "B600000",
    Description => "4 memories per core - 16 cores",
    Width => "3", # Excel Formula: =calc_mem_width(E41:E41,M40,F41)
    Type => "Dynamic",
    UsedBy => "em",
    MemEntries => "1024",
    MemWrapper => "1R1W WriteMask",
    MemProtect => "None",
    AdditionalInfo => "SampleReadBeforeProt=2,SampleReadAfterProt=1,PackArrayToBus=Enabled,PortErrPropagate=Disabled,CpuReadAccess=Enabled,CpuWriteAccess=Enabled",
    ArrayLength => "64",
    ArrayIndex => "19",
    MemLogicalWidth => "3",
    EmValidTable19data => { #Structure Type: MemField; ArrayLength: 64; ArrayIndex: 19; ArrayLocationInName: 13;
      Name => "EmValidTable[n]data",
      RegMem => "MemField",
      Width => "3",
      Position => "2:0", # Excel Formula: =calc_position(F40,E41,TRUE)
    },
  },
  EmValidTable20 => { #Structure Type: Mem; ArrayLength: 64; ArrayIndex: 20; ArrayLocationInName: 13;
    Name => "EmValidTable[64]",
    RegMem => "Mem",
    Address => "B700000",
    Description => "4 memories per core - 16 cores",
    Width => "3", # Excel Formula: =calc_mem_width(E41:E41,M40,F41)
    Type => "Dynamic",
    UsedBy => "em",
    MemEntries => "1024",
    MemWrapper => "1R1W WriteMask",
    MemProtect => "None",
    AdditionalInfo => "SampleReadBeforeProt=2,SampleReadAfterProt=1,PackArrayToBus=Enabled,PortErrPropagate=Disabled,CpuReadAccess=Enabled,CpuWriteAccess=Enabled",
    ArrayLength => "64",
    ArrayIndex => "20",
    MemLogicalWidth => "3",
    EmValidTable20data => { #Structure Type: MemField; ArrayLength: 64; ArrayIndex: 20; ArrayLocationInName: 13;
      Name => "EmValidTable[n]data",
      RegMem => "MemField",
      Width => "3",
      Position => "2:0", # Excel Formula: =calc_position(F40,E41,TRUE)
    },
  },
  EmValidTable21 => { #Structure Type: Mem; ArrayLength: 64; ArrayIndex: 21; ArrayLocationInName: 13;
    Name => "EmValidTable[64]",
    RegMem => "Mem",
    Address => "B800000",
    Description => "4 memories per core - 16 cores",
    Width => "3", # Excel Formula: =calc_mem_width(E41:E41,M40,F41)
    Type => "Dynamic",
    UsedBy => "em",
    MemEntries => "1024",
    MemWrapper => "1R1W WriteMask",
    MemProtect => "None",
    AdditionalInfo => "SampleReadBeforeProt=2,SampleReadAfterProt=1,PackArrayToBus=Enabled,PortErrPropagate=Disabled,CpuReadAccess=Enabled,CpuWriteAccess=Enabled",
    ArrayLength => "64",
    ArrayIndex => "21",
    MemLogicalWidth => "3",
    EmValidTable21data => { #Structure Type: MemField; ArrayLength: 64; ArrayIndex: 21; ArrayLocationInName: 13;
      Name => "EmValidTable[n]data",
      RegMem => "MemField",
      Width => "3",
      Position => "2:0", # Excel Formula: =calc_position(F40,E41,TRUE)
    },
  },
  EmValidTable22 => { #Structure Type: Mem; ArrayLength: 64; ArrayIndex: 22; ArrayLocationInName: 13;
    Name => "EmValidTable[64]",
    RegMem => "Mem",
    Address => "B900000",
    Description => "4 memories per core - 16 cores",
    Width => "3", # Excel Formula: =calc_mem_width(E41:E41,M40,F41)
    Type => "Dynamic",
    UsedBy => "em",
    MemEntries => "1024",
    MemWrapper => "1R1W WriteMask",
    MemProtect => "None",
    AdditionalInfo => "SampleReadBeforeProt=2,SampleReadAfterProt=1,PackArrayToBus=Enabled,PortErrPropagate=Disabled,CpuReadAccess=Enabled,CpuWriteAccess=Enabled",
    ArrayLength => "64",
    ArrayIndex => "22",
    MemLogicalWidth => "3",
    EmValidTable22data => { #Structure Type: MemField; ArrayLength: 64; ArrayIndex: 22; ArrayLocationInName: 13;
      Name => "EmValidTable[n]data",
      RegMem => "MemField",
      Width => "3",
      Position => "2:0", # Excel Formula: =calc_position(F40,E41,TRUE)
    },
  },
  EmValidTable23 => { #Structure Type: Mem; ArrayLength: 64; ArrayIndex: 23; ArrayLocationInName: 13;
    Name => "EmValidTable[64]",
    RegMem => "Mem",
    Address => "BA00000",
    Description => "4 memories per core - 16 cores",
    Width => "3", # Excel Formula: =calc_mem_width(E41:E41,M40,F41)
    Type => "Dynamic",
    UsedBy => "em",
    MemEntries => "1024",
    MemWrapper => "1R1W WriteMask",
    MemProtect => "None",
    AdditionalInfo => "SampleReadBeforeProt=2,SampleReadAfterProt=1,PackArrayToBus=Enabled,PortErrPropagate=Disabled,CpuReadAccess=Enabled,CpuWriteAccess=Enabled",
    ArrayLength => "64",
    ArrayIndex => "23",
    MemLogicalWidth => "3",
    EmValidTable23data => { #Structure Type: MemField; ArrayLength: 64; ArrayIndex: 23; ArrayLocationInName: 13;
      Name => "EmValidTable[n]data",
      RegMem => "MemField",
      Width => "3",
      Position => "2:0", # Excel Formula: =calc_position(F40,E41,TRUE)
    },
  },
  EmValidTable24 => { #Structure Type: Mem; ArrayLength: 64; ArrayIndex: 24; ArrayLocationInName: 13;
    Name => "EmValidTable[64]",
    RegMem => "Mem",
    Address => "BB00000",
    Description => "4 memories per core - 16 cores",
    Width => "3", # Excel Formula: =calc_mem_width(E41:E41,M40,F41)
    Type => "Dynamic",
    UsedBy => "em",
    MemEntries => "1024",
    MemWrapper => "1R1W WriteMask",
    MemProtect => "None",
    AdditionalInfo => "SampleReadBeforeProt=2,SampleReadAfterProt=1,PackArrayToBus=Enabled,PortErrPropagate=Disabled,CpuReadAccess=Enabled,CpuWriteAccess=Enabled",
    ArrayLength => "64",
    ArrayIndex => "24",
    MemLogicalWidth => "3",
    EmValidTable24data => { #Structure Type: MemField; ArrayLength: 64; ArrayIndex: 24; ArrayLocationInName: 13;
      Name => "EmValidTable[n]data",
      RegMem => "MemField",
      Width => "3",
      Position => "2:0", # Excel Formula: =calc_position(F40,E41,TRUE)
    },
  },
  EmValidTable25 => { #Structure Type: Mem; ArrayLength: 64; ArrayIndex: 25; ArrayLocationInName: 13;
    Name => "EmValidTable[64]",
    RegMem => "Mem",
    Address => "BC00000",
    Description => "4 memories per core - 16 cores",
    Width => "3", # Excel Formula: =calc_mem_width(E41:E41,M40,F41)
    Type => "Dynamic",
    UsedBy => "em",
    MemEntries => "1024",
    MemWrapper => "1R1W WriteMask",
    MemProtect => "None",
    AdditionalInfo => "SampleReadBeforeProt=2,SampleReadAfterProt=1,PackArrayToBus=Enabled,PortErrPropagate=Disabled,CpuReadAccess=Enabled,CpuWriteAccess=Enabled",
    ArrayLength => "64",
    ArrayIndex => "25",
    MemLogicalWidth => "3",
    EmValidTable25data => { #Structure Type: MemField; ArrayLength: 64; ArrayIndex: 25; ArrayLocationInName: 13;
      Name => "EmValidTable[n]data",
      RegMem => "MemField",
      Width => "3",
      Position => "2:0", # Excel Formula: =calc_position(F40,E41,TRUE)
    },
  },
  EmValidTable26 => { #Structure Type: Mem; ArrayLength: 64; ArrayIndex: 26; ArrayLocationInName: 13;
    Name => "EmValidTable[64]",
    RegMem => "Mem",
    Address => "BD00000",
    Description => "4 memories per core - 16 cores",
    Width => "3", # Excel Formula: =calc_mem_width(E41:E41,M40,F41)
    Type => "Dynamic",
    UsedBy => "em",
    MemEntries => "1024",
    MemWrapper => "1R1W WriteMask",
    MemProtect => "None",
    AdditionalInfo => "SampleReadBeforeProt=2,SampleReadAfterProt=1,PackArrayToBus=Enabled,PortErrPropagate=Disabled,CpuReadAccess=Enabled,CpuWriteAccess=Enabled",
    ArrayLength => "64",
    ArrayIndex => "26",
    MemLogicalWidth => "3",
    EmValidTable26data => { #Structure Type: MemField; ArrayLength: 64; ArrayIndex: 26; ArrayLocationInName: 13;
      Name => "EmValidTable[n]data",
      RegMem => "MemField",
      Width => "3",
      Position => "2:0", # Excel Formula: =calc_position(F40,E41,TRUE)
    },
  },
  EmValidTable27 => { #Structure Type: Mem; ArrayLength: 64; ArrayIndex: 27; ArrayLocationInName: 13;
    Name => "EmValidTable[64]",
    RegMem => "Mem",
    Address => "BE00000",
    Description => "4 memories per core - 16 cores",
    Width => "3", # Excel Formula: =calc_mem_width(E41:E41,M40,F41)
    Type => "Dynamic",
    UsedBy => "em",
    MemEntries => "1024",
    MemWrapper => "1R1W WriteMask",
    MemProtect => "None",
    AdditionalInfo => "SampleReadBeforeProt=2,SampleReadAfterProt=1,PackArrayToBus=Enabled,PortErrPropagate=Disabled,CpuReadAccess=Enabled,CpuWriteAccess=Enabled",
    ArrayLength => "64",
    ArrayIndex => "27",
    MemLogicalWidth => "3",
    EmValidTable27data => { #Structure Type: MemField; ArrayLength: 64; ArrayIndex: 27; ArrayLocationInName: 13;
      Name => "EmValidTable[n]data",
      RegMem => "MemField",
      Width => "3",
      Position => "2:0", # Excel Formula: =calc_position(F40,E41,TRUE)
    },
  },
  EmValidTable28 => { #Structure Type: Mem; ArrayLength: 64; ArrayIndex: 28; ArrayLocationInName: 13;
    Name => "EmValidTable[64]",
    RegMem => "Mem",
    Address => "BF00000",
    Description => "4 memories per core - 16 cores",
    Width => "3", # Excel Formula: =calc_mem_width(E41:E41,M40,F41)
    Type => "Dynamic",
    UsedBy => "em",
    MemEntries => "1024",
    MemWrapper => "1R1W WriteMask",
    MemProtect => "None",
    AdditionalInfo => "SampleReadBeforeProt=2,SampleReadAfterProt=1,PackArrayToBus=Enabled,PortErrPropagate=Disabled,CpuReadAccess=Enabled,CpuWriteAccess=Enabled",
    ArrayLength => "64",
    ArrayIndex => "28",
    MemLogicalWidth => "3",
    EmValidTable28data => { #Structure Type: MemField; ArrayLength: 64; ArrayIndex: 28; ArrayLocationInName: 13;
      Name => "EmValidTable[n]data",
      RegMem => "MemField",
      Width => "3",
      Position => "2:0", # Excel Formula: =calc_position(F40,E41,TRUE)
    },
  },
  EmValidTable29 => { #Structure Type: Mem; ArrayLength: 64; ArrayIndex: 29; ArrayLocationInName: 13;
    Name => "EmValidTable[64]",
    RegMem => "Mem",
    Address => "C000000",
    Description => "4 memories per core - 16 cores",
    Width => "3", # Excel Formula: =calc_mem_width(E41:E41,M40,F41)
    Type => "Dynamic",
    UsedBy => "em",
    MemEntries => "1024",
    MemWrapper => "1R1W WriteMask",
    MemProtect => "None",
    AdditionalInfo => "SampleReadBeforeProt=2,SampleReadAfterProt=1,PackArrayToBus=Enabled,PortErrPropagate=Disabled,CpuReadAccess=Enabled,CpuWriteAccess=Enabled",
    ArrayLength => "64",
    ArrayIndex => "29",
    MemLogicalWidth => "3",
    EmValidTable29data => { #Structure Type: MemField; ArrayLength: 64; ArrayIndex: 29; ArrayLocationInName: 13;
      Name => "EmValidTable[n]data",
      RegMem => "MemField",
      Width => "3",
      Position => "2:0", # Excel Formula: =calc_position(F40,E41,TRUE)
    },
  },
  EmValidTable30 => { #Structure Type: Mem; ArrayLength: 64; ArrayIndex: 30; ArrayLocationInName: 13;
    Name => "EmValidTable[64]",
    RegMem => "Mem",
    Address => "C100000",
    Description => "4 memories per core - 16 cores",
    Width => "3", # Excel Formula: =calc_mem_width(E41:E41,M40,F41)
    Type => "Dynamic",
    UsedBy => "em",
    MemEntries => "1024",
    MemWrapper => "1R1W WriteMask",
    MemProtect => "None",
    AdditionalInfo => "SampleReadBeforeProt=2,SampleReadAfterProt=1,PackArrayToBus=Enabled,PortErrPropagate=Disabled,CpuReadAccess=Enabled,CpuWriteAccess=Enabled",
    ArrayLength => "64",
    ArrayIndex => "30",
    MemLogicalWidth => "3",
    EmValidTable30data => { #Structure Type: MemField; ArrayLength: 64; ArrayIndex: 30; ArrayLocationInName: 13;
      Name => "EmValidTable[n]data",
      RegMem => "MemField",
      Width => "3",
      Position => "2:0", # Excel Formula: =calc_position(F40,E41,TRUE)
    },
  },
  EmValidTable31 => { #Structure Type: Mem; ArrayLength: 64; ArrayIndex: 31; ArrayLocationInName: 13;
    Name => "EmValidTable[64]",
    RegMem => "Mem",
    Address => "C200000",
    Description => "4 memories per core - 16 cores",
    Width => "3", # Excel Formula: =calc_mem_width(E41:E41,M40,F41)
    Type => "Dynamic",
    UsedBy => "em",
    MemEntries => "1024",
    MemWrapper => "1R1W WriteMask",
    MemProtect => "None",
    AdditionalInfo => "SampleReadBeforeProt=2,SampleReadAfterProt=1,PackArrayToBus=Enabled,PortErrPropagate=Disabled,CpuReadAccess=Enabled,CpuWriteAccess=Enabled",
    ArrayLength => "64",
    ArrayIndex => "31",
    MemLogicalWidth => "3",
    EmValidTable31data => { #Structure Type: MemField; ArrayLength: 64; ArrayIndex: 31; ArrayLocationInName: 13;
      Name => "EmValidTable[n]data",
      RegMem => "MemField",
      Width => "3",
      Position => "2:0", # Excel Formula: =calc_position(F40,E41,TRUE)
    },
  },
  EmValidTable32 => { #Structure Type: Mem; ArrayLength: 64; ArrayIndex: 32; ArrayLocationInName: 13;
    Name => "EmValidTable[64]",
    RegMem => "Mem",
    Address => "C300000",
    Description => "4 memories per core - 16 cores",
    Width => "3", # Excel Formula: =calc_mem_width(E41:E41,M40,F41)
    Type => "Dynamic",
    UsedBy => "em",
    MemEntries => "1024",
    MemWrapper => "1R1W WriteMask",
    MemProtect => "None",
    AdditionalInfo => "SampleReadBeforeProt=2,SampleReadAfterProt=1,PackArrayToBus=Enabled,PortErrPropagate=Disabled,CpuReadAccess=Enabled,CpuWriteAccess=Enabled",
    ArrayLength => "64",
    ArrayIndex => "32",
    MemLogicalWidth => "3",
    EmValidTable32data => { #Structure Type: MemField; ArrayLength: 64; ArrayIndex: 32; ArrayLocationInName: 13;
      Name => "EmValidTable[n]data",
      RegMem => "MemField",
      Width => "3",
      Position => "2:0", # Excel Formula: =calc_position(F40,E41,TRUE)
    },
  },
  EmValidTable33 => { #Structure Type: Mem; ArrayLength: 64; ArrayIndex: 33; ArrayLocationInName: 13;
    Name => "EmValidTable[64]",
    RegMem => "Mem",
    Address => "C400000",
    Description => "4 memories per core - 16 cores",
    Width => "3", # Excel Formula: =calc_mem_width(E41:E41,M40,F41)
    Type => "Dynamic",
    UsedBy => "em",
    MemEntries => "1024",
    MemWrapper => "1R1W WriteMask",
    MemProtect => "None",
    AdditionalInfo => "SampleReadBeforeProt=2,SampleReadAfterProt=1,PackArrayToBus=Enabled,PortErrPropagate=Disabled,CpuReadAccess=Enabled,CpuWriteAccess=Enabled",
    ArrayLength => "64",
    ArrayIndex => "33",
    MemLogicalWidth => "3",
    EmValidTable33data => { #Structure Type: MemField; ArrayLength: 64; ArrayIndex: 33; ArrayLocationInName: 13;
      Name => "EmValidTable[n]data",
      RegMem => "MemField",
      Width => "3",
      Position => "2:0", # Excel Formula: =calc_position(F40,E41,TRUE)
    },
  },
  EmValidTable34 => { #Structure Type: Mem; ArrayLength: 64; ArrayIndex: 34; ArrayLocationInName: 13;
    Name => "EmValidTable[64]",
    RegMem => "Mem",
    Address => "C500000",
    Description => "4 memories per core - 16 cores",
    Width => "3", # Excel Formula: =calc_mem_width(E41:E41,M40,F41)
    Type => "Dynamic",
    UsedBy => "em",
    MemEntries => "1024",
    MemWrapper => "1R1W WriteMask",
    MemProtect => "None",
    AdditionalInfo => "SampleReadBeforeProt=2,SampleReadAfterProt=1,PackArrayToBus=Enabled,PortErrPropagate=Disabled,CpuReadAccess=Enabled,CpuWriteAccess=Enabled",
    ArrayLength => "64",
    ArrayIndex => "34",
    MemLogicalWidth => "3",
    EmValidTable34data => { #Structure Type: MemField; ArrayLength: 64; ArrayIndex: 34; ArrayLocationInName: 13;
      Name => "EmValidTable[n]data",
      RegMem => "MemField",
      Width => "3",
      Position => "2:0", # Excel Formula: =calc_position(F40,E41,TRUE)
    },
  },
  EmValidTable35 => { #Structure Type: Mem; ArrayLength: 64; ArrayIndex: 35; ArrayLocationInName: 13;
    Name => "EmValidTable[64]",
    RegMem => "Mem",
    Address => "C600000",
    Description => "4 memories per core - 16 cores",
    Width => "3", # Excel Formula: =calc_mem_width(E41:E41,M40,F41)
    Type => "Dynamic",
    UsedBy => "em",
    MemEntries => "1024",
    MemWrapper => "1R1W WriteMask",
    MemProtect => "None",
    AdditionalInfo => "SampleReadBeforeProt=2,SampleReadAfterProt=1,PackArrayToBus=Enabled,PortErrPropagate=Disabled,CpuReadAccess=Enabled,CpuWriteAccess=Enabled",
    ArrayLength => "64",
    ArrayIndex => "35",
    MemLogicalWidth => "3",
    EmValidTable35data => { #Structure Type: MemField; ArrayLength: 64; ArrayIndex: 35; ArrayLocationInName: 13;
      Name => "EmValidTable[n]data",
      RegMem => "MemField",
      Width => "3",
      Position => "2:0", # Excel Formula: =calc_position(F40,E41,TRUE)
    },
  },
  EmValidTable36 => { #Structure Type: Mem; ArrayLength: 64; ArrayIndex: 36; ArrayLocationInName: 13;
    Name => "EmValidTable[64]",
    RegMem => "Mem",
    Address => "C700000",
    Description => "4 memories per core - 16 cores",
    Width => "3", # Excel Formula: =calc_mem_width(E41:E41,M40,F41)
    Type => "Dynamic",
    UsedBy => "em",
    MemEntries => "1024",
    MemWrapper => "1R1W WriteMask",
    MemProtect => "None",
    AdditionalInfo => "SampleReadBeforeProt=2,SampleReadAfterProt=1,PackArrayToBus=Enabled,PortErrPropagate=Disabled,CpuReadAccess=Enabled,CpuWriteAccess=Enabled",
    ArrayLength => "64",
    ArrayIndex => "36",
    MemLogicalWidth => "3",
    EmValidTable36data => { #Structure Type: MemField; ArrayLength: 64; ArrayIndex: 36; ArrayLocationInName: 13;
      Name => "EmValidTable[n]data",
      RegMem => "MemField",
      Width => "3",
      Position => "2:0", # Excel Formula: =calc_position(F40,E41,TRUE)
    },
  },
  EmValidTable37 => { #Structure Type: Mem; ArrayLength: 64; ArrayIndex: 37; ArrayLocationInName: 13;
    Name => "EmValidTable[64]",
    RegMem => "Mem",
    Address => "C800000",
    Description => "4 memories per core - 16 cores",
    Width => "3", # Excel Formula: =calc_mem_width(E41:E41,M40,F41)
    Type => "Dynamic",
    UsedBy => "em",
    MemEntries => "1024",
    MemWrapper => "1R1W WriteMask",
    MemProtect => "None",
    AdditionalInfo => "SampleReadBeforeProt=2,SampleReadAfterProt=1,PackArrayToBus=Enabled,PortErrPropagate=Disabled,CpuReadAccess=Enabled,CpuWriteAccess=Enabled",
    ArrayLength => "64",
    ArrayIndex => "37",
    MemLogicalWidth => "3",
    EmValidTable37data => { #Structure Type: MemField; ArrayLength: 64; ArrayIndex: 37; ArrayLocationInName: 13;
      Name => "EmValidTable[n]data",
      RegMem => "MemField",
      Width => "3",
      Position => "2:0", # Excel Formula: =calc_position(F40,E41,TRUE)
    },
  },
  EmValidTable38 => { #Structure Type: Mem; ArrayLength: 64; ArrayIndex: 38; ArrayLocationInName: 13;
    Name => "EmValidTable[64]",
    RegMem => "Mem",
    Address => "C900000",
    Description => "4 memories per core - 16 cores",
    Width => "3", # Excel Formula: =calc_mem_width(E41:E41,M40,F41)
    Type => "Dynamic",
    UsedBy => "em",
    MemEntries => "1024",
    MemWrapper => "1R1W WriteMask",
    MemProtect => "None",
    AdditionalInfo => "SampleReadBeforeProt=2,SampleReadAfterProt=1,PackArrayToBus=Enabled,PortErrPropagate=Disabled,CpuReadAccess=Enabled,CpuWriteAccess=Enabled",
    ArrayLength => "64",
    ArrayIndex => "38",
    MemLogicalWidth => "3",
    EmValidTable38data => { #Structure Type: MemField; ArrayLength: 64; ArrayIndex: 38; ArrayLocationInName: 13;
      Name => "EmValidTable[n]data",
      RegMem => "MemField",
      Width => "3",
      Position => "2:0", # Excel Formula: =calc_position(F40,E41,TRUE)
    },
  },
  EmValidTable39 => { #Structure Type: Mem; ArrayLength: 64; ArrayIndex: 39; ArrayLocationInName: 13;
    Name => "EmValidTable[64]",
    RegMem => "Mem",
    Address => "CA00000",
    Description => "4 memories per core - 16 cores",
    Width => "3", # Excel Formula: =calc_mem_width(E41:E41,M40,F41)
    Type => "Dynamic",
    UsedBy => "em",
    MemEntries => "1024",
    MemWrapper => "1R1W WriteMask",
    MemProtect => "None",
    AdditionalInfo => "SampleReadBeforeProt=2,SampleReadAfterProt=1,PackArrayToBus=Enabled,PortErrPropagate=Disabled,CpuReadAccess=Enabled,CpuWriteAccess=Enabled",
    ArrayLength => "64",
    ArrayIndex => "39",
    MemLogicalWidth => "3",
    EmValidTable39data => { #Structure Type: MemField; ArrayLength: 64; ArrayIndex: 39; ArrayLocationInName: 13;
      Name => "EmValidTable[n]data",
      RegMem => "MemField",
      Width => "3",
      Position => "2:0", # Excel Formula: =calc_position(F40,E41,TRUE)
    },
  },
  EmValidTable40 => { #Structure Type: Mem; ArrayLength: 64; ArrayIndex: 40; ArrayLocationInName: 13;
    Name => "EmValidTable[64]",
    RegMem => "Mem",
    Address => "CB00000",
    Description => "4 memories per core - 16 cores",
    Width => "3", # Excel Formula: =calc_mem_width(E41:E41,M40,F41)
    Type => "Dynamic",
    UsedBy => "em",
    MemEntries => "1024",
    MemWrapper => "1R1W WriteMask",
    MemProtect => "None",
    AdditionalInfo => "SampleReadBeforeProt=2,SampleReadAfterProt=1,PackArrayToBus=Enabled,PortErrPropagate=Disabled,CpuReadAccess=Enabled,CpuWriteAccess=Enabled",
    ArrayLength => "64",
    ArrayIndex => "40",
    MemLogicalWidth => "3",
    EmValidTable40data => { #Structure Type: MemField; ArrayLength: 64; ArrayIndex: 40; ArrayLocationInName: 13;
      Name => "EmValidTable[n]data",
      RegMem => "MemField",
      Width => "3",
      Position => "2:0", # Excel Formula: =calc_position(F40,E41,TRUE)
    },
  },
  EmValidTable41 => { #Structure Type: Mem; ArrayLength: 64; ArrayIndex: 41; ArrayLocationInName: 13;
    Name => "EmValidTable[64]",
    RegMem => "Mem",
    Address => "CC00000",
    Description => "4 memories per core - 16 cores",
    Width => "3", # Excel Formula: =calc_mem_width(E41:E41,M40,F41)
    Type => "Dynamic",
    UsedBy => "em",
    MemEntries => "1024",
    MemWrapper => "1R1W WriteMask",
    MemProtect => "None",
    AdditionalInfo => "SampleReadBeforeProt=2,SampleReadAfterProt=1,PackArrayToBus=Enabled,PortErrPropagate=Disabled,CpuReadAccess=Enabled,CpuWriteAccess=Enabled",
    ArrayLength => "64",
    ArrayIndex => "41",
    MemLogicalWidth => "3",
    EmValidTable41data => { #Structure Type: MemField; ArrayLength: 64; ArrayIndex: 41; ArrayLocationInName: 13;
      Name => "EmValidTable[n]data",
      RegMem => "MemField",
      Width => "3",
      Position => "2:0", # Excel Formula: =calc_position(F40,E41,TRUE)
    },
  },
  EmValidTable42 => { #Structure Type: Mem; ArrayLength: 64; ArrayIndex: 42; ArrayLocationInName: 13;
    Name => "EmValidTable[64]",
    RegMem => "Mem",
    Address => "CD00000",
    Description => "4 memories per core - 16 cores",
    Width => "3", # Excel Formula: =calc_mem_width(E41:E41,M40,F41)
    Type => "Dynamic",
    UsedBy => "em",
    MemEntries => "1024",
    MemWrapper => "1R1W WriteMask",
    MemProtect => "None",
    AdditionalInfo => "SampleReadBeforeProt=2,SampleReadAfterProt=1,PackArrayToBus=Enabled,PortErrPropagate=Disabled,CpuReadAccess=Enabled,CpuWriteAccess=Enabled",
    ArrayLength => "64",
    ArrayIndex => "42",
    MemLogicalWidth => "3",
    EmValidTable42data => { #Structure Type: MemField; ArrayLength: 64; ArrayIndex: 42; ArrayLocationInName: 13;
      Name => "EmValidTable[n]data",
      RegMem => "MemField",
      Width => "3",
      Position => "2:0", # Excel Formula: =calc_position(F40,E41,TRUE)
    },
  },
  EmValidTable43 => { #Structure Type: Mem; ArrayLength: 64; ArrayIndex: 43; ArrayLocationInName: 13;
    Name => "EmValidTable[64]",
    RegMem => "Mem",
    Address => "CE00000",
    Description => "4 memories per core - 16 cores",
    Width => "3", # Excel Formula: =calc_mem_width(E41:E41,M40,F41)
    Type => "Dynamic",
    UsedBy => "em",
    MemEntries => "1024",
    MemWrapper => "1R1W WriteMask",
    MemProtect => "None",
    AdditionalInfo => "SampleReadBeforeProt=2,SampleReadAfterProt=1,PackArrayToBus=Enabled,PortErrPropagate=Disabled,CpuReadAccess=Enabled,CpuWriteAccess=Enabled",
    ArrayLength => "64",
    ArrayIndex => "43",
    MemLogicalWidth => "3",
    EmValidTable43data => { #Structure Type: MemField; ArrayLength: 64; ArrayIndex: 43; ArrayLocationInName: 13;
      Name => "EmValidTable[n]data",
      RegMem => "MemField",
      Width => "3",
      Position => "2:0", # Excel Formula: =calc_position(F40,E41,TRUE)
    },
  },
  EmValidTable44 => { #Structure Type: Mem; ArrayLength: 64; ArrayIndex: 44; ArrayLocationInName: 13;
    Name => "EmValidTable[64]",
    RegMem => "Mem",
    Address => "CF00000",
    Description => "4 memories per core - 16 cores",
    Width => "3", # Excel Formula: =calc_mem_width(E41:E41,M40,F41)
    Type => "Dynamic",
    UsedBy => "em",
    MemEntries => "1024",
    MemWrapper => "1R1W WriteMask",
    MemProtect => "None",
    AdditionalInfo => "SampleReadBeforeProt=2,SampleReadAfterProt=1,PackArrayToBus=Enabled,PortErrPropagate=Disabled,CpuReadAccess=Enabled,CpuWriteAccess=Enabled",
    ArrayLength => "64",
    ArrayIndex => "44",
    MemLogicalWidth => "3",
    EmValidTable44data => { #Structure Type: MemField; ArrayLength: 64; ArrayIndex: 44; ArrayLocationInName: 13;
      Name => "EmValidTable[n]data",
      RegMem => "MemField",
      Width => "3",
      Position => "2:0", # Excel Formula: =calc_position(F40,E41,TRUE)
    },
  },
  EmValidTable45 => { #Structure Type: Mem; ArrayLength: 64; ArrayIndex: 45; ArrayLocationInName: 13;
    Name => "EmValidTable[64]",
    RegMem => "Mem",
    Address => "D000000",
    Description => "4 memories per core - 16 cores",
    Width => "3", # Excel Formula: =calc_mem_width(E41:E41,M40,F41)
    Type => "Dynamic",
    UsedBy => "em",
    MemEntries => "1024",
    MemWrapper => "1R1W WriteMask",
    MemProtect => "None",
    AdditionalInfo => "SampleReadBeforeProt=2,SampleReadAfterProt=1,PackArrayToBus=Enabled,PortErrPropagate=Disabled,CpuReadAccess=Enabled,CpuWriteAccess=Enabled",
    ArrayLength => "64",
    ArrayIndex => "45",
    MemLogicalWidth => "3",
    EmValidTable45data => { #Structure Type: MemField; ArrayLength: 64; ArrayIndex: 45; ArrayLocationInName: 13;
      Name => "EmValidTable[n]data",
      RegMem => "MemField",
      Width => "3",
      Position => "2:0", # Excel Formula: =calc_position(F40,E41,TRUE)
    },
  },
  EmValidTable46 => { #Structure Type: Mem; ArrayLength: 64; ArrayIndex: 46; ArrayLocationInName: 13;
    Name => "EmValidTable[64]",
    RegMem => "Mem",
    Address => "D100000",
    Description => "4 memories per core - 16 cores",
    Width => "3", # Excel Formula: =calc_mem_width(E41:E41,M40,F41)
    Type => "Dynamic",
    UsedBy => "em",
    MemEntries => "1024",
    MemWrapper => "1R1W WriteMask",
    MemProtect => "None",
    AdditionalInfo => "SampleReadBeforeProt=2,SampleReadAfterProt=1,PackArrayToBus=Enabled,PortErrPropagate=Disabled,CpuReadAccess=Enabled,CpuWriteAccess=Enabled",
    ArrayLength => "64",
    ArrayIndex => "46",
    MemLogicalWidth => "3",
    EmValidTable46data => { #Structure Type: MemField; ArrayLength: 64; ArrayIndex: 46; ArrayLocationInName: 13;
      Name => "EmValidTable[n]data",
      RegMem => "MemField",
      Width => "3",
      Position => "2:0", # Excel Formula: =calc_position(F40,E41,TRUE)
    },
  },
  EmValidTable47 => { #Structure Type: Mem; ArrayLength: 64; ArrayIndex: 47; ArrayLocationInName: 13;
    Name => "EmValidTable[64]",
    RegMem => "Mem",
    Address => "D200000",
    Description => "4 memories per core - 16 cores",
    Width => "3", # Excel Formula: =calc_mem_width(E41:E41,M40,F41)
    Type => "Dynamic",
    UsedBy => "em",
    MemEntries => "1024",
    MemWrapper => "1R1W WriteMask",
    MemProtect => "None",
    AdditionalInfo => "SampleReadBeforeProt=2,SampleReadAfterProt=1,PackArrayToBus=Enabled,PortErrPropagate=Disabled,CpuReadAccess=Enabled,CpuWriteAccess=Enabled",
    ArrayLength => "64",
    ArrayIndex => "47",
    MemLogicalWidth => "3",
    EmValidTable47data => { #Structure Type: MemField; ArrayLength: 64; ArrayIndex: 47; ArrayLocationInName: 13;
      Name => "EmValidTable[n]data",
      RegMem => "MemField",
      Width => "3",
      Position => "2:0", # Excel Formula: =calc_position(F40,E41,TRUE)
    },
  },
  EmValidTable48 => { #Structure Type: Mem; ArrayLength: 64; ArrayIndex: 48; ArrayLocationInName: 13;
    Name => "EmValidTable[64]",
    RegMem => "Mem",
    Address => "D300000",
    Description => "4 memories per core - 16 cores",
    Width => "3", # Excel Formula: =calc_mem_width(E41:E41,M40,F41)
    Type => "Dynamic",
    UsedBy => "em",
    MemEntries => "1024",
    MemWrapper => "1R1W WriteMask",
    MemProtect => "None",
    AdditionalInfo => "SampleReadBeforeProt=2,SampleReadAfterProt=1,PackArrayToBus=Enabled,PortErrPropagate=Disabled,CpuReadAccess=Enabled,CpuWriteAccess=Enabled",
    ArrayLength => "64",
    ArrayIndex => "48",
    MemLogicalWidth => "3",
    EmValidTable48data => { #Structure Type: MemField; ArrayLength: 64; ArrayIndex: 48; ArrayLocationInName: 13;
      Name => "EmValidTable[n]data",
      RegMem => "MemField",
      Width => "3",
      Position => "2:0", # Excel Formula: =calc_position(F40,E41,TRUE)
    },
  },
  EmValidTable49 => { #Structure Type: Mem; ArrayLength: 64; ArrayIndex: 49; ArrayLocationInName: 13;
    Name => "EmValidTable[64]",
    RegMem => "Mem",
    Address => "D400000",
    Description => "4 memories per core - 16 cores",
    Width => "3", # Excel Formula: =calc_mem_width(E41:E41,M40,F41)
    Type => "Dynamic",
    UsedBy => "em",
    MemEntries => "1024",
    MemWrapper => "1R1W WriteMask",
    MemProtect => "None",
    AdditionalInfo => "SampleReadBeforeProt=2,SampleReadAfterProt=1,PackArrayToBus=Enabled,PortErrPropagate=Disabled,CpuReadAccess=Enabled,CpuWriteAccess=Enabled",
    ArrayLength => "64",
    ArrayIndex => "49",
    MemLogicalWidth => "3",
    EmValidTable49data => { #Structure Type: MemField; ArrayLength: 64; ArrayIndex: 49; ArrayLocationInName: 13;
      Name => "EmValidTable[n]data",
      RegMem => "MemField",
      Width => "3",
      Position => "2:0", # Excel Formula: =calc_position(F40,E41,TRUE)
    },
  },
  EmValidTable50 => { #Structure Type: Mem; ArrayLength: 64; ArrayIndex: 50; ArrayLocationInName: 13;
    Name => "EmValidTable[64]",
    RegMem => "Mem",
    Address => "D500000",
    Description => "4 memories per core - 16 cores",
    Width => "3", # Excel Formula: =calc_mem_width(E41:E41,M40,F41)
    Type => "Dynamic",
    UsedBy => "em",
    MemEntries => "1024",
    MemWrapper => "1R1W WriteMask",
    MemProtect => "None",
    AdditionalInfo => "SampleReadBeforeProt=2,SampleReadAfterProt=1,PackArrayToBus=Enabled,PortErrPropagate=Disabled,CpuReadAccess=Enabled,CpuWriteAccess=Enabled",
    ArrayLength => "64",
    ArrayIndex => "50",
    MemLogicalWidth => "3",
    EmValidTable50data => { #Structure Type: MemField; ArrayLength: 64; ArrayIndex: 50; ArrayLocationInName: 13;
      Name => "EmValidTable[n]data",
      RegMem => "MemField",
      Width => "3",
      Position => "2:0", # Excel Formula: =calc_position(F40,E41,TRUE)
    },
  },
  EmValidTable51 => { #Structure Type: Mem; ArrayLength: 64; ArrayIndex: 51; ArrayLocationInName: 13;
    Name => "EmValidTable[64]",
    RegMem => "Mem",
    Address => "D600000",
    Description => "4 memories per core - 16 cores",
    Width => "3", # Excel Formula: =calc_mem_width(E41:E41,M40,F41)
    Type => "Dynamic",
    UsedBy => "em",
    MemEntries => "1024",
    MemWrapper => "1R1W WriteMask",
    MemProtect => "None",
    AdditionalInfo => "SampleReadBeforeProt=2,SampleReadAfterProt=1,PackArrayToBus=Enabled,PortErrPropagate=Disabled,CpuReadAccess=Enabled,CpuWriteAccess=Enabled",
    ArrayLength => "64",
    ArrayIndex => "51",
    MemLogicalWidth => "3",
    EmValidTable51data => { #Structure Type: MemField; ArrayLength: 64; ArrayIndex: 51; ArrayLocationInName: 13;
      Name => "EmValidTable[n]data",
      RegMem => "MemField",
      Width => "3",
      Position => "2:0", # Excel Formula: =calc_position(F40,E41,TRUE)
    },
  },
  EmValidTable52 => { #Structure Type: Mem; ArrayLength: 64; ArrayIndex: 52; ArrayLocationInName: 13;
    Name => "EmValidTable[64]",
    RegMem => "Mem",
    Address => "D700000",
    Description => "4 memories per core - 16 cores",
    Width => "3", # Excel Formula: =calc_mem_width(E41:E41,M40,F41)
    Type => "Dynamic",
    UsedBy => "em",
    MemEntries => "1024",
    MemWrapper => "1R1W WriteMask",
    MemProtect => "None",
    AdditionalInfo => "SampleReadBeforeProt=2,SampleReadAfterProt=1,PackArrayToBus=Enabled,PortErrPropagate=Disabled,CpuReadAccess=Enabled,CpuWriteAccess=Enabled",
    ArrayLength => "64",
    ArrayIndex => "52",
    MemLogicalWidth => "3",
    EmValidTable52data => { #Structure Type: MemField; ArrayLength: 64; ArrayIndex: 52; ArrayLocationInName: 13;
      Name => "EmValidTable[n]data",
      RegMem => "MemField",
      Width => "3",
      Position => "2:0", # Excel Formula: =calc_position(F40,E41,TRUE)
    },
  },
  EmValidTable53 => { #Structure Type: Mem; ArrayLength: 64; ArrayIndex: 53; ArrayLocationInName: 13;
    Name => "EmValidTable[64]",
    RegMem => "Mem",
    Address => "D800000",
    Description => "4 memories per core - 16 cores",
    Width => "3", # Excel Formula: =calc_mem_width(E41:E41,M40,F41)
    Type => "Dynamic",
    UsedBy => "em",
    MemEntries => "1024",
    MemWrapper => "1R1W WriteMask",
    MemProtect => "None",
    AdditionalInfo => "SampleReadBeforeProt=2,SampleReadAfterProt=1,PackArrayToBus=Enabled,PortErrPropagate=Disabled,CpuReadAccess=Enabled,CpuWriteAccess=Enabled",
    ArrayLength => "64",
    ArrayIndex => "53",
    MemLogicalWidth => "3",
    EmValidTable53data => { #Structure Type: MemField; ArrayLength: 64; ArrayIndex: 53; ArrayLocationInName: 13;
      Name => "EmValidTable[n]data",
      RegMem => "MemField",
      Width => "3",
      Position => "2:0", # Excel Formula: =calc_position(F40,E41,TRUE)
    },
  },
  EmValidTable54 => { #Structure Type: Mem; ArrayLength: 64; ArrayIndex: 54; ArrayLocationInName: 13;
    Name => "EmValidTable[64]",
    RegMem => "Mem",
    Address => "D900000",
    Description => "4 memories per core - 16 cores",
    Width => "3", # Excel Formula: =calc_mem_width(E41:E41,M40,F41)
    Type => "Dynamic",
    UsedBy => "em",
    MemEntries => "1024",
    MemWrapper => "1R1W WriteMask",
    MemProtect => "None",
    AdditionalInfo => "SampleReadBeforeProt=2,SampleReadAfterProt=1,PackArrayToBus=Enabled,PortErrPropagate=Disabled,CpuReadAccess=Enabled,CpuWriteAccess=Enabled",
    ArrayLength => "64",
    ArrayIndex => "54",
    MemLogicalWidth => "3",
    EmValidTable54data => { #Structure Type: MemField; ArrayLength: 64; ArrayIndex: 54; ArrayLocationInName: 13;
      Name => "EmValidTable[n]data",
      RegMem => "MemField",
      Width => "3",
      Position => "2:0", # Excel Formula: =calc_position(F40,E41,TRUE)
    },
  },
  EmValidTable55 => { #Structure Type: Mem; ArrayLength: 64; ArrayIndex: 55; ArrayLocationInName: 13;
    Name => "EmValidTable[64]",
    RegMem => "Mem",
    Address => "DA00000",
    Description => "4 memories per core - 16 cores",
    Width => "3", # Excel Formula: =calc_mem_width(E41:E41,M40,F41)
    Type => "Dynamic",
    UsedBy => "em",
    MemEntries => "1024",
    MemWrapper => "1R1W WriteMask",
    MemProtect => "None",
    AdditionalInfo => "SampleReadBeforeProt=2,SampleReadAfterProt=1,PackArrayToBus=Enabled,PortErrPropagate=Disabled,CpuReadAccess=Enabled,CpuWriteAccess=Enabled",
    ArrayLength => "64",
    ArrayIndex => "55",
    MemLogicalWidth => "3",
    EmValidTable55data => { #Structure Type: MemField; ArrayLength: 64; ArrayIndex: 55; ArrayLocationInName: 13;
      Name => "EmValidTable[n]data",
      RegMem => "MemField",
      Width => "3",
      Position => "2:0", # Excel Formula: =calc_position(F40,E41,TRUE)
    },
  },
  EmValidTable56 => { #Structure Type: Mem; ArrayLength: 64; ArrayIndex: 56; ArrayLocationInName: 13;
    Name => "EmValidTable[64]",
    RegMem => "Mem",
    Address => "DB00000",
    Description => "4 memories per core - 16 cores",
    Width => "3", # Excel Formula: =calc_mem_width(E41:E41,M40,F41)
    Type => "Dynamic",
    UsedBy => "em",
    MemEntries => "1024",
    MemWrapper => "1R1W WriteMask",
    MemProtect => "None",
    AdditionalInfo => "SampleReadBeforeProt=2,SampleReadAfterProt=1,PackArrayToBus=Enabled,PortErrPropagate=Disabled,CpuReadAccess=Enabled,CpuWriteAccess=Enabled",
    ArrayLength => "64",
    ArrayIndex => "56",
    MemLogicalWidth => "3",
    EmValidTable56data => { #Structure Type: MemField; ArrayLength: 64; ArrayIndex: 56; ArrayLocationInName: 13;
      Name => "EmValidTable[n]data",
      RegMem => "MemField",
      Width => "3",
      Position => "2:0", # Excel Formula: =calc_position(F40,E41,TRUE)
    },
  },
  EmValidTable57 => { #Structure Type: Mem; ArrayLength: 64; ArrayIndex: 57; ArrayLocationInName: 13;
    Name => "EmValidTable[64]",
    RegMem => "Mem",
    Address => "DC00000",
    Description => "4 memories per core - 16 cores",
    Width => "3", # Excel Formula: =calc_mem_width(E41:E41,M40,F41)
    Type => "Dynamic",
    UsedBy => "em",
    MemEntries => "1024",
    MemWrapper => "1R1W WriteMask",
    MemProtect => "None",
    AdditionalInfo => "SampleReadBeforeProt=2,SampleReadAfterProt=1,PackArrayToBus=Enabled,PortErrPropagate=Disabled,CpuReadAccess=Enabled,CpuWriteAccess=Enabled",
    ArrayLength => "64",
    ArrayIndex => "57",
    MemLogicalWidth => "3",
    EmValidTable57data => { #Structure Type: MemField; ArrayLength: 64; ArrayIndex: 57; ArrayLocationInName: 13;
      Name => "EmValidTable[n]data",
      RegMem => "MemField",
      Width => "3",
      Position => "2:0", # Excel Formula: =calc_position(F40,E41,TRUE)
    },
  },
  EmValidTable58 => { #Structure Type: Mem; ArrayLength: 64; ArrayIndex: 58; ArrayLocationInName: 13;
    Name => "EmValidTable[64]",
    RegMem => "Mem",
    Address => "DD00000",
    Description => "4 memories per core - 16 cores",
    Width => "3", # Excel Formula: =calc_mem_width(E41:E41,M40,F41)
    Type => "Dynamic",
    UsedBy => "em",
    MemEntries => "1024",
    MemWrapper => "1R1W WriteMask",
    MemProtect => "None",
    AdditionalInfo => "SampleReadBeforeProt=2,SampleReadAfterProt=1,PackArrayToBus=Enabled,PortErrPropagate=Disabled,CpuReadAccess=Enabled,CpuWriteAccess=Enabled",
    ArrayLength => "64",
    ArrayIndex => "58",
    MemLogicalWidth => "3",
    EmValidTable58data => { #Structure Type: MemField; ArrayLength: 64; ArrayIndex: 58; ArrayLocationInName: 13;
      Name => "EmValidTable[n]data",
      RegMem => "MemField",
      Width => "3",
      Position => "2:0", # Excel Formula: =calc_position(F40,E41,TRUE)
    },
  },
  EmValidTable59 => { #Structure Type: Mem; ArrayLength: 64; ArrayIndex: 59; ArrayLocationInName: 13;
    Name => "EmValidTable[64]",
    RegMem => "Mem",
    Address => "DE00000",
    Description => "4 memories per core - 16 cores",
    Width => "3", # Excel Formula: =calc_mem_width(E41:E41,M40,F41)
    Type => "Dynamic",
    UsedBy => "em",
    MemEntries => "1024",
    MemWrapper => "1R1W WriteMask",
    MemProtect => "None",
    AdditionalInfo => "SampleReadBeforeProt=2,SampleReadAfterProt=1,PackArrayToBus=Enabled,PortErrPropagate=Disabled,CpuReadAccess=Enabled,CpuWriteAccess=Enabled",
    ArrayLength => "64",
    ArrayIndex => "59",
    MemLogicalWidth => "3",
    EmValidTable59data => { #Structure Type: MemField; ArrayLength: 64; ArrayIndex: 59; ArrayLocationInName: 13;
      Name => "EmValidTable[n]data",
      RegMem => "MemField",
      Width => "3",
      Position => "2:0", # Excel Formula: =calc_position(F40,E41,TRUE)
    },
  },
  EmValidTable60 => { #Structure Type: Mem; ArrayLength: 64; ArrayIndex: 60; ArrayLocationInName: 13;
    Name => "EmValidTable[64]",
    RegMem => "Mem",
    Address => "DF00000",
    Description => "4 memories per core - 16 cores",
    Width => "3", # Excel Formula: =calc_mem_width(E41:E41,M40,F41)
    Type => "Dynamic",
    UsedBy => "em",
    MemEntries => "1024",
    MemWrapper => "1R1W WriteMask",
    MemProtect => "None",
    AdditionalInfo => "SampleReadBeforeProt=2,SampleReadAfterProt=1,PackArrayToBus=Enabled,PortErrPropagate=Disabled,CpuReadAccess=Enabled,CpuWriteAccess=Enabled",
    ArrayLength => "64",
    ArrayIndex => "60",
    MemLogicalWidth => "3",
    EmValidTable60data => { #Structure Type: MemField; ArrayLength: 64; ArrayIndex: 60; ArrayLocationInName: 13;
      Name => "EmValidTable[n]data",
      RegMem => "MemField",
      Width => "3",
      Position => "2:0", # Excel Formula: =calc_position(F40,E41,TRUE)
    },
  },
  EmValidTable61 => { #Structure Type: Mem; ArrayLength: 64; ArrayIndex: 61; ArrayLocationInName: 13;
    Name => "EmValidTable[64]",
    RegMem => "Mem",
    Address => "E000000",
    Description => "4 memories per core - 16 cores",
    Width => "3", # Excel Formula: =calc_mem_width(E41:E41,M40,F41)
    Type => "Dynamic",
    UsedBy => "em",
    MemEntries => "1024",
    MemWrapper => "1R1W WriteMask",
    MemProtect => "None",
    AdditionalInfo => "SampleReadBeforeProt=2,SampleReadAfterProt=1,PackArrayToBus=Enabled,PortErrPropagate=Disabled,CpuReadAccess=Enabled,CpuWriteAccess=Enabled",
    ArrayLength => "64",
    ArrayIndex => "61",
    MemLogicalWidth => "3",
    EmValidTable61data => { #Structure Type: MemField; ArrayLength: 64; ArrayIndex: 61; ArrayLocationInName: 13;
      Name => "EmValidTable[n]data",
      RegMem => "MemField",
      Width => "3",
      Position => "2:0", # Excel Formula: =calc_position(F40,E41,TRUE)
    },
  },
  EmValidTable62 => { #Structure Type: Mem; ArrayLength: 64; ArrayIndex: 62; ArrayLocationInName: 13;
    Name => "EmValidTable[64]",
    RegMem => "Mem",
    Address => "E100000",
    Description => "4 memories per core - 16 cores",
    Width => "3", # Excel Formula: =calc_mem_width(E41:E41,M40,F41)
    Type => "Dynamic",
    UsedBy => "em",
    MemEntries => "1024",
    MemWrapper => "1R1W WriteMask",
    MemProtect => "None",
    AdditionalInfo => "SampleReadBeforeProt=2,SampleReadAfterProt=1,PackArrayToBus=Enabled,PortErrPropagate=Disabled,CpuReadAccess=Enabled,CpuWriteAccess=Enabled",
    ArrayLength => "64",
    ArrayIndex => "62",
    MemLogicalWidth => "3",
    EmValidTable62data => { #Structure Type: MemField; ArrayLength: 64; ArrayIndex: 62; ArrayLocationInName: 13;
      Name => "EmValidTable[n]data",
      RegMem => "MemField",
      Width => "3",
      Position => "2:0", # Excel Formula: =calc_position(F40,E41,TRUE)
    },
  },
  EmValidTable63 => { #Structure Type: Mem; ArrayLength: 64; ArrayIndex: 63; ArrayLocationInName: 13;
    Name => "EmValidTable[64]",
    RegMem => "Mem",
    Address => "E200000",
    Description => "4 memories per core - 16 cores",
    Width => "3", # Excel Formula: =calc_mem_width(E41:E41,M40,F41)
    Type => "Dynamic",
    UsedBy => "em",
    MemEntries => "1024",
    MemWrapper => "1R1W WriteMask",
    MemProtect => "None",
    AdditionalInfo => "SampleReadBeforeProt=2,SampleReadAfterProt=1,PackArrayToBus=Enabled,PortErrPropagate=Disabled,CpuReadAccess=Enabled,CpuWriteAccess=Enabled",
    ArrayLength => "64",
    ArrayIndex => "63",
    MemLogicalWidth => "3",
    EmValidTable63data => { #Structure Type: MemField; ArrayLength: 64; ArrayIndex: 63; ArrayLocationInName: 13;
      Name => "EmValidTable[n]data",
      RegMem => "MemField",
      Width => "3",
      Position => "2:0", # Excel Formula: =calc_position(F40,E41,TRUE)
    },
  },
  voq2context0 => { #Structure Type: Mem; ArrayLength: 6; ArrayIndex: 0; ArrayLocationInName: 12;
    Name => "voq2context[6]",
    RegMem => "Mem",
    Address => "E300000", # Excel Formula: =calc_mem_address(C40,A40,G42)
    Description => "context per voq. Managed by the context mapper. 
Read by ICS when it receives credit-grant and need to translate the VOQ# to context.",
    Width => "19", # Excel Formula: =calc_mem_width(E43:E43,M42,F43)
    Type => "Dynamic",
    UsedBy => "CMAP: Write,CMAP: Read0 ,ICS: Read1",
    MemEntries => "49152", # Excel Formula: =calc_field_width_define("NUM_QUEUES_PER_SLICE")
    MemWrapper => "2R1W Fast Write",
    MemProtect => "ECC",
    AdditionalInfo => "SampleReadBeforeProt=2,SampleReadAfterProt=1,PackArrayToBus=Enabled,PortErrPropagate=Disabled,CpuReadAccess=Enabled,CpuWriteAccess=Enabled",
    ArrayLength => "6",
    ArrayIndex => "0",
    MemLogicalWidth => "13",
    voq2contextData0 => { #Structure Type: MemField; ArrayLength: 6; ArrayIndex: 0; ArrayLocationInName: 16;
      Name => "voq2contextData[n]",
      RegMem => "MemField",
      Description => "8k context - 13 bit
Valud of 13'h1FFF mean unused
",
      Width => "13", # Excel Formula: =calc_field_width_define("CONTEXT_WIDTH")
      Position => "12:0", # Excel Formula: =calc_position(F42,E43,TRUE)
    },
  },
  voq2context1 => { #Structure Type: Mem; ArrayLength: 6; ArrayIndex: 1; ArrayLocationInName: 12;
    Name => "voq2context[6]",
    RegMem => "Mem",
    Address => "E400000",
    Description => "context per voq. Managed by the context mapper. 
Read by ICS when it receives credit-grant and need to translate the VOQ# to context.",
    Width => "19", # Excel Formula: =calc_mem_width(E43:E43,M42,F43)
    Type => "Dynamic",
    UsedBy => "CMAP: Write,CMAP: Read0 ,ICS: Read1",
    MemEntries => "49152", # Excel Formula: =calc_field_width_define("NUM_QUEUES_PER_SLICE")
    MemWrapper => "2R1W Fast Write",
    MemProtect => "ECC",
    AdditionalInfo => "SampleReadBeforeProt=2,SampleReadAfterProt=1,PackArrayToBus=Enabled,PortErrPropagate=Disabled,CpuReadAccess=Enabled,CpuWriteAccess=Enabled",
    ArrayLength => "6",
    ArrayIndex => "1",
    MemLogicalWidth => "13",
    voq2contextData1 => { #Structure Type: MemField; ArrayLength: 6; ArrayIndex: 1; ArrayLocationInName: 16;
      Name => "voq2contextData[n]",
      RegMem => "MemField",
      Description => "8k context - 13 bit
Valud of 13'h1FFF mean unused
",
      Width => "13", # Excel Formula: =calc_field_width_define("CONTEXT_WIDTH")
      Position => "12:0", # Excel Formula: =calc_position(F42,E43,TRUE)
    },
  },
  voq2context2 => { #Structure Type: Mem; ArrayLength: 6; ArrayIndex: 2; ArrayLocationInName: 12;
    Name => "voq2context[6]",
    RegMem => "Mem",
    Address => "E500000",
    Description => "context per voq. Managed by the context mapper. 
Read by ICS when it receives credit-grant and need to translate the VOQ# to context.",
    Width => "19", # Excel Formula: =calc_mem_width(E43:E43,M42,F43)
    Type => "Dynamic",
    UsedBy => "CMAP: Write,CMAP: Read0 ,ICS: Read1",
    MemEntries => "49152", # Excel Formula: =calc_field_width_define("NUM_QUEUES_PER_SLICE")
    MemWrapper => "2R1W Fast Write",
    MemProtect => "ECC",
    AdditionalInfo => "SampleReadBeforeProt=2,SampleReadAfterProt=1,PackArrayToBus=Enabled,PortErrPropagate=Disabled,CpuReadAccess=Enabled,CpuWriteAccess=Enabled",
    ArrayLength => "6",
    ArrayIndex => "2",
    MemLogicalWidth => "13",
    voq2contextData2 => { #Structure Type: MemField; ArrayLength: 6; ArrayIndex: 2; ArrayLocationInName: 16;
      Name => "voq2contextData[n]",
      RegMem => "MemField",
      Description => "8k context - 13 bit
Valud of 13'h1FFF mean unused
",
      Width => "13", # Excel Formula: =calc_field_width_define("CONTEXT_WIDTH")
      Position => "12:0", # Excel Formula: =calc_position(F42,E43,TRUE)
    },
  },
  voq2context3 => { #Structure Type: Mem; ArrayLength: 6; ArrayIndex: 3; ArrayLocationInName: 12;
    Name => "voq2context[6]",
    RegMem => "Mem",
    Address => "E600000",
    Description => "context per voq. Managed by the context mapper. 
Read by ICS when it receives credit-grant and need to translate the VOQ# to context.",
    Width => "19", # Excel Formula: =calc_mem_width(E43:E43,M42,F43)
    Type => "Dynamic",
    UsedBy => "CMAP: Write,CMAP: Read0 ,ICS: Read1",
    MemEntries => "49152", # Excel Formula: =calc_field_width_define("NUM_QUEUES_PER_SLICE")
    MemWrapper => "2R1W Fast Write",
    MemProtect => "ECC",
    AdditionalInfo => "SampleReadBeforeProt=2,SampleReadAfterProt=1,PackArrayToBus=Enabled,PortErrPropagate=Disabled,CpuReadAccess=Enabled,CpuWriteAccess=Enabled",
    ArrayLength => "6",
    ArrayIndex => "3",
    MemLogicalWidth => "13",
    voq2contextData3 => { #Structure Type: MemField; ArrayLength: 6; ArrayIndex: 3; ArrayLocationInName: 16;
      Name => "voq2contextData[n]",
      RegMem => "MemField",
      Description => "8k context - 13 bit
Valud of 13'h1FFF mean unused
",
      Width => "13", # Excel Formula: =calc_field_width_define("CONTEXT_WIDTH")
      Position => "12:0", # Excel Formula: =calc_position(F42,E43,TRUE)
    },
  },
  voq2context4 => { #Structure Type: Mem; ArrayLength: 6; ArrayIndex: 4; ArrayLocationInName: 12;
    Name => "voq2context[6]",
    RegMem => "Mem",
    Address => "E700000",
    Description => "context per voq. Managed by the context mapper. 
Read by ICS when it receives credit-grant and need to translate the VOQ# to context.",
    Width => "19", # Excel Formula: =calc_mem_width(E43:E43,M42,F43)
    Type => "Dynamic",
    UsedBy => "CMAP: Write,CMAP: Read0 ,ICS: Read1",
    MemEntries => "49152", # Excel Formula: =calc_field_width_define("NUM_QUEUES_PER_SLICE")
    MemWrapper => "2R1W Fast Write",
    MemProtect => "ECC",
    AdditionalInfo => "SampleReadBeforeProt=2,SampleReadAfterProt=1,PackArrayToBus=Enabled,PortErrPropagate=Disabled,CpuReadAccess=Enabled,CpuWriteAccess=Enabled",
    ArrayLength => "6",
    ArrayIndex => "4",
    MemLogicalWidth => "13",
    voq2contextData4 => { #Structure Type: MemField; ArrayLength: 6; ArrayIndex: 4; ArrayLocationInName: 16;
      Name => "voq2contextData[n]",
      RegMem => "MemField",
      Description => "8k context - 13 bit
Valud of 13'h1FFF mean unused
",
      Width => "13", # Excel Formula: =calc_field_width_define("CONTEXT_WIDTH")
      Position => "12:0", # Excel Formula: =calc_position(F42,E43,TRUE)
    },
  },
  voq2context5 => { #Structure Type: Mem; ArrayLength: 6; ArrayIndex: 5; ArrayLocationInName: 12;
    Name => "voq2context[6]",
    RegMem => "Mem",
    Address => "E800000",
    Description => "context per voq. Managed by the context mapper. 
Read by ICS when it receives credit-grant and need to translate the VOQ# to context.",
    Width => "19", # Excel Formula: =calc_mem_width(E43:E43,M42,F43)
    Type => "Dynamic",
    UsedBy => "CMAP: Write,CMAP: Read0 ,ICS: Read1",
    MemEntries => "49152", # Excel Formula: =calc_field_width_define("NUM_QUEUES_PER_SLICE")
    MemWrapper => "2R1W Fast Write",
    MemProtect => "ECC",
    AdditionalInfo => "SampleReadBeforeProt=2,SampleReadAfterProt=1,PackArrayToBus=Enabled,PortErrPropagate=Disabled,CpuReadAccess=Enabled,CpuWriteAccess=Enabled",
    ArrayLength => "6",
    ArrayIndex => "5",
    MemLogicalWidth => "13",
    voq2contextData5 => { #Structure Type: MemField; ArrayLength: 6; ArrayIndex: 5; ArrayLocationInName: 16;
      Name => "voq2contextData[n]",
      RegMem => "MemField",
      Description => "8k context - 13 bit
Valud of 13'h1FFF mean unused
",
      Width => "13", # Excel Formula: =calc_field_width_define("CONTEXT_WIDTH")
      Position => "12:0", # Excel Formula: =calc_position(F42,E43,TRUE)
    },
  },
  voq2tmdest0 => { #Structure Type: Mem; ArrayLength: 6; ArrayIndex: 0; ArrayLocationInName: 11;
    Name => "voq2tmdest[6]",
    RegMem => "Mem",
    Address => "E900000", # Excel Formula: =calc_mem_address(C42,A42,G44)
    Description => "TM destination per VOQ#",
    Width => "28", # Excel Formula: =calc_mem_width(E45:E45,M44,F45)
    Type => "Dynamic",
    UsedBy => "CMAP: Write,CMAP: Read0 ,ICS: Read1",
    MemEntries => "49152", # Excel Formula: =calc_field_width_define("NUM_QUEUES_PER_SLICE")
    MemWrapper => "2R1W Slow Write",
    MemProtect => "ECC",
    AdditionalInfo => "SampleReadBeforeProt=2,SampleReadAfterProt=1,PackArrayToBus=Enabled,PortErrPropagate=Disabled,CpuReadAccess=Enabled,CpuWriteAccess=Enabled",
    ArrayLength => "6",
    ArrayIndex => "0",
    MemLogicalWidth => "22",
    voq2tmdestData0 => { #Structure Type: MemField; ArrayLength: 6; ArrayIndex: 0; ArrayLocationInName: 15;
      Name => "voq2tmdestData[n]",
      RegMem => "MemField",
      Width => "22", # Excel Formula: =calc_field_width_define("PDVOQ2FILB_VOQ_MAP_DATA_WIDTH")
      Position => "21:0", # Excel Formula: =calc_position(F44,E45,TRUE)
    },
  },
  voq2tmdest1 => { #Structure Type: Mem; ArrayLength: 6; ArrayIndex: 1; ArrayLocationInName: 11;
    Name => "voq2tmdest[6]",
    RegMem => "Mem",
    Address => "EA00000",
    Description => "TM destination per VOQ#",
    Width => "28", # Excel Formula: =calc_mem_width(E45:E45,M44,F45)
    Type => "Dynamic",
    UsedBy => "CMAP: Write,CMAP: Read0 ,ICS: Read1",
    MemEntries => "49152", # Excel Formula: =calc_field_width_define("NUM_QUEUES_PER_SLICE")
    MemWrapper => "2R1W Slow Write",
    MemProtect => "ECC",
    AdditionalInfo => "SampleReadBeforeProt=2,SampleReadAfterProt=1,PackArrayToBus=Enabled,PortErrPropagate=Disabled,CpuReadAccess=Enabled,CpuWriteAccess=Enabled",
    ArrayLength => "6",
    ArrayIndex => "1",
    MemLogicalWidth => "22",
    voq2tmdestData1 => { #Structure Type: MemField; ArrayLength: 6; ArrayIndex: 1; ArrayLocationInName: 15;
      Name => "voq2tmdestData[n]",
      RegMem => "MemField",
      Width => "22", # Excel Formula: =calc_field_width_define("PDVOQ2FILB_VOQ_MAP_DATA_WIDTH")
      Position => "21:0", # Excel Formula: =calc_position(F44,E45,TRUE)
    },
  },
  voq2tmdest2 => { #Structure Type: Mem; ArrayLength: 6; ArrayIndex: 2; ArrayLocationInName: 11;
    Name => "voq2tmdest[6]",
    RegMem => "Mem",
    Address => "EB00000",
    Description => "TM destination per VOQ#",
    Width => "28", # Excel Formula: =calc_mem_width(E45:E45,M44,F45)
    Type => "Dynamic",
    UsedBy => "CMAP: Write,CMAP: Read0 ,ICS: Read1",
    MemEntries => "49152", # Excel Formula: =calc_field_width_define("NUM_QUEUES_PER_SLICE")
    MemWrapper => "2R1W Slow Write",
    MemProtect => "ECC",
    AdditionalInfo => "SampleReadBeforeProt=2,SampleReadAfterProt=1,PackArrayToBus=Enabled,PortErrPropagate=Disabled,CpuReadAccess=Enabled,CpuWriteAccess=Enabled",
    ArrayLength => "6",
    ArrayIndex => "2",
    MemLogicalWidth => "22",
    voq2tmdestData2 => { #Structure Type: MemField; ArrayLength: 6; ArrayIndex: 2; ArrayLocationInName: 15;
      Name => "voq2tmdestData[n]",
      RegMem => "MemField",
      Width => "22", # Excel Formula: =calc_field_width_define("PDVOQ2FILB_VOQ_MAP_DATA_WIDTH")
      Position => "21:0", # Excel Formula: =calc_position(F44,E45,TRUE)
    },
  },
  voq2tmdest3 => { #Structure Type: Mem; ArrayLength: 6; ArrayIndex: 3; ArrayLocationInName: 11;
    Name => "voq2tmdest[6]",
    RegMem => "Mem",
    Address => "EC00000",
    Description => "TM destination per VOQ#",
    Width => "28", # Excel Formula: =calc_mem_width(E45:E45,M44,F45)
    Type => "Dynamic",
    UsedBy => "CMAP: Write,CMAP: Read0 ,ICS: Read1",
    MemEntries => "49152", # Excel Formula: =calc_field_width_define("NUM_QUEUES_PER_SLICE")
    MemWrapper => "2R1W Slow Write",
    MemProtect => "ECC",
    AdditionalInfo => "SampleReadBeforeProt=2,SampleReadAfterProt=1,PackArrayToBus=Enabled,PortErrPropagate=Disabled,CpuReadAccess=Enabled,CpuWriteAccess=Enabled",
    ArrayLength => "6",
    ArrayIndex => "3",
    MemLogicalWidth => "22",
    voq2tmdestData3 => { #Structure Type: MemField; ArrayLength: 6; ArrayIndex: 3; ArrayLocationInName: 15;
      Name => "voq2tmdestData[n]",
      RegMem => "MemField",
      Width => "22", # Excel Formula: =calc_field_width_define("PDVOQ2FILB_VOQ_MAP_DATA_WIDTH")
      Position => "21:0", # Excel Formula: =calc_position(F44,E45,TRUE)
    },
  },
  voq2tmdest4 => { #Structure Type: Mem; ArrayLength: 6; ArrayIndex: 4; ArrayLocationInName: 11;
    Name => "voq2tmdest[6]",
    RegMem => "Mem",
    Address => "ED00000",
    Description => "TM destination per VOQ#",
    Width => "28", # Excel Formula: =calc_mem_width(E45:E45,M44,F45)
    Type => "Dynamic",
    UsedBy => "CMAP: Write,CMAP: Read0 ,ICS: Read1",
    MemEntries => "49152", # Excel Formula: =calc_field_width_define("NUM_QUEUES_PER_SLICE")
    MemWrapper => "2R1W Slow Write",
    MemProtect => "ECC",
    AdditionalInfo => "SampleReadBeforeProt=2,SampleReadAfterProt=1,PackArrayToBus=Enabled,PortErrPropagate=Disabled,CpuReadAccess=Enabled,CpuWriteAccess=Enabled",
    ArrayLength => "6",
    ArrayIndex => "4",
    MemLogicalWidth => "22",
    voq2tmdestData4 => { #Structure Type: MemField; ArrayLength: 6; ArrayIndex: 4; ArrayLocationInName: 15;
      Name => "voq2tmdestData[n]",
      RegMem => "MemField",
      Width => "22", # Excel Formula: =calc_field_width_define("PDVOQ2FILB_VOQ_MAP_DATA_WIDTH")
      Position => "21:0", # Excel Formula: =calc_position(F44,E45,TRUE)
    },
  },
  voq2tmdest5 => { #Structure Type: Mem; ArrayLength: 6; ArrayIndex: 5; ArrayLocationInName: 11;
    Name => "voq2tmdest[6]",
    RegMem => "Mem",
    Address => "EE00000",
    Description => "TM destination per VOQ#",
    Width => "28", # Excel Formula: =calc_mem_width(E45:E45,M44,F45)
    Type => "Dynamic",
    UsedBy => "CMAP: Write,CMAP: Read0 ,ICS: Read1",
    MemEntries => "49152", # Excel Formula: =calc_field_width_define("NUM_QUEUES_PER_SLICE")
    MemWrapper => "2R1W Slow Write",
    MemProtect => "ECC",
    AdditionalInfo => "SampleReadBeforeProt=2,SampleReadAfterProt=1,PackArrayToBus=Enabled,PortErrPropagate=Disabled,CpuReadAccess=Enabled,CpuWriteAccess=Enabled",
    ArrayLength => "6",
    ArrayIndex => "5",
    MemLogicalWidth => "22",
    voq2tmdestData5 => { #Structure Type: MemField; ArrayLength: 6; ArrayIndex: 5; ArrayLocationInName: 15;
      Name => "voq2tmdestData[n]",
      RegMem => "MemField",
      Width => "22", # Excel Formula: =calc_field_width_define("PDVOQ2FILB_VOQ_MAP_DATA_WIDTH")
      Position => "21:0", # Excel Formula: =calc_position(F44,E45,TRUE)
    },
  },
  contextfbmBmp0 => { #Structure Type: Mem; ArrayLength: 6; ArrayIndex: 0; ArrayLocationInName: 14;
    Name => "contextfbmBmp[6]",
    RegMem => "Mem",
    Address => "EF00000", # Excel Formula: =calc_mem_address(C44,A44,G46)
    Description => "bitmap memory for the free buffer manager",
    Width => "72", # Excel Formula: =calc_mem_width(E47:E47,M46,F47)
    Type => "Dynamic",
    UsedBy => "CMAP: Read,CMAP: Write",
    MemEntries => "128", # Excel Formula: =calc_field_width_define("NUM_OF_CONTEXTS")/E47
    MemWrapper => "1R1W",
    MemProtect => "ECC",
    AdditionalInfo => "SampleReadBeforeProt=2,SampleReadAfterProt=1,PackArrayToBus=Enabled,PortErrPropagate=Disabled,CpuReadAccess=Enabled,CpuWriteAccess=Enabled",
    ArrayLength => "6",
    ArrayIndex => "0",
    MemLogicalWidth => "64",
    contextfbmBmp0data => { #Structure Type: MemField; ArrayLength: 6; ArrayIndex: 0; ArrayLocationInName: 14;
      Name => "contextfbmBmp[n]data",
      RegMem => "MemField",
      Description => "bitmap",
      Width => "64",
      Position => "63:0", # Excel Formula: =calc_position(F46,E47,TRUE)
    },
  },
  contextfbmBmp1 => { #Structure Type: Mem; ArrayLength: 6; ArrayIndex: 1; ArrayLocationInName: 14;
    Name => "contextfbmBmp[6]",
    RegMem => "Mem",
    Address => "F000000",
    Description => "bitmap memory for the free buffer manager",
    Width => "72", # Excel Formula: =calc_mem_width(E47:E47,M46,F47)
    Type => "Dynamic",
    UsedBy => "CMAP: Read,CMAP: Write",
    MemEntries => "128", # Excel Formula: =calc_field_width_define("NUM_OF_CONTEXTS")/E47
    MemWrapper => "1R1W",
    MemProtect => "ECC",
    AdditionalInfo => "SampleReadBeforeProt=2,SampleReadAfterProt=1,PackArrayToBus=Enabled,PortErrPropagate=Disabled,CpuReadAccess=Enabled,CpuWriteAccess=Enabled",
    ArrayLength => "6",
    ArrayIndex => "1",
    MemLogicalWidth => "64",
    contextfbmBmp1data => { #Structure Type: MemField; ArrayLength: 6; ArrayIndex: 1; ArrayLocationInName: 14;
      Name => "contextfbmBmp[n]data",
      RegMem => "MemField",
      Description => "bitmap",
      Width => "64",
      Position => "63:0", # Excel Formula: =calc_position(F46,E47,TRUE)
    },
  },
  contextfbmBmp2 => { #Structure Type: Mem; ArrayLength: 6; ArrayIndex: 2; ArrayLocationInName: 14;
    Name => "contextfbmBmp[6]",
    RegMem => "Mem",
    Address => "F100000",
    Description => "bitmap memory for the free buffer manager",
    Width => "72", # Excel Formula: =calc_mem_width(E47:E47,M46,F47)
    Type => "Dynamic",
    UsedBy => "CMAP: Read,CMAP: Write",
    MemEntries => "128", # Excel Formula: =calc_field_width_define("NUM_OF_CONTEXTS")/E47
    MemWrapper => "1R1W",
    MemProtect => "ECC",
    AdditionalInfo => "SampleReadBeforeProt=2,SampleReadAfterProt=1,PackArrayToBus=Enabled,PortErrPropagate=Disabled,CpuReadAccess=Enabled,CpuWriteAccess=Enabled",
    ArrayLength => "6",
    ArrayIndex => "2",
    MemLogicalWidth => "64",
    contextfbmBmp2data => { #Structure Type: MemField; ArrayLength: 6; ArrayIndex: 2; ArrayLocationInName: 14;
      Name => "contextfbmBmp[n]data",
      RegMem => "MemField",
      Description => "bitmap",
      Width => "64",
      Position => "63:0", # Excel Formula: =calc_position(F46,E47,TRUE)
    },
  },
  contextfbmBmp3 => { #Structure Type: Mem; ArrayLength: 6; ArrayIndex: 3; ArrayLocationInName: 14;
    Name => "contextfbmBmp[6]",
    RegMem => "Mem",
    Address => "F200000",
    Description => "bitmap memory for the free buffer manager",
    Width => "72", # Excel Formula: =calc_mem_width(E47:E47,M46,F47)
    Type => "Dynamic",
    UsedBy => "CMAP: Read,CMAP: Write",
    MemEntries => "128", # Excel Formula: =calc_field_width_define("NUM_OF_CONTEXTS")/E47
    MemWrapper => "1R1W",
    MemProtect => "ECC",
    AdditionalInfo => "SampleReadBeforeProt=2,SampleReadAfterProt=1,PackArrayToBus=Enabled,PortErrPropagate=Disabled,CpuReadAccess=Enabled,CpuWriteAccess=Enabled",
    ArrayLength => "6",
    ArrayIndex => "3",
    MemLogicalWidth => "64",
    contextfbmBmp3data => { #Structure Type: MemField; ArrayLength: 6; ArrayIndex: 3; ArrayLocationInName: 14;
      Name => "contextfbmBmp[n]data",
      RegMem => "MemField",
      Description => "bitmap",
      Width => "64",
      Position => "63:0", # Excel Formula: =calc_position(F46,E47,TRUE)
    },
  },
  contextfbmBmp4 => { #Structure Type: Mem; ArrayLength: 6; ArrayIndex: 4; ArrayLocationInName: 14;
    Name => "contextfbmBmp[6]",
    RegMem => "Mem",
    Address => "F300000",
    Description => "bitmap memory for the free buffer manager",
    Width => "72", # Excel Formula: =calc_mem_width(E47:E47,M46,F47)
    Type => "Dynamic",
    UsedBy => "CMAP: Read,CMAP: Write",
    MemEntries => "128", # Excel Formula: =calc_field_width_define("NUM_OF_CONTEXTS")/E47
    MemWrapper => "1R1W",
    MemProtect => "ECC",
    AdditionalInfo => "SampleReadBeforeProt=2,SampleReadAfterProt=1,PackArrayToBus=Enabled,PortErrPropagate=Disabled,CpuReadAccess=Enabled,CpuWriteAccess=Enabled",
    ArrayLength => "6",
    ArrayIndex => "4",
    MemLogicalWidth => "64",
    contextfbmBmp4data => { #Structure Type: MemField; ArrayLength: 6; ArrayIndex: 4; ArrayLocationInName: 14;
      Name => "contextfbmBmp[n]data",
      RegMem => "MemField",
      Description => "bitmap",
      Width => "64",
      Position => "63:0", # Excel Formula: =calc_position(F46,E47,TRUE)
    },
  },
  contextfbmBmp5 => { #Structure Type: Mem; ArrayLength: 6; ArrayIndex: 5; ArrayLocationInName: 14;
    Name => "contextfbmBmp[6]",
    RegMem => "Mem",
    Address => "F400000",
    Description => "bitmap memory for the free buffer manager",
    Width => "72", # Excel Formula: =calc_mem_width(E47:E47,M46,F47)
    Type => "Dynamic",
    UsedBy => "CMAP: Read,CMAP: Write",
    MemEntries => "128", # Excel Formula: =calc_field_width_define("NUM_OF_CONTEXTS")/E47
    MemWrapper => "1R1W",
    MemProtect => "ECC",
    AdditionalInfo => "SampleReadBeforeProt=2,SampleReadAfterProt=1,PackArrayToBus=Enabled,PortErrPropagate=Disabled,CpuReadAccess=Enabled,CpuWriteAccess=Enabled",
    ArrayLength => "6",
    ArrayIndex => "5",
    MemLogicalWidth => "64",
    contextfbmBmp5data => { #Structure Type: MemField; ArrayLength: 6; ArrayIndex: 5; ArrayLocationInName: 14;
      Name => "contextfbmBmp[n]data",
      RegMem => "MemField",
      Description => "bitmap",
      Width => "64",
      Position => "63:0", # Excel Formula: =calc_position(F46,E47,TRUE)
    },
  },
  voqProperties0 => { #Structure Type: Mem; ArrayLength: 6; ArrayIndex: 0; ArrayLocationInName: 14;
    Name => "voqProperties[6]",
    RegMem => "Mem",
    Address => "F500000", # Excel Formula: =calc_mem_address(C46,A46,G48)
    Description => "context per voq. Managed by the context mapper. 
Read by ICS when it receives credit-grant and need to translate the VOQ# to context.",
    Width => "12", # Excel Formula: =calc_mem_width(E49:E50,M48,F50)
    Type => "Config",
    UsedBy => "CMAP",
    MemEntries => "49152", # Excel Formula: =calc_field_width_define("NUM_QUEUES_PER_SLICE")
    MemWrapper => "1P",
    MemProtect => "ECC",
    AdditionalInfo => "SampleReadBeforeProt=2,SampleReadAfterProt=1,PackArrayToBus=Enabled,PortErrPropagate=Disabled,CpuReadAccess=Enabled,CpuWriteAccess=Enabled",
    ArrayLength => "6",
    ArrayIndex => "0",
    MemLogicalWidth => "7",
    Profile0 => { #Structure Type: MemField; ArrayLength: 6; ArrayIndex: 0; ArrayLocationInName: 8;
      Name => "Profile[n]",
      RegMem => "MemField",
      Width => "4",
      Position => "3:0", # Excel Formula: =calc_position(F48,E49,TRUE)
    },
    Type0 => { #Structure Type: MemField; ArrayLength: 6; ArrayIndex: 0; ArrayLocationInName: 5;
      Name => "Type[n]",
      RegMem => "MemField",
      Description => "RLB / FLB - HP/LP MC",
      Width => "3",
      Position => "6:4", # Excel Formula: =calc_position(F49,E50)
    },
  },
  voqProperties1 => { #Structure Type: Mem; ArrayLength: 6; ArrayIndex: 1; ArrayLocationInName: 14;
    Name => "voqProperties[6]",
    RegMem => "Mem",
    Address => "F600000",
    Description => "context per voq. Managed by the context mapper. 
Read by ICS when it receives credit-grant and need to translate the VOQ# to context.",
    Width => "12", # Excel Formula: =calc_mem_width(E49:E50,M48,F50)
    Type => "Config",
    UsedBy => "CMAP",
    MemEntries => "49152", # Excel Formula: =calc_field_width_define("NUM_QUEUES_PER_SLICE")
    MemWrapper => "1P",
    MemProtect => "ECC",
    AdditionalInfo => "SampleReadBeforeProt=2,SampleReadAfterProt=1,PackArrayToBus=Enabled,PortErrPropagate=Disabled,CpuReadAccess=Enabled,CpuWriteAccess=Enabled",
    ArrayLength => "6",
    ArrayIndex => "1",
    MemLogicalWidth => "7",
    Profile1 => { #Structure Type: MemField; ArrayLength: 6; ArrayIndex: 1; ArrayLocationInName: 8;
      Name => "Profile[n]",
      RegMem => "MemField",
      Width => "4",
      Position => "3:0", # Excel Formula: =calc_position(F48,E49,TRUE)
    },
    Type1 => { #Structure Type: MemField; ArrayLength: 6; ArrayIndex: 1; ArrayLocationInName: 5;
      Name => "Type[n]",
      RegMem => "MemField",
      Description => "RLB / FLB - HP/LP MC",
      Width => "3",
      Position => "6:4", # Excel Formula: =calc_position(F49,E50)
    },
  },
  voqProperties2 => { #Structure Type: Mem; ArrayLength: 6; ArrayIndex: 2; ArrayLocationInName: 14;
    Name => "voqProperties[6]",
    RegMem => "Mem",
    Address => "F700000",
    Description => "context per voq. Managed by the context mapper. 
Read by ICS when it receives credit-grant and need to translate the VOQ# to context.",
    Width => "12", # Excel Formula: =calc_mem_width(E49:E50,M48,F50)
    Type => "Config",
    UsedBy => "CMAP",
    MemEntries => "49152", # Excel Formula: =calc_field_width_define("NUM_QUEUES_PER_SLICE")
    MemWrapper => "1P",
    MemProtect => "ECC",
    AdditionalInfo => "SampleReadBeforeProt=2,SampleReadAfterProt=1,PackArrayToBus=Enabled,PortErrPropagate=Disabled,CpuReadAccess=Enabled,CpuWriteAccess=Enabled",
    ArrayLength => "6",
    ArrayIndex => "2",
    MemLogicalWidth => "7",
    Profile2 => { #Structure Type: MemField; ArrayLength: 6; ArrayIndex: 2; ArrayLocationInName: 8;
      Name => "Profile[n]",
      RegMem => "MemField",
      Width => "4",
      Position => "3:0", # Excel Formula: =calc_position(F48,E49,TRUE)
    },
    Type2 => { #Structure Type: MemField; ArrayLength: 6; ArrayIndex: 2; ArrayLocationInName: 5;
      Name => "Type[n]",
      RegMem => "MemField",
      Description => "RLB / FLB - HP/LP MC",
      Width => "3",
      Position => "6:4", # Excel Formula: =calc_position(F49,E50)
    },
  },
  voqProperties3 => { #Structure Type: Mem; ArrayLength: 6; ArrayIndex: 3; ArrayLocationInName: 14;
    Name => "voqProperties[6]",
    RegMem => "Mem",
    Address => "F800000",
    Description => "context per voq. Managed by the context mapper. 
Read by ICS when it receives credit-grant and need to translate the VOQ# to context.",
    Width => "12", # Excel Formula: =calc_mem_width(E49:E50,M48,F50)
    Type => "Config",
    UsedBy => "CMAP",
    MemEntries => "49152", # Excel Formula: =calc_field_width_define("NUM_QUEUES_PER_SLICE")
    MemWrapper => "1P",
    MemProtect => "ECC",
    AdditionalInfo => "SampleReadBeforeProt=2,SampleReadAfterProt=1,PackArrayToBus=Enabled,PortErrPropagate=Disabled,CpuReadAccess=Enabled,CpuWriteAccess=Enabled",
    ArrayLength => "6",
    ArrayIndex => "3",
    MemLogicalWidth => "7",
    Profile3 => { #Structure Type: MemField; ArrayLength: 6; ArrayIndex: 3; ArrayLocationInName: 8;
      Name => "Profile[n]",
      RegMem => "MemField",
      Width => "4",
      Position => "3:0", # Excel Formula: =calc_position(F48,E49,TRUE)
    },
    Type3 => { #Structure Type: MemField; ArrayLength: 6; ArrayIndex: 3; ArrayLocationInName: 5;
      Name => "Type[n]",
      RegMem => "MemField",
      Description => "RLB / FLB - HP/LP MC",
      Width => "3",
      Position => "6:4", # Excel Formula: =calc_position(F49,E50)
    },
  },
  voqProperties4 => { #Structure Type: Mem; ArrayLength: 6; ArrayIndex: 4; ArrayLocationInName: 14;
    Name => "voqProperties[6]",
    RegMem => "Mem",
    Address => "F900000",
    Description => "context per voq. Managed by the context mapper. 
Read by ICS when it receives credit-grant and need to translate the VOQ# to context.",
    Width => "12", # Excel Formula: =calc_mem_width(E49:E50,M48,F50)
    Type => "Config",
    UsedBy => "CMAP",
    MemEntries => "49152", # Excel Formula: =calc_field_width_define("NUM_QUEUES_PER_SLICE")
    MemWrapper => "1P",
    MemProtect => "ECC",
    AdditionalInfo => "SampleReadBeforeProt=2,SampleReadAfterProt=1,PackArrayToBus=Enabled,PortErrPropagate=Disabled,CpuReadAccess=Enabled,CpuWriteAccess=Enabled",
    ArrayLength => "6",
    ArrayIndex => "4",
    MemLogicalWidth => "7",
    Profile4 => { #Structure Type: MemField; ArrayLength: 6; ArrayIndex: 4; ArrayLocationInName: 8;
      Name => "Profile[n]",
      RegMem => "MemField",
      Width => "4",
      Position => "3:0", # Excel Formula: =calc_position(F48,E49,TRUE)
    },
    Type4 => { #Structure Type: MemField; ArrayLength: 6; ArrayIndex: 4; ArrayLocationInName: 5;
      Name => "Type[n]",
      RegMem => "MemField",
      Description => "RLB / FLB - HP/LP MC",
      Width => "3",
      Position => "6:4", # Excel Formula: =calc_position(F49,E50)
    },
  },
  voqProperties5 => { #Structure Type: Mem; ArrayLength: 6; ArrayIndex: 5; ArrayLocationInName: 14;
    Name => "voqProperties[6]",
    RegMem => "Mem",
    Address => "FA00000",
    Description => "context per voq. Managed by the context mapper. 
Read by ICS when it receives credit-grant and need to translate the VOQ# to context.",
    Width => "12", # Excel Formula: =calc_mem_width(E49:E50,M48,F50)
    Type => "Config",
    UsedBy => "CMAP",
    MemEntries => "49152", # Excel Formula: =calc_field_width_define("NUM_QUEUES_PER_SLICE")
    MemWrapper => "1P",
    MemProtect => "ECC",
    AdditionalInfo => "SampleReadBeforeProt=2,SampleReadAfterProt=1,PackArrayToBus=Enabled,PortErrPropagate=Disabled,CpuReadAccess=Enabled,CpuWriteAccess=Enabled",
    ArrayLength => "6",
    ArrayIndex => "5",
    MemLogicalWidth => "7",
    Profile5 => { #Structure Type: MemField; ArrayLength: 6; ArrayIndex: 5; ArrayLocationInName: 8;
      Name => "Profile[n]",
      RegMem => "MemField",
      Width => "4",
      Position => "3:0", # Excel Formula: =calc_position(F48,E49,TRUE)
    },
    Type5 => { #Structure Type: MemField; ArrayLength: 6; ArrayIndex: 5; ArrayLocationInName: 5;
      Name => "Type[n]",
      RegMem => "MemField",
      Description => "RLB / FLB - HP/LP MC",
      Width => "3",
      Position => "6:4", # Excel Formula: =calc_position(F49,E50)
    },
  },
  context_allocate_set_master0 => { #Structure Type: Mem; ArrayLength: 6; ArrayIndex: 0; ArrayLocationInName: 28;
    Name => "context_allocate_set_master[6]",
    RegMem => "Mem",
    Address => "FB00000", # Excel Formula: =calc_mem_address(C48,A48,G51)
    Description => "Some desc for mem0",
    Width => "39", # Excel Formula: =calc_mem_width(E52:E52,M51,F52)
    Type => "Dynamic",
    UsedBy => "CMAP: Read,CMAP: Write",
    MemEntries => "1536", # Excel Formula: =calc_field_width_define("NUM_QUEUES_PER_SLICE")/32
    MemWrapper => "1R1W",
    MemProtect => "ECC",
    AdditionalInfo => "SampleReadAccess=1,SampleReadBeforeProt=2,PortErrPropagate=Enabled,PackArrayToBus=Enabled,CpuReadAccess=Enabled,CpuWriteAccess=Enabled",
    ArrayLength => "6",
    ArrayIndex => "0",
    MemLogicalWidth => "32",
    bitmap_a0 => { #Structure Type: MemField; ArrayLength: 6; ArrayIndex: 0; ArrayLocationInName: 9;
      Name => "bitmap_a[n]",
      RegMem => "MemField",
      Description => "Some desc for mem0 field0",
      Width => "32",
      Position => "31:0",
    },
  },
  context_allocate_set_master1 => { #Structure Type: Mem; ArrayLength: 6; ArrayIndex: 1; ArrayLocationInName: 28;
    Name => "context_allocate_set_master[6]",
    RegMem => "Mem",
    Address => "FC00000",
    Description => "Some desc for mem0",
    Width => "39", # Excel Formula: =calc_mem_width(E52:E52,M51,F52)
    Type => "Dynamic",
    UsedBy => "CMAP: Read,CMAP: Write",
    MemEntries => "1536", # Excel Formula: =calc_field_width_define("NUM_QUEUES_PER_SLICE")/32
    MemWrapper => "1R1W",
    MemProtect => "ECC",
    AdditionalInfo => "SampleReadAccess=1,SampleReadBeforeProt=2,PortErrPropagate=Enabled,PackArrayToBus=Enabled,CpuReadAccess=Enabled,CpuWriteAccess=Enabled",
    ArrayLength => "6",
    ArrayIndex => "1",
    MemLogicalWidth => "32",
    bitmap_a1 => { #Structure Type: MemField; ArrayLength: 6; ArrayIndex: 1; ArrayLocationInName: 9;
      Name => "bitmap_a[n]",
      RegMem => "MemField",
      Description => "Some desc for mem0 field0",
      Width => "32",
      Position => "31:0",
    },
  },
  context_allocate_set_master2 => { #Structure Type: Mem; ArrayLength: 6; ArrayIndex: 2; ArrayLocationInName: 28;
    Name => "context_allocate_set_master[6]",
    RegMem => "Mem",
    Address => "FD00000",
    Description => "Some desc for mem0",
    Width => "39", # Excel Formula: =calc_mem_width(E52:E52,M51,F52)
    Type => "Dynamic",
    UsedBy => "CMAP: Read,CMAP: Write",
    MemEntries => "1536", # Excel Formula: =calc_field_width_define("NUM_QUEUES_PER_SLICE")/32
    MemWrapper => "1R1W",
    MemProtect => "ECC",
    AdditionalInfo => "SampleReadAccess=1,SampleReadBeforeProt=2,PortErrPropagate=Enabled,PackArrayToBus=Enabled,CpuReadAccess=Enabled,CpuWriteAccess=Enabled",
    ArrayLength => "6",
    ArrayIndex => "2",
    MemLogicalWidth => "32",
    bitmap_a2 => { #Structure Type: MemField; ArrayLength: 6; ArrayIndex: 2; ArrayLocationInName: 9;
      Name => "bitmap_a[n]",
      RegMem => "MemField",
      Description => "Some desc for mem0 field0",
      Width => "32",
      Position => "31:0",
    },
  },
  context_allocate_set_master3 => { #Structure Type: Mem; ArrayLength: 6; ArrayIndex: 3; ArrayLocationInName: 28;
    Name => "context_allocate_set_master[6]",
    RegMem => "Mem",
    Address => "FE00000",
    Description => "Some desc for mem0",
    Width => "39", # Excel Formula: =calc_mem_width(E52:E52,M51,F52)
    Type => "Dynamic",
    UsedBy => "CMAP: Read,CMAP: Write",
    MemEntries => "1536", # Excel Formula: =calc_field_width_define("NUM_QUEUES_PER_SLICE")/32
    MemWrapper => "1R1W",
    MemProtect => "ECC",
    AdditionalInfo => "SampleReadAccess=1,SampleReadBeforeProt=2,PortErrPropagate=Enabled,PackArrayToBus=Enabled,CpuReadAccess=Enabled,CpuWriteAccess=Enabled",
    ArrayLength => "6",
    ArrayIndex => "3",
    MemLogicalWidth => "32",
    bitmap_a3 => { #Structure Type: MemField; ArrayLength: 6; ArrayIndex: 3; ArrayLocationInName: 9;
      Name => "bitmap_a[n]",
      RegMem => "MemField",
      Description => "Some desc for mem0 field0",
      Width => "32",
      Position => "31:0",
    },
  },
  context_allocate_set_master4 => { #Structure Type: Mem; ArrayLength: 6; ArrayIndex: 4; ArrayLocationInName: 28;
    Name => "context_allocate_set_master[6]",
    RegMem => "Mem",
    Address => "FF00000",
    Description => "Some desc for mem0",
    Width => "39", # Excel Formula: =calc_mem_width(E52:E52,M51,F52)
    Type => "Dynamic",
    UsedBy => "CMAP: Read,CMAP: Write",
    MemEntries => "1536", # Excel Formula: =calc_field_width_define("NUM_QUEUES_PER_SLICE")/32
    MemWrapper => "1R1W",
    MemProtect => "ECC",
    AdditionalInfo => "SampleReadAccess=1,SampleReadBeforeProt=2,PortErrPropagate=Enabled,PackArrayToBus=Enabled,CpuReadAccess=Enabled,CpuWriteAccess=Enabled",
    ArrayLength => "6",
    ArrayIndex => "4",
    MemLogicalWidth => "32",
    bitmap_a4 => { #Structure Type: MemField; ArrayLength: 6; ArrayIndex: 4; ArrayLocationInName: 9;
      Name => "bitmap_a[n]",
      RegMem => "MemField",
      Description => "Some desc for mem0 field0",
      Width => "32",
      Position => "31:0",
    },
  },
  context_allocate_set_master5 => { #Structure Type: Mem; ArrayLength: 6; ArrayIndex: 5; ArrayLocationInName: 28;
    Name => "context_allocate_set_master[6]",
    RegMem => "Mem",
    Address => "10000000",
    Description => "Some desc for mem0",
    Width => "39", # Excel Formula: =calc_mem_width(E52:E52,M51,F52)
    Type => "Dynamic",
    UsedBy => "CMAP: Read,CMAP: Write",
    MemEntries => "1536", # Excel Formula: =calc_field_width_define("NUM_QUEUES_PER_SLICE")/32
    MemWrapper => "1R1W",
    MemProtect => "ECC",
    AdditionalInfo => "SampleReadAccess=1,SampleReadBeforeProt=2,PortErrPropagate=Enabled,PackArrayToBus=Enabled,CpuReadAccess=Enabled,CpuWriteAccess=Enabled",
    ArrayLength => "6",
    ArrayIndex => "5",
    MemLogicalWidth => "32",
    bitmap_a5 => { #Structure Type: MemField; ArrayLength: 6; ArrayIndex: 5; ArrayLocationInName: 9;
      Name => "bitmap_a[n]",
      RegMem => "MemField",
      Description => "Some desc for mem0 field0",
      Width => "32",
      Position => "31:0",
    },
  },
  context_allocate_set_slave0 => { #Structure Type: Mem; ArrayLength: 6; ArrayIndex: 0; ArrayLocationInName: 27;
    Name => "context_allocate_set_slave[6]",
    RegMem => "Mem",
    Address => "10100000", # Excel Formula: =calc_mem_address(C51,A51,G53)
    Description => "Some desc for mem0",
    Width => "39", # Excel Formula: =calc_mem_width(E54:E54,M53,F54)
    Type => "Dynamic",
    UsedBy => "CMAP: Read,CMAP: Write",
    MemEntries => "1536", # Excel Formula: =calc_field_width_define("NUM_QUEUES_PER_SLICE")/32
    MemWrapper => "1R1W",
    MemProtect => "ECC",
    AdditionalInfo => "SampleReadAccess=1,SampleReadBeforeProt=2,PortErrPropagate=Enabled,PackArrayToBus=Enabled,CpuReadAccess=Enabled,CpuWriteAccess=Enabled",
    ArrayLength => "6",
    ArrayIndex => "0",
    MemLogicalWidth => "32",
    bitmap_b0 => { #Structure Type: MemField; ArrayLength: 6; ArrayIndex: 0; ArrayLocationInName: 9;
      Name => "bitmap_b[n]",
      RegMem => "MemField",
      Description => "Some desc for mem0 field0",
      Width => "32",
      Position => "31:0",
    },
  },
  context_allocate_set_slave1 => { #Structure Type: Mem; ArrayLength: 6; ArrayIndex: 1; ArrayLocationInName: 27;
    Name => "context_allocate_set_slave[6]",
    RegMem => "Mem",
    Address => "10200000",
    Description => "Some desc for mem0",
    Width => "39", # Excel Formula: =calc_mem_width(E54:E54,M53,F54)
    Type => "Dynamic",
    UsedBy => "CMAP: Read,CMAP: Write",
    MemEntries => "1536", # Excel Formula: =calc_field_width_define("NUM_QUEUES_PER_SLICE")/32
    MemWrapper => "1R1W",
    MemProtect => "ECC",
    AdditionalInfo => "SampleReadAccess=1,SampleReadBeforeProt=2,PortErrPropagate=Enabled,PackArrayToBus=Enabled,CpuReadAccess=Enabled,CpuWriteAccess=Enabled",
    ArrayLength => "6",
    ArrayIndex => "1",
    MemLogicalWidth => "32",
    bitmap_b1 => { #Structure Type: MemField; ArrayLength: 6; ArrayIndex: 1; ArrayLocationInName: 9;
      Name => "bitmap_b[n]",
      RegMem => "MemField",
      Description => "Some desc for mem0 field0",
      Width => "32",
      Position => "31:0",
    },
  },
  context_allocate_set_slave2 => { #Structure Type: Mem; ArrayLength: 6; ArrayIndex: 2; ArrayLocationInName: 27;
    Name => "context_allocate_set_slave[6]",
    RegMem => "Mem",
    Address => "10300000",
    Description => "Some desc for mem0",
    Width => "39", # Excel Formula: =calc_mem_width(E54:E54,M53,F54)
    Type => "Dynamic",
    UsedBy => "CMAP: Read,CMAP: Write",
    MemEntries => "1536", # Excel Formula: =calc_field_width_define("NUM_QUEUES_PER_SLICE")/32
    MemWrapper => "1R1W",
    MemProtect => "ECC",
    AdditionalInfo => "SampleReadAccess=1,SampleReadBeforeProt=2,PortErrPropagate=Enabled,PackArrayToBus=Enabled,CpuReadAccess=Enabled,CpuWriteAccess=Enabled",
    ArrayLength => "6",
    ArrayIndex => "2",
    MemLogicalWidth => "32",
    bitmap_b2 => { #Structure Type: MemField; ArrayLength: 6; ArrayIndex: 2; ArrayLocationInName: 9;
      Name => "bitmap_b[n]",
      RegMem => "MemField",
      Description => "Some desc for mem0 field0",
      Width => "32",
      Position => "31:0",
    },
  },
  context_allocate_set_slave3 => { #Structure Type: Mem; ArrayLength: 6; ArrayIndex: 3; ArrayLocationInName: 27;
    Name => "context_allocate_set_slave[6]",
    RegMem => "Mem",
    Address => "10400000",
    Description => "Some desc for mem0",
    Width => "39", # Excel Formula: =calc_mem_width(E54:E54,M53,F54)
    Type => "Dynamic",
    UsedBy => "CMAP: Read,CMAP: Write",
    MemEntries => "1536", # Excel Formula: =calc_field_width_define("NUM_QUEUES_PER_SLICE")/32
    MemWrapper => "1R1W",
    MemProtect => "ECC",
    AdditionalInfo => "SampleReadAccess=1,SampleReadBeforeProt=2,PortErrPropagate=Enabled,PackArrayToBus=Enabled,CpuReadAccess=Enabled,CpuWriteAccess=Enabled",
    ArrayLength => "6",
    ArrayIndex => "3",
    MemLogicalWidth => "32",
    bitmap_b3 => { #Structure Type: MemField; ArrayLength: 6; ArrayIndex: 3; ArrayLocationInName: 9;
      Name => "bitmap_b[n]",
      RegMem => "MemField",
      Description => "Some desc for mem0 field0",
      Width => "32",
      Position => "31:0",
    },
  },
  context_allocate_set_slave4 => { #Structure Type: Mem; ArrayLength: 6; ArrayIndex: 4; ArrayLocationInName: 27;
    Name => "context_allocate_set_slave[6]",
    RegMem => "Mem",
    Address => "10500000",
    Description => "Some desc for mem0",
    Width => "39", # Excel Formula: =calc_mem_width(E54:E54,M53,F54)
    Type => "Dynamic",
    UsedBy => "CMAP: Read,CMAP: Write",
    MemEntries => "1536", # Excel Formula: =calc_field_width_define("NUM_QUEUES_PER_SLICE")/32
    MemWrapper => "1R1W",
    MemProtect => "ECC",
    AdditionalInfo => "SampleReadAccess=1,SampleReadBeforeProt=2,PortErrPropagate=Enabled,PackArrayToBus=Enabled,CpuReadAccess=Enabled,CpuWriteAccess=Enabled",
    ArrayLength => "6",
    ArrayIndex => "4",
    MemLogicalWidth => "32",
    bitmap_b4 => { #Structure Type: MemField; ArrayLength: 6; ArrayIndex: 4; ArrayLocationInName: 9;
      Name => "bitmap_b[n]",
      RegMem => "MemField",
      Description => "Some desc for mem0 field0",
      Width => "32",
      Position => "31:0",
    },
  },
  context_allocate_set_slave5 => { #Structure Type: Mem; ArrayLength: 6; ArrayIndex: 5; ArrayLocationInName: 27;
    Name => "context_allocate_set_slave[6]",
    RegMem => "Mem",
    Address => "10600000",
    Description => "Some desc for mem0",
    Width => "39", # Excel Formula: =calc_mem_width(E54:E54,M53,F54)
    Type => "Dynamic",
    UsedBy => "CMAP: Read,CMAP: Write",
    MemEntries => "1536", # Excel Formula: =calc_field_width_define("NUM_QUEUES_PER_SLICE")/32
    MemWrapper => "1R1W",
    MemProtect => "ECC",
    AdditionalInfo => "SampleReadAccess=1,SampleReadBeforeProt=2,PortErrPropagate=Enabled,PackArrayToBus=Enabled,CpuReadAccess=Enabled,CpuWriteAccess=Enabled",
    ArrayLength => "6",
    ArrayIndex => "5",
    MemLogicalWidth => "32",
    bitmap_b5 => { #Structure Type: MemField; ArrayLength: 6; ArrayIndex: 5; ArrayLocationInName: 9;
      Name => "bitmap_b[n]",
      RegMem => "MemField",
      Description => "Some desc for mem0 field0",
      Width => "32",
      Position => "31:0",
    },
  },
  context_allocate_clr_master0 => { #Structure Type: Mem; ArrayLength: 6; ArrayIndex: 0; ArrayLocationInName: 28;
    Name => "context_allocate_clr_master[6]",
    RegMem => "Mem",
    Address => "10700000", # Excel Formula: =calc_mem_address(C53,A53,G55)
    Description => "Some desc for mem0",
    Width => "39", # Excel Formula: =calc_mem_width(E56:E56,M55,F56)
    Type => "Dynamic",
    UsedBy => "CMAP: Read,CMAP: Write",
    MemEntries => "1536", # Excel Formula: =calc_field_width_define("NUM_QUEUES_PER_SLICE")/32
    MemWrapper => "1R1W",
    MemProtect => "ECC",
    AdditionalInfo => "SampleReadAccess=1,SampleReadBeforeProt=2,PortErrPropagate=Enabled,PackArrayToBus=Enabled,CpuReadAccess=Enabled,CpuWriteAccess=Enabled",
    ArrayLength => "6",
    ArrayIndex => "0",
    MemLogicalWidth => "32",
    bitmap_c0 => { #Structure Type: MemField; ArrayLength: 6; ArrayIndex: 0; ArrayLocationInName: 9;
      Name => "bitmap_c[n]",
      RegMem => "MemField",
      Description => "Some desc for mem0 field0",
      Width => "32",
      Position => "31:0",
    },
  },
  context_allocate_clr_master1 => { #Structure Type: Mem; ArrayLength: 6; ArrayIndex: 1; ArrayLocationInName: 28;
    Name => "context_allocate_clr_master[6]",
    RegMem => "Mem",
    Address => "10800000",
    Description => "Some desc for mem0",
    Width => "39", # Excel Formula: =calc_mem_width(E56:E56,M55,F56)
    Type => "Dynamic",
    UsedBy => "CMAP: Read,CMAP: Write",
    MemEntries => "1536", # Excel Formula: =calc_field_width_define("NUM_QUEUES_PER_SLICE")/32
    MemWrapper => "1R1W",
    MemProtect => "ECC",
    AdditionalInfo => "SampleReadAccess=1,SampleReadBeforeProt=2,PortErrPropagate=Enabled,PackArrayToBus=Enabled,CpuReadAccess=Enabled,CpuWriteAccess=Enabled",
    ArrayLength => "6",
    ArrayIndex => "1",
    MemLogicalWidth => "32",
    bitmap_c1 => { #Structure Type: MemField; ArrayLength: 6; ArrayIndex: 1; ArrayLocationInName: 9;
      Name => "bitmap_c[n]",
      RegMem => "MemField",
      Description => "Some desc for mem0 field0",
      Width => "32",
      Position => "31:0",
    },
  },
  context_allocate_clr_master2 => { #Structure Type: Mem; ArrayLength: 6; ArrayIndex: 2; ArrayLocationInName: 28;
    Name => "context_allocate_clr_master[6]",
    RegMem => "Mem",
    Address => "10900000",
    Description => "Some desc for mem0",
    Width => "39", # Excel Formula: =calc_mem_width(E56:E56,M55,F56)
    Type => "Dynamic",
    UsedBy => "CMAP: Read,CMAP: Write",
    MemEntries => "1536", # Excel Formula: =calc_field_width_define("NUM_QUEUES_PER_SLICE")/32
    MemWrapper => "1R1W",
    MemProtect => "ECC",
    AdditionalInfo => "SampleReadAccess=1,SampleReadBeforeProt=2,PortErrPropagate=Enabled,PackArrayToBus=Enabled,CpuReadAccess=Enabled,CpuWriteAccess=Enabled",
    ArrayLength => "6",
    ArrayIndex => "2",
    MemLogicalWidth => "32",
    bitmap_c2 => { #Structure Type: MemField; ArrayLength: 6; ArrayIndex: 2; ArrayLocationInName: 9;
      Name => "bitmap_c[n]",
      RegMem => "MemField",
      Description => "Some desc for mem0 field0",
      Width => "32",
      Position => "31:0",
    },
  },
  context_allocate_clr_master3 => { #Structure Type: Mem; ArrayLength: 6; ArrayIndex: 3; ArrayLocationInName: 28;
    Name => "context_allocate_clr_master[6]",
    RegMem => "Mem",
    Address => "10A00000",
    Description => "Some desc for mem0",
    Width => "39", # Excel Formula: =calc_mem_width(E56:E56,M55,F56)
    Type => "Dynamic",
    UsedBy => "CMAP: Read,CMAP: Write",
    MemEntries => "1536", # Excel Formula: =calc_field_width_define("NUM_QUEUES_PER_SLICE")/32
    MemWrapper => "1R1W",
    MemProtect => "ECC",
    AdditionalInfo => "SampleReadAccess=1,SampleReadBeforeProt=2,PortErrPropagate=Enabled,PackArrayToBus=Enabled,CpuReadAccess=Enabled,CpuWriteAccess=Enabled",
    ArrayLength => "6",
    ArrayIndex => "3",
    MemLogicalWidth => "32",
    bitmap_c3 => { #Structure Type: MemField; ArrayLength: 6; ArrayIndex: 3; ArrayLocationInName: 9;
      Name => "bitmap_c[n]",
      RegMem => "MemField",
      Description => "Some desc for mem0 field0",
      Width => "32",
      Position => "31:0",
    },
  },
  context_allocate_clr_master4 => { #Structure Type: Mem; ArrayLength: 6; ArrayIndex: 4; ArrayLocationInName: 28;
    Name => "context_allocate_clr_master[6]",
    RegMem => "Mem",
    Address => "10B00000",
    Description => "Some desc for mem0",
    Width => "39", # Excel Formula: =calc_mem_width(E56:E56,M55,F56)
    Type => "Dynamic",
    UsedBy => "CMAP: Read,CMAP: Write",
    MemEntries => "1536", # Excel Formula: =calc_field_width_define("NUM_QUEUES_PER_SLICE")/32
    MemWrapper => "1R1W",
    MemProtect => "ECC",
    AdditionalInfo => "SampleReadAccess=1,SampleReadBeforeProt=2,PortErrPropagate=Enabled,PackArrayToBus=Enabled,CpuReadAccess=Enabled,CpuWriteAccess=Enabled",
    ArrayLength => "6",
    ArrayIndex => "4",
    MemLogicalWidth => "32",
    bitmap_c4 => { #Structure Type: MemField; ArrayLength: 6; ArrayIndex: 4; ArrayLocationInName: 9;
      Name => "bitmap_c[n]",
      RegMem => "MemField",
      Description => "Some desc for mem0 field0",
      Width => "32",
      Position => "31:0",
    },
  },
  context_allocate_clr_master5 => { #Structure Type: Mem; ArrayLength: 6; ArrayIndex: 5; ArrayLocationInName: 28;
    Name => "context_allocate_clr_master[6]",
    RegMem => "Mem",
    Address => "10C00000",
    Description => "Some desc for mem0",
    Width => "39", # Excel Formula: =calc_mem_width(E56:E56,M55,F56)
    Type => "Dynamic",
    UsedBy => "CMAP: Read,CMAP: Write",
    MemEntries => "1536", # Excel Formula: =calc_field_width_define("NUM_QUEUES_PER_SLICE")/32
    MemWrapper => "1R1W",
    MemProtect => "ECC",
    AdditionalInfo => "SampleReadAccess=1,SampleReadBeforeProt=2,PortErrPropagate=Enabled,PackArrayToBus=Enabled,CpuReadAccess=Enabled,CpuWriteAccess=Enabled",
    ArrayLength => "6",
    ArrayIndex => "5",
    MemLogicalWidth => "32",
    bitmap_c5 => { #Structure Type: MemField; ArrayLength: 6; ArrayIndex: 5; ArrayLocationInName: 9;
      Name => "bitmap_c[n]",
      RegMem => "MemField",
      Description => "Some desc for mem0 field0",
      Width => "32",
      Position => "31:0",
    },
  },
  context_allocate_clr_slave0 => { #Structure Type: Mem; ArrayLength: 6; ArrayIndex: 0; ArrayLocationInName: 27;
    Name => "context_allocate_clr_slave[6]",
    RegMem => "Mem",
    Address => "10D00000", # Excel Formula: =calc_mem_address(C55,A55,G57)
    Description => "Some desc for mem0",
    Width => "39", # Excel Formula: =calc_mem_width(E58:E58,M57,F58)
    Type => "Dynamic",
    UsedBy => "CMAP: Read,CMAP: Write",
    MemEntries => "1536", # Excel Formula: =calc_field_width_define("NUM_QUEUES_PER_SLICE")/32
    MemWrapper => "1R1W",
    MemProtect => "ECC",
    AdditionalInfo => "SampleReadAccess=1,SampleReadBeforeProt=2,PortErrPropagate=Enabled,PackArrayToBus=Enabled,CpuReadAccess=Enabled,CpuWriteAccess=Enabled",
    ArrayLength => "6",
    ArrayIndex => "0",
    MemLogicalWidth => "32",
    bitmap_d0 => { #Structure Type: MemField; ArrayLength: 6; ArrayIndex: 0; ArrayLocationInName: 9;
      Name => "bitmap_d[n]",
      RegMem => "MemField",
      Description => "Some desc for mem0 field0",
      Width => "32",
      Position => "31:0",
    },
  },
  context_allocate_clr_slave1 => { #Structure Type: Mem; ArrayLength: 6; ArrayIndex: 1; ArrayLocationInName: 27;
    Name => "context_allocate_clr_slave[6]",
    RegMem => "Mem",
    Address => "10E00000",
    Description => "Some desc for mem0",
    Width => "39", # Excel Formula: =calc_mem_width(E58:E58,M57,F58)
    Type => "Dynamic",
    UsedBy => "CMAP: Read,CMAP: Write",
    MemEntries => "1536", # Excel Formula: =calc_field_width_define("NUM_QUEUES_PER_SLICE")/32
    MemWrapper => "1R1W",
    MemProtect => "ECC",
    AdditionalInfo => "SampleReadAccess=1,SampleReadBeforeProt=2,PortErrPropagate=Enabled,PackArrayToBus=Enabled,CpuReadAccess=Enabled,CpuWriteAccess=Enabled",
    ArrayLength => "6",
    ArrayIndex => "1",
    MemLogicalWidth => "32",
    bitmap_d1 => { #Structure Type: MemField; ArrayLength: 6; ArrayIndex: 1; ArrayLocationInName: 9;
      Name => "bitmap_d[n]",
      RegMem => "MemField",
      Description => "Some desc for mem0 field0",
      Width => "32",
      Position => "31:0",
    },
  },
  context_allocate_clr_slave2 => { #Structure Type: Mem; ArrayLength: 6; ArrayIndex: 2; ArrayLocationInName: 27;
    Name => "context_allocate_clr_slave[6]",
    RegMem => "Mem",
    Address => "10F00000",
    Description => "Some desc for mem0",
    Width => "39", # Excel Formula: =calc_mem_width(E58:E58,M57,F58)
    Type => "Dynamic",
    UsedBy => "CMAP: Read,CMAP: Write",
    MemEntries => "1536", # Excel Formula: =calc_field_width_define("NUM_QUEUES_PER_SLICE")/32
    MemWrapper => "1R1W",
    MemProtect => "ECC",
    AdditionalInfo => "SampleReadAccess=1,SampleReadBeforeProt=2,PortErrPropagate=Enabled,PackArrayToBus=Enabled,CpuReadAccess=Enabled,CpuWriteAccess=Enabled",
    ArrayLength => "6",
    ArrayIndex => "2",
    MemLogicalWidth => "32",
    bitmap_d2 => { #Structure Type: MemField; ArrayLength: 6; ArrayIndex: 2; ArrayLocationInName: 9;
      Name => "bitmap_d[n]",
      RegMem => "MemField",
      Description => "Some desc for mem0 field0",
      Width => "32",
      Position => "31:0",
    },
  },
  context_allocate_clr_slave3 => { #Structure Type: Mem; ArrayLength: 6; ArrayIndex: 3; ArrayLocationInName: 27;
    Name => "context_allocate_clr_slave[6]",
    RegMem => "Mem",
    Address => "11000000",
    Description => "Some desc for mem0",
    Width => "39", # Excel Formula: =calc_mem_width(E58:E58,M57,F58)
    Type => "Dynamic",
    UsedBy => "CMAP: Read,CMAP: Write",
    MemEntries => "1536", # Excel Formula: =calc_field_width_define("NUM_QUEUES_PER_SLICE")/32
    MemWrapper => "1R1W",
    MemProtect => "ECC",
    AdditionalInfo => "SampleReadAccess=1,SampleReadBeforeProt=2,PortErrPropagate=Enabled,PackArrayToBus=Enabled,CpuReadAccess=Enabled,CpuWriteAccess=Enabled",
    ArrayLength => "6",
    ArrayIndex => "3",
    MemLogicalWidth => "32",
    bitmap_d3 => { #Structure Type: MemField; ArrayLength: 6; ArrayIndex: 3; ArrayLocationInName: 9;
      Name => "bitmap_d[n]",
      RegMem => "MemField",
      Description => "Some desc for mem0 field0",
      Width => "32",
      Position => "31:0",
    },
  },
  context_allocate_clr_slave4 => { #Structure Type: Mem; ArrayLength: 6; ArrayIndex: 4; ArrayLocationInName: 27;
    Name => "context_allocate_clr_slave[6]",
    RegMem => "Mem",
    Address => "11100000",
    Description => "Some desc for mem0",
    Width => "39", # Excel Formula: =calc_mem_width(E58:E58,M57,F58)
    Type => "Dynamic",
    UsedBy => "CMAP: Read,CMAP: Write",
    MemEntries => "1536", # Excel Formula: =calc_field_width_define("NUM_QUEUES_PER_SLICE")/32
    MemWrapper => "1R1W",
    MemProtect => "ECC",
    AdditionalInfo => "SampleReadAccess=1,SampleReadBeforeProt=2,PortErrPropagate=Enabled,PackArrayToBus=Enabled,CpuReadAccess=Enabled,CpuWriteAccess=Enabled",
    ArrayLength => "6",
    ArrayIndex => "4",
    MemLogicalWidth => "32",
    bitmap_d4 => { #Structure Type: MemField; ArrayLength: 6; ArrayIndex: 4; ArrayLocationInName: 9;
      Name => "bitmap_d[n]",
      RegMem => "MemField",
      Description => "Some desc for mem0 field0",
      Width => "32",
      Position => "31:0",
    },
  },
  context_allocate_clr_slave5 => { #Structure Type: Mem; ArrayLength: 6; ArrayIndex: 5; ArrayLocationInName: 27;
    Name => "context_allocate_clr_slave[6]",
    RegMem => "Mem",
    Address => "11200000",
    Description => "Some desc for mem0",
    Width => "39", # Excel Formula: =calc_mem_width(E58:E58,M57,F58)
    Type => "Dynamic",
    UsedBy => "CMAP: Read,CMAP: Write",
    MemEntries => "1536", # Excel Formula: =calc_field_width_define("NUM_QUEUES_PER_SLICE")/32
    MemWrapper => "1R1W",
    MemProtect => "ECC",
    AdditionalInfo => "SampleReadAccess=1,SampleReadBeforeProt=2,PortErrPropagate=Enabled,PackArrayToBus=Enabled,CpuReadAccess=Enabled,CpuWriteAccess=Enabled",
    ArrayLength => "6",
    ArrayIndex => "5",
    MemLogicalWidth => "32",
    bitmap_d5 => { #Structure Type: MemField; ArrayLength: 6; ArrayIndex: 5; ArrayLocationInName: 9;
      Name => "bitmap_d[n]",
      RegMem => "MemField",
      Description => "Some desc for mem0 field0",
      Width => "32",
      Position => "31:0",
    },
  },
};
