Initialize SIGNATURE TABLE
ST_SET: 1
ST_WAY: 256
ST_TAG_BIT: 16
ST_TAG_MASK: ffff

Initialize PATTERN TABLE
PT_SET: 512
PT_WAY: 4
SIG_DELTA_BIT: 7
C_SIG_BIT: 4
C_DELTA_BIT: 4

Initialize PREFETCH FILTER
FILTER_SET: 1024

*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 50000000
Simulation Instructions: 50000000
Number of CPUs: 1
LLC sets: 2048
LLC ways: 16
Off-chip DRAM Size: 4096 MB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

CPU 0 runs /home/tapatil/CSE240C/SA1/ChampSim-master/ipc1_public/server_033.champsimtrace.xz
L1I D-JOLT instruction prefetcher has been constructed!
CPU 0 L1D next line prefetcher
Heartbeat CPU 0 instructions: 10000001 cycles: 3342775 heartbeat IPC: 2.99153 cumulative IPC: 2.99153 (Simulation time: 0 hr 0 min 33 sec) 
Heartbeat CPU 0 instructions: 20000002 cycles: 6684146 heartbeat IPC: 2.99278 cumulative IPC: 2.99216 (Simulation time: 0 hr 1 min 6 sec) 
Heartbeat CPU 0 instructions: 30000001 cycles: 10015851 heartbeat IPC: 3.00147 cumulative IPC: 2.99525 (Simulation time: 0 hr 1 min 40 sec) 
Heartbeat CPU 0 instructions: 40000000 cycles: 13357103 heartbeat IPC: 2.99289 cumulative IPC: 2.99466 (Simulation time: 0 hr 2 min 13 sec) 
Heartbeat CPU 0 instructions: 50000000 cycles: 16697283 heartbeat IPC: 2.99385 cumulative IPC: 2.9945 (Simulation time: 0 hr 2 min 47 sec) 

Warmup complete CPU 0 instructions: 50000004 cycles: 16697284 (Simulation time: 0 hr 2 min 47 sec) 

Heartbeat CPU 0 instructions: 60000000 cycles: 23329115 heartbeat IPC: 1.50788 cumulative IPC: 1.50788 (Simulation time: 0 hr 3 min 24 sec) 
Heartbeat CPU 0 instructions: 70000000 cycles: 29923195 heartbeat IPC: 1.51651 cumulative IPC: 1.51218 (Simulation time: 0 hr 4 min 0 sec) 
Heartbeat CPU 0 instructions: 80000000 cycles: 37299829 heartbeat IPC: 1.35563 cumulative IPC: 1.45613 (Simulation time: 0 hr 4 min 37 sec) 
Heartbeat CPU 0 instructions: 90000003 cycles: 43950572 heartbeat IPC: 1.50359 cumulative IPC: 1.46771 (Simulation time: 0 hr 5 min 14 sec) 
Heartbeat CPU 0 instructions: 100000003 cycles: 50554080 heartbeat IPC: 1.51435 cumulative IPC: 1.47681 (Simulation time: 0 hr 5 min 50 sec) 
Finished CPU 0 instructions: 50000003 cycles: 33856797 cumulative IPC: 1.47681 (Simulation time: 0 hr 5 min 50 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 1.47681 instructions: 50000003 cycles: 33856797
L1D TOTAL     ACCESS:   18234971  HIT:   16752673  MISS:    1482298
L1D LOAD      ACCESS:    6141333  HIT:    5457529  MISS:     683804
L1D RFO       ACCESS:    6166177  HIT:    6016907  MISS:     149270
L1D PREFETCH  ACCESS:    5927461  HIT:    5278237  MISS:     649224
L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1D PREFETCH  REQUESTED:    6182949  ISSUED:    6062897  USEFUL:     140981  USELESS:     508249
L1D AVERAGE MISS LATENCY: 24.3658 cycles
L1I TOTAL     ACCESS:   19458379  HIT:   15399915  MISS:    4058464
L1I LOAD      ACCESS:    9711784  HIT:    9665594  MISS:      46190
L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  ACCESS:    9746595  HIT:    5734321  MISS:    4012274
L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  REQUESTED:   10371810  ISSUED:   10227127  USEFUL:    3327337  USELESS:     684897
L1I AVERAGE MISS LATENCY: 15.7991 cycles
L2C TOTAL     ACCESS:    7712745  HIT:    7330902  MISS:     381843
L2C LOAD      ACCESS:     715752  HIT:     585350  MISS:     130402
L2C RFO       ACCESS:     147870  HIT:     126425  MISS:      21445
L2C PREFETCH  ACCESS:    6482618  HIT:    6255100  MISS:     227518
L2C WRITEBACK ACCESS:     366505  HIT:     364027  MISS:       2478
L2C PREFETCH  REQUESTED:    6027041  ISSUED:    5999886  USEFUL:       8865  USELESS:     218397
L2C AVERAGE MISS LATENCY: 47.2891 cycles
LLC TOTAL     ACCESS:    2322930  HIT:    2254230  MISS:      68700
LLC LOAD      ACCESS:     130377  HIT:     115759  MISS:      14618
LLC RFO       ACCESS:      21442  HIT:      18541  MISS:       2901
LLC PREFETCH  ACCESS:    2063302  HIT:    2012517  MISS:      50785
LLC WRITEBACK ACCESS:     107809  HIT:     107413  MISS:        396
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:       7584  USELESS:      42105
LLC AVERAGE MISS LATENCY: 175.982 cycles
Major fault: 0 Minor fault: 2488
CPU 0 L1D next line prefetcher final stats

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:      10143  ROW_BUFFER_MISS:      58152
 DBUS_CONGESTED:      27793
 WQ ROW_BUFFER_HIT:       4047  ROW_BUFFER_MISS:      18168  FULL:          0

 AVG_CONGESTED_CYCLE: 5

CPU 0 Branch Prediction Accuracy: 99.9029% MPKI: 0.19006 Average ROB Occupancy at Mispredict: 254.945

Branch types
NOT_BRANCH: 40217142 80.4343%
BRANCH_DIRECT_JUMP: 774600 1.5492%
BRANCH_INDIRECT: 108806 0.217612%
BRANCH_CONDITIONAL: 6379334 12.7587%
BRANCH_DIRECT_CALL: 1048810 2.09762%
BRANCH_INDIRECT_CALL: 211109 0.422218%
BRANCH_RETURN: 1259926 2.51985%
BRANCH_OTHER: 0 0%

