INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 05:56:01 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : kernel_3mm
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.062ns  (required time - arrival time)
  Source:                 buffer130/control/outputValid_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.335ns period=4.670ns})
  Destination:            buffer216/dataReg_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.335ns period=4.670ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.670ns  (clk rise@4.670ns - clk rise@0.000ns)
  Data Path Delay:        4.354ns  (logic 0.770ns (17.686%)  route 3.584ns (82.314%))
  Logic Levels:           12  (LUT4=1 LUT5=2 LUT6=9)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 5.153 - 4.670 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2705, unset)         0.508     0.508    buffer130/control/clk
    SLICE_X20Y82         FDRE                                         r  buffer130/control/outputValid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y82         FDRE (Prop_fdre_C_Q)         0.254     0.762 r  buffer130/control/outputValid_reg/Q
                         net (fo=37, routed)          0.389     1.151    buffer100/buffer130_outs_valid
    SLICE_X21Y85         LUT4 (Prop_lut4_I3_O)        0.043     1.194 r  buffer100/transmitValue_i_6__16/O
                         net (fo=2, routed)           0.411     1.605    buffer133/control/branchInputs_valid_13
    SLICE_X21Y86         LUT6 (Prop_lut6_I1_O)        0.043     1.648 r  buffer133/control/transmitValue_i_4__35/O
                         net (fo=6, routed)           0.274     1.922    buffer232/fifo/branchInputs_valid
    SLICE_X17Y87         LUT6 (Prop_lut6_I5_O)        0.043     1.965 f  buffer232/fifo/transmitValue_i_8__6/O
                         net (fo=4, routed)           0.276     2.241    buffer223/fifo/branch_ready__2_0
    SLICE_X16Y90         LUT5 (Prop_lut5_I4_O)        0.043     2.284 f  buffer223/fifo/transmitValue_i_3__46/O
                         net (fo=5, routed)           0.156     2.440    fork96/control/generateBlocks[7].regblock/buffer232_outs_ready
    SLICE_X16Y90         LUT6 (Prop_lut6_I1_O)        0.043     2.483 r  fork96/control/generateBlocks[7].regblock/transmitValue_i_6__6/O
                         net (fo=2, routed)           0.325     2.808    fork95/control/generateBlocks[1].regblock/outs_reg[5]
    SLICE_X16Y88         LUT6 (Prop_lut6_I2_O)        0.043     2.851 f  fork95/control/generateBlocks[1].regblock/outputValid_i_2__53/O
                         net (fo=7, routed)           0.408     3.259    fork95/control/generateBlocks[1].regblock/outputValid_reg
    SLICE_X16Y84         LUT6 (Prop_lut6_I0_O)        0.043     3.302 f  fork95/control/generateBlocks[1].regblock/transmitValue_i_3__29/O
                         net (fo=2, routed)           0.245     3.547    fork94/control/generateBlocks[1].regblock/branch_ready__2_17
    SLICE_X14Y83         LUT6 (Prop_lut6_I1_O)        0.043     3.590 f  fork94/control/generateBlocks[1].regblock/transmitValue_i_3__28/O
                         net (fo=3, routed)           0.232     3.823    fork92/control/generateBlocks[8].regblock/branch_ready__2
    SLICE_X12Y83         LUT6 (Prop_lut6_I3_O)        0.043     3.866 r  fork92/control/generateBlocks[8].regblock/transmitValue_i_3__6/O
                         net (fo=2, routed)           0.227     4.092    fork92/control/generateBlocks[6].regblock/transmitValue_reg_3
    SLICE_X13Y85         LUT6 (Prop_lut6_I2_O)        0.043     4.135 f  fork92/control/generateBlocks[6].regblock/transmitValue_i_3__81/O
                         net (fo=20, routed)          0.221     4.356    fork91/control/generateBlocks[0].regblock/transmitValue_reg_0
    SLICE_X12Y85         LUT5 (Prop_lut5_I3_O)        0.043     4.399 r  fork91/control/generateBlocks[0].regblock/fullReg_i_3__13/O
                         net (fo=6, routed)           0.240     4.640    buffer215/control/anyBlockStop
    SLICE_X12Y86         LUT6 (Prop_lut6_I2_O)        0.043     4.683 r  buffer215/control/dataReg[4]_i_1__6/O
                         net (fo=5, routed)           0.179     4.862    buffer216/E[0]
    SLICE_X15Y86         FDRE                                         r  buffer216/dataReg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.670     4.670 r  
                                                      0.000     4.670 r  clk (IN)
                         net (fo=2705, unset)         0.483     5.153    buffer216/clk
    SLICE_X15Y86         FDRE                                         r  buffer216/dataReg_reg[2]/C
                         clock pessimism              0.000     5.153    
                         clock uncertainty           -0.035     5.117    
    SLICE_X15Y86         FDRE (Setup_fdre_C_CE)      -0.194     4.923    buffer216/dataReg_reg[2]
  -------------------------------------------------------------------
                         required time                          4.923    
                         arrival time                          -4.862    
  -------------------------------------------------------------------
                         slack                                  0.062    




