# Verilog-Mini-Projects
Welcome! This repository contains my Verilog mini Projects
 Content
1. [4-bit full adder using Half Adder](https://github.com/V-Nagisetty/Verilog-Mini-Projects/tree/main/4-bit%20FA%20using%20HA)
2. [4-bit counter](https://github.com/V-Nagisetty/Verilog-Mini-Projects/tree/main/4-bit%20counter)
3. [ALU](https://github.com/V-Nagisetty/Verilog-Mini-Projects/tree/main/ALU)
4. [Binary to Gray](https://github.com/V-Nagisetty/Verilog-Mini-Projects/tree/main/Binary%20to%20Gray)
5. [Clock Divider](https://github.com/V-Nagisetty/Verilog-Mini-Projects/tree/main/Clock%20divider)
6. [Full Adder](https://github.com/V-Nagisetty/Verilog-Mini-Projects/tree/main/Full%20Adder)
7. [Half Adder](https://github.com/V-Nagisetty/Verilog-Mini-Projects/tree/main/Half%20Adder)
8. [Multiplexer](https://github.com/V-Nagisetty/Verilog-Mini-Projects/tree/main/Multiplexer)
9. [N bit shift register](https://github.com/V-Nagisetty/Verilog-Mini-Projects/tree/main/N-bit%20shift%20Register)
