Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 445c04171bff4277ad120979d24676fb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multiplyXBar_tb_behav xil_defaultlib.multiplyXBar_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'bufferEN' [C:/Users/monke/Documents/GitHub/ReconHardware/Pynq Software/CrossBar/CrossBar.srcs/sources_1/new/multiplyXBar.v:100]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'chunkCount' [C:/Users/monke/Documents/GitHub/ReconHardware/Pynq Software/CrossBar/CrossBar.srcs/sources_1/new/multiplyXBar.v:107]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'bufferEN' [C:/Users/monke/Documents/GitHub/ReconHardware/Pynq Software/CrossBar/CrossBar.srcs/sources_1/new/multiplyXBar.v:117]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'chunkCount' [C:/Users/monke/Documents/GitHub/ReconHardware/Pynq Software/CrossBar/CrossBar.srcs/sources_1/new/multiplyXBar.v:124]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.XBar
Compiling module xil_defaultlib.SingleBuffer
Compiling module xil_defaultlib.ParallelBuffer
Compiling module xil_defaultlib.multiplyComputePynq
Compiling module xil_defaultlib.dataSplit
Compiling module xil_defaultlib.integercomputeBlockPynq
Compiling module xil_defaultlib.multiplyXBar_default
Compiling module xil_defaultlib.multiplyXBar_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot multiplyXBar_tb_behav
