<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.14"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>drivers/nvram_spi/nvram-spi.c Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="riot-logo.png"/></td>
    <td style="padding-left: 0.5em;">
    <div id="projectbrief">DecaRange RTLS ARM Application</div>
    </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.14 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_14bc92f4b96c8519b376567118ac28b3.html">drivers</a></li><li class="navelem"><a class="el" href="dir_fa3732d7d92b942b7587c3de7efd5e6a.html">nvram_spi</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">nvram-spi.c</div>  </div>
</div><!--header-->
<div class="contents">
<a href="nvram-spi_8c.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> * Copyright (C) 2015 Eistec AB</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> *               2016 Freie Universit√§t Berlin</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> * This file is subject to the terms and conditions of the GNU Lesser General</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> * Public License v2.1. See the file LICENSE in the top level directory for more</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> * details.</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;</div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="preprocessor">#include &lt;stdint.h&gt;</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="preprocessor">#include &lt;stddef.h&gt;</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="nvram_8h.html">nvram.h</a>&quot;</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="nvram-spi_8h.html">nvram-spi.h</a>&quot;</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="byteorder_8h.html">byteorder.h</a>&quot;</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="spi_8h.html">periph/spi.h</a>&quot;</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="preprocessor">#include &quot;periph/gpio.h&quot;</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="xtimer_8h.html">xtimer.h</a>&quot;</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;</div><div class="line"><a name="l00034"></a><span class="lineno"><a class="line" href="nvram-spi_8c.html#a9b2ab100576fd97fcdc797ba4a82a19e">   34</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span> {</div><div class="line"><a name="l00036"></a><span class="lineno"><a class="line" href="nvram-spi_8c.html#a9b2ab100576fd97fcdc797ba4a82a19ea8479694be776c81e195dedf20b632a89">   36</a></span>&#160;    <a class="code" href="nvram-spi_8c.html#a9b2ab100576fd97fcdc797ba4a82a19ea8479694be776c81e195dedf20b632a89">NVRAM_SPI_CMD_WRITE</a> = 0x02,</div><div class="line"><a name="l00038"></a><span class="lineno"><a class="line" href="nvram-spi_8c.html#a9b2ab100576fd97fcdc797ba4a82a19ea12ece95201d964177800cf3190d17a00">   38</a></span>&#160;    <a class="code" href="nvram-spi_8c.html#a9b2ab100576fd97fcdc797ba4a82a19ea12ece95201d964177800cf3190d17a00">NVRAM_SPI_CMD_READ</a> = 0x03,</div><div class="line"><a name="l00040"></a><span class="lineno"><a class="line" href="nvram-spi_8c.html#a9b2ab100576fd97fcdc797ba4a82a19ea230c00e3a4de827b1363b51e8397a284">   40</a></span>&#160;    <a class="code" href="nvram-spi_8c.html#a9b2ab100576fd97fcdc797ba4a82a19ea230c00e3a4de827b1363b51e8397a284">NVRAM_SPI_CMD_WREN</a> = 0x06,</div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;} <a class="code" href="nvram-spi_8c.html#a9b2ab100576fd97fcdc797ba4a82a19e">nvram_spi_commands_t</a>;</div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;</div><div class="line"><a name="l00045"></a><span class="lineno"><a class="line" href="nvram-spi_8c.html#a5524442dd7c6fc7a712ac89f3c6a62e0">   45</a></span>&#160;<span class="preprocessor">#define NVRAM_SPI_CS_TOGGLE_TICKS xtimer_ticks_from_usec(1)</span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;</div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="keyword">static</span> <span class="keywordtype">int</span> nvram_spi_write(<a class="code" href="structnvram.html">nvram_t</a> *<a class="code" href="tests_2periph__spi_2main_8c.html#ad55ecfacc43495fef791d8c2eec7a002">dev</a>, <span class="keyword">const</span> uint8_t *src, uint32_t dst, <span class="keywordtype">size_t</span> <a class="code" href="multiboot_8h.html#a6de3a6d27a7e07942958b912d39792e6">len</a>);</div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;</div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="keyword">static</span> <span class="keywordtype">int</span> nvram_spi_read(<a class="code" href="structnvram.html">nvram_t</a> *<a class="code" href="tests_2periph__spi_2main_8c.html#ad55ecfacc43495fef791d8c2eec7a002">dev</a>, uint8_t *dst, uint32_t src, <span class="keywordtype">size_t</span> <a class="code" href="multiboot_8h.html#a6de3a6d27a7e07942958b912d39792e6">len</a>);</div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;</div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="keyword">static</span> <span class="keywordtype">int</span> nvram_spi_write_9bit_addr(<a class="code" href="structnvram.html">nvram_t</a> *<a class="code" href="tests_2periph__spi_2main_8c.html#ad55ecfacc43495fef791d8c2eec7a002">dev</a>, <span class="keyword">const</span> uint8_t *src, uint32_t dst, <span class="keywordtype">size_t</span> <a class="code" href="multiboot_8h.html#a6de3a6d27a7e07942958b912d39792e6">len</a>);</div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;</div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;<span class="keyword">static</span> <span class="keywordtype">int</span> nvram_spi_read_9bit_addr(<a class="code" href="structnvram.html">nvram_t</a> *<a class="code" href="tests_2periph__spi_2main_8c.html#ad55ecfacc43495fef791d8c2eec7a002">dev</a>, uint8_t *dst, uint32_t src, <span class="keywordtype">size_t</span> <a class="code" href="multiboot_8h.html#a6de3a6d27a7e07942958b912d39792e6">len</a>);</div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;</div><div class="line"><a name="l00107"></a><span class="lineno"><a class="line" href="nvram-spi_8c.html#a92d1012e4b28a2b1d1b260cbb4d276b2">  107</a></span>&#160;<span class="keywordtype">int</span> <a class="code" href="nvram-spi_8c.html#a92d1012e4b28a2b1d1b260cbb4d276b2">nvram_spi_init</a>(<a class="code" href="structnvram.html">nvram_t</a> *<a class="code" href="tests_2periph__spi_2main_8c.html#ad55ecfacc43495fef791d8c2eec7a002">dev</a>, <a class="code" href="structnvram__spi__params.html">nvram_spi_params_t</a> *spi_params, <span class="keywordtype">size_t</span> <a class="code" href="multiboot_8h.html#a6d813a0f2b5281b18dea3f4cda696c33">size</a>)</div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;{</div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;    dev-&gt;<a class="code" href="structnvram.html#a854352f53b148adc24983a58a1866d66">size</a> = <a class="code" href="multiboot_8h.html#a6d813a0f2b5281b18dea3f4cda696c33">size</a>;</div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;    <span class="keywordflow">if</span> (size &gt; 0x100 &amp;&amp; spi_params-&gt;<a class="code" href="structnvram__spi__params.html#a568b7e68dfcb5aabdbcf38de26f1b63d">address_count</a> == 1) {</div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;        dev-&gt;<a class="code" href="structnvram.html#a5beacb500e4d9e0400688fde41db92da">write</a> = nvram_spi_write_9bit_addr;</div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;        dev-&gt;<a class="code" href="structnvram.html#ad97840d3ebb369c940e88001ca9ab658">read</a> = nvram_spi_read_9bit_addr;</div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;        dev-&gt;<a class="code" href="structnvram.html#a5beacb500e4d9e0400688fde41db92da">write</a> = nvram_spi_write;</div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;        dev-&gt;<a class="code" href="structnvram.html#ad97840d3ebb369c940e88001ca9ab658">read</a> = nvram_spi_read;</div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;    }</div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;    dev-&gt;<a class="code" href="structnvram.html#a12b7a7182ccbd2e1bc5142e5caafe584">extra</a> = spi_params;</div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;</div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="group__drivers__periph__spi.html#ga1ed20d7e5b67938bd35139a819a8c982">spi_init_cs</a>(spi_params-&gt;<a class="code" href="structnvram__spi__params.html#a9b1d141ba9ccc29d6c4758b5e284afc5">spi</a>, spi_params-&gt;<a class="code" href="structnvram__spi__params.html#aad3c48d49b8b0f8bcf6bc557e7723241">cs</a>) != <a class="code" href="group__drivers__periph__spi.html#gga8aee421abc74c22658c29999cf28347fa2b1fe832bba9b2799c09ddec72f7df75">SPI_OK</a>) {</div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;        <span class="keywordflow">return</span> -1;</div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;    }</div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;</div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;    <span class="keywordflow">return</span> 0;</div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;}</div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;</div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;<span class="keyword">static</span> <span class="keywordtype">int</span> nvram_spi_write(<a class="code" href="structnvram.html">nvram_t</a> *<a class="code" href="tests_2periph__spi_2main_8c.html#ad55ecfacc43495fef791d8c2eec7a002">dev</a>, <span class="keyword">const</span> uint8_t *src, uint32_t dst, <span class="keywordtype">size_t</span> <a class="code" href="multiboot_8h.html#a6de3a6d27a7e07942958b912d39792e6">len</a>)</div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;{</div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;    <a class="code" href="structnvram__spi__params.html">nvram_spi_params_t</a> *spi_dev = (<a class="code" href="structnvram__spi__params.html">nvram_spi_params_t</a> *) dev-&gt;<a class="code" href="structnvram.html#a12b7a7182ccbd2e1bc5142e5caafe584">extra</a>;</div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;    <span class="keyword">union</span> {</div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;        uint32_t <a class="code" href="sys_2include_2crypto_2aes_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a>;</div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;        <span class="keywordtype">char</span> <a class="code" href="namespacerobotis-loader.html#ae0323a9039add2978bf5b49550572c7c">c</a>[4];</div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;    } <a class="code" href="multiboot_8h.html#ab432008aac6e03d07190da4a6c33f743">addr</a>;</div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;</div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;    <span class="comment">/* Address is expected by the device as big-endian, i.e. network byte order,</span></div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;<span class="comment">     * we utilize the network byte order macros here. */</span></div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;    <a class="code" href="multiboot_8h.html#ab432008aac6e03d07190da4a6c33f743">addr</a>.u32 = HTONL(dst);</div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;</div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;    <span class="comment">/* Acquire exclusive bus access while configuring clock and mode */</span></div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;    <a class="code" href="group__drivers__periph__spi.html#ga18d8f6e9f0b095440e6355092a2a37d5">spi_acquire</a>(spi_dev-&gt;spi, spi_dev-&gt;cs, <a class="code" href="group__drivers__periph__spi.html#ggac4b206a51636d91c5cffcbcee458c3cba152359b11fb4b43ed0c5485eb0ab0673">SPI_MODE_0</a>, spi_dev-&gt;clk);</div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;    <span class="comment">/* Enable writes */</span></div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;    <a class="code" href="group__drivers__periph__spi.html#ga6e2f58f7b719d1e8ac5cb05bdeed7c9b">spi_transfer_byte</a>(spi_dev-&gt;spi, spi_dev-&gt;cs, <span class="keyword">false</span>, <a class="code" href="nvram-spi_8c.html#a9b2ab100576fd97fcdc797ba4a82a19ea230c00e3a4de827b1363b51e8397a284">NVRAM_SPI_CMD_WREN</a>);</div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;    <span class="comment">/* Make sure we have a minimum gap between transfers */</span></div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;    xtimer_spin(<a class="code" href="nvram-spi_8c.html#a5524442dd7c6fc7a712ac89f3c6a62e0">NVRAM_SPI_CS_TOGGLE_TICKS</a>);</div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;    <span class="comment">/* Write command and address */</span></div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;    <a class="code" href="group__drivers__periph__spi.html#ga6e2f58f7b719d1e8ac5cb05bdeed7c9b">spi_transfer_byte</a>(spi_dev-&gt;spi, spi_dev-&gt;cs, <span class="keyword">true</span>, <a class="code" href="nvram-spi_8c.html#a9b2ab100576fd97fcdc797ba4a82a19ea8479694be776c81e195dedf20b632a89">NVRAM_SPI_CMD_WRITE</a>);</div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;    <a class="code" href="group__drivers__periph__spi.html#gae6ca850b7cb6142b76deecb831357447">spi_transfer_bytes</a>(spi_dev-&gt;spi, spi_dev-&gt;cs, <span class="keyword">true</span>,</div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;                      &amp;<a class="code" href="multiboot_8h.html#ab432008aac6e03d07190da4a6c33f743">addr</a>.c[<span class="keyword">sizeof</span>(<a class="code" href="multiboot_8h.html#ab432008aac6e03d07190da4a6c33f743">addr</a>.c) - spi_dev-&gt;address_count], <a class="code" href="std_impl_8h.html#a070d2ce7b6bb7e5c05602aa8c308d0c4">NULL</a>,</div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;                      spi_dev-&gt;address_count);</div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;    <span class="comment">/* Write data (we still hold the CS line low in between) */</span></div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;    <a class="code" href="group__drivers__periph__spi.html#gae6ca850b7cb6142b76deecb831357447">spi_transfer_bytes</a>(spi_dev-&gt;spi, spi_dev-&gt;cs, <span class="keyword">false</span>, src, <a class="code" href="std_impl_8h.html#a070d2ce7b6bb7e5c05602aa8c308d0c4">NULL</a>, <a class="code" href="multiboot_8h.html#a6de3a6d27a7e07942958b912d39792e6">len</a>);</div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;    <span class="comment">/* Release exclusive bus access */</span></div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;    <a class="code" href="group__drivers__periph__spi.html#ga9e36100f2b58917366872fca2f9f3bc6">spi_release</a>(spi_dev-&gt;spi);</div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;</div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;    <span class="keywordflow">return</span> (<span class="keywordtype">int</span>)<a class="code" href="multiboot_8h.html#a6de3a6d27a7e07942958b912d39792e6">len</a>;</div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;}</div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;</div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;<span class="keyword">static</span> <span class="keywordtype">int</span> nvram_spi_read(<a class="code" href="structnvram.html">nvram_t</a> *<a class="code" href="tests_2periph__spi_2main_8c.html#ad55ecfacc43495fef791d8c2eec7a002">dev</a>, uint8_t *dst, uint32_t src, <span class="keywordtype">size_t</span> <a class="code" href="multiboot_8h.html#a6de3a6d27a7e07942958b912d39792e6">len</a>)</div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;{</div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;    <a class="code" href="structnvram__spi__params.html">nvram_spi_params_t</a> *spi_dev = (<a class="code" href="structnvram__spi__params.html">nvram_spi_params_t</a> *) dev-&gt;<a class="code" href="structnvram.html#a12b7a7182ccbd2e1bc5142e5caafe584">extra</a>;</div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;    <span class="keyword">union</span> {</div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;        uint32_t <a class="code" href="sys_2include_2crypto_2aes_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a>;</div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;        <span class="keywordtype">char</span> <a class="code" href="namespacerobotis-loader.html#ae0323a9039add2978bf5b49550572c7c">c</a>[4];</div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;    } <a class="code" href="multiboot_8h.html#ab432008aac6e03d07190da4a6c33f743">addr</a>;</div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;    <span class="comment">/* Address is expected by the device as big-endian, i.e. network byte order,</span></div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;<span class="comment">     * we utilize the network byte order macros here. */</span></div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;    <a class="code" href="multiboot_8h.html#ab432008aac6e03d07190da4a6c33f743">addr</a>.u32 = HTONL(src);</div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;</div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;    <span class="comment">/* Acquire exclusive bus access while configuring clock and mode */</span></div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;    <a class="code" href="group__drivers__periph__spi.html#ga18d8f6e9f0b095440e6355092a2a37d5">spi_acquire</a>(spi_dev-&gt;spi, spi_dev-&gt;cs, <a class="code" href="group__drivers__periph__spi.html#ggac4b206a51636d91c5cffcbcee458c3cba152359b11fb4b43ed0c5485eb0ab0673">SPI_MODE_0</a>, spi_dev-&gt;clk);</div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;    <span class="comment">/* Write command and address */</span></div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;    <a class="code" href="group__drivers__periph__spi.html#ga6e2f58f7b719d1e8ac5cb05bdeed7c9b">spi_transfer_byte</a>(spi_dev-&gt;spi, spi_dev-&gt;cs, <span class="keyword">true</span>, <a class="code" href="nvram-spi_8c.html#a9b2ab100576fd97fcdc797ba4a82a19ea12ece95201d964177800cf3190d17a00">NVRAM_SPI_CMD_READ</a>);</div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;    <a class="code" href="group__drivers__periph__spi.html#gae6ca850b7cb6142b76deecb831357447">spi_transfer_bytes</a>(spi_dev-&gt;spi, spi_dev-&gt;cs, <span class="keyword">true</span>,</div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;                               &amp;<a class="code" href="multiboot_8h.html#ab432008aac6e03d07190da4a6c33f743">addr</a>.c[<span class="keyword">sizeof</span>(<a class="code" href="multiboot_8h.html#ab432008aac6e03d07190da4a6c33f743">addr</a>.c) - spi_dev-&gt;address_count],</div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;                               <a class="code" href="std_impl_8h.html#a070d2ce7b6bb7e5c05602aa8c308d0c4">NULL</a>, spi_dev-&gt;address_count);</div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;    <span class="comment">/* Read data (while still holding the CS line active) */</span></div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;    <a class="code" href="group__drivers__periph__spi.html#gae6ca850b7cb6142b76deecb831357447">spi_transfer_bytes</a>(spi_dev-&gt;spi, spi_dev-&gt;cs, <span class="keyword">false</span>, <a class="code" href="std_impl_8h.html#a070d2ce7b6bb7e5c05602aa8c308d0c4">NULL</a>, dst, <a class="code" href="multiboot_8h.html#a6de3a6d27a7e07942958b912d39792e6">len</a>);</div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;    <span class="comment">/* Release exclusive bus access */</span></div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;    <a class="code" href="group__drivers__periph__spi.html#ga9e36100f2b58917366872fca2f9f3bc6">spi_release</a>(spi_dev-&gt;spi);</div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;</div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;    <span class="comment">/* status contains the number of bytes actually read from the SPI bus. */</span></div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;    <span class="keywordflow">return</span> (<span class="keywordtype">int</span>)<a class="code" href="multiboot_8h.html#a6de3a6d27a7e07942958b912d39792e6">len</a>;</div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;}</div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;</div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;</div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;<span class="keyword">static</span> <span class="keywordtype">int</span> nvram_spi_write_9bit_addr(<a class="code" href="structnvram.html">nvram_t</a> *<a class="code" href="tests_2periph__spi_2main_8c.html#ad55ecfacc43495fef791d8c2eec7a002">dev</a>, <span class="keyword">const</span> uint8_t *src, uint32_t dst, <span class="keywordtype">size_t</span> <a class="code" href="multiboot_8h.html#a6de3a6d27a7e07942958b912d39792e6">len</a>)</div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;{</div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;    <a class="code" href="structnvram__spi__params.html">nvram_spi_params_t</a> *spi_dev = (<a class="code" href="structnvram__spi__params.html">nvram_spi_params_t</a> *) dev-&gt;<a class="code" href="structnvram.html#a12b7a7182ccbd2e1bc5142e5caafe584">extra</a>;</div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;    uint8_t <a class="code" href="namespacecc2538-bsl.html#adfc5ba7e22f5e4a6221c12a70503bef3">cmd</a>;</div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;    uint8_t <a class="code" href="multiboot_8h.html#ab432008aac6e03d07190da4a6c33f743">addr</a>;</div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;    <a class="code" href="namespacecc2538-bsl.html#adfc5ba7e22f5e4a6221c12a70503bef3">cmd</a> = <a class="code" href="nvram-spi_8c.html#a9b2ab100576fd97fcdc797ba4a82a19ea8479694be776c81e195dedf20b632a89">NVRAM_SPI_CMD_WRITE</a>;</div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;</div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;    <span class="comment">/* The upper address bit is mixed into the command byte on certain devices,</span></div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;<span class="comment">     * probably just to save a byte in the SPI transfer protocol. */</span></div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;    if (dst &gt; 0xff) {</div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;        <a class="code" href="namespacecc2538-bsl.html#adfc5ba7e22f5e4a6221c12a70503bef3">cmd</a> |= 0x08;</div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;    }</div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;    <span class="comment">/* LSB of address */</span></div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;    <a class="code" href="multiboot_8h.html#ab432008aac6e03d07190da4a6c33f743">addr</a> = (dst &amp; 0xff);</div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;</div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;    <a class="code" href="group__drivers__periph__spi.html#ga18d8f6e9f0b095440e6355092a2a37d5">spi_acquire</a>(spi_dev-&gt;<a class="code" href="structnvram__spi__params.html#a9b1d141ba9ccc29d6c4758b5e284afc5">spi</a>, spi_dev-&gt;<a class="code" href="structnvram__spi__params.html#aad3c48d49b8b0f8bcf6bc557e7723241">cs</a>, <a class="code" href="group__drivers__periph__spi.html#ggac4b206a51636d91c5cffcbcee458c3cba152359b11fb4b43ed0c5485eb0ab0673">SPI_MODE_0</a>, spi_dev-&gt;<a class="code" href="structnvram__spi__params.html#a11085b3743b1fb46e187102fb893221e">clk</a>);</div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;    <span class="comment">/* Enable writes */</span></div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;    <a class="code" href="group__drivers__periph__spi.html#ga6e2f58f7b719d1e8ac5cb05bdeed7c9b">spi_transfer_byte</a>(spi_dev-&gt;<a class="code" href="structnvram__spi__params.html#a9b1d141ba9ccc29d6c4758b5e284afc5">spi</a>, spi_dev-&gt;<a class="code" href="structnvram__spi__params.html#aad3c48d49b8b0f8bcf6bc557e7723241">cs</a>, <span class="keyword">false</span>, <a class="code" href="nvram-spi_8c.html#a9b2ab100576fd97fcdc797ba4a82a19ea230c00e3a4de827b1363b51e8397a284">NVRAM_SPI_CMD_WREN</a>);</div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;    <span class="comment">/* Insert needed delay between transactions */</span></div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;    xtimer_spin(<a class="code" href="nvram-spi_8c.html#a5524442dd7c6fc7a712ac89f3c6a62e0">NVRAM_SPI_CS_TOGGLE_TICKS</a>);</div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;    <span class="comment">/* Write command and address */</span></div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;    <a class="code" href="group__drivers__periph__spi.html#ga6e2f58f7b719d1e8ac5cb05bdeed7c9b">spi_transfer_byte</a>(spi_dev-&gt;<a class="code" href="structnvram__spi__params.html#a9b1d141ba9ccc29d6c4758b5e284afc5">spi</a>, spi_dev-&gt;<a class="code" href="structnvram__spi__params.html#aad3c48d49b8b0f8bcf6bc557e7723241">cs</a>, <span class="keyword">true</span>, <a class="code" href="namespacecc2538-bsl.html#adfc5ba7e22f5e4a6221c12a70503bef3">cmd</a>);</div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;    <a class="code" href="group__drivers__periph__spi.html#ga6e2f58f7b719d1e8ac5cb05bdeed7c9b">spi_transfer_byte</a>(spi_dev-&gt;<a class="code" href="structnvram__spi__params.html#a9b1d141ba9ccc29d6c4758b5e284afc5">spi</a>, spi_dev-&gt;<a class="code" href="structnvram__spi__params.html#aad3c48d49b8b0f8bcf6bc557e7723241">cs</a>, <span class="keyword">true</span>, <a class="code" href="multiboot_8h.html#ab432008aac6e03d07190da4a6c33f743">addr</a>);</div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;    <span class="comment">/* Keep holding CS and write data */</span></div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;    <a class="code" href="group__drivers__periph__spi.html#gae6ca850b7cb6142b76deecb831357447">spi_transfer_bytes</a>(spi_dev-&gt;<a class="code" href="structnvram__spi__params.html#a9b1d141ba9ccc29d6c4758b5e284afc5">spi</a>, spi_dev-&gt;<a class="code" href="structnvram__spi__params.html#aad3c48d49b8b0f8bcf6bc557e7723241">cs</a>, <span class="keyword">false</span>, src, <a class="code" href="std_impl_8h.html#a070d2ce7b6bb7e5c05602aa8c308d0c4">NULL</a>, len);</div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;    <a class="code" href="group__drivers__periph__spi.html#ga9e36100f2b58917366872fca2f9f3bc6">spi_release</a>(spi_dev-&gt;<a class="code" href="structnvram__spi__params.html#a9b1d141ba9ccc29d6c4758b5e284afc5">spi</a>);</div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;</div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;    <span class="comment">/* status contains the number of bytes actually written to the SPI bus. */</span></div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;    <span class="keywordflow">return</span> (<span class="keywordtype">int</span>)<a class="code" href="multiboot_8h.html#a6de3a6d27a7e07942958b912d39792e6">len</a>;</div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;}</div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;</div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;<span class="keyword">static</span> <span class="keywordtype">int</span> nvram_spi_read_9bit_addr(<a class="code" href="structnvram.html">nvram_t</a> *dev, uint8_t *dst, uint32_t src, <span class="keywordtype">size_t</span> len)</div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;{</div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;    <a class="code" href="structnvram__spi__params.html">nvram_spi_params_t</a> *spi_dev = (<a class="code" href="structnvram__spi__params.html">nvram_spi_params_t</a> *) dev-&gt;<a class="code" href="structnvram.html#a12b7a7182ccbd2e1bc5142e5caafe584">extra</a>;</div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;    uint8_t <a class="code" href="namespacecc2538-bsl.html#adfc5ba7e22f5e4a6221c12a70503bef3">cmd</a>;</div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;    uint8_t <a class="code" href="multiboot_8h.html#ab432008aac6e03d07190da4a6c33f743">addr</a>;</div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;    <a class="code" href="namespacecc2538-bsl.html#adfc5ba7e22f5e4a6221c12a70503bef3">cmd</a> = <a class="code" href="nvram-spi_8c.html#a9b2ab100576fd97fcdc797ba4a82a19ea12ece95201d964177800cf3190d17a00">NVRAM_SPI_CMD_READ</a>;</div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;</div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;    <span class="comment">/* The upper address bit is mixed into the command byte on certain devices,</span></div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;<span class="comment">     * probably just to save a byte in the SPI transfer protocol. */</span></div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;    if (src &gt; 0xff) {</div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;        <a class="code" href="namespacecc2538-bsl.html#adfc5ba7e22f5e4a6221c12a70503bef3">cmd</a> |= 0x08;</div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;    }</div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;    <span class="comment">/* LSB of address */</span></div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;    <a class="code" href="multiboot_8h.html#ab432008aac6e03d07190da4a6c33f743">addr</a> = (src &amp; 0xff);</div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;</div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;    <a class="code" href="group__drivers__periph__spi.html#ga18d8f6e9f0b095440e6355092a2a37d5">spi_acquire</a>(spi_dev-&gt;<a class="code" href="structnvram__spi__params.html#a9b1d141ba9ccc29d6c4758b5e284afc5">spi</a>, spi_dev-&gt;<a class="code" href="structnvram__spi__params.html#aad3c48d49b8b0f8bcf6bc557e7723241">cs</a>, <a class="code" href="group__drivers__periph__spi.html#ggac4b206a51636d91c5cffcbcee458c3cba152359b11fb4b43ed0c5485eb0ab0673">SPI_MODE_0</a>, spi_dev-&gt;<a class="code" href="structnvram__spi__params.html#a11085b3743b1fb46e187102fb893221e">clk</a>);</div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;    <span class="comment">/* Write command and address */</span></div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;    <a class="code" href="group__drivers__periph__spi.html#ga6e2f58f7b719d1e8ac5cb05bdeed7c9b">spi_transfer_byte</a>(spi_dev-&gt;<a class="code" href="structnvram__spi__params.html#a9b1d141ba9ccc29d6c4758b5e284afc5">spi</a>, spi_dev-&gt;<a class="code" href="structnvram__spi__params.html#aad3c48d49b8b0f8bcf6bc557e7723241">cs</a>, <span class="keyword">true</span>, <a class="code" href="namespacecc2538-bsl.html#adfc5ba7e22f5e4a6221c12a70503bef3">cmd</a>);</div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;    <a class="code" href="group__drivers__periph__spi.html#ga6e2f58f7b719d1e8ac5cb05bdeed7c9b">spi_transfer_byte</a>(spi_dev-&gt;<a class="code" href="structnvram__spi__params.html#a9b1d141ba9ccc29d6c4758b5e284afc5">spi</a>, spi_dev-&gt;<a class="code" href="structnvram__spi__params.html#aad3c48d49b8b0f8bcf6bc557e7723241">cs</a>, <span class="keyword">true</span>, <a class="code" href="multiboot_8h.html#ab432008aac6e03d07190da4a6c33f743">addr</a>);</div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;    <span class="comment">/* Keep holding CS and read data */</span></div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;    <a class="code" href="group__drivers__periph__spi.html#gae6ca850b7cb6142b76deecb831357447">spi_transfer_bytes</a>(spi_dev-&gt;<a class="code" href="structnvram__spi__params.html#a9b1d141ba9ccc29d6c4758b5e284afc5">spi</a>, spi_dev-&gt;<a class="code" href="structnvram__spi__params.html#aad3c48d49b8b0f8bcf6bc557e7723241">cs</a>, <span class="keyword">false</span>, <a class="code" href="std_impl_8h.html#a070d2ce7b6bb7e5c05602aa8c308d0c4">NULL</a>, dst, len);</div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;    <a class="code" href="group__drivers__periph__spi.html#ga9e36100f2b58917366872fca2f9f3bc6">spi_release</a>(spi_dev-&gt;<a class="code" href="structnvram__spi__params.html#a9b1d141ba9ccc29d6c4758b5e284afc5">spi</a>);</div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;</div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;    <span class="comment">/* status contains the number of bytes actually read from the SPI bus. */</span></div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;    <span class="keywordflow">return</span> (<span class="keywordtype">int</span>)<a class="code" href="multiboot_8h.html#a6de3a6d27a7e07942958b912d39792e6">len</a>;</div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;}</div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;</div><div class="ttc" id="nvram-spi_8c_html_a9b2ab100576fd97fcdc797ba4a82a19ea230c00e3a4de827b1363b51e8397a284"><div class="ttname"><a href="nvram-spi_8c.html#a9b2ab100576fd97fcdc797ba4a82a19ea230c00e3a4de827b1363b51e8397a284">NVRAM_SPI_CMD_WREN</a></div><div class="ttdef"><b>Definition:</b> <a href="nvram-spi_8c_source.html#l00040">nvram-spi.c:40</a></div></div>
<div class="ttc" id="structnvram__spi__params_html_a568b7e68dfcb5aabdbcf38de26f1b63d"><div class="ttname"><a href="structnvram__spi__params.html#a568b7e68dfcb5aabdbcf38de26f1b63d">nvram_spi_params::address_count</a></div><div class="ttdeci">uint8_t address_count</div><div class="ttdoc">Number of address bytes following each read/write command. </div><div class="ttdef"><b>Definition:</b> <a href="nvram-spi_8h_source.html#l00046">nvram-spi.h:46</a></div></div>
<div class="ttc" id="nvram-spi_8c_html_a9b2ab100576fd97fcdc797ba4a82a19ea8479694be776c81e195dedf20b632a89"><div class="ttname"><a href="nvram-spi_8c.html#a9b2ab100576fd97fcdc797ba4a82a19ea8479694be776c81e195dedf20b632a89">NVRAM_SPI_CMD_WRITE</a></div><div class="ttdef"><b>Definition:</b> <a href="nvram-spi_8c_source.html#l00036">nvram-spi.c:36</a></div></div>
<div class="ttc" id="nvram_8h_html"><div class="ttname"><a href="nvram_8h.html">nvram.h</a></div><div class="ttdoc">Generic non-volatile RAM driver interface. </div></div>
<div class="ttc" id="structnvram__spi__params_html_a11085b3743b1fb46e187102fb893221e"><div class="ttname"><a href="structnvram__spi__params.html#a11085b3743b1fb46e187102fb893221e">nvram_spi_params::clk</a></div><div class="ttdeci">spi_clk_t clk</div><div class="ttdoc">SPI clock speed. </div><div class="ttdef"><b>Definition:</b> <a href="nvram-spi_8h_source.html#l00042">nvram-spi.h:42</a></div></div>
<div class="ttc" id="namespacerobotis-loader_html_ae0323a9039add2978bf5b49550572c7c"><div class="ttname"><a href="namespacerobotis-loader.html#ae0323a9039add2978bf5b49550572c7c">robotis-loader.c</a></div><div class="ttdeci">c</div><div class="ttdef"><b>Definition:</b> <a href="robotis-loader_8py_source.html#l00120">robotis-loader.py:120</a></div></div>
<div class="ttc" id="structnvram_html_a854352f53b148adc24983a58a1866d66"><div class="ttname"><a href="structnvram.html#a854352f53b148adc24983a58a1866d66">nvram::size</a></div><div class="ttdeci">size_t size</div><div class="ttdoc">Device capacity. </div><div class="ttdef"><b>Definition:</b> <a href="nvram_8h_source.html#l00076">nvram.h:76</a></div></div>
<div class="ttc" id="nvram-spi_8c_html_a5524442dd7c6fc7a712ac89f3c6a62e0"><div class="ttname"><a href="nvram-spi_8c.html#a5524442dd7c6fc7a712ac89f3c6a62e0">NVRAM_SPI_CS_TOGGLE_TICKS</a></div><div class="ttdeci">#define NVRAM_SPI_CS_TOGGLE_TICKS</div><div class="ttdoc">Delay to wait between toggling CS pin, on most chips this can probably be removed. </div><div class="ttdef"><b>Definition:</b> <a href="nvram-spi_8c_source.html#l00045">nvram-spi.c:45</a></div></div>
<div class="ttc" id="structnvram_html_a5beacb500e4d9e0400688fde41db92da"><div class="ttname"><a href="structnvram.html#a5beacb500e4d9e0400688fde41db92da">nvram::write</a></div><div class="ttdeci">int(* write)(struct nvram *dev, const uint8_t *src, uint32_t dst, size_t size)</div><div class="ttdoc">Pointer to device-specific write function. </div><div class="ttdef"><b>Definition:</b> <a href="nvram_8h_source.html#l00073">nvram.h:73</a></div></div>
<div class="ttc" id="group__drivers__periph__spi_html_ggac4b206a51636d91c5cffcbcee458c3cba152359b11fb4b43ed0c5485eb0ab0673"><div class="ttname"><a href="group__drivers__periph__spi.html#ggac4b206a51636d91c5cffcbcee458c3cba152359b11fb4b43ed0c5485eb0ab0673">SPI_MODE_0</a></div><div class="ttdef"><b>Definition:</b> <a href="atmega__common_2include_2periph__cpu__common_8h_source.html#l00062">periph_cpu_common.h:62</a></div></div>
<div class="ttc" id="multiboot_8h_html_ab432008aac6e03d07190da4a6c33f743"><div class="ttname"><a href="multiboot_8h.html#ab432008aac6e03d07190da4a6c33f743">addr</a></div><div class="ttdeci">multiboot_uint64_t addr</div><div class="ttdef"><b>Definition:</b> <a href="multiboot_8h_source.html#l00116">multiboot.h:116</a></div></div>
<div class="ttc" id="namespacecc2538-bsl_html_adfc5ba7e22f5e4a6221c12a70503bef3"><div class="ttname"><a href="namespacecc2538-bsl.html#adfc5ba7e22f5e4a6221c12a70503bef3">cc2538-bsl.cmd</a></div><div class="ttdeci">cmd</div><div class="ttdef"><b>Definition:</b> <a href="cc2538-bsl_8py_source.html#l01109">cc2538-bsl.py:1109</a></div></div>
<div class="ttc" id="structnvram__spi__params_html"><div class="ttname"><a href="structnvram__spi__params.html">nvram_spi_params</a></div><div class="ttdoc">Bus parameters for SPI NVRAM. </div><div class="ttdef"><b>Definition:</b> <a href="nvram-spi_8h_source.html#l00038">nvram-spi.h:38</a></div></div>
<div class="ttc" id="group__drivers__periph__spi_html_ga9e36100f2b58917366872fca2f9f3bc6"><div class="ttname"><a href="group__drivers__periph__spi.html#ga9e36100f2b58917366872fca2f9f3bc6">spi_release</a></div><div class="ttdeci">void spi_release(spi_t bus)</div><div class="ttdoc">Finish an ongoing SPI transaction by releasing the given SPI bus. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2atmega__common_2periph_2spi_8c_source.html#l00083">spi.c:83</a></div></div>
<div class="ttc" id="spi_8h_html"><div class="ttname"><a href="spi_8h.html">spi.h</a></div><div class="ttdoc">Low-level SPI peripheral driver interface definition. </div></div>
<div class="ttc" id="sys_2include_2crypto_2aes_8h_html_afaa62991928fb9fb18ff0db62a040aba"><div class="ttname"><a href="sys_2include_2crypto_2aes_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a></div><div class="ttdeci">uint32_t u32</div><div class="ttdef"><b>Definition:</b> <a href="sys_2include_2crypto_2aes_8h_source.html#l00036">aes.h:36</a></div></div>
<div class="ttc" id="group__drivers__periph__spi_html_ga18d8f6e9f0b095440e6355092a2a37d5"><div class="ttname"><a href="group__drivers__periph__spi.html#ga18d8f6e9f0b095440e6355092a2a37d5">spi_acquire</a></div><div class="ttdeci">int spi_acquire(spi_t bus, spi_cs_t cs, spi_mode_t mode, spi_clk_t clk)</div><div class="ttdoc">Start a new SPI transaction. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2atmega__common_2periph_2spi_8c_source.html#l00063">spi.c:63</a></div></div>
<div class="ttc" id="std_impl_8h_html_a070d2ce7b6bb7e5c05602aa8c308d0c4"><div class="ttname"><a href="std_impl_8h.html#a070d2ce7b6bb7e5c05602aa8c308d0c4">NULL</a></div><div class="ttdeci">#define NULL</div><div class="ttdef"><b>Definition:</b> <a href="std_impl_8h_source.html#l00043">stdImpl.h:43</a></div></div>
<div class="ttc" id="nvram-spi_8c_html_a9b2ab100576fd97fcdc797ba4a82a19ea12ece95201d964177800cf3190d17a00"><div class="ttname"><a href="nvram-spi_8c.html#a9b2ab100576fd97fcdc797ba4a82a19ea12ece95201d964177800cf3190d17a00">NVRAM_SPI_CMD_READ</a></div><div class="ttdef"><b>Definition:</b> <a href="nvram-spi_8c_source.html#l00038">nvram-spi.c:38</a></div></div>
<div class="ttc" id="structnvram__spi__params_html_aad3c48d49b8b0f8bcf6bc557e7723241"><div class="ttname"><a href="structnvram__spi__params.html#aad3c48d49b8b0f8bcf6bc557e7723241">nvram_spi_params::cs</a></div><div class="ttdeci">gpio_t cs</div><div class="ttdoc">Chip select pin. </div><div class="ttdef"><b>Definition:</b> <a href="nvram-spi_8h_source.html#l00044">nvram-spi.h:44</a></div></div>
<div class="ttc" id="nvram-spi_8c_html_a92d1012e4b28a2b1d1b260cbb4d276b2"><div class="ttname"><a href="nvram-spi_8c.html#a92d1012e4b28a2b1d1b260cbb4d276b2">nvram_spi_init</a></div><div class="ttdeci">int nvram_spi_init(nvram_t *dev, nvram_spi_params_t *spi_params, size_t size)</div><div class="ttdoc">Initialize an nvram_t structure with SPI settings. </div><div class="ttdef"><b>Definition:</b> <a href="nvram-spi_8c_source.html#l00107">nvram-spi.c:107</a></div></div>
<div class="ttc" id="structnvram_html"><div class="ttname"><a href="structnvram.html">nvram</a></div><div class="ttdoc">Device descriptor for generic NVRAM devices. </div><div class="ttdef"><b>Definition:</b> <a href="nvram_8h_source.html#l00044">nvram.h:44</a></div></div>
<div class="ttc" id="xtimer_8h_html"><div class="ttname"><a href="xtimer_8h.html">xtimer.h</a></div><div class="ttdoc">xtimer interface definitions </div></div>
<div class="ttc" id="byteorder_8h_html"><div class="ttname"><a href="byteorder_8h.html">byteorder.h</a></div><div class="ttdoc">Functions to work with different byte orders. </div></div>
<div class="ttc" id="multiboot_8h_html_a6de3a6d27a7e07942958b912d39792e6"><div class="ttname"><a href="multiboot_8h.html#a6de3a6d27a7e07942958b912d39792e6">len</a></div><div class="ttdeci">multiboot_uint64_t len</div><div class="ttdef"><b>Definition:</b> <a href="multiboot_8h_source.html#l00117">multiboot.h:117</a></div></div>
<div class="ttc" id="group__drivers__periph__spi_html_ga1ed20d7e5b67938bd35139a819a8c982"><div class="ttname"><a href="group__drivers__periph__spi.html#ga1ed20d7e5b67938bd35139a819a8c982">spi_init_cs</a></div><div class="ttdeci">int spi_init_cs(spi_t bus, spi_cs_t cs)</div><div class="ttdoc">Initialize the given chip select pin. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2kinetis__common_2periph_2spi_8c_source.html#l00114">spi.c:114</a></div></div>
<div class="ttc" id="tests_2periph__spi_2main_8c_html_ad55ecfacc43495fef791d8c2eec7a002"><div class="ttname"><a href="tests_2periph__spi_2main_8c.html#ad55ecfacc43495fef791d8c2eec7a002">dev</a></div><div class="ttdeci">spi_t dev</div><div class="ttdef"><b>Definition:</b> <a href="tests_2periph__spi_2main_8c_source.html#l00054">main.c:54</a></div></div>
<div class="ttc" id="nvram-spi_8c_html_a9b2ab100576fd97fcdc797ba4a82a19e"><div class="ttname"><a href="nvram-spi_8c.html#a9b2ab100576fd97fcdc797ba4a82a19e">nvram_spi_commands_t</a></div><div class="ttdeci">nvram_spi_commands_t</div><div class="ttdef"><b>Definition:</b> <a href="nvram-spi_8c_source.html#l00034">nvram-spi.c:34</a></div></div>
<div class="ttc" id="structnvram_html_a12b7a7182ccbd2e1bc5142e5caafe584"><div class="ttname"><a href="structnvram.html#a12b7a7182ccbd2e1bc5142e5caafe584">nvram::extra</a></div><div class="ttdeci">void * extra</div><div class="ttdoc">Device-specific parameters, if any. </div><div class="ttdef"><b>Definition:</b> <a href="nvram_8h_source.html#l00079">nvram.h:79</a></div></div>
<div class="ttc" id="multiboot_8h_html_a6d813a0f2b5281b18dea3f4cda696c33"><div class="ttname"><a href="multiboot_8h.html#a6d813a0f2b5281b18dea3f4cda696c33">size</a></div><div class="ttdeci">multiboot_uint32_t size</div><div class="ttdef"><b>Definition:</b> <a href="multiboot_8h_source.html#l00115">multiboot.h:115</a></div></div>
<div class="ttc" id="group__drivers__periph__spi_html_ga6e2f58f7b719d1e8ac5cb05bdeed7c9b"><div class="ttname"><a href="group__drivers__periph__spi.html#ga6e2f58f7b719d1e8ac5cb05bdeed7c9b">spi_transfer_byte</a></div><div class="ttdeci">uint8_t spi_transfer_byte(spi_t bus, spi_cs_t cs, bool cont, uint8_t out)</div><div class="ttdoc">Transfer one byte on the given SPI bus. </div></div>
<div class="ttc" id="group__drivers__periph__spi_html_gga8aee421abc74c22658c29999cf28347fa2b1fe832bba9b2799c09ddec72f7df75"><div class="ttname"><a href="group__drivers__periph__spi.html#gga8aee421abc74c22658c29999cf28347fa2b1fe832bba9b2799c09ddec72f7df75">SPI_OK</a></div><div class="ttdef"><b>Definition:</b> <a href="spi_8h_source.html#l00120">spi.h:120</a></div></div>
<div class="ttc" id="structnvram_html_ad97840d3ebb369c940e88001ca9ab658"><div class="ttname"><a href="structnvram.html#ad97840d3ebb369c940e88001ca9ab658">nvram::read</a></div><div class="ttdeci">int(* read)(struct nvram *dev, uint8_t *dst, uint32_t src, size_t size)</div><div class="ttdoc">Pointer to device-specific read function. </div><div class="ttdef"><b>Definition:</b> <a href="nvram_8h_source.html#l00058">nvram.h:58</a></div></div>
<div class="ttc" id="structnvram__spi__params_html_a9b1d141ba9ccc29d6c4758b5e284afc5"><div class="ttname"><a href="structnvram__spi__params.html#a9b1d141ba9ccc29d6c4758b5e284afc5">nvram_spi_params::spi</a></div><div class="ttdeci">spi_t spi</div><div class="ttdoc">RIOT SPI device. </div><div class="ttdef"><b>Definition:</b> <a href="nvram-spi_8h_source.html#l00040">nvram-spi.h:40</a></div></div>
<div class="ttc" id="nvram-spi_8h_html"><div class="ttname"><a href="nvram-spi_8h.html">nvram-spi.h</a></div><div class="ttdoc">Device interface for various SPI connected NVRAM. </div></div>
<div class="ttc" id="group__drivers__periph__spi_html_gae6ca850b7cb6142b76deecb831357447"><div class="ttname"><a href="group__drivers__periph__spi.html#gae6ca850b7cb6142b76deecb831357447">spi_transfer_bytes</a></div><div class="ttdeci">void spi_transfer_bytes(spi_t bus, spi_cs_t cs, bool cont, const void *out, void *in, size_t len)</div><div class="ttdoc">Transfer a number bytes using the given SPI bus. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2atmega__common_2periph_2spi_8c_source.html#l00091">spi.c:91</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon May 15 2017 18:57:06 by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.14
</small></address>
</body>
</html>
