// Generated by CIRCT circtorg-0.0.0-1773-g7abbc4313
module simple_custom_verilog_name_custom_name(
  input  I,
  output O
);

  assign O = I;
endmodule

