# RISCV-5-Stage-Pipeline

Updates: Branching is now fully implemented. I had issues with the write-back result being too slow, so I made the write-back register (MEM_WB) unclocked to get around it. I also started on a hazard unit, more work is needed on that.

Milestone 1: \
Josh - Program 1a \
Liam - Program 1b


Milestone 2: \
Josh - Program 2a \
Liam - Program 2b


Milestone 3: \
Josh - Program 3a \
Liam - Program 3b
