#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Sun Dec  3 16:50:24 2023
# Process ID: 15544
# Current directory: C:/Users/Paula/OneDrive - Universidad de Alcala/Todo/map_qam
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent1720 C:\Users\Paula\OneDrive - Universidad de Alcala\Todo\map_qam\map_qam.xpr
# Log file: C:/Users/Paula/OneDrive - Universidad de Alcala/Todo/map_qam/vivado.log
# Journal file: C:/Users/Paula/OneDrive - Universidad de Alcala/Todo/map_qam\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/Paula/OneDrive - Universidad de Alcala/Todo/map_qam/map_qam.xpr}
update_compile_order -fileset sources_1
open_bd_design {C:/Users/Paula/OneDrive - Universidad de Alcala/Todo/map_qam/map_qam.srcs/sources_1/bd/qam16/qam16.bd}
create_bd_cell -type module -reference mapeado_16QAM_Q mapeado_16QAM_Q_0
save_bd_design
create_bd_cell -type module -reference mapeado_16QAM_I mapeado_16QAM_I_0
save_bd_design
create_bd_cell -type module -reference zp zp_0
save_bd_design
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "New Clocking Wizard (100 MHz)" }  [get_bd_pins mapeado_16QAM_Q_0/clk]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "New Clocking Wizard (100 MHz)" }  [get_bd_pins mapeado_16QAM_I_0/clk]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "New Clocking Wizard (100 MHz)" }  [get_bd_pins zp_0/clk]
endgroup
regenerate_bd_layout
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:board -config {rst_polarity "ACTIVE_HIGH" }  [get_bd_pins clk_wiz/reset]
apply_bd_automation -rule xilinx.com:bd_rule:board -config {Clk "New External Port (100 MHz)" }  [get_bd_pins clk_wiz/clk_in1]
apply_bd_automation -rule xilinx.com:bd_rule:board -config {rst_polarity "ACTIVE_LOW" }  [get_bd_pins rst_clk_wiz_100M/ext_reset_in]
apply_bd_automation -rule xilinx.com:bd_rule:board -config {rst_polarity "ACTIVE_HIGH" }  [get_bd_pins clk_wiz_1/reset]
apply_bd_automation -rule xilinx.com:bd_rule:board -config {Clk "New External Port (100 MHz)" }  [get_bd_pins clk_wiz_1/clk_in1]
apply_bd_automation -rule xilinx.com:bd_rule:board -config {rst_polarity "ACTIVE_LOW" }  [get_bd_pins rst_clk_wiz_1_100M/ext_reset_in]
apply_bd_automation -rule xilinx.com:bd_rule:board -config {rst_polarity "ACTIVE_HIGH" }  [get_bd_pins clk_wiz_2/reset]
apply_bd_automation -rule xilinx.com:bd_rule:board -config {Clk "New External Port (100 MHz)" }  [get_bd_pins clk_wiz_2/clk_in1]
endgroup
regenerate_bd_layout
undo
undo
undo
undo
set_property location {2.5 701 111} [get_bd_cells zp_0]
connect_bd_net [get_bd_pins mapeado_16QAM_Q_0/salida] [get_bd_pins zp_0/in_Q]
connect_bd_net [get_bd_pins mapeado_16QAM_I_0/salida] [get_bd_pins zp_0/in_I]
startgroup
create_bd_port -dir I -type clk clk
connect_bd_net [get_bd_pins /mapeado_16QAM_I_0/clk] [get_bd_ports clk]
set_property CONFIG.FREQ_HZ 192000000 [get_bd_ports clk]
endgroup
connect_bd_net [get_bd_ports clk] [get_bd_pins mapeado_16QAM_Q_0/clk]
connect_bd_net [get_bd_ports clk] [get_bd_pins zp_0/clk]
startgroup
create_bd_port -dir I ce
connect_bd_net [get_bd_pins /mapeado_16QAM_Q_0/ce] [get_bd_ports ce]
endgroup
connect_bd_net [get_bd_ports ce] [get_bd_pins mapeado_16QAM_I_0/ce]
startgroup
make_bd_pins_external  [get_bd_pins mapeado_16QAM_Q_0/entrada]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins mapeado_16QAM_I_0/entrada]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins mapeado_16QAM_Q_0/rst]
endgroup
connect_bd_net [get_bd_ports rst_0] [get_bd_pins mapeado_16QAM_I_0/rst]
regenerate_bd_layout
create_ip -name fir_compiler -vendor xilinx.com -library ip -version 7.2 -module_name fir_compiler_0 -dir {c:/Users/Paula/OneDrive - Universidad de Alcala/Todo/map_qam/map_qam.srcs/sources_1/ip}
set_property -dict [list CONFIG.CoefficientVector {-870, -789, -694, -584, -462, -327, -180, -24, 140, 310, 486, 664, 842, 1019, 1191, 1357, 1515, 1661, 1793, 1910, 2008, 2087, 2143, 2176, 2183, 2163, 2116, 2040, 1936, 1802, 1640, 1449, 1231, 986, 717, 426, 114, -215, -558, -913, -1276, -1642, -2008, -2369, -2722, -3061, -3382, -3680, -3950, -4189, -4391, -4552, -4668, -4736, -4750, -4709, -4609, -4448, -4224, -3934, -3578, -3156, -2667, -2111, -1490, -805, -59, 745, 1606, 2518, 3477, 4478, 5517, 6588, 7684, 8799, 9927, 11060, 12192, 13315, 14423, 15508, 16562, 17579, 18553, 19475, 20341, 21143, 21877, 22538, 23120, 23620, 24033, 24358, 24592, 24733, 24780, 24733, 24592, 24358, 24033, 23620, 23120, 22538, 21877, 21143, 20341, 19475, 18553, 17579, 16562, 15508, 14423, 13315, 12192, 11060, 9927, 8799, 7684, 6588, 5517, 4478, 3477, 2518, 1606, 745, -59, -805, -1490, -2111, -2667, -3156, -3578, -3934, -4224, -4448, -4609, -4709, -4750, -4736, -4668, -4552, -4391, -4189, -3950, -3680, -3382, -3061, -2722, -2369, -2008, -1642, -1276, -913, -558, -215, 114, 426, 717, 986, 1231, 1449, 1640, 1802, 1936, 2040, 2116, 2163, 2183, 2176, 2143, 2087, 2008, 1910, 1793, 1661, 1515, 1357, 1191, 1019, 842, 664, 486, 310, 140, -24, -180, -327, -462, -584, -694, -789, -870} CONFIG.Clock_Frequency {192} CONFIG.Coefficient_Width {32} CONFIG.Coefficient_Structure {Symmetric} CONFIG.Data_Width {32} CONFIG.Coefficient_Sets {1} CONFIG.Coefficient_Sign {Signed} CONFIG.Quantization {Integer_Coefficients} CONFIG.Coefficient_Fractional_Bits {0} CONFIG.Data_Width {32} CONFIG.Data_Fractional_Bits {0} CONFIG.Output_Rounding_Mode {Full_Precision} CONFIG.Output_Width {53} CONFIG.Filter_Architecture {Systolic_Multiply_Accumulate}] [get_ips fir_compiler_0]
generate_target {instantiation_template} [get_files {{c:/Users/Paula/OneDrive - Universidad de Alcala/Todo/map_qam/map_qam.srcs/sources_1/ip/fir_compiler_0/fir_compiler_0.xci}}]
generate_target all [get_files  {{c:/Users/Paula/OneDrive - Universidad de Alcala/Todo/map_qam/map_qam.srcs/sources_1/ip/fir_compiler_0/fir_compiler_0.xci}}]
catch { config_ip_cache -export [get_ips -all fir_compiler_0] }
export_ip_user_files -of_objects [get_files {{c:/Users/Paula/OneDrive - Universidad de Alcala/Todo/map_qam/map_qam.srcs/sources_1/ip/fir_compiler_0/fir_compiler_0.xci}}] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] {{c:/Users/Paula/OneDrive - Universidad de Alcala/Todo/map_qam/map_qam.srcs/sources_1/ip/fir_compiler_0/fir_compiler_0.xci}}]
launch_runs -jobs 4 fir_compiler_0_synth_1
export_simulation -of_objects [get_files {{c:/Users/Paula/OneDrive - Universidad de Alcala/Todo/map_qam/map_qam.srcs/sources_1/ip/fir_compiler_0/fir_compiler_0.xci}}] -directory {C:/Users/Paula/OneDrive - Universidad de Alcala/Todo/map_qam/map_qam.ip_user_files/sim_scripts} -ip_user_files_dir {C:/Users/Paula/OneDrive - Universidad de Alcala/Todo/map_qam/map_qam.ip_user_files} -ipstatic_source_dir {C:/Users/Paula/OneDrive - Universidad de Alcala/Todo/map_qam/map_qam.ip_user_files/ipstatic} -lib_map_path [list {modelsim=C:/Users/Paula/OneDrive - Universidad de Alcala/Todo/map_qam/map_qam.cache/compile_simlib/modelsim} {questa=C:/Users/Paula/OneDrive - Universidad de Alcala/Todo/map_qam/map_qam.cache/compile_simlib/questa} {riviera=C:/Users/Paula/OneDrive - Universidad de Alcala/Todo/map_qam/map_qam.cache/compile_simlib/riviera} {activehdl=C:/Users/Paula/OneDrive - Universidad de Alcala/Todo/map_qam/map_qam.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_bd_cell -type module -reference mapeado_16QAM_Q mapeado_16QAM_Q_1
delete_bd_objs [get_bd_cells mapeado_16QAM_Q_1]
export_ip_user_files -of_objects  [get_files {{c:/Users/Paula/OneDrive - Universidad de Alcala/Todo/map_qam/map_qam.srcs/sources_1/ip/fir_compiler_0/fir_compiler_0.xci}}] -no_script -reset -force -quiet
remove_files  -fileset fir_compiler_0 {{c:/Users/Paula/OneDrive - Universidad de Alcala/Todo/map_qam/map_qam.srcs/sources_1/ip/fir_compiler_0/fir_compiler_0.xci}}
file delete -force {c:/Users/Paula/OneDrive - Universidad de Alcala/Todo/map_qam/map_qam.srcs/sources_1/ip/fir_compiler_0}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:fir_compiler:7.2 fir_compiler_0
endgroup
set_property -dict [list CONFIG.Data_Width.VALUE_SRC USER] [get_bd_cells fir_compiler_0]
set_property -dict [list CONFIG.CoefficientVector {-870, -789, -694, -584, -462, -327, -180, -24, 140, 310, 486, 664, 842, 1019, 1191, 1357, 1515, 1661, 1793, 1910, 2008, 2087, 2143, 2176, 2183, 2163, 2116, 2040, 1936, 1802, 1640, 1449, 1231, 986, 717, 426, 114, -215, -558, -913, -1276, -1642, -2008, -2369, -2722, -3061, -3382, -3680, -3950, -4189, -4391, -4552, -4668, -4736, -4750, -4709, -4609, -4448, -4224, -3934, -3578, -3156, -2667, -2111, -1490, -805, -59, 745, 1606, 2518, 3477, 4478, 5517, 6588, 7684, 8799, 9927, 11060, 12192, 13315, 14423, 15508, 16562, 17579, 18553, 19475, 20341, 21143, 21877, 22538, 23120, 23620, 24033, 24358, 24592, 24733, 24780, 24733, 24592, 24358, 24033, 23620, 23120, 22538, 21877, 21143, 20341, 19475, 18553, 17579, 16562, 15508, 14423, 13315, 12192, 11060, 9927, 8799, 7684, 6588, 5517, 4478, 3477, 2518, 1606, 745, -59, -805, -1490, -2111, -2667, -3156, -3578, -3934, -4224, -4448, -4609, -4709, -4750, -4736, -4668, -4552, -4391, -4189, -3950, -3680, -3382, -3061, -2722, -2369, -2008, -1642, -1276, -913, -558, -215, 114, 426, 717, 986, 1231, 1449, 1640, 1802, 1936, 2040, 2116, 2163, 2183, 2176, 2143, 2087, 2008, 1910, 1793, 1661, 1515, 1357, 1191, 1019, 842, 664, 486, 310, 140, -24, -180, -327, -462, -584, -694, -789, -870} CONFIG.Clock_Frequency {192} CONFIG.Coefficient_Width {32} CONFIG.Data_Width {32} CONFIG.Coefficient_Sets {1} CONFIG.Coefficient_Sign {Signed} CONFIG.Quantization {Integer_Coefficients} CONFIG.Coefficient_Fractional_Bits {0} CONFIG.Coefficient_Structure {Inferred} CONFIG.Output_Rounding_Mode {Full_Precision} CONFIG.Output_Width {53} CONFIG.Filter_Architecture {Systolic_Multiply_Accumulate}] [get_bd_cells fir_compiler_0]
set_property location {3.5 1205 52} [get_bd_cells fir_compiler_0]
copy_bd_objs /  [get_bd_cells {fir_compiler_0}]
regenerate_bd_layout
set_property location {2.5 762 67} [get_bd_cells fir_compiler_0]
regenerate_bd_layout
set_property location {2.5 832 286} [get_bd_cells fir_compiler_1]
set_property location {3 853 168} [get_bd_cells fir_compiler_0]
connect_bd_net [get_bd_pins fir_compiler_0/s_axis_data_tdata] [get_bd_pins zp_0/out_I]
connect_bd_net [get_bd_pins fir_compiler_1/s_axis_data_tdata] [get_bd_pins zp_0/out_Q]
set_property name fir_compiler_I [get_bd_cells fir_compiler_0]
set_property name fir_compiler_Q [get_bd_cells fir_compiler_1]
connect_bd_net [get_bd_ports clk] [get_bd_pins fir_compiler_Q/aclk]
connect_bd_net [get_bd_ports clk] [get_bd_pins fir_compiler_I/aclk]
regenerate_bd_layout
save_bd_design
launch_simulation
open_wave_config {C:/Users/Paula/OneDrive - Universidad de Alcala/Todo/map_qam/tb_mapeado_16QAM_behav.wcfg}
source tb_mapeado_16QAM.tcl
restart
run 1000 us
close_sim
