#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_0000017e13d9aa30 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0000017e13c43290 .scope module, "npu_core_tb" "npu_core_tb" 3 3;
 .timescale -9 -12;
P_0000017e13c43420 .param/l "ACC_WIDTH" 1 3 8, +C4<00000000000000000000000000010110>;
P_0000017e13c43458 .param/l "ARRAY_SIZE" 1 3 5, +C4<00000000000000000000000000000100>;
P_0000017e13c43490 .param/l "DATA_WIDTH" 1 3 6, +C4<00000000000000000000000000001000>;
P_0000017e13c434c8 .param/l "EXTRA_ACC_BITS" 1 3 7, +C4<00000000000000000000000000000100>;
P_0000017e13c43500 .param/l "INDEX_WIDTH" 1 3 10, +C4<00000000000000000000000000000100>;
P_0000017e13c43538 .param/l "OUTPUT_COUNT" 1 3 9, +C4<00000000000000000000000000010000>;
P_0000017e13c43570 .param/l "TOTAL_LATENCY" 1 3 11, +C4<00000000000000000000000000001010>;
v0000017e13e2a800_0 .var "a_stream", 31 0;
v0000017e13e2ada0_0 .var "b_stream", 31 0;
v0000017e13e2a080_0 .net "busy", 0 0, L_0000017e13cda9c0;  1 drivers
v0000017e13e2a580_0 .net "c_out_flat", 351 0, L_0000017e13e75b00;  1 drivers
v0000017e13e2a940_0 .net "c_valid", 0 0, v0000017e13e15ed0_0;  1 drivers
v0000017e13e29540_0 .var "clk", 0 0;
v0000017e13e28f00_0 .net "done", 0 0, v0000017e13e15430_0;  1 drivers
v0000017e13e2b0c0 .array/s "golden_raw", 15 0, 21 0;
v0000017e13e292c0 .array/s "golden_relu", 15 0, 21 0;
v0000017e13e29a40_0 .var "in_valid", 0 0;
v0000017e13e28fa0 .array/s "matrix_a", 15 0, 7 0;
v0000017e13e29c20 .array/s "matrix_b", 15 0, 7 0;
v0000017e13e29040_0 .net "relu_busy", 0 0, L_0000017e13d14380;  1 drivers
v0000017e13e29ea0_0 .net "relu_c_out_flat", 351 0, L_0000017e13e9ede0;  1 drivers
v0000017e13e2ab20_0 .net "relu_c_valid", 0 0, v0000017e13e2b840_0;  1 drivers
v0000017e13e29180_0 .net "relu_done", 0 0, v0000017e13e2c600_0;  1 drivers
v0000017e13e2ae40_0 .net "relu_result_data", 21 0, v0000017e13e2a760_0;  1 drivers
v0000017e13e2a9e0_0 .net "relu_result_index", 3 0, v0000017e13e2b020_0;  1 drivers
L_0000017e13e2d3b8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000017e13e29220_0 .net "relu_result_ready", 0 0, L_0000017e13e2d3b8;  1 drivers
v0000017e13e29cc0_0 .net "relu_result_valid", 0 0, v0000017e13e2ac60_0;  1 drivers
v0000017e13e2a6c0_0 .net "result_data", 21 0, v0000017e13e16820_0;  1 drivers
v0000017e13e297c0_0 .net "result_index", 3 0, v0000017e13e168c0_0;  1 drivers
v0000017e13e295e0_0 .var "result_ready", 0 0;
v0000017e13e2b160_0 .net "result_valid", 0 0, v0000017e13e174a0_0;  1 drivers
v0000017e13e2b200_0 .var "rst", 0 0;
v0000017e13e2a440_0 .var "start", 0 0;
v0000017e13e2aa80 .array/s "stream_matrix", 15 0, 21 0;
S_0000017e13c16f90 .scope task, "apply_reset" "apply_reset" 3 94, 3 94 0, S_0000017e13c43290;
 .timescale -9 -12;
E_0000017e13d979a0 .event negedge, v0000017e13cfa5e0_0;
TD_npu_core_tb.apply_reset ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000017e13e2b200_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000017e13e2a440_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000017e13e29a40_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000017e13e2a800_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000017e13e2ada0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000017e13e295e0_0, 0;
    %pushi/vec4 4, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0000017e13d979a0;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000017e13e2b200_0, 0;
    %wait E_0000017e13d979a0;
    %end;
S_0000017e13c17120 .scope task, "check_results" "check_results" 3 198, 3 198 0, S_0000017e13c43290;
 .timescale -9 -12;
v0000017e13d67be0_0 .var/i "col", 31 0;
v0000017e13d685e0_0 .var "label", 255 0;
v0000017e13d68900_0 .var/s "observed", 21 0;
v0000017e13d691c0_0 .var/s "relu_observed", 21 0;
v0000017e13d68ae0_0 .var/i "row", 31 0;
TD_npu_core_tb.check_results ;
    %fork TD_npu_core_tb.compute_golden, S_0000017e13806520;
    %join;
    %fork TD_npu_core_tb.stream_operands, S_0000017e13e27840;
    %join;
    %fork TD_npu_core_tb.wait_for_done, S_0000017e13e281a0;
    %join;
    %fork TD_npu_core_tb.collect_stream, S_0000017e13806390;
    %join;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000017e13d68ae0_0, 0, 32;
T_1.2 ;
    %load/vec4 v0000017e13d68ae0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_1.3, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000017e13d67be0_0, 0, 32;
T_1.4 ;
    %load/vec4 v0000017e13d67be0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_1.5, 5;
    %load/vec4 v0000017e13e2a580_0;
    %load/vec4 v0000017e13d68ae0_0;
    %muli 4, 0, 32;
    %load/vec4 v0000017e13d67be0_0;
    %add;
    %muli 22, 0, 32;
    %part/s 22;
    %store/vec4 v0000017e13d68900_0, 0, 22;
    %load/vec4 v0000017e13d68900_0;
    %load/vec4 v0000017e13d68ae0_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %load/vec4 v0000017e13d67be0_0;
    %pad/s 38;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0000017e13e2b0c0, 4;
    %cmp/ne;
    %jmp/0xz  T_1.6, 6;
    %load/vec4 v0000017e13d68ae0_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %load/vec4 v0000017e13d67be0_0;
    %pad/s 38;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0000017e13e2b0c0, 4;
    %vpi_call/w 3 213 "$fatal", 32'sb00000000000000000000000000000001, "[TB] %s mismatch (flat) at C[%0d][%0d]: observed=%0d expected=%0d", v0000017e13d685e0_0, v0000017e13d68ae0_0, v0000017e13d67be0_0, v0000017e13d68900_0, S<0,vec4,s22> {1 0 0};
T_1.6 ;
    %load/vec4 v0000017e13d68ae0_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %load/vec4 v0000017e13d67be0_0;
    %pad/s 38;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0000017e13e2aa80, 4;
    %load/vec4 v0000017e13d68ae0_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %load/vec4 v0000017e13d67be0_0;
    %pad/s 38;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0000017e13e2b0c0, 4;
    %cmp/ne;
    %jmp/0xz  T_1.8, 6;
    %load/vec4 v0000017e13d68ae0_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %load/vec4 v0000017e13d67be0_0;
    %pad/s 38;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0000017e13e2aa80, 4;
    %load/vec4 v0000017e13d68ae0_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %load/vec4 v0000017e13d67be0_0;
    %pad/s 38;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0000017e13e2b0c0, 4;
    %vpi_call/w 3 219 "$fatal", 32'sb00000000000000000000000000000001, "[TB] %s mismatch (stream) at C[%0d][%0d]: observed=%0d expected=%0d", v0000017e13d685e0_0, v0000017e13d68ae0_0, v0000017e13d67be0_0, S<1,vec4,s22>, S<0,vec4,s22> {2 0 0};
T_1.8 ;
    %load/vec4 v0000017e13e29ea0_0;
    %load/vec4 v0000017e13d68ae0_0;
    %muli 4, 0, 32;
    %load/vec4 v0000017e13d67be0_0;
    %add;
    %muli 22, 0, 32;
    %part/s 22;
    %store/vec4 v0000017e13d691c0_0, 0, 22;
    %load/vec4 v0000017e13d691c0_0;
    %load/vec4 v0000017e13d68ae0_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %load/vec4 v0000017e13d67be0_0;
    %pad/s 38;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0000017e13e292c0, 4;
    %cmp/ne;
    %jmp/0xz  T_1.10, 6;
    %load/vec4 v0000017e13d68ae0_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %load/vec4 v0000017e13d67be0_0;
    %pad/s 38;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0000017e13e292c0, 4;
    %vpi_call/w 3 226 "$fatal", 32'sb00000000000000000000000000000001, "[TB] %s mismatch (ReLU) at C[%0d][%0d]: observed=%0d expected=%0d", v0000017e13d685e0_0, v0000017e13d68ae0_0, v0000017e13d67be0_0, v0000017e13d691c0_0, S<0,vec4,s22> {1 0 0};
T_1.10 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0000017e13d67be0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0000017e13d67be0_0, 0, 32;
    %jmp T_1.4;
T_1.5 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0000017e13d68ae0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0000017e13d68ae0_0, 0, 32;
    %jmp T_1.2;
T_1.3 ;
    %vpi_call/w 3 233 "$display", "[TB] %s passed", v0000017e13d685e0_0 {0 0 0};
    %end;
S_0000017e13806390 .scope task, "collect_stream" "collect_stream" 3 165, 3 165 0, S_0000017e13c43290;
 .timescale -9 -12;
v0000017e13d689a0_0 .var/i "captured", 31 0;
v0000017e13d68a40_0 .var/i "col", 31 0;
v0000017e13d68fe0_0 .var/i "row", 31 0;
E_0000017e13d97a60 .event posedge, v0000017e13cfa5e0_0;
E_0000017e13d97ae0 .event anyedge, v0000017e13e15f70_0;
TD_npu_core_tb.collect_stream ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000017e13d68fe0_0, 0, 32;
T_2.12 ;
    %load/vec4 v0000017e13d68fe0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_2.13, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000017e13d68a40_0, 0, 32;
T_2.14 ;
    %load/vec4 v0000017e13d68a40_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_2.15, 5;
    %pushi/vec4 0, 0, 22;
    %load/vec4 v0000017e13d68fe0_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %load/vec4 v0000017e13d68a40_0;
    %pad/s 38;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0000017e13e2aa80, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0000017e13d68a40_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0000017e13d68a40_0, 0, 32;
    %jmp T_2.14;
T_2.15 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0000017e13d68fe0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0000017e13d68fe0_0, 0, 32;
    %jmp T_2.12;
T_2.13 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000017e13d689a0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000017e13e295e0_0, 0;
T_2.16 ;
    %load/vec4 v0000017e13d689a0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_2.17, 5;
    %wait E_0000017e13d97a60;
    %load/vec4 v0000017e13e2b160_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.20, 9;
    %load/vec4 v0000017e13e295e0_0;
    %and;
T_2.20;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.18, 8;
    %load/vec4 v0000017e13e297c0_0;
    %load/vec4 v0000017e13d689a0_0;
    %parti/s 4, 0, 2;
    %cmp/ne;
    %jmp/0xz  T_2.21, 6;
    %vpi_call/w 3 182 "$fatal", 32'sb00000000000000000000000000000001, "[TB] stream index mismatch: observed=%0d expected=%0d", v0000017e13e297c0_0, v0000017e13d689a0_0 {0 0 0};
T_2.21 ;
    %load/vec4 v0000017e13d689a0_0;
    %pushi/vec4 4, 0, 32;
    %div/s;
    %store/vec4 v0000017e13d68fe0_0, 0, 32;
    %load/vec4 v0000017e13d689a0_0;
    %pushi/vec4 4, 0, 32;
    %mod/s;
    %store/vec4 v0000017e13d68a40_0, 0, 32;
    %load/vec4 v0000017e13e2a6c0_0;
    %load/vec4 v0000017e13d68fe0_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %load/vec4 v0000017e13d68a40_0;
    %pad/s 38;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0000017e13e2aa80, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0000017e13d689a0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0000017e13d689a0_0, 0, 32;
T_2.18 ;
    %jmp T_2.16;
T_2.17 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000017e13e295e0_0, 0;
T_2.23 ;
    %load/vec4 v0000017e13e2a080_0;
    %nor/r;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_2.24, 6;
    %wait E_0000017e13d97ae0;
    %jmp T_2.23;
T_2.24 ;
    %wait E_0000017e13d97a60;
    %end;
S_0000017e13806520 .scope task, "compute_golden" "compute_golden" 3 108, 3 108 0, S_0000017e13c43290;
 .timescale -9 -12;
v0000017e13d69080_0 .var/i "i", 31 0;
v0000017e13d69120_0 .var/i "j", 31 0;
v0000017e13d69260_0 .var/i "k", 31 0;
v0000017e13d69300_0 .var/i "sum", 31 0;
TD_npu_core_tb.compute_golden ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000017e13d69080_0, 0, 32;
T_3.25 ;
    %load/vec4 v0000017e13d69080_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_3.26, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000017e13d69120_0, 0, 32;
T_3.27 ;
    %load/vec4 v0000017e13d69120_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_3.28, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000017e13d69300_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000017e13d69260_0, 0, 32;
T_3.29 ;
    %load/vec4 v0000017e13d69260_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_3.30, 5;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0000017e13d69300_0;
    %load/vec4 v0000017e13d69080_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %load/vec4 v0000017e13d69260_0;
    %pad/s 38;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0000017e13e28fa0, 4;
    %pad/s 32;
    %load/vec4 v0000017e13d69260_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %load/vec4 v0000017e13d69120_0;
    %pad/s 38;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0000017e13e29c20, 4;
    %pad/s 32;
    %mul;
    %add;
    %store/vec4 v0000017e13d69300_0, 0, 32;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0000017e13d69260_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0000017e13d69260_0, 0, 32;
    %jmp T_3.29;
T_3.30 ;
    %load/vec4 v0000017e13d69300_0;
    %pad/s 22;
    %load/vec4 v0000017e13d69080_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %load/vec4 v0000017e13d69120_0;
    %pad/s 38;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0000017e13e2b0c0, 4, 0;
    %load/vec4 v0000017e13d69300_0;
    %cmpi/s 0, 0, 32;
    %flag_mov 8, 5;
    %jmp/0 T_3.31, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_3.32, 8;
T_3.31 ; End of true expr.
    %load/vec4 v0000017e13d69300_0;
    %jmp/0 T_3.32, 8;
 ; End of false expr.
    %blend;
T_3.32;
    %pad/u 22;
    %load/vec4 v0000017e13d69080_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %load/vec4 v0000017e13d69120_0;
    %pad/s 38;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0000017e13e292c0, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0000017e13d69120_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0000017e13d69120_0, 0, 32;
    %jmp T_3.27;
T_3.28 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0000017e13d69080_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0000017e13d69080_0, 0, 32;
    %jmp T_3.25;
T_3.26 ;
    %end;
S_0000017e13dfba10 .scope module, "dut" "npu_core" 3 49, 4 2 0, S_0000017e13c43290;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 1 "in_valid";
    .port_info 4 /INPUT 32 "a_stream";
    .port_info 5 /INPUT 32 "b_stream";
    .port_info 6 /OUTPUT 1 "busy";
    .port_info 7 /OUTPUT 1 "done";
    .port_info 8 /OUTPUT 1 "c_valid";
    .port_info 9 /OUTPUT 352 "c_out_flat";
    .port_info 10 /OUTPUT 1 "result_valid";
    .port_info 11 /OUTPUT 22 "result_data";
    .port_info 12 /OUTPUT 4 "result_index";
    .port_info 13 /INPUT 1 "result_ready";
P_0000017e13dfbba0 .param/l "ACC_WIDTH" 0 4 6, +C4<00000000000000000000000000010110>;
P_0000017e13dfbbd8 .param/l "ACT_FUNC" 0 4 7, +C4<00000000000000000000000000000000>;
P_0000017e13dfbc10 .param/l "ARRAY_SIZE" 0 4 3, +C4<00000000000000000000000000000100>;
P_0000017e13dfbc48 .param/l "COUNT_WIDTH" 1 4 27, +C4<00000000000000000000000000000011>;
P_0000017e13dfbc80 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000001000>;
P_0000017e13dfbcb8 .param/l "EXTRA_ACC_BITS" 0 4 5, +C4<00000000000000000000000000000100>;
P_0000017e13dfbcf0 .param/l "INDEX_WIDTH" 0 4 9, +C4<00000000000000000000000000000100>;
P_0000017e13dfbd28 .param/l "MIN_ACC_WIDTH" 1 4 29, +C4<00000000000000000000000000010010>;
P_0000017e13dfbd60 .param/l "OUTPUT_COUNT" 0 4 8, +C4<00000000000000000000000000010000>;
P_0000017e13dfbd98 .param/l "ROWCOL_WIDTH" 1 4 28, +C4<00000000000000000000000000000010>;
L_0000017e13cda1e0 .functor BUFZ 1, v0000017e13e2a440_0, C4<0>, C4<0>, C4<0>;
L_0000017e13cda9c0 .functor OR 1, v0000017e13e15110_0, v0000017e13e18260_0, C4<0>, C4<0>;
v0000017e13e14fd0 .array/s "a_stage0", 3 0, 7 0;
v0000017e13e15c50 .array/s "a_stage1", 3 0, 7 0;
v0000017e13e15070_0 .net "a_stream", 31 0, v0000017e13e2a800_0;  1 drivers
v0000017e13e15cf0 .array "acc_matrix", 15 0;
v0000017e13e15cf0_0 .net/s v0000017e13e15cf0 0, 21 0, v0000017e13cf9c80_0; 1 drivers
v0000017e13e15cf0_1 .net/s v0000017e13e15cf0 1, 21 0, v0000017e13d40c90_0; 1 drivers
v0000017e13e15cf0_2 .net/s v0000017e13e15cf0 2, 21 0, v0000017e13e08ad0_0; 1 drivers
v0000017e13e15cf0_3 .net/s v0000017e13e15cf0 3, 21 0, v0000017e13e08c10_0; 1 drivers
v0000017e13e15cf0_4 .net/s v0000017e13e15cf0 4, 21 0, v0000017e13e088f0_0; 1 drivers
v0000017e13e15cf0_5 .net/s v0000017e13e15cf0 5, 21 0, v0000017e13e07f90_0; 1 drivers
v0000017e13e15cf0_6 .net/s v0000017e13e15cf0 6, 21 0, v0000017e13e0c810_0; 1 drivers
v0000017e13e15cf0_7 .net/s v0000017e13e15cf0 7, 21 0, v0000017e13e0d3f0_0; 1 drivers
v0000017e13e15cf0_8 .net/s v0000017e13e15cf0 8, 21 0, v0000017e13e0de90_0; 1 drivers
v0000017e13e15cf0_9 .net/s v0000017e13e15cf0 9, 21 0, v0000017e13e0c770_0; 1 drivers
v0000017e13e15cf0_10 .net/s v0000017e13e15cf0 10, 21 0, v0000017e13e0edc0_0; 1 drivers
v0000017e13e15cf0_11 .net/s v0000017e13e15cf0 11, 21 0, v0000017e13e0e5a0_0; 1 drivers
v0000017e13e15cf0_12 .net/s v0000017e13e15cf0 12, 21 0, v0000017e13e0f9a0_0; 1 drivers
v0000017e13e15cf0_13 .net/s v0000017e13e15cf0 13, 21 0, v0000017e13e0e140_0; 1 drivers
v0000017e13e15cf0_14 .net/s v0000017e13e15cf0 14, 21 0, v0000017e13e14ad0_0; 1 drivers
v0000017e13e15cf0_15 .net/s v0000017e13e15cf0 15, 21 0, v0000017e13e15570_0; 1 drivers
v0000017e13e15d90 .array "act_matrix", 15 0;
v0000017e13e15d90_0 .net/s v0000017e13e15d90 0, 21 0, L_0000017e13d72700; 1 drivers
v0000017e13e15d90_1 .net/s v0000017e13e15d90 1, 21 0, L_0000017e13d71ac0; 1 drivers
v0000017e13e15d90_2 .net/s v0000017e13e15d90 2, 21 0, L_0000017e13d72770; 1 drivers
v0000017e13e15d90_3 .net/s v0000017e13e15d90 3, 21 0, L_0000017e13d724d0; 1 drivers
v0000017e13e15d90_4 .net/s v0000017e13e15d90 4, 21 0, L_0000017e13d71dd0; 1 drivers
v0000017e13e15d90_5 .net/s v0000017e13e15d90 5, 21 0, L_0000017e13d71e40; 1 drivers
v0000017e13e15d90_6 .net/s v0000017e13e15d90 6, 21 0, L_0000017e13d723f0; 1 drivers
v0000017e13e15d90_7 .net/s v0000017e13e15d90 7, 21 0, L_0000017e13d72460; 1 drivers
v0000017e13e15d90_8 .net/s v0000017e13e15d90 8, 21 0, L_0000017e13d71900; 1 drivers
v0000017e13e15d90_9 .net/s v0000017e13e15d90 9, 21 0, L_0000017e13d72310; 1 drivers
v0000017e13e15d90_10 .net/s v0000017e13e15d90 10, 21 0, L_0000017e13d71c80; 1 drivers
v0000017e13e15d90_11 .net/s v0000017e13e15d90 11, 21 0, L_0000017e13d720e0; 1 drivers
v0000017e13e15d90_12 .net/s v0000017e13e15d90 12, 21 0, L_0000017e13d71eb0; 1 drivers
v0000017e13e15d90_13 .net/s v0000017e13e15d90 13, 21 0, L_0000017e13d72150; 1 drivers
v0000017e13e15d90_14 .net/s v0000017e13e15d90 14, 21 0, L_0000017e13d71f20; 1 drivers
v0000017e13e15d90_15 .net/s v0000017e13e15d90 15, 21 0, L_0000017e13d72540; 1 drivers
v0000017e13e15110_0 .var "active", 0 0;
v0000017e13e14710 .array/s "b_stage0", 3 0, 7 0;
v0000017e13e15250 .array/s "b_stage1", 3 0, 7 0;
v0000017e13e15e30_0 .net "b_stream", 31 0, v0000017e13e2ada0_0;  1 drivers
v0000017e13e15f70_0 .net "busy", 0 0, L_0000017e13cda9c0;  alias, 1 drivers
v0000017e13e14c10_0 .net "c_out_flat", 351 0, L_0000017e13e75b00;  alias, 1 drivers
v0000017e13e15ed0_0 .var "c_valid", 0 0;
v0000017e13e140d0_0 .net "clear_acc", 0 0, L_0000017e13cda1e0;  1 drivers
v0000017e13e147b0_0 .net "clk", 0 0, v0000017e13e29540_0;  1 drivers
v0000017e13e15430_0 .var "done", 0 0;
v0000017e13e14170_0 .var "feed_count", 2 0;
v0000017e13e14850_0 .var "final_word_pending", 0 0;
v0000017e13e148f0_0 .var/i "i_row", 31 0;
v0000017e13e14990_0 .net "in_valid", 0 0, v0000017e13e29a40_0;  1 drivers
v0000017e13e16c80_0 .var "processed_count", 2 0;
v0000017e13e16820_0 .var "result_data", 21 0;
v0000017e13e168c0_0 .var "result_index", 3 0;
v0000017e13e16e60_0 .net "result_ready", 0 0, v0000017e13e295e0_0;  1 drivers
v0000017e13e174a0_0 .var "result_valid", 0 0;
v0000017e13e17360_0 .net "rst", 0 0, v0000017e13e2b200_0;  1 drivers
v0000017e13e16aa0_0 .net "start", 0 0, v0000017e13e2a440_0;  1 drivers
v0000017e13e165a0_0 .var "stream_col", 1 0;
v0000017e13e16d20_0 .var "stream_index", 3 0;
v0000017e13e17860_0 .var "stream_row", 1 0;
v0000017e13e18260_0 .var "streaming", 0 0;
v0000017e13e16b40_0 .var "valid_stage0", 0 0;
v0000017e13e17400_0 .var "valid_stage1", 0 0;
LS_0000017e13e75b00_0_0 .concat8 [ 22 22 22 22], L_0000017e13d71f90, L_0000017e13d72230, L_0000017e13d72380, L_0000017e13d727e0;
LS_0000017e13e75b00_0_4 .concat8 [ 22 22 22 22], L_0000017e13d72000, L_0000017e13d71a50, L_0000017e13d71c10, L_0000017e13d72620;
LS_0000017e13e75b00_0_8 .concat8 [ 22 22 22 22], L_0000017e13d722a0, L_0000017e13d725b0, L_0000017e13d72070, L_0000017e13d71970;
LS_0000017e13e75b00_0_12 .concat8 [ 22 22 22 22], L_0000017e13d72690, L_0000017e13d71b30, L_0000017e13d71cf0, L_0000017e13d721c0;
L_0000017e13e75b00 .concat8 [ 88 88 88 88], LS_0000017e13e75b00_0_0, LS_0000017e13e75b00_0_4, LS_0000017e13e75b00_0_8, LS_0000017e13e75b00_0_12;
S_0000017e13dfbde0 .scope generate, "gen_flatten_rows[0]" "gen_flatten_rows[0]" 4 211, 4 211 0, S_0000017e13dfba10;
 .timescale 0 0;
P_0000017e13d97b20 .param/l "row" 0 4 211, +C4<00>;
S_0000017e13dfbf70 .scope generate, "gen_flatten_cols[0]" "gen_flatten_cols[0]" 4 212, 4 212 0, S_0000017e13dfbde0;
 .timescale 0 0;
P_0000017e13cfd800 .param/l "col" 0 4 212, +C4<00>;
P_0000017e13cfd838 .param/l "idx" 1 4 213, +C4<00000000000000000000000000000000>;
L_0000017e13d71f90 .functor BUFZ 22, L_0000017e13d72700, C4<0000000000000000000000>, C4<0000000000000000000000>, C4<0000000000000000000000>;
v0000017e13d67c80_0 .net *"_ivl_2", 21 0, L_0000017e13d71f90;  1 drivers
S_0000017e13dfc100 .scope generate, "gen_flatten_cols[1]" "gen_flatten_cols[1]" 4 212, 4 212 0, S_0000017e13dfbde0;
 .timescale 0 0;
P_0000017e13cfec00 .param/l "col" 0 4 212, +C4<01>;
P_0000017e13cfec38 .param/l "idx" 1 4 213, +C4<00000000000000000000000000000001>;
L_0000017e13d72230 .functor BUFZ 22, L_0000017e13d71ac0, C4<0000000000000000000000>, C4<0000000000000000000000>, C4<0000000000000000000000>;
v0000017e13d693a0_0 .net *"_ivl_2", 21 0, L_0000017e13d72230;  1 drivers
S_0000017e13e042a0 .scope generate, "gen_flatten_cols[2]" "gen_flatten_cols[2]" 4 212, 4 212 0, S_0000017e13dfbde0;
 .timescale 0 0;
P_0000017e13cfcf00 .param/l "col" 0 4 212, +C4<010>;
P_0000017e13cfcf38 .param/l "idx" 1 4 213, +C4<00000000000000000000000000000010>;
L_0000017e13d72380 .functor BUFZ 22, L_0000017e13d72770, C4<0000000000000000000000>, C4<0000000000000000000000>, C4<0000000000000000000000>;
v0000017e13d67dc0_0 .net *"_ivl_2", 21 0, L_0000017e13d72380;  1 drivers
S_0000017e13e04430 .scope generate, "gen_flatten_cols[3]" "gen_flatten_cols[3]" 4 212, 4 212 0, S_0000017e13dfbde0;
 .timescale 0 0;
P_0000017e13cfde80 .param/l "col" 0 4 212, +C4<011>;
P_0000017e13cfdeb8 .param/l "idx" 1 4 213, +C4<00000000000000000000000000000011>;
L_0000017e13d727e0 .functor BUFZ 22, L_0000017e13d724d0, C4<0000000000000000000000>, C4<0000000000000000000000>, C4<0000000000000000000000>;
v0000017e13d694e0_0 .net *"_ivl_2", 21 0, L_0000017e13d727e0;  1 drivers
S_0000017e13e045c0 .scope generate, "gen_flatten_rows[1]" "gen_flatten_rows[1]" 4 211, 4 211 0, S_0000017e13dfba10;
 .timescale 0 0;
P_0000017e13d97c20 .param/l "row" 0 4 211, +C4<01>;
S_0000017e13e04750 .scope generate, "gen_flatten_cols[0]" "gen_flatten_cols[0]" 4 212, 4 212 0, S_0000017e13e045c0;
 .timescale 0 0;
P_0000017e13cfdf00 .param/l "col" 0 4 212, +C4<00>;
P_0000017e13cfdf38 .param/l "idx" 1 4 213, +C4<00000000000000000000000000000100>;
L_0000017e13d72000 .functor BUFZ 22, L_0000017e13d71dd0, C4<0000000000000000000000>, C4<0000000000000000000000>, C4<0000000000000000000000>;
v0000017e13d69620_0 .net *"_ivl_2", 21 0, L_0000017e13d72000;  1 drivers
S_0000017e13e048e0 .scope generate, "gen_flatten_cols[1]" "gen_flatten_cols[1]" 4 212, 4 212 0, S_0000017e13e045c0;
 .timescale 0 0;
P_0000017e13cfd180 .param/l "col" 0 4 212, +C4<01>;
P_0000017e13cfd1b8 .param/l "idx" 1 4 213, +C4<00000000000000000000000000000101>;
L_0000017e13d71a50 .functor BUFZ 22, L_0000017e13d71e40, C4<0000000000000000000000>, C4<0000000000000000000000>, C4<0000000000000000000000>;
v0000017e13d696c0_0 .net *"_ivl_2", 21 0, L_0000017e13d71a50;  1 drivers
S_0000017e13e04a70 .scope generate, "gen_flatten_cols[2]" "gen_flatten_cols[2]" 4 212, 4 212 0, S_0000017e13e045c0;
 .timescale 0 0;
P_0000017e13cfea00 .param/l "col" 0 4 212, +C4<010>;
P_0000017e13cfea38 .param/l "idx" 1 4 213, +C4<00000000000000000000000000000110>;
L_0000017e13d71c10 .functor BUFZ 22, L_0000017e13d723f0, C4<0000000000000000000000>, C4<0000000000000000000000>, C4<0000000000000000000000>;
v0000017e13d69760_0 .net *"_ivl_2", 21 0, L_0000017e13d71c10;  1 drivers
S_0000017e13e05420 .scope generate, "gen_flatten_cols[3]" "gen_flatten_cols[3]" 4 212, 4 212 0, S_0000017e13e045c0;
 .timescale 0 0;
P_0000017e13cfdc00 .param/l "col" 0 4 212, +C4<011>;
P_0000017e13cfdc38 .param/l "idx" 1 4 213, +C4<00000000000000000000000000000111>;
L_0000017e13d72620 .functor BUFZ 22, L_0000017e13d72460, C4<0000000000000000000000>, C4<0000000000000000000000>, C4<0000000000000000000000>;
v0000017e13d678c0_0 .net *"_ivl_2", 21 0, L_0000017e13d72620;  1 drivers
S_0000017e13e05740 .scope generate, "gen_flatten_rows[2]" "gen_flatten_rows[2]" 4 211, 4 211 0, S_0000017e13dfba10;
 .timescale 0 0;
P_0000017e13d97c60 .param/l "row" 0 4 211, +C4<010>;
S_0000017e13e055b0 .scope generate, "gen_flatten_cols[0]" "gen_flatten_cols[0]" 4 212, 4 212 0, S_0000017e13e05740;
 .timescale 0 0;
P_0000017e13cfe500 .param/l "col" 0 4 212, +C4<00>;
P_0000017e13cfe538 .param/l "idx" 1 4 213, +C4<00000000000000000000000000001000>;
L_0000017e13d722a0 .functor BUFZ 22, L_0000017e13d71900, C4<0000000000000000000000>, C4<0000000000000000000000>, C4<0000000000000000000000>;
v0000017e13d67f00_0 .net *"_ivl_2", 21 0, L_0000017e13d722a0;  1 drivers
S_0000017e13e058d0 .scope generate, "gen_flatten_cols[1]" "gen_flatten_cols[1]" 4 212, 4 212 0, S_0000017e13e05740;
 .timescale 0 0;
P_0000017e13cfe880 .param/l "col" 0 4 212, +C4<01>;
P_0000017e13cfe8b8 .param/l "idx" 1 4 213, +C4<00000000000000000000000000001001>;
L_0000017e13d725b0 .functor BUFZ 22, L_0000017e13d72310, C4<0000000000000000000000>, C4<0000000000000000000000>, C4<0000000000000000000000>;
v0000017e13cfb620_0 .net *"_ivl_2", 21 0, L_0000017e13d725b0;  1 drivers
S_0000017e13e05100 .scope generate, "gen_flatten_cols[2]" "gen_flatten_cols[2]" 4 212, 4 212 0, S_0000017e13e05740;
 .timescale 0 0;
P_0000017e13cfdb80 .param/l "col" 0 4 212, +C4<010>;
P_0000017e13cfdbb8 .param/l "idx" 1 4 213, +C4<00000000000000000000000000001010>;
L_0000017e13d72070 .functor BUFZ 22, L_0000017e13d71c80, C4<0000000000000000000000>, C4<0000000000000000000000>, C4<0000000000000000000000>;
v0000017e13cf9f00_0 .net *"_ivl_2", 21 0, L_0000017e13d72070;  1 drivers
S_0000017e13e05a60 .scope generate, "gen_flatten_cols[3]" "gen_flatten_cols[3]" 4 212, 4 212 0, S_0000017e13e05740;
 .timescale 0 0;
P_0000017e13cfea80 .param/l "col" 0 4 212, +C4<011>;
P_0000017e13cfeab8 .param/l "idx" 1 4 213, +C4<00000000000000000000000000001011>;
L_0000017e13d71970 .functor BUFZ 22, L_0000017e13d720e0, C4<0000000000000000000000>, C4<0000000000000000000000>, C4<0000000000000000000000>;
v0000017e13cfb120_0 .net *"_ivl_2", 21 0, L_0000017e13d71970;  1 drivers
S_0000017e13e04c50 .scope generate, "gen_flatten_rows[3]" "gen_flatten_rows[3]" 4 211, 4 211 0, S_0000017e13dfba10;
 .timescale 0 0;
P_0000017e13d97d20 .param/l "row" 0 4 211, +C4<011>;
S_0000017e13e04de0 .scope generate, "gen_flatten_cols[0]" "gen_flatten_cols[0]" 4 212, 4 212 0, S_0000017e13e04c50;
 .timescale 0 0;
P_0000017e13cfeb80 .param/l "col" 0 4 212, +C4<00>;
P_0000017e13cfebb8 .param/l "idx" 1 4 213, +C4<00000000000000000000000000001100>;
L_0000017e13d72690 .functor BUFZ 22, L_0000017e13d71eb0, C4<0000000000000000000000>, C4<0000000000000000000000>, C4<0000000000000000000000>;
v0000017e13cfaae0_0 .net *"_ivl_2", 21 0, L_0000017e13d72690;  1 drivers
S_0000017e13e04f70 .scope generate, "gen_flatten_cols[1]" "gen_flatten_cols[1]" 4 212, 4 212 0, S_0000017e13e04c50;
 .timescale 0 0;
P_0000017e13cfec80 .param/l "col" 0 4 212, +C4<01>;
P_0000017e13cfecb8 .param/l "idx" 1 4 213, +C4<00000000000000000000000000001101>;
L_0000017e13d71b30 .functor BUFZ 22, L_0000017e13d72150, C4<0000000000000000000000>, C4<0000000000000000000000>, C4<0000000000000000000000>;
v0000017e13cfafe0_0 .net *"_ivl_2", 21 0, L_0000017e13d71b30;  1 drivers
S_0000017e13e05290 .scope generate, "gen_flatten_cols[2]" "gen_flatten_cols[2]" 4 212, 4 212 0, S_0000017e13e04c50;
 .timescale 0 0;
P_0000017e13cfd680 .param/l "col" 0 4 212, +C4<010>;
P_0000017e13cfd6b8 .param/l "idx" 1 4 213, +C4<00000000000000000000000000001110>;
L_0000017e13d71cf0 .functor BUFZ 22, L_0000017e13d71f20, C4<0000000000000000000000>, C4<0000000000000000000000>, C4<0000000000000000000000>;
v0000017e13cfb3a0_0 .net *"_ivl_2", 21 0, L_0000017e13d71cf0;  1 drivers
S_0000017e13e076f0 .scope generate, "gen_flatten_cols[3]" "gen_flatten_cols[3]" 4 212, 4 212 0, S_0000017e13e04c50;
 .timescale 0 0;
P_0000017e13cfed00 .param/l "col" 0 4 212, +C4<011>;
P_0000017e13cfed38 .param/l "idx" 1 4 213, +C4<00000000000000000000000000001111>;
L_0000017e13d721c0 .functor BUFZ 22, L_0000017e13d72540, C4<0000000000000000000000>, C4<0000000000000000000000>, C4<0000000000000000000000>;
v0000017e13cfa180_0 .net *"_ivl_2", 21 0, L_0000017e13d721c0;  1 drivers
S_0000017e13e07880 .scope generate, "gen_rows[0]" "gen_rows[0]" 4 61, 4 61 0, S_0000017e13dfba10;
 .timescale 0 0;
P_0000017e13d97ca0 .param/l "row" 0 4 61, +C4<00>;
S_0000017e13e073d0 .scope generate, "gen_cols[0]" "gen_cols[0]" 4 62, 4 62 0, S_0000017e13e07880;
 .timescale 0 0;
P_0000017e13d97ce0 .param/l "col" 0 4 62, +C4<00>;
S_0000017e13e06f20 .scope generate, "gen_identity" "gen_identity" 4 76, 4 76 0, S_0000017e13e073d0;
 .timescale 0 0;
L_0000017e13d72700 .functor BUFZ 22, v0000017e13cf9c80_0, C4<0000000000000000000000>, C4<0000000000000000000000>, C4<0000000000000000000000>;
S_0000017e13e07a10 .scope module, "u_pe" "pe" 4 66, 5 3 0, S_0000017e13e073d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "clear";
    .port_info 3 /INPUT 1 "enable";
    .port_info 4 /INPUT 8 "a_value";
    .port_info 5 /INPUT 8 "b_value";
    .port_info 6 /OUTPUT 22 "acc_out";
P_0000017e13cfdf80 .param/l "ACC_WIDTH" 0 5 5, +C4<00000000000000000000000000010110>;
P_0000017e13cfdfb8 .param/l "DATA_WIDTH" 0 5 4, +C4<00000000000000000000000000001000>;
v0000017e13cfb440_0 .net/s *"_ivl_0", 15 0, L_0000017e13e2b2a0;  1 drivers
v0000017e13cfba80_0 .net/s *"_ivl_2", 15 0, L_0000017e13e2b340;  1 drivers
v0000017e13cf9fa0_0 .net *"_ivl_7", 0 0, L_0000017e13e28c80;  1 drivers
v0000017e13cfa540_0 .net *"_ivl_8", 5 0, L_0000017e13e2a620;  1 drivers
v0000017e13e15c50_0 .array/port v0000017e13e15c50, 0;
v0000017e13cfbb20_0 .net/s "a_value", 7 0, v0000017e13e15c50_0;  1 drivers
v0000017e13cf9c80_0 .var/s "acc_out", 21 0;
v0000017e13e15250_0 .array/port v0000017e13e15250, 0;
v0000017e13cf9d20_0 .net/s "b_value", 7 0, v0000017e13e15250_0;  1 drivers
v0000017e13cf9dc0_0 .net "clear", 0 0, L_0000017e13cda1e0;  alias, 1 drivers
v0000017e13cfa5e0_0 .net "clk", 0 0, v0000017e13e29540_0;  alias, 1 drivers
v0000017e13ce4790_0 .net "enable", 0 0, v0000017e13e17400_0;  1 drivers
v0000017e13ce43d0_0 .net/s "product", 15 0, L_0000017e13e290e0;  1 drivers
v0000017e13ce3cf0_0 .net/s "product_ext", 21 0, L_0000017e13e29860;  1 drivers
v0000017e13ce4650_0 .net "rst", 0 0, v0000017e13e2b200_0;  alias, 1 drivers
L_0000017e13e2b2a0 .extend/s 16, v0000017e13e15c50_0;
L_0000017e13e2b340 .extend/s 16, v0000017e13e15250_0;
L_0000017e13e290e0 .arith/mult 16, L_0000017e13e2b2a0, L_0000017e13e2b340;
L_0000017e13e28c80 .part L_0000017e13e290e0, 15, 1;
LS_0000017e13e2a620_0_0 .concat [ 1 1 1 1], L_0000017e13e28c80, L_0000017e13e28c80, L_0000017e13e28c80, L_0000017e13e28c80;
LS_0000017e13e2a620_0_4 .concat [ 1 1 0 0], L_0000017e13e28c80, L_0000017e13e28c80;
L_0000017e13e2a620 .concat [ 4 2 0 0], LS_0000017e13e2a620_0_0, LS_0000017e13e2a620_0_4;
L_0000017e13e29860 .concat [ 16 6 0 0], L_0000017e13e290e0, L_0000017e13e2a620;
S_0000017e13e06750 .scope generate, "gen_cols[1]" "gen_cols[1]" 4 62, 4 62 0, S_0000017e13e07880;
 .timescale 0 0;
P_0000017e13d97d60 .param/l "col" 0 4 62, +C4<01>;
S_0000017e13e06a70 .scope generate, "gen_identity" "gen_identity" 4 76, 4 76 0, S_0000017e13e06750;
 .timescale 0 0;
L_0000017e13d71ac0 .functor BUFZ 22, v0000017e13d40c90_0, C4<0000000000000000000000>, C4<0000000000000000000000>, C4<0000000000000000000000>;
S_0000017e13e07560 .scope module, "u_pe" "pe" 4 66, 5 3 0, S_0000017e13e06750;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "clear";
    .port_info 3 /INPUT 1 "enable";
    .port_info 4 /INPUT 8 "a_value";
    .port_info 5 /INPUT 8 "b_value";
    .port_info 6 /OUTPUT 22 "acc_out";
P_0000017e13cfe200 .param/l "ACC_WIDTH" 0 5 5, +C4<00000000000000000000000000010110>;
P_0000017e13cfe238 .param/l "DATA_WIDTH" 0 5 4, +C4<00000000000000000000000000001000>;
v0000017e13ce4a10_0 .net/s *"_ivl_0", 15 0, L_0000017e13e29400;  1 drivers
v0000017e13ce4470_0 .net/s *"_ivl_2", 15 0, L_0000017e13e28d20;  1 drivers
v0000017e13ce4830_0 .net *"_ivl_7", 0 0, L_0000017e13e294a0;  1 drivers
v0000017e13ce3b10_0 .net *"_ivl_8", 5 0, L_0000017e13e2abc0;  1 drivers
v0000017e13ce3ed0_0 .net/s "a_value", 7 0, v0000017e13e15c50_0;  alias, 1 drivers
v0000017e13d40c90_0 .var/s "acc_out", 21 0;
v0000017e13e15250_1 .array/port v0000017e13e15250, 1;
v0000017e13d41eb0_0 .net/s "b_value", 7 0, v0000017e13e15250_1;  1 drivers
v0000017e13d41e10_0 .net "clear", 0 0, L_0000017e13cda1e0;  alias, 1 drivers
v0000017e13d41050_0 .net "clk", 0 0, v0000017e13e29540_0;  alias, 1 drivers
v0000017e13d41370_0 .net "enable", 0 0, v0000017e13e17400_0;  alias, 1 drivers
v0000017e13d424f0_0 .net/s "product", 15 0, L_0000017e13e29360;  1 drivers
v0000017e13d40ab0_0 .net/s "product_ext", 21 0, L_0000017e13e29ae0;  1 drivers
v0000017e13d40970_0 .net "rst", 0 0, v0000017e13e2b200_0;  alias, 1 drivers
L_0000017e13e29400 .extend/s 16, v0000017e13e15c50_0;
L_0000017e13e28d20 .extend/s 16, v0000017e13e15250_1;
L_0000017e13e29360 .arith/mult 16, L_0000017e13e29400, L_0000017e13e28d20;
L_0000017e13e294a0 .part L_0000017e13e29360, 15, 1;
LS_0000017e13e2abc0_0_0 .concat [ 1 1 1 1], L_0000017e13e294a0, L_0000017e13e294a0, L_0000017e13e294a0, L_0000017e13e294a0;
LS_0000017e13e2abc0_0_4 .concat [ 1 1 0 0], L_0000017e13e294a0, L_0000017e13e294a0;
L_0000017e13e2abc0 .concat [ 4 2 0 0], LS_0000017e13e2abc0_0_0, LS_0000017e13e2abc0_0_4;
L_0000017e13e29ae0 .concat [ 16 6 0 0], L_0000017e13e29360, L_0000017e13e2abc0;
S_0000017e13e06c00 .scope generate, "gen_cols[2]" "gen_cols[2]" 4 62, 4 62 0, S_0000017e13e07880;
 .timescale 0 0;
P_0000017e13d99020 .param/l "col" 0 4 62, +C4<010>;
S_0000017e13e05c60 .scope generate, "gen_identity" "gen_identity" 4 76, 4 76 0, S_0000017e13e06c00;
 .timescale 0 0;
L_0000017e13d72770 .functor BUFZ 22, v0000017e13e08ad0_0, C4<0000000000000000000000>, C4<0000000000000000000000>, C4<0000000000000000000000>;
S_0000017e13e05df0 .scope module, "u_pe" "pe" 4 66, 5 3 0, S_0000017e13e06c00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "clear";
    .port_info 3 /INPUT 1 "enable";
    .port_info 4 /INPUT 8 "a_value";
    .port_info 5 /INPUT 8 "b_value";
    .port_info 6 /OUTPUT 22 "acc_out";
P_0000017e13cfce80 .param/l "ACC_WIDTH" 0 5 5, +C4<00000000000000000000000000010110>;
P_0000017e13cfceb8 .param/l "DATA_WIDTH" 0 5 4, +C4<00000000000000000000000000001000>;
v0000017e13d415f0_0 .net/s *"_ivl_0", 15 0, L_0000017e13e29f40;  1 drivers
v0000017e13e09390_0 .net/s *"_ivl_2", 15 0, L_0000017e13e29680;  1 drivers
v0000017e13e083f0_0 .net *"_ivl_7", 0 0, L_0000017e13e28e60;  1 drivers
v0000017e13e08e90_0 .net *"_ivl_8", 5 0, L_0000017e13e2ad00;  1 drivers
v0000017e13e08850_0 .net/s "a_value", 7 0, v0000017e13e15c50_0;  alias, 1 drivers
v0000017e13e08ad0_0 .var/s "acc_out", 21 0;
v0000017e13e15250_2 .array/port v0000017e13e15250, 2;
v0000017e13e07d10_0 .net/s "b_value", 7 0, v0000017e13e15250_2;  1 drivers
v0000017e13e080d0_0 .net "clear", 0 0, L_0000017e13cda1e0;  alias, 1 drivers
v0000017e13e099d0_0 .net "clk", 0 0, v0000017e13e29540_0;  alias, 1 drivers
v0000017e13e09430_0 .net "enable", 0 0, v0000017e13e17400_0;  alias, 1 drivers
v0000017e13e09250_0 .net/s "product", 15 0, L_0000017e13e2a4e0;  1 drivers
v0000017e13e08350_0 .net/s "product_ext", 21 0, L_0000017e13e2a120;  1 drivers
v0000017e13e08b70_0 .net "rst", 0 0, v0000017e13e2b200_0;  alias, 1 drivers
L_0000017e13e29f40 .extend/s 16, v0000017e13e15c50_0;
L_0000017e13e29680 .extend/s 16, v0000017e13e15250_2;
L_0000017e13e2a4e0 .arith/mult 16, L_0000017e13e29f40, L_0000017e13e29680;
L_0000017e13e28e60 .part L_0000017e13e2a4e0, 15, 1;
LS_0000017e13e2ad00_0_0 .concat [ 1 1 1 1], L_0000017e13e28e60, L_0000017e13e28e60, L_0000017e13e28e60, L_0000017e13e28e60;
LS_0000017e13e2ad00_0_4 .concat [ 1 1 0 0], L_0000017e13e28e60, L_0000017e13e28e60;
L_0000017e13e2ad00 .concat [ 4 2 0 0], LS_0000017e13e2ad00_0_0, LS_0000017e13e2ad00_0_4;
L_0000017e13e2a120 .concat [ 16 6 0 0], L_0000017e13e2a4e0, L_0000017e13e2ad00;
S_0000017e13e062a0 .scope generate, "gen_cols[3]" "gen_cols[3]" 4 62, 4 62 0, S_0000017e13e07880;
 .timescale 0 0;
P_0000017e13d99860 .param/l "col" 0 4 62, +C4<011>;
S_0000017e13e068e0 .scope generate, "gen_identity" "gen_identity" 4 76, 4 76 0, S_0000017e13e062a0;
 .timescale 0 0;
L_0000017e13d724d0 .functor BUFZ 22, v0000017e13e08c10_0, C4<0000000000000000000000>, C4<0000000000000000000000>, C4<0000000000000000000000>;
S_0000017e13e05f80 .scope module, "u_pe" "pe" 4 66, 5 3 0, S_0000017e13e062a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "clear";
    .port_info 3 /INPUT 1 "enable";
    .port_info 4 /INPUT 8 "a_value";
    .port_info 5 /INPUT 8 "b_value";
    .port_info 6 /OUTPUT 22 "acc_out";
P_0000017e13cfe280 .param/l "ACC_WIDTH" 0 5 5, +C4<00000000000000000000000000010110>;
P_0000017e13cfe2b8 .param/l "DATA_WIDTH" 0 5 4, +C4<00000000000000000000000000001000>;
v0000017e13e08d50_0 .net/s *"_ivl_0", 15 0, L_0000017e13e299a0;  1 drivers
v0000017e13e08df0_0 .net/s *"_ivl_2", 15 0, L_0000017e13e29fe0;  1 drivers
v0000017e13e09110_0 .net *"_ivl_7", 0 0, L_0000017e13e2a300;  1 drivers
v0000017e13e085d0_0 .net *"_ivl_8", 5 0, L_0000017e13e789e0;  1 drivers
v0000017e13e07ef0_0 .net/s "a_value", 7 0, v0000017e13e15c50_0;  alias, 1 drivers
v0000017e13e08c10_0 .var/s "acc_out", 21 0;
v0000017e13e15250_3 .array/port v0000017e13e15250, 3;
v0000017e13e08490_0 .net/s "b_value", 7 0, v0000017e13e15250_3;  1 drivers
v0000017e13e092f0_0 .net "clear", 0 0, L_0000017e13cda1e0;  alias, 1 drivers
v0000017e13e09750_0 .net "clk", 0 0, v0000017e13e29540_0;  alias, 1 drivers
v0000017e13e08f30_0 .net "enable", 0 0, v0000017e13e17400_0;  alias, 1 drivers
v0000017e13e08cb0_0 .net/s "product", 15 0, L_0000017e13e2a1c0;  1 drivers
v0000017e13e08170_0 .net/s "product_ext", 21 0, L_0000017e13e781c0;  1 drivers
v0000017e13e087b0_0 .net "rst", 0 0, v0000017e13e2b200_0;  alias, 1 drivers
L_0000017e13e299a0 .extend/s 16, v0000017e13e15c50_0;
L_0000017e13e29fe0 .extend/s 16, v0000017e13e15250_3;
L_0000017e13e2a1c0 .arith/mult 16, L_0000017e13e299a0, L_0000017e13e29fe0;
L_0000017e13e2a300 .part L_0000017e13e2a1c0, 15, 1;
LS_0000017e13e789e0_0_0 .concat [ 1 1 1 1], L_0000017e13e2a300, L_0000017e13e2a300, L_0000017e13e2a300, L_0000017e13e2a300;
LS_0000017e13e789e0_0_4 .concat [ 1 1 0 0], L_0000017e13e2a300, L_0000017e13e2a300;
L_0000017e13e789e0 .concat [ 4 2 0 0], LS_0000017e13e789e0_0_0, LS_0000017e13e789e0_0_4;
L_0000017e13e781c0 .concat [ 16 6 0 0], L_0000017e13e2a1c0, L_0000017e13e789e0;
S_0000017e13e06d90 .scope generate, "gen_rows[1]" "gen_rows[1]" 4 61, 4 61 0, S_0000017e13dfba10;
 .timescale 0 0;
P_0000017e13d995a0 .param/l "row" 0 4 61, +C4<01>;
S_0000017e13e070b0 .scope generate, "gen_cols[0]" "gen_cols[0]" 4 62, 4 62 0, S_0000017e13e06d90;
 .timescale 0 0;
P_0000017e13d992e0 .param/l "col" 0 4 62, +C4<00>;
S_0000017e13e06110 .scope generate, "gen_identity" "gen_identity" 4 76, 4 76 0, S_0000017e13e070b0;
 .timescale 0 0;
L_0000017e13d71dd0 .functor BUFZ 22, v0000017e13e088f0_0, C4<0000000000000000000000>, C4<0000000000000000000000>, C4<0000000000000000000000>;
S_0000017e13e07240 .scope module, "u_pe" "pe" 4 66, 5 3 0, S_0000017e13e070b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "clear";
    .port_info 3 /INPUT 1 "enable";
    .port_info 4 /INPUT 8 "a_value";
    .port_info 5 /INPUT 8 "b_value";
    .port_info 6 /OUTPUT 22 "acc_out";
P_0000017e13cfd080 .param/l "ACC_WIDTH" 0 5 5, +C4<00000000000000000000000000010110>;
P_0000017e13cfd0b8 .param/l "DATA_WIDTH" 0 5 4, +C4<00000000000000000000000000001000>;
v0000017e13e08530_0 .net/s *"_ivl_0", 15 0, L_0000017e13e78260;  1 drivers
v0000017e13e08670_0 .net/s *"_ivl_2", 15 0, L_0000017e13e77d60;  1 drivers
v0000017e13e08990_0 .net *"_ivl_7", 0 0, L_0000017e13e77fe0;  1 drivers
v0000017e13e091b0_0 .net *"_ivl_8", 5 0, L_0000017e13e78d00;  1 drivers
v0000017e13e15c50_1 .array/port v0000017e13e15c50, 1;
v0000017e13e09890_0 .net/s "a_value", 7 0, v0000017e13e15c50_1;  1 drivers
v0000017e13e088f0_0 .var/s "acc_out", 21 0;
v0000017e13e07db0_0 .net/s "b_value", 7 0, v0000017e13e15250_0;  alias, 1 drivers
v0000017e13e08710_0 .net "clear", 0 0, L_0000017e13cda1e0;  alias, 1 drivers
v0000017e13e09570_0 .net "clk", 0 0, v0000017e13e29540_0;  alias, 1 drivers
v0000017e13e08fd0_0 .net "enable", 0 0, v0000017e13e17400_0;  alias, 1 drivers
v0000017e13e094d0_0 .net/s "product", 15 0, L_0000017e13e78bc0;  1 drivers
v0000017e13e09070_0 .net/s "product_ext", 21 0, L_0000017e13e77e00;  1 drivers
v0000017e13e08a30_0 .net "rst", 0 0, v0000017e13e2b200_0;  alias, 1 drivers
L_0000017e13e78260 .extend/s 16, v0000017e13e15c50_1;
L_0000017e13e77d60 .extend/s 16, v0000017e13e15250_0;
L_0000017e13e78bc0 .arith/mult 16, L_0000017e13e78260, L_0000017e13e77d60;
L_0000017e13e77fe0 .part L_0000017e13e78bc0, 15, 1;
LS_0000017e13e78d00_0_0 .concat [ 1 1 1 1], L_0000017e13e77fe0, L_0000017e13e77fe0, L_0000017e13e77fe0, L_0000017e13e77fe0;
LS_0000017e13e78d00_0_4 .concat [ 1 1 0 0], L_0000017e13e77fe0, L_0000017e13e77fe0;
L_0000017e13e78d00 .concat [ 4 2 0 0], LS_0000017e13e78d00_0_0, LS_0000017e13e78d00_0_4;
L_0000017e13e77e00 .concat [ 16 6 0 0], L_0000017e13e78bc0, L_0000017e13e78d00;
S_0000017e13e06430 .scope generate, "gen_cols[1]" "gen_cols[1]" 4 62, 4 62 0, S_0000017e13e06d90;
 .timescale 0 0;
P_0000017e13d99260 .param/l "col" 0 4 62, +C4<01>;
S_0000017e13e065c0 .scope generate, "gen_identity" "gen_identity" 4 76, 4 76 0, S_0000017e13e06430;
 .timescale 0 0;
L_0000017e13d71e40 .functor BUFZ 22, v0000017e13e07f90_0, C4<0000000000000000000000>, C4<0000000000000000000000>, C4<0000000000000000000000>;
S_0000017e13e0bca0 .scope module, "u_pe" "pe" 4 66, 5 3 0, S_0000017e13e06430;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "clear";
    .port_info 3 /INPUT 1 "enable";
    .port_info 4 /INPUT 8 "a_value";
    .port_info 5 /INPUT 8 "b_value";
    .port_info 6 /OUTPUT 22 "acc_out";
P_0000017e13cfd200 .param/l "ACC_WIDTH" 0 5 5, +C4<00000000000000000000000000010110>;
P_0000017e13cfd238 .param/l "DATA_WIDTH" 0 5 4, +C4<00000000000000000000000000001000>;
v0000017e13e09610_0 .net/s *"_ivl_0", 15 0, L_0000017e13e78800;  1 drivers
v0000017e13e096b0_0 .net/s *"_ivl_2", 15 0, L_0000017e13e78a80;  1 drivers
v0000017e13e07e50_0 .net *"_ivl_7", 0 0, L_0000017e13e786c0;  1 drivers
v0000017e13e097f0_0 .net *"_ivl_8", 5 0, L_0000017e13e78da0;  1 drivers
v0000017e13e08210_0 .net/s "a_value", 7 0, v0000017e13e15c50_1;  alias, 1 drivers
v0000017e13e07f90_0 .var/s "acc_out", 21 0;
v0000017e13e09930_0 .net/s "b_value", 7 0, v0000017e13e15250_1;  alias, 1 drivers
v0000017e13e09a70_0 .net "clear", 0 0, L_0000017e13cda1e0;  alias, 1 drivers
v0000017e13e08030_0 .net "clk", 0 0, v0000017e13e29540_0;  alias, 1 drivers
v0000017e13e09b10_0 .net "enable", 0 0, v0000017e13e17400_0;  alias, 1 drivers
v0000017e13e07c70_0 .net/s "product", 15 0, L_0000017e13e78c60;  1 drivers
v0000017e13e082b0_0 .net/s "product_ext", 21 0, L_0000017e13e78580;  1 drivers
v0000017e13e0d170_0 .net "rst", 0 0, v0000017e13e2b200_0;  alias, 1 drivers
L_0000017e13e78800 .extend/s 16, v0000017e13e15c50_1;
L_0000017e13e78a80 .extend/s 16, v0000017e13e15250_1;
L_0000017e13e78c60 .arith/mult 16, L_0000017e13e78800, L_0000017e13e78a80;
L_0000017e13e786c0 .part L_0000017e13e78c60, 15, 1;
LS_0000017e13e78da0_0_0 .concat [ 1 1 1 1], L_0000017e13e786c0, L_0000017e13e786c0, L_0000017e13e786c0, L_0000017e13e786c0;
LS_0000017e13e78da0_0_4 .concat [ 1 1 0 0], L_0000017e13e786c0, L_0000017e13e786c0;
L_0000017e13e78da0 .concat [ 4 2 0 0], LS_0000017e13e78da0_0_0, LS_0000017e13e78da0_0_4;
L_0000017e13e78580 .concat [ 16 6 0 0], L_0000017e13e78c60, L_0000017e13e78da0;
S_0000017e13e0a210 .scope generate, "gen_cols[2]" "gen_cols[2]" 4 62, 4 62 0, S_0000017e13e06d90;
 .timescale 0 0;
P_0000017e13d993e0 .param/l "col" 0 4 62, +C4<010>;
S_0000017e13e0b020 .scope generate, "gen_identity" "gen_identity" 4 76, 4 76 0, S_0000017e13e0a210;
 .timescale 0 0;
L_0000017e13d723f0 .functor BUFZ 22, v0000017e13e0c810_0, C4<0000000000000000000000>, C4<0000000000000000000000>, C4<0000000000000000000000>;
S_0000017e13e0bb10 .scope module, "u_pe" "pe" 4 66, 5 3 0, S_0000017e13e0a210;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "clear";
    .port_info 3 /INPUT 1 "enable";
    .port_info 4 /INPUT 8 "a_value";
    .port_info 5 /INPUT 8 "b_value";
    .port_info 6 /OUTPUT 22 "acc_out";
P_0000017e13cfe300 .param/l "ACC_WIDTH" 0 5 5, +C4<00000000000000000000000000010110>;
P_0000017e13cfe338 .param/l "DATA_WIDTH" 0 5 4, +C4<00000000000000000000000000001000>;
v0000017e13e0cdb0_0 .net/s *"_ivl_0", 15 0, L_0000017e13e78300;  1 drivers
v0000017e13e0d2b0_0 .net/s *"_ivl_2", 15 0, L_0000017e13e788a0;  1 drivers
v0000017e13e0d5d0_0 .net *"_ivl_7", 0 0, L_0000017e13e78e40;  1 drivers
v0000017e13e0ca90_0 .net *"_ivl_8", 5 0, L_0000017e13e77ea0;  1 drivers
v0000017e13e0c1d0_0 .net/s "a_value", 7 0, v0000017e13e15c50_1;  alias, 1 drivers
v0000017e13e0c810_0 .var/s "acc_out", 21 0;
v0000017e13e0cb30_0 .net/s "b_value", 7 0, v0000017e13e15250_2;  alias, 1 drivers
v0000017e13e0d210_0 .net "clear", 0 0, L_0000017e13cda1e0;  alias, 1 drivers
v0000017e13e0cbd0_0 .net "clk", 0 0, v0000017e13e29540_0;  alias, 1 drivers
v0000017e13e0ce50_0 .net "enable", 0 0, v0000017e13e17400_0;  alias, 1 drivers
v0000017e13e0c8b0_0 .net/s "product", 15 0, L_0000017e13e78940;  1 drivers
v0000017e13e0c270_0 .net/s "product_ext", 21 0, L_0000017e13e79200;  1 drivers
v0000017e13e0d670_0 .net "rst", 0 0, v0000017e13e2b200_0;  alias, 1 drivers
L_0000017e13e78300 .extend/s 16, v0000017e13e15c50_1;
L_0000017e13e788a0 .extend/s 16, v0000017e13e15250_2;
L_0000017e13e78940 .arith/mult 16, L_0000017e13e78300, L_0000017e13e788a0;
L_0000017e13e78e40 .part L_0000017e13e78940, 15, 1;
LS_0000017e13e77ea0_0_0 .concat [ 1 1 1 1], L_0000017e13e78e40, L_0000017e13e78e40, L_0000017e13e78e40, L_0000017e13e78e40;
LS_0000017e13e77ea0_0_4 .concat [ 1 1 0 0], L_0000017e13e78e40, L_0000017e13e78e40;
L_0000017e13e77ea0 .concat [ 4 2 0 0], LS_0000017e13e77ea0_0_0, LS_0000017e13e77ea0_0_4;
L_0000017e13e79200 .concat [ 16 6 0 0], L_0000017e13e78940, L_0000017e13e77ea0;
S_0000017e13e0b7f0 .scope generate, "gen_cols[3]" "gen_cols[3]" 4 62, 4 62 0, S_0000017e13e06d90;
 .timescale 0 0;
P_0000017e13d98b20 .param/l "col" 0 4 62, +C4<011>;
S_0000017e13e0b1b0 .scope generate, "gen_identity" "gen_identity" 4 76, 4 76 0, S_0000017e13e0b7f0;
 .timescale 0 0;
L_0000017e13d72460 .functor BUFZ 22, v0000017e13e0d3f0_0, C4<0000000000000000000000>, C4<0000000000000000000000>, C4<0000000000000000000000>;
S_0000017e13e0a9e0 .scope module, "u_pe" "pe" 4 66, 5 3 0, S_0000017e13e0b7f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "clear";
    .port_info 3 /INPUT 1 "enable";
    .port_info 4 /INPUT 8 "a_value";
    .port_info 5 /INPUT 8 "b_value";
    .port_info 6 /OUTPUT 22 "acc_out";
P_0000017e13cfd300 .param/l "ACC_WIDTH" 0 5 5, +C4<00000000000000000000000000010110>;
P_0000017e13cfd338 .param/l "DATA_WIDTH" 0 5 4, +C4<00000000000000000000000000001000>;
v0000017e13e0d850_0 .net/s *"_ivl_0", 15 0, L_0000017e13e790c0;  1 drivers
v0000017e13e0c3b0_0 .net/s *"_ivl_2", 15 0, L_0000017e13e77f40;  1 drivers
v0000017e13e0dcb0_0 .net *"_ivl_7", 0 0, L_0000017e13e78080;  1 drivers
v0000017e13e0d710_0 .net *"_ivl_8", 5 0, L_0000017e13e78ee0;  1 drivers
v0000017e13e0dc10_0 .net/s "a_value", 7 0, v0000017e13e15c50_1;  alias, 1 drivers
v0000017e13e0d3f0_0 .var/s "acc_out", 21 0;
v0000017e13e0da30_0 .net/s "b_value", 7 0, v0000017e13e15250_3;  alias, 1 drivers
v0000017e13e0dd50_0 .net "clear", 0 0, L_0000017e13cda1e0;  alias, 1 drivers
v0000017e13e0c450_0 .net "clk", 0 0, v0000017e13e29540_0;  alias, 1 drivers
v0000017e13e0c090_0 .net "enable", 0 0, v0000017e13e17400_0;  alias, 1 drivers
v0000017e13e0d0d0_0 .net/s "product", 15 0, L_0000017e13e78b20;  1 drivers
v0000017e13e0d490_0 .net/s "product_ext", 21 0, L_0000017e13e78f80;  1 drivers
v0000017e13e0ddf0_0 .net "rst", 0 0, v0000017e13e2b200_0;  alias, 1 drivers
L_0000017e13e790c0 .extend/s 16, v0000017e13e15c50_1;
L_0000017e13e77f40 .extend/s 16, v0000017e13e15250_3;
L_0000017e13e78b20 .arith/mult 16, L_0000017e13e790c0, L_0000017e13e77f40;
L_0000017e13e78080 .part L_0000017e13e78b20, 15, 1;
LS_0000017e13e78ee0_0_0 .concat [ 1 1 1 1], L_0000017e13e78080, L_0000017e13e78080, L_0000017e13e78080, L_0000017e13e78080;
LS_0000017e13e78ee0_0_4 .concat [ 1 1 0 0], L_0000017e13e78080, L_0000017e13e78080;
L_0000017e13e78ee0 .concat [ 4 2 0 0], LS_0000017e13e78ee0_0_0, LS_0000017e13e78ee0_0_4;
L_0000017e13e78f80 .concat [ 16 6 0 0], L_0000017e13e78b20, L_0000017e13e78ee0;
S_0000017e13e0b4d0 .scope generate, "gen_rows[2]" "gen_rows[2]" 4 61, 4 61 0, S_0000017e13dfba10;
 .timescale 0 0;
P_0000017e13d991a0 .param/l "row" 0 4 61, +C4<010>;
S_0000017e13e0b340 .scope generate, "gen_cols[0]" "gen_cols[0]" 4 62, 4 62 0, S_0000017e13e0b4d0;
 .timescale 0 0;
P_0000017e13d98ae0 .param/l "col" 0 4 62, +C4<00>;
S_0000017e13e0a850 .scope generate, "gen_identity" "gen_identity" 4 76, 4 76 0, S_0000017e13e0b340;
 .timescale 0 0;
L_0000017e13d71900 .functor BUFZ 22, v0000017e13e0de90_0, C4<0000000000000000000000>, C4<0000000000000000000000>, C4<0000000000000000000000>;
S_0000017e13e0b660 .scope module, "u_pe" "pe" 4 66, 5 3 0, S_0000017e13e0b340;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "clear";
    .port_info 3 /INPUT 1 "enable";
    .port_info 4 /INPUT 8 "a_value";
    .port_info 5 /INPUT 8 "b_value";
    .port_info 6 /OUTPUT 22 "acc_out";
P_0000017e13cfd700 .param/l "ACC_WIDTH" 0 5 5, +C4<00000000000000000000000000010110>;
P_0000017e13cfd738 .param/l "DATA_WIDTH" 0 5 4, +C4<00000000000000000000000000001000>;
v0000017e13e0db70_0 .net/s *"_ivl_0", 15 0, L_0000017e13e792a0;  1 drivers
v0000017e13e0d990_0 .net/s *"_ivl_2", 15 0, L_0000017e13e78120;  1 drivers
v0000017e13e0c310_0 .net *"_ivl_7", 0 0, L_0000017e13e79160;  1 drivers
v0000017e13e0d530_0 .net *"_ivl_8", 5 0, L_0000017e13e77c20;  1 drivers
v0000017e13e15c50_2 .array/port v0000017e13e15c50, 2;
v0000017e13e0d7b0_0 .net/s "a_value", 7 0, v0000017e13e15c50_2;  1 drivers
v0000017e13e0de90_0 .var/s "acc_out", 21 0;
v0000017e13e0d350_0 .net/s "b_value", 7 0, v0000017e13e15250_0;  alias, 1 drivers
v0000017e13e0c4f0_0 .net "clear", 0 0, L_0000017e13cda1e0;  alias, 1 drivers
v0000017e13e0d8f0_0 .net "clk", 0 0, v0000017e13e29540_0;  alias, 1 drivers
v0000017e13e0dad0_0 .net "enable", 0 0, v0000017e13e17400_0;  alias, 1 drivers
v0000017e13e0cef0_0 .net/s "product", 15 0, L_0000017e13e79020;  1 drivers
v0000017e13e0df30_0 .net/s "product_ext", 21 0, L_0000017e13e77cc0;  1 drivers
v0000017e13e0c130_0 .net "rst", 0 0, v0000017e13e2b200_0;  alias, 1 drivers
L_0000017e13e792a0 .extend/s 16, v0000017e13e15c50_2;
L_0000017e13e78120 .extend/s 16, v0000017e13e15250_0;
L_0000017e13e79020 .arith/mult 16, L_0000017e13e792a0, L_0000017e13e78120;
L_0000017e13e79160 .part L_0000017e13e79020, 15, 1;
LS_0000017e13e77c20_0_0 .concat [ 1 1 1 1], L_0000017e13e79160, L_0000017e13e79160, L_0000017e13e79160, L_0000017e13e79160;
LS_0000017e13e77c20_0_4 .concat [ 1 1 0 0], L_0000017e13e79160, L_0000017e13e79160;
L_0000017e13e77c20 .concat [ 4 2 0 0], LS_0000017e13e77c20_0_0, LS_0000017e13e77c20_0_4;
L_0000017e13e77cc0 .concat [ 16 6 0 0], L_0000017e13e79020, L_0000017e13e77c20;
S_0000017e13e0be30 .scope generate, "gen_cols[1]" "gen_cols[1]" 4 62, 4 62 0, S_0000017e13e0b4d0;
 .timescale 0 0;
P_0000017e13d99060 .param/l "col" 0 4 62, +C4<01>;
S_0000017e13e0b980 .scope generate, "gen_identity" "gen_identity" 4 76, 4 76 0, S_0000017e13e0be30;
 .timescale 0 0;
L_0000017e13d72310 .functor BUFZ 22, v0000017e13e0c770_0, C4<0000000000000000000000>, C4<0000000000000000000000>, C4<0000000000000000000000>;
S_0000017e13e0a080 .scope module, "u_pe" "pe" 4 66, 5 3 0, S_0000017e13e0be30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "clear";
    .port_info 3 /INPUT 1 "enable";
    .port_info 4 /INPUT 8 "a_value";
    .port_info 5 /INPUT 8 "b_value";
    .port_info 6 /OUTPUT 22 "acc_out";
P_0000017e13cfe080 .param/l "ACC_WIDTH" 0 5 5, +C4<00000000000000000000000000010110>;
P_0000017e13cfe0b8 .param/l "DATA_WIDTH" 0 5 4, +C4<00000000000000000000000000001000>;
v0000017e13e0c590_0 .net/s *"_ivl_0", 15 0, L_0000017e13e783a0;  1 drivers
v0000017e13e0cc70_0 .net/s *"_ivl_2", 15 0, L_0000017e13e78760;  1 drivers
v0000017e13e0c630_0 .net *"_ivl_7", 0 0, L_0000017e13e784e0;  1 drivers
v0000017e13e0c950_0 .net *"_ivl_8", 5 0, L_0000017e13e78620;  1 drivers
v0000017e13e0c6d0_0 .net/s "a_value", 7 0, v0000017e13e15c50_2;  alias, 1 drivers
v0000017e13e0c770_0 .var/s "acc_out", 21 0;
v0000017e13e0cd10_0 .net/s "b_value", 7 0, v0000017e13e15250_1;  alias, 1 drivers
v0000017e13e0c9f0_0 .net "clear", 0 0, L_0000017e13cda1e0;  alias, 1 drivers
v0000017e13e0cf90_0 .net "clk", 0 0, v0000017e13e29540_0;  alias, 1 drivers
v0000017e13e0d030_0 .net "enable", 0 0, v0000017e13e17400_0;  alias, 1 drivers
v0000017e13e0efa0_0 .net/s "product", 15 0, L_0000017e13e78440;  1 drivers
v0000017e13e0ee60_0 .net/s "product_ext", 21 0, L_0000017e13e76b40;  1 drivers
v0000017e13e0fcc0_0 .net "rst", 0 0, v0000017e13e2b200_0;  alias, 1 drivers
L_0000017e13e783a0 .extend/s 16, v0000017e13e15c50_2;
L_0000017e13e78760 .extend/s 16, v0000017e13e15250_1;
L_0000017e13e78440 .arith/mult 16, L_0000017e13e783a0, L_0000017e13e78760;
L_0000017e13e784e0 .part L_0000017e13e78440, 15, 1;
LS_0000017e13e78620_0_0 .concat [ 1 1 1 1], L_0000017e13e784e0, L_0000017e13e784e0, L_0000017e13e784e0, L_0000017e13e784e0;
LS_0000017e13e78620_0_4 .concat [ 1 1 0 0], L_0000017e13e784e0, L_0000017e13e784e0;
L_0000017e13e78620 .concat [ 4 2 0 0], LS_0000017e13e78620_0_0, LS_0000017e13e78620_0_4;
L_0000017e13e76b40 .concat [ 16 6 0 0], L_0000017e13e78440, L_0000017e13e78620;
S_0000017e13e0a3a0 .scope generate, "gen_cols[2]" "gen_cols[2]" 4 62, 4 62 0, S_0000017e13e0b4d0;
 .timescale 0 0;
P_0000017e13d990e0 .param/l "col" 0 4 62, +C4<010>;
S_0000017e13e0a530 .scope generate, "gen_identity" "gen_identity" 4 76, 4 76 0, S_0000017e13e0a3a0;
 .timescale 0 0;
L_0000017e13d71c80 .functor BUFZ 22, v0000017e13e0edc0_0, C4<0000000000000000000000>, C4<0000000000000000000000>, C4<0000000000000000000000>;
S_0000017e13e0a6c0 .scope module, "u_pe" "pe" 4 66, 5 3 0, S_0000017e13e0a3a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "clear";
    .port_info 3 /INPUT 1 "enable";
    .port_info 4 /INPUT 8 "a_value";
    .port_info 5 /INPUT 8 "b_value";
    .port_info 6 /OUTPUT 22 "acc_out";
P_0000017e13c8ad50 .param/l "ACC_WIDTH" 0 5 5, +C4<00000000000000000000000000010110>;
P_0000017e13c8ad88 .param/l "DATA_WIDTH" 0 5 4, +C4<00000000000000000000000000001000>;
v0000017e13e0e960_0 .net/s *"_ivl_0", 15 0, L_0000017e13e757e0;  1 drivers
v0000017e13e0e460_0 .net/s *"_ivl_2", 15 0, L_0000017e13e765a0;  1 drivers
v0000017e13e0f360_0 .net *"_ivl_7", 0 0, L_0000017e13e76320;  1 drivers
v0000017e13e0f680_0 .net *"_ivl_8", 5 0, L_0000017e13e76140;  1 drivers
v0000017e13e0e780_0 .net/s "a_value", 7 0, v0000017e13e15c50_2;  alias, 1 drivers
v0000017e13e0edc0_0 .var/s "acc_out", 21 0;
v0000017e13e0f5e0_0 .net/s "b_value", 7 0, v0000017e13e15250_2;  alias, 1 drivers
v0000017e13e0fc20_0 .net "clear", 0 0, L_0000017e13cda1e0;  alias, 1 drivers
v0000017e13e0ebe0_0 .net "clk", 0 0, v0000017e13e29540_0;  alias, 1 drivers
v0000017e13e0f720_0 .net "enable", 0 0, v0000017e13e17400_0;  alias, 1 drivers
v0000017e13e0f040_0 .net/s "product", 15 0, L_0000017e13e77a40;  1 drivers
v0000017e13e0fd60_0 .net/s "product_ext", 21 0, L_0000017e13e77900;  1 drivers
v0000017e13e0f0e0_0 .net "rst", 0 0, v0000017e13e2b200_0;  alias, 1 drivers
L_0000017e13e757e0 .extend/s 16, v0000017e13e15c50_2;
L_0000017e13e765a0 .extend/s 16, v0000017e13e15250_2;
L_0000017e13e77a40 .arith/mult 16, L_0000017e13e757e0, L_0000017e13e765a0;
L_0000017e13e76320 .part L_0000017e13e77a40, 15, 1;
LS_0000017e13e76140_0_0 .concat [ 1 1 1 1], L_0000017e13e76320, L_0000017e13e76320, L_0000017e13e76320, L_0000017e13e76320;
LS_0000017e13e76140_0_4 .concat [ 1 1 0 0], L_0000017e13e76320, L_0000017e13e76320;
L_0000017e13e76140 .concat [ 4 2 0 0], LS_0000017e13e76140_0_0, LS_0000017e13e76140_0_4;
L_0000017e13e77900 .concat [ 16 6 0 0], L_0000017e13e77a40, L_0000017e13e76140;
S_0000017e13e0ab70 .scope generate, "gen_cols[3]" "gen_cols[3]" 4 62, 4 62 0, S_0000017e13e0b4d0;
 .timescale 0 0;
P_0000017e13d98d60 .param/l "col" 0 4 62, +C4<011>;
S_0000017e13e0ad00 .scope generate, "gen_identity" "gen_identity" 4 76, 4 76 0, S_0000017e13e0ab70;
 .timescale 0 0;
L_0000017e13d720e0 .functor BUFZ 22, v0000017e13e0e5a0_0, C4<0000000000000000000000>, C4<0000000000000000000000>, C4<0000000000000000000000>;
S_0000017e13e0ae90 .scope module, "u_pe" "pe" 4 66, 5 3 0, S_0000017e13e0ab70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "clear";
    .port_info 3 /INPUT 1 "enable";
    .port_info 4 /INPUT 8 "a_value";
    .port_info 5 /INPUT 8 "b_value";
    .port_info 6 /OUTPUT 22 "acc_out";
P_0000017e13e11c30 .param/l "ACC_WIDTH" 0 5 5, +C4<00000000000000000000000000010110>;
P_0000017e13e11c68 .param/l "DATA_WIDTH" 0 5 4, +C4<00000000000000000000000000001000>;
v0000017e13e0eb40_0 .net/s *"_ivl_0", 15 0, L_0000017e13e76960;  1 drivers
v0000017e13e0ec80_0 .net/s *"_ivl_2", 15 0, L_0000017e13e76780;  1 drivers
v0000017e13e0e320_0 .net *"_ivl_7", 0 0, L_0000017e13e75e20;  1 drivers
v0000017e13e0ef00_0 .net *"_ivl_8", 5 0, L_0000017e13e76d20;  1 drivers
v0000017e13e0f180_0 .net/s "a_value", 7 0, v0000017e13e15c50_2;  alias, 1 drivers
v0000017e13e0e5a0_0 .var/s "acc_out", 21 0;
v0000017e13e0e500_0 .net/s "b_value", 7 0, v0000017e13e15250_3;  alias, 1 drivers
v0000017e13e0f7c0_0 .net "clear", 0 0, L_0000017e13cda1e0;  alias, 1 drivers
v0000017e13e0f220_0 .net "clk", 0 0, v0000017e13e29540_0;  alias, 1 drivers
v0000017e13e0e0a0_0 .net "enable", 0 0, v0000017e13e17400_0;  alias, 1 drivers
v0000017e13e0e3c0_0 .net/s "product", 15 0, L_0000017e13e75740;  1 drivers
v0000017e13e0f860_0 .net/s "product_ext", 21 0, L_0000017e13e759c0;  1 drivers
v0000017e13e0fb80_0 .net "rst", 0 0, v0000017e13e2b200_0;  alias, 1 drivers
L_0000017e13e76960 .extend/s 16, v0000017e13e15c50_2;
L_0000017e13e76780 .extend/s 16, v0000017e13e15250_3;
L_0000017e13e75740 .arith/mult 16, L_0000017e13e76960, L_0000017e13e76780;
L_0000017e13e75e20 .part L_0000017e13e75740, 15, 1;
LS_0000017e13e76d20_0_0 .concat [ 1 1 1 1], L_0000017e13e75e20, L_0000017e13e75e20, L_0000017e13e75e20, L_0000017e13e75e20;
LS_0000017e13e76d20_0_4 .concat [ 1 1 0 0], L_0000017e13e75e20, L_0000017e13e75e20;
L_0000017e13e76d20 .concat [ 4 2 0 0], LS_0000017e13e76d20_0_0, LS_0000017e13e76d20_0_4;
L_0000017e13e759c0 .concat [ 16 6 0 0], L_0000017e13e75740, L_0000017e13e76d20;
S_0000017e13e136a0 .scope generate, "gen_rows[3]" "gen_rows[3]" 4 61, 4 61 0, S_0000017e13dfba10;
 .timescale 0 0;
P_0000017e13d98de0 .param/l "row" 0 4 61, +C4<011>;
S_0000017e13e13830 .scope generate, "gen_cols[0]" "gen_cols[0]" 4 62, 4 62 0, S_0000017e13e136a0;
 .timescale 0 0;
P_0000017e13d98f60 .param/l "col" 0 4 62, +C4<00>;
S_0000017e13e12d40 .scope generate, "gen_identity" "gen_identity" 4 76, 4 76 0, S_0000017e13e13830;
 .timescale 0 0;
L_0000017e13d71eb0 .functor BUFZ 22, v0000017e13e0f9a0_0, C4<0000000000000000000000>, C4<0000000000000000000000>, C4<0000000000000000000000>;
S_0000017e13e139c0 .scope module, "u_pe" "pe" 4 66, 5 3 0, S_0000017e13e13830;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "clear";
    .port_info 3 /INPUT 1 "enable";
    .port_info 4 /INPUT 8 "a_value";
    .port_info 5 /INPUT 8 "b_value";
    .port_info 6 /OUTPUT 22 "acc_out";
P_0000017e13e105b0 .param/l "ACC_WIDTH" 0 5 5, +C4<00000000000000000000000000010110>;
P_0000017e13e105e8 .param/l "DATA_WIDTH" 0 5 4, +C4<00000000000000000000000000001000>;
v0000017e13e0f900_0 .net/s *"_ivl_0", 15 0, L_0000017e13e76be0;  1 drivers
v0000017e13e0ed20_0 .net/s *"_ivl_2", 15 0, L_0000017e13e76f00;  1 drivers
v0000017e13e0eaa0_0 .net *"_ivl_7", 0 0, L_0000017e13e75880;  1 drivers
v0000017e13e0e820_0 .net *"_ivl_8", 5 0, L_0000017e13e77040;  1 drivers
v0000017e13e15c50_3 .array/port v0000017e13e15c50, 3;
v0000017e13e0f2c0_0 .net/s "a_value", 7 0, v0000017e13e15c50_3;  1 drivers
v0000017e13e0f9a0_0 .var/s "acc_out", 21 0;
v0000017e13e0fa40_0 .net/s "b_value", 7 0, v0000017e13e15250_0;  alias, 1 drivers
v0000017e13e0e8c0_0 .net "clear", 0 0, L_0000017e13cda1e0;  alias, 1 drivers
v0000017e13e0e640_0 .net "clk", 0 0, v0000017e13e29540_0;  alias, 1 drivers
v0000017e13e0f400_0 .net "enable", 0 0, v0000017e13e17400_0;  alias, 1 drivers
v0000017e13e0f4a0_0 .net/s "product", 15 0, L_0000017e13e76fa0;  1 drivers
v0000017e13e0fae0_0 .net/s "product_ext", 21 0, L_0000017e13e76a00;  1 drivers
v0000017e13e0fe00_0 .net "rst", 0 0, v0000017e13e2b200_0;  alias, 1 drivers
L_0000017e13e76be0 .extend/s 16, v0000017e13e15c50_3;
L_0000017e13e76f00 .extend/s 16, v0000017e13e15250_0;
L_0000017e13e76fa0 .arith/mult 16, L_0000017e13e76be0, L_0000017e13e76f00;
L_0000017e13e75880 .part L_0000017e13e76fa0, 15, 1;
LS_0000017e13e77040_0_0 .concat [ 1 1 1 1], L_0000017e13e75880, L_0000017e13e75880, L_0000017e13e75880, L_0000017e13e75880;
LS_0000017e13e77040_0_4 .concat [ 1 1 0 0], L_0000017e13e75880, L_0000017e13e75880;
L_0000017e13e77040 .concat [ 4 2 0 0], LS_0000017e13e77040_0_0, LS_0000017e13e77040_0_4;
L_0000017e13e76a00 .concat [ 16 6 0 0], L_0000017e13e76fa0, L_0000017e13e77040;
S_0000017e13e12a20 .scope generate, "gen_cols[1]" "gen_cols[1]" 4 62, 4 62 0, S_0000017e13e136a0;
 .timescale 0 0;
P_0000017e13d996a0 .param/l "col" 0 4 62, +C4<01>;
S_0000017e13e12890 .scope generate, "gen_identity" "gen_identity" 4 76, 4 76 0, S_0000017e13e12a20;
 .timescale 0 0;
L_0000017e13d72150 .functor BUFZ 22, v0000017e13e0e140_0, C4<0000000000000000000000>, C4<0000000000000000000000>, C4<0000000000000000000000>;
S_0000017e13e13060 .scope module, "u_pe" "pe" 4 66, 5 3 0, S_0000017e13e12a20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "clear";
    .port_info 3 /INPUT 1 "enable";
    .port_info 4 /INPUT 8 "a_value";
    .port_info 5 /INPUT 8 "b_value";
    .port_info 6 /OUTPUT 22 "acc_out";
P_0000017e13e11eb0 .param/l "ACC_WIDTH" 0 5 5, +C4<00000000000000000000000000010110>;
P_0000017e13e11ee8 .param/l "DATA_WIDTH" 0 5 4, +C4<00000000000000000000000000001000>;
v0000017e13e0fea0_0 .net/s *"_ivl_0", 15 0, L_0000017e13e76dc0;  1 drivers
v0000017e13e0ea00_0 .net/s *"_ivl_2", 15 0, L_0000017e13e76e60;  1 drivers
v0000017e13e0f540_0 .net *"_ivl_7", 0 0, L_0000017e13e770e0;  1 drivers
v0000017e13e0ff40_0 .net *"_ivl_8", 5 0, L_0000017e13e76aa0;  1 drivers
v0000017e13e0e6e0_0 .net/s "a_value", 7 0, v0000017e13e15c50_3;  alias, 1 drivers
v0000017e13e0e140_0 .var/s "acc_out", 21 0;
v0000017e13e0e1e0_0 .net/s "b_value", 7 0, v0000017e13e15250_1;  alias, 1 drivers
v0000017e13e0e280_0 .net "clear", 0 0, L_0000017e13cda1e0;  alias, 1 drivers
v0000017e13e15b10_0 .net "clk", 0 0, v0000017e13e29540_0;  alias, 1 drivers
v0000017e13e14e90_0 .net "enable", 0 0, v0000017e13e17400_0;  alias, 1 drivers
v0000017e13e152f0_0 .net/s "product", 15 0, L_0000017e13e75a60;  1 drivers
v0000017e13e142b0_0 .net/s "product_ext", 21 0, L_0000017e13e76280;  1 drivers
v0000017e13e15bb0_0 .net "rst", 0 0, v0000017e13e2b200_0;  alias, 1 drivers
L_0000017e13e76dc0 .extend/s 16, v0000017e13e15c50_3;
L_0000017e13e76e60 .extend/s 16, v0000017e13e15250_1;
L_0000017e13e75a60 .arith/mult 16, L_0000017e13e76dc0, L_0000017e13e76e60;
L_0000017e13e770e0 .part L_0000017e13e75a60, 15, 1;
LS_0000017e13e76aa0_0_0 .concat [ 1 1 1 1], L_0000017e13e770e0, L_0000017e13e770e0, L_0000017e13e770e0, L_0000017e13e770e0;
LS_0000017e13e76aa0_0_4 .concat [ 1 1 0 0], L_0000017e13e770e0, L_0000017e13e770e0;
L_0000017e13e76aa0 .concat [ 4 2 0 0], LS_0000017e13e76aa0_0_0, LS_0000017e13e76aa0_0_4;
L_0000017e13e76280 .concat [ 16 6 0 0], L_0000017e13e75a60, L_0000017e13e76aa0;
S_0000017e13e12250 .scope generate, "gen_cols[2]" "gen_cols[2]" 4 62, 4 62 0, S_0000017e13e136a0;
 .timescale 0 0;
P_0000017e13d98e20 .param/l "col" 0 4 62, +C4<010>;
S_0000017e13e123e0 .scope generate, "gen_identity" "gen_identity" 4 76, 4 76 0, S_0000017e13e12250;
 .timescale 0 0;
L_0000017e13d71f20 .functor BUFZ 22, v0000017e13e14ad0_0, C4<0000000000000000000000>, C4<0000000000000000000000>, C4<0000000000000000000000>;
S_0000017e13e131f0 .scope module, "u_pe" "pe" 4 66, 5 3 0, S_0000017e13e12250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "clear";
    .port_info 3 /INPUT 1 "enable";
    .port_info 4 /INPUT 8 "a_value";
    .port_info 5 /INPUT 8 "b_value";
    .port_info 6 /OUTPUT 22 "acc_out";
P_0000017e13e10fb0 .param/l "ACC_WIDTH" 0 5 5, +C4<00000000000000000000000000010110>;
P_0000017e13e10fe8 .param/l "DATA_WIDTH" 0 5 4, +C4<00000000000000000000000000001000>;
v0000017e13e15930_0 .net/s *"_ivl_0", 15 0, L_0000017e13e779a0;  1 drivers
v0000017e13e14350_0 .net/s *"_ivl_2", 15 0, L_0000017e13e774a0;  1 drivers
v0000017e13e154d0_0 .net *"_ivl_7", 0 0, L_0000017e13e75d80;  1 drivers
v0000017e13e15750_0 .net *"_ivl_8", 5 0, L_0000017e13e76000;  1 drivers
v0000017e13e15610_0 .net/s "a_value", 7 0, v0000017e13e15c50_3;  alias, 1 drivers
v0000017e13e14ad0_0 .var/s "acc_out", 21 0;
v0000017e13e14210_0 .net/s "b_value", 7 0, v0000017e13e15250_2;  alias, 1 drivers
v0000017e13e14df0_0 .net "clear", 0 0, L_0000017e13cda1e0;  alias, 1 drivers
v0000017e13e14b70_0 .net "clk", 0 0, v0000017e13e29540_0;  alias, 1 drivers
v0000017e13e14cb0_0 .net "enable", 0 0, v0000017e13e17400_0;  alias, 1 drivers
v0000017e13e151b0_0 .net/s "product", 15 0, L_0000017e13e76640;  1 drivers
v0000017e13e15890_0 .net/s "product_ext", 21 0, L_0000017e13e76c80;  1 drivers
v0000017e13e143f0_0 .net "rst", 0 0, v0000017e13e2b200_0;  alias, 1 drivers
L_0000017e13e779a0 .extend/s 16, v0000017e13e15c50_3;
L_0000017e13e774a0 .extend/s 16, v0000017e13e15250_2;
L_0000017e13e76640 .arith/mult 16, L_0000017e13e779a0, L_0000017e13e774a0;
L_0000017e13e75d80 .part L_0000017e13e76640, 15, 1;
LS_0000017e13e76000_0_0 .concat [ 1 1 1 1], L_0000017e13e75d80, L_0000017e13e75d80, L_0000017e13e75d80, L_0000017e13e75d80;
LS_0000017e13e76000_0_4 .concat [ 1 1 0 0], L_0000017e13e75d80, L_0000017e13e75d80;
L_0000017e13e76000 .concat [ 4 2 0 0], LS_0000017e13e76000_0_0, LS_0000017e13e76000_0_4;
L_0000017e13e76c80 .concat [ 16 6 0 0], L_0000017e13e76640, L_0000017e13e76000;
S_0000017e13e12ed0 .scope generate, "gen_cols[3]" "gen_cols[3]" 4 62, 4 62 0, S_0000017e13e136a0;
 .timescale 0 0;
P_0000017e13d995e0 .param/l "col" 0 4 62, +C4<011>;
S_0000017e13e12570 .scope generate, "gen_identity" "gen_identity" 4 76, 4 76 0, S_0000017e13e12ed0;
 .timescale 0 0;
L_0000017e13d72540 .functor BUFZ 22, v0000017e13e15570_0, C4<0000000000000000000000>, C4<0000000000000000000000>, C4<0000000000000000000000>;
S_0000017e13e13b50 .scope module, "u_pe" "pe" 4 66, 5 3 0, S_0000017e13e12ed0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "clear";
    .port_info 3 /INPUT 1 "enable";
    .port_info 4 /INPUT 8 "a_value";
    .port_info 5 /INPUT 8 "b_value";
    .port_info 6 /OUTPUT 22 "acc_out";
P_0000017e13e100b0 .param/l "ACC_WIDTH" 0 5 5, +C4<00000000000000000000000000010110>;
P_0000017e13e100e8 .param/l "DATA_WIDTH" 0 5 4, +C4<00000000000000000000000000001000>;
v0000017e13e14490_0 .net/s *"_ivl_0", 15 0, L_0000017e13e763c0;  1 drivers
v0000017e13e15390_0 .net/s *"_ivl_2", 15 0, L_0000017e13e761e0;  1 drivers
v0000017e13e156b0_0 .net *"_ivl_7", 0 0, L_0000017e13e77180;  1 drivers
v0000017e13e14530_0 .net *"_ivl_8", 5 0, L_0000017e13e760a0;  1 drivers
v0000017e13e159d0_0 .net/s "a_value", 7 0, v0000017e13e15c50_3;  alias, 1 drivers
v0000017e13e15570_0 .var/s "acc_out", 21 0;
v0000017e13e145d0_0 .net/s "b_value", 7 0, v0000017e13e15250_3;  alias, 1 drivers
v0000017e13e14d50_0 .net "clear", 0 0, L_0000017e13cda1e0;  alias, 1 drivers
v0000017e13e14670_0 .net "clk", 0 0, v0000017e13e29540_0;  alias, 1 drivers
v0000017e13e157f0_0 .net "enable", 0 0, v0000017e13e17400_0;  alias, 1 drivers
v0000017e13e14f30_0 .net/s "product", 15 0, L_0000017e13e76460;  1 drivers
v0000017e13e15a70_0 .net/s "product_ext", 21 0, L_0000017e13e77220;  1 drivers
v0000017e13e14a30_0 .net "rst", 0 0, v0000017e13e2b200_0;  alias, 1 drivers
L_0000017e13e763c0 .extend/s 16, v0000017e13e15c50_3;
L_0000017e13e761e0 .extend/s 16, v0000017e13e15250_3;
L_0000017e13e76460 .arith/mult 16, L_0000017e13e763c0, L_0000017e13e761e0;
L_0000017e13e77180 .part L_0000017e13e76460, 15, 1;
LS_0000017e13e760a0_0_0 .concat [ 1 1 1 1], L_0000017e13e77180, L_0000017e13e77180, L_0000017e13e77180, L_0000017e13e77180;
LS_0000017e13e760a0_0_4 .concat [ 1 1 0 0], L_0000017e13e77180, L_0000017e13e77180;
L_0000017e13e760a0 .concat [ 4 2 0 0], LS_0000017e13e760a0_0_0, LS_0000017e13e760a0_0_4;
L_0000017e13e77220 .concat [ 16 6 0 0], L_0000017e13e76460, L_0000017e13e760a0;
S_0000017e13e13ce0 .scope module, "dut_relu" "npu_core" 3 71, 4 2 0, S_0000017e13c43290;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 1 "in_valid";
    .port_info 4 /INPUT 32 "a_stream";
    .port_info 5 /INPUT 32 "b_stream";
    .port_info 6 /OUTPUT 1 "busy";
    .port_info 7 /OUTPUT 1 "done";
    .port_info 8 /OUTPUT 1 "c_valid";
    .port_info 9 /OUTPUT 352 "c_out_flat";
    .port_info 10 /OUTPUT 1 "result_valid";
    .port_info 11 /OUTPUT 22 "result_data";
    .port_info 12 /OUTPUT 4 "result_index";
    .port_info 13 /INPUT 1 "result_ready";
P_0000017e13e188e0 .param/l "ACC_WIDTH" 0 4 6, +C4<00000000000000000000000000010110>;
P_0000017e13e18918 .param/l "ACT_FUNC" 0 4 7, +C4<00000000000000000000000000000001>;
P_0000017e13e18950 .param/l "ARRAY_SIZE" 0 4 3, +C4<00000000000000000000000000000100>;
P_0000017e13e18988 .param/l "COUNT_WIDTH" 1 4 27, +C4<00000000000000000000000000000011>;
P_0000017e13e189c0 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000001000>;
P_0000017e13e189f8 .param/l "EXTRA_ACC_BITS" 0 4 5, +C4<00000000000000000000000000000100>;
P_0000017e13e18a30 .param/l "INDEX_WIDTH" 0 4 9, +C4<00000000000000000000000000000100>;
P_0000017e13e18a68 .param/l "MIN_ACC_WIDTH" 1 4 29, +C4<00000000000000000000000000010010>;
P_0000017e13e18aa0 .param/l "OUTPUT_COUNT" 0 4 8, +C4<00000000000000000000000000010000>;
P_0000017e13e18ad8 .param/l "ROWCOL_WIDTH" 1 4 28, +C4<00000000000000000000000000000010>;
L_0000017e13d14310 .functor BUFZ 1, v0000017e13e2a440_0, C4<0>, C4<0>, C4<0>;
L_0000017e13d14380 .functor OR 1, v0000017e13e2c240_0, v0000017e13e29720_0, C4<0>, C4<0>;
v0000017e13e2bb60 .array/s "a_stage0", 3 0, 7 0;
v0000017e13e2c560 .array/s "a_stage1", 3 0, 7 0;
v0000017e13e2c4c0_0 .net "a_stream", 31 0, v0000017e13e2a800_0;  alias, 1 drivers
v0000017e13e2c7e0 .array "acc_matrix", 15 0;
v0000017e13e2c7e0_0 .net/s v0000017e13e2c7e0 0, 21 0, v0000017e13e17680_0; 1 drivers
v0000017e13e2c7e0_1 .net/s v0000017e13e2c7e0 1, 21 0, v0000017e13e1d8c0_0; 1 drivers
v0000017e13e2c7e0_2 .net/s v0000017e13e2c7e0 2, 21 0, v0000017e13e1d820_0; 1 drivers
v0000017e13e2c7e0_3 .net/s v0000017e13e2c7e0 3, 21 0, v0000017e13e1eae0_0; 1 drivers
v0000017e13e2c7e0_4 .net/s v0000017e13e2c7e0 4, 21 0, v0000017e13e1efe0_0; 1 drivers
v0000017e13e2c7e0_5 .net/s v0000017e13e2c7e0 5, 21 0, v0000017e13e1e400_0; 1 drivers
v0000017e13e2c7e0_6 .net/s v0000017e13e2c7e0 6, 21 0, v0000017e13e1fa80_0; 1 drivers
v0000017e13e2c7e0_7 .net/s v0000017e13e2c7e0 7, 21 0, v0000017e13e1fc60_0; 1 drivers
v0000017e13e2c7e0_8 .net/s v0000017e13e2c7e0 8, 21 0, v0000017e13e23ca0_0; 1 drivers
v0000017e13e2c7e0_9 .net/s v0000017e13e2c7e0 9, 21 0, v0000017e13e23d40_0; 1 drivers
v0000017e13e2c7e0_10 .net/s v0000017e13e2c7e0 10, 21 0, v0000017e13e23fc0_0; 1 drivers
v0000017e13e2c7e0_11 .net/s v0000017e13e2c7e0 11, 21 0, v0000017e13e233e0_0; 1 drivers
v0000017e13e2c7e0_12 .net/s v0000017e13e2c7e0 12, 21 0, v0000017e13e253c0_0; 1 drivers
v0000017e13e2c7e0_13 .net/s v0000017e13e2c7e0 13, 21 0, v0000017e13e25820_0; 1 drivers
v0000017e13e2c7e0_14 .net/s v0000017e13e2c7e0 14, 21 0, v0000017e13e25960_0; 1 drivers
v0000017e13e2c7e0_15 .net/s v0000017e13e2c7e0 15, 21 0, v0000017e13e2bde0_0; 1 drivers
v0000017e13e2bac0 .array "act_matrix", 15 0;
v0000017e13e2bac0_0 .net/s v0000017e13e2bac0 0, 21 0, L_0000017e13e76500; 1 drivers
v0000017e13e2bac0_1 .net/s v0000017e13e2bac0 1, 21 0, L_0000017e13e75560; 1 drivers
v0000017e13e2bac0_2 .net/s v0000017e13e2bac0 2, 21 0, L_0000017e13e76820; 1 drivers
v0000017e13e2bac0_3 .net/s v0000017e13e2bac0 3, 21 0, L_0000017e13e9b3c0; 1 drivers
v0000017e13e2bac0_4 .net/s v0000017e13e2bac0 4, 21 0, L_0000017e13e9c2c0; 1 drivers
v0000017e13e2bac0_5 .net/s v0000017e13e2bac0 5, 21 0, L_0000017e13e9d260; 1 drivers
v0000017e13e2bac0_6 .net/s v0000017e13e2bac0 6, 21 0, L_0000017e13e9d580; 1 drivers
v0000017e13e2bac0_7 .net/s v0000017e13e2bac0 7, 21 0, L_0000017e13e9c720; 1 drivers
v0000017e13e2bac0_8 .net/s v0000017e13e2bac0 8, 21 0, L_0000017e13e9baa0; 1 drivers
v0000017e13e2bac0_9 .net/s v0000017e13e2bac0 9, 21 0, L_0000017e13e9d300; 1 drivers
v0000017e13e2bac0_10 .net/s v0000017e13e2bac0 10, 21 0, L_0000017e13e9bf00; 1 drivers
v0000017e13e2bac0_11 .net/s v0000017e13e2bac0 11, 21 0, L_0000017e13e9f100; 1 drivers
v0000017e13e2bac0_12 .net/s v0000017e13e2bac0 12, 21 0, L_0000017e13e9e340; 1 drivers
v0000017e13e2bac0_13 .net/s v0000017e13e2bac0 13, 21 0, L_0000017e13e9f2e0; 1 drivers
v0000017e13e2bac0_14 .net/s v0000017e13e2bac0 14, 21 0, L_0000017e13e9dc60; 1 drivers
v0000017e13e2bac0_15 .net/s v0000017e13e2bac0 15, 21 0, L_0000017e13e9fa60; 1 drivers
v0000017e13e2c240_0 .var "active", 0 0;
v0000017e13e2bfc0 .array/s "b_stage0", 3 0, 7 0;
v0000017e13e2b700 .array/s "b_stage1", 3 0, 7 0;
v0000017e13e2b7a0_0 .net "b_stream", 31 0, v0000017e13e2ada0_0;  alias, 1 drivers
v0000017e13e2c380_0 .net "busy", 0 0, L_0000017e13d14380;  alias, 1 drivers
v0000017e13e2c420_0 .net "c_out_flat", 351 0, L_0000017e13e9ede0;  alias, 1 drivers
v0000017e13e2b840_0 .var "c_valid", 0 0;
v0000017e13e2b8e0_0 .net "clear_acc", 0 0, L_0000017e13d14310;  1 drivers
v0000017e13e2c060_0 .net "clk", 0 0, v0000017e13e29540_0;  alias, 1 drivers
v0000017e13e2c600_0 .var "done", 0 0;
v0000017e13e2c6a0_0 .var "feed_count", 2 0;
v0000017e13e2c920_0 .var "final_word_pending", 0 0;
v0000017e13e2ca60_0 .var/i "i_row", 31 0;
v0000017e13e2b480_0 .net "in_valid", 0 0, v0000017e13e29a40_0;  alias, 1 drivers
v0000017e13e2b520_0 .var "processed_count", 2 0;
v0000017e13e2a760_0 .var "result_data", 21 0;
v0000017e13e2b020_0 .var "result_index", 3 0;
v0000017e13e29d60_0 .net "result_ready", 0 0, L_0000017e13e2d3b8;  alias, 1 drivers
v0000017e13e2ac60_0 .var "result_valid", 0 0;
v0000017e13e2a3a0_0 .net "rst", 0 0, v0000017e13e2b200_0;  alias, 1 drivers
v0000017e13e2a8a0_0 .net "start", 0 0, v0000017e13e2a440_0;  alias, 1 drivers
v0000017e13e2aee0_0 .var "stream_col", 1 0;
v0000017e13e28be0_0 .var "stream_index", 3 0;
v0000017e13e2af80_0 .var "stream_row", 1 0;
v0000017e13e29720_0 .var "streaming", 0 0;
v0000017e13e29900_0 .var "valid_stage0", 0 0;
v0000017e13e29b80_0 .var "valid_stage1", 0 0;
LS_0000017e13e9ede0_0_0 .concat8 [ 22 22 22 22], L_0000017e13cdaf00, L_0000017e13cda560, L_0000017e13cda790, L_0000017e13cdaa30;
LS_0000017e13e9ede0_0_4 .concat8 [ 22 22 22 22], L_0000017e13cda2c0, L_0000017e13cda250, L_0000017e13cdaaa0, L_0000017e13cdab80;
LS_0000017e13e9ede0_0_8 .concat8 [ 22 22 22 22], L_0000017e13cdac60, L_0000017e13cdacd0, L_0000017e13cda100, L_0000017e13cdae20;
LS_0000017e13e9ede0_0_12 .concat8 [ 22 22 22 22], L_0000017e13cdafe0, L_0000017e13d141c0, L_0000017e13d13b30, L_0000017e13d13970;
L_0000017e13e9ede0 .concat8 [ 88 88 88 88], LS_0000017e13e9ede0_0_0, LS_0000017e13e9ede0_0_4, LS_0000017e13e9ede0_0_8, LS_0000017e13e9ede0_0_12;
S_0000017e13e12bb0 .scope generate, "gen_flatten_rows[0]" "gen_flatten_rows[0]" 4 211, 4 211 0, S_0000017e13e13ce0;
 .timescale 0 0;
P_0000017e13d98e60 .param/l "row" 0 4 211, +C4<00>;
S_0000017e13e13e70 .scope generate, "gen_flatten_cols[0]" "gen_flatten_cols[0]" 4 212, 4 212 0, S_0000017e13e12bb0;
 .timescale 0 0;
P_0000017e13e10a30 .param/l "col" 0 4 212, +C4<00>;
P_0000017e13e10a68 .param/l "idx" 1 4 213, +C4<00000000000000000000000000000000>;
L_0000017e13cdaf00 .functor BUFZ 22, L_0000017e13e76500, C4<0000000000000000000000>, C4<0000000000000000000000>, C4<0000000000000000000000>;
v0000017e13e17540_0 .net *"_ivl_2", 21 0, L_0000017e13cdaf00;  1 drivers
S_0000017e13e13510 .scope generate, "gen_flatten_cols[1]" "gen_flatten_cols[1]" 4 212, 4 212 0, S_0000017e13e12bb0;
 .timescale 0 0;
P_0000017e13e11db0 .param/l "col" 0 4 212, +C4<01>;
P_0000017e13e11de8 .param/l "idx" 1 4 213, +C4<00000000000000000000000000000001>;
L_0000017e13cda560 .functor BUFZ 22, L_0000017e13e75560, C4<0000000000000000000000>, C4<0000000000000000000000>, C4<0000000000000000000000>;
v0000017e13e16640_0 .net *"_ivl_2", 21 0, L_0000017e13cda560;  1 drivers
S_0000017e13e13380 .scope generate, "gen_flatten_cols[2]" "gen_flatten_cols[2]" 4 212, 4 212 0, S_0000017e13e12bb0;
 .timescale 0 0;
P_0000017e13e11330 .param/l "col" 0 4 212, +C4<010>;
P_0000017e13e11368 .param/l "idx" 1 4 213, +C4<00000000000000000000000000000010>;
L_0000017e13cda790 .functor BUFZ 22, L_0000017e13e76820, C4<0000000000000000000000>, C4<0000000000000000000000>, C4<0000000000000000000000>;
v0000017e13e18300_0 .net *"_ivl_2", 21 0, L_0000017e13cda790;  1 drivers
S_0000017e13e12700 .scope generate, "gen_flatten_cols[3]" "gen_flatten_cols[3]" 4 212, 4 212 0, S_0000017e13e12bb0;
 .timescale 0 0;
P_0000017e13e11e30 .param/l "col" 0 4 212, +C4<011>;
P_0000017e13e11e68 .param/l "idx" 1 4 213, +C4<00000000000000000000000000000011>;
L_0000017e13cdaa30 .functor BUFZ 22, L_0000017e13e9b3c0, C4<0000000000000000000000>, C4<0000000000000000000000>, C4<0000000000000000000000>;
v0000017e13e18080_0 .net *"_ivl_2", 21 0, L_0000017e13cdaa30;  1 drivers
S_0000017e13e120c0 .scope generate, "gen_flatten_rows[1]" "gen_flatten_rows[1]" 4 211, 4 211 0, S_0000017e13e13ce0;
 .timescale 0 0;
P_0000017e13d99220 .param/l "row" 0 4 211, +C4<01>;
S_0000017e13e194d0 .scope generate, "gen_flatten_cols[0]" "gen_flatten_cols[0]" 4 212, 4 212 0, S_0000017e13e120c0;
 .timescale 0 0;
P_0000017e13e107b0 .param/l "col" 0 4 212, +C4<00>;
P_0000017e13e107e8 .param/l "idx" 1 4 213, +C4<00000000000000000000000000000100>;
L_0000017e13cda2c0 .functor BUFZ 22, L_0000017e13e9c2c0, C4<0000000000000000000000>, C4<0000000000000000000000>, C4<0000000000000000000000>;
v0000017e13e16dc0_0 .net *"_ivl_2", 21 0, L_0000017e13cda2c0;  1 drivers
S_0000017e13e18e90 .scope generate, "gen_flatten_cols[1]" "gen_flatten_cols[1]" 4 212, 4 212 0, S_0000017e13e120c0;
 .timescale 0 0;
P_0000017e13e10ab0 .param/l "col" 0 4 212, +C4<01>;
P_0000017e13e10ae8 .param/l "idx" 1 4 213, +C4<00000000000000000000000000000101>;
L_0000017e13cda250 .functor BUFZ 22, L_0000017e13e9d260, C4<0000000000000000000000>, C4<0000000000000000000000>, C4<0000000000000000000000>;
v0000017e13e16780_0 .net *"_ivl_2", 21 0, L_0000017e13cda250;  1 drivers
S_0000017e13e19340 .scope generate, "gen_flatten_cols[2]" "gen_flatten_cols[2]" 4 212, 4 212 0, S_0000017e13e120c0;
 .timescale 0 0;
P_0000017e13e10530 .param/l "col" 0 4 212, +C4<010>;
P_0000017e13e10568 .param/l "idx" 1 4 213, +C4<00000000000000000000000000000110>;
L_0000017e13cdaaa0 .functor BUFZ 22, L_0000017e13e9d580, C4<0000000000000000000000>, C4<0000000000000000000000>, C4<0000000000000000000000>;
v0000017e13e170e0_0 .net *"_ivl_2", 21 0, L_0000017e13cdaaa0;  1 drivers
S_0000017e13e1a600 .scope generate, "gen_flatten_cols[3]" "gen_flatten_cols[3]" 4 212, 4 212 0, S_0000017e13e120c0;
 .timescale 0 0;
P_0000017e13e10430 .param/l "col" 0 4 212, +C4<011>;
P_0000017e13e10468 .param/l "idx" 1 4 213, +C4<00000000000000000000000000000111>;
L_0000017e13cdab80 .functor BUFZ 22, L_0000017e13e9c720, C4<0000000000000000000000>, C4<0000000000000000000000>, C4<0000000000000000000000>;
v0000017e13e17900_0 .net *"_ivl_2", 21 0, L_0000017e13cdab80;  1 drivers
S_0000017e13e18b70 .scope generate, "gen_flatten_rows[2]" "gen_flatten_rows[2]" 4 211, 4 211 0, S_0000017e13e13ce0;
 .timescale 0 0;
P_0000017e13d992a0 .param/l "row" 0 4 211, +C4<010>;
S_0000017e13e19ca0 .scope generate, "gen_flatten_cols[0]" "gen_flatten_cols[0]" 4 212, 4 212 0, S_0000017e13e18b70;
 .timescale 0 0;
P_0000017e13e11430 .param/l "col" 0 4 212, +C4<00>;
P_0000017e13e11468 .param/l "idx" 1 4 213, +C4<00000000000000000000000000001000>;
L_0000017e13cdac60 .functor BUFZ 22, L_0000017e13e9baa0, C4<0000000000000000000000>, C4<0000000000000000000000>, C4<0000000000000000000000>;
v0000017e13e17e00_0 .net *"_ivl_2", 21 0, L_0000017e13cdac60;  1 drivers
S_0000017e13e19660 .scope generate, "gen_flatten_cols[1]" "gen_flatten_cols[1]" 4 212, 4 212 0, S_0000017e13e18b70;
 .timescale 0 0;
P_0000017e13e10130 .param/l "col" 0 4 212, +C4<01>;
P_0000017e13e10168 .param/l "idx" 1 4 213, +C4<00000000000000000000000000001001>;
L_0000017e13cdacd0 .functor BUFZ 22, L_0000017e13e9d300, C4<0000000000000000000000>, C4<0000000000000000000000>, C4<0000000000000000000000>;
v0000017e13e17220_0 .net *"_ivl_2", 21 0, L_0000017e13cdacd0;  1 drivers
S_0000017e13e19e30 .scope generate, "gen_flatten_cols[2]" "gen_flatten_cols[2]" 4 212, 4 212 0, S_0000017e13e18b70;
 .timescale 0 0;
P_0000017e13e112b0 .param/l "col" 0 4 212, +C4<010>;
P_0000017e13e112e8 .param/l "idx" 1 4 213, +C4<00000000000000000000000000001010>;
L_0000017e13cda100 .functor BUFZ 22, L_0000017e13e9bf00, C4<0000000000000000000000>, C4<0000000000000000000000>, C4<0000000000000000000000>;
v0000017e13e166e0_0 .net *"_ivl_2", 21 0, L_0000017e13cda100;  1 drivers
S_0000017e13e19980 .scope generate, "gen_flatten_cols[3]" "gen_flatten_cols[3]" 4 212, 4 212 0, S_0000017e13e18b70;
 .timescale 0 0;
P_0000017e13e11830 .param/l "col" 0 4 212, +C4<011>;
P_0000017e13e11868 .param/l "idx" 1 4 213, +C4<00000000000000000000000000001011>;
L_0000017e13cdae20 .functor BUFZ 22, L_0000017e13e9f100, C4<0000000000000000000000>, C4<0000000000000000000000>, C4<0000000000000000000000>;
v0000017e13e17ae0_0 .net *"_ivl_2", 21 0, L_0000017e13cdae20;  1 drivers
S_0000017e13e19020 .scope generate, "gen_flatten_rows[3]" "gen_flatten_rows[3]" 4 211, 4 211 0, S_0000017e13e13ce0;
 .timescale 0 0;
P_0000017e13d99620 .param/l "row" 0 4 211, +C4<011>;
S_0000017e13e197f0 .scope generate, "gen_flatten_cols[0]" "gen_flatten_cols[0]" 4 212, 4 212 0, S_0000017e13e19020;
 .timescale 0 0;
P_0000017e13e11030 .param/l "col" 0 4 212, +C4<00>;
P_0000017e13e11068 .param/l "idx" 1 4 213, +C4<00000000000000000000000000001100>;
L_0000017e13cdafe0 .functor BUFZ 22, L_0000017e13e9e340, C4<0000000000000000000000>, C4<0000000000000000000000>, C4<0000000000000000000000>;
v0000017e13e17180_0 .net *"_ivl_2", 21 0, L_0000017e13cdafe0;  1 drivers
S_0000017e13e1a920 .scope generate, "gen_flatten_cols[1]" "gen_flatten_cols[1]" 4 212, 4 212 0, S_0000017e13e19020;
 .timescale 0 0;
P_0000017e13e116b0 .param/l "col" 0 4 212, +C4<01>;
P_0000017e13e116e8 .param/l "idx" 1 4 213, +C4<00000000000000000000000000001101>;
L_0000017e13d141c0 .functor BUFZ 22, L_0000017e13e9f2e0, C4<0000000000000000000000>, C4<0000000000000000000000>, C4<0000000000000000000000>;
v0000017e13e16960_0 .net *"_ivl_2", 21 0, L_0000017e13d141c0;  1 drivers
S_0000017e13e191b0 .scope generate, "gen_flatten_cols[2]" "gen_flatten_cols[2]" 4 212, 4 212 0, S_0000017e13e19020;
 .timescale 0 0;
P_0000017e13e10b30 .param/l "col" 0 4 212, +C4<010>;
P_0000017e13e10b68 .param/l "idx" 1 4 213, +C4<00000000000000000000000000001110>;
L_0000017e13d13b30 .functor BUFZ 22, L_0000017e13e9dc60, C4<0000000000000000000000>, C4<0000000000000000000000>, C4<0000000000000000000000>;
v0000017e13e16a00_0 .net *"_ivl_2", 21 0, L_0000017e13d13b30;  1 drivers
S_0000017e13e19b10 .scope generate, "gen_flatten_cols[3]" "gen_flatten_cols[3]" 4 212, 4 212 0, S_0000017e13e19020;
 .timescale 0 0;
P_0000017e13e10bb0 .param/l "col" 0 4 212, +C4<011>;
P_0000017e13e10be8 .param/l "idx" 1 4 213, +C4<00000000000000000000000000001111>;
L_0000017e13d13970 .functor BUFZ 22, L_0000017e13e9fa60, C4<0000000000000000000000>, C4<0000000000000000000000>, C4<0000000000000000000000>;
v0000017e13e16f00_0 .net *"_ivl_2", 21 0, L_0000017e13d13970;  1 drivers
S_0000017e13e19fc0 .scope generate, "gen_rows[0]" "gen_rows[0]" 4 61, 4 61 0, S_0000017e13e13ce0;
 .timescale 0 0;
P_0000017e13d996e0 .param/l "row" 0 4 61, +C4<00>;
S_0000017e13e1a150 .scope generate, "gen_cols[0]" "gen_cols[0]" 4 62, 4 62 0, S_0000017e13e19fc0;
 .timescale 0 0;
P_0000017e13d98be0 .param/l "col" 0 4 62, +C4<00>;
S_0000017e13e1a2e0 .scope generate, "gen_relu" "gen_relu" 4 76, 4 76 0, S_0000017e13e1a150;
 .timescale 0 0;
v0000017e13e16fa0_0 .net *"_ivl_3", 0 0, L_0000017e13e75ec0;  1 drivers
L_0000017e13e2d400 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000017e13e16be0_0 .net/2u *"_ivl_4", 21 0, L_0000017e13e2d400;  1 drivers
L_0000017e13e75ec0 .part v0000017e13e17680_0, 21, 1;
L_0000017e13e76500 .functor MUXZ 22, v0000017e13e17680_0, L_0000017e13e2d400, L_0000017e13e75ec0, C4<>;
S_0000017e13e1a470 .scope module, "u_pe" "pe" 4 66, 5 3 0, S_0000017e13e1a150;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "clear";
    .port_info 3 /INPUT 1 "enable";
    .port_info 4 /INPUT 8 "a_value";
    .port_info 5 /INPUT 8 "b_value";
    .port_info 6 /OUTPUT 22 "acc_out";
P_0000017e13e11730 .param/l "ACC_WIDTH" 0 5 5, +C4<00000000000000000000000000010110>;
P_0000017e13e11768 .param/l "DATA_WIDTH" 0 5 4, +C4<00000000000000000000000000001000>;
v0000017e13e181c0_0 .net/s *"_ivl_0", 15 0, L_0000017e13e772c0;  1 drivers
v0000017e13e17040_0 .net/s *"_ivl_2", 15 0, L_0000017e13e75920;  1 drivers
v0000017e13e17ea0_0 .net *"_ivl_7", 0 0, L_0000017e13e75600;  1 drivers
v0000017e13e17a40_0 .net *"_ivl_8", 5 0, L_0000017e13e756a0;  1 drivers
v0000017e13e2c560_0 .array/port v0000017e13e2c560, 0;
v0000017e13e175e0_0 .net/s "a_value", 7 0, v0000017e13e2c560_0;  1 drivers
v0000017e13e17680_0 .var/s "acc_out", 21 0;
v0000017e13e2b700_0 .array/port v0000017e13e2b700, 0;
v0000017e13e17720_0 .net/s "b_value", 7 0, v0000017e13e2b700_0;  1 drivers
v0000017e13e172c0_0 .net "clear", 0 0, L_0000017e13d14310;  alias, 1 drivers
v0000017e13e177c0_0 .net "clk", 0 0, v0000017e13e29540_0;  alias, 1 drivers
v0000017e13e17cc0_0 .net "enable", 0 0, v0000017e13e29b80_0;  1 drivers
v0000017e13e18120_0 .net/s "product", 15 0, L_0000017e13e77400;  1 drivers
v0000017e13e179a0_0 .net/s "product_ext", 21 0, L_0000017e13e77360;  1 drivers
v0000017e13e17f40_0 .net "rst", 0 0, v0000017e13e2b200_0;  alias, 1 drivers
L_0000017e13e772c0 .extend/s 16, v0000017e13e2c560_0;
L_0000017e13e75920 .extend/s 16, v0000017e13e2b700_0;
L_0000017e13e77400 .arith/mult 16, L_0000017e13e772c0, L_0000017e13e75920;
L_0000017e13e75600 .part L_0000017e13e77400, 15, 1;
LS_0000017e13e756a0_0_0 .concat [ 1 1 1 1], L_0000017e13e75600, L_0000017e13e75600, L_0000017e13e75600, L_0000017e13e75600;
LS_0000017e13e756a0_0_4 .concat [ 1 1 0 0], L_0000017e13e75600, L_0000017e13e75600;
L_0000017e13e756a0 .concat [ 4 2 0 0], LS_0000017e13e756a0_0_0, LS_0000017e13e756a0_0_4;
L_0000017e13e77360 .concat [ 16 6 0 0], L_0000017e13e77400, L_0000017e13e756a0;
S_0000017e13e1a790 .scope generate, "gen_cols[1]" "gen_cols[1]" 4 62, 4 62 0, S_0000017e13e19fc0;
 .timescale 0 0;
P_0000017e13d99320 .param/l "col" 0 4 62, +C4<01>;
S_0000017e13e18d00 .scope generate, "gen_relu" "gen_relu" 4 76, 4 76 0, S_0000017e13e1a790;
 .timescale 0 0;
v0000017e13e17b80_0 .net *"_ivl_3", 0 0, L_0000017e13e77680;  1 drivers
L_0000017e13e2d448 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000017e13e17c20_0 .net/2u *"_ivl_4", 21 0, L_0000017e13e2d448;  1 drivers
L_0000017e13e77680 .part v0000017e13e1d8c0_0, 21, 1;
L_0000017e13e75560 .functor MUXZ 22, v0000017e13e1d8c0_0, L_0000017e13e2d448, L_0000017e13e77680, C4<>;
S_0000017e13e1ad10 .scope module, "u_pe" "pe" 4 66, 5 3 0, S_0000017e13e1a790;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "clear";
    .port_info 3 /INPUT 1 "enable";
    .port_info 4 /INPUT 8 "a_value";
    .port_info 5 /INPUT 8 "b_value";
    .port_info 6 /OUTPUT 22 "acc_out";
P_0000017e13e113b0 .param/l "ACC_WIDTH" 0 5 5, +C4<00000000000000000000000000010110>;
P_0000017e13e113e8 .param/l "DATA_WIDTH" 0 5 4, +C4<00000000000000000000000000001000>;
v0000017e13e17d60_0 .net/s *"_ivl_0", 15 0, L_0000017e13e75ba0;  1 drivers
v0000017e13e17fe0_0 .net/s *"_ivl_2", 15 0, L_0000017e13e75c40;  1 drivers
v0000017e13e183a0_0 .net *"_ivl_7", 0 0, L_0000017e13e77540;  1 drivers
v0000017e13e16500_0 .net *"_ivl_8", 5 0, L_0000017e13e75ce0;  1 drivers
v0000017e13e1d500_0 .net/s "a_value", 7 0, v0000017e13e2c560_0;  alias, 1 drivers
v0000017e13e1d8c0_0 .var/s "acc_out", 21 0;
v0000017e13e2b700_1 .array/port v0000017e13e2b700, 1;
v0000017e13e1e540_0 .net/s "b_value", 7 0, v0000017e13e2b700_1;  1 drivers
v0000017e13e1e7c0_0 .net "clear", 0 0, L_0000017e13d14310;  alias, 1 drivers
v0000017e13e1cd80_0 .net "clk", 0 0, v0000017e13e29540_0;  alias, 1 drivers
v0000017e13e1eea0_0 .net "enable", 0 0, v0000017e13e29b80_0;  alias, 1 drivers
v0000017e13e1daa0_0 .net/s "product", 15 0, L_0000017e13e77ae0;  1 drivers
v0000017e13e1d5a0_0 .net/s "product_ext", 21 0, L_0000017e13e775e0;  1 drivers
v0000017e13e1d6e0_0 .net "rst", 0 0, v0000017e13e2b200_0;  alias, 1 drivers
L_0000017e13e75ba0 .extend/s 16, v0000017e13e2c560_0;
L_0000017e13e75c40 .extend/s 16, v0000017e13e2b700_1;
L_0000017e13e77ae0 .arith/mult 16, L_0000017e13e75ba0, L_0000017e13e75c40;
L_0000017e13e77540 .part L_0000017e13e77ae0, 15, 1;
LS_0000017e13e75ce0_0_0 .concat [ 1 1 1 1], L_0000017e13e77540, L_0000017e13e77540, L_0000017e13e77540, L_0000017e13e77540;
LS_0000017e13e75ce0_0_4 .concat [ 1 1 0 0], L_0000017e13e77540, L_0000017e13e77540;
L_0000017e13e75ce0 .concat [ 4 2 0 0], LS_0000017e13e75ce0_0_0, LS_0000017e13e75ce0_0_4;
L_0000017e13e775e0 .concat [ 16 6 0 0], L_0000017e13e77ae0, L_0000017e13e75ce0;
S_0000017e13e1c160 .scope generate, "gen_cols[2]" "gen_cols[2]" 4 62, 4 62 0, S_0000017e13e19fc0;
 .timescale 0 0;
P_0000017e13d997e0 .param/l "col" 0 4 62, +C4<010>;
S_0000017e13e1c610 .scope generate, "gen_relu" "gen_relu" 4 76, 4 76 0, S_0000017e13e1c160;
 .timescale 0 0;
v0000017e13e1d780_0 .net *"_ivl_3", 0 0, L_0000017e13e77b80;  1 drivers
L_0000017e13e2d490 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000017e13e1db40_0 .net/2u *"_ivl_4", 21 0, L_0000017e13e2d490;  1 drivers
L_0000017e13e77b80 .part v0000017e13e1d820_0, 21, 1;
L_0000017e13e76820 .functor MUXZ 22, v0000017e13e1d820_0, L_0000017e13e2d490, L_0000017e13e77b80, C4<>;
S_0000017e13e1c2f0 .scope module, "u_pe" "pe" 4 66, 5 3 0, S_0000017e13e1c160;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "clear";
    .port_info 3 /INPUT 1 "enable";
    .port_info 4 /INPUT 8 "a_value";
    .port_info 5 /INPUT 8 "b_value";
    .port_info 6 /OUTPUT 22 "acc_out";
P_0000017e13e104b0 .param/l "ACC_WIDTH" 0 5 5, +C4<00000000000000000000000000010110>;
P_0000017e13e104e8 .param/l "DATA_WIDTH" 0 5 4, +C4<00000000000000000000000000001000>;
v0000017e13e1dd20_0 .net/s *"_ivl_0", 15 0, L_0000017e13e766e0;  1 drivers
v0000017e13e1d280_0 .net/s *"_ivl_2", 15 0, L_0000017e13e75420;  1 drivers
v0000017e13e1e9a0_0 .net *"_ivl_7", 0 0, L_0000017e13e77720;  1 drivers
v0000017e13e1ce20_0 .net *"_ivl_8", 5 0, L_0000017e13e777c0;  1 drivers
v0000017e13e1e5e0_0 .net/s "a_value", 7 0, v0000017e13e2c560_0;  alias, 1 drivers
v0000017e13e1d820_0 .var/s "acc_out", 21 0;
v0000017e13e2b700_2 .array/port v0000017e13e2b700, 2;
v0000017e13e1cec0_0 .net/s "b_value", 7 0, v0000017e13e2b700_2;  1 drivers
v0000017e13e1ddc0_0 .net "clear", 0 0, L_0000017e13d14310;  alias, 1 drivers
v0000017e13e1e680_0 .net "clk", 0 0, v0000017e13e29540_0;  alias, 1 drivers
v0000017e13e1e720_0 .net "enable", 0 0, v0000017e13e29b80_0;  alias, 1 drivers
v0000017e13e1e860_0 .net/s "product", 15 0, L_0000017e13e75f60;  1 drivers
v0000017e13e1cf60_0 .net/s "product_ext", 21 0, L_0000017e13e77860;  1 drivers
v0000017e13e1d960_0 .net "rst", 0 0, v0000017e13e2b200_0;  alias, 1 drivers
L_0000017e13e766e0 .extend/s 16, v0000017e13e2c560_0;
L_0000017e13e75420 .extend/s 16, v0000017e13e2b700_2;
L_0000017e13e75f60 .arith/mult 16, L_0000017e13e766e0, L_0000017e13e75420;
L_0000017e13e77720 .part L_0000017e13e75f60, 15, 1;
LS_0000017e13e777c0_0_0 .concat [ 1 1 1 1], L_0000017e13e77720, L_0000017e13e77720, L_0000017e13e77720, L_0000017e13e77720;
LS_0000017e13e777c0_0_4 .concat [ 1 1 0 0], L_0000017e13e77720, L_0000017e13e77720;
L_0000017e13e777c0 .concat [ 4 2 0 0], LS_0000017e13e777c0_0_0, LS_0000017e13e777c0_0_4;
L_0000017e13e77860 .concat [ 16 6 0 0], L_0000017e13e75f60, L_0000017e13e777c0;
S_0000017e13e1bfd0 .scope generate, "gen_cols[3]" "gen_cols[3]" 4 62, 4 62 0, S_0000017e13e19fc0;
 .timescale 0 0;
P_0000017e13d99460 .param/l "col" 0 4 62, +C4<011>;
S_0000017e13e1c930 .scope generate, "gen_relu" "gen_relu" 4 76, 4 76 0, S_0000017e13e1bfd0;
 .timescale 0 0;
v0000017e13e1d640_0 .net *"_ivl_3", 0 0, L_0000017e13e9aec0;  1 drivers
L_0000017e13e2d4d8 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000017e13e1d3c0_0 .net/2u *"_ivl_4", 21 0, L_0000017e13e2d4d8;  1 drivers
L_0000017e13e9aec0 .part v0000017e13e1eae0_0, 21, 1;
L_0000017e13e9b3c0 .functor MUXZ 22, v0000017e13e1eae0_0, L_0000017e13e2d4d8, L_0000017e13e9aec0, C4<>;
S_0000017e13e1ab80 .scope module, "u_pe" "pe" 4 66, 5 3 0, S_0000017e13e1bfd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "clear";
    .port_info 3 /INPUT 1 "enable";
    .port_info 4 /INPUT 8 "a_value";
    .port_info 5 /INPUT 8 "b_value";
    .port_info 6 /OUTPUT 22 "acc_out";
P_0000017e13e10c30 .param/l "ACC_WIDTH" 0 5 5, +C4<00000000000000000000000000010110>;
P_0000017e13e10c68 .param/l "DATA_WIDTH" 0 5 4, +C4<00000000000000000000000000001000>;
v0000017e13e1e900_0 .net/s *"_ivl_0", 15 0, L_0000017e13e768c0;  1 drivers
v0000017e13e1d1e0_0 .net/s *"_ivl_2", 15 0, L_0000017e13e754c0;  1 drivers
v0000017e13e1ea40_0 .net *"_ivl_7", 0 0, L_0000017e13e9b320;  1 drivers
v0000017e13e1d320_0 .net *"_ivl_8", 5 0, L_0000017e13e9cfe0;  1 drivers
v0000017e13e1da00_0 .net/s "a_value", 7 0, v0000017e13e2c560_0;  alias, 1 drivers
v0000017e13e1eae0_0 .var/s "acc_out", 21 0;
v0000017e13e2b700_3 .array/port v0000017e13e2b700, 3;
v0000017e13e1eb80_0 .net/s "b_value", 7 0, v0000017e13e2b700_3;  1 drivers
v0000017e13e1e040_0 .net "clear", 0 0, L_0000017e13d14310;  alias, 1 drivers
v0000017e13e1ef40_0 .net "clk", 0 0, v0000017e13e29540_0;  alias, 1 drivers
v0000017e13e1dbe0_0 .net "enable", 0 0, v0000017e13e29b80_0;  alias, 1 drivers
v0000017e13e1dfa0_0 .net/s "product", 15 0, L_0000017e13e9b280;  1 drivers
v0000017e13e1cc40_0 .net/s "product_ext", 21 0, L_0000017e13e9cea0;  1 drivers
v0000017e13e1e0e0_0 .net "rst", 0 0, v0000017e13e2b200_0;  alias, 1 drivers
L_0000017e13e768c0 .extend/s 16, v0000017e13e2c560_0;
L_0000017e13e754c0 .extend/s 16, v0000017e13e2b700_3;
L_0000017e13e9b280 .arith/mult 16, L_0000017e13e768c0, L_0000017e13e754c0;
L_0000017e13e9b320 .part L_0000017e13e9b280, 15, 1;
LS_0000017e13e9cfe0_0_0 .concat [ 1 1 1 1], L_0000017e13e9b320, L_0000017e13e9b320, L_0000017e13e9b320, L_0000017e13e9b320;
LS_0000017e13e9cfe0_0_4 .concat [ 1 1 0 0], L_0000017e13e9b320, L_0000017e13e9b320;
L_0000017e13e9cfe0 .concat [ 4 2 0 0], LS_0000017e13e9cfe0_0_0, LS_0000017e13e9cfe0_0_4;
L_0000017e13e9cea0 .concat [ 16 6 0 0], L_0000017e13e9b280, L_0000017e13e9cfe0;
S_0000017e13e1b670 .scope generate, "gen_rows[1]" "gen_rows[1]" 4 61, 4 61 0, S_0000017e13e13ce0;
 .timescale 0 0;
P_0000017e13d998a0 .param/l "row" 0 4 61, +C4<01>;
S_0000017e13e1aea0 .scope generate, "gen_cols[0]" "gen_cols[0]" 4 62, 4 62 0, S_0000017e13e1b670;
 .timescale 0 0;
P_0000017e13d99420 .param/l "col" 0 4 62, +C4<00>;
S_0000017e13e1c480 .scope generate, "gen_relu" "gen_relu" 4 76, 4 76 0, S_0000017e13e1aea0;
 .timescale 0 0;
v0000017e13e1ec20_0 .net *"_ivl_3", 0 0, L_0000017e13e9c0e0;  1 drivers
L_0000017e13e2d520 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000017e13e1de60_0 .net/2u *"_ivl_4", 21 0, L_0000017e13e2d520;  1 drivers
L_0000017e13e9c0e0 .part v0000017e13e1efe0_0, 21, 1;
L_0000017e13e9c2c0 .functor MUXZ 22, v0000017e13e1efe0_0, L_0000017e13e2d520, L_0000017e13e9c0e0, C4<>;
S_0000017e13e1b1c0 .scope module, "u_pe" "pe" 4 66, 5 3 0, S_0000017e13e1aea0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "clear";
    .port_info 3 /INPUT 1 "enable";
    .port_info 4 /INPUT 8 "a_value";
    .port_info 5 /INPUT 8 "b_value";
    .port_info 6 /OUTPUT 22 "acc_out";
P_0000017e13e11930 .param/l "ACC_WIDTH" 0 5 5, +C4<00000000000000000000000000010110>;
P_0000017e13e11968 .param/l "DATA_WIDTH" 0 5 4, +C4<00000000000000000000000000001000>;
v0000017e13e1ecc0_0 .net/s *"_ivl_0", 15 0, L_0000017e13e9d4e0;  1 drivers
v0000017e13e1d000_0 .net/s *"_ivl_2", 15 0, L_0000017e13e9cae0;  1 drivers
v0000017e13e1ed60_0 .net *"_ivl_7", 0 0, L_0000017e13e9c540;  1 drivers
v0000017e13e1ee00_0 .net *"_ivl_8", 5 0, L_0000017e13e9cb80;  1 drivers
v0000017e13e2c560_1 .array/port v0000017e13e2c560, 1;
v0000017e13e1d0a0_0 .net/s "a_value", 7 0, v0000017e13e2c560_1;  1 drivers
v0000017e13e1efe0_0 .var/s "acc_out", 21 0;
v0000017e13e1f080_0 .net/s "b_value", 7 0, v0000017e13e2b700_0;  alias, 1 drivers
v0000017e13e1dc80_0 .net "clear", 0 0, L_0000017e13d14310;  alias, 1 drivers
v0000017e13e1df00_0 .net "clk", 0 0, v0000017e13e29540_0;  alias, 1 drivers
v0000017e13e1f120_0 .net "enable", 0 0, v0000017e13e29b80_0;  alias, 1 drivers
v0000017e13e1f1c0_0 .net/s "product", 15 0, L_0000017e13e9c9a0;  1 drivers
v0000017e13e1d140_0 .net/s "product_ext", 21 0, L_0000017e13e9b0a0;  1 drivers
v0000017e13e1e180_0 .net "rst", 0 0, v0000017e13e2b200_0;  alias, 1 drivers
L_0000017e13e9d4e0 .extend/s 16, v0000017e13e2c560_1;
L_0000017e13e9cae0 .extend/s 16, v0000017e13e2b700_0;
L_0000017e13e9c9a0 .arith/mult 16, L_0000017e13e9d4e0, L_0000017e13e9cae0;
L_0000017e13e9c540 .part L_0000017e13e9c9a0, 15, 1;
LS_0000017e13e9cb80_0_0 .concat [ 1 1 1 1], L_0000017e13e9c540, L_0000017e13e9c540, L_0000017e13e9c540, L_0000017e13e9c540;
LS_0000017e13e9cb80_0_4 .concat [ 1 1 0 0], L_0000017e13e9c540, L_0000017e13e9c540;
L_0000017e13e9cb80 .concat [ 4 2 0 0], LS_0000017e13e9cb80_0_0, LS_0000017e13e9cb80_0_4;
L_0000017e13e9b0a0 .concat [ 16 6 0 0], L_0000017e13e9c9a0, L_0000017e13e9cb80;
S_0000017e13e1b4e0 .scope generate, "gen_cols[1]" "gen_cols[1]" 4 62, 4 62 0, S_0000017e13e1b670;
 .timescale 0 0;
P_0000017e13d994a0 .param/l "col" 0 4 62, +C4<01>;
S_0000017e13e1b800 .scope generate, "gen_relu" "gen_relu" 4 76, 4 76 0, S_0000017e13e1b4e0;
 .timescale 0 0;
v0000017e13e1f260_0 .net *"_ivl_3", 0 0, L_0000017e13e9b140;  1 drivers
L_0000017e13e2d568 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000017e13e1e220_0 .net/2u *"_ivl_4", 21 0, L_0000017e13e2d568;  1 drivers
L_0000017e13e9b140 .part v0000017e13e1e400_0, 21, 1;
L_0000017e13e9d260 .functor MUXZ 22, v0000017e13e1e400_0, L_0000017e13e2d568, L_0000017e13e9b140, C4<>;
S_0000017e13e1b350 .scope module, "u_pe" "pe" 4 66, 5 3 0, S_0000017e13e1b4e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "clear";
    .port_info 3 /INPUT 1 "enable";
    .port_info 4 /INPUT 8 "a_value";
    .port_info 5 /INPUT 8 "b_value";
    .port_info 6 /OUTPUT 22 "acc_out";
P_0000017e13e11fb0 .param/l "ACC_WIDTH" 0 5 5, +C4<00000000000000000000000000010110>;
P_0000017e13e11fe8 .param/l "DATA_WIDTH" 0 5 4, +C4<00000000000000000000000000001000>;
v0000017e13e1d460_0 .net/s *"_ivl_0", 15 0, L_0000017e13e9cf40;  1 drivers
v0000017e13e1e2c0_0 .net/s *"_ivl_2", 15 0, L_0000017e13e9cc20;  1 drivers
v0000017e13e1f300_0 .net *"_ivl_7", 0 0, L_0000017e13e9c680;  1 drivers
v0000017e13e1e360_0 .net *"_ivl_8", 5 0, L_0000017e13e9bfa0;  1 drivers
v0000017e13e1cba0_0 .net/s "a_value", 7 0, v0000017e13e2c560_1;  alias, 1 drivers
v0000017e13e1e400_0 .var/s "acc_out", 21 0;
v0000017e13e1cce0_0 .net/s "b_value", 7 0, v0000017e13e2b700_1;  alias, 1 drivers
v0000017e13e1e4a0_0 .net "clear", 0 0, L_0000017e13d14310;  alias, 1 drivers
v0000017e13e1f940_0 .net "clk", 0 0, v0000017e13e29540_0;  alias, 1 drivers
v0000017e13e208e0_0 .net "enable", 0 0, v0000017e13e29b80_0;  alias, 1 drivers
v0000017e13e1ff80_0 .net/s "product", 15 0, L_0000017e13e9ce00;  1 drivers
v0000017e13e20980_0 .net/s "product_ext", 21 0, L_0000017e13e9ccc0;  1 drivers
v0000017e13e1f620_0 .net "rst", 0 0, v0000017e13e2b200_0;  alias, 1 drivers
L_0000017e13e9cf40 .extend/s 16, v0000017e13e2c560_1;
L_0000017e13e9cc20 .extend/s 16, v0000017e13e2b700_1;
L_0000017e13e9ce00 .arith/mult 16, L_0000017e13e9cf40, L_0000017e13e9cc20;
L_0000017e13e9c680 .part L_0000017e13e9ce00, 15, 1;
LS_0000017e13e9bfa0_0_0 .concat [ 1 1 1 1], L_0000017e13e9c680, L_0000017e13e9c680, L_0000017e13e9c680, L_0000017e13e9c680;
LS_0000017e13e9bfa0_0_4 .concat [ 1 1 0 0], L_0000017e13e9c680, L_0000017e13e9c680;
L_0000017e13e9bfa0 .concat [ 4 2 0 0], LS_0000017e13e9bfa0_0_0, LS_0000017e13e9bfa0_0_4;
L_0000017e13e9ccc0 .concat [ 16 6 0 0], L_0000017e13e9ce00, L_0000017e13e9bfa0;
S_0000017e13e1c7a0 .scope generate, "gen_cols[2]" "gen_cols[2]" 4 62, 4 62 0, S_0000017e13e1b670;
 .timescale 0 0;
P_0000017e13d99960 .param/l "col" 0 4 62, +C4<010>;
S_0000017e13e1b030 .scope generate, "gen_relu" "gen_relu" 4 76, 4 76 0, S_0000017e13e1c7a0;
 .timescale 0 0;
v0000017e13e1f6c0_0 .net *"_ivl_3", 0 0, L_0000017e13e9b820;  1 drivers
L_0000017e13e2d5b0 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000017e13e1fd00_0 .net/2u *"_ivl_4", 21 0, L_0000017e13e2d5b0;  1 drivers
L_0000017e13e9b820 .part v0000017e13e1fa80_0, 21, 1;
L_0000017e13e9d580 .functor MUXZ 22, v0000017e13e1fa80_0, L_0000017e13e2d5b0, L_0000017e13e9b820, C4<>;
S_0000017e13e1b990 .scope module, "u_pe" "pe" 4 66, 5 3 0, S_0000017e13e1c7a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "clear";
    .port_info 3 /INPUT 1 "enable";
    .port_info 4 /INPUT 8 "a_value";
    .port_info 5 /INPUT 8 "b_value";
    .port_info 6 /OUTPUT 22 "acc_out";
P_0000017e13e11a30 .param/l "ACC_WIDTH" 0 5 5, +C4<00000000000000000000000000010110>;
P_0000017e13e11a68 .param/l "DATA_WIDTH" 0 5 4, +C4<00000000000000000000000000001000>;
v0000017e13e200c0_0 .net/s *"_ivl_0", 15 0, L_0000017e13e9cd60;  1 drivers
v0000017e13e205c0_0 .net/s *"_ivl_2", 15 0, L_0000017e13e9c4a0;  1 drivers
v0000017e13e1f9e0_0 .net *"_ivl_7", 0 0, L_0000017e13e9b460;  1 drivers
v0000017e13e1f760_0 .net *"_ivl_8", 5 0, L_0000017e13e9bb40;  1 drivers
v0000017e13e20a20_0 .net/s "a_value", 7 0, v0000017e13e2c560_1;  alias, 1 drivers
v0000017e13e1fa80_0 .var/s "acc_out", 21 0;
v0000017e13e20840_0 .net/s "b_value", 7 0, v0000017e13e2b700_2;  alias, 1 drivers
v0000017e13e1f3a0_0 .net "clear", 0 0, L_0000017e13d14310;  alias, 1 drivers
v0000017e13e20020_0 .net "clk", 0 0, v0000017e13e29540_0;  alias, 1 drivers
v0000017e13e1f800_0 .net "enable", 0 0, v0000017e13e29b80_0;  alias, 1 drivers
v0000017e13e1f440_0 .net/s "product", 15 0, L_0000017e13e9bd20;  1 drivers
v0000017e13e20520_0 .net/s "product_ext", 21 0, L_0000017e13e9af60;  1 drivers
v0000017e13e1f4e0_0 .net "rst", 0 0, v0000017e13e2b200_0;  alias, 1 drivers
L_0000017e13e9cd60 .extend/s 16, v0000017e13e2c560_1;
L_0000017e13e9c4a0 .extend/s 16, v0000017e13e2b700_2;
L_0000017e13e9bd20 .arith/mult 16, L_0000017e13e9cd60, L_0000017e13e9c4a0;
L_0000017e13e9b460 .part L_0000017e13e9bd20, 15, 1;
LS_0000017e13e9bb40_0_0 .concat [ 1 1 1 1], L_0000017e13e9b460, L_0000017e13e9b460, L_0000017e13e9b460, L_0000017e13e9b460;
LS_0000017e13e9bb40_0_4 .concat [ 1 1 0 0], L_0000017e13e9b460, L_0000017e13e9b460;
L_0000017e13e9bb40 .concat [ 4 2 0 0], LS_0000017e13e9bb40_0_0, LS_0000017e13e9bb40_0_4;
L_0000017e13e9af60 .concat [ 16 6 0 0], L_0000017e13e9bd20, L_0000017e13e9bb40;
S_0000017e13e1bb20 .scope generate, "gen_cols[3]" "gen_cols[3]" 4 62, 4 62 0, S_0000017e13e1b670;
 .timescale 0 0;
P_0000017e13d998e0 .param/l "col" 0 4 62, +C4<011>;
S_0000017e13e1bcb0 .scope generate, "gen_relu" "gen_relu" 4 76, 4 76 0, S_0000017e13e1bb20;
 .timescale 0 0;
v0000017e13e20160_0 .net *"_ivl_3", 0 0, L_0000017e13e9d440;  1 drivers
L_0000017e13e2d5f8 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000017e13e20200_0 .net/2u *"_ivl_4", 21 0, L_0000017e13e2d5f8;  1 drivers
L_0000017e13e9d440 .part v0000017e13e1fc60_0, 21, 1;
L_0000017e13e9c720 .functor MUXZ 22, v0000017e13e1fc60_0, L_0000017e13e2d5f8, L_0000017e13e9d440, C4<>;
S_0000017e13e1be40 .scope module, "u_pe" "pe" 4 66, 5 3 0, S_0000017e13e1bb20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "clear";
    .port_info 3 /INPUT 1 "enable";
    .port_info 4 /INPUT 8 "a_value";
    .port_info 5 /INPUT 8 "b_value";
    .port_info 6 /OUTPUT 22 "acc_out";
P_0000017e13e11b30 .param/l "ACC_WIDTH" 0 5 5, +C4<00000000000000000000000000010110>;
P_0000017e13e11b68 .param/l "DATA_WIDTH" 0 5 4, +C4<00000000000000000000000000001000>;
v0000017e13e1fda0_0 .net/s *"_ivl_0", 15 0, L_0000017e13e9b1e0;  1 drivers
v0000017e13e1fb20_0 .net/s *"_ivl_2", 15 0, L_0000017e13e9bbe0;  1 drivers
v0000017e13e1f580_0 .net *"_ivl_7", 0 0, L_0000017e13e9c040;  1 drivers
v0000017e13e1f8a0_0 .net *"_ivl_8", 5 0, L_0000017e13e9c180;  1 drivers
v0000017e13e1fbc0_0 .net/s "a_value", 7 0, v0000017e13e2c560_1;  alias, 1 drivers
v0000017e13e1fc60_0 .var/s "acc_out", 21 0;
v0000017e13e1fe40_0 .net/s "b_value", 7 0, v0000017e13e2b700_3;  alias, 1 drivers
v0000017e13e202a0_0 .net "clear", 0 0, L_0000017e13d14310;  alias, 1 drivers
v0000017e13e1fee0_0 .net "clk", 0 0, v0000017e13e29540_0;  alias, 1 drivers
v0000017e13e20340_0 .net "enable", 0 0, v0000017e13e29b80_0;  alias, 1 drivers
v0000017e13e203e0_0 .net/s "product", 15 0, L_0000017e13e9b000;  1 drivers
v0000017e13e20660_0 .net/s "product_ext", 21 0, L_0000017e13e9d080;  1 drivers
v0000017e13e20480_0 .net "rst", 0 0, v0000017e13e2b200_0;  alias, 1 drivers
L_0000017e13e9b1e0 .extend/s 16, v0000017e13e2c560_1;
L_0000017e13e9bbe0 .extend/s 16, v0000017e13e2b700_3;
L_0000017e13e9b000 .arith/mult 16, L_0000017e13e9b1e0, L_0000017e13e9bbe0;
L_0000017e13e9c040 .part L_0000017e13e9b000, 15, 1;
LS_0000017e13e9c180_0_0 .concat [ 1 1 1 1], L_0000017e13e9c040, L_0000017e13e9c040, L_0000017e13e9c040, L_0000017e13e9c040;
LS_0000017e13e9c180_0_4 .concat [ 1 1 0 0], L_0000017e13e9c040, L_0000017e13e9c040;
L_0000017e13e9c180 .concat [ 4 2 0 0], LS_0000017e13e9c180_0_0, LS_0000017e13e9c180_0_4;
L_0000017e13e9d080 .concat [ 16 6 0 0], L_0000017e13e9b000, L_0000017e13e9c180;
S_0000017e13e20ec0 .scope generate, "gen_rows[2]" "gen_rows[2]" 4 61, 4 61 0, S_0000017e13e13ce0;
 .timescale 0 0;
P_0000017e13d994e0 .param/l "row" 0 4 61, +C4<010>;
S_0000017e13e21050 .scope generate, "gen_cols[0]" "gen_cols[0]" 4 62, 4 62 0, S_0000017e13e20ec0;
 .timescale 0 0;
P_0000017e13d99920 .param/l "col" 0 4 62, +C4<00>;
S_0000017e13e211e0 .scope generate, "gen_relu" "gen_relu" 4 76, 4 76 0, S_0000017e13e21050;
 .timescale 0 0;
v0000017e13e20700_0 .net *"_ivl_3", 0 0, L_0000017e13e9d620;  1 drivers
L_0000017e13e2d640 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000017e13e207a0_0 .net/2u *"_ivl_4", 21 0, L_0000017e13e2d640;  1 drivers
L_0000017e13e9d620 .part v0000017e13e23ca0_0, 21, 1;
L_0000017e13e9baa0 .functor MUXZ 22, v0000017e13e23ca0_0, L_0000017e13e2d640, L_0000017e13e9d620, C4<>;
S_0000017e13e21b40 .scope module, "u_pe" "pe" 4 66, 5 3 0, S_0000017e13e21050;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "clear";
    .port_info 3 /INPUT 1 "enable";
    .port_info 4 /INPUT 8 "a_value";
    .port_info 5 /INPUT 8 "b_value";
    .port_info 6 /OUTPUT 22 "acc_out";
P_0000017e13e11d30 .param/l "ACC_WIDTH" 0 5 5, +C4<00000000000000000000000000010110>;
P_0000017e13e11d68 .param/l "DATA_WIDTH" 0 5 4, +C4<00000000000000000000000000001000>;
v0000017e13e23de0_0 .net/s *"_ivl_0", 15 0, L_0000017e13e9c360;  1 drivers
v0000017e13e24c40_0 .net/s *"_ivl_2", 15 0, L_0000017e13e9d1c0;  1 drivers
v0000017e13e23700_0 .net *"_ivl_7", 0 0, L_0000017e13e9c400;  1 drivers
v0000017e13e22bc0_0 .net *"_ivl_8", 5 0, L_0000017e13e9c5e0;  1 drivers
v0000017e13e2c560_2 .array/port v0000017e13e2c560, 2;
v0000017e13e24ec0_0 .net/s "a_value", 7 0, v0000017e13e2c560_2;  1 drivers
v0000017e13e23ca0_0 .var/s "acc_out", 21 0;
v0000017e13e23b60_0 .net/s "b_value", 7 0, v0000017e13e2b700_0;  alias, 1 drivers
v0000017e13e23c00_0 .net "clear", 0 0, L_0000017e13d14310;  alias, 1 drivers
v0000017e13e24a60_0 .net "clk", 0 0, v0000017e13e29540_0;  alias, 1 drivers
v0000017e13e23980_0 .net "enable", 0 0, v0000017e13e29b80_0;  alias, 1 drivers
v0000017e13e22e40_0 .net/s "product", 15 0, L_0000017e13e9c220;  1 drivers
v0000017e13e22ee0_0 .net/s "product_ext", 21 0, L_0000017e13e9ba00;  1 drivers
v0000017e13e23a20_0 .net "rst", 0 0, v0000017e13e2b200_0;  alias, 1 drivers
L_0000017e13e9c360 .extend/s 16, v0000017e13e2c560_2;
L_0000017e13e9d1c0 .extend/s 16, v0000017e13e2b700_0;
L_0000017e13e9c220 .arith/mult 16, L_0000017e13e9c360, L_0000017e13e9d1c0;
L_0000017e13e9c400 .part L_0000017e13e9c220, 15, 1;
LS_0000017e13e9c5e0_0_0 .concat [ 1 1 1 1], L_0000017e13e9c400, L_0000017e13e9c400, L_0000017e13e9c400, L_0000017e13e9c400;
LS_0000017e13e9c5e0_0_4 .concat [ 1 1 0 0], L_0000017e13e9c400, L_0000017e13e9c400;
L_0000017e13e9c5e0 .concat [ 4 2 0 0], LS_0000017e13e9c5e0_0_0, LS_0000017e13e9c5e0_0_4;
L_0000017e13e9ba00 .concat [ 16 6 0 0], L_0000017e13e9c220, L_0000017e13e9c5e0;
S_0000017e13e21cd0 .scope generate, "gen_cols[1]" "gen_cols[1]" 4 62, 4 62 0, S_0000017e13e20ec0;
 .timescale 0 0;
P_0000017e13d989a0 .param/l "col" 0 4 62, +C4<01>;
S_0000017e13e20d30 .scope generate, "gen_relu" "gen_relu" 4 76, 4 76 0, S_0000017e13e21cd0;
 .timescale 0 0;
v0000017e13e24920_0 .net *"_ivl_3", 0 0, L_0000017e13e9b780;  1 drivers
L_0000017e13e2d688 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000017e13e235c0_0 .net/2u *"_ivl_4", 21 0, L_0000017e13e2d688;  1 drivers
L_0000017e13e9b780 .part v0000017e13e23d40_0, 21, 1;
L_0000017e13e9d300 .functor MUXZ 22, v0000017e13e23d40_0, L_0000017e13e2d688, L_0000017e13e9b780, C4<>;
S_0000017e13e219b0 .scope module, "u_pe" "pe" 4 66, 5 3 0, S_0000017e13e21cd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "clear";
    .port_info 3 /INPUT 1 "enable";
    .port_info 4 /INPUT 8 "a_value";
    .port_info 5 /INPUT 8 "b_value";
    .port_info 6 /OUTPUT 22 "acc_out";
P_0000017e13e106b0 .param/l "ACC_WIDTH" 0 5 5, +C4<00000000000000000000000000010110>;
P_0000017e13e106e8 .param/l "DATA_WIDTH" 0 5 4, +C4<00000000000000000000000000001000>;
v0000017e13e24ba0_0 .net/s *"_ivl_0", 15 0, L_0000017e13e9bc80;  1 drivers
v0000017e13e23ac0_0 .net/s *"_ivl_2", 15 0, L_0000017e13e9b500;  1 drivers
v0000017e13e241a0_0 .net *"_ivl_7", 0 0, L_0000017e13e9b640;  1 drivers
v0000017e13e23520_0 .net *"_ivl_8", 5 0, L_0000017e13e9d120;  1 drivers
v0000017e13e22f80_0 .net/s "a_value", 7 0, v0000017e13e2c560_2;  alias, 1 drivers
v0000017e13e23d40_0 .var/s "acc_out", 21 0;
v0000017e13e24880_0 .net/s "b_value", 7 0, v0000017e13e2b700_1;  alias, 1 drivers
v0000017e13e24240_0 .net "clear", 0 0, L_0000017e13d14310;  alias, 1 drivers
v0000017e13e23020_0 .net "clk", 0 0, v0000017e13e29540_0;  alias, 1 drivers
v0000017e13e24ce0_0 .net "enable", 0 0, v0000017e13e29b80_0;  alias, 1 drivers
v0000017e13e247e0_0 .net/s "product", 15 0, L_0000017e13e9b5a0;  1 drivers
v0000017e13e22c60_0 .net/s "product_ext", 21 0, L_0000017e13e9b6e0;  1 drivers
v0000017e13e249c0_0 .net "rst", 0 0, v0000017e13e2b200_0;  alias, 1 drivers
L_0000017e13e9bc80 .extend/s 16, v0000017e13e2c560_2;
L_0000017e13e9b500 .extend/s 16, v0000017e13e2b700_1;
L_0000017e13e9b5a0 .arith/mult 16, L_0000017e13e9bc80, L_0000017e13e9b500;
L_0000017e13e9b640 .part L_0000017e13e9b5a0, 15, 1;
LS_0000017e13e9d120_0_0 .concat [ 1 1 1 1], L_0000017e13e9b640, L_0000017e13e9b640, L_0000017e13e9b640, L_0000017e13e9b640;
LS_0000017e13e9d120_0_4 .concat [ 1 1 0 0], L_0000017e13e9b640, L_0000017e13e9b640;
L_0000017e13e9d120 .concat [ 4 2 0 0], LS_0000017e13e9d120_0_0, LS_0000017e13e9d120_0_4;
L_0000017e13e9b6e0 .concat [ 16 6 0 0], L_0000017e13e9b5a0, L_0000017e13e9d120;
S_0000017e13e21e60 .scope generate, "gen_cols[2]" "gen_cols[2]" 4 62, 4 62 0, S_0000017e13e20ec0;
 .timescale 0 0;
P_0000017e13d98a20 .param/l "col" 0 4 62, +C4<010>;
S_0000017e13e21370 .scope generate, "gen_relu" "gen_relu" 4 76, 4 76 0, S_0000017e13e21e60;
 .timescale 0 0;
v0000017e13e25000_0 .net *"_ivl_3", 0 0, L_0000017e13e9c900;  1 drivers
L_0000017e13e2d6d0 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000017e13e246a0_0 .net/2u *"_ivl_4", 21 0, L_0000017e13e2d6d0;  1 drivers
L_0000017e13e9c900 .part v0000017e13e23fc0_0, 21, 1;
L_0000017e13e9bf00 .functor MUXZ 22, v0000017e13e23fc0_0, L_0000017e13e2d6d0, L_0000017e13e9c900, C4<>;
S_0000017e13e21500 .scope module, "u_pe" "pe" 4 66, 5 3 0, S_0000017e13e21e60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "clear";
    .port_info 3 /INPUT 1 "enable";
    .port_info 4 /INPUT 8 "a_value";
    .port_info 5 /INPUT 8 "b_value";
    .port_info 6 /OUTPUT 22 "acc_out";
P_0000017e13e10730 .param/l "ACC_WIDTH" 0 5 5, +C4<00000000000000000000000000010110>;
P_0000017e13e10768 .param/l "DATA_WIDTH" 0 5 4, +C4<00000000000000000000000000001000>;
v0000017e13e24d80_0 .net/s *"_ivl_0", 15 0, L_0000017e13e9b8c0;  1 drivers
v0000017e13e24b00_0 .net/s *"_ivl_2", 15 0, L_0000017e13e9c7c0;  1 drivers
v0000017e13e23e80_0 .net *"_ivl_7", 0 0, L_0000017e13e9b960;  1 drivers
v0000017e13e237a0_0 .net *"_ivl_8", 5 0, L_0000017e13e9bdc0;  1 drivers
v0000017e13e23f20_0 .net/s "a_value", 7 0, v0000017e13e2c560_2;  alias, 1 drivers
v0000017e13e23fc0_0 .var/s "acc_out", 21 0;
v0000017e13e24e20_0 .net/s "b_value", 7 0, v0000017e13e2b700_2;  alias, 1 drivers
v0000017e13e24f60_0 .net "clear", 0 0, L_0000017e13d14310;  alias, 1 drivers
v0000017e13e250a0_0 .net "clk", 0 0, v0000017e13e29540_0;  alias, 1 drivers
v0000017e13e23660_0 .net "enable", 0 0, v0000017e13e29b80_0;  alias, 1 drivers
v0000017e13e230c0_0 .net/s "product", 15 0, L_0000017e13e9c860;  1 drivers
v0000017e13e24060_0 .net/s "product_ext", 21 0, L_0000017e13e9be60;  1 drivers
v0000017e13e24740_0 .net "rst", 0 0, v0000017e13e2b200_0;  alias, 1 drivers
L_0000017e13e9b8c0 .extend/s 16, v0000017e13e2c560_2;
L_0000017e13e9c7c0 .extend/s 16, v0000017e13e2b700_2;
L_0000017e13e9c860 .arith/mult 16, L_0000017e13e9b8c0, L_0000017e13e9c7c0;
L_0000017e13e9b960 .part L_0000017e13e9c860, 15, 1;
LS_0000017e13e9bdc0_0_0 .concat [ 1 1 1 1], L_0000017e13e9b960, L_0000017e13e9b960, L_0000017e13e9b960, L_0000017e13e9b960;
LS_0000017e13e9bdc0_0_4 .concat [ 1 1 0 0], L_0000017e13e9b960, L_0000017e13e9b960;
L_0000017e13e9bdc0 .concat [ 4 2 0 0], LS_0000017e13e9bdc0_0_0, LS_0000017e13e9bdc0_0_4;
L_0000017e13e9be60 .concat [ 16 6 0 0], L_0000017e13e9c860, L_0000017e13e9bdc0;
S_0000017e13e227c0 .scope generate, "gen_cols[3]" "gen_cols[3]" 4 62, 4 62 0, S_0000017e13e20ec0;
 .timescale 0 0;
P_0000017e13d98ee0 .param/l "col" 0 4 62, +C4<011>;
S_0000017e13e224a0 .scope generate, "gen_relu" "gen_relu" 4 76, 4 76 0, S_0000017e13e227c0;
 .timescale 0 0;
v0000017e13e242e0_0 .net *"_ivl_3", 0 0, L_0000017e13e9ea20;  1 drivers
L_0000017e13e2d718 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000017e13e24100_0 .net/2u *"_ivl_4", 21 0, L_0000017e13e2d718;  1 drivers
L_0000017e13e9ea20 .part v0000017e13e233e0_0, 21, 1;
L_0000017e13e9f100 .functor MUXZ 22, v0000017e13e233e0_0, L_0000017e13e2d718, L_0000017e13e9ea20, C4<>;
S_0000017e13e21820 .scope module, "u_pe" "pe" 4 66, 5 3 0, S_0000017e13e227c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "clear";
    .port_info 3 /INPUT 1 "enable";
    .port_info 4 /INPUT 8 "a_value";
    .port_info 5 /INPUT 8 "b_value";
    .port_info 6 /OUTPUT 22 "acc_out";
P_0000017e13e10eb0 .param/l "ACC_WIDTH" 0 5 5, +C4<00000000000000000000000000010110>;
P_0000017e13e10ee8 .param/l "DATA_WIDTH" 0 5 4, +C4<00000000000000000000000000001000>;
v0000017e13e23840_0 .net/s *"_ivl_0", 15 0, L_0000017e13e9d3a0;  1 drivers
v0000017e13e244c0_0 .net/s *"_ivl_2", 15 0, L_0000017e13e9ca40;  1 drivers
v0000017e13e25140_0 .net *"_ivl_7", 0 0, L_0000017e13e9e020;  1 drivers
v0000017e13e232a0_0 .net *"_ivl_8", 5 0, L_0000017e13e9fce0;  1 drivers
v0000017e13e24380_0 .net/s "a_value", 7 0, v0000017e13e2c560_2;  alias, 1 drivers
v0000017e13e233e0_0 .var/s "acc_out", 21 0;
v0000017e13e23160_0 .net/s "b_value", 7 0, v0000017e13e2b700_3;  alias, 1 drivers
v0000017e13e24420_0 .net "clear", 0 0, L_0000017e13d14310;  alias, 1 drivers
v0000017e13e238e0_0 .net "clk", 0 0, v0000017e13e29540_0;  alias, 1 drivers
v0000017e13e24560_0 .net "enable", 0 0, v0000017e13e29b80_0;  alias, 1 drivers
v0000017e13e23200_0 .net/s "product", 15 0, L_0000017e13e9f1a0;  1 drivers
v0000017e13e23340_0 .net/s "product_ext", 21 0, L_0000017e13e9f420;  1 drivers
v0000017e13e251e0_0 .net "rst", 0 0, v0000017e13e2b200_0;  alias, 1 drivers
L_0000017e13e9d3a0 .extend/s 16, v0000017e13e2c560_2;
L_0000017e13e9ca40 .extend/s 16, v0000017e13e2b700_3;
L_0000017e13e9f1a0 .arith/mult 16, L_0000017e13e9d3a0, L_0000017e13e9ca40;
L_0000017e13e9e020 .part L_0000017e13e9f1a0, 15, 1;
LS_0000017e13e9fce0_0_0 .concat [ 1 1 1 1], L_0000017e13e9e020, L_0000017e13e9e020, L_0000017e13e9e020, L_0000017e13e9e020;
LS_0000017e13e9fce0_0_4 .concat [ 1 1 0 0], L_0000017e13e9e020, L_0000017e13e9e020;
L_0000017e13e9fce0 .concat [ 4 2 0 0], LS_0000017e13e9fce0_0_0, LS_0000017e13e9fce0_0_4;
L_0000017e13e9f420 .concat [ 16 6 0 0], L_0000017e13e9f1a0, L_0000017e13e9fce0;
S_0000017e13e22180 .scope generate, "gen_rows[3]" "gen_rows[3]" 4 61, 4 61 0, S_0000017e13e13ce0;
 .timescale 0 0;
P_0000017e13d98ce0 .param/l "row" 0 4 61, +C4<011>;
S_0000017e13e22950 .scope generate, "gen_cols[0]" "gen_cols[0]" 4 62, 4 62 0, S_0000017e13e22180;
 .timescale 0 0;
P_0000017e13d9a360 .param/l "col" 0 4 62, +C4<00>;
S_0000017e13e22310 .scope generate, "gen_relu" "gen_relu" 4 76, 4 76 0, S_0000017e13e22950;
 .timescale 0 0;
v0000017e13e25280_0 .net *"_ivl_3", 0 0, L_0000017e13e9d9e0;  1 drivers
L_0000017e13e2d760 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000017e13e23480_0 .net/2u *"_ivl_4", 21 0, L_0000017e13e2d760;  1 drivers
L_0000017e13e9d9e0 .part v0000017e13e253c0_0, 21, 1;
L_0000017e13e9e340 .functor MUXZ 22, v0000017e13e253c0_0, L_0000017e13e2d760, L_0000017e13e9d9e0, C4<>;
S_0000017e13e21ff0 .scope module, "u_pe" "pe" 4 66, 5 3 0, S_0000017e13e22950;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "clear";
    .port_info 3 /INPUT 1 "enable";
    .port_info 4 /INPUT 8 "a_value";
    .port_info 5 /INPUT 8 "b_value";
    .port_info 6 /OUTPUT 22 "acc_out";
P_0000017e13e10f30 .param/l "ACC_WIDTH" 0 5 5, +C4<00000000000000000000000000010110>;
P_0000017e13e10f68 .param/l "DATA_WIDTH" 0 5 4, +C4<00000000000000000000000000001000>;
v0000017e13e24600_0 .net/s *"_ivl_0", 15 0, L_0000017e13e9f060;  1 drivers
v0000017e13e25320_0 .net/s *"_ivl_2", 15 0, L_0000017e13e9ec00;  1 drivers
v0000017e13e22d00_0 .net *"_ivl_7", 0 0, L_0000017e13e9e8e0;  1 drivers
v0000017e13e22da0_0 .net *"_ivl_8", 5 0, L_0000017e13e9dee0;  1 drivers
v0000017e13e2c560_3 .array/port v0000017e13e2c560, 3;
v0000017e13e25a00_0 .net/s "a_value", 7 0, v0000017e13e2c560_3;  1 drivers
v0000017e13e253c0_0 .var/s "acc_out", 21 0;
v0000017e13e26860_0 .net/s "b_value", 7 0, v0000017e13e2b700_0;  alias, 1 drivers
v0000017e13e25500_0 .net "clear", 0 0, L_0000017e13d14310;  alias, 1 drivers
v0000017e13e25aa0_0 .net "clk", 0 0, v0000017e13e29540_0;  alias, 1 drivers
v0000017e13e25be0_0 .net "enable", 0 0, v0000017e13e29b80_0;  alias, 1 drivers
v0000017e13e25b40_0 .net/s "product", 15 0, L_0000017e13e9e160;  1 drivers
v0000017e13e25c80_0 .net/s "product_ext", 21 0, L_0000017e13e9db20;  1 drivers
v0000017e13e264a0_0 .net "rst", 0 0, v0000017e13e2b200_0;  alias, 1 drivers
L_0000017e13e9f060 .extend/s 16, v0000017e13e2c560_3;
L_0000017e13e9ec00 .extend/s 16, v0000017e13e2b700_0;
L_0000017e13e9e160 .arith/mult 16, L_0000017e13e9f060, L_0000017e13e9ec00;
L_0000017e13e9e8e0 .part L_0000017e13e9e160, 15, 1;
LS_0000017e13e9dee0_0_0 .concat [ 1 1 1 1], L_0000017e13e9e8e0, L_0000017e13e9e8e0, L_0000017e13e9e8e0, L_0000017e13e9e8e0;
LS_0000017e13e9dee0_0_4 .concat [ 1 1 0 0], L_0000017e13e9e8e0, L_0000017e13e9e8e0;
L_0000017e13e9dee0 .concat [ 4 2 0 0], LS_0000017e13e9dee0_0_0, LS_0000017e13e9dee0_0_4;
L_0000017e13e9db20 .concat [ 16 6 0 0], L_0000017e13e9e160, L_0000017e13e9dee0;
S_0000017e13e22630 .scope generate, "gen_cols[1]" "gen_cols[1]" 4 62, 4 62 0, S_0000017e13e22180;
 .timescale 0 0;
P_0000017e13d99b20 .param/l "col" 0 4 62, +C4<01>;
S_0000017e13e21690 .scope generate, "gen_relu" "gen_relu" 4 76, 4 76 0, S_0000017e13e22630;
 .timescale 0 0;
v0000017e13e25d20_0 .net *"_ivl_3", 0 0, L_0000017e13e9eca0;  1 drivers
L_0000017e13e2d7a8 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000017e13e25780_0 .net/2u *"_ivl_4", 21 0, L_0000017e13e2d7a8;  1 drivers
L_0000017e13e9eca0 .part v0000017e13e25820_0, 21, 1;
L_0000017e13e9f2e0 .functor MUXZ 22, v0000017e13e25820_0, L_0000017e13e2d7a8, L_0000017e13e9eca0, C4<>;
S_0000017e13e20ba0 .scope module, "u_pe" "pe" 4 66, 5 3 0, S_0000017e13e22630;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "clear";
    .port_info 3 /INPUT 1 "enable";
    .port_info 4 /INPUT 8 "a_value";
    .port_info 5 /INPUT 8 "b_value";
    .port_info 6 /OUTPUT 22 "acc_out";
P_0000017e13e114b0 .param/l "ACC_WIDTH" 0 5 5, +C4<00000000000000000000000000010110>;
P_0000017e13e114e8 .param/l "DATA_WIDTH" 0 5 4, +C4<00000000000000000000000000001000>;
v0000017e13e256e0_0 .net/s *"_ivl_0", 15 0, L_0000017e13e9e660;  1 drivers
v0000017e13e269a0_0 .net/s *"_ivl_2", 15 0, L_0000017e13e9f380;  1 drivers
v0000017e13e26540_0 .net *"_ivl_7", 0 0, L_0000017e13e9e7a0;  1 drivers
v0000017e13e265e0_0 .net *"_ivl_8", 5 0, L_0000017e13e9df80;  1 drivers
v0000017e13e255a0_0 .net/s "a_value", 7 0, v0000017e13e2c560_3;  alias, 1 drivers
v0000017e13e25820_0 .var/s "acc_out", 21 0;
v0000017e13e26360_0 .net/s "b_value", 7 0, v0000017e13e2b700_1;  alias, 1 drivers
v0000017e13e26900_0 .net "clear", 0 0, L_0000017e13d14310;  alias, 1 drivers
v0000017e13e26a40_0 .net "clk", 0 0, v0000017e13e29540_0;  alias, 1 drivers
v0000017e13e25640_0 .net "enable", 0 0, v0000017e13e29b80_0;  alias, 1 drivers
v0000017e13e262c0_0 .net/s "product", 15 0, L_0000017e13e9e3e0;  1 drivers
v0000017e13e260e0_0 .net/s "product_ext", 21 0, L_0000017e13e9ed40;  1 drivers
v0000017e13e25dc0_0 .net "rst", 0 0, v0000017e13e2b200_0;  alias, 1 drivers
L_0000017e13e9e660 .extend/s 16, v0000017e13e2c560_3;
L_0000017e13e9f380 .extend/s 16, v0000017e13e2b700_1;
L_0000017e13e9e3e0 .arith/mult 16, L_0000017e13e9e660, L_0000017e13e9f380;
L_0000017e13e9e7a0 .part L_0000017e13e9e3e0, 15, 1;
LS_0000017e13e9df80_0_0 .concat [ 1 1 1 1], L_0000017e13e9e7a0, L_0000017e13e9e7a0, L_0000017e13e9e7a0, L_0000017e13e9e7a0;
LS_0000017e13e9df80_0_4 .concat [ 1 1 0 0], L_0000017e13e9e7a0, L_0000017e13e9e7a0;
L_0000017e13e9df80 .concat [ 4 2 0 0], LS_0000017e13e9df80_0_0, LS_0000017e13e9df80_0_4;
L_0000017e13e9ed40 .concat [ 16 6 0 0], L_0000017e13e9e3e0, L_0000017e13e9df80;
S_0000017e13e27200 .scope generate, "gen_cols[2]" "gen_cols[2]" 4 62, 4 62 0, S_0000017e13e22180;
 .timescale 0 0;
P_0000017e13d99fe0 .param/l "col" 0 4 62, +C4<010>;
S_0000017e13e279d0 .scope generate, "gen_relu" "gen_relu" 4 76, 4 76 0, S_0000017e13e27200;
 .timescale 0 0;
v0000017e13e258c0_0 .net *"_ivl_3", 0 0, L_0000017e13e9eac0;  1 drivers
L_0000017e13e2d7f0 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000017e13e26680_0 .net/2u *"_ivl_4", 21 0, L_0000017e13e2d7f0;  1 drivers
L_0000017e13e9eac0 .part v0000017e13e25960_0, 21, 1;
L_0000017e13e9dc60 .functor MUXZ 22, v0000017e13e25960_0, L_0000017e13e2d7f0, L_0000017e13e9eac0, C4<>;
S_0000017e13e28970 .scope module, "u_pe" "pe" 4 66, 5 3 0, S_0000017e13e27200;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "clear";
    .port_info 3 /INPUT 1 "enable";
    .port_info 4 /INPUT 8 "a_value";
    .port_info 5 /INPUT 8 "b_value";
    .port_info 6 /OUTPUT 22 "acc_out";
P_0000017e13e111b0 .param/l "ACC_WIDTH" 0 5 5, +C4<00000000000000000000000000010110>;
P_0000017e13e111e8 .param/l "DATA_WIDTH" 0 5 4, +C4<00000000000000000000000000001000>;
v0000017e13e25fa0_0 .net/s *"_ivl_0", 15 0, L_0000017e13e9da80;  1 drivers
v0000017e13e26720_0 .net/s *"_ivl_2", 15 0, L_0000017e13e9e980;  1 drivers
v0000017e13e26400_0 .net *"_ivl_7", 0 0, L_0000017e13e9dbc0;  1 drivers
v0000017e13e25e60_0 .net *"_ivl_8", 5 0, L_0000017e13e9dda0;  1 drivers
v0000017e13e25460_0 .net/s "a_value", 7 0, v0000017e13e2c560_3;  alias, 1 drivers
v0000017e13e25960_0 .var/s "acc_out", 21 0;
v0000017e13e267c0_0 .net/s "b_value", 7 0, v0000017e13e2b700_2;  alias, 1 drivers
v0000017e13e25f00_0 .net "clear", 0 0, L_0000017e13d14310;  alias, 1 drivers
v0000017e13e26040_0 .net "clk", 0 0, v0000017e13e29540_0;  alias, 1 drivers
v0000017e13e26180_0 .net "enable", 0 0, v0000017e13e29b80_0;  alias, 1 drivers
v0000017e13e26220_0 .net/s "product", 15 0, L_0000017e13e9f240;  1 drivers
v0000017e13e2bc00_0 .net/s "product_ext", 21 0, L_0000017e13e9e0c0;  1 drivers
v0000017e13e2c9c0_0 .net "rst", 0 0, v0000017e13e2b200_0;  alias, 1 drivers
L_0000017e13e9da80 .extend/s 16, v0000017e13e2c560_3;
L_0000017e13e9e980 .extend/s 16, v0000017e13e2b700_2;
L_0000017e13e9f240 .arith/mult 16, L_0000017e13e9da80, L_0000017e13e9e980;
L_0000017e13e9dbc0 .part L_0000017e13e9f240, 15, 1;
LS_0000017e13e9dda0_0_0 .concat [ 1 1 1 1], L_0000017e13e9dbc0, L_0000017e13e9dbc0, L_0000017e13e9dbc0, L_0000017e13e9dbc0;
LS_0000017e13e9dda0_0_4 .concat [ 1 1 0 0], L_0000017e13e9dbc0, L_0000017e13e9dbc0;
L_0000017e13e9dda0 .concat [ 4 2 0 0], LS_0000017e13e9dda0_0_0, LS_0000017e13e9dda0_0_4;
L_0000017e13e9e0c0 .concat [ 16 6 0 0], L_0000017e13e9f240, L_0000017e13e9dda0;
S_0000017e13e27390 .scope generate, "gen_cols[3]" "gen_cols[3]" 4 62, 4 62 0, S_0000017e13e22180;
 .timescale 0 0;
P_0000017e13d9a320 .param/l "col" 0 4 62, +C4<011>;
S_0000017e13e27cf0 .scope generate, "gen_relu" "gen_relu" 4 76, 4 76 0, S_0000017e13e27390;
 .timescale 0 0;
v0000017e13e2c1a0_0 .net *"_ivl_3", 0 0, L_0000017e13e9e840;  1 drivers
L_0000017e13e2d838 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000017e13e2b3e0_0 .net/2u *"_ivl_4", 21 0, L_0000017e13e2d838;  1 drivers
L_0000017e13e9e840 .part v0000017e13e2bde0_0, 21, 1;
L_0000017e13e9fa60 .functor MUXZ 22, v0000017e13e2bde0_0, L_0000017e13e2d838, L_0000017e13e9e840, C4<>;
S_0000017e13e27b60 .scope module, "u_pe" "pe" 4 66, 5 3 0, S_0000017e13e27390;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "clear";
    .port_info 3 /INPUT 1 "enable";
    .port_info 4 /INPUT 8 "a_value";
    .port_info 5 /INPUT 8 "b_value";
    .port_info 6 /OUTPUT 22 "acc_out";
P_0000017e13e11cb0 .param/l "ACC_WIDTH" 0 5 5, +C4<00000000000000000000000000010110>;
P_0000017e13e11ce8 .param/l "DATA_WIDTH" 0 5 4, +C4<00000000000000000000000000001000>;
v0000017e13e2b660_0 .net/s *"_ivl_0", 15 0, L_0000017e13e9f4c0;  1 drivers
v0000017e13e2b980_0 .net/s *"_ivl_2", 15 0, L_0000017e13e9e700;  1 drivers
v0000017e13e2c880_0 .net *"_ivl_7", 0 0, L_0000017e13e9dd00;  1 drivers
v0000017e13e2c2e0_0 .net *"_ivl_8", 5 0, L_0000017e13e9ef20;  1 drivers
v0000017e13e2c740_0 .net/s "a_value", 7 0, v0000017e13e2c560_3;  alias, 1 drivers
v0000017e13e2bde0_0 .var/s "acc_out", 21 0;
v0000017e13e2bd40_0 .net/s "b_value", 7 0, v0000017e13e2b700_3;  alias, 1 drivers
v0000017e13e2bca0_0 .net "clear", 0 0, L_0000017e13d14310;  alias, 1 drivers
v0000017e13e2be80_0 .net "clk", 0 0, v0000017e13e29540_0;  alias, 1 drivers
v0000017e13e2c100_0 .net "enable", 0 0, v0000017e13e29b80_0;  alias, 1 drivers
v0000017e13e2bf20_0 .net/s "product", 15 0, L_0000017e13e9e2a0;  1 drivers
v0000017e13e2ba20_0 .net/s "product_ext", 21 0, L_0000017e13e9fb00;  1 drivers
v0000017e13e2b5c0_0 .net "rst", 0 0, v0000017e13e2b200_0;  alias, 1 drivers
L_0000017e13e9f4c0 .extend/s 16, v0000017e13e2c560_3;
L_0000017e13e9e700 .extend/s 16, v0000017e13e2b700_3;
L_0000017e13e9e2a0 .arith/mult 16, L_0000017e13e9f4c0, L_0000017e13e9e700;
L_0000017e13e9dd00 .part L_0000017e13e9e2a0, 15, 1;
LS_0000017e13e9ef20_0_0 .concat [ 1 1 1 1], L_0000017e13e9dd00, L_0000017e13e9dd00, L_0000017e13e9dd00, L_0000017e13e9dd00;
LS_0000017e13e9ef20_0_4 .concat [ 1 1 0 0], L_0000017e13e9dd00, L_0000017e13e9dd00;
L_0000017e13e9ef20 .concat [ 4 2 0 0], LS_0000017e13e9ef20_0_0, LS_0000017e13e9ef20_0_4;
L_0000017e13e9fb00 .concat [ 16 6 0 0], L_0000017e13e9e2a0, L_0000017e13e9ef20;
S_0000017e13e27840 .scope task, "stream_operands" "stream_operands" 3 125, 3 125 0, S_0000017e13c43290;
 .timescale -9 -12;
v0000017e13e29e00_0 .var/i "k", 31 0;
v0000017e13e2a260_0 .var/i "row", 31 0;
TD_npu_core_tb.stream_operands ;
    %wait E_0000017e13d979a0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000017e13e2a440_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000017e13e29a40_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000017e13e2a800_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000017e13e2ada0_0, 0;
    %wait E_0000017e13d979a0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000017e13e2a440_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000017e13e29e00_0, 0, 32;
T_4.33 ;
    %load/vec4 v0000017e13e29e00_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_4.34, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000017e13e29a40_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000017e13e2a260_0, 0, 32;
T_4.35 ;
    %load/vec4 v0000017e13e2a260_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_4.36, 5;
    %load/vec4 v0000017e13e2a260_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %load/vec4 v0000017e13e29e00_0;
    %pad/s 38;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0000017e13e28fa0, 4;
    %ix/load 5, 0, 0;
    %load/vec4 v0000017e13e2a260_0;
    %muli 8, 0, 32;
    %ix/vec4/s 4;
    %assign/vec4/off/d v0000017e13e2a800_0, 4, 5;
    %load/vec4 v0000017e13e29e00_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %load/vec4 v0000017e13e2a260_0;
    %pad/s 38;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0000017e13e29c20, 4;
    %ix/load 5, 0, 0;
    %load/vec4 v0000017e13e2a260_0;
    %muli 8, 0, 32;
    %ix/vec4/s 4;
    %assign/vec4/off/d v0000017e13e2ada0_0, 4, 5;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0000017e13e2a260_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0000017e13e2a260_0, 0, 32;
    %jmp T_4.35;
T_4.36 ;
    %wait E_0000017e13d979a0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0000017e13e29e00_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0000017e13e29e00_0, 0, 32;
    %jmp T_4.33;
T_4.34 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000017e13e29a40_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000017e13e2a800_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000017e13e2ada0_0, 0;
    %end;
S_0000017e13e281a0 .scope task, "wait_for_done" "wait_for_done" 3 150, 3 150 0, S_0000017e13c43290;
 .timescale -9 -12;
v0000017e13e28dc0_0 .var/i "cycles_waited", 31 0;
TD_npu_core_tb.wait_for_done ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000017e13e28dc0_0, 0, 32;
T_5.37 ;
    %load/vec4 v0000017e13e2a940_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz T_5.38, 8;
    %wait E_0000017e13d97a60;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0000017e13e28dc0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0000017e13e28dc0_0, 0, 32;
    %load/vec4 v0000017e13e28dc0_0;
    %cmpi/s 36, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_5.39, 5;
    %vpi_call/w 3 158 "$fatal", 32'sb00000000000000000000000000000001, "[TB] Timeout waiting for c_valid" {0 0 0};
T_5.39 ;
    %jmp T_5.37;
T_5.38 ;
    %wait E_0000017e13d97a60;
    %end;
    .scope S_0000017e13e07a10;
T_6 ;
    %wait E_0000017e13d97a60;
    %load/vec4 v0000017e13ce4650_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0000017e13cf9c80_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0000017e13cf9dc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0000017e13cf9c80_0, 0;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v0000017e13ce4790_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.4, 8;
    %load/vec4 v0000017e13cf9c80_0;
    %load/vec4 v0000017e13ce3cf0_0;
    %add;
    %assign/vec4 v0000017e13cf9c80_0, 0;
T_6.4 ;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0000017e13e07560;
T_7 ;
    %wait E_0000017e13d97a60;
    %load/vec4 v0000017e13d40970_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0000017e13d40c90_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0000017e13d41e10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0000017e13d40c90_0, 0;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v0000017e13d41370_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %load/vec4 v0000017e13d40c90_0;
    %load/vec4 v0000017e13d40ab0_0;
    %add;
    %assign/vec4 v0000017e13d40c90_0, 0;
T_7.4 ;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0000017e13e05df0;
T_8 ;
    %wait E_0000017e13d97a60;
    %load/vec4 v0000017e13e08b70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0000017e13e08ad0_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0000017e13e080d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0000017e13e08ad0_0, 0;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v0000017e13e09430_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.4, 8;
    %load/vec4 v0000017e13e08ad0_0;
    %load/vec4 v0000017e13e08350_0;
    %add;
    %assign/vec4 v0000017e13e08ad0_0, 0;
T_8.4 ;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0000017e13e05f80;
T_9 ;
    %wait E_0000017e13d97a60;
    %load/vec4 v0000017e13e087b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0000017e13e08c10_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0000017e13e092f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0000017e13e08c10_0, 0;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v0000017e13e08f30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %load/vec4 v0000017e13e08c10_0;
    %load/vec4 v0000017e13e08170_0;
    %add;
    %assign/vec4 v0000017e13e08c10_0, 0;
T_9.4 ;
T_9.3 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0000017e13e07240;
T_10 ;
    %wait E_0000017e13d97a60;
    %load/vec4 v0000017e13e08a30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0000017e13e088f0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0000017e13e08710_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0000017e13e088f0_0, 0;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v0000017e13e08fd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.4, 8;
    %load/vec4 v0000017e13e088f0_0;
    %load/vec4 v0000017e13e09070_0;
    %add;
    %assign/vec4 v0000017e13e088f0_0, 0;
T_10.4 ;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0000017e13e0bca0;
T_11 ;
    %wait E_0000017e13d97a60;
    %load/vec4 v0000017e13e0d170_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0000017e13e07f90_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0000017e13e09a70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0000017e13e07f90_0, 0;
    %jmp T_11.3;
T_11.2 ;
    %load/vec4 v0000017e13e09b10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.4, 8;
    %load/vec4 v0000017e13e07f90_0;
    %load/vec4 v0000017e13e082b0_0;
    %add;
    %assign/vec4 v0000017e13e07f90_0, 0;
T_11.4 ;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0000017e13e0bb10;
T_12 ;
    %wait E_0000017e13d97a60;
    %load/vec4 v0000017e13e0d670_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0000017e13e0c810_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0000017e13e0d210_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0000017e13e0c810_0, 0;
    %jmp T_12.3;
T_12.2 ;
    %load/vec4 v0000017e13e0ce50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.4, 8;
    %load/vec4 v0000017e13e0c810_0;
    %load/vec4 v0000017e13e0c270_0;
    %add;
    %assign/vec4 v0000017e13e0c810_0, 0;
T_12.4 ;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0000017e13e0a9e0;
T_13 ;
    %wait E_0000017e13d97a60;
    %load/vec4 v0000017e13e0ddf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0000017e13e0d3f0_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0000017e13e0dd50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0000017e13e0d3f0_0, 0;
    %jmp T_13.3;
T_13.2 ;
    %load/vec4 v0000017e13e0c090_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.4, 8;
    %load/vec4 v0000017e13e0d3f0_0;
    %load/vec4 v0000017e13e0d490_0;
    %add;
    %assign/vec4 v0000017e13e0d3f0_0, 0;
T_13.4 ;
T_13.3 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0000017e13e0b660;
T_14 ;
    %wait E_0000017e13d97a60;
    %load/vec4 v0000017e13e0c130_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0000017e13e0de90_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0000017e13e0c4f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0000017e13e0de90_0, 0;
    %jmp T_14.3;
T_14.2 ;
    %load/vec4 v0000017e13e0dad0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.4, 8;
    %load/vec4 v0000017e13e0de90_0;
    %load/vec4 v0000017e13e0df30_0;
    %add;
    %assign/vec4 v0000017e13e0de90_0, 0;
T_14.4 ;
T_14.3 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0000017e13e0a080;
T_15 ;
    %wait E_0000017e13d97a60;
    %load/vec4 v0000017e13e0fcc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0000017e13e0c770_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0000017e13e0c9f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0000017e13e0c770_0, 0;
    %jmp T_15.3;
T_15.2 ;
    %load/vec4 v0000017e13e0d030_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.4, 8;
    %load/vec4 v0000017e13e0c770_0;
    %load/vec4 v0000017e13e0ee60_0;
    %add;
    %assign/vec4 v0000017e13e0c770_0, 0;
T_15.4 ;
T_15.3 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0000017e13e0a6c0;
T_16 ;
    %wait E_0000017e13d97a60;
    %load/vec4 v0000017e13e0f0e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0000017e13e0edc0_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0000017e13e0fc20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0000017e13e0edc0_0, 0;
    %jmp T_16.3;
T_16.2 ;
    %load/vec4 v0000017e13e0f720_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.4, 8;
    %load/vec4 v0000017e13e0edc0_0;
    %load/vec4 v0000017e13e0fd60_0;
    %add;
    %assign/vec4 v0000017e13e0edc0_0, 0;
T_16.4 ;
T_16.3 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0000017e13e0ae90;
T_17 ;
    %wait E_0000017e13d97a60;
    %load/vec4 v0000017e13e0fb80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0000017e13e0e5a0_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0000017e13e0f7c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0000017e13e0e5a0_0, 0;
    %jmp T_17.3;
T_17.2 ;
    %load/vec4 v0000017e13e0e0a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.4, 8;
    %load/vec4 v0000017e13e0e5a0_0;
    %load/vec4 v0000017e13e0f860_0;
    %add;
    %assign/vec4 v0000017e13e0e5a0_0, 0;
T_17.4 ;
T_17.3 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0000017e13e139c0;
T_18 ;
    %wait E_0000017e13d97a60;
    %load/vec4 v0000017e13e0fe00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0000017e13e0f9a0_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0000017e13e0e8c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.2, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0000017e13e0f9a0_0, 0;
    %jmp T_18.3;
T_18.2 ;
    %load/vec4 v0000017e13e0f400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.4, 8;
    %load/vec4 v0000017e13e0f9a0_0;
    %load/vec4 v0000017e13e0fae0_0;
    %add;
    %assign/vec4 v0000017e13e0f9a0_0, 0;
T_18.4 ;
T_18.3 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0000017e13e13060;
T_19 ;
    %wait E_0000017e13d97a60;
    %load/vec4 v0000017e13e15bb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0000017e13e0e140_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0000017e13e0e280_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.2, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0000017e13e0e140_0, 0;
    %jmp T_19.3;
T_19.2 ;
    %load/vec4 v0000017e13e14e90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.4, 8;
    %load/vec4 v0000017e13e0e140_0;
    %load/vec4 v0000017e13e142b0_0;
    %add;
    %assign/vec4 v0000017e13e0e140_0, 0;
T_19.4 ;
T_19.3 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0000017e13e131f0;
T_20 ;
    %wait E_0000017e13d97a60;
    %load/vec4 v0000017e13e143f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0000017e13e14ad0_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0000017e13e14df0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.2, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0000017e13e14ad0_0, 0;
    %jmp T_20.3;
T_20.2 ;
    %load/vec4 v0000017e13e14cb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.4, 8;
    %load/vec4 v0000017e13e14ad0_0;
    %load/vec4 v0000017e13e15890_0;
    %add;
    %assign/vec4 v0000017e13e14ad0_0, 0;
T_20.4 ;
T_20.3 ;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0000017e13e13b50;
T_21 ;
    %wait E_0000017e13d97a60;
    %load/vec4 v0000017e13e14a30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0000017e13e15570_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0000017e13e14d50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.2, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0000017e13e15570_0, 0;
    %jmp T_21.3;
T_21.2 ;
    %load/vec4 v0000017e13e157f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.4, 8;
    %load/vec4 v0000017e13e15570_0;
    %load/vec4 v0000017e13e15a70_0;
    %add;
    %assign/vec4 v0000017e13e15570_0, 0;
T_21.4 ;
T_21.3 ;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0000017e13dfba10;
T_22 ;
    %end;
    .thread T_22;
    .scope S_0000017e13dfba10;
T_23 ;
    %wait E_0000017e13d97a60;
    %load/vec4 v0000017e13e17360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000017e13e15110_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000017e13e14170_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000017e13e16c80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000017e13e16b40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000017e13e17400_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000017e13e15430_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000017e13e15ed0_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000017e13e148f0_0, 0, 32;
T_23.2 ;
    %load/vec4 v0000017e13e148f0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_23.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0000017e13e148f0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017e13e14fd0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0000017e13e148f0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017e13e14710, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0000017e13e148f0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017e13e15c50, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0000017e13e148f0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017e13e15250, 0, 4;
    %load/vec4 v0000017e13e148f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000017e13e148f0_0, 0, 32;
    %jmp T_23.2;
T_23.3 ;
    %jmp T_23.1;
T_23.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000017e13e15430_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000017e13e15ed0_0, 0;
    %load/vec4 v0000017e13e16aa0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_23.7, 10;
    %load/vec4 v0000017e13e15110_0;
    %nor/r;
    %and;
T_23.7;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_23.6, 9;
    %load/vec4 v0000017e13e18260_0;
    %nor/r;
    %and;
T_23.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000017e13e15110_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000017e13e14170_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000017e13e16c80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000017e13e16b40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000017e13e17400_0, 0;
T_23.4 ;
    %load/vec4 v0000017e13e15110_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.8, 8;
    %load/vec4 v0000017e13e14990_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_23.12, 9;
    %load/vec4 v0000017e13e14170_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %flag_get/vec4 5;
    %and;
T_23.12;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.10, 8;
    %load/vec4 v0000017e13e14170_0;
    %addi 1, 0, 3;
    %assign/vec4 v0000017e13e14170_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000017e13e148f0_0, 0, 32;
T_23.13 ;
    %load/vec4 v0000017e13e148f0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_23.14, 5;
    %load/vec4 v0000017e13e15070_0;
    %load/vec4 v0000017e13e148f0_0;
    %muli 8, 0, 32;
    %part/s 8;
    %ix/getv/s 3, v0000017e13e148f0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017e13e14fd0, 0, 4;
    %load/vec4 v0000017e13e15e30_0;
    %load/vec4 v0000017e13e148f0_0;
    %muli 8, 0, 32;
    %part/s 8;
    %ix/getv/s 3, v0000017e13e148f0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017e13e14710, 0, 4;
    %load/vec4 v0000017e13e148f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000017e13e148f0_0, 0, 32;
    %jmp T_23.13;
T_23.14 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000017e13e16b40_0, 0;
    %jmp T_23.11;
T_23.10 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000017e13e16b40_0, 0;
T_23.11 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000017e13e148f0_0, 0, 32;
T_23.15 ;
    %load/vec4 v0000017e13e148f0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_23.16, 5;
    %ix/getv/s 4, v0000017e13e148f0_0;
    %load/vec4a v0000017e13e14fd0, 4;
    %ix/getv/s 3, v0000017e13e148f0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017e13e15c50, 0, 4;
    %ix/getv/s 4, v0000017e13e148f0_0;
    %load/vec4a v0000017e13e14710, 4;
    %ix/getv/s 3, v0000017e13e148f0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017e13e15250, 0, 4;
    %load/vec4 v0000017e13e148f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000017e13e148f0_0, 0, 32;
    %jmp T_23.15;
T_23.16 ;
    %load/vec4 v0000017e13e16b40_0;
    %assign/vec4 v0000017e13e17400_0, 0;
    %load/vec4 v0000017e13e17400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.17, 8;
    %load/vec4 v0000017e13e16c80_0;
    %addi 1, 0, 3;
    %assign/vec4 v0000017e13e16c80_0, 0;
    %load/vec4 v0000017e13e16c80_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_23.19, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000017e13e15430_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000017e13e15ed0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000017e13e15110_0, 0;
T_23.19 ;
T_23.17 ;
    %jmp T_23.9;
T_23.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000017e13e16b40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000017e13e17400_0, 0;
T_23.9 ;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0000017e13dfba10;
T_24 ;
    %wait E_0000017e13d97a60;
    %load/vec4 v0000017e13e17360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000017e13e18260_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000017e13e174a0_0, 0;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0000017e13e16820_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000017e13e168c0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000017e13e17860_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000017e13e165a0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000017e13e16d20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000017e13e14850_0, 0;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0000017e13e15430_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000017e13e18260_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000017e13e17860_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000017e13e165a0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000017e13e16d20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000017e13e14850_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000017e13e174a0_0, 0;
T_24.2 ;
    %load/vec4 v0000017e13e18260_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.4, 8;
    %load/vec4 v0000017e13e174a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/1 T_24.8, 8;
    %load/vec4 v0000017e13e174a0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_24.9, 10;
    %load/vec4 v0000017e13e16e60_0;
    %and;
T_24.9;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_24.8;
    %jmp/0xz  T_24.6, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000017e13e174a0_0, 0;
    %load/vec4 v0000017e13e17860_0;
    %pad/u 7;
    %pad/u 9;
    %muli 4, 0, 9;
    %pad/u 10;
    %load/vec4 v0000017e13e165a0_0;
    %pad/u 4;
    %pad/u 10;
    %add;
    %ix/vec4 4;
    %load/vec4a v0000017e13e15d90, 4;
    %assign/vec4 v0000017e13e16820_0, 0;
    %load/vec4 v0000017e13e16d20_0;
    %assign/vec4 v0000017e13e168c0_0, 0;
    %load/vec4 v0000017e13e16d20_0;
    %pad/u 32;
    %cmpi/e 15, 0, 32;
    %jmp/0xz  T_24.10, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000017e13e14850_0, 0;
    %jmp T_24.11;
T_24.10 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000017e13e14850_0, 0;
    %load/vec4 v0000017e13e16d20_0;
    %addi 1, 0, 4;
    %assign/vec4 v0000017e13e16d20_0, 0;
    %load/vec4 v0000017e13e165a0_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_24.12, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000017e13e165a0_0, 0;
    %load/vec4 v0000017e13e17860_0;
    %addi 1, 0, 2;
    %assign/vec4 v0000017e13e17860_0, 0;
    %jmp T_24.13;
T_24.12 ;
    %load/vec4 v0000017e13e165a0_0;
    %addi 1, 0, 2;
    %assign/vec4 v0000017e13e165a0_0, 0;
T_24.13 ;
T_24.11 ;
T_24.6 ;
    %load/vec4 v0000017e13e14850_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_24.17, 10;
    %load/vec4 v0000017e13e174a0_0;
    %and;
T_24.17;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_24.16, 9;
    %load/vec4 v0000017e13e16e60_0;
    %and;
T_24.16;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.14, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000017e13e18260_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000017e13e174a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000017e13e14850_0, 0;
T_24.14 ;
    %jmp T_24.5;
T_24.4 ;
    %load/vec4 v0000017e13e174a0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_24.20, 9;
    %load/vec4 v0000017e13e16e60_0;
    %and;
T_24.20;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.18, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000017e13e174a0_0, 0;
T_24.18 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000017e13e14850_0, 0;
T_24.5 ;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0000017e13e1a470;
T_25 ;
    %wait E_0000017e13d97a60;
    %load/vec4 v0000017e13e17f40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0000017e13e17680_0, 0;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v0000017e13e172c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.2, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0000017e13e17680_0, 0;
    %jmp T_25.3;
T_25.2 ;
    %load/vec4 v0000017e13e17cc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.4, 8;
    %load/vec4 v0000017e13e17680_0;
    %load/vec4 v0000017e13e179a0_0;
    %add;
    %assign/vec4 v0000017e13e17680_0, 0;
T_25.4 ;
T_25.3 ;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0000017e13e1ad10;
T_26 ;
    %wait E_0000017e13d97a60;
    %load/vec4 v0000017e13e1d6e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0000017e13e1d8c0_0, 0;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v0000017e13e1e7c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.2, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0000017e13e1d8c0_0, 0;
    %jmp T_26.3;
T_26.2 ;
    %load/vec4 v0000017e13e1eea0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.4, 8;
    %load/vec4 v0000017e13e1d8c0_0;
    %load/vec4 v0000017e13e1d5a0_0;
    %add;
    %assign/vec4 v0000017e13e1d8c0_0, 0;
T_26.4 ;
T_26.3 ;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0000017e13e1c2f0;
T_27 ;
    %wait E_0000017e13d97a60;
    %load/vec4 v0000017e13e1d960_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0000017e13e1d820_0, 0;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v0000017e13e1ddc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.2, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0000017e13e1d820_0, 0;
    %jmp T_27.3;
T_27.2 ;
    %load/vec4 v0000017e13e1e720_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.4, 8;
    %load/vec4 v0000017e13e1d820_0;
    %load/vec4 v0000017e13e1cf60_0;
    %add;
    %assign/vec4 v0000017e13e1d820_0, 0;
T_27.4 ;
T_27.3 ;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0000017e13e1ab80;
T_28 ;
    %wait E_0000017e13d97a60;
    %load/vec4 v0000017e13e1e0e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0000017e13e1eae0_0, 0;
    %jmp T_28.1;
T_28.0 ;
    %load/vec4 v0000017e13e1e040_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.2, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0000017e13e1eae0_0, 0;
    %jmp T_28.3;
T_28.2 ;
    %load/vec4 v0000017e13e1dbe0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.4, 8;
    %load/vec4 v0000017e13e1eae0_0;
    %load/vec4 v0000017e13e1cc40_0;
    %add;
    %assign/vec4 v0000017e13e1eae0_0, 0;
T_28.4 ;
T_28.3 ;
T_28.1 ;
    %jmp T_28;
    .thread T_28;
    .scope S_0000017e13e1b1c0;
T_29 ;
    %wait E_0000017e13d97a60;
    %load/vec4 v0000017e13e1e180_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0000017e13e1efe0_0, 0;
    %jmp T_29.1;
T_29.0 ;
    %load/vec4 v0000017e13e1dc80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.2, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0000017e13e1efe0_0, 0;
    %jmp T_29.3;
T_29.2 ;
    %load/vec4 v0000017e13e1f120_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.4, 8;
    %load/vec4 v0000017e13e1efe0_0;
    %load/vec4 v0000017e13e1d140_0;
    %add;
    %assign/vec4 v0000017e13e1efe0_0, 0;
T_29.4 ;
T_29.3 ;
T_29.1 ;
    %jmp T_29;
    .thread T_29;
    .scope S_0000017e13e1b350;
T_30 ;
    %wait E_0000017e13d97a60;
    %load/vec4 v0000017e13e1f620_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.0, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0000017e13e1e400_0, 0;
    %jmp T_30.1;
T_30.0 ;
    %load/vec4 v0000017e13e1e4a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.2, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0000017e13e1e400_0, 0;
    %jmp T_30.3;
T_30.2 ;
    %load/vec4 v0000017e13e208e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.4, 8;
    %load/vec4 v0000017e13e1e400_0;
    %load/vec4 v0000017e13e20980_0;
    %add;
    %assign/vec4 v0000017e13e1e400_0, 0;
T_30.4 ;
T_30.3 ;
T_30.1 ;
    %jmp T_30;
    .thread T_30;
    .scope S_0000017e13e1b990;
T_31 ;
    %wait E_0000017e13d97a60;
    %load/vec4 v0000017e13e1f4e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.0, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0000017e13e1fa80_0, 0;
    %jmp T_31.1;
T_31.0 ;
    %load/vec4 v0000017e13e1f3a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.2, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0000017e13e1fa80_0, 0;
    %jmp T_31.3;
T_31.2 ;
    %load/vec4 v0000017e13e1f800_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.4, 8;
    %load/vec4 v0000017e13e1fa80_0;
    %load/vec4 v0000017e13e20520_0;
    %add;
    %assign/vec4 v0000017e13e1fa80_0, 0;
T_31.4 ;
T_31.3 ;
T_31.1 ;
    %jmp T_31;
    .thread T_31;
    .scope S_0000017e13e1be40;
T_32 ;
    %wait E_0000017e13d97a60;
    %load/vec4 v0000017e13e20480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.0, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0000017e13e1fc60_0, 0;
    %jmp T_32.1;
T_32.0 ;
    %load/vec4 v0000017e13e202a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.2, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0000017e13e1fc60_0, 0;
    %jmp T_32.3;
T_32.2 ;
    %load/vec4 v0000017e13e20340_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.4, 8;
    %load/vec4 v0000017e13e1fc60_0;
    %load/vec4 v0000017e13e20660_0;
    %add;
    %assign/vec4 v0000017e13e1fc60_0, 0;
T_32.4 ;
T_32.3 ;
T_32.1 ;
    %jmp T_32;
    .thread T_32;
    .scope S_0000017e13e21b40;
T_33 ;
    %wait E_0000017e13d97a60;
    %load/vec4 v0000017e13e23a20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.0, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0000017e13e23ca0_0, 0;
    %jmp T_33.1;
T_33.0 ;
    %load/vec4 v0000017e13e23c00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.2, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0000017e13e23ca0_0, 0;
    %jmp T_33.3;
T_33.2 ;
    %load/vec4 v0000017e13e23980_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.4, 8;
    %load/vec4 v0000017e13e23ca0_0;
    %load/vec4 v0000017e13e22ee0_0;
    %add;
    %assign/vec4 v0000017e13e23ca0_0, 0;
T_33.4 ;
T_33.3 ;
T_33.1 ;
    %jmp T_33;
    .thread T_33;
    .scope S_0000017e13e219b0;
T_34 ;
    %wait E_0000017e13d97a60;
    %load/vec4 v0000017e13e249c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.0, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0000017e13e23d40_0, 0;
    %jmp T_34.1;
T_34.0 ;
    %load/vec4 v0000017e13e24240_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.2, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0000017e13e23d40_0, 0;
    %jmp T_34.3;
T_34.2 ;
    %load/vec4 v0000017e13e24ce0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.4, 8;
    %load/vec4 v0000017e13e23d40_0;
    %load/vec4 v0000017e13e22c60_0;
    %add;
    %assign/vec4 v0000017e13e23d40_0, 0;
T_34.4 ;
T_34.3 ;
T_34.1 ;
    %jmp T_34;
    .thread T_34;
    .scope S_0000017e13e21500;
T_35 ;
    %wait E_0000017e13d97a60;
    %load/vec4 v0000017e13e24740_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.0, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0000017e13e23fc0_0, 0;
    %jmp T_35.1;
T_35.0 ;
    %load/vec4 v0000017e13e24f60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.2, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0000017e13e23fc0_0, 0;
    %jmp T_35.3;
T_35.2 ;
    %load/vec4 v0000017e13e23660_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.4, 8;
    %load/vec4 v0000017e13e23fc0_0;
    %load/vec4 v0000017e13e24060_0;
    %add;
    %assign/vec4 v0000017e13e23fc0_0, 0;
T_35.4 ;
T_35.3 ;
T_35.1 ;
    %jmp T_35;
    .thread T_35;
    .scope S_0000017e13e21820;
T_36 ;
    %wait E_0000017e13d97a60;
    %load/vec4 v0000017e13e251e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.0, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0000017e13e233e0_0, 0;
    %jmp T_36.1;
T_36.0 ;
    %load/vec4 v0000017e13e24420_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.2, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0000017e13e233e0_0, 0;
    %jmp T_36.3;
T_36.2 ;
    %load/vec4 v0000017e13e24560_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.4, 8;
    %load/vec4 v0000017e13e233e0_0;
    %load/vec4 v0000017e13e23340_0;
    %add;
    %assign/vec4 v0000017e13e233e0_0, 0;
T_36.4 ;
T_36.3 ;
T_36.1 ;
    %jmp T_36;
    .thread T_36;
    .scope S_0000017e13e21ff0;
T_37 ;
    %wait E_0000017e13d97a60;
    %load/vec4 v0000017e13e264a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.0, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0000017e13e253c0_0, 0;
    %jmp T_37.1;
T_37.0 ;
    %load/vec4 v0000017e13e25500_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.2, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0000017e13e253c0_0, 0;
    %jmp T_37.3;
T_37.2 ;
    %load/vec4 v0000017e13e25be0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.4, 8;
    %load/vec4 v0000017e13e253c0_0;
    %load/vec4 v0000017e13e25c80_0;
    %add;
    %assign/vec4 v0000017e13e253c0_0, 0;
T_37.4 ;
T_37.3 ;
T_37.1 ;
    %jmp T_37;
    .thread T_37;
    .scope S_0000017e13e20ba0;
T_38 ;
    %wait E_0000017e13d97a60;
    %load/vec4 v0000017e13e25dc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.0, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0000017e13e25820_0, 0;
    %jmp T_38.1;
T_38.0 ;
    %load/vec4 v0000017e13e26900_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.2, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0000017e13e25820_0, 0;
    %jmp T_38.3;
T_38.2 ;
    %load/vec4 v0000017e13e25640_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.4, 8;
    %load/vec4 v0000017e13e25820_0;
    %load/vec4 v0000017e13e260e0_0;
    %add;
    %assign/vec4 v0000017e13e25820_0, 0;
T_38.4 ;
T_38.3 ;
T_38.1 ;
    %jmp T_38;
    .thread T_38;
    .scope S_0000017e13e28970;
T_39 ;
    %wait E_0000017e13d97a60;
    %load/vec4 v0000017e13e2c9c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.0, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0000017e13e25960_0, 0;
    %jmp T_39.1;
T_39.0 ;
    %load/vec4 v0000017e13e25f00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.2, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0000017e13e25960_0, 0;
    %jmp T_39.3;
T_39.2 ;
    %load/vec4 v0000017e13e26180_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.4, 8;
    %load/vec4 v0000017e13e25960_0;
    %load/vec4 v0000017e13e2bc00_0;
    %add;
    %assign/vec4 v0000017e13e25960_0, 0;
T_39.4 ;
T_39.3 ;
T_39.1 ;
    %jmp T_39;
    .thread T_39;
    .scope S_0000017e13e27b60;
T_40 ;
    %wait E_0000017e13d97a60;
    %load/vec4 v0000017e13e2b5c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.0, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0000017e13e2bde0_0, 0;
    %jmp T_40.1;
T_40.0 ;
    %load/vec4 v0000017e13e2bca0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.2, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0000017e13e2bde0_0, 0;
    %jmp T_40.3;
T_40.2 ;
    %load/vec4 v0000017e13e2c100_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.4, 8;
    %load/vec4 v0000017e13e2bde0_0;
    %load/vec4 v0000017e13e2ba20_0;
    %add;
    %assign/vec4 v0000017e13e2bde0_0, 0;
T_40.4 ;
T_40.3 ;
T_40.1 ;
    %jmp T_40;
    .thread T_40;
    .scope S_0000017e13e13ce0;
T_41 ;
    %end;
    .thread T_41;
    .scope S_0000017e13e13ce0;
T_42 ;
    %wait E_0000017e13d97a60;
    %load/vec4 v0000017e13e2a3a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000017e13e2c240_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000017e13e2c6a0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000017e13e2b520_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000017e13e29900_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000017e13e29b80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000017e13e2c600_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000017e13e2b840_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000017e13e2ca60_0, 0, 32;
T_42.2 ;
    %load/vec4 v0000017e13e2ca60_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_42.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0000017e13e2ca60_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017e13e2bb60, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0000017e13e2ca60_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017e13e2bfc0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0000017e13e2ca60_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017e13e2c560, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0000017e13e2ca60_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017e13e2b700, 0, 4;
    %load/vec4 v0000017e13e2ca60_0;
    %addi 1, 0, 32;
    %store/vec4 v0000017e13e2ca60_0, 0, 32;
    %jmp T_42.2;
T_42.3 ;
    %jmp T_42.1;
T_42.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000017e13e2c600_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000017e13e2b840_0, 0;
    %load/vec4 v0000017e13e2a8a0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_42.7, 10;
    %load/vec4 v0000017e13e2c240_0;
    %nor/r;
    %and;
T_42.7;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_42.6, 9;
    %load/vec4 v0000017e13e29720_0;
    %nor/r;
    %and;
T_42.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000017e13e2c240_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000017e13e2c6a0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000017e13e2b520_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000017e13e29900_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000017e13e29b80_0, 0;
T_42.4 ;
    %load/vec4 v0000017e13e2c240_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.8, 8;
    %load/vec4 v0000017e13e2b480_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_42.12, 9;
    %load/vec4 v0000017e13e2c6a0_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %flag_get/vec4 5;
    %and;
T_42.12;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.10, 8;
    %load/vec4 v0000017e13e2c6a0_0;
    %addi 1, 0, 3;
    %assign/vec4 v0000017e13e2c6a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000017e13e2ca60_0, 0, 32;
T_42.13 ;
    %load/vec4 v0000017e13e2ca60_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_42.14, 5;
    %load/vec4 v0000017e13e2c4c0_0;
    %load/vec4 v0000017e13e2ca60_0;
    %muli 8, 0, 32;
    %part/s 8;
    %ix/getv/s 3, v0000017e13e2ca60_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017e13e2bb60, 0, 4;
    %load/vec4 v0000017e13e2b7a0_0;
    %load/vec4 v0000017e13e2ca60_0;
    %muli 8, 0, 32;
    %part/s 8;
    %ix/getv/s 3, v0000017e13e2ca60_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017e13e2bfc0, 0, 4;
    %load/vec4 v0000017e13e2ca60_0;
    %addi 1, 0, 32;
    %store/vec4 v0000017e13e2ca60_0, 0, 32;
    %jmp T_42.13;
T_42.14 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000017e13e29900_0, 0;
    %jmp T_42.11;
T_42.10 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000017e13e29900_0, 0;
T_42.11 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000017e13e2ca60_0, 0, 32;
T_42.15 ;
    %load/vec4 v0000017e13e2ca60_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_42.16, 5;
    %ix/getv/s 4, v0000017e13e2ca60_0;
    %load/vec4a v0000017e13e2bb60, 4;
    %ix/getv/s 3, v0000017e13e2ca60_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017e13e2c560, 0, 4;
    %ix/getv/s 4, v0000017e13e2ca60_0;
    %load/vec4a v0000017e13e2bfc0, 4;
    %ix/getv/s 3, v0000017e13e2ca60_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017e13e2b700, 0, 4;
    %load/vec4 v0000017e13e2ca60_0;
    %addi 1, 0, 32;
    %store/vec4 v0000017e13e2ca60_0, 0, 32;
    %jmp T_42.15;
T_42.16 ;
    %load/vec4 v0000017e13e29900_0;
    %assign/vec4 v0000017e13e29b80_0, 0;
    %load/vec4 v0000017e13e29b80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.17, 8;
    %load/vec4 v0000017e13e2b520_0;
    %addi 1, 0, 3;
    %assign/vec4 v0000017e13e2b520_0, 0;
    %load/vec4 v0000017e13e2b520_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_42.19, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000017e13e2c600_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000017e13e2b840_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000017e13e2c240_0, 0;
T_42.19 ;
T_42.17 ;
    %jmp T_42.9;
T_42.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000017e13e29900_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000017e13e29b80_0, 0;
T_42.9 ;
T_42.1 ;
    %jmp T_42;
    .thread T_42;
    .scope S_0000017e13e13ce0;
T_43 ;
    %wait E_0000017e13d97a60;
    %load/vec4 v0000017e13e2a3a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000017e13e29720_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000017e13e2ac60_0, 0;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0000017e13e2a760_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000017e13e2b020_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000017e13e2af80_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000017e13e2aee0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000017e13e28be0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000017e13e2c920_0, 0;
    %jmp T_43.1;
T_43.0 ;
    %load/vec4 v0000017e13e2c600_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000017e13e29720_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000017e13e2af80_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000017e13e2aee0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000017e13e28be0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000017e13e2c920_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000017e13e2ac60_0, 0;
T_43.2 ;
    %load/vec4 v0000017e13e29720_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.4, 8;
    %load/vec4 v0000017e13e2ac60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/1 T_43.8, 8;
    %load/vec4 v0000017e13e2ac60_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_43.9, 10;
    %load/vec4 v0000017e13e29d60_0;
    %and;
T_43.9;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_43.8;
    %jmp/0xz  T_43.6, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000017e13e2ac60_0, 0;
    %load/vec4 v0000017e13e2af80_0;
    %pad/u 7;
    %pad/u 9;
    %muli 4, 0, 9;
    %pad/u 10;
    %load/vec4 v0000017e13e2aee0_0;
    %pad/u 4;
    %pad/u 10;
    %add;
    %ix/vec4 4;
    %load/vec4a v0000017e13e2bac0, 4;
    %assign/vec4 v0000017e13e2a760_0, 0;
    %load/vec4 v0000017e13e28be0_0;
    %assign/vec4 v0000017e13e2b020_0, 0;
    %load/vec4 v0000017e13e28be0_0;
    %pad/u 32;
    %cmpi/e 15, 0, 32;
    %jmp/0xz  T_43.10, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000017e13e2c920_0, 0;
    %jmp T_43.11;
T_43.10 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000017e13e2c920_0, 0;
    %load/vec4 v0000017e13e28be0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0000017e13e28be0_0, 0;
    %load/vec4 v0000017e13e2aee0_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_43.12, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000017e13e2aee0_0, 0;
    %load/vec4 v0000017e13e2af80_0;
    %addi 1, 0, 2;
    %assign/vec4 v0000017e13e2af80_0, 0;
    %jmp T_43.13;
T_43.12 ;
    %load/vec4 v0000017e13e2aee0_0;
    %addi 1, 0, 2;
    %assign/vec4 v0000017e13e2aee0_0, 0;
T_43.13 ;
T_43.11 ;
T_43.6 ;
    %load/vec4 v0000017e13e2c920_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_43.17, 10;
    %load/vec4 v0000017e13e2ac60_0;
    %and;
T_43.17;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_43.16, 9;
    %load/vec4 v0000017e13e29d60_0;
    %and;
T_43.16;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.14, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000017e13e29720_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000017e13e2ac60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000017e13e2c920_0, 0;
T_43.14 ;
    %jmp T_43.5;
T_43.4 ;
    %load/vec4 v0000017e13e2ac60_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_43.20, 9;
    %load/vec4 v0000017e13e29d60_0;
    %and;
T_43.20;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.18, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000017e13e2ac60_0, 0;
T_43.18 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000017e13e2c920_0, 0;
T_43.5 ;
T_43.1 ;
    %jmp T_43;
    .thread T_43;
    .scope S_0000017e13c43290;
T_44 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017e13e29540_0, 0, 1;
T_44.0 ;
    %delay 5000, 0;
    %load/vec4 v0000017e13e29540_0;
    %inv;
    %store/vec4 v0000017e13e29540_0, 0, 1;
    %jmp T_44.0;
    %end;
    .thread T_44;
    .scope S_0000017e13c43290;
T_45 ;
    %fork TD_npu_core_tb.apply_reset, S_0000017e13c16f90;
    %join;
    %pushi/vec4 1, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000017e13e28fa0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000017e13e28fa0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000017e13e28fa0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000017e13e28fa0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000017e13e28fa0, 4, 0;
    %pushi/vec4 1, 0, 8;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000017e13e28fa0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000017e13e28fa0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000017e13e28fa0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000017e13e28fa0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000017e13e28fa0, 4, 0;
    %pushi/vec4 1, 0, 8;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000017e13e28fa0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000017e13e28fa0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000017e13e28fa0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000017e13e28fa0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000017e13e28fa0, 4, 0;
    %pushi/vec4 1, 0, 8;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000017e13e28fa0, 4, 0;
    %pushi/vec4 4, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000017e13e29c20, 4, 0;
    %pushi/vec4 253, 0, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000017e13e29c20, 4, 0;
    %pushi/vec4 2, 0, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000017e13e29c20, 4, 0;
    %pushi/vec4 1, 0, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000017e13e29c20, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000017e13e29c20, 4, 0;
    %pushi/vec4 5, 0, 8;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000017e13e29c20, 4, 0;
    %pushi/vec4 255, 0, 8;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000017e13e29c20, 4, 0;
    %pushi/vec4 7, 0, 8;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000017e13e29c20, 4, 0;
    %pushi/vec4 1, 0, 8;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000017e13e29c20, 4, 0;
    %pushi/vec4 2, 0, 8;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000017e13e29c20, 4, 0;
    %pushi/vec4 3, 0, 8;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000017e13e29c20, 4, 0;
    %pushi/vec4 4, 0, 8;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000017e13e29c20, 4, 0;
    %pushi/vec4 254, 0, 8;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000017e13e29c20, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000017e13e29c20, 4, 0;
    %pushi/vec4 1, 0, 8;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000017e13e29c20, 4, 0;
    %pushi/vec4 2, 0, 8;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000017e13e29c20, 4, 0;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1768187246, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1953068153, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1601200499, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1937008754, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1869965160, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0000017e13d685e0_0, 0, 256;
    %fork TD_npu_core_tb.check_results, S_0000017e13c17120;
    %join;
    %pushi/vec4 2, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000017e13e28fa0, 4, 0;
    %pushi/vec4 1, 0, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000017e13e28fa0, 4, 0;
    %pushi/vec4 253, 0, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000017e13e28fa0, 4, 0;
    %pushi/vec4 4, 0, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000017e13e28fa0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000017e13e28fa0, 4, 0;
    %pushi/vec4 255, 0, 8;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000017e13e28fa0, 4, 0;
    %pushi/vec4 2, 0, 8;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000017e13e28fa0, 4, 0;
    %pushi/vec4 3, 0, 8;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000017e13e28fa0, 4, 0;
    %pushi/vec4 1, 0, 8;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000017e13e28fa0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000017e13e28fa0, 4, 0;
    %pushi/vec4 1, 0, 8;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000017e13e28fa0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000017e13e28fa0, 4, 0;
    %pushi/vec4 255, 0, 8;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000017e13e28fa0, 4, 0;
    %pushi/vec4 2, 0, 8;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000017e13e28fa0, 4, 0;
    %pushi/vec4 254, 0, 8;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000017e13e28fa0, 4, 0;
    %pushi/vec4 1, 0, 8;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000017e13e28fa0, 4, 0;
    %pushi/vec4 1, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000017e13e29c20, 4, 0;
    %pushi/vec4 2, 0, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000017e13e29c20, 4, 0;
    %pushi/vec4 3, 0, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000017e13e29c20, 4, 0;
    %pushi/vec4 4, 0, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000017e13e29c20, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000017e13e29c20, 4, 0;
    %pushi/vec4 255, 0, 8;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000017e13e29c20, 4, 0;
    %pushi/vec4 2, 0, 8;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000017e13e29c20, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000017e13e29c20, 4, 0;
    %pushi/vec4 254, 0, 8;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000017e13e29c20, 4, 0;
    %pushi/vec4 1, 0, 8;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000017e13e29c20, 4, 0;
    %pushi/vec4 253, 0, 8;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000017e13e29c20, 4, 0;
    %pushi/vec4 2, 0, 8;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000017e13e29c20, 4, 0;
    %pushi/vec4 3, 0, 8;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000017e13e29c20, 4, 0;
    %pushi/vec4 2, 0, 8;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000017e13e29c20, 4, 0;
    %pushi/vec4 1, 0, 8;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000017e13e29c20, 4, 0;
    %pushi/vec4 255, 0, 8;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000017e13e29c20, 4, 0;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 29281, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852075885, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1601005944, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0000017e13d685e0_0, 0, 256;
    %fork TD_npu_core_tb.check_results, S_0000017e13c17120;
    %join;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000017e13e28fa0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000017e13e28fa0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000017e13e28fa0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000017e13e28fa0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000017e13e28fa0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000017e13e28fa0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000017e13e28fa0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000017e13e28fa0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000017e13e28fa0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000017e13e28fa0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000017e13e28fa0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000017e13e28fa0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000017e13e28fa0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000017e13e28fa0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000017e13e28fa0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000017e13e28fa0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000017e13e29c20, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000017e13e29c20, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000017e13e29c20, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000017e13e29c20, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000017e13e29c20, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000017e13e29c20, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000017e13e29c20, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000017e13e29c20, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000017e13e29c20, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000017e13e29c20, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000017e13e29c20, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000017e13e29c20, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000017e13e29c20, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000017e13e29c20, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000017e13e29c20, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000017e13e29c20, 4, 0;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 122, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1701998431, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1667330917, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0000017e13d685e0_0, 0, 256;
    %fork TD_npu_core_tb.check_results, S_0000017e13c17120;
    %join;
    %vpi_call/w 3 276 "$display", "[TB] All testcases passed" {0 0 0};
    %vpi_call/w 3 277 "$finish" {0 0 0};
    %end;
    .thread T_45;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "-";
    "tb/npu_core_tb.sv";
    "rtl/npu_core.sv";
    "rtl/pe.sv";
