Information: Corner cornerFF: no PVT mismatches. (PVT-032)
Information: Corner cornerSS: no PVT mismatches. (PVT-032)
****************************************
Report : power
        -significant_digits 2
Design : top
Version: U-2022.12-SP6
Date   : Mon Jun  9 17:50:08 2025
****************************************
Information: Activity propagation will be performed for scenario scenarioFF.
Information: Doing activity propagation for mode 'mode1' and corner 'cornerFF' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario scenarioFF (POW-052)
Infomation: Fast mode activity propagation power.rtl_activity_annotation setup is ignored. Always use accurate mode.
Information: Running switching activity propagation in scalar mode!

 **** Information : No. of simulation cycles = 6 ****
Information: Propagated activity on scenario scenarioSS identical to that on scenarioFF (POW-006)
Information: The stitching and editing of coupling caps is turned OFF for design 'top_lib:top/auto_floorplan.design'. (TIM-125)
Information: Design Average RC for design top  (NEX-011)
Information: r = 0.837011 ohm/um, via_r = 1.815407 ohm/cut, c = 0.122594 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 0.843585 ohm/um, via_r = 1.815407 ohm/cut, c = 0.143205 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'top'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 194, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 194, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
************************************************************
Timer Settings:
Delay Calculation Style:                   auto
Signal Integrity Analysis:                 disabled
Timing Window Analysis:                    disabled
Advanced Waveform Propagation:             disabled
Variation Type:                            fixed_derate
Clock Reconvergence Pessimism Removal:     disabled
Advanced Receiver Model:                   disabled
ML Acceleration:                           off
************************************************************
Mode: mode1
Corner: cornerFF
Scenario: scenarioFF
Voltage: 1.32
Temperature: 125.00

Voltage Unit         : 1V
Capacitance Unit     : 1pF
Time Unit            : 1ns
Temperature Unit     : 1C
Dynamic Power Unit   : 1nW
Leakage Power Unit   : 1nW

Switched supply net power scaling:
scaling for leakage power

Supply nets:
VDD (power) probability 1.00 (default)
VSS (ground) probability 1.00 (default)
Warning: Power table extrapolation (extrapolation mode) for port E on cell counter_1/clock_gate_q_reg for parameter Tinp. Lowest table value = 0.004000, highest table value = 0.331200, value = 0.000038 (POW-046)
Warning: Power table extrapolation (extrapolation mode) for port ZN on cell counter_1/phfnr_buf_35 for parameter Tinp. Lowest table value = 0.004000, highest table value = 0.331200, value = 0.000210 (POW-046)
Warning: Power table extrapolation (extrapolation mode) for port ZN on cell counter_2/phfnr_buf_37 for parameter Tinp. Lowest table value = 0.004000, highest table value = 0.331200, value = 0.000153 (POW-046)
Warning: Power table extrapolation (extrapolation mode) for port ZN on cell counter_3/phfnr_buf_39 for parameter Tinp. Lowest table value = 0.004000, highest table value = 0.331200, value = 0.000153 (POW-046)

  Cell Internal Power    = 1.85e+04 nW ( 73.0%)
  Net Switching Power    = 6.83e+03 nW ( 27.0%)
Total Dynamic Power      = 2.53e+04 nW (100.0%)

Cell Leakage Power       = 1.60e+04 nW


  Attributes
  ----------
      u  -  User defined power group
      i  -  Includes clock pin internal power

Power Group         Internal Power        Switching Power          Leakage Power            Total Power    (   %  )    Attrs
-----------------------------------------------------------------------------------------------------------------------------
io_pad                    0.00e+00               0.00e+00               0.00e+00               0.00e+00    (  0.0%)         
memory                    0.00e+00               0.00e+00               0.00e+00               0.00e+00    (  0.0%)         
black_box                 0.00e+00               0.00e+00               0.00e+00               0.00e+00    (  0.0%)         
clock_network             1.37e+04               2.35e+03               8.62e+02               1.69e+04    ( 41.0%)        i
register                  2.83e+03               1.53e+03               5.73e+03               1.01e+04    ( 24.4%)         
sequential                0.00e+00               0.00e+00               0.00e+00               0.00e+00    (  0.0%)         
combinational             1.93e+03               2.95e+03               9.40e+03               1.43e+04    ( 34.6%)         
-----------------------------------------------------------------------------------------------------------------------------
Total                     1.85e+04 nW            6.83e+03 nW            1.60e+04 nW            4.13e+04 nW
Mode: mode1
Corner: cornerSS
Scenario: scenarioSS
Voltage: 1.08
Temperature: 125.00

Voltage Unit         : 1V
Capacitance Unit     : 1pF
Time Unit            : 1ns
Temperature Unit     : 1C
Dynamic Power Unit   : 1nW
Leakage Power Unit   : 1nW

Switched supply net power scaling:
scaling for leakage power

Supply nets:
VDD (power) probability 1.00 (default)
VSS (ground) probability 1.00 (default)

  Cell Internal Power    = 9.44e+03 nW ( 67.8%)
  Net Switching Power    = 4.48e+03 nW ( 32.2%)
Total Dynamic Power      = 1.39e+04 nW (100.0%)

Cell Leakage Power       = 1.79e+02 nW


  Attributes
  ----------
      u  -  User defined power group
      i  -  Includes clock pin internal power

Power Group         Internal Power        Switching Power          Leakage Power            Total Power    (   %  )    Attrs
-----------------------------------------------------------------------------------------------------------------------------
io_pad                    0.00e+00               0.00e+00               0.00e+00               0.00e+00    (  0.0%)         
memory                    0.00e+00               0.00e+00               0.00e+00               0.00e+00    (  0.0%)         
black_box                 0.00e+00               0.00e+00               0.00e+00               0.00e+00    (  0.0%)         
clock_network             6.84e+03               1.59e+03               1.10e+01               8.44e+03    ( 59.9%)        i
register                  1.59e+03               9.70e+02               6.38e+01               2.62e+03    ( 18.6%)         
sequential                0.00e+00               0.00e+00               0.00e+00               0.00e+00    (  0.0%)         
combinational             1.01e+03               1.92e+03               1.04e+02               3.03e+03    ( 21.5%)         
-----------------------------------------------------------------------------------------------------------------------------
Total                     9.44e+03 nW            4.48e+03 nW            1.79e+02 nW            1.41e+04 nW
1
