{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1436065969742 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1436065969746 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jul 05 00:12:49 2015 " "Processing started: Sun Jul 05 00:12:49 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1436065969746 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1436065969746 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off regMEMWB -c regMEMWB " "Command: quartus_map --read_settings_files=on --write_settings_files=off regMEMWB -c regMEMWB" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1436065969746 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1436065970383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regmemwb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file regmemwb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 regMEMWB-behavioral " "Found design unit 1: regMEMWB-behavioral" {  } { { "regMEMWB.vhd" "" { Text "E:/Projeto Final Disciplina/regMEMWB/regMEMWB.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1436065971583 ""} { "Info" "ISGN_ENTITY_NAME" "1 regMEMWB " "Found entity 1: regMEMWB" {  } { { "regMEMWB.vhd" "" { Text "E:/Projeto Final Disciplina/regMEMWB/regMEMWB.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1436065971583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1436065971583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_regmemwb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_regmemwb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_regMEMWB-TB " "Found design unit 1: tb_regMEMWB-TB" {  } { { "tb_regMEMWB.vhd" "" { Text "E:/Projeto Final Disciplina/regMEMWB/tb_regMEMWB.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1436065971618 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_regMEMWB " "Found entity 1: tb_regMEMWB" {  } { { "tb_regMEMWB.vhd" "" { Text "E:/Projeto Final Disciplina/regMEMWB/tb_regMEMWB.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1436065971618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1436065971618 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "regMEMWB " "Elaborating entity \"regMEMWB\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1436065971774 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "regWrite regMEMWB.vhd(39) " "VHDL Process Statement warning at regMEMWB.vhd(39): signal \"regWrite\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "regMEMWB.vhd" "" { Text "E:/Projeto Final Disciplina/regMEMWB/regMEMWB.vhd" 39 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1436065971781 "|regMEMWB"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "memtoreg regMEMWB.vhd(40) " "VHDL Process Statement warning at regMEMWB.vhd(40): signal \"memtoreg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "regMEMWB.vhd" "" { Text "E:/Projeto Final Disciplina/regMEMWB/regMEMWB.vhd" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1436065971781 "|regMEMWB"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ReadData regMEMWB.vhd(41) " "VHDL Process Statement warning at regMEMWB.vhd(41): signal \"ReadData\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "regMEMWB.vhd" "" { Text "E:/Projeto Final Disciplina/regMEMWB/regMEMWB.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1436065971784 "|regMEMWB"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ALUout regMEMWB.vhd(42) " "VHDL Process Statement warning at regMEMWB.vhd(42): signal \"ALUout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "regMEMWB.vhd" "" { Text "E:/Projeto Final Disciplina/regMEMWB/regMEMWB.vhd" 42 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1436065971784 "|regMEMWB"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "WriteReg regMEMWB.vhd(43) " "VHDL Process Statement warning at regMEMWB.vhd(43): signal \"WriteReg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "regMEMWB.vhd" "" { Text "E:/Projeto Final Disciplina/regMEMWB/regMEMWB.vhd" 43 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1436065971784 "|regMEMWB"}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1436065972910 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1436065972910 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "215 " "Implemented 215 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "73 " "Implemented 73 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1436065973077 ""} { "Info" "ICUT_CUT_TM_OPINS" "71 " "Implemented 71 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1436065973077 ""} { "Info" "ICUT_CUT_TM_LCELLS" "71 " "Implemented 71 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1436065973077 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1436065973077 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "374 " "Peak virtual memory: 374 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1436065973115 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jul 05 00:12:53 2015 " "Processing ended: Sun Jul 05 00:12:53 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1436065973115 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1436065973115 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1436065973115 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1436065973115 ""}
