DECL|ADMA_ERR_STAT_R|member|__IM uint8_t ADMA_ERR_STAT_R; /*!< 0x00000054 ADMA Error Status Register */
DECL|ADMA_ID_LOW_R|member|__IOM uint32_t ADMA_ID_LOW_R; /*!< 0x00000078 ADMA3 Integrated Descriptor Address Register - Low */
DECL|ADMA_SA_LOW_R|member|__IOM uint32_t ADMA_SA_LOW_R; /*!< 0x00000058 ADMA System Address Register - Low */
DECL|ARGUMENT_R|member|__IOM uint32_t ARGUMENT_R; /*!< 0x00000008 Argument register */
DECL|AT_CTRL_R|member|__IOM uint32_t AT_CTRL_R; /*!< 0x00000540 Tuning and Auto-tuning control register */
DECL|AT_STAT_R|member|__IOM uint32_t AT_STAT_R; /*!< 0x00000544 Tuning and Auto-tuning status register */
DECL|AUTO_CMD_STAT_R|member|__IM uint16_t AUTO_CMD_STAT_R; /*!< 0x0000003C Auto CMD Status Register */
DECL|BGAP_CTRL_R|member|__IOM uint8_t BGAP_CTRL_R; /*!< 0x0000002A Block Gap Control Register */
DECL|BLOCKCOUNT_R|member|__IOM uint16_t BLOCKCOUNT_R; /*!< 0x00000006 16-bit Block Count register */
DECL|BLOCKSIZE_R|member|__IOM uint16_t BLOCKSIZE_R; /*!< 0x00000004 Block Size register */
DECL|BOOT_CTRL_R|member|__IOM uint16_t BOOT_CTRL_R; /*!< 0x0000052E eMMC Boot Control register */
DECL|BUF_DATA_R|member|__IOM uint32_t BUF_DATA_R; /*!< 0x00000020 Buffer Data Port Register */
DECL|CAPABILITIES1_R|member|__IM uint32_t CAPABILITIES1_R; /*!< 0x00000040 Capabilities 1 Register - 0 to 31 */
DECL|CAPABILITIES2_R|member|__IM uint32_t CAPABILITIES2_R; /*!< 0x00000044 Capabilities Register - 32 to 63 */
DECL|CLK_CTRL_R|member|__IOM uint16_t CLK_CTRL_R; /*!< 0x0000002C Clock Control Register */
DECL|CMD_R|member|__IOM uint16_t CMD_R; /*!< 0x0000000E Command register */
DECL|CORE|member|SDHC_CORE_V1_Type CORE; /*!< 0x00001000 MMIO for Synopsys Mobile Storage Host Controller IP */
DECL|CQCAP|member|__IM uint32_t CQCAP; /*!< 0x00000184 Command Queuing Capabilities register */
DECL|CQCFG|member|__IOM uint32_t CQCFG; /*!< 0x00000188 Command Queuing Configuration register */
DECL|CQCRA|member|__IM uint32_t CQCRA; /*!< 0x000001DC CQ Command response argument register */
DECL|CQCRDCT|member|__IM uint32_t CQCRDCT; /*!< 0x000001C8 Command response for direct command register */
DECL|CQCRI|member|__IM uint32_t CQCRI; /*!< 0x000001D8 CQ Command response index */
DECL|CQCTL|member|__IOM uint32_t CQCTL; /*!< 0x0000018C Command Queuing Control register */
DECL|CQDPT|member|__IM uint32_t CQDPT; /*!< 0x000001B4 Device pending tasks register */
DECL|CQDQS|member|__IM uint32_t CQDQS; /*!< 0x000001B0 Device queue status register */
DECL|CQIC|member|__IOM uint32_t CQIC; /*!< 0x0000019C Command Queuing Interrupt Coalescing register */
DECL|CQISE|member|__IOM uint32_t CQISE; /*!< 0x00000194 Command Queuing Interrupt Status Enable register */
DECL|CQISGE|member|__IOM uint32_t CQISGE; /*!< 0x00000198 Command Queuing Interrupt signal enable register */
DECL|CQIS|member|__IOM uint32_t CQIS; /*!< 0x00000190 Command Queuing Interrupt Status register */
DECL|CQRMEM|member|__IOM uint32_t CQRMEM; /*!< 0x000001D0 Command response mode error mask register */
DECL|CQSSC1|member|__IOM uint32_t CQSSC1; /*!< 0x000001C0 CQ Send Status Configuration 1 register */
DECL|CQSSC2|member|__IOM uint32_t CQSSC2; /*!< 0x000001C4 CQ Send Status Configuration 2 register */
DECL|CQTCLR|member|__IOM uint32_t CQTCLR; /*!< 0x000001B8 Command Queuing DoorBell register */
DECL|CQTCN|member|__IOM uint32_t CQTCN; /*!< 0x000001AC Command Queuing TaskClear Notification register */
DECL|CQTDBR|member|__IOM uint32_t CQTDBR; /*!< 0x000001A8 Command Queuing DoorBell register */
DECL|CQTDLBA|member|__IOM uint32_t CQTDLBA; /*!< 0x000001A0 Command Queuing Task Descriptor List Base Address register */
DECL|CQTERRI|member|__IM uint32_t CQTERRI; /*!< 0x000001D4 CQ Task Error Information register */
DECL|CQVER|member|__IM uint32_t CQVER; /*!< 0x00000180 Command Queuing Version register */
DECL|CTL|member|__IOM uint32_t CTL; /*!< 0x00000000 Top level wrapper control */
DECL|CURR_CAPABILITIES1_R|member|__IM uint32_t CURR_CAPABILITIES1_R; /*!< 0x00000048 Current Capabilities Register - 0 to 31 */
DECL|CURR_CAPABILITIES2_R|member|__IM uint32_t CURR_CAPABILITIES2_R; /*!< 0x0000004C Maximum Current Capabilities Register - 32 to 63 */
DECL|EMBEDDED_CTRL_R|member|__IOM uint32_t EMBEDDED_CTRL_R; /*!< 0x00000F6C Embedded Control register */
DECL|EMMC_CTRL_R|member|__IOM uint16_t EMMC_CTRL_R; /*!< 0x0000052C eMMC Control register */
DECL|ERROR_INT_SIGNAL_EN_R|member|__IOM uint16_t ERROR_INT_SIGNAL_EN_R; /*!< 0x0000003A Error Interrupt Signal Enable Register */
DECL|ERROR_INT_STAT_EN_R|member|__IOM uint16_t ERROR_INT_STAT_EN_R; /*!< 0x00000036 Error Interrupt Status Enable Register */
DECL|ERROR_INT_STAT_R|member|__IOM uint16_t ERROR_INT_STAT_R; /*!< 0x00000032 Error Interrupt Status Register */
DECL|FORCE_AUTO_CMD_STAT_R|member|__OM uint16_t FORCE_AUTO_CMD_STAT_R; /*!< 0x00000050 Force Event Register for Auto CMD Error Status register */
DECL|FORCE_ERROR_INT_STAT_R|member|__IOM uint16_t FORCE_ERROR_INT_STAT_R; /*!< 0x00000052 Force Event Register for Error Interrupt Status */
DECL|GP_IN_R|member|__IM uint32_t GP_IN_R; /*!< 0x00000530 General Purpose Input register */
DECL|GP_OUT_R|member|__IOM uint32_t GP_OUT_R; /*!< 0x00000534 General Purpose Output register */
DECL|HOST_CNTRL_VERS_R|member|__IM uint16_t HOST_CNTRL_VERS_R; /*!< 0x000000FE Host Controller Version */
DECL|HOST_CTRL1_R|member|__IOM uint8_t HOST_CTRL1_R; /*!< 0x00000028 Host Control 1 Register */
DECL|HOST_CTRL2_R|member|__IOM uint16_t HOST_CTRL2_R; /*!< 0x0000003E Host Control 2 Register */
DECL|MBIU_CTRL_R|member|__IOM uint8_t MBIU_CTRL_R; /*!< 0x00000510 MBIU Control register */
DECL|MSHC_CTRL_R|member|__IOM uint8_t MSHC_CTRL_R; /*!< 0x00000508 MSHC Control register */
DECL|MSHC_VER_ID_R|member|__IM uint32_t MSHC_VER_ID_R; /*!< 0x00000500 MSHC version */
DECL|MSHC_VER_TYPE_R|member|__IM uint32_t MSHC_VER_TYPE_R; /*!< 0x00000504 MSHC version type */
DECL|NORMAL_INT_SIGNAL_EN_R|member|__IOM uint16_t NORMAL_INT_SIGNAL_EN_R; /*!< 0x00000038 Normal Interrupt Signal Enable Register */
DECL|NORMAL_INT_STAT_EN_R|member|__IOM uint16_t NORMAL_INT_STAT_EN_R; /*!< 0x00000034 Normal Interrupt Status Enable Register */
DECL|NORMAL_INT_STAT_R|member|__IOM uint16_t NORMAL_INT_STAT_R; /*!< 0x00000030 Normal Interrupt Status Register */
DECL|PRESET_DDR50_R|member|__IM uint16_t PRESET_DDR50_R; /*!< 0x0000006E Preset Value for DDR50 */
DECL|PRESET_DS_R|member|__IM uint16_t PRESET_DS_R; /*!< 0x00000062 Preset Value for Default Speed */
DECL|PRESET_HS_R|member|__IM uint16_t PRESET_HS_R; /*!< 0x00000064 Preset Value for High Speed */
DECL|PRESET_INIT_R|member|__IM uint16_t PRESET_INIT_R; /*!< 0x00000060 Preset Value for Initialization */
DECL|PRESET_SDR104_R|member|__IM uint16_t PRESET_SDR104_R; /*!< 0x0000006C Preset Value for SDR104 */
DECL|PRESET_SDR12_R|member|__IM uint16_t PRESET_SDR12_R; /*!< 0x00000066 Preset Value for SDR12 */
DECL|PRESET_SDR25_R|member|__IM uint16_t PRESET_SDR25_R; /*!< 0x00000068 Preset Value for SDR25 */
DECL|PRESET_SDR50_R|member|__IM uint16_t PRESET_SDR50_R; /*!< 0x0000006A Preset Value for SDR50 */
DECL|PRESET_UHS2_R|member|__IM uint16_t PRESET_UHS2_R; /*!< 0x00000074 Preset Value for UHS-II */
DECL|PSTATE_REG|member|__IM uint32_t PSTATE_REG; /*!< 0x00000024 Present State Register */
DECL|PWR_CTRL_R|member|__IOM uint8_t PWR_CTRL_R; /*!< 0x00000029 Power Control Register */
DECL|P_EMBEDDED_CNTRL|member|__IM uint16_t P_EMBEDDED_CNTRL; /*!< 0x000000E6 Pointer for Embedded Control */
DECL|P_VENDOR2_SPECIFIC_AREA|member|__IM uint16_t P_VENDOR2_SPECIFIC_AREA; /*!< 0x000000EA Pointer for Vendor Specific Area 2 */
DECL|P_VENDOR_SPECIFIC_AREA|member|__IM uint16_t P_VENDOR_SPECIFIC_AREA; /*!< 0x000000E8 Pointer for Vendor Specific Area 1 */
DECL|RESERVED10|member|__IM uint32_t RESERVED10[200];
DECL|RESERVED11|member|__IM uint8_t RESERVED11[7];
DECL|RESERVED12|member|__IM uint8_t RESERVED12[27];
DECL|RESERVED13|member|__IM uint32_t RESERVED13[2];
DECL|RESERVED14|member|__IM uint32_t RESERVED14[649];
DECL|RESERVED15|member|__IM uint32_t RESERVED15[36];
DECL|RESERVED1|member|__IM uint32_t RESERVED1;
DECL|RESERVED2|member|__IM uint32_t RESERVED2;
DECL|RESERVED3|member|__IM uint16_t RESERVED3;
DECL|RESERVED4|member|__IM uint16_t RESERVED4[53];
DECL|RESERVED5|member|__IM uint32_t RESERVED5[4];
DECL|RESERVED6|member|__IM uint32_t RESERVED6[32];
DECL|RESERVED7|member|__IM uint32_t RESERVED7;
DECL|RESERVED8|member|__IM uint32_t RESERVED8;
DECL|RESERVED9|member|__IM uint32_t RESERVED9;
DECL|RESERVED|member|__IM uint32_t RESERVED[1016];
DECL|RESERVED|member|__IM uint32_t RESERVED[7];
DECL|RESERVED|member|__IM uint8_t RESERVED[3];
DECL|RESP01_R|member|__IM uint32_t RESP01_R; /*!< 0x00000010 Response Register 0/1 */
DECL|RESP23_R|member|__IM uint32_t RESP23_R; /*!< 0x00000014 Response Register 2/3 */
DECL|RESP45_R|member|__IM uint32_t RESP45_R; /*!< 0x00000018 Response Register 4/5 */
DECL|RESP67_R|member|__IM uint32_t RESP67_R; /*!< 0x0000001C Response Register 6/7 */
DECL|SDHC_CORE_ADMA_ERR_STAT_R_ADMA_ERR_STATES_Msk|macro|SDHC_CORE_ADMA_ERR_STAT_R_ADMA_ERR_STATES_Msk
DECL|SDHC_CORE_ADMA_ERR_STAT_R_ADMA_ERR_STATES_Pos|macro|SDHC_CORE_ADMA_ERR_STAT_R_ADMA_ERR_STATES_Pos
DECL|SDHC_CORE_ADMA_ERR_STAT_R_ADMA_LEN_ERR_Msk|macro|SDHC_CORE_ADMA_ERR_STAT_R_ADMA_LEN_ERR_Msk
DECL|SDHC_CORE_ADMA_ERR_STAT_R_ADMA_LEN_ERR_Pos|macro|SDHC_CORE_ADMA_ERR_STAT_R_ADMA_LEN_ERR_Pos
DECL|SDHC_CORE_ADMA_ID_LOW_R_ADMA_ID_LOW_Msk|macro|SDHC_CORE_ADMA_ID_LOW_R_ADMA_ID_LOW_Msk
DECL|SDHC_CORE_ADMA_ID_LOW_R_ADMA_ID_LOW_Pos|macro|SDHC_CORE_ADMA_ID_LOW_R_ADMA_ID_LOW_Pos
DECL|SDHC_CORE_ADMA_SA_LOW_R_ADMA_SA_LOW_Msk|macro|SDHC_CORE_ADMA_SA_LOW_R_ADMA_SA_LOW_Msk
DECL|SDHC_CORE_ADMA_SA_LOW_R_ADMA_SA_LOW_Pos|macro|SDHC_CORE_ADMA_SA_LOW_R_ADMA_SA_LOW_Pos
DECL|SDHC_CORE_ARGUMENT_R_ARGUMENT_Msk|macro|SDHC_CORE_ARGUMENT_R_ARGUMENT_Msk
DECL|SDHC_CORE_ARGUMENT_R_ARGUMENT_Pos|macro|SDHC_CORE_ARGUMENT_R_ARGUMENT_Pos
DECL|SDHC_CORE_AT_CTRL_R_AT_EN_Msk|macro|SDHC_CORE_AT_CTRL_R_AT_EN_Msk
DECL|SDHC_CORE_AT_CTRL_R_AT_EN_Pos|macro|SDHC_CORE_AT_CTRL_R_AT_EN_Pos
DECL|SDHC_CORE_AT_CTRL_R_CI_SEL_Msk|macro|SDHC_CORE_AT_CTRL_R_CI_SEL_Msk
DECL|SDHC_CORE_AT_CTRL_R_CI_SEL_Pos|macro|SDHC_CORE_AT_CTRL_R_CI_SEL_Pos
DECL|SDHC_CORE_AT_CTRL_R_POST_CHANGE_DLY_Msk|macro|SDHC_CORE_AT_CTRL_R_POST_CHANGE_DLY_Msk
DECL|SDHC_CORE_AT_CTRL_R_POST_CHANGE_DLY_Pos|macro|SDHC_CORE_AT_CTRL_R_POST_CHANGE_DLY_Pos
DECL|SDHC_CORE_AT_CTRL_R_PRE_CHANGE_DLY_Msk|macro|SDHC_CORE_AT_CTRL_R_PRE_CHANGE_DLY_Msk
DECL|SDHC_CORE_AT_CTRL_R_PRE_CHANGE_DLY_Pos|macro|SDHC_CORE_AT_CTRL_R_PRE_CHANGE_DLY_Pos
DECL|SDHC_CORE_AT_CTRL_R_RPT_TUNE_ERR_Msk|macro|SDHC_CORE_AT_CTRL_R_RPT_TUNE_ERR_Msk
DECL|SDHC_CORE_AT_CTRL_R_RPT_TUNE_ERR_Pos|macro|SDHC_CORE_AT_CTRL_R_RPT_TUNE_ERR_Pos
DECL|SDHC_CORE_AT_CTRL_R_SWIN_TH_EN_Msk|macro|SDHC_CORE_AT_CTRL_R_SWIN_TH_EN_Msk
DECL|SDHC_CORE_AT_CTRL_R_SWIN_TH_EN_Pos|macro|SDHC_CORE_AT_CTRL_R_SWIN_TH_EN_Pos
DECL|SDHC_CORE_AT_CTRL_R_SWIN_TH_VAL_Msk|macro|SDHC_CORE_AT_CTRL_R_SWIN_TH_VAL_Msk
DECL|SDHC_CORE_AT_CTRL_R_SWIN_TH_VAL_Pos|macro|SDHC_CORE_AT_CTRL_R_SWIN_TH_VAL_Pos
DECL|SDHC_CORE_AT_CTRL_R_SW_TUNE_EN_Msk|macro|SDHC_CORE_AT_CTRL_R_SW_TUNE_EN_Msk
DECL|SDHC_CORE_AT_CTRL_R_SW_TUNE_EN_Pos|macro|SDHC_CORE_AT_CTRL_R_SW_TUNE_EN_Pos
DECL|SDHC_CORE_AT_CTRL_R_TUNE_CLK_STOP_EN_Msk|macro|SDHC_CORE_AT_CTRL_R_TUNE_CLK_STOP_EN_Msk
DECL|SDHC_CORE_AT_CTRL_R_TUNE_CLK_STOP_EN_Pos|macro|SDHC_CORE_AT_CTRL_R_TUNE_CLK_STOP_EN_Pos
DECL|SDHC_CORE_AT_CTRL_R_WIN_EDGE_SEL_Msk|macro|SDHC_CORE_AT_CTRL_R_WIN_EDGE_SEL_Msk
DECL|SDHC_CORE_AT_CTRL_R_WIN_EDGE_SEL_Pos|macro|SDHC_CORE_AT_CTRL_R_WIN_EDGE_SEL_Pos
DECL|SDHC_CORE_AT_STAT_R_CENTER_PH_CODE_Msk|macro|SDHC_CORE_AT_STAT_R_CENTER_PH_CODE_Msk
DECL|SDHC_CORE_AT_STAT_R_CENTER_PH_CODE_Pos|macro|SDHC_CORE_AT_STAT_R_CENTER_PH_CODE_Pos
DECL|SDHC_CORE_AT_STAT_R_L_EDGE_PH_CODE_Msk|macro|SDHC_CORE_AT_STAT_R_L_EDGE_PH_CODE_Msk
DECL|SDHC_CORE_AT_STAT_R_L_EDGE_PH_CODE_Pos|macro|SDHC_CORE_AT_STAT_R_L_EDGE_PH_CODE_Pos
DECL|SDHC_CORE_AT_STAT_R_R_EDGE_PH_CODE_Msk|macro|SDHC_CORE_AT_STAT_R_R_EDGE_PH_CODE_Msk
DECL|SDHC_CORE_AT_STAT_R_R_EDGE_PH_CODE_Pos|macro|SDHC_CORE_AT_STAT_R_R_EDGE_PH_CODE_Pos
DECL|SDHC_CORE_AUTO_CMD_STAT_R_AUTO_CMD12_NOT_EXEC_Msk|macro|SDHC_CORE_AUTO_CMD_STAT_R_AUTO_CMD12_NOT_EXEC_Msk
DECL|SDHC_CORE_AUTO_CMD_STAT_R_AUTO_CMD12_NOT_EXEC_Pos|macro|SDHC_CORE_AUTO_CMD_STAT_R_AUTO_CMD12_NOT_EXEC_Pos
DECL|SDHC_CORE_AUTO_CMD_STAT_R_AUTO_CMD_CRC_ERR_Msk|macro|SDHC_CORE_AUTO_CMD_STAT_R_AUTO_CMD_CRC_ERR_Msk
DECL|SDHC_CORE_AUTO_CMD_STAT_R_AUTO_CMD_CRC_ERR_Pos|macro|SDHC_CORE_AUTO_CMD_STAT_R_AUTO_CMD_CRC_ERR_Pos
DECL|SDHC_CORE_AUTO_CMD_STAT_R_AUTO_CMD_EBIT_ERR_Msk|macro|SDHC_CORE_AUTO_CMD_STAT_R_AUTO_CMD_EBIT_ERR_Msk
DECL|SDHC_CORE_AUTO_CMD_STAT_R_AUTO_CMD_EBIT_ERR_Pos|macro|SDHC_CORE_AUTO_CMD_STAT_R_AUTO_CMD_EBIT_ERR_Pos
DECL|SDHC_CORE_AUTO_CMD_STAT_R_AUTO_CMD_IDX_ERR_Msk|macro|SDHC_CORE_AUTO_CMD_STAT_R_AUTO_CMD_IDX_ERR_Msk
DECL|SDHC_CORE_AUTO_CMD_STAT_R_AUTO_CMD_IDX_ERR_Pos|macro|SDHC_CORE_AUTO_CMD_STAT_R_AUTO_CMD_IDX_ERR_Pos
DECL|SDHC_CORE_AUTO_CMD_STAT_R_AUTO_CMD_RESP_ERR_Msk|macro|SDHC_CORE_AUTO_CMD_STAT_R_AUTO_CMD_RESP_ERR_Msk
DECL|SDHC_CORE_AUTO_CMD_STAT_R_AUTO_CMD_RESP_ERR_Pos|macro|SDHC_CORE_AUTO_CMD_STAT_R_AUTO_CMD_RESP_ERR_Pos
DECL|SDHC_CORE_AUTO_CMD_STAT_R_AUTO_CMD_TOUT_ERR_Msk|macro|SDHC_CORE_AUTO_CMD_STAT_R_AUTO_CMD_TOUT_ERR_Msk
DECL|SDHC_CORE_AUTO_CMD_STAT_R_AUTO_CMD_TOUT_ERR_Pos|macro|SDHC_CORE_AUTO_CMD_STAT_R_AUTO_CMD_TOUT_ERR_Pos
DECL|SDHC_CORE_AUTO_CMD_STAT_R_CMD_NOT_ISSUED_AUTO_CMD12_Msk|macro|SDHC_CORE_AUTO_CMD_STAT_R_CMD_NOT_ISSUED_AUTO_CMD12_Msk
DECL|SDHC_CORE_AUTO_CMD_STAT_R_CMD_NOT_ISSUED_AUTO_CMD12_Pos|macro|SDHC_CORE_AUTO_CMD_STAT_R_CMD_NOT_ISSUED_AUTO_CMD12_Pos
DECL|SDHC_CORE_BGAP_CTRL_R_CONTINUE_REQ_Msk|macro|SDHC_CORE_BGAP_CTRL_R_CONTINUE_REQ_Msk
DECL|SDHC_CORE_BGAP_CTRL_R_CONTINUE_REQ_Pos|macro|SDHC_CORE_BGAP_CTRL_R_CONTINUE_REQ_Pos
DECL|SDHC_CORE_BGAP_CTRL_R_INT_AT_BGAP_Msk|macro|SDHC_CORE_BGAP_CTRL_R_INT_AT_BGAP_Msk
DECL|SDHC_CORE_BGAP_CTRL_R_INT_AT_BGAP_Pos|macro|SDHC_CORE_BGAP_CTRL_R_INT_AT_BGAP_Pos
DECL|SDHC_CORE_BGAP_CTRL_R_RD_WAIT_CTRL_Msk|macro|SDHC_CORE_BGAP_CTRL_R_RD_WAIT_CTRL_Msk
DECL|SDHC_CORE_BGAP_CTRL_R_RD_WAIT_CTRL_Pos|macro|SDHC_CORE_BGAP_CTRL_R_RD_WAIT_CTRL_Pos
DECL|SDHC_CORE_BGAP_CTRL_R_STOP_BG_REQ_Msk|macro|SDHC_CORE_BGAP_CTRL_R_STOP_BG_REQ_Msk
DECL|SDHC_CORE_BGAP_CTRL_R_STOP_BG_REQ_Pos|macro|SDHC_CORE_BGAP_CTRL_R_STOP_BG_REQ_Pos
DECL|SDHC_CORE_BLOCKCOUNT_R_BLOCK_CNT_Msk|macro|SDHC_CORE_BLOCKCOUNT_R_BLOCK_CNT_Msk
DECL|SDHC_CORE_BLOCKCOUNT_R_BLOCK_CNT_Pos|macro|SDHC_CORE_BLOCKCOUNT_R_BLOCK_CNT_Pos
DECL|SDHC_CORE_BLOCKSIZE_R_SDMA_BUF_BDARY_Msk|macro|SDHC_CORE_BLOCKSIZE_R_SDMA_BUF_BDARY_Msk
DECL|SDHC_CORE_BLOCKSIZE_R_SDMA_BUF_BDARY_Pos|macro|SDHC_CORE_BLOCKSIZE_R_SDMA_BUF_BDARY_Pos
DECL|SDHC_CORE_BLOCKSIZE_R_XFER_BLOCK_SIZE_Msk|macro|SDHC_CORE_BLOCKSIZE_R_XFER_BLOCK_SIZE_Msk
DECL|SDHC_CORE_BLOCKSIZE_R_XFER_BLOCK_SIZE_Pos|macro|SDHC_CORE_BLOCKSIZE_R_XFER_BLOCK_SIZE_Pos
DECL|SDHC_CORE_BOOT_CTRL_R_BOOT_ACK_ENABLE_Msk|macro|SDHC_CORE_BOOT_CTRL_R_BOOT_ACK_ENABLE_Msk
DECL|SDHC_CORE_BOOT_CTRL_R_BOOT_ACK_ENABLE_Pos|macro|SDHC_CORE_BOOT_CTRL_R_BOOT_ACK_ENABLE_Pos
DECL|SDHC_CORE_BOOT_CTRL_R_BOOT_TOUT_CNT_Msk|macro|SDHC_CORE_BOOT_CTRL_R_BOOT_TOUT_CNT_Msk
DECL|SDHC_CORE_BOOT_CTRL_R_BOOT_TOUT_CNT_Pos|macro|SDHC_CORE_BOOT_CTRL_R_BOOT_TOUT_CNT_Pos
DECL|SDHC_CORE_BOOT_CTRL_R_MAN_BOOT_EN_Msk|macro|SDHC_CORE_BOOT_CTRL_R_MAN_BOOT_EN_Msk
DECL|SDHC_CORE_BOOT_CTRL_R_MAN_BOOT_EN_Pos|macro|SDHC_CORE_BOOT_CTRL_R_MAN_BOOT_EN_Pos
DECL|SDHC_CORE_BOOT_CTRL_R_VALIDATE_BOOT_Msk|macro|SDHC_CORE_BOOT_CTRL_R_VALIDATE_BOOT_Msk
DECL|SDHC_CORE_BOOT_CTRL_R_VALIDATE_BOOT_Pos|macro|SDHC_CORE_BOOT_CTRL_R_VALIDATE_BOOT_Pos
DECL|SDHC_CORE_BUF_DATA_R_BUF_DATA_Msk|macro|SDHC_CORE_BUF_DATA_R_BUF_DATA_Msk
DECL|SDHC_CORE_BUF_DATA_R_BUF_DATA_Pos|macro|SDHC_CORE_BUF_DATA_R_BUF_DATA_Pos
DECL|SDHC_CORE_CAPABILITIES1_R_ADMA2_SUPPORT_Msk|macro|SDHC_CORE_CAPABILITIES1_R_ADMA2_SUPPORT_Msk
DECL|SDHC_CORE_CAPABILITIES1_R_ADMA2_SUPPORT_Pos|macro|SDHC_CORE_CAPABILITIES1_R_ADMA2_SUPPORT_Pos
DECL|SDHC_CORE_CAPABILITIES1_R_ASYNC_INT_SUPPORT_Msk|macro|SDHC_CORE_CAPABILITIES1_R_ASYNC_INT_SUPPORT_Msk
DECL|SDHC_CORE_CAPABILITIES1_R_ASYNC_INT_SUPPORT_Pos|macro|SDHC_CORE_CAPABILITIES1_R_ASYNC_INT_SUPPORT_Pos
DECL|SDHC_CORE_CAPABILITIES1_R_BASE_CLK_FREQ_Msk|macro|SDHC_CORE_CAPABILITIES1_R_BASE_CLK_FREQ_Msk
DECL|SDHC_CORE_CAPABILITIES1_R_BASE_CLK_FREQ_Pos|macro|SDHC_CORE_CAPABILITIES1_R_BASE_CLK_FREQ_Pos
DECL|SDHC_CORE_CAPABILITIES1_R_EMBEDDED_8_BIT_Msk|macro|SDHC_CORE_CAPABILITIES1_R_EMBEDDED_8_BIT_Msk
DECL|SDHC_CORE_CAPABILITIES1_R_EMBEDDED_8_BIT_Pos|macro|SDHC_CORE_CAPABILITIES1_R_EMBEDDED_8_BIT_Pos
DECL|SDHC_CORE_CAPABILITIES1_R_HIGH_SPEED_SUPPORT_Msk|macro|SDHC_CORE_CAPABILITIES1_R_HIGH_SPEED_SUPPORT_Msk
DECL|SDHC_CORE_CAPABILITIES1_R_HIGH_SPEED_SUPPORT_Pos|macro|SDHC_CORE_CAPABILITIES1_R_HIGH_SPEED_SUPPORT_Pos
DECL|SDHC_CORE_CAPABILITIES1_R_MAX_BLK_LEN_Msk|macro|SDHC_CORE_CAPABILITIES1_R_MAX_BLK_LEN_Msk
DECL|SDHC_CORE_CAPABILITIES1_R_MAX_BLK_LEN_Pos|macro|SDHC_CORE_CAPABILITIES1_R_MAX_BLK_LEN_Pos
DECL|SDHC_CORE_CAPABILITIES1_R_SDMA_SUPPORT_Msk|macro|SDHC_CORE_CAPABILITIES1_R_SDMA_SUPPORT_Msk
DECL|SDHC_CORE_CAPABILITIES1_R_SDMA_SUPPORT_Pos|macro|SDHC_CORE_CAPABILITIES1_R_SDMA_SUPPORT_Pos
DECL|SDHC_CORE_CAPABILITIES1_R_SLOT_TYPE_R_Msk|macro|SDHC_CORE_CAPABILITIES1_R_SLOT_TYPE_R_Msk
DECL|SDHC_CORE_CAPABILITIES1_R_SLOT_TYPE_R_Pos|macro|SDHC_CORE_CAPABILITIES1_R_SLOT_TYPE_R_Pos
DECL|SDHC_CORE_CAPABILITIES1_R_SUS_RES_SUPPORT_Msk|macro|SDHC_CORE_CAPABILITIES1_R_SUS_RES_SUPPORT_Msk
DECL|SDHC_CORE_CAPABILITIES1_R_SUS_RES_SUPPORT_Pos|macro|SDHC_CORE_CAPABILITIES1_R_SUS_RES_SUPPORT_Pos
DECL|SDHC_CORE_CAPABILITIES1_R_SYS_ADDR_64_V3_Msk|macro|SDHC_CORE_CAPABILITIES1_R_SYS_ADDR_64_V3_Msk
DECL|SDHC_CORE_CAPABILITIES1_R_SYS_ADDR_64_V3_Pos|macro|SDHC_CORE_CAPABILITIES1_R_SYS_ADDR_64_V3_Pos
DECL|SDHC_CORE_CAPABILITIES1_R_SYS_ADDR_64_V4_Msk|macro|SDHC_CORE_CAPABILITIES1_R_SYS_ADDR_64_V4_Msk
DECL|SDHC_CORE_CAPABILITIES1_R_SYS_ADDR_64_V4_Pos|macro|SDHC_CORE_CAPABILITIES1_R_SYS_ADDR_64_V4_Pos
DECL|SDHC_CORE_CAPABILITIES1_R_TOUT_CLK_FREQ_Msk|macro|SDHC_CORE_CAPABILITIES1_R_TOUT_CLK_FREQ_Msk
DECL|SDHC_CORE_CAPABILITIES1_R_TOUT_CLK_FREQ_Pos|macro|SDHC_CORE_CAPABILITIES1_R_TOUT_CLK_FREQ_Pos
DECL|SDHC_CORE_CAPABILITIES1_R_TOUT_CLK_UNIT_Msk|macro|SDHC_CORE_CAPABILITIES1_R_TOUT_CLK_UNIT_Msk
DECL|SDHC_CORE_CAPABILITIES1_R_TOUT_CLK_UNIT_Pos|macro|SDHC_CORE_CAPABILITIES1_R_TOUT_CLK_UNIT_Pos
DECL|SDHC_CORE_CAPABILITIES1_R_VOLT_18_Msk|macro|SDHC_CORE_CAPABILITIES1_R_VOLT_18_Msk
DECL|SDHC_CORE_CAPABILITIES1_R_VOLT_18_Pos|macro|SDHC_CORE_CAPABILITIES1_R_VOLT_18_Pos
DECL|SDHC_CORE_CAPABILITIES1_R_VOLT_30_Msk|macro|SDHC_CORE_CAPABILITIES1_R_VOLT_30_Msk
DECL|SDHC_CORE_CAPABILITIES1_R_VOLT_30_Pos|macro|SDHC_CORE_CAPABILITIES1_R_VOLT_30_Pos
DECL|SDHC_CORE_CAPABILITIES1_R_VOLT_33_Msk|macro|SDHC_CORE_CAPABILITIES1_R_VOLT_33_Msk
DECL|SDHC_CORE_CAPABILITIES1_R_VOLT_33_Pos|macro|SDHC_CORE_CAPABILITIES1_R_VOLT_33_Pos
DECL|SDHC_CORE_CAPABILITIES2_R_ADMA3_SUPPORT_Msk|macro|SDHC_CORE_CAPABILITIES2_R_ADMA3_SUPPORT_Msk
DECL|SDHC_CORE_CAPABILITIES2_R_ADMA3_SUPPORT_Pos|macro|SDHC_CORE_CAPABILITIES2_R_ADMA3_SUPPORT_Pos
DECL|SDHC_CORE_CAPABILITIES2_R_CLK_MUL_Msk|macro|SDHC_CORE_CAPABILITIES2_R_CLK_MUL_Msk
DECL|SDHC_CORE_CAPABILITIES2_R_CLK_MUL_Pos|macro|SDHC_CORE_CAPABILITIES2_R_CLK_MUL_Pos
DECL|SDHC_CORE_CAPABILITIES2_R_DDR50_SUPPORT_Msk|macro|SDHC_CORE_CAPABILITIES2_R_DDR50_SUPPORT_Msk
DECL|SDHC_CORE_CAPABILITIES2_R_DDR50_SUPPORT_Pos|macro|SDHC_CORE_CAPABILITIES2_R_DDR50_SUPPORT_Pos
DECL|SDHC_CORE_CAPABILITIES2_R_DRV_TYPEA_Msk|macro|SDHC_CORE_CAPABILITIES2_R_DRV_TYPEA_Msk
DECL|SDHC_CORE_CAPABILITIES2_R_DRV_TYPEA_Pos|macro|SDHC_CORE_CAPABILITIES2_R_DRV_TYPEA_Pos
DECL|SDHC_CORE_CAPABILITIES2_R_DRV_TYPEC_Msk|macro|SDHC_CORE_CAPABILITIES2_R_DRV_TYPEC_Msk
DECL|SDHC_CORE_CAPABILITIES2_R_DRV_TYPEC_Pos|macro|SDHC_CORE_CAPABILITIES2_R_DRV_TYPEC_Pos
DECL|SDHC_CORE_CAPABILITIES2_R_DRV_TYPED_Msk|macro|SDHC_CORE_CAPABILITIES2_R_DRV_TYPED_Msk
DECL|SDHC_CORE_CAPABILITIES2_R_DRV_TYPED_Pos|macro|SDHC_CORE_CAPABILITIES2_R_DRV_TYPED_Pos
DECL|SDHC_CORE_CAPABILITIES2_R_RETUNE_CNT_Msk|macro|SDHC_CORE_CAPABILITIES2_R_RETUNE_CNT_Msk
DECL|SDHC_CORE_CAPABILITIES2_R_RETUNE_CNT_Pos|macro|SDHC_CORE_CAPABILITIES2_R_RETUNE_CNT_Pos
DECL|SDHC_CORE_CAPABILITIES2_R_RE_TUNING_MODES_Msk|macro|SDHC_CORE_CAPABILITIES2_R_RE_TUNING_MODES_Msk
DECL|SDHC_CORE_CAPABILITIES2_R_RE_TUNING_MODES_Pos|macro|SDHC_CORE_CAPABILITIES2_R_RE_TUNING_MODES_Pos
DECL|SDHC_CORE_CAPABILITIES2_R_SDR104_SUPPORT_Msk|macro|SDHC_CORE_CAPABILITIES2_R_SDR104_SUPPORT_Msk
DECL|SDHC_CORE_CAPABILITIES2_R_SDR104_SUPPORT_Pos|macro|SDHC_CORE_CAPABILITIES2_R_SDR104_SUPPORT_Pos
DECL|SDHC_CORE_CAPABILITIES2_R_SDR50_SUPPORT_Msk|macro|SDHC_CORE_CAPABILITIES2_R_SDR50_SUPPORT_Msk
DECL|SDHC_CORE_CAPABILITIES2_R_SDR50_SUPPORT_Pos|macro|SDHC_CORE_CAPABILITIES2_R_SDR50_SUPPORT_Pos
DECL|SDHC_CORE_CAPABILITIES2_R_UHS2_SUPPORT_Msk|macro|SDHC_CORE_CAPABILITIES2_R_UHS2_SUPPORT_Msk
DECL|SDHC_CORE_CAPABILITIES2_R_UHS2_SUPPORT_Pos|macro|SDHC_CORE_CAPABILITIES2_R_UHS2_SUPPORT_Pos
DECL|SDHC_CORE_CAPABILITIES2_R_USE_TUNING_SDR50_Msk|macro|SDHC_CORE_CAPABILITIES2_R_USE_TUNING_SDR50_Msk
DECL|SDHC_CORE_CAPABILITIES2_R_USE_TUNING_SDR50_Pos|macro|SDHC_CORE_CAPABILITIES2_R_USE_TUNING_SDR50_Pos
DECL|SDHC_CORE_CAPABILITIES2_R_VDD2_18V_SUPPORT_Msk|macro|SDHC_CORE_CAPABILITIES2_R_VDD2_18V_SUPPORT_Msk
DECL|SDHC_CORE_CAPABILITIES2_R_VDD2_18V_SUPPORT_Pos|macro|SDHC_CORE_CAPABILITIES2_R_VDD2_18V_SUPPORT_Pos
DECL|SDHC_CORE_CLK_CTRL_R_CLK_GEN_SELECT_Msk|macro|SDHC_CORE_CLK_CTRL_R_CLK_GEN_SELECT_Msk
DECL|SDHC_CORE_CLK_CTRL_R_CLK_GEN_SELECT_Pos|macro|SDHC_CORE_CLK_CTRL_R_CLK_GEN_SELECT_Pos
DECL|SDHC_CORE_CLK_CTRL_R_FREQ_SEL_Msk|macro|SDHC_CORE_CLK_CTRL_R_FREQ_SEL_Msk
DECL|SDHC_CORE_CLK_CTRL_R_FREQ_SEL_Pos|macro|SDHC_CORE_CLK_CTRL_R_FREQ_SEL_Pos
DECL|SDHC_CORE_CLK_CTRL_R_INTERNAL_CLK_EN_Msk|macro|SDHC_CORE_CLK_CTRL_R_INTERNAL_CLK_EN_Msk
DECL|SDHC_CORE_CLK_CTRL_R_INTERNAL_CLK_EN_Pos|macro|SDHC_CORE_CLK_CTRL_R_INTERNAL_CLK_EN_Pos
DECL|SDHC_CORE_CLK_CTRL_R_INTERNAL_CLK_STABLE_Msk|macro|SDHC_CORE_CLK_CTRL_R_INTERNAL_CLK_STABLE_Msk
DECL|SDHC_CORE_CLK_CTRL_R_INTERNAL_CLK_STABLE_Pos|macro|SDHC_CORE_CLK_CTRL_R_INTERNAL_CLK_STABLE_Pos
DECL|SDHC_CORE_CLK_CTRL_R_PLL_ENABLE_Msk|macro|SDHC_CORE_CLK_CTRL_R_PLL_ENABLE_Msk
DECL|SDHC_CORE_CLK_CTRL_R_PLL_ENABLE_Pos|macro|SDHC_CORE_CLK_CTRL_R_PLL_ENABLE_Pos
DECL|SDHC_CORE_CLK_CTRL_R_SD_CLK_EN_Msk|macro|SDHC_CORE_CLK_CTRL_R_SD_CLK_EN_Msk
DECL|SDHC_CORE_CLK_CTRL_R_SD_CLK_EN_Pos|macro|SDHC_CORE_CLK_CTRL_R_SD_CLK_EN_Pos
DECL|SDHC_CORE_CLK_CTRL_R_UPPER_FREQ_SEL_Msk|macro|SDHC_CORE_CLK_CTRL_R_UPPER_FREQ_SEL_Msk
DECL|SDHC_CORE_CLK_CTRL_R_UPPER_FREQ_SEL_Pos|macro|SDHC_CORE_CLK_CTRL_R_UPPER_FREQ_SEL_Pos
DECL|SDHC_CORE_CMD_R_CMD_CRC_CHK_ENABLE_Msk|macro|SDHC_CORE_CMD_R_CMD_CRC_CHK_ENABLE_Msk
DECL|SDHC_CORE_CMD_R_CMD_CRC_CHK_ENABLE_Pos|macro|SDHC_CORE_CMD_R_CMD_CRC_CHK_ENABLE_Pos
DECL|SDHC_CORE_CMD_R_CMD_IDX_CHK_ENABLE_Msk|macro|SDHC_CORE_CMD_R_CMD_IDX_CHK_ENABLE_Msk
DECL|SDHC_CORE_CMD_R_CMD_IDX_CHK_ENABLE_Pos|macro|SDHC_CORE_CMD_R_CMD_IDX_CHK_ENABLE_Pos
DECL|SDHC_CORE_CMD_R_CMD_INDEX_Msk|macro|SDHC_CORE_CMD_R_CMD_INDEX_Msk
DECL|SDHC_CORE_CMD_R_CMD_INDEX_Pos|macro|SDHC_CORE_CMD_R_CMD_INDEX_Pos
DECL|SDHC_CORE_CMD_R_CMD_TYPE_Msk|macro|SDHC_CORE_CMD_R_CMD_TYPE_Msk
DECL|SDHC_CORE_CMD_R_CMD_TYPE_Pos|macro|SDHC_CORE_CMD_R_CMD_TYPE_Pos
DECL|SDHC_CORE_CMD_R_DATA_PRESENT_SEL_Msk|macro|SDHC_CORE_CMD_R_DATA_PRESENT_SEL_Msk
DECL|SDHC_CORE_CMD_R_DATA_PRESENT_SEL_Pos|macro|SDHC_CORE_CMD_R_DATA_PRESENT_SEL_Pos
DECL|SDHC_CORE_CMD_R_RESP_TYPE_SELECT_Msk|macro|SDHC_CORE_CMD_R_RESP_TYPE_SELECT_Msk
DECL|SDHC_CORE_CMD_R_RESP_TYPE_SELECT_Pos|macro|SDHC_CORE_CMD_R_RESP_TYPE_SELECT_Pos
DECL|SDHC_CORE_CMD_R_SUB_CMD_FLAG_Msk|macro|SDHC_CORE_CMD_R_SUB_CMD_FLAG_Msk
DECL|SDHC_CORE_CMD_R_SUB_CMD_FLAG_Pos|macro|SDHC_CORE_CMD_R_SUB_CMD_FLAG_Pos
DECL|SDHC_CORE_CQCAP_CRYPTO_SUPPORT_Msk|macro|SDHC_CORE_CQCAP_CRYPTO_SUPPORT_Msk
DECL|SDHC_CORE_CQCAP_CRYPTO_SUPPORT_Pos|macro|SDHC_CORE_CQCAP_CRYPTO_SUPPORT_Pos
DECL|SDHC_CORE_CQCAP_ITCFMUL_Msk|macro|SDHC_CORE_CQCAP_ITCFMUL_Msk
DECL|SDHC_CORE_CQCAP_ITCFMUL_Pos|macro|SDHC_CORE_CQCAP_ITCFMUL_Pos
DECL|SDHC_CORE_CQCAP_ITCFVAL_Msk|macro|SDHC_CORE_CQCAP_ITCFVAL_Msk
DECL|SDHC_CORE_CQCAP_ITCFVAL_Pos|macro|SDHC_CORE_CQCAP_ITCFVAL_Pos
DECL|SDHC_CORE_CQCFG_CQ_EN_Msk|macro|SDHC_CORE_CQCFG_CQ_EN_Msk
DECL|SDHC_CORE_CQCFG_CQ_EN_Pos|macro|SDHC_CORE_CQCFG_CQ_EN_Pos
DECL|SDHC_CORE_CQCFG_CR_GENERAL_EN_Msk|macro|SDHC_CORE_CQCFG_CR_GENERAL_EN_Msk
DECL|SDHC_CORE_CQCFG_CR_GENERAL_EN_Pos|macro|SDHC_CORE_CQCFG_CR_GENERAL_EN_Pos
DECL|SDHC_CORE_CQCFG_DCMD_EN_Msk|macro|SDHC_CORE_CQCFG_DCMD_EN_Msk
DECL|SDHC_CORE_CQCFG_DCMD_EN_Pos|macro|SDHC_CORE_CQCFG_DCMD_EN_Pos
DECL|SDHC_CORE_CQCFG_TASK_DESC_SIZE_Msk|macro|SDHC_CORE_CQCFG_TASK_DESC_SIZE_Msk
DECL|SDHC_CORE_CQCFG_TASK_DESC_SIZE_Pos|macro|SDHC_CORE_CQCFG_TASK_DESC_SIZE_Pos
DECL|SDHC_CORE_CQCRA_CMD_RESP_ARG_Msk|macro|SDHC_CORE_CQCRA_CMD_RESP_ARG_Msk
DECL|SDHC_CORE_CQCRA_CMD_RESP_ARG_Pos|macro|SDHC_CORE_CQCRA_CMD_RESP_ARG_Pos
DECL|SDHC_CORE_CQCRDCT_DCMD_RESP_Msk|macro|SDHC_CORE_CQCRDCT_DCMD_RESP_Msk
DECL|SDHC_CORE_CQCRDCT_DCMD_RESP_Pos|macro|SDHC_CORE_CQCRDCT_DCMD_RESP_Pos
DECL|SDHC_CORE_CQCRI_CMD_RESP_INDX_Msk|macro|SDHC_CORE_CQCRI_CMD_RESP_INDX_Msk
DECL|SDHC_CORE_CQCRI_CMD_RESP_INDX_Pos|macro|SDHC_CORE_CQCRI_CMD_RESP_INDX_Pos
DECL|SDHC_CORE_CQCTL_CLR_ALL_TASKS_Msk|macro|SDHC_CORE_CQCTL_CLR_ALL_TASKS_Msk
DECL|SDHC_CORE_CQCTL_CLR_ALL_TASKS_Pos|macro|SDHC_CORE_CQCTL_CLR_ALL_TASKS_Pos
DECL|SDHC_CORE_CQCTL_HALT_Msk|macro|SDHC_CORE_CQCTL_HALT_Msk
DECL|SDHC_CORE_CQCTL_HALT_Pos|macro|SDHC_CORE_CQCTL_HALT_Pos
DECL|SDHC_CORE_CQDPT_DPT_Msk|macro|SDHC_CORE_CQDPT_DPT_Msk
DECL|SDHC_CORE_CQDPT_DPT_Pos|macro|SDHC_CORE_CQDPT_DPT_Pos
DECL|SDHC_CORE_CQDQS_DQS_Msk|macro|SDHC_CORE_CQDQS_DQS_Msk
DECL|SDHC_CORE_CQDQS_DQS_Pos|macro|SDHC_CORE_CQDQS_DQS_Pos
DECL|SDHC_CORE_CQIC_INTC_EN_Msk|macro|SDHC_CORE_CQIC_INTC_EN_Msk
DECL|SDHC_CORE_CQIC_INTC_EN_Pos|macro|SDHC_CORE_CQIC_INTC_EN_Pos
DECL|SDHC_CORE_CQIC_INTC_RST_Msk|macro|SDHC_CORE_CQIC_INTC_RST_Msk
DECL|SDHC_CORE_CQIC_INTC_RST_Pos|macro|SDHC_CORE_CQIC_INTC_RST_Pos
DECL|SDHC_CORE_CQIC_INTC_STAT_Msk|macro|SDHC_CORE_CQIC_INTC_STAT_Msk
DECL|SDHC_CORE_CQIC_INTC_STAT_Pos|macro|SDHC_CORE_CQIC_INTC_STAT_Pos
DECL|SDHC_CORE_CQIC_INTC_TH_Msk|macro|SDHC_CORE_CQIC_INTC_TH_Msk
DECL|SDHC_CORE_CQIC_INTC_TH_Pos|macro|SDHC_CORE_CQIC_INTC_TH_Pos
DECL|SDHC_CORE_CQIC_INTC_TH_WEN_Msk|macro|SDHC_CORE_CQIC_INTC_TH_WEN_Msk
DECL|SDHC_CORE_CQIC_INTC_TH_WEN_Pos|macro|SDHC_CORE_CQIC_INTC_TH_WEN_Pos
DECL|SDHC_CORE_CQIC_TOUT_VAL_Msk|macro|SDHC_CORE_CQIC_TOUT_VAL_Msk
DECL|SDHC_CORE_CQIC_TOUT_VAL_Pos|macro|SDHC_CORE_CQIC_TOUT_VAL_Pos
DECL|SDHC_CORE_CQIC_TOUT_VAL_WEN_Msk|macro|SDHC_CORE_CQIC_TOUT_VAL_WEN_Msk
DECL|SDHC_CORE_CQIC_TOUT_VAL_WEN_Pos|macro|SDHC_CORE_CQIC_TOUT_VAL_WEN_Pos
DECL|SDHC_CORE_CQISE_GCE_STE_Msk|macro|SDHC_CORE_CQISE_GCE_STE_Msk
DECL|SDHC_CORE_CQISE_GCE_STE_Pos|macro|SDHC_CORE_CQISE_GCE_STE_Pos
DECL|SDHC_CORE_CQISE_HAC_STE_Msk|macro|SDHC_CORE_CQISE_HAC_STE_Msk
DECL|SDHC_CORE_CQISE_HAC_STE_Pos|macro|SDHC_CORE_CQISE_HAC_STE_Pos
DECL|SDHC_CORE_CQISE_ICCE_STE_Msk|macro|SDHC_CORE_CQISE_ICCE_STE_Msk
DECL|SDHC_CORE_CQISE_ICCE_STE_Pos|macro|SDHC_CORE_CQISE_ICCE_STE_Pos
DECL|SDHC_CORE_CQISE_RED_STE_Msk|macro|SDHC_CORE_CQISE_RED_STE_Msk
DECL|SDHC_CORE_CQISE_RED_STE_Pos|macro|SDHC_CORE_CQISE_RED_STE_Pos
DECL|SDHC_CORE_CQISE_TCC_STE_Msk|macro|SDHC_CORE_CQISE_TCC_STE_Msk
DECL|SDHC_CORE_CQISE_TCC_STE_Pos|macro|SDHC_CORE_CQISE_TCC_STE_Pos
DECL|SDHC_CORE_CQISE_TCL_STE_Msk|macro|SDHC_CORE_CQISE_TCL_STE_Msk
DECL|SDHC_CORE_CQISE_TCL_STE_Pos|macro|SDHC_CORE_CQISE_TCL_STE_Pos
DECL|SDHC_CORE_CQISGE_GCE_SGE_Msk|macro|SDHC_CORE_CQISGE_GCE_SGE_Msk
DECL|SDHC_CORE_CQISGE_GCE_SGE_Pos|macro|SDHC_CORE_CQISGE_GCE_SGE_Pos
DECL|SDHC_CORE_CQISGE_HAC_SGE_Msk|macro|SDHC_CORE_CQISGE_HAC_SGE_Msk
DECL|SDHC_CORE_CQISGE_HAC_SGE_Pos|macro|SDHC_CORE_CQISGE_HAC_SGE_Pos
DECL|SDHC_CORE_CQISGE_ICCE_SGE_Msk|macro|SDHC_CORE_CQISGE_ICCE_SGE_Msk
DECL|SDHC_CORE_CQISGE_ICCE_SGE_Pos|macro|SDHC_CORE_CQISGE_ICCE_SGE_Pos
DECL|SDHC_CORE_CQISGE_RED_SGE_Msk|macro|SDHC_CORE_CQISGE_RED_SGE_Msk
DECL|SDHC_CORE_CQISGE_RED_SGE_Pos|macro|SDHC_CORE_CQISGE_RED_SGE_Pos
DECL|SDHC_CORE_CQISGE_TCC_SGE_Msk|macro|SDHC_CORE_CQISGE_TCC_SGE_Msk
DECL|SDHC_CORE_CQISGE_TCC_SGE_Pos|macro|SDHC_CORE_CQISGE_TCC_SGE_Pos
DECL|SDHC_CORE_CQISGE_TCL_SGE_Msk|macro|SDHC_CORE_CQISGE_TCL_SGE_Msk
DECL|SDHC_CORE_CQISGE_TCL_SGE_Pos|macro|SDHC_CORE_CQISGE_TCL_SGE_Pos
DECL|SDHC_CORE_CQIS_GCE_Msk|macro|SDHC_CORE_CQIS_GCE_Msk
DECL|SDHC_CORE_CQIS_GCE_Pos|macro|SDHC_CORE_CQIS_GCE_Pos
DECL|SDHC_CORE_CQIS_HAC_Msk|macro|SDHC_CORE_CQIS_HAC_Msk
DECL|SDHC_CORE_CQIS_HAC_Pos|macro|SDHC_CORE_CQIS_HAC_Pos
DECL|SDHC_CORE_CQIS_ICCE_Msk|macro|SDHC_CORE_CQIS_ICCE_Msk
DECL|SDHC_CORE_CQIS_ICCE_Pos|macro|SDHC_CORE_CQIS_ICCE_Pos
DECL|SDHC_CORE_CQIS_RED_Msk|macro|SDHC_CORE_CQIS_RED_Msk
DECL|SDHC_CORE_CQIS_RED_Pos|macro|SDHC_CORE_CQIS_RED_Pos
DECL|SDHC_CORE_CQIS_TCC_Msk|macro|SDHC_CORE_CQIS_TCC_Msk
DECL|SDHC_CORE_CQIS_TCC_Pos|macro|SDHC_CORE_CQIS_TCC_Pos
DECL|SDHC_CORE_CQIS_TCL_Msk|macro|SDHC_CORE_CQIS_TCL_Msk
DECL|SDHC_CORE_CQIS_TCL_Pos|macro|SDHC_CORE_CQIS_TCL_Pos
DECL|SDHC_CORE_CQRMEM_RESP_ERR_MASK_Msk|macro|SDHC_CORE_CQRMEM_RESP_ERR_MASK_Msk
DECL|SDHC_CORE_CQRMEM_RESP_ERR_MASK_Pos|macro|SDHC_CORE_CQRMEM_RESP_ERR_MASK_Pos
DECL|SDHC_CORE_CQSSC1_SQSCMD_BLK_CNT_Msk|macro|SDHC_CORE_CQSSC1_SQSCMD_BLK_CNT_Msk
DECL|SDHC_CORE_CQSSC1_SQSCMD_BLK_CNT_Pos|macro|SDHC_CORE_CQSSC1_SQSCMD_BLK_CNT_Pos
DECL|SDHC_CORE_CQSSC1_SQSCMD_IDLE_TMR_Msk|macro|SDHC_CORE_CQSSC1_SQSCMD_IDLE_TMR_Msk
DECL|SDHC_CORE_CQSSC1_SQSCMD_IDLE_TMR_Pos|macro|SDHC_CORE_CQSSC1_SQSCMD_IDLE_TMR_Pos
DECL|SDHC_CORE_CQSSC2_SQSCMD_RCA_Msk|macro|SDHC_CORE_CQSSC2_SQSCMD_RCA_Msk
DECL|SDHC_CORE_CQSSC2_SQSCMD_RCA_Pos|macro|SDHC_CORE_CQSSC2_SQSCMD_RCA_Pos
DECL|SDHC_CORE_CQTCLR_TCLR_Msk|macro|SDHC_CORE_CQTCLR_TCLR_Msk
DECL|SDHC_CORE_CQTCLR_TCLR_Pos|macro|SDHC_CORE_CQTCLR_TCLR_Pos
DECL|SDHC_CORE_CQTCN_TCN_Msk|macro|SDHC_CORE_CQTCN_TCN_Msk
DECL|SDHC_CORE_CQTCN_TCN_Pos|macro|SDHC_CORE_CQTCN_TCN_Pos
DECL|SDHC_CORE_CQTDBR_DBR_Msk|macro|SDHC_CORE_CQTDBR_DBR_Msk
DECL|SDHC_CORE_CQTDBR_DBR_Pos|macro|SDHC_CORE_CQTDBR_DBR_Pos
DECL|SDHC_CORE_CQTDLBA_TDLBA_Msk|macro|SDHC_CORE_CQTDLBA_TDLBA_Msk
DECL|SDHC_CORE_CQTDLBA_TDLBA_Pos|macro|SDHC_CORE_CQTDLBA_TDLBA_Pos
DECL|SDHC_CORE_CQTERRI_RESP_ERR_CMD_INDX_Msk|macro|SDHC_CORE_CQTERRI_RESP_ERR_CMD_INDX_Msk
DECL|SDHC_CORE_CQTERRI_RESP_ERR_CMD_INDX_Pos|macro|SDHC_CORE_CQTERRI_RESP_ERR_CMD_INDX_Pos
DECL|SDHC_CORE_CQTERRI_RESP_ERR_FIELDS_VALID_Msk|macro|SDHC_CORE_CQTERRI_RESP_ERR_FIELDS_VALID_Msk
DECL|SDHC_CORE_CQTERRI_RESP_ERR_FIELDS_VALID_Pos|macro|SDHC_CORE_CQTERRI_RESP_ERR_FIELDS_VALID_Pos
DECL|SDHC_CORE_CQTERRI_RESP_ERR_TASKID_Msk|macro|SDHC_CORE_CQTERRI_RESP_ERR_TASKID_Msk
DECL|SDHC_CORE_CQTERRI_RESP_ERR_TASKID_Pos|macro|SDHC_CORE_CQTERRI_RESP_ERR_TASKID_Pos
DECL|SDHC_CORE_CQTERRI_TRANS_ERR_CMD_INDX_Msk|macro|SDHC_CORE_CQTERRI_TRANS_ERR_CMD_INDX_Msk
DECL|SDHC_CORE_CQTERRI_TRANS_ERR_CMD_INDX_Pos|macro|SDHC_CORE_CQTERRI_TRANS_ERR_CMD_INDX_Pos
DECL|SDHC_CORE_CQTERRI_TRANS_ERR_FIELDS_VALID_Msk|macro|SDHC_CORE_CQTERRI_TRANS_ERR_FIELDS_VALID_Msk
DECL|SDHC_CORE_CQTERRI_TRANS_ERR_FIELDS_VALID_Pos|macro|SDHC_CORE_CQTERRI_TRANS_ERR_FIELDS_VALID_Pos
DECL|SDHC_CORE_CQTERRI_TRANS_ERR_TASKID_Msk|macro|SDHC_CORE_CQTERRI_TRANS_ERR_TASKID_Msk
DECL|SDHC_CORE_CQTERRI_TRANS_ERR_TASKID_Pos|macro|SDHC_CORE_CQTERRI_TRANS_ERR_TASKID_Pos
DECL|SDHC_CORE_CQVER_EMMC_VER_MAJOR_Msk|macro|SDHC_CORE_CQVER_EMMC_VER_MAJOR_Msk
DECL|SDHC_CORE_CQVER_EMMC_VER_MAJOR_Pos|macro|SDHC_CORE_CQVER_EMMC_VER_MAJOR_Pos
DECL|SDHC_CORE_CQVER_EMMC_VER_MINOR_Msk|macro|SDHC_CORE_CQVER_EMMC_VER_MINOR_Msk
DECL|SDHC_CORE_CQVER_EMMC_VER_MINOR_Pos|macro|SDHC_CORE_CQVER_EMMC_VER_MINOR_Pos
DECL|SDHC_CORE_CQVER_EMMC_VER_SUFFIX_Msk|macro|SDHC_CORE_CQVER_EMMC_VER_SUFFIX_Msk
DECL|SDHC_CORE_CQVER_EMMC_VER_SUFFIX_Pos|macro|SDHC_CORE_CQVER_EMMC_VER_SUFFIX_Pos
DECL|SDHC_CORE_CURR_CAPABILITIES1_R_MAX_CUR_18V_Msk|macro|SDHC_CORE_CURR_CAPABILITIES1_R_MAX_CUR_18V_Msk
DECL|SDHC_CORE_CURR_CAPABILITIES1_R_MAX_CUR_18V_Pos|macro|SDHC_CORE_CURR_CAPABILITIES1_R_MAX_CUR_18V_Pos
DECL|SDHC_CORE_CURR_CAPABILITIES1_R_MAX_CUR_30V_Msk|macro|SDHC_CORE_CURR_CAPABILITIES1_R_MAX_CUR_30V_Msk
DECL|SDHC_CORE_CURR_CAPABILITIES1_R_MAX_CUR_30V_Pos|macro|SDHC_CORE_CURR_CAPABILITIES1_R_MAX_CUR_30V_Pos
DECL|SDHC_CORE_CURR_CAPABILITIES1_R_MAX_CUR_33V_Msk|macro|SDHC_CORE_CURR_CAPABILITIES1_R_MAX_CUR_33V_Msk
DECL|SDHC_CORE_CURR_CAPABILITIES1_R_MAX_CUR_33V_Pos|macro|SDHC_CORE_CURR_CAPABILITIES1_R_MAX_CUR_33V_Pos
DECL|SDHC_CORE_CURR_CAPABILITIES2_R_MAX_CUR_VDD2_18V_Msk|macro|SDHC_CORE_CURR_CAPABILITIES2_R_MAX_CUR_VDD2_18V_Msk
DECL|SDHC_CORE_CURR_CAPABILITIES2_R_MAX_CUR_VDD2_18V_Pos|macro|SDHC_CORE_CURR_CAPABILITIES2_R_MAX_CUR_VDD2_18V_Pos
DECL|SDHC_CORE_EMBEDDED_CTRL_R_BACK_END_PWR_CTRL_Msk|macro|SDHC_CORE_EMBEDDED_CTRL_R_BACK_END_PWR_CTRL_Msk
DECL|SDHC_CORE_EMBEDDED_CTRL_R_BACK_END_PWR_CTRL_Pos|macro|SDHC_CORE_EMBEDDED_CTRL_R_BACK_END_PWR_CTRL_Pos
DECL|SDHC_CORE_EMBEDDED_CTRL_R_BUS_WIDTH_PRESET_Msk|macro|SDHC_CORE_EMBEDDED_CTRL_R_BUS_WIDTH_PRESET_Msk
DECL|SDHC_CORE_EMBEDDED_CTRL_R_BUS_WIDTH_PRESET_Pos|macro|SDHC_CORE_EMBEDDED_CTRL_R_BUS_WIDTH_PRESET_Pos
DECL|SDHC_CORE_EMBEDDED_CTRL_R_CLK_PIN_SEL_Msk|macro|SDHC_CORE_EMBEDDED_CTRL_R_CLK_PIN_SEL_Msk
DECL|SDHC_CORE_EMBEDDED_CTRL_R_CLK_PIN_SEL_Pos|macro|SDHC_CORE_EMBEDDED_CTRL_R_CLK_PIN_SEL_Pos
DECL|SDHC_CORE_EMBEDDED_CTRL_R_INT_PIN_SEL_Msk|macro|SDHC_CORE_EMBEDDED_CTRL_R_INT_PIN_SEL_Msk
DECL|SDHC_CORE_EMBEDDED_CTRL_R_INT_PIN_SEL_Pos|macro|SDHC_CORE_EMBEDDED_CTRL_R_INT_PIN_SEL_Pos
DECL|SDHC_CORE_EMBEDDED_CTRL_R_NUM_CLK_PIN_Msk|macro|SDHC_CORE_EMBEDDED_CTRL_R_NUM_CLK_PIN_Msk
DECL|SDHC_CORE_EMBEDDED_CTRL_R_NUM_CLK_PIN_Pos|macro|SDHC_CORE_EMBEDDED_CTRL_R_NUM_CLK_PIN_Pos
DECL|SDHC_CORE_EMBEDDED_CTRL_R_NUM_INT_PIN_Msk|macro|SDHC_CORE_EMBEDDED_CTRL_R_NUM_INT_PIN_Msk
DECL|SDHC_CORE_EMBEDDED_CTRL_R_NUM_INT_PIN_Pos|macro|SDHC_CORE_EMBEDDED_CTRL_R_NUM_INT_PIN_Pos
DECL|SDHC_CORE_EMMC_CTRL_R_CARD_IS_EMMC_Msk|macro|SDHC_CORE_EMMC_CTRL_R_CARD_IS_EMMC_Msk
DECL|SDHC_CORE_EMMC_CTRL_R_CARD_IS_EMMC_Pos|macro|SDHC_CORE_EMMC_CTRL_R_CARD_IS_EMMC_Pos
DECL|SDHC_CORE_EMMC_CTRL_R_CQE_ALGO_SEL_Msk|macro|SDHC_CORE_EMMC_CTRL_R_CQE_ALGO_SEL_Msk
DECL|SDHC_CORE_EMMC_CTRL_R_CQE_ALGO_SEL_Pos|macro|SDHC_CORE_EMMC_CTRL_R_CQE_ALGO_SEL_Pos
DECL|SDHC_CORE_EMMC_CTRL_R_CQE_PREFETCH_DISABLE_Msk|macro|SDHC_CORE_EMMC_CTRL_R_CQE_PREFETCH_DISABLE_Msk
DECL|SDHC_CORE_EMMC_CTRL_R_CQE_PREFETCH_DISABLE_Pos|macro|SDHC_CORE_EMMC_CTRL_R_CQE_PREFETCH_DISABLE_Pos
DECL|SDHC_CORE_EMMC_CTRL_R_DISABLE_DATA_CRC_CHK_Msk|macro|SDHC_CORE_EMMC_CTRL_R_DISABLE_DATA_CRC_CHK_Msk
DECL|SDHC_CORE_EMMC_CTRL_R_DISABLE_DATA_CRC_CHK_Pos|macro|SDHC_CORE_EMMC_CTRL_R_DISABLE_DATA_CRC_CHK_Pos
DECL|SDHC_CORE_EMMC_CTRL_R_EMMC_RST_N_Msk|macro|SDHC_CORE_EMMC_CTRL_R_EMMC_RST_N_Msk
DECL|SDHC_CORE_EMMC_CTRL_R_EMMC_RST_N_OE_Msk|macro|SDHC_CORE_EMMC_CTRL_R_EMMC_RST_N_OE_Msk
DECL|SDHC_CORE_EMMC_CTRL_R_EMMC_RST_N_OE_Pos|macro|SDHC_CORE_EMMC_CTRL_R_EMMC_RST_N_OE_Pos
DECL|SDHC_CORE_EMMC_CTRL_R_EMMC_RST_N_Pos|macro|SDHC_CORE_EMMC_CTRL_R_EMMC_RST_N_Pos
DECL|SDHC_CORE_ERROR_INT_SIGNAL_EN_R_ADMA_ERR_SIGNAL_EN_Msk|macro|SDHC_CORE_ERROR_INT_SIGNAL_EN_R_ADMA_ERR_SIGNAL_EN_Msk
DECL|SDHC_CORE_ERROR_INT_SIGNAL_EN_R_ADMA_ERR_SIGNAL_EN_Pos|macro|SDHC_CORE_ERROR_INT_SIGNAL_EN_R_ADMA_ERR_SIGNAL_EN_Pos
DECL|SDHC_CORE_ERROR_INT_SIGNAL_EN_R_AUTO_CMD_ERR_SIGNAL_EN_Msk|macro|SDHC_CORE_ERROR_INT_SIGNAL_EN_R_AUTO_CMD_ERR_SIGNAL_EN_Msk
DECL|SDHC_CORE_ERROR_INT_SIGNAL_EN_R_AUTO_CMD_ERR_SIGNAL_EN_Pos|macro|SDHC_CORE_ERROR_INT_SIGNAL_EN_R_AUTO_CMD_ERR_SIGNAL_EN_Pos
DECL|SDHC_CORE_ERROR_INT_SIGNAL_EN_R_BOOT_ACK_ERR_SIGNAL_EN_Msk|macro|SDHC_CORE_ERROR_INT_SIGNAL_EN_R_BOOT_ACK_ERR_SIGNAL_EN_Msk
DECL|SDHC_CORE_ERROR_INT_SIGNAL_EN_R_BOOT_ACK_ERR_SIGNAL_EN_Pos|macro|SDHC_CORE_ERROR_INT_SIGNAL_EN_R_BOOT_ACK_ERR_SIGNAL_EN_Pos
DECL|SDHC_CORE_ERROR_INT_SIGNAL_EN_R_CMD_CRC_ERR_SIGNAL_EN_Msk|macro|SDHC_CORE_ERROR_INT_SIGNAL_EN_R_CMD_CRC_ERR_SIGNAL_EN_Msk
DECL|SDHC_CORE_ERROR_INT_SIGNAL_EN_R_CMD_CRC_ERR_SIGNAL_EN_Pos|macro|SDHC_CORE_ERROR_INT_SIGNAL_EN_R_CMD_CRC_ERR_SIGNAL_EN_Pos
DECL|SDHC_CORE_ERROR_INT_SIGNAL_EN_R_CMD_END_BIT_ERR_SIGNAL_EN_Msk|macro|SDHC_CORE_ERROR_INT_SIGNAL_EN_R_CMD_END_BIT_ERR_SIGNAL_EN_Msk
DECL|SDHC_CORE_ERROR_INT_SIGNAL_EN_R_CMD_END_BIT_ERR_SIGNAL_EN_Pos|macro|SDHC_CORE_ERROR_INT_SIGNAL_EN_R_CMD_END_BIT_ERR_SIGNAL_EN_Pos
DECL|SDHC_CORE_ERROR_INT_SIGNAL_EN_R_CMD_IDX_ERR_SIGNAL_EN_Msk|macro|SDHC_CORE_ERROR_INT_SIGNAL_EN_R_CMD_IDX_ERR_SIGNAL_EN_Msk
DECL|SDHC_CORE_ERROR_INT_SIGNAL_EN_R_CMD_IDX_ERR_SIGNAL_EN_Pos|macro|SDHC_CORE_ERROR_INT_SIGNAL_EN_R_CMD_IDX_ERR_SIGNAL_EN_Pos
DECL|SDHC_CORE_ERROR_INT_SIGNAL_EN_R_CMD_TOUT_ERR_SIGNAL_EN_Msk|macro|SDHC_CORE_ERROR_INT_SIGNAL_EN_R_CMD_TOUT_ERR_SIGNAL_EN_Msk
DECL|SDHC_CORE_ERROR_INT_SIGNAL_EN_R_CMD_TOUT_ERR_SIGNAL_EN_Pos|macro|SDHC_CORE_ERROR_INT_SIGNAL_EN_R_CMD_TOUT_ERR_SIGNAL_EN_Pos
DECL|SDHC_CORE_ERROR_INT_SIGNAL_EN_R_CUR_LMT_ERR_SIGNAL_EN_Msk|macro|SDHC_CORE_ERROR_INT_SIGNAL_EN_R_CUR_LMT_ERR_SIGNAL_EN_Msk
DECL|SDHC_CORE_ERROR_INT_SIGNAL_EN_R_CUR_LMT_ERR_SIGNAL_EN_Pos|macro|SDHC_CORE_ERROR_INT_SIGNAL_EN_R_CUR_LMT_ERR_SIGNAL_EN_Pos
DECL|SDHC_CORE_ERROR_INT_SIGNAL_EN_R_DATA_CRC_ERR_SIGNAL_EN_Msk|macro|SDHC_CORE_ERROR_INT_SIGNAL_EN_R_DATA_CRC_ERR_SIGNAL_EN_Msk
DECL|SDHC_CORE_ERROR_INT_SIGNAL_EN_R_DATA_CRC_ERR_SIGNAL_EN_Pos|macro|SDHC_CORE_ERROR_INT_SIGNAL_EN_R_DATA_CRC_ERR_SIGNAL_EN_Pos
DECL|SDHC_CORE_ERROR_INT_SIGNAL_EN_R_DATA_END_BIT_ERR_SIGNAL_EN_Msk|macro|SDHC_CORE_ERROR_INT_SIGNAL_EN_R_DATA_END_BIT_ERR_SIGNAL_EN_Msk
DECL|SDHC_CORE_ERROR_INT_SIGNAL_EN_R_DATA_END_BIT_ERR_SIGNAL_EN_Pos|macro|SDHC_CORE_ERROR_INT_SIGNAL_EN_R_DATA_END_BIT_ERR_SIGNAL_EN_Pos
DECL|SDHC_CORE_ERROR_INT_SIGNAL_EN_R_DATA_TOUT_ERR_SIGNAL_EN_Msk|macro|SDHC_CORE_ERROR_INT_SIGNAL_EN_R_DATA_TOUT_ERR_SIGNAL_EN_Msk
DECL|SDHC_CORE_ERROR_INT_SIGNAL_EN_R_DATA_TOUT_ERR_SIGNAL_EN_Pos|macro|SDHC_CORE_ERROR_INT_SIGNAL_EN_R_DATA_TOUT_ERR_SIGNAL_EN_Pos
DECL|SDHC_CORE_ERROR_INT_SIGNAL_EN_R_RESP_ERR_SIGNAL_EN_Msk|macro|SDHC_CORE_ERROR_INT_SIGNAL_EN_R_RESP_ERR_SIGNAL_EN_Msk
DECL|SDHC_CORE_ERROR_INT_SIGNAL_EN_R_RESP_ERR_SIGNAL_EN_Pos|macro|SDHC_CORE_ERROR_INT_SIGNAL_EN_R_RESP_ERR_SIGNAL_EN_Pos
DECL|SDHC_CORE_ERROR_INT_SIGNAL_EN_R_TUNING_ERR_SIGNAL_EN_Msk|macro|SDHC_CORE_ERROR_INT_SIGNAL_EN_R_TUNING_ERR_SIGNAL_EN_Msk
DECL|SDHC_CORE_ERROR_INT_SIGNAL_EN_R_TUNING_ERR_SIGNAL_EN_Pos|macro|SDHC_CORE_ERROR_INT_SIGNAL_EN_R_TUNING_ERR_SIGNAL_EN_Pos
DECL|SDHC_CORE_ERROR_INT_SIGNAL_EN_R_VENDOR_ERR_SIGNAL_EN1_Msk|macro|SDHC_CORE_ERROR_INT_SIGNAL_EN_R_VENDOR_ERR_SIGNAL_EN1_Msk
DECL|SDHC_CORE_ERROR_INT_SIGNAL_EN_R_VENDOR_ERR_SIGNAL_EN1_Pos|macro|SDHC_CORE_ERROR_INT_SIGNAL_EN_R_VENDOR_ERR_SIGNAL_EN1_Pos
DECL|SDHC_CORE_ERROR_INT_SIGNAL_EN_R_VENDOR_ERR_SIGNAL_EN2_Msk|macro|SDHC_CORE_ERROR_INT_SIGNAL_EN_R_VENDOR_ERR_SIGNAL_EN2_Msk
DECL|SDHC_CORE_ERROR_INT_SIGNAL_EN_R_VENDOR_ERR_SIGNAL_EN2_Pos|macro|SDHC_CORE_ERROR_INT_SIGNAL_EN_R_VENDOR_ERR_SIGNAL_EN2_Pos
DECL|SDHC_CORE_ERROR_INT_SIGNAL_EN_R_VENDOR_ERR_SIGNAL_EN3_Msk|macro|SDHC_CORE_ERROR_INT_SIGNAL_EN_R_VENDOR_ERR_SIGNAL_EN3_Msk
DECL|SDHC_CORE_ERROR_INT_SIGNAL_EN_R_VENDOR_ERR_SIGNAL_EN3_Pos|macro|SDHC_CORE_ERROR_INT_SIGNAL_EN_R_VENDOR_ERR_SIGNAL_EN3_Pos
DECL|SDHC_CORE_ERROR_INT_STAT_EN_R_ADMA_ERR_STAT_EN_Msk|macro|SDHC_CORE_ERROR_INT_STAT_EN_R_ADMA_ERR_STAT_EN_Msk
DECL|SDHC_CORE_ERROR_INT_STAT_EN_R_ADMA_ERR_STAT_EN_Pos|macro|SDHC_CORE_ERROR_INT_STAT_EN_R_ADMA_ERR_STAT_EN_Pos
DECL|SDHC_CORE_ERROR_INT_STAT_EN_R_AUTO_CMD_ERR_STAT_EN_Msk|macro|SDHC_CORE_ERROR_INT_STAT_EN_R_AUTO_CMD_ERR_STAT_EN_Msk
DECL|SDHC_CORE_ERROR_INT_STAT_EN_R_AUTO_CMD_ERR_STAT_EN_Pos|macro|SDHC_CORE_ERROR_INT_STAT_EN_R_AUTO_CMD_ERR_STAT_EN_Pos
DECL|SDHC_CORE_ERROR_INT_STAT_EN_R_BOOT_ACK_ERR_STAT_EN_Msk|macro|SDHC_CORE_ERROR_INT_STAT_EN_R_BOOT_ACK_ERR_STAT_EN_Msk
DECL|SDHC_CORE_ERROR_INT_STAT_EN_R_BOOT_ACK_ERR_STAT_EN_Pos|macro|SDHC_CORE_ERROR_INT_STAT_EN_R_BOOT_ACK_ERR_STAT_EN_Pos
DECL|SDHC_CORE_ERROR_INT_STAT_EN_R_CMD_CRC_ERR_STAT_EN_Msk|macro|SDHC_CORE_ERROR_INT_STAT_EN_R_CMD_CRC_ERR_STAT_EN_Msk
DECL|SDHC_CORE_ERROR_INT_STAT_EN_R_CMD_CRC_ERR_STAT_EN_Pos|macro|SDHC_CORE_ERROR_INT_STAT_EN_R_CMD_CRC_ERR_STAT_EN_Pos
DECL|SDHC_CORE_ERROR_INT_STAT_EN_R_CMD_END_BIT_ERR_STAT_EN_Msk|macro|SDHC_CORE_ERROR_INT_STAT_EN_R_CMD_END_BIT_ERR_STAT_EN_Msk
DECL|SDHC_CORE_ERROR_INT_STAT_EN_R_CMD_END_BIT_ERR_STAT_EN_Pos|macro|SDHC_CORE_ERROR_INT_STAT_EN_R_CMD_END_BIT_ERR_STAT_EN_Pos
DECL|SDHC_CORE_ERROR_INT_STAT_EN_R_CMD_IDX_ERR_STAT_EN_Msk|macro|SDHC_CORE_ERROR_INT_STAT_EN_R_CMD_IDX_ERR_STAT_EN_Msk
DECL|SDHC_CORE_ERROR_INT_STAT_EN_R_CMD_IDX_ERR_STAT_EN_Pos|macro|SDHC_CORE_ERROR_INT_STAT_EN_R_CMD_IDX_ERR_STAT_EN_Pos
DECL|SDHC_CORE_ERROR_INT_STAT_EN_R_CMD_TOUT_ERR_STAT_EN_Msk|macro|SDHC_CORE_ERROR_INT_STAT_EN_R_CMD_TOUT_ERR_STAT_EN_Msk
DECL|SDHC_CORE_ERROR_INT_STAT_EN_R_CMD_TOUT_ERR_STAT_EN_Pos|macro|SDHC_CORE_ERROR_INT_STAT_EN_R_CMD_TOUT_ERR_STAT_EN_Pos
DECL|SDHC_CORE_ERROR_INT_STAT_EN_R_CUR_LMT_ERR_STAT_EN_Msk|macro|SDHC_CORE_ERROR_INT_STAT_EN_R_CUR_LMT_ERR_STAT_EN_Msk
DECL|SDHC_CORE_ERROR_INT_STAT_EN_R_CUR_LMT_ERR_STAT_EN_Pos|macro|SDHC_CORE_ERROR_INT_STAT_EN_R_CUR_LMT_ERR_STAT_EN_Pos
DECL|SDHC_CORE_ERROR_INT_STAT_EN_R_DATA_CRC_ERR_STAT_EN_Msk|macro|SDHC_CORE_ERROR_INT_STAT_EN_R_DATA_CRC_ERR_STAT_EN_Msk
DECL|SDHC_CORE_ERROR_INT_STAT_EN_R_DATA_CRC_ERR_STAT_EN_Pos|macro|SDHC_CORE_ERROR_INT_STAT_EN_R_DATA_CRC_ERR_STAT_EN_Pos
DECL|SDHC_CORE_ERROR_INT_STAT_EN_R_DATA_END_BIT_ERR_STAT_EN_Msk|macro|SDHC_CORE_ERROR_INT_STAT_EN_R_DATA_END_BIT_ERR_STAT_EN_Msk
DECL|SDHC_CORE_ERROR_INT_STAT_EN_R_DATA_END_BIT_ERR_STAT_EN_Pos|macro|SDHC_CORE_ERROR_INT_STAT_EN_R_DATA_END_BIT_ERR_STAT_EN_Pos
DECL|SDHC_CORE_ERROR_INT_STAT_EN_R_DATA_TOUT_ERR_STAT_EN_Msk|macro|SDHC_CORE_ERROR_INT_STAT_EN_R_DATA_TOUT_ERR_STAT_EN_Msk
DECL|SDHC_CORE_ERROR_INT_STAT_EN_R_DATA_TOUT_ERR_STAT_EN_Pos|macro|SDHC_CORE_ERROR_INT_STAT_EN_R_DATA_TOUT_ERR_STAT_EN_Pos
DECL|SDHC_CORE_ERROR_INT_STAT_EN_R_RESP_ERR_STAT_EN_Msk|macro|SDHC_CORE_ERROR_INT_STAT_EN_R_RESP_ERR_STAT_EN_Msk
DECL|SDHC_CORE_ERROR_INT_STAT_EN_R_RESP_ERR_STAT_EN_Pos|macro|SDHC_CORE_ERROR_INT_STAT_EN_R_RESP_ERR_STAT_EN_Pos
DECL|SDHC_CORE_ERROR_INT_STAT_EN_R_TUNING_ERR_STAT_EN_Msk|macro|SDHC_CORE_ERROR_INT_STAT_EN_R_TUNING_ERR_STAT_EN_Msk
DECL|SDHC_CORE_ERROR_INT_STAT_EN_R_TUNING_ERR_STAT_EN_Pos|macro|SDHC_CORE_ERROR_INT_STAT_EN_R_TUNING_ERR_STAT_EN_Pos
DECL|SDHC_CORE_ERROR_INT_STAT_EN_R_VENDOR_ERR_STAT_EN1_Msk|macro|SDHC_CORE_ERROR_INT_STAT_EN_R_VENDOR_ERR_STAT_EN1_Msk
DECL|SDHC_CORE_ERROR_INT_STAT_EN_R_VENDOR_ERR_STAT_EN1_Pos|macro|SDHC_CORE_ERROR_INT_STAT_EN_R_VENDOR_ERR_STAT_EN1_Pos
DECL|SDHC_CORE_ERROR_INT_STAT_EN_R_VENDOR_ERR_STAT_EN2_Msk|macro|SDHC_CORE_ERROR_INT_STAT_EN_R_VENDOR_ERR_STAT_EN2_Msk
DECL|SDHC_CORE_ERROR_INT_STAT_EN_R_VENDOR_ERR_STAT_EN2_Pos|macro|SDHC_CORE_ERROR_INT_STAT_EN_R_VENDOR_ERR_STAT_EN2_Pos
DECL|SDHC_CORE_ERROR_INT_STAT_EN_R_VENDOR_ERR_STAT_EN3_Msk|macro|SDHC_CORE_ERROR_INT_STAT_EN_R_VENDOR_ERR_STAT_EN3_Msk
DECL|SDHC_CORE_ERROR_INT_STAT_EN_R_VENDOR_ERR_STAT_EN3_Pos|macro|SDHC_CORE_ERROR_INT_STAT_EN_R_VENDOR_ERR_STAT_EN3_Pos
DECL|SDHC_CORE_ERROR_INT_STAT_R_ADMA_ERR_Msk|macro|SDHC_CORE_ERROR_INT_STAT_R_ADMA_ERR_Msk
DECL|SDHC_CORE_ERROR_INT_STAT_R_ADMA_ERR_Pos|macro|SDHC_CORE_ERROR_INT_STAT_R_ADMA_ERR_Pos
DECL|SDHC_CORE_ERROR_INT_STAT_R_AUTO_CMD_ERR_Msk|macro|SDHC_CORE_ERROR_INT_STAT_R_AUTO_CMD_ERR_Msk
DECL|SDHC_CORE_ERROR_INT_STAT_R_AUTO_CMD_ERR_Pos|macro|SDHC_CORE_ERROR_INT_STAT_R_AUTO_CMD_ERR_Pos
DECL|SDHC_CORE_ERROR_INT_STAT_R_BOOT_ACK_ERR_Msk|macro|SDHC_CORE_ERROR_INT_STAT_R_BOOT_ACK_ERR_Msk
DECL|SDHC_CORE_ERROR_INT_STAT_R_BOOT_ACK_ERR_Pos|macro|SDHC_CORE_ERROR_INT_STAT_R_BOOT_ACK_ERR_Pos
DECL|SDHC_CORE_ERROR_INT_STAT_R_CMD_CRC_ERR_Msk|macro|SDHC_CORE_ERROR_INT_STAT_R_CMD_CRC_ERR_Msk
DECL|SDHC_CORE_ERROR_INT_STAT_R_CMD_CRC_ERR_Pos|macro|SDHC_CORE_ERROR_INT_STAT_R_CMD_CRC_ERR_Pos
DECL|SDHC_CORE_ERROR_INT_STAT_R_CMD_END_BIT_ERR_Msk|macro|SDHC_CORE_ERROR_INT_STAT_R_CMD_END_BIT_ERR_Msk
DECL|SDHC_CORE_ERROR_INT_STAT_R_CMD_END_BIT_ERR_Pos|macro|SDHC_CORE_ERROR_INT_STAT_R_CMD_END_BIT_ERR_Pos
DECL|SDHC_CORE_ERROR_INT_STAT_R_CMD_IDX_ERR_Msk|macro|SDHC_CORE_ERROR_INT_STAT_R_CMD_IDX_ERR_Msk
DECL|SDHC_CORE_ERROR_INT_STAT_R_CMD_IDX_ERR_Pos|macro|SDHC_CORE_ERROR_INT_STAT_R_CMD_IDX_ERR_Pos
DECL|SDHC_CORE_ERROR_INT_STAT_R_CMD_TOUT_ERR_Msk|macro|SDHC_CORE_ERROR_INT_STAT_R_CMD_TOUT_ERR_Msk
DECL|SDHC_CORE_ERROR_INT_STAT_R_CMD_TOUT_ERR_Pos|macro|SDHC_CORE_ERROR_INT_STAT_R_CMD_TOUT_ERR_Pos
DECL|SDHC_CORE_ERROR_INT_STAT_R_CUR_LMT_ERR_Msk|macro|SDHC_CORE_ERROR_INT_STAT_R_CUR_LMT_ERR_Msk
DECL|SDHC_CORE_ERROR_INT_STAT_R_CUR_LMT_ERR_Pos|macro|SDHC_CORE_ERROR_INT_STAT_R_CUR_LMT_ERR_Pos
DECL|SDHC_CORE_ERROR_INT_STAT_R_DATA_CRC_ERR_Msk|macro|SDHC_CORE_ERROR_INT_STAT_R_DATA_CRC_ERR_Msk
DECL|SDHC_CORE_ERROR_INT_STAT_R_DATA_CRC_ERR_Pos|macro|SDHC_CORE_ERROR_INT_STAT_R_DATA_CRC_ERR_Pos
DECL|SDHC_CORE_ERROR_INT_STAT_R_DATA_END_BIT_ERR_Msk|macro|SDHC_CORE_ERROR_INT_STAT_R_DATA_END_BIT_ERR_Msk
DECL|SDHC_CORE_ERROR_INT_STAT_R_DATA_END_BIT_ERR_Pos|macro|SDHC_CORE_ERROR_INT_STAT_R_DATA_END_BIT_ERR_Pos
DECL|SDHC_CORE_ERROR_INT_STAT_R_DATA_TOUT_ERR_Msk|macro|SDHC_CORE_ERROR_INT_STAT_R_DATA_TOUT_ERR_Msk
DECL|SDHC_CORE_ERROR_INT_STAT_R_DATA_TOUT_ERR_Pos|macro|SDHC_CORE_ERROR_INT_STAT_R_DATA_TOUT_ERR_Pos
DECL|SDHC_CORE_ERROR_INT_STAT_R_RESP_ERR_Msk|macro|SDHC_CORE_ERROR_INT_STAT_R_RESP_ERR_Msk
DECL|SDHC_CORE_ERROR_INT_STAT_R_RESP_ERR_Pos|macro|SDHC_CORE_ERROR_INT_STAT_R_RESP_ERR_Pos
DECL|SDHC_CORE_ERROR_INT_STAT_R_TUNING_ERR_Msk|macro|SDHC_CORE_ERROR_INT_STAT_R_TUNING_ERR_Msk
DECL|SDHC_CORE_ERROR_INT_STAT_R_TUNING_ERR_Pos|macro|SDHC_CORE_ERROR_INT_STAT_R_TUNING_ERR_Pos
DECL|SDHC_CORE_ERROR_INT_STAT_R_VENDOR_ERR1_Msk|macro|SDHC_CORE_ERROR_INT_STAT_R_VENDOR_ERR1_Msk
DECL|SDHC_CORE_ERROR_INT_STAT_R_VENDOR_ERR1_Pos|macro|SDHC_CORE_ERROR_INT_STAT_R_VENDOR_ERR1_Pos
DECL|SDHC_CORE_ERROR_INT_STAT_R_VENDOR_ERR2_Msk|macro|SDHC_CORE_ERROR_INT_STAT_R_VENDOR_ERR2_Msk
DECL|SDHC_CORE_ERROR_INT_STAT_R_VENDOR_ERR2_Pos|macro|SDHC_CORE_ERROR_INT_STAT_R_VENDOR_ERR2_Pos
DECL|SDHC_CORE_ERROR_INT_STAT_R_VENDOR_ERR3_Msk|macro|SDHC_CORE_ERROR_INT_STAT_R_VENDOR_ERR3_Msk
DECL|SDHC_CORE_ERROR_INT_STAT_R_VENDOR_ERR3_Pos|macro|SDHC_CORE_ERROR_INT_STAT_R_VENDOR_ERR3_Pos
DECL|SDHC_CORE_FORCE_AUTO_CMD_STAT_R_FORCE_AUTO_CMD12_NOT_EXEC_Msk|macro|SDHC_CORE_FORCE_AUTO_CMD_STAT_R_FORCE_AUTO_CMD12_NOT_EXEC_Msk
DECL|SDHC_CORE_FORCE_AUTO_CMD_STAT_R_FORCE_AUTO_CMD12_NOT_EXEC_Pos|macro|SDHC_CORE_FORCE_AUTO_CMD_STAT_R_FORCE_AUTO_CMD12_NOT_EXEC_Pos
DECL|SDHC_CORE_FORCE_AUTO_CMD_STAT_R_FORCE_AUTO_CMD_CRC_ERR_Msk|macro|SDHC_CORE_FORCE_AUTO_CMD_STAT_R_FORCE_AUTO_CMD_CRC_ERR_Msk
DECL|SDHC_CORE_FORCE_AUTO_CMD_STAT_R_FORCE_AUTO_CMD_CRC_ERR_Pos|macro|SDHC_CORE_FORCE_AUTO_CMD_STAT_R_FORCE_AUTO_CMD_CRC_ERR_Pos
DECL|SDHC_CORE_FORCE_AUTO_CMD_STAT_R_FORCE_AUTO_CMD_EBIT_ERR_Msk|macro|SDHC_CORE_FORCE_AUTO_CMD_STAT_R_FORCE_AUTO_CMD_EBIT_ERR_Msk
DECL|SDHC_CORE_FORCE_AUTO_CMD_STAT_R_FORCE_AUTO_CMD_EBIT_ERR_Pos|macro|SDHC_CORE_FORCE_AUTO_CMD_STAT_R_FORCE_AUTO_CMD_EBIT_ERR_Pos
DECL|SDHC_CORE_FORCE_AUTO_CMD_STAT_R_FORCE_AUTO_CMD_IDX_ERR_Msk|macro|SDHC_CORE_FORCE_AUTO_CMD_STAT_R_FORCE_AUTO_CMD_IDX_ERR_Msk
DECL|SDHC_CORE_FORCE_AUTO_CMD_STAT_R_FORCE_AUTO_CMD_IDX_ERR_Pos|macro|SDHC_CORE_FORCE_AUTO_CMD_STAT_R_FORCE_AUTO_CMD_IDX_ERR_Pos
DECL|SDHC_CORE_FORCE_AUTO_CMD_STAT_R_FORCE_AUTO_CMD_RESP_ERR_Msk|macro|SDHC_CORE_FORCE_AUTO_CMD_STAT_R_FORCE_AUTO_CMD_RESP_ERR_Msk
DECL|SDHC_CORE_FORCE_AUTO_CMD_STAT_R_FORCE_AUTO_CMD_RESP_ERR_Pos|macro|SDHC_CORE_FORCE_AUTO_CMD_STAT_R_FORCE_AUTO_CMD_RESP_ERR_Pos
DECL|SDHC_CORE_FORCE_AUTO_CMD_STAT_R_FORCE_AUTO_CMD_TOUT_ERR_Msk|macro|SDHC_CORE_FORCE_AUTO_CMD_STAT_R_FORCE_AUTO_CMD_TOUT_ERR_Msk
DECL|SDHC_CORE_FORCE_AUTO_CMD_STAT_R_FORCE_AUTO_CMD_TOUT_ERR_Pos|macro|SDHC_CORE_FORCE_AUTO_CMD_STAT_R_FORCE_AUTO_CMD_TOUT_ERR_Pos
DECL|SDHC_CORE_FORCE_AUTO_CMD_STAT_R_FORCE_CMD_NOT_ISSUED_AUTO_CMD12_Msk|macro|SDHC_CORE_FORCE_AUTO_CMD_STAT_R_FORCE_CMD_NOT_ISSUED_AUTO_CMD12_Msk
DECL|SDHC_CORE_FORCE_AUTO_CMD_STAT_R_FORCE_CMD_NOT_ISSUED_AUTO_CMD12_Pos|macro|SDHC_CORE_FORCE_AUTO_CMD_STAT_R_FORCE_CMD_NOT_ISSUED_AUTO_CMD12_Pos
DECL|SDHC_CORE_FORCE_ERROR_INT_STAT_R_FORCE_ADMA_ERR_Msk|macro|SDHC_CORE_FORCE_ERROR_INT_STAT_R_FORCE_ADMA_ERR_Msk
DECL|SDHC_CORE_FORCE_ERROR_INT_STAT_R_FORCE_ADMA_ERR_Pos|macro|SDHC_CORE_FORCE_ERROR_INT_STAT_R_FORCE_ADMA_ERR_Pos
DECL|SDHC_CORE_FORCE_ERROR_INT_STAT_R_FORCE_AUTO_CMD_ERR_Msk|macro|SDHC_CORE_FORCE_ERROR_INT_STAT_R_FORCE_AUTO_CMD_ERR_Msk
DECL|SDHC_CORE_FORCE_ERROR_INT_STAT_R_FORCE_AUTO_CMD_ERR_Pos|macro|SDHC_CORE_FORCE_ERROR_INT_STAT_R_FORCE_AUTO_CMD_ERR_Pos
DECL|SDHC_CORE_FORCE_ERROR_INT_STAT_R_FORCE_BOOT_ACK_ERR_Msk|macro|SDHC_CORE_FORCE_ERROR_INT_STAT_R_FORCE_BOOT_ACK_ERR_Msk
DECL|SDHC_CORE_FORCE_ERROR_INT_STAT_R_FORCE_BOOT_ACK_ERR_Pos|macro|SDHC_CORE_FORCE_ERROR_INT_STAT_R_FORCE_BOOT_ACK_ERR_Pos
DECL|SDHC_CORE_FORCE_ERROR_INT_STAT_R_FORCE_CMD_CRC_ERR_Msk|macro|SDHC_CORE_FORCE_ERROR_INT_STAT_R_FORCE_CMD_CRC_ERR_Msk
DECL|SDHC_CORE_FORCE_ERROR_INT_STAT_R_FORCE_CMD_CRC_ERR_Pos|macro|SDHC_CORE_FORCE_ERROR_INT_STAT_R_FORCE_CMD_CRC_ERR_Pos
DECL|SDHC_CORE_FORCE_ERROR_INT_STAT_R_FORCE_CMD_END_BIT_ERR_Msk|macro|SDHC_CORE_FORCE_ERROR_INT_STAT_R_FORCE_CMD_END_BIT_ERR_Msk
DECL|SDHC_CORE_FORCE_ERROR_INT_STAT_R_FORCE_CMD_END_BIT_ERR_Pos|macro|SDHC_CORE_FORCE_ERROR_INT_STAT_R_FORCE_CMD_END_BIT_ERR_Pos
DECL|SDHC_CORE_FORCE_ERROR_INT_STAT_R_FORCE_CMD_IDX_ERR_Msk|macro|SDHC_CORE_FORCE_ERROR_INT_STAT_R_FORCE_CMD_IDX_ERR_Msk
DECL|SDHC_CORE_FORCE_ERROR_INT_STAT_R_FORCE_CMD_IDX_ERR_Pos|macro|SDHC_CORE_FORCE_ERROR_INT_STAT_R_FORCE_CMD_IDX_ERR_Pos
DECL|SDHC_CORE_FORCE_ERROR_INT_STAT_R_FORCE_CMD_TOUT_ERR_Msk|macro|SDHC_CORE_FORCE_ERROR_INT_STAT_R_FORCE_CMD_TOUT_ERR_Msk
DECL|SDHC_CORE_FORCE_ERROR_INT_STAT_R_FORCE_CMD_TOUT_ERR_Pos|macro|SDHC_CORE_FORCE_ERROR_INT_STAT_R_FORCE_CMD_TOUT_ERR_Pos
DECL|SDHC_CORE_FORCE_ERROR_INT_STAT_R_FORCE_CUR_LMT_ERR_Msk|macro|SDHC_CORE_FORCE_ERROR_INT_STAT_R_FORCE_CUR_LMT_ERR_Msk
DECL|SDHC_CORE_FORCE_ERROR_INT_STAT_R_FORCE_CUR_LMT_ERR_Pos|macro|SDHC_CORE_FORCE_ERROR_INT_STAT_R_FORCE_CUR_LMT_ERR_Pos
DECL|SDHC_CORE_FORCE_ERROR_INT_STAT_R_FORCE_DATA_CRC_ERR_Msk|macro|SDHC_CORE_FORCE_ERROR_INT_STAT_R_FORCE_DATA_CRC_ERR_Msk
DECL|SDHC_CORE_FORCE_ERROR_INT_STAT_R_FORCE_DATA_CRC_ERR_Pos|macro|SDHC_CORE_FORCE_ERROR_INT_STAT_R_FORCE_DATA_CRC_ERR_Pos
DECL|SDHC_CORE_FORCE_ERROR_INT_STAT_R_FORCE_DATA_END_BIT_ERR_Msk|macro|SDHC_CORE_FORCE_ERROR_INT_STAT_R_FORCE_DATA_END_BIT_ERR_Msk
DECL|SDHC_CORE_FORCE_ERROR_INT_STAT_R_FORCE_DATA_END_BIT_ERR_Pos|macro|SDHC_CORE_FORCE_ERROR_INT_STAT_R_FORCE_DATA_END_BIT_ERR_Pos
DECL|SDHC_CORE_FORCE_ERROR_INT_STAT_R_FORCE_DATA_TOUT_ERR_Msk|macro|SDHC_CORE_FORCE_ERROR_INT_STAT_R_FORCE_DATA_TOUT_ERR_Msk
DECL|SDHC_CORE_FORCE_ERROR_INT_STAT_R_FORCE_DATA_TOUT_ERR_Pos|macro|SDHC_CORE_FORCE_ERROR_INT_STAT_R_FORCE_DATA_TOUT_ERR_Pos
DECL|SDHC_CORE_FORCE_ERROR_INT_STAT_R_FORCE_RESP_ERR_Msk|macro|SDHC_CORE_FORCE_ERROR_INT_STAT_R_FORCE_RESP_ERR_Msk
DECL|SDHC_CORE_FORCE_ERROR_INT_STAT_R_FORCE_RESP_ERR_Pos|macro|SDHC_CORE_FORCE_ERROR_INT_STAT_R_FORCE_RESP_ERR_Pos
DECL|SDHC_CORE_FORCE_ERROR_INT_STAT_R_FORCE_TUNING_ERR_Msk|macro|SDHC_CORE_FORCE_ERROR_INT_STAT_R_FORCE_TUNING_ERR_Msk
DECL|SDHC_CORE_FORCE_ERROR_INT_STAT_R_FORCE_TUNING_ERR_Pos|macro|SDHC_CORE_FORCE_ERROR_INT_STAT_R_FORCE_TUNING_ERR_Pos
DECL|SDHC_CORE_FORCE_ERROR_INT_STAT_R_FORCE_VENDOR_ERR1_Msk|macro|SDHC_CORE_FORCE_ERROR_INT_STAT_R_FORCE_VENDOR_ERR1_Msk
DECL|SDHC_CORE_FORCE_ERROR_INT_STAT_R_FORCE_VENDOR_ERR1_Pos|macro|SDHC_CORE_FORCE_ERROR_INT_STAT_R_FORCE_VENDOR_ERR1_Pos
DECL|SDHC_CORE_FORCE_ERROR_INT_STAT_R_FORCE_VENDOR_ERR2_Msk|macro|SDHC_CORE_FORCE_ERROR_INT_STAT_R_FORCE_VENDOR_ERR2_Msk
DECL|SDHC_CORE_FORCE_ERROR_INT_STAT_R_FORCE_VENDOR_ERR2_Pos|macro|SDHC_CORE_FORCE_ERROR_INT_STAT_R_FORCE_VENDOR_ERR2_Pos
DECL|SDHC_CORE_FORCE_ERROR_INT_STAT_R_FORCE_VENDOR_ERR3_Msk|macro|SDHC_CORE_FORCE_ERROR_INT_STAT_R_FORCE_VENDOR_ERR3_Msk
DECL|SDHC_CORE_FORCE_ERROR_INT_STAT_R_FORCE_VENDOR_ERR3_Pos|macro|SDHC_CORE_FORCE_ERROR_INT_STAT_R_FORCE_VENDOR_ERR3_Pos
DECL|SDHC_CORE_GP_IN_R_GP_IN_Msk|macro|SDHC_CORE_GP_IN_R_GP_IN_Msk
DECL|SDHC_CORE_GP_IN_R_GP_IN_Pos|macro|SDHC_CORE_GP_IN_R_GP_IN_Pos
DECL|SDHC_CORE_GP_OUT_R_CARD_CLOCK_IN_DLY_Msk|macro|SDHC_CORE_GP_OUT_R_CARD_CLOCK_IN_DLY_Msk
DECL|SDHC_CORE_GP_OUT_R_CARD_CLOCK_IN_DLY_Pos|macro|SDHC_CORE_GP_OUT_R_CARD_CLOCK_IN_DLY_Pos
DECL|SDHC_CORE_GP_OUT_R_CARD_CLOCK_OE_Msk|macro|SDHC_CORE_GP_OUT_R_CARD_CLOCK_OE_Msk
DECL|SDHC_CORE_GP_OUT_R_CARD_CLOCK_OE_Pos|macro|SDHC_CORE_GP_OUT_R_CARD_CLOCK_OE_Pos
DECL|SDHC_CORE_GP_OUT_R_CARD_CLOCK_OUT_DLY_Msk|macro|SDHC_CORE_GP_OUT_R_CARD_CLOCK_OUT_DLY_Msk
DECL|SDHC_CORE_GP_OUT_R_CARD_CLOCK_OUT_DLY_Pos|macro|SDHC_CORE_GP_OUT_R_CARD_CLOCK_OUT_DLY_Pos
DECL|SDHC_CORE_GP_OUT_R_CARD_DETECT_EN_Msk|macro|SDHC_CORE_GP_OUT_R_CARD_DETECT_EN_Msk
DECL|SDHC_CORE_GP_OUT_R_CARD_DETECT_EN_Pos|macro|SDHC_CORE_GP_OUT_R_CARD_DETECT_EN_Pos
DECL|SDHC_CORE_GP_OUT_R_CARD_IF_PWR_EN_OE_Msk|macro|SDHC_CORE_GP_OUT_R_CARD_IF_PWR_EN_OE_Msk
DECL|SDHC_CORE_GP_OUT_R_CARD_IF_PWR_EN_OE_Pos|macro|SDHC_CORE_GP_OUT_R_CARD_IF_PWR_EN_OE_Pos
DECL|SDHC_CORE_GP_OUT_R_CARD_MECH_WRITE_PROT_EN_Msk|macro|SDHC_CORE_GP_OUT_R_CARD_MECH_WRITE_PROT_EN_Msk
DECL|SDHC_CORE_GP_OUT_R_CARD_MECH_WRITE_PROT_EN_Pos|macro|SDHC_CORE_GP_OUT_R_CARD_MECH_WRITE_PROT_EN_Pos
DECL|SDHC_CORE_GP_OUT_R_IO_VOLT_SEL_OE_Msk|macro|SDHC_CORE_GP_OUT_R_IO_VOLT_SEL_OE_Msk
DECL|SDHC_CORE_GP_OUT_R_IO_VOLT_SEL_OE_Pos|macro|SDHC_CORE_GP_OUT_R_IO_VOLT_SEL_OE_Pos
DECL|SDHC_CORE_GP_OUT_R_LED_CTRL_OE_Msk|macro|SDHC_CORE_GP_OUT_R_LED_CTRL_OE_Msk
DECL|SDHC_CORE_GP_OUT_R_LED_CTRL_OE_Pos|macro|SDHC_CORE_GP_OUT_R_LED_CTRL_OE_Pos
DECL|SDHC_CORE_HOST_CNTRL_VERS_R_SPEC_VERSION_NUM_Msk|macro|SDHC_CORE_HOST_CNTRL_VERS_R_SPEC_VERSION_NUM_Msk
DECL|SDHC_CORE_HOST_CNTRL_VERS_R_SPEC_VERSION_NUM_Pos|macro|SDHC_CORE_HOST_CNTRL_VERS_R_SPEC_VERSION_NUM_Pos
DECL|SDHC_CORE_HOST_CNTRL_VERS_R_VENDOR_VERSION_NUM_Msk|macro|SDHC_CORE_HOST_CNTRL_VERS_R_VENDOR_VERSION_NUM_Msk
DECL|SDHC_CORE_HOST_CNTRL_VERS_R_VENDOR_VERSION_NUM_Pos|macro|SDHC_CORE_HOST_CNTRL_VERS_R_VENDOR_VERSION_NUM_Pos
DECL|SDHC_CORE_HOST_CTRL1_R_CARD_DETECT_SIG_SEL_Msk|macro|SDHC_CORE_HOST_CTRL1_R_CARD_DETECT_SIG_SEL_Msk
DECL|SDHC_CORE_HOST_CTRL1_R_CARD_DETECT_SIG_SEL_Pos|macro|SDHC_CORE_HOST_CTRL1_R_CARD_DETECT_SIG_SEL_Pos
DECL|SDHC_CORE_HOST_CTRL1_R_CARD_DETECT_TEST_LVL_Msk|macro|SDHC_CORE_HOST_CTRL1_R_CARD_DETECT_TEST_LVL_Msk
DECL|SDHC_CORE_HOST_CTRL1_R_CARD_DETECT_TEST_LVL_Pos|macro|SDHC_CORE_HOST_CTRL1_R_CARD_DETECT_TEST_LVL_Pos
DECL|SDHC_CORE_HOST_CTRL1_R_DAT_XFER_WIDTH_Msk|macro|SDHC_CORE_HOST_CTRL1_R_DAT_XFER_WIDTH_Msk
DECL|SDHC_CORE_HOST_CTRL1_R_DAT_XFER_WIDTH_Pos|macro|SDHC_CORE_HOST_CTRL1_R_DAT_XFER_WIDTH_Pos
DECL|SDHC_CORE_HOST_CTRL1_R_DMA_SEL_Msk|macro|SDHC_CORE_HOST_CTRL1_R_DMA_SEL_Msk
DECL|SDHC_CORE_HOST_CTRL1_R_DMA_SEL_Pos|macro|SDHC_CORE_HOST_CTRL1_R_DMA_SEL_Pos
DECL|SDHC_CORE_HOST_CTRL1_R_EXT_DAT_XFER_Msk|macro|SDHC_CORE_HOST_CTRL1_R_EXT_DAT_XFER_Msk
DECL|SDHC_CORE_HOST_CTRL1_R_EXT_DAT_XFER_Pos|macro|SDHC_CORE_HOST_CTRL1_R_EXT_DAT_XFER_Pos
DECL|SDHC_CORE_HOST_CTRL1_R_HIGH_SPEED_EN_Msk|macro|SDHC_CORE_HOST_CTRL1_R_HIGH_SPEED_EN_Msk
DECL|SDHC_CORE_HOST_CTRL1_R_HIGH_SPEED_EN_Pos|macro|SDHC_CORE_HOST_CTRL1_R_HIGH_SPEED_EN_Pos
DECL|SDHC_CORE_HOST_CTRL1_R_LED_CTRL_Msk|macro|SDHC_CORE_HOST_CTRL1_R_LED_CTRL_Msk
DECL|SDHC_CORE_HOST_CTRL1_R_LED_CTRL_Pos|macro|SDHC_CORE_HOST_CTRL1_R_LED_CTRL_Pos
DECL|SDHC_CORE_HOST_CTRL2_R_ADDRESSING_Msk|macro|SDHC_CORE_HOST_CTRL2_R_ADDRESSING_Msk
DECL|SDHC_CORE_HOST_CTRL2_R_ADDRESSING_Pos|macro|SDHC_CORE_HOST_CTRL2_R_ADDRESSING_Pos
DECL|SDHC_CORE_HOST_CTRL2_R_ADMA2_LEN_MODE_Msk|macro|SDHC_CORE_HOST_CTRL2_R_ADMA2_LEN_MODE_Msk
DECL|SDHC_CORE_HOST_CTRL2_R_ADMA2_LEN_MODE_Pos|macro|SDHC_CORE_HOST_CTRL2_R_ADMA2_LEN_MODE_Pos
DECL|SDHC_CORE_HOST_CTRL2_R_ASYNC_INT_ENABLE_Msk|macro|SDHC_CORE_HOST_CTRL2_R_ASYNC_INT_ENABLE_Msk
DECL|SDHC_CORE_HOST_CTRL2_R_ASYNC_INT_ENABLE_Pos|macro|SDHC_CORE_HOST_CTRL2_R_ASYNC_INT_ENABLE_Pos
DECL|SDHC_CORE_HOST_CTRL2_R_CMD23_ENABLE_Msk|macro|SDHC_CORE_HOST_CTRL2_R_CMD23_ENABLE_Msk
DECL|SDHC_CORE_HOST_CTRL2_R_CMD23_ENABLE_Pos|macro|SDHC_CORE_HOST_CTRL2_R_CMD23_ENABLE_Pos
DECL|SDHC_CORE_HOST_CTRL2_R_DRV_STRENGTH_SEL_Msk|macro|SDHC_CORE_HOST_CTRL2_R_DRV_STRENGTH_SEL_Msk
DECL|SDHC_CORE_HOST_CTRL2_R_DRV_STRENGTH_SEL_Pos|macro|SDHC_CORE_HOST_CTRL2_R_DRV_STRENGTH_SEL_Pos
DECL|SDHC_CORE_HOST_CTRL2_R_EXEC_TUNING_Msk|macro|SDHC_CORE_HOST_CTRL2_R_EXEC_TUNING_Msk
DECL|SDHC_CORE_HOST_CTRL2_R_EXEC_TUNING_Pos|macro|SDHC_CORE_HOST_CTRL2_R_EXEC_TUNING_Pos
DECL|SDHC_CORE_HOST_CTRL2_R_HOST_VER4_ENABLE_Msk|macro|SDHC_CORE_HOST_CTRL2_R_HOST_VER4_ENABLE_Msk
DECL|SDHC_CORE_HOST_CTRL2_R_HOST_VER4_ENABLE_Pos|macro|SDHC_CORE_HOST_CTRL2_R_HOST_VER4_ENABLE_Pos
DECL|SDHC_CORE_HOST_CTRL2_R_PRESET_VAL_ENABLE_Msk|macro|SDHC_CORE_HOST_CTRL2_R_PRESET_VAL_ENABLE_Msk
DECL|SDHC_CORE_HOST_CTRL2_R_PRESET_VAL_ENABLE_Pos|macro|SDHC_CORE_HOST_CTRL2_R_PRESET_VAL_ENABLE_Pos
DECL|SDHC_CORE_HOST_CTRL2_R_SAMPLE_CLK_SEL_Msk|macro|SDHC_CORE_HOST_CTRL2_R_SAMPLE_CLK_SEL_Msk
DECL|SDHC_CORE_HOST_CTRL2_R_SAMPLE_CLK_SEL_Pos|macro|SDHC_CORE_HOST_CTRL2_R_SAMPLE_CLK_SEL_Pos
DECL|SDHC_CORE_HOST_CTRL2_R_SIGNALING_EN_Msk|macro|SDHC_CORE_HOST_CTRL2_R_SIGNALING_EN_Msk
DECL|SDHC_CORE_HOST_CTRL2_R_SIGNALING_EN_Pos|macro|SDHC_CORE_HOST_CTRL2_R_SIGNALING_EN_Pos
DECL|SDHC_CORE_HOST_CTRL2_R_UHS2_IF_ENABLE_Msk|macro|SDHC_CORE_HOST_CTRL2_R_UHS2_IF_ENABLE_Msk
DECL|SDHC_CORE_HOST_CTRL2_R_UHS2_IF_ENABLE_Pos|macro|SDHC_CORE_HOST_CTRL2_R_UHS2_IF_ENABLE_Pos
DECL|SDHC_CORE_HOST_CTRL2_R_UHS_MODE_SEL_Msk|macro|SDHC_CORE_HOST_CTRL2_R_UHS_MODE_SEL_Msk
DECL|SDHC_CORE_HOST_CTRL2_R_UHS_MODE_SEL_Pos|macro|SDHC_CORE_HOST_CTRL2_R_UHS_MODE_SEL_Pos
DECL|SDHC_CORE_MBIU_CTRL_R_BURST_INCR16_EN_Msk|macro|SDHC_CORE_MBIU_CTRL_R_BURST_INCR16_EN_Msk
DECL|SDHC_CORE_MBIU_CTRL_R_BURST_INCR16_EN_Pos|macro|SDHC_CORE_MBIU_CTRL_R_BURST_INCR16_EN_Pos
DECL|SDHC_CORE_MBIU_CTRL_R_BURST_INCR4_EN_Msk|macro|SDHC_CORE_MBIU_CTRL_R_BURST_INCR4_EN_Msk
DECL|SDHC_CORE_MBIU_CTRL_R_BURST_INCR4_EN_Pos|macro|SDHC_CORE_MBIU_CTRL_R_BURST_INCR4_EN_Pos
DECL|SDHC_CORE_MBIU_CTRL_R_BURST_INCR8_EN_Msk|macro|SDHC_CORE_MBIU_CTRL_R_BURST_INCR8_EN_Msk
DECL|SDHC_CORE_MBIU_CTRL_R_BURST_INCR8_EN_Pos|macro|SDHC_CORE_MBIU_CTRL_R_BURST_INCR8_EN_Pos
DECL|SDHC_CORE_MBIU_CTRL_R_UNDEFL_INCR_EN_Msk|macro|SDHC_CORE_MBIU_CTRL_R_UNDEFL_INCR_EN_Msk
DECL|SDHC_CORE_MBIU_CTRL_R_UNDEFL_INCR_EN_Pos|macro|SDHC_CORE_MBIU_CTRL_R_UNDEFL_INCR_EN_Pos
DECL|SDHC_CORE_MSHC_CTRL_R_CMD_CONFLICT_CHECK_Msk|macro|SDHC_CORE_MSHC_CTRL_R_CMD_CONFLICT_CHECK_Msk
DECL|SDHC_CORE_MSHC_CTRL_R_CMD_CONFLICT_CHECK_Pos|macro|SDHC_CORE_MSHC_CTRL_R_CMD_CONFLICT_CHECK_Pos
DECL|SDHC_CORE_MSHC_CTRL_R_SW_CG_DIS_Msk|macro|SDHC_CORE_MSHC_CTRL_R_SW_CG_DIS_Msk
DECL|SDHC_CORE_MSHC_CTRL_R_SW_CG_DIS_Pos|macro|SDHC_CORE_MSHC_CTRL_R_SW_CG_DIS_Pos
DECL|SDHC_CORE_MSHC_VER_ID_R_MSHC_VER_ID_Msk|macro|SDHC_CORE_MSHC_VER_ID_R_MSHC_VER_ID_Msk
DECL|SDHC_CORE_MSHC_VER_ID_R_MSHC_VER_ID_Pos|macro|SDHC_CORE_MSHC_VER_ID_R_MSHC_VER_ID_Pos
DECL|SDHC_CORE_MSHC_VER_TYPE_R_MSHC_VER_TYPE_Msk|macro|SDHC_CORE_MSHC_VER_TYPE_R_MSHC_VER_TYPE_Msk
DECL|SDHC_CORE_MSHC_VER_TYPE_R_MSHC_VER_TYPE_Pos|macro|SDHC_CORE_MSHC_VER_TYPE_R_MSHC_VER_TYPE_Pos
DECL|SDHC_CORE_NORMAL_INT_SIGNAL_EN_R_BGAP_EVENT_SIGNAL_EN_Msk|macro|SDHC_CORE_NORMAL_INT_SIGNAL_EN_R_BGAP_EVENT_SIGNAL_EN_Msk
DECL|SDHC_CORE_NORMAL_INT_SIGNAL_EN_R_BGAP_EVENT_SIGNAL_EN_Pos|macro|SDHC_CORE_NORMAL_INT_SIGNAL_EN_R_BGAP_EVENT_SIGNAL_EN_Pos
DECL|SDHC_CORE_NORMAL_INT_SIGNAL_EN_R_BUF_RD_READY_SIGNAL_EN_Msk|macro|SDHC_CORE_NORMAL_INT_SIGNAL_EN_R_BUF_RD_READY_SIGNAL_EN_Msk
DECL|SDHC_CORE_NORMAL_INT_SIGNAL_EN_R_BUF_RD_READY_SIGNAL_EN_Pos|macro|SDHC_CORE_NORMAL_INT_SIGNAL_EN_R_BUF_RD_READY_SIGNAL_EN_Pos
DECL|SDHC_CORE_NORMAL_INT_SIGNAL_EN_R_BUF_WR_READY_SIGNAL_EN_Msk|macro|SDHC_CORE_NORMAL_INT_SIGNAL_EN_R_BUF_WR_READY_SIGNAL_EN_Msk
DECL|SDHC_CORE_NORMAL_INT_SIGNAL_EN_R_BUF_WR_READY_SIGNAL_EN_Pos|macro|SDHC_CORE_NORMAL_INT_SIGNAL_EN_R_BUF_WR_READY_SIGNAL_EN_Pos
DECL|SDHC_CORE_NORMAL_INT_SIGNAL_EN_R_CARD_INSERTION_SIGNAL_EN_Msk|macro|SDHC_CORE_NORMAL_INT_SIGNAL_EN_R_CARD_INSERTION_SIGNAL_EN_Msk
DECL|SDHC_CORE_NORMAL_INT_SIGNAL_EN_R_CARD_INSERTION_SIGNAL_EN_Pos|macro|SDHC_CORE_NORMAL_INT_SIGNAL_EN_R_CARD_INSERTION_SIGNAL_EN_Pos
DECL|SDHC_CORE_NORMAL_INT_SIGNAL_EN_R_CARD_INTERRUPT_SIGNAL_EN_Msk|macro|SDHC_CORE_NORMAL_INT_SIGNAL_EN_R_CARD_INTERRUPT_SIGNAL_EN_Msk
DECL|SDHC_CORE_NORMAL_INT_SIGNAL_EN_R_CARD_INTERRUPT_SIGNAL_EN_Pos|macro|SDHC_CORE_NORMAL_INT_SIGNAL_EN_R_CARD_INTERRUPT_SIGNAL_EN_Pos
DECL|SDHC_CORE_NORMAL_INT_SIGNAL_EN_R_CARD_REMOVAL_SIGNAL_EN_Msk|macro|SDHC_CORE_NORMAL_INT_SIGNAL_EN_R_CARD_REMOVAL_SIGNAL_EN_Msk
DECL|SDHC_CORE_NORMAL_INT_SIGNAL_EN_R_CARD_REMOVAL_SIGNAL_EN_Pos|macro|SDHC_CORE_NORMAL_INT_SIGNAL_EN_R_CARD_REMOVAL_SIGNAL_EN_Pos
DECL|SDHC_CORE_NORMAL_INT_SIGNAL_EN_R_CMD_COMPLETE_SIGNAL_EN_Msk|macro|SDHC_CORE_NORMAL_INT_SIGNAL_EN_R_CMD_COMPLETE_SIGNAL_EN_Msk
DECL|SDHC_CORE_NORMAL_INT_SIGNAL_EN_R_CMD_COMPLETE_SIGNAL_EN_Pos|macro|SDHC_CORE_NORMAL_INT_SIGNAL_EN_R_CMD_COMPLETE_SIGNAL_EN_Pos
DECL|SDHC_CORE_NORMAL_INT_SIGNAL_EN_R_CQE_EVENT_SIGNAL_EN_Msk|macro|SDHC_CORE_NORMAL_INT_SIGNAL_EN_R_CQE_EVENT_SIGNAL_EN_Msk
DECL|SDHC_CORE_NORMAL_INT_SIGNAL_EN_R_CQE_EVENT_SIGNAL_EN_Pos|macro|SDHC_CORE_NORMAL_INT_SIGNAL_EN_R_CQE_EVENT_SIGNAL_EN_Pos
DECL|SDHC_CORE_NORMAL_INT_SIGNAL_EN_R_DMA_INTERRUPT_SIGNAL_EN_Msk|macro|SDHC_CORE_NORMAL_INT_SIGNAL_EN_R_DMA_INTERRUPT_SIGNAL_EN_Msk
DECL|SDHC_CORE_NORMAL_INT_SIGNAL_EN_R_DMA_INTERRUPT_SIGNAL_EN_Pos|macro|SDHC_CORE_NORMAL_INT_SIGNAL_EN_R_DMA_INTERRUPT_SIGNAL_EN_Pos
DECL|SDHC_CORE_NORMAL_INT_SIGNAL_EN_R_FX_EVENT_SIGNAL_EN_Msk|macro|SDHC_CORE_NORMAL_INT_SIGNAL_EN_R_FX_EVENT_SIGNAL_EN_Msk
DECL|SDHC_CORE_NORMAL_INT_SIGNAL_EN_R_FX_EVENT_SIGNAL_EN_Pos|macro|SDHC_CORE_NORMAL_INT_SIGNAL_EN_R_FX_EVENT_SIGNAL_EN_Pos
DECL|SDHC_CORE_NORMAL_INT_SIGNAL_EN_R_INT_A_SIGNAL_EN_Msk|macro|SDHC_CORE_NORMAL_INT_SIGNAL_EN_R_INT_A_SIGNAL_EN_Msk
DECL|SDHC_CORE_NORMAL_INT_SIGNAL_EN_R_INT_A_SIGNAL_EN_Pos|macro|SDHC_CORE_NORMAL_INT_SIGNAL_EN_R_INT_A_SIGNAL_EN_Pos
DECL|SDHC_CORE_NORMAL_INT_SIGNAL_EN_R_INT_B_SIGNAL_EN_Msk|macro|SDHC_CORE_NORMAL_INT_SIGNAL_EN_R_INT_B_SIGNAL_EN_Msk
DECL|SDHC_CORE_NORMAL_INT_SIGNAL_EN_R_INT_B_SIGNAL_EN_Pos|macro|SDHC_CORE_NORMAL_INT_SIGNAL_EN_R_INT_B_SIGNAL_EN_Pos
DECL|SDHC_CORE_NORMAL_INT_SIGNAL_EN_R_INT_C_SIGNAL_EN_Msk|macro|SDHC_CORE_NORMAL_INT_SIGNAL_EN_R_INT_C_SIGNAL_EN_Msk
DECL|SDHC_CORE_NORMAL_INT_SIGNAL_EN_R_INT_C_SIGNAL_EN_Pos|macro|SDHC_CORE_NORMAL_INT_SIGNAL_EN_R_INT_C_SIGNAL_EN_Pos
DECL|SDHC_CORE_NORMAL_INT_SIGNAL_EN_R_RE_TUNE_EVENT_SIGNAL_EN_Msk|macro|SDHC_CORE_NORMAL_INT_SIGNAL_EN_R_RE_TUNE_EVENT_SIGNAL_EN_Msk
DECL|SDHC_CORE_NORMAL_INT_SIGNAL_EN_R_RE_TUNE_EVENT_SIGNAL_EN_Pos|macro|SDHC_CORE_NORMAL_INT_SIGNAL_EN_R_RE_TUNE_EVENT_SIGNAL_EN_Pos
DECL|SDHC_CORE_NORMAL_INT_SIGNAL_EN_R_XFER_COMPLETE_SIGNAL_EN_Msk|macro|SDHC_CORE_NORMAL_INT_SIGNAL_EN_R_XFER_COMPLETE_SIGNAL_EN_Msk
DECL|SDHC_CORE_NORMAL_INT_SIGNAL_EN_R_XFER_COMPLETE_SIGNAL_EN_Pos|macro|SDHC_CORE_NORMAL_INT_SIGNAL_EN_R_XFER_COMPLETE_SIGNAL_EN_Pos
DECL|SDHC_CORE_NORMAL_INT_STAT_EN_R_BGAP_EVENT_STAT_EN_Msk|macro|SDHC_CORE_NORMAL_INT_STAT_EN_R_BGAP_EVENT_STAT_EN_Msk
DECL|SDHC_CORE_NORMAL_INT_STAT_EN_R_BGAP_EVENT_STAT_EN_Pos|macro|SDHC_CORE_NORMAL_INT_STAT_EN_R_BGAP_EVENT_STAT_EN_Pos
DECL|SDHC_CORE_NORMAL_INT_STAT_EN_R_BUF_RD_READY_STAT_EN_Msk|macro|SDHC_CORE_NORMAL_INT_STAT_EN_R_BUF_RD_READY_STAT_EN_Msk
DECL|SDHC_CORE_NORMAL_INT_STAT_EN_R_BUF_RD_READY_STAT_EN_Pos|macro|SDHC_CORE_NORMAL_INT_STAT_EN_R_BUF_RD_READY_STAT_EN_Pos
DECL|SDHC_CORE_NORMAL_INT_STAT_EN_R_BUF_WR_READY_STAT_EN_Msk|macro|SDHC_CORE_NORMAL_INT_STAT_EN_R_BUF_WR_READY_STAT_EN_Msk
DECL|SDHC_CORE_NORMAL_INT_STAT_EN_R_BUF_WR_READY_STAT_EN_Pos|macro|SDHC_CORE_NORMAL_INT_STAT_EN_R_BUF_WR_READY_STAT_EN_Pos
DECL|SDHC_CORE_NORMAL_INT_STAT_EN_R_CARD_INSERTION_STAT_EN_Msk|macro|SDHC_CORE_NORMAL_INT_STAT_EN_R_CARD_INSERTION_STAT_EN_Msk
DECL|SDHC_CORE_NORMAL_INT_STAT_EN_R_CARD_INSERTION_STAT_EN_Pos|macro|SDHC_CORE_NORMAL_INT_STAT_EN_R_CARD_INSERTION_STAT_EN_Pos
DECL|SDHC_CORE_NORMAL_INT_STAT_EN_R_CARD_INTERRUPT_STAT_EN_Msk|macro|SDHC_CORE_NORMAL_INT_STAT_EN_R_CARD_INTERRUPT_STAT_EN_Msk
DECL|SDHC_CORE_NORMAL_INT_STAT_EN_R_CARD_INTERRUPT_STAT_EN_Pos|macro|SDHC_CORE_NORMAL_INT_STAT_EN_R_CARD_INTERRUPT_STAT_EN_Pos
DECL|SDHC_CORE_NORMAL_INT_STAT_EN_R_CARD_REMOVAL_STAT_EN_Msk|macro|SDHC_CORE_NORMAL_INT_STAT_EN_R_CARD_REMOVAL_STAT_EN_Msk
DECL|SDHC_CORE_NORMAL_INT_STAT_EN_R_CARD_REMOVAL_STAT_EN_Pos|macro|SDHC_CORE_NORMAL_INT_STAT_EN_R_CARD_REMOVAL_STAT_EN_Pos
DECL|SDHC_CORE_NORMAL_INT_STAT_EN_R_CMD_COMPLETE_STAT_EN_Msk|macro|SDHC_CORE_NORMAL_INT_STAT_EN_R_CMD_COMPLETE_STAT_EN_Msk
DECL|SDHC_CORE_NORMAL_INT_STAT_EN_R_CMD_COMPLETE_STAT_EN_Pos|macro|SDHC_CORE_NORMAL_INT_STAT_EN_R_CMD_COMPLETE_STAT_EN_Pos
DECL|SDHC_CORE_NORMAL_INT_STAT_EN_R_CQE_EVENT_STAT_EN_Msk|macro|SDHC_CORE_NORMAL_INT_STAT_EN_R_CQE_EVENT_STAT_EN_Msk
DECL|SDHC_CORE_NORMAL_INT_STAT_EN_R_CQE_EVENT_STAT_EN_Pos|macro|SDHC_CORE_NORMAL_INT_STAT_EN_R_CQE_EVENT_STAT_EN_Pos
DECL|SDHC_CORE_NORMAL_INT_STAT_EN_R_DMA_INTERRUPT_STAT_EN_Msk|macro|SDHC_CORE_NORMAL_INT_STAT_EN_R_DMA_INTERRUPT_STAT_EN_Msk
DECL|SDHC_CORE_NORMAL_INT_STAT_EN_R_DMA_INTERRUPT_STAT_EN_Pos|macro|SDHC_CORE_NORMAL_INT_STAT_EN_R_DMA_INTERRUPT_STAT_EN_Pos
DECL|SDHC_CORE_NORMAL_INT_STAT_EN_R_FX_EVENT_STAT_EN_Msk|macro|SDHC_CORE_NORMAL_INT_STAT_EN_R_FX_EVENT_STAT_EN_Msk
DECL|SDHC_CORE_NORMAL_INT_STAT_EN_R_FX_EVENT_STAT_EN_Pos|macro|SDHC_CORE_NORMAL_INT_STAT_EN_R_FX_EVENT_STAT_EN_Pos
DECL|SDHC_CORE_NORMAL_INT_STAT_EN_R_INT_A_STAT_EN_Msk|macro|SDHC_CORE_NORMAL_INT_STAT_EN_R_INT_A_STAT_EN_Msk
DECL|SDHC_CORE_NORMAL_INT_STAT_EN_R_INT_A_STAT_EN_Pos|macro|SDHC_CORE_NORMAL_INT_STAT_EN_R_INT_A_STAT_EN_Pos
DECL|SDHC_CORE_NORMAL_INT_STAT_EN_R_INT_B_STAT_EN_Msk|macro|SDHC_CORE_NORMAL_INT_STAT_EN_R_INT_B_STAT_EN_Msk
DECL|SDHC_CORE_NORMAL_INT_STAT_EN_R_INT_B_STAT_EN_Pos|macro|SDHC_CORE_NORMAL_INT_STAT_EN_R_INT_B_STAT_EN_Pos
DECL|SDHC_CORE_NORMAL_INT_STAT_EN_R_INT_C_STAT_EN_Msk|macro|SDHC_CORE_NORMAL_INT_STAT_EN_R_INT_C_STAT_EN_Msk
DECL|SDHC_CORE_NORMAL_INT_STAT_EN_R_INT_C_STAT_EN_Pos|macro|SDHC_CORE_NORMAL_INT_STAT_EN_R_INT_C_STAT_EN_Pos
DECL|SDHC_CORE_NORMAL_INT_STAT_EN_R_RE_TUNE_EVENT_STAT_EN_Msk|macro|SDHC_CORE_NORMAL_INT_STAT_EN_R_RE_TUNE_EVENT_STAT_EN_Msk
DECL|SDHC_CORE_NORMAL_INT_STAT_EN_R_RE_TUNE_EVENT_STAT_EN_Pos|macro|SDHC_CORE_NORMAL_INT_STAT_EN_R_RE_TUNE_EVENT_STAT_EN_Pos
DECL|SDHC_CORE_NORMAL_INT_STAT_EN_R_XFER_COMPLETE_STAT_EN_Msk|macro|SDHC_CORE_NORMAL_INT_STAT_EN_R_XFER_COMPLETE_STAT_EN_Msk
DECL|SDHC_CORE_NORMAL_INT_STAT_EN_R_XFER_COMPLETE_STAT_EN_Pos|macro|SDHC_CORE_NORMAL_INT_STAT_EN_R_XFER_COMPLETE_STAT_EN_Pos
DECL|SDHC_CORE_NORMAL_INT_STAT_R_BGAP_EVENT_Msk|macro|SDHC_CORE_NORMAL_INT_STAT_R_BGAP_EVENT_Msk
DECL|SDHC_CORE_NORMAL_INT_STAT_R_BGAP_EVENT_Pos|macro|SDHC_CORE_NORMAL_INT_STAT_R_BGAP_EVENT_Pos
DECL|SDHC_CORE_NORMAL_INT_STAT_R_BUF_RD_READY_Msk|macro|SDHC_CORE_NORMAL_INT_STAT_R_BUF_RD_READY_Msk
DECL|SDHC_CORE_NORMAL_INT_STAT_R_BUF_RD_READY_Pos|macro|SDHC_CORE_NORMAL_INT_STAT_R_BUF_RD_READY_Pos
DECL|SDHC_CORE_NORMAL_INT_STAT_R_BUF_WR_READY_Msk|macro|SDHC_CORE_NORMAL_INT_STAT_R_BUF_WR_READY_Msk
DECL|SDHC_CORE_NORMAL_INT_STAT_R_BUF_WR_READY_Pos|macro|SDHC_CORE_NORMAL_INT_STAT_R_BUF_WR_READY_Pos
DECL|SDHC_CORE_NORMAL_INT_STAT_R_CARD_INSERTION_Msk|macro|SDHC_CORE_NORMAL_INT_STAT_R_CARD_INSERTION_Msk
DECL|SDHC_CORE_NORMAL_INT_STAT_R_CARD_INSERTION_Pos|macro|SDHC_CORE_NORMAL_INT_STAT_R_CARD_INSERTION_Pos
DECL|SDHC_CORE_NORMAL_INT_STAT_R_CARD_INTERRUPT_Msk|macro|SDHC_CORE_NORMAL_INT_STAT_R_CARD_INTERRUPT_Msk
DECL|SDHC_CORE_NORMAL_INT_STAT_R_CARD_INTERRUPT_Pos|macro|SDHC_CORE_NORMAL_INT_STAT_R_CARD_INTERRUPT_Pos
DECL|SDHC_CORE_NORMAL_INT_STAT_R_CARD_REMOVAL_Msk|macro|SDHC_CORE_NORMAL_INT_STAT_R_CARD_REMOVAL_Msk
DECL|SDHC_CORE_NORMAL_INT_STAT_R_CARD_REMOVAL_Pos|macro|SDHC_CORE_NORMAL_INT_STAT_R_CARD_REMOVAL_Pos
DECL|SDHC_CORE_NORMAL_INT_STAT_R_CMD_COMPLETE_Msk|macro|SDHC_CORE_NORMAL_INT_STAT_R_CMD_COMPLETE_Msk
DECL|SDHC_CORE_NORMAL_INT_STAT_R_CMD_COMPLETE_Pos|macro|SDHC_CORE_NORMAL_INT_STAT_R_CMD_COMPLETE_Pos
DECL|SDHC_CORE_NORMAL_INT_STAT_R_CQE_EVENT_Msk|macro|SDHC_CORE_NORMAL_INT_STAT_R_CQE_EVENT_Msk
DECL|SDHC_CORE_NORMAL_INT_STAT_R_CQE_EVENT_Pos|macro|SDHC_CORE_NORMAL_INT_STAT_R_CQE_EVENT_Pos
DECL|SDHC_CORE_NORMAL_INT_STAT_R_DMA_INTERRUPT_Msk|macro|SDHC_CORE_NORMAL_INT_STAT_R_DMA_INTERRUPT_Msk
DECL|SDHC_CORE_NORMAL_INT_STAT_R_DMA_INTERRUPT_Pos|macro|SDHC_CORE_NORMAL_INT_STAT_R_DMA_INTERRUPT_Pos
DECL|SDHC_CORE_NORMAL_INT_STAT_R_ERR_INTERRUPT_Msk|macro|SDHC_CORE_NORMAL_INT_STAT_R_ERR_INTERRUPT_Msk
DECL|SDHC_CORE_NORMAL_INT_STAT_R_ERR_INTERRUPT_Pos|macro|SDHC_CORE_NORMAL_INT_STAT_R_ERR_INTERRUPT_Pos
DECL|SDHC_CORE_NORMAL_INT_STAT_R_FX_EVENT_Msk|macro|SDHC_CORE_NORMAL_INT_STAT_R_FX_EVENT_Msk
DECL|SDHC_CORE_NORMAL_INT_STAT_R_FX_EVENT_Pos|macro|SDHC_CORE_NORMAL_INT_STAT_R_FX_EVENT_Pos
DECL|SDHC_CORE_NORMAL_INT_STAT_R_INT_A_Msk|macro|SDHC_CORE_NORMAL_INT_STAT_R_INT_A_Msk
DECL|SDHC_CORE_NORMAL_INT_STAT_R_INT_A_Pos|macro|SDHC_CORE_NORMAL_INT_STAT_R_INT_A_Pos
DECL|SDHC_CORE_NORMAL_INT_STAT_R_INT_B_Msk|macro|SDHC_CORE_NORMAL_INT_STAT_R_INT_B_Msk
DECL|SDHC_CORE_NORMAL_INT_STAT_R_INT_B_Pos|macro|SDHC_CORE_NORMAL_INT_STAT_R_INT_B_Pos
DECL|SDHC_CORE_NORMAL_INT_STAT_R_INT_C_Msk|macro|SDHC_CORE_NORMAL_INT_STAT_R_INT_C_Msk
DECL|SDHC_CORE_NORMAL_INT_STAT_R_INT_C_Pos|macro|SDHC_CORE_NORMAL_INT_STAT_R_INT_C_Pos
DECL|SDHC_CORE_NORMAL_INT_STAT_R_RE_TUNE_EVENT_Msk|macro|SDHC_CORE_NORMAL_INT_STAT_R_RE_TUNE_EVENT_Msk
DECL|SDHC_CORE_NORMAL_INT_STAT_R_RE_TUNE_EVENT_Pos|macro|SDHC_CORE_NORMAL_INT_STAT_R_RE_TUNE_EVENT_Pos
DECL|SDHC_CORE_NORMAL_INT_STAT_R_XFER_COMPLETE_Msk|macro|SDHC_CORE_NORMAL_INT_STAT_R_XFER_COMPLETE_Msk
DECL|SDHC_CORE_NORMAL_INT_STAT_R_XFER_COMPLETE_Pos|macro|SDHC_CORE_NORMAL_INT_STAT_R_XFER_COMPLETE_Pos
DECL|SDHC_CORE_PRESET_DDR50_R_CLK_GEN_SEL_VAL_Msk|macro|SDHC_CORE_PRESET_DDR50_R_CLK_GEN_SEL_VAL_Msk
DECL|SDHC_CORE_PRESET_DDR50_R_CLK_GEN_SEL_VAL_Pos|macro|SDHC_CORE_PRESET_DDR50_R_CLK_GEN_SEL_VAL_Pos
DECL|SDHC_CORE_PRESET_DDR50_R_DRV_SEL_VAL_Msk|macro|SDHC_CORE_PRESET_DDR50_R_DRV_SEL_VAL_Msk
DECL|SDHC_CORE_PRESET_DDR50_R_DRV_SEL_VAL_Pos|macro|SDHC_CORE_PRESET_DDR50_R_DRV_SEL_VAL_Pos
DECL|SDHC_CORE_PRESET_DDR50_R_FREQ_SEL_VAL_Msk|macro|SDHC_CORE_PRESET_DDR50_R_FREQ_SEL_VAL_Msk
DECL|SDHC_CORE_PRESET_DDR50_R_FREQ_SEL_VAL_Pos|macro|SDHC_CORE_PRESET_DDR50_R_FREQ_SEL_VAL_Pos
DECL|SDHC_CORE_PRESET_DS_R_CLK_GEN_SEL_VAL_Msk|macro|SDHC_CORE_PRESET_DS_R_CLK_GEN_SEL_VAL_Msk
DECL|SDHC_CORE_PRESET_DS_R_CLK_GEN_SEL_VAL_Pos|macro|SDHC_CORE_PRESET_DS_R_CLK_GEN_SEL_VAL_Pos
DECL|SDHC_CORE_PRESET_DS_R_DRV_SEL_VAL_Msk|macro|SDHC_CORE_PRESET_DS_R_DRV_SEL_VAL_Msk
DECL|SDHC_CORE_PRESET_DS_R_DRV_SEL_VAL_Pos|macro|SDHC_CORE_PRESET_DS_R_DRV_SEL_VAL_Pos
DECL|SDHC_CORE_PRESET_DS_R_FREQ_SEL_VAL_Msk|macro|SDHC_CORE_PRESET_DS_R_FREQ_SEL_VAL_Msk
DECL|SDHC_CORE_PRESET_DS_R_FREQ_SEL_VAL_Pos|macro|SDHC_CORE_PRESET_DS_R_FREQ_SEL_VAL_Pos
DECL|SDHC_CORE_PRESET_HS_R_CLK_GEN_SEL_VAL_Msk|macro|SDHC_CORE_PRESET_HS_R_CLK_GEN_SEL_VAL_Msk
DECL|SDHC_CORE_PRESET_HS_R_CLK_GEN_SEL_VAL_Pos|macro|SDHC_CORE_PRESET_HS_R_CLK_GEN_SEL_VAL_Pos
DECL|SDHC_CORE_PRESET_HS_R_DRV_SEL_VAL_Msk|macro|SDHC_CORE_PRESET_HS_R_DRV_SEL_VAL_Msk
DECL|SDHC_CORE_PRESET_HS_R_DRV_SEL_VAL_Pos|macro|SDHC_CORE_PRESET_HS_R_DRV_SEL_VAL_Pos
DECL|SDHC_CORE_PRESET_HS_R_FREQ_SEL_VAL_Msk|macro|SDHC_CORE_PRESET_HS_R_FREQ_SEL_VAL_Msk
DECL|SDHC_CORE_PRESET_HS_R_FREQ_SEL_VAL_Pos|macro|SDHC_CORE_PRESET_HS_R_FREQ_SEL_VAL_Pos
DECL|SDHC_CORE_PRESET_INIT_R_CLK_GEN_SEL_VAL_Msk|macro|SDHC_CORE_PRESET_INIT_R_CLK_GEN_SEL_VAL_Msk
DECL|SDHC_CORE_PRESET_INIT_R_CLK_GEN_SEL_VAL_Pos|macro|SDHC_CORE_PRESET_INIT_R_CLK_GEN_SEL_VAL_Pos
DECL|SDHC_CORE_PRESET_INIT_R_DRV_SEL_VAL_Msk|macro|SDHC_CORE_PRESET_INIT_R_DRV_SEL_VAL_Msk
DECL|SDHC_CORE_PRESET_INIT_R_DRV_SEL_VAL_Pos|macro|SDHC_CORE_PRESET_INIT_R_DRV_SEL_VAL_Pos
DECL|SDHC_CORE_PRESET_INIT_R_FREQ_SEL_VAL_Msk|macro|SDHC_CORE_PRESET_INIT_R_FREQ_SEL_VAL_Msk
DECL|SDHC_CORE_PRESET_INIT_R_FREQ_SEL_VAL_Pos|macro|SDHC_CORE_PRESET_INIT_R_FREQ_SEL_VAL_Pos
DECL|SDHC_CORE_PRESET_SDR104_R_CLK_GEN_SEL_VAL_Msk|macro|SDHC_CORE_PRESET_SDR104_R_CLK_GEN_SEL_VAL_Msk
DECL|SDHC_CORE_PRESET_SDR104_R_CLK_GEN_SEL_VAL_Pos|macro|SDHC_CORE_PRESET_SDR104_R_CLK_GEN_SEL_VAL_Pos
DECL|SDHC_CORE_PRESET_SDR104_R_DRV_SEL_VAL_Msk|macro|SDHC_CORE_PRESET_SDR104_R_DRV_SEL_VAL_Msk
DECL|SDHC_CORE_PRESET_SDR104_R_DRV_SEL_VAL_Pos|macro|SDHC_CORE_PRESET_SDR104_R_DRV_SEL_VAL_Pos
DECL|SDHC_CORE_PRESET_SDR104_R_FREQ_SEL_VAL_Msk|macro|SDHC_CORE_PRESET_SDR104_R_FREQ_SEL_VAL_Msk
DECL|SDHC_CORE_PRESET_SDR104_R_FREQ_SEL_VAL_Pos|macro|SDHC_CORE_PRESET_SDR104_R_FREQ_SEL_VAL_Pos
DECL|SDHC_CORE_PRESET_SDR12_R_CLK_GEN_SEL_VAL_Msk|macro|SDHC_CORE_PRESET_SDR12_R_CLK_GEN_SEL_VAL_Msk
DECL|SDHC_CORE_PRESET_SDR12_R_CLK_GEN_SEL_VAL_Pos|macro|SDHC_CORE_PRESET_SDR12_R_CLK_GEN_SEL_VAL_Pos
DECL|SDHC_CORE_PRESET_SDR12_R_DRV_SEL_VAL_Msk|macro|SDHC_CORE_PRESET_SDR12_R_DRV_SEL_VAL_Msk
DECL|SDHC_CORE_PRESET_SDR12_R_DRV_SEL_VAL_Pos|macro|SDHC_CORE_PRESET_SDR12_R_DRV_SEL_VAL_Pos
DECL|SDHC_CORE_PRESET_SDR12_R_FREQ_SEL_VAL_Msk|macro|SDHC_CORE_PRESET_SDR12_R_FREQ_SEL_VAL_Msk
DECL|SDHC_CORE_PRESET_SDR12_R_FREQ_SEL_VAL_Pos|macro|SDHC_CORE_PRESET_SDR12_R_FREQ_SEL_VAL_Pos
DECL|SDHC_CORE_PRESET_SDR25_R_CLK_GEN_SEL_VAL_Msk|macro|SDHC_CORE_PRESET_SDR25_R_CLK_GEN_SEL_VAL_Msk
DECL|SDHC_CORE_PRESET_SDR25_R_CLK_GEN_SEL_VAL_Pos|macro|SDHC_CORE_PRESET_SDR25_R_CLK_GEN_SEL_VAL_Pos
DECL|SDHC_CORE_PRESET_SDR25_R_DRV_SEL_VAL_Msk|macro|SDHC_CORE_PRESET_SDR25_R_DRV_SEL_VAL_Msk
DECL|SDHC_CORE_PRESET_SDR25_R_DRV_SEL_VAL_Pos|macro|SDHC_CORE_PRESET_SDR25_R_DRV_SEL_VAL_Pos
DECL|SDHC_CORE_PRESET_SDR25_R_FREQ_SEL_VAL_Msk|macro|SDHC_CORE_PRESET_SDR25_R_FREQ_SEL_VAL_Msk
DECL|SDHC_CORE_PRESET_SDR25_R_FREQ_SEL_VAL_Pos|macro|SDHC_CORE_PRESET_SDR25_R_FREQ_SEL_VAL_Pos
DECL|SDHC_CORE_PRESET_SDR50_R_CLK_GEN_SEL_VAL_Msk|macro|SDHC_CORE_PRESET_SDR50_R_CLK_GEN_SEL_VAL_Msk
DECL|SDHC_CORE_PRESET_SDR50_R_CLK_GEN_SEL_VAL_Pos|macro|SDHC_CORE_PRESET_SDR50_R_CLK_GEN_SEL_VAL_Pos
DECL|SDHC_CORE_PRESET_SDR50_R_DRV_SEL_VAL_Msk|macro|SDHC_CORE_PRESET_SDR50_R_DRV_SEL_VAL_Msk
DECL|SDHC_CORE_PRESET_SDR50_R_DRV_SEL_VAL_Pos|macro|SDHC_CORE_PRESET_SDR50_R_DRV_SEL_VAL_Pos
DECL|SDHC_CORE_PRESET_SDR50_R_FREQ_SEL_VAL_Msk|macro|SDHC_CORE_PRESET_SDR50_R_FREQ_SEL_VAL_Msk
DECL|SDHC_CORE_PRESET_SDR50_R_FREQ_SEL_VAL_Pos|macro|SDHC_CORE_PRESET_SDR50_R_FREQ_SEL_VAL_Pos
DECL|SDHC_CORE_PRESET_UHS2_R_CLK_GEN_SEL_VAL_Msk|macro|SDHC_CORE_PRESET_UHS2_R_CLK_GEN_SEL_VAL_Msk
DECL|SDHC_CORE_PRESET_UHS2_R_CLK_GEN_SEL_VAL_Pos|macro|SDHC_CORE_PRESET_UHS2_R_CLK_GEN_SEL_VAL_Pos
DECL|SDHC_CORE_PRESET_UHS2_R_DRV_SEL_VAL_Msk|macro|SDHC_CORE_PRESET_UHS2_R_DRV_SEL_VAL_Msk
DECL|SDHC_CORE_PRESET_UHS2_R_DRV_SEL_VAL_Pos|macro|SDHC_CORE_PRESET_UHS2_R_DRV_SEL_VAL_Pos
DECL|SDHC_CORE_PRESET_UHS2_R_FREQ_SEL_VAL_Msk|macro|SDHC_CORE_PRESET_UHS2_R_FREQ_SEL_VAL_Msk
DECL|SDHC_CORE_PRESET_UHS2_R_FREQ_SEL_VAL_Pos|macro|SDHC_CORE_PRESET_UHS2_R_FREQ_SEL_VAL_Pos
DECL|SDHC_CORE_PSTATE_REG_BUF_RD_ENABLE_Msk|macro|SDHC_CORE_PSTATE_REG_BUF_RD_ENABLE_Msk
DECL|SDHC_CORE_PSTATE_REG_BUF_RD_ENABLE_Pos|macro|SDHC_CORE_PSTATE_REG_BUF_RD_ENABLE_Pos
DECL|SDHC_CORE_PSTATE_REG_BUF_WR_ENABLE_Msk|macro|SDHC_CORE_PSTATE_REG_BUF_WR_ENABLE_Msk
DECL|SDHC_CORE_PSTATE_REG_BUF_WR_ENABLE_Pos|macro|SDHC_CORE_PSTATE_REG_BUF_WR_ENABLE_Pos
DECL|SDHC_CORE_PSTATE_REG_CARD_DETECT_PIN_LEVEL_Msk|macro|SDHC_CORE_PSTATE_REG_CARD_DETECT_PIN_LEVEL_Msk
DECL|SDHC_CORE_PSTATE_REG_CARD_DETECT_PIN_LEVEL_Pos|macro|SDHC_CORE_PSTATE_REG_CARD_DETECT_PIN_LEVEL_Pos
DECL|SDHC_CORE_PSTATE_REG_CARD_INSERTED_Msk|macro|SDHC_CORE_PSTATE_REG_CARD_INSERTED_Msk
DECL|SDHC_CORE_PSTATE_REG_CARD_INSERTED_Pos|macro|SDHC_CORE_PSTATE_REG_CARD_INSERTED_Pos
DECL|SDHC_CORE_PSTATE_REG_CARD_STABLE_Msk|macro|SDHC_CORE_PSTATE_REG_CARD_STABLE_Msk
DECL|SDHC_CORE_PSTATE_REG_CARD_STABLE_Pos|macro|SDHC_CORE_PSTATE_REG_CARD_STABLE_Pos
DECL|SDHC_CORE_PSTATE_REG_CMD_INHIBIT_DAT_Msk|macro|SDHC_CORE_PSTATE_REG_CMD_INHIBIT_DAT_Msk
DECL|SDHC_CORE_PSTATE_REG_CMD_INHIBIT_DAT_Pos|macro|SDHC_CORE_PSTATE_REG_CMD_INHIBIT_DAT_Pos
DECL|SDHC_CORE_PSTATE_REG_CMD_INHIBIT_Msk|macro|SDHC_CORE_PSTATE_REG_CMD_INHIBIT_Msk
DECL|SDHC_CORE_PSTATE_REG_CMD_INHIBIT_Pos|macro|SDHC_CORE_PSTATE_REG_CMD_INHIBIT_Pos
DECL|SDHC_CORE_PSTATE_REG_CMD_ISSU_ERR_Msk|macro|SDHC_CORE_PSTATE_REG_CMD_ISSU_ERR_Msk
DECL|SDHC_CORE_PSTATE_REG_CMD_ISSU_ERR_Pos|macro|SDHC_CORE_PSTATE_REG_CMD_ISSU_ERR_Pos
DECL|SDHC_CORE_PSTATE_REG_CMD_LINE_LVL_Msk|macro|SDHC_CORE_PSTATE_REG_CMD_LINE_LVL_Msk
DECL|SDHC_CORE_PSTATE_REG_CMD_LINE_LVL_Pos|macro|SDHC_CORE_PSTATE_REG_CMD_LINE_LVL_Pos
DECL|SDHC_CORE_PSTATE_REG_DAT_3_0_Msk|macro|SDHC_CORE_PSTATE_REG_DAT_3_0_Msk
DECL|SDHC_CORE_PSTATE_REG_DAT_3_0_Pos|macro|SDHC_CORE_PSTATE_REG_DAT_3_0_Pos
DECL|SDHC_CORE_PSTATE_REG_DAT_7_4_Msk|macro|SDHC_CORE_PSTATE_REG_DAT_7_4_Msk
DECL|SDHC_CORE_PSTATE_REG_DAT_7_4_Pos|macro|SDHC_CORE_PSTATE_REG_DAT_7_4_Pos
DECL|SDHC_CORE_PSTATE_REG_DAT_LINE_ACTIVE_Msk|macro|SDHC_CORE_PSTATE_REG_DAT_LINE_ACTIVE_Msk
DECL|SDHC_CORE_PSTATE_REG_DAT_LINE_ACTIVE_Pos|macro|SDHC_CORE_PSTATE_REG_DAT_LINE_ACTIVE_Pos
DECL|SDHC_CORE_PSTATE_REG_HOST_REG_VOL_Msk|macro|SDHC_CORE_PSTATE_REG_HOST_REG_VOL_Msk
DECL|SDHC_CORE_PSTATE_REG_HOST_REG_VOL_Pos|macro|SDHC_CORE_PSTATE_REG_HOST_REG_VOL_Pos
DECL|SDHC_CORE_PSTATE_REG_IN_DORMANT_ST_Msk|macro|SDHC_CORE_PSTATE_REG_IN_DORMANT_ST_Msk
DECL|SDHC_CORE_PSTATE_REG_IN_DORMANT_ST_Pos|macro|SDHC_CORE_PSTATE_REG_IN_DORMANT_ST_Pos
DECL|SDHC_CORE_PSTATE_REG_LANE_SYNC_Msk|macro|SDHC_CORE_PSTATE_REG_LANE_SYNC_Msk
DECL|SDHC_CORE_PSTATE_REG_LANE_SYNC_Pos|macro|SDHC_CORE_PSTATE_REG_LANE_SYNC_Pos
DECL|SDHC_CORE_PSTATE_REG_RD_XFER_ACTIVE_Msk|macro|SDHC_CORE_PSTATE_REG_RD_XFER_ACTIVE_Msk
DECL|SDHC_CORE_PSTATE_REG_RD_XFER_ACTIVE_Pos|macro|SDHC_CORE_PSTATE_REG_RD_XFER_ACTIVE_Pos
DECL|SDHC_CORE_PSTATE_REG_RE_TUNE_REQ_Msk|macro|SDHC_CORE_PSTATE_REG_RE_TUNE_REQ_Msk
DECL|SDHC_CORE_PSTATE_REG_RE_TUNE_REQ_Pos|macro|SDHC_CORE_PSTATE_REG_RE_TUNE_REQ_Pos
DECL|SDHC_CORE_PSTATE_REG_SUB_CMD_STAT_Msk|macro|SDHC_CORE_PSTATE_REG_SUB_CMD_STAT_Msk
DECL|SDHC_CORE_PSTATE_REG_SUB_CMD_STAT_Pos|macro|SDHC_CORE_PSTATE_REG_SUB_CMD_STAT_Pos
DECL|SDHC_CORE_PSTATE_REG_UHS2_IF_DETECT_Msk|macro|SDHC_CORE_PSTATE_REG_UHS2_IF_DETECT_Msk
DECL|SDHC_CORE_PSTATE_REG_UHS2_IF_DETECT_Pos|macro|SDHC_CORE_PSTATE_REG_UHS2_IF_DETECT_Pos
DECL|SDHC_CORE_PSTATE_REG_WR_PROTECT_SW_LVL_Msk|macro|SDHC_CORE_PSTATE_REG_WR_PROTECT_SW_LVL_Msk
DECL|SDHC_CORE_PSTATE_REG_WR_PROTECT_SW_LVL_Pos|macro|SDHC_CORE_PSTATE_REG_WR_PROTECT_SW_LVL_Pos
DECL|SDHC_CORE_PSTATE_REG_WR_XFER_ACTIVE_Msk|macro|SDHC_CORE_PSTATE_REG_WR_XFER_ACTIVE_Msk
DECL|SDHC_CORE_PSTATE_REG_WR_XFER_ACTIVE_Pos|macro|SDHC_CORE_PSTATE_REG_WR_XFER_ACTIVE_Pos
DECL|SDHC_CORE_PWR_CTRL_R_SD_BUS_PWR_VDD1_Msk|macro|SDHC_CORE_PWR_CTRL_R_SD_BUS_PWR_VDD1_Msk
DECL|SDHC_CORE_PWR_CTRL_R_SD_BUS_PWR_VDD1_Pos|macro|SDHC_CORE_PWR_CTRL_R_SD_BUS_PWR_VDD1_Pos
DECL|SDHC_CORE_PWR_CTRL_R_SD_BUS_PWR_VDD2_Msk|macro|SDHC_CORE_PWR_CTRL_R_SD_BUS_PWR_VDD2_Msk
DECL|SDHC_CORE_PWR_CTRL_R_SD_BUS_PWR_VDD2_Pos|macro|SDHC_CORE_PWR_CTRL_R_SD_BUS_PWR_VDD2_Pos
DECL|SDHC_CORE_PWR_CTRL_R_SD_BUS_VOL_VDD1_Msk|macro|SDHC_CORE_PWR_CTRL_R_SD_BUS_VOL_VDD1_Msk
DECL|SDHC_CORE_PWR_CTRL_R_SD_BUS_VOL_VDD1_Pos|macro|SDHC_CORE_PWR_CTRL_R_SD_BUS_VOL_VDD1_Pos
DECL|SDHC_CORE_PWR_CTRL_R_SD_BUS_VOL_VDD2_Msk|macro|SDHC_CORE_PWR_CTRL_R_SD_BUS_VOL_VDD2_Msk
DECL|SDHC_CORE_PWR_CTRL_R_SD_BUS_VOL_VDD2_Pos|macro|SDHC_CORE_PWR_CTRL_R_SD_BUS_VOL_VDD2_Pos
DECL|SDHC_CORE_P_EMBEDDED_CNTRL_REG_OFFSET_ADDR_Msk|macro|SDHC_CORE_P_EMBEDDED_CNTRL_REG_OFFSET_ADDR_Msk
DECL|SDHC_CORE_P_EMBEDDED_CNTRL_REG_OFFSET_ADDR_Pos|macro|SDHC_CORE_P_EMBEDDED_CNTRL_REG_OFFSET_ADDR_Pos
DECL|SDHC_CORE_P_VENDOR2_SPECIFIC_AREA_V2SA_REG_OFFSET_ADDR_Msk|macro|SDHC_CORE_P_VENDOR2_SPECIFIC_AREA_V2SA_REG_OFFSET_ADDR_Msk
DECL|SDHC_CORE_P_VENDOR2_SPECIFIC_AREA_V2SA_REG_OFFSET_ADDR_Pos|macro|SDHC_CORE_P_VENDOR2_SPECIFIC_AREA_V2SA_REG_OFFSET_ADDR_Pos
DECL|SDHC_CORE_P_VENDOR_SPECIFIC_AREA_REG_OFFSET_ADDR_Msk|macro|SDHC_CORE_P_VENDOR_SPECIFIC_AREA_REG_OFFSET_ADDR_Msk
DECL|SDHC_CORE_P_VENDOR_SPECIFIC_AREA_REG_OFFSET_ADDR_Pos|macro|SDHC_CORE_P_VENDOR_SPECIFIC_AREA_REG_OFFSET_ADDR_Pos
DECL|SDHC_CORE_RESP01_R_RESP01_Msk|macro|SDHC_CORE_RESP01_R_RESP01_Msk
DECL|SDHC_CORE_RESP01_R_RESP01_Pos|macro|SDHC_CORE_RESP01_R_RESP01_Pos
DECL|SDHC_CORE_RESP23_R_RESP23_Msk|macro|SDHC_CORE_RESP23_R_RESP23_Msk
DECL|SDHC_CORE_RESP23_R_RESP23_Pos|macro|SDHC_CORE_RESP23_R_RESP23_Pos
DECL|SDHC_CORE_RESP45_R_RESP45_Msk|macro|SDHC_CORE_RESP45_R_RESP45_Msk
DECL|SDHC_CORE_RESP45_R_RESP45_Pos|macro|SDHC_CORE_RESP45_R_RESP45_Pos
DECL|SDHC_CORE_RESP67_R_RESP67_Msk|macro|SDHC_CORE_RESP67_R_RESP67_Msk
DECL|SDHC_CORE_RESP67_R_RESP67_Pos|macro|SDHC_CORE_RESP67_R_RESP67_Pos
DECL|SDHC_CORE_SDMASA_R_BLOCKCNT_SDMASA_Msk|macro|SDHC_CORE_SDMASA_R_BLOCKCNT_SDMASA_Msk
DECL|SDHC_CORE_SDMASA_R_BLOCKCNT_SDMASA_Pos|macro|SDHC_CORE_SDMASA_R_BLOCKCNT_SDMASA_Pos
DECL|SDHC_CORE_SECTION_SIZE|macro|SDHC_CORE_SECTION_SIZE
DECL|SDHC_CORE_SLOT_INTR_STATUS_R_INTR_SLOT_Msk|macro|SDHC_CORE_SLOT_INTR_STATUS_R_INTR_SLOT_Msk
DECL|SDHC_CORE_SLOT_INTR_STATUS_R_INTR_SLOT_Pos|macro|SDHC_CORE_SLOT_INTR_STATUS_R_INTR_SLOT_Pos
DECL|SDHC_CORE_SW_RST_R_SW_RST_ALL_Msk|macro|SDHC_CORE_SW_RST_R_SW_RST_ALL_Msk
DECL|SDHC_CORE_SW_RST_R_SW_RST_ALL_Pos|macro|SDHC_CORE_SW_RST_R_SW_RST_ALL_Pos
DECL|SDHC_CORE_SW_RST_R_SW_RST_CMD_Msk|macro|SDHC_CORE_SW_RST_R_SW_RST_CMD_Msk
DECL|SDHC_CORE_SW_RST_R_SW_RST_CMD_Pos|macro|SDHC_CORE_SW_RST_R_SW_RST_CMD_Pos
DECL|SDHC_CORE_SW_RST_R_SW_RST_DAT_Msk|macro|SDHC_CORE_SW_RST_R_SW_RST_DAT_Msk
DECL|SDHC_CORE_SW_RST_R_SW_RST_DAT_Pos|macro|SDHC_CORE_SW_RST_R_SW_RST_DAT_Pos
DECL|SDHC_CORE_TOUT_CTRL_R_TOUT_CNT_Msk|macro|SDHC_CORE_TOUT_CTRL_R_TOUT_CNT_Msk
DECL|SDHC_CORE_TOUT_CTRL_R_TOUT_CNT_Pos|macro|SDHC_CORE_TOUT_CTRL_R_TOUT_CNT_Pos
DECL|SDHC_CORE_V1_Type|typedef|} SDHC_CORE_V1_Type; /*!< Size = 4096 (0x1000) */
DECL|SDHC_CORE_WUP_CTRL_R_WUP_CARD_INSERT_Msk|macro|SDHC_CORE_WUP_CTRL_R_WUP_CARD_INSERT_Msk
DECL|SDHC_CORE_WUP_CTRL_R_WUP_CARD_INSERT_Pos|macro|SDHC_CORE_WUP_CTRL_R_WUP_CARD_INSERT_Pos
DECL|SDHC_CORE_WUP_CTRL_R_WUP_CARD_INT_Msk|macro|SDHC_CORE_WUP_CTRL_R_WUP_CARD_INT_Msk
DECL|SDHC_CORE_WUP_CTRL_R_WUP_CARD_INT_Pos|macro|SDHC_CORE_WUP_CTRL_R_WUP_CARD_INT_Pos
DECL|SDHC_CORE_WUP_CTRL_R_WUP_CARD_REMOVAL_Msk|macro|SDHC_CORE_WUP_CTRL_R_WUP_CARD_REMOVAL_Msk
DECL|SDHC_CORE_WUP_CTRL_R_WUP_CARD_REMOVAL_Pos|macro|SDHC_CORE_WUP_CTRL_R_WUP_CARD_REMOVAL_Pos
DECL|SDHC_CORE_XFER_MODE_R_AUTO_CMD_ENABLE_Msk|macro|SDHC_CORE_XFER_MODE_R_AUTO_CMD_ENABLE_Msk
DECL|SDHC_CORE_XFER_MODE_R_AUTO_CMD_ENABLE_Pos|macro|SDHC_CORE_XFER_MODE_R_AUTO_CMD_ENABLE_Pos
DECL|SDHC_CORE_XFER_MODE_R_BLOCK_COUNT_ENABLE_Msk|macro|SDHC_CORE_XFER_MODE_R_BLOCK_COUNT_ENABLE_Msk
DECL|SDHC_CORE_XFER_MODE_R_BLOCK_COUNT_ENABLE_Pos|macro|SDHC_CORE_XFER_MODE_R_BLOCK_COUNT_ENABLE_Pos
DECL|SDHC_CORE_XFER_MODE_R_DATA_XFER_DIR_Msk|macro|SDHC_CORE_XFER_MODE_R_DATA_XFER_DIR_Msk
DECL|SDHC_CORE_XFER_MODE_R_DATA_XFER_DIR_Pos|macro|SDHC_CORE_XFER_MODE_R_DATA_XFER_DIR_Pos
DECL|SDHC_CORE_XFER_MODE_R_DMA_ENABLE_Msk|macro|SDHC_CORE_XFER_MODE_R_DMA_ENABLE_Msk
DECL|SDHC_CORE_XFER_MODE_R_DMA_ENABLE_Pos|macro|SDHC_CORE_XFER_MODE_R_DMA_ENABLE_Pos
DECL|SDHC_CORE_XFER_MODE_R_MULTI_BLK_SEL_Msk|macro|SDHC_CORE_XFER_MODE_R_MULTI_BLK_SEL_Msk
DECL|SDHC_CORE_XFER_MODE_R_MULTI_BLK_SEL_Pos|macro|SDHC_CORE_XFER_MODE_R_MULTI_BLK_SEL_Pos
DECL|SDHC_CORE_XFER_MODE_R_RESP_ERR_CHK_ENABLE_Msk|macro|SDHC_CORE_XFER_MODE_R_RESP_ERR_CHK_ENABLE_Msk
DECL|SDHC_CORE_XFER_MODE_R_RESP_ERR_CHK_ENABLE_Pos|macro|SDHC_CORE_XFER_MODE_R_RESP_ERR_CHK_ENABLE_Pos
DECL|SDHC_CORE_XFER_MODE_R_RESP_INT_DISABLE_Msk|macro|SDHC_CORE_XFER_MODE_R_RESP_INT_DISABLE_Msk
DECL|SDHC_CORE_XFER_MODE_R_RESP_INT_DISABLE_Pos|macro|SDHC_CORE_XFER_MODE_R_RESP_INT_DISABLE_Pos
DECL|SDHC_CORE_XFER_MODE_R_RESP_TYPE_Msk|macro|SDHC_CORE_XFER_MODE_R_RESP_TYPE_Msk
DECL|SDHC_CORE_XFER_MODE_R_RESP_TYPE_Pos|macro|SDHC_CORE_XFER_MODE_R_RESP_TYPE_Pos
DECL|SDHC_SECTION_SIZE|macro|SDHC_SECTION_SIZE
DECL|SDHC_V1_Type|typedef|} SDHC_V1_Type; /*!< Size = 8192 (0x2000) */
DECL|SDHC_WRAP_CTL_ENABLE_Msk|macro|SDHC_WRAP_CTL_ENABLE_Msk
DECL|SDHC_WRAP_CTL_ENABLE_Pos|macro|SDHC_WRAP_CTL_ENABLE_Pos
DECL|SDHC_WRAP_SECTION_SIZE|macro|SDHC_WRAP_SECTION_SIZE
DECL|SDHC_WRAP_V1_Type|typedef|} SDHC_WRAP_V1_Type; /*!< Size = 32 (0x20) */
DECL|SDMASA_R|member|__IOM uint32_t SDMASA_R; /*!< 0x00000000 SDMA System Address register */
DECL|SLOT_INTR_STATUS_R|member|__IM uint16_t SLOT_INTR_STATUS_R; /*!< 0x000000FC Slot Interrupt Status Register */
DECL|SW_RST_R|member|__IOM uint8_t SW_RST_R; /*!< 0x0000002F Software Reset Register */
DECL|TOUT_CTRL_R|member|__IOM uint8_t TOUT_CTRL_R; /*!< 0x0000002E Timeout Control Register */
DECL|WRAP|member|SDHC_WRAP_V1_Type WRAP; /*!< 0x00000000 MMIO at SDHC wrapper level */
DECL|WUP_CTRL_R|member|__IOM uint8_t WUP_CTRL_R; /*!< 0x0000002B Wakeup Control Register */
DECL|XFER_MODE_R|member|__IOM uint16_t XFER_MODE_R; /*!< 0x0000000C Transfer Mode register */
DECL|_CYIP_SDHC_H_|macro|_CYIP_SDHC_H_
