/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [2:0] _02_;
  wire [28:0] _03_;
  reg [8:0] _04_;
  wire celloutsig_0_0z;
  wire [7:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [7:0] celloutsig_0_13z;
  wire [15:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [8:0] celloutsig_0_17z;
  wire [13:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [21:0] celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire [2:0] celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_2z;
  wire celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire [3:0] celloutsig_0_33z;
  wire [2:0] celloutsig_0_34z;
  wire celloutsig_0_39z;
  wire [9:0] celloutsig_0_3z;
  wire [3:0] celloutsig_0_40z;
  wire celloutsig_0_41z;
  wire celloutsig_0_42z;
  wire [3:0] celloutsig_0_4z;
  wire [13:0] celloutsig_0_51z;
  wire [3:0] celloutsig_0_55z;
  wire [4:0] celloutsig_0_58z;
  wire celloutsig_0_5z;
  wire celloutsig_0_62z;
  wire celloutsig_0_69z;
  wire celloutsig_0_6z;
  wire [8:0] celloutsig_0_70z;
  wire celloutsig_0_78z;
  wire [8:0] celloutsig_0_79z;
  wire celloutsig_0_7z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [21:0] celloutsig_1_1z;
  wire [2:0] celloutsig_1_2z;
  wire [19:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [5:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [4:0] celloutsig_1_7z;
  wire [12:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = in_data[61] ? in_data[50] : in_data[6];
  assign celloutsig_0_41z = celloutsig_0_11z ? celloutsig_0_26z : celloutsig_0_34z[2];
  assign celloutsig_1_4z = celloutsig_1_2z[0] ? in_data[146] : celloutsig_1_0z;
  assign celloutsig_1_18z = celloutsig_1_6z ? celloutsig_1_7z[2] : celloutsig_1_9z;
  assign celloutsig_0_23z = celloutsig_0_18z[11] ? celloutsig_0_10z[3] : celloutsig_0_2z;
  assign celloutsig_0_62z = !(celloutsig_0_42z ? celloutsig_0_58z[2] : celloutsig_0_39z);
  assign celloutsig_0_25z = !(celloutsig_0_23z ? celloutsig_0_22z[2] : celloutsig_0_3z[0]);
  assign celloutsig_0_15z = ~celloutsig_0_5z;
  assign celloutsig_0_21z = ~celloutsig_0_18z[11];
  assign celloutsig_0_12z = ~((celloutsig_0_11z | _01_) & (celloutsig_0_11z | celloutsig_0_3z[0]));
  assign celloutsig_1_0z = in_data[175] | ~(in_data[186]);
  assign celloutsig_1_8z = in_data[111:99] + celloutsig_1_3z[12:0];
  assign celloutsig_0_18z = celloutsig_0_14z[13:0] + { celloutsig_0_3z[4:0], celloutsig_0_17z };
  reg [2:0] _18_;
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_18z)
    if (celloutsig_1_18z) _18_ <= 3'h0;
    else _18_ <= { celloutsig_0_3z[3:2], celloutsig_0_24z };
  assign { _00_, _02_[1:0] } = _18_;
  reg [28:0] _19_;
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_18z)
    if (celloutsig_1_18z) _19_ <= 29'h00000000;
    else _19_ <= in_data[49:21];
  assign { _03_[28:19], _01_, _03_[17:0] } = _19_;
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_18z)
    if (!celloutsig_1_18z) _04_ <= 9'h000;
    else _04_ <= { in_data[92:86], celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_51z = { celloutsig_0_14z[1:0], celloutsig_0_15z, celloutsig_0_10z, _00_, _02_[1:0] } / { 1'h1, _04_[6:3], celloutsig_0_9z, celloutsig_0_10z };
  assign celloutsig_0_58z = { celloutsig_0_55z[3], celloutsig_0_33z } / { 1'h1, celloutsig_0_40z[2:0], celloutsig_0_26z };
  assign celloutsig_0_10z = _03_[27:20] / { 1'h1, _04_[3], celloutsig_0_9z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_6z, celloutsig_0_6z };
  assign celloutsig_0_55z = in_data[70:67] / { 1'h1, _03_[6:5], celloutsig_0_23z };
  assign celloutsig_1_2z = { celloutsig_1_1z[2:1], celloutsig_1_0z } / { 1'h1, in_data[132:131] };
  assign celloutsig_0_13z = { celloutsig_0_3z[7:3], celloutsig_0_12z, celloutsig_0_7z, celloutsig_0_12z } / { 1'h1, _03_[26:21], in_data[0] };
  assign celloutsig_0_20z = { celloutsig_0_3z[9:1], celloutsig_0_6z, celloutsig_0_11z, celloutsig_0_3z, celloutsig_0_0z } / { 1'h1, celloutsig_0_3z[4:3], celloutsig_0_9z, celloutsig_0_13z, celloutsig_0_19z, celloutsig_0_9z, celloutsig_0_13z };
  assign celloutsig_0_42z = { celloutsig_0_21z, celloutsig_0_17z } <= { celloutsig_0_17z[7:2], celloutsig_0_33z };
  assign celloutsig_0_6z = { celloutsig_0_3z[6], celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_2z } <= { _04_[5:0], celloutsig_0_4z };
  assign celloutsig_0_78z = { _00_, _02_[1:0], celloutsig_0_32z, celloutsig_0_21z, celloutsig_0_70z } <= { celloutsig_0_20z[14:2], celloutsig_0_69z };
  assign celloutsig_0_16z = _03_[6:3] <= celloutsig_0_4z;
  assign celloutsig_0_7z = { in_data[77:72], celloutsig_0_4z, celloutsig_0_3z } && { celloutsig_0_3z[9:4], celloutsig_0_3z, celloutsig_0_4z };
  assign celloutsig_0_32z = { celloutsig_0_7z, celloutsig_0_0z, _04_, celloutsig_0_31z, celloutsig_0_25z, celloutsig_0_25z, celloutsig_0_28z, celloutsig_0_11z, celloutsig_0_25z, celloutsig_0_7z, celloutsig_0_15z } || { _03_[22:19], _01_, _03_[17:5], celloutsig_0_31z };
  assign celloutsig_0_69z = celloutsig_0_58z[2:0] || { celloutsig_0_62z, celloutsig_0_62z, celloutsig_0_27z };
  assign celloutsig_1_6z = celloutsig_1_1z[19:15] || { in_data[101:98], celloutsig_1_0z };
  assign celloutsig_1_9z = { celloutsig_1_8z[3], celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_4z } || { in_data[102:100], celloutsig_1_8z, celloutsig_1_3z };
  assign celloutsig_0_28z = celloutsig_0_14z[14:6] || { celloutsig_0_13z, celloutsig_0_27z };
  assign celloutsig_0_39z = { celloutsig_0_17z[8:2], celloutsig_0_5z, celloutsig_0_19z } < { celloutsig_0_13z[6:0], celloutsig_0_15z, celloutsig_0_9z };
  assign celloutsig_0_34z = celloutsig_0_4z[3:1] * _03_[6:4];
  assign celloutsig_0_70z = { celloutsig_0_55z[3:1], celloutsig_0_2z, celloutsig_0_41z, celloutsig_0_18z[11], celloutsig_0_12z, celloutsig_0_11z, celloutsig_0_69z } * in_data[46:38];
  assign celloutsig_1_1z = { in_data[183:163], celloutsig_1_0z } * in_data[189:168];
  assign celloutsig_1_5z = celloutsig_1_1z[12:7] * { celloutsig_1_2z, celloutsig_1_2z };
  assign celloutsig_0_14z = { in_data[6:3], celloutsig_0_13z, celloutsig_0_4z } * { _03_[16:2], celloutsig_0_0z };
  assign celloutsig_0_17z = celloutsig_0_14z[14:6] * celloutsig_0_3z[9:1];
  assign celloutsig_0_22z = celloutsig_0_4z[3:1] * { celloutsig_0_16z, celloutsig_0_9z, celloutsig_0_15z };
  assign celloutsig_1_19z = celloutsig_1_8z[6:1] != { in_data[190:186], celloutsig_1_18z };
  assign celloutsig_0_27z = { _03_[24:19], _01_, _03_[17:6], celloutsig_0_19z, celloutsig_0_16z, celloutsig_0_6z, celloutsig_0_19z } != { celloutsig_0_10z[7:3], celloutsig_0_3z, celloutsig_0_23z, celloutsig_0_11z, celloutsig_0_23z, celloutsig_0_0z, celloutsig_0_16z, celloutsig_0_2z, celloutsig_0_19z, celloutsig_0_12z };
  assign celloutsig_0_3z = - { _04_[6:0], celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_0z };
  assign celloutsig_0_40z = celloutsig_0_18z[7:4] | celloutsig_0_10z[5:2];
  assign celloutsig_1_3z = in_data[180:161] | { celloutsig_1_1z[18:0], celloutsig_1_0z };
  assign celloutsig_0_2z = celloutsig_0_0z & _04_[5];
  assign celloutsig_0_31z = celloutsig_0_11z & celloutsig_0_21z;
  assign celloutsig_0_11z = celloutsig_0_6z & celloutsig_0_3z[0];
  assign celloutsig_0_19z = | { celloutsig_0_18z[11:0], celloutsig_0_6z };
  assign celloutsig_0_79z = { celloutsig_0_10z, celloutsig_0_16z } << celloutsig_0_51z[13:5];
  assign celloutsig_0_33z = { celloutsig_0_23z, celloutsig_0_0z, celloutsig_0_19z, celloutsig_0_21z } - _03_[13:10];
  assign celloutsig_0_4z = { in_data[3:1], celloutsig_0_2z } - _04_[5:2];
  assign celloutsig_1_7z = celloutsig_1_1z[5:1] ~^ { in_data[124:123], celloutsig_1_2z };
  assign celloutsig_0_24z = ~((celloutsig_0_6z & celloutsig_0_3z[8]) | celloutsig_0_13z[2]);
  assign celloutsig_0_5z = ~((in_data[34] & _04_[3]) | (celloutsig_0_2z & in_data[10]));
  assign celloutsig_0_9z = ~((celloutsig_0_2z & celloutsig_0_2z) | (_04_[7] & celloutsig_0_3z[5]));
  assign celloutsig_0_26z = ~((celloutsig_0_19z & celloutsig_0_12z) | (celloutsig_0_13z[1] & celloutsig_0_9z));
  assign _02_[2] = _00_;
  assign _03_[18] = _01_;
  assign { out_data[128], out_data[96], out_data[32], out_data[8:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_78z, celloutsig_0_79z };
endmodule
