<?xml version="1.0" encoding="UTF-8" standalone="no" ?><Component xmlns="http://actel.com/sweng/afi"><name>mipi_csi2_rxdecoder</name><vendor>Microsemi</vendor><library>SolutionCore</library><version>2.0.0</version><fileSets><fileSet fileSetId="HDL_FILESET"><file fileid="0"><name>Obfuscated\bus_cdc_synchronizer.v</name><fileType>verilogSource</fileType></file><file fileid="1"><name>Obfuscated\cdc_fifo_logic.v</name><fileType>verilogSource</fileType></file><file fileid="2"><name>Obfuscated\mipi_csi2_rxdecoder.v</name><fileType>verilogSource</fileType></file><file fileid="3"><name>Obfuscated\ram2Port_cam.v</name><fileType>verilogSource</fileType></file></fileSet></fileSets><hwModel><views><view><fileSetRef>HDL_FILESET</fileSetRef><name>HDL</name></view></views></hwModel></Component>