// Seed: 987007205
module module_0 (
    input tri1 id_0,
    input wire id_1,
    input wire id_2
);
  assign id_4 = 1;
endmodule
module module_1 (
    input wor id_0,
    input wand id_1,
    output tri0 id_2,
    input uwire id_3,
    input wor id_4,
    input uwire id_5,
    input wor id_6,
    input supply1 id_7,
    input wand id_8,
    input supply0 id_9,
    input tri1 id_10,
    input wor id_11,
    output supply0 id_12,
    input supply1 id_13,
    input wire id_14,
    output supply1 id_15,
    input supply0 id_16,
    output tri1 id_17,
    output wor id_18,
    input wor id_19,
    input wire id_20,
    input tri id_21,
    output wor id_22,
    input wor id_23,
    output tri1 id_24,
    input tri1 id_25
);
  wand id_27;
  assign id_27 = 1 ? 1'b0 : id_9;
  module_0(
      id_20, id_11, id_25
  );
  wire id_28;
endmodule
