Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Jul 28 03:19:50 2020
| Host         : DESKTOP-DT3LPHO running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 15 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     66.045        0.000                      0                 5393        0.079        0.000                      0                 5393       49.020        0.000                       0                  2229  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)         Period(ns)      Frequency(MHz)
-----       ------------         ----------      --------------
clk_fpga_0  {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0         66.045        0.000                      0                 5393        0.079        0.000                      0                 5393       49.020        0.000                       0                  2229  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       66.045ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.079ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             66.045ns  (required time - arrival time)
  Source:                 design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/dsp_inst1/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/dtw_value_comp_inst/dtw_cell_out_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_fpga_0 rise@100.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        28.473ns  (logic 13.656ns (47.961%)  route 14.817ns (52.039%))
  Logic Levels:           44  (CARRY4=25 LUT1=2 LUT2=7 LUT3=3 LUT5=3 LUT6=4)
  Clock Path Skew:        -4.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.354ns = ( 104.354 - 100.000 ) 
    Source Clock Delay      (SCD):    8.992ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2230, routed)        8.992     8.992    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/dsp_inst1/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/CLK
    DSP48_X1Y18          DSP48E1                                      r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/dsp_inst1/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      0.434     9.426 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/dsp_inst1/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/P[0]
                         net (fo=2, routed)           0.999    10.425    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inner_product_F1[0]
    SLICE_X20Y45         LUT2 (Prop_lut2_I0_O)        0.124    10.549 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/sum1_carry_i_4/O
                         net (fo=1, routed)           0.000    10.549    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/sum1_carry_i_4_n_0
    SLICE_X20Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.062 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/sum1_carry/CO[3]
                         net (fo=1, routed)           0.000    11.062    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/sum1_carry_n_0
    SLICE_X20Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.377 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/sum1_carry__0/O[3]
                         net (fo=2, routed)           1.727    13.104    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/sum1[7]
    SLICE_X35Y57         LUT5 (Prop_lut5_I0_O)        0.307    13.411 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/total_inner_product__2_carry__1_i_2/O
                         net (fo=2, routed)           0.603    14.014    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/total_inner_product__2_carry__1_i_2_n_0
    SLICE_X34Y58         LUT6 (Prop_lut6_I0_O)        0.124    14.138 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/total_inner_product__2_carry__1_i_4/O
                         net (fo=1, routed)           0.000    14.138    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/total_inner_product__2_carry__1_i_4_n_0
    SLICE_X34Y58         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.538    14.676 f  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/total_inner_product__2_carry__1/CO[2]
                         net (fo=8, routed)           0.881    15.556    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[0]
    SLICE_X40Y62         LUT1 (Prop_lut1_I0_O)        0.310    15.866 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[2].carryxor_i_1/O
                         net (fo=1, routed)           0.000    15.866    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[2].carryxor_i_1_n_0
    SLICE_X40Y62         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    16.264 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    16.264    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X40Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.598 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[1]
                         net (fo=14, routed)          0.731    17.330    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_pre_mid.gen_rem/gen_rem_inc/S[0]
    SLICE_X41Y62         LUT2 (Prop_lut2_I0_O)        0.332    17.662 f  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_pre_mid.gen_rem/gen_rem_inc/inst_i_2/O
                         net (fo=2, routed)           0.322    17.984    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[4]
    SLICE_X40Y61         LUT1 (Prop_lut1_I0_O)        0.327    18.311 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carryxor_i_1/O
                         net (fo=1, routed)           0.000    18.311    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carryxor_i_1_n_0
    SLICE_X40Y61         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    18.858 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[2]
                         net (fo=13, routed)          0.608    19.466    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_pre_mid.gen_rem/gen_rem_inc/S[3]
    SLICE_X43Y62         LUT3 (Prop_lut3_I1_O)        0.302    19.768 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_pre_mid.gen_rem/gen_rem_inc/inst_i_5/O
                         net (fo=2, routed)           0.528    20.296    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[6].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[2]
    SLICE_X42Y62         LUT2 (Prop_lut2_I1_O)        0.124    20.420 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[6].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[2].carryxor_i_1/O
                         net (fo=1, routed)           0.000    20.420    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[6].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[2].carryxor_i_1_n_0
    SLICE_X42Y62         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    20.800 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[6].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    20.800    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[6].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X42Y63         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    21.115 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[6].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=16, routed)          0.406    21.521    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_pre_mid.gen_rem/gen_rem_inc/B[0]
    SLICE_X43Y62         LUT5 (Prop_lut5_I3_O)        0.307    21.828 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_pre_mid.gen_rem/gen_rem_inc/inst_i_4__1/O
                         net (fo=5, routed)           0.745    22.573    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[6].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[4]
    SLICE_X46Y65         LUT2 (Prop_lut2_I1_O)        0.124    22.697 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[6].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carryxor_i_1/O
                         net (fo=1, routed)           0.000    22.697    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[6].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carryxor_i_1_n_0
    SLICE_X46Y65         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    23.210 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[6].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    23.210    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[6].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X46Y66         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    23.429 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[6].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carryxor_CARRY4/O[0]
                         net (fo=23, routed)          0.818    24.247    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[6].gen_post_mid.gen_rem/gen_rem_inc/S[6]
    SLICE_X47Y60         LUT3 (Prop_lut3_I1_O)        0.295    24.542 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[6].gen_post_mid.gen_rem/gen_rem_inc/inst_i_7/O
                         net (fo=2, routed)           0.302    24.844    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[2]
    SLICE_X47Y61         LUT2 (Prop_lut2_I1_O)        0.124    24.968 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[2].carryxor_i_1/O
                         net (fo=1, routed)           0.000    24.968    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[2].carryxor_i_1_n_0
    SLICE_X47Y61         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    25.366 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    25.366    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X47Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.480 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    25.480    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X47Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    25.814 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/O[1]
                         net (fo=25, routed)          0.760    26.574    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_post_mid.gen_rem/gen_rem_inc/S[1]
    SLICE_X48Y61         LUT5 (Prop_lut5_I2_O)        0.303    26.877 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_post_mid.gen_rem/gen_rem_inc/inst_i_6__1/O
                         net (fo=2, routed)           0.568    27.445    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[2]
    SLICE_X48Y63         LUT2 (Prop_lut2_I1_O)        0.124    27.569 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carryxor_i_1/O
                         net (fo=1, routed)           0.000    27.569    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carryxor_i_1_n_0
    SLICE_X48Y63         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    28.101 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    28.101    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X48Y64         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    28.340 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/O[2]
                         net (fo=12, routed)          0.665    29.005    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_post_mid.gen_rem/gen_rem_inc/B[0]
    SLICE_X47Y64         LUT3 (Prop_lut3_I1_O)        0.328    29.333 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_post_mid.gen_rem/gen_rem_inc/inst_i_12/O
                         net (fo=1, routed)           0.154    29.487    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_post_mid.gen_rem/gen_rem_inc/inst_i_12_n_0
    SLICE_X47Y64         LUT6 (Prop_lut6_I3_O)        0.326    29.813 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_post_mid.gen_rem/gen_rem_inc/inst_i_1__5/O
                         net (fo=2, routed)           0.633    30.446    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_last.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[8]
    SLICE_X46Y62         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.447    30.893 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_last.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/O[3]
                         net (fo=1, routed)           0.762    31.655    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_last.gen_round.gen_add/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[0]
    SLICE_X38Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.820    32.475 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_last.gen_round.gen_add/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    32.475    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_last.gen_round.gen_add/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X38Y63         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    32.714 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_last.gen_round.gen_add/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[2]
                         net (fo=9, routed)           1.136    33.850    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/dtw_value_comp_inst/m_axis_dout_tdata[4]
    SLICE_X29Y64         LUT2 (Prop_lut2_I0_O)        0.301    34.151 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/dtw_value_comp_inst/dtw_cell_out[7]_i_21/O
                         net (fo=1, routed)           0.000    34.151    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/dtw_cell_out[4]_i_2_0[0]
    SLICE_X29Y64         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    34.683 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/dtw_cell_out_reg[7]_i_8/CO[3]
                         net (fo=1, routed)           0.000    34.683    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/dtw_value_comp_inst/CO[0]
    SLICE_X29Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.797 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/dtw_value_comp_inst/dtw_cell_out_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000    34.797    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/dtw_value_comp_inst/dtw_cell_out_reg[11]_i_5_n_0
    SLICE_X29Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.911 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/dtw_value_comp_inst/dtw_cell_out_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000    34.911    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/dtw_value_comp_inst/dtw_cell_out_reg[15]_i_5_n_0
    SLICE_X29Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.025 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/dtw_value_comp_inst/dtw_cell_out_reg[19]_i_5/CO[3]
                         net (fo=1, routed)           0.000    35.025    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/dtw_value_comp_inst/dtw_cell_out_reg[19]_i_5_n_0
    SLICE_X29Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.139 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/dtw_value_comp_inst/dtw_cell_out_reg[23]_i_5/CO[3]
                         net (fo=1, routed)           0.000    35.139    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/dtw_value_comp_inst/dtw_cell_out_reg[23]_i_5_n_0
    SLICE_X29Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.253 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/dtw_value_comp_inst/dtw_cell_out_reg[27]_i_5/CO[3]
                         net (fo=1, routed)           0.000    35.253    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/dtw_value_comp_inst/dtw_cell_out_reg[27]_i_5_n_0
    SLICE_X29Y70         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    35.566 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/dtw_value_comp_inst/dtw_cell_out_reg[31]_i_5/O[3]
                         net (fo=1, routed)           0.976    36.542    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/dtw_value_comp_inst/data3[31]
    SLICE_X32Y72         LUT6 (Prop_lut6_I4_O)        0.306    36.848 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/dtw_value_comp_inst/dtw_cell_out[31]_i_2/O
                         net (fo=1, routed)           0.493    37.341    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/dtw_value_comp_inst/dtw_cell_out[31]_i_2_n_0
    SLICE_X32Y72         LUT6 (Prop_lut6_I0_O)        0.124    37.465 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/dtw_value_comp_inst/dtw_cell_out[31]_i_1/O
                         net (fo=1, routed)           0.000    37.465    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/dtw_value_comp_inst/dtw_cell_out[31]
    SLICE_X32Y72         FDRE                                         r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/dtw_value_comp_inst/dtw_cell_out_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2230, routed)        4.354   104.354    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/dtw_value_comp_inst/s00_axi_aclk
    SLICE_X32Y72         FDRE                                         r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/dtw_value_comp_inst/dtw_cell_out_reg[31]/C
                         clock pessimism              0.575   104.929    
                         clock uncertainty           -1.500   103.429    
    SLICE_X32Y72         FDRE (Setup_fdre_C_D)        0.081   103.510    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/dtw_value_comp_inst/dtw_cell_out_reg[31]
  -------------------------------------------------------------------
                         required time                        103.510    
                         arrival time                         -37.465    
  -------------------------------------------------------------------
                         slack                                 66.045    

Slack (MET) :             66.650ns  (required time - arrival time)
  Source:                 design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/dsp_inst1/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/dtw_value_comp_inst/dtw_cell_out_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_fpga_0 rise@100.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        27.864ns  (logic 13.660ns (49.024%)  route 14.204ns (50.976%))
  Logic Levels:           43  (CARRY4=24 LUT1=2 LUT2=7 LUT3=3 LUT5=3 LUT6=4)
  Clock Path Skew:        -4.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.354ns = ( 104.354 - 100.000 ) 
    Source Clock Delay      (SCD):    8.992ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2230, routed)        8.992     8.992    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/dsp_inst1/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/CLK
    DSP48_X1Y18          DSP48E1                                      r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/dsp_inst1/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      0.434     9.426 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/dsp_inst1/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/P[0]
                         net (fo=2, routed)           0.999    10.425    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inner_product_F1[0]
    SLICE_X20Y45         LUT2 (Prop_lut2_I0_O)        0.124    10.549 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/sum1_carry_i_4/O
                         net (fo=1, routed)           0.000    10.549    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/sum1_carry_i_4_n_0
    SLICE_X20Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.062 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/sum1_carry/CO[3]
                         net (fo=1, routed)           0.000    11.062    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/sum1_carry_n_0
    SLICE_X20Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.377 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/sum1_carry__0/O[3]
                         net (fo=2, routed)           1.727    13.104    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/sum1[7]
    SLICE_X35Y57         LUT5 (Prop_lut5_I0_O)        0.307    13.411 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/total_inner_product__2_carry__1_i_2/O
                         net (fo=2, routed)           0.603    14.014    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/total_inner_product__2_carry__1_i_2_n_0
    SLICE_X34Y58         LUT6 (Prop_lut6_I0_O)        0.124    14.138 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/total_inner_product__2_carry__1_i_4/O
                         net (fo=1, routed)           0.000    14.138    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/total_inner_product__2_carry__1_i_4_n_0
    SLICE_X34Y58         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.538    14.676 f  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/total_inner_product__2_carry__1/CO[2]
                         net (fo=8, routed)           0.881    15.556    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[0]
    SLICE_X40Y62         LUT1 (Prop_lut1_I0_O)        0.310    15.866 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[2].carryxor_i_1/O
                         net (fo=1, routed)           0.000    15.866    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[2].carryxor_i_1_n_0
    SLICE_X40Y62         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    16.264 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    16.264    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X40Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.598 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[1]
                         net (fo=14, routed)          0.731    17.330    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_pre_mid.gen_rem/gen_rem_inc/S[0]
    SLICE_X41Y62         LUT2 (Prop_lut2_I0_O)        0.332    17.662 f  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_pre_mid.gen_rem/gen_rem_inc/inst_i_2/O
                         net (fo=2, routed)           0.322    17.984    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[4]
    SLICE_X40Y61         LUT1 (Prop_lut1_I0_O)        0.327    18.311 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carryxor_i_1/O
                         net (fo=1, routed)           0.000    18.311    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carryxor_i_1_n_0
    SLICE_X40Y61         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    18.858 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[2]
                         net (fo=13, routed)          0.608    19.466    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_pre_mid.gen_rem/gen_rem_inc/S[3]
    SLICE_X43Y62         LUT3 (Prop_lut3_I1_O)        0.302    19.768 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_pre_mid.gen_rem/gen_rem_inc/inst_i_5/O
                         net (fo=2, routed)           0.528    20.296    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[6].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[2]
    SLICE_X42Y62         LUT2 (Prop_lut2_I1_O)        0.124    20.420 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[6].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[2].carryxor_i_1/O
                         net (fo=1, routed)           0.000    20.420    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[6].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[2].carryxor_i_1_n_0
    SLICE_X42Y62         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    20.800 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[6].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    20.800    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[6].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X42Y63         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    21.115 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[6].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=16, routed)          0.406    21.521    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_pre_mid.gen_rem/gen_rem_inc/B[0]
    SLICE_X43Y62         LUT5 (Prop_lut5_I3_O)        0.307    21.828 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_pre_mid.gen_rem/gen_rem_inc/inst_i_4__1/O
                         net (fo=5, routed)           0.745    22.573    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[6].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[4]
    SLICE_X46Y65         LUT2 (Prop_lut2_I1_O)        0.124    22.697 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[6].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carryxor_i_1/O
                         net (fo=1, routed)           0.000    22.697    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[6].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carryxor_i_1_n_0
    SLICE_X46Y65         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    23.210 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[6].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    23.210    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[6].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X46Y66         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    23.429 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[6].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carryxor_CARRY4/O[0]
                         net (fo=23, routed)          0.818    24.247    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[6].gen_post_mid.gen_rem/gen_rem_inc/S[6]
    SLICE_X47Y60         LUT3 (Prop_lut3_I1_O)        0.295    24.542 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[6].gen_post_mid.gen_rem/gen_rem_inc/inst_i_7/O
                         net (fo=2, routed)           0.302    24.844    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[2]
    SLICE_X47Y61         LUT2 (Prop_lut2_I1_O)        0.124    24.968 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[2].carryxor_i_1/O
                         net (fo=1, routed)           0.000    24.968    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[2].carryxor_i_1_n_0
    SLICE_X47Y61         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    25.366 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    25.366    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X47Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.480 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    25.480    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X47Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    25.814 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/O[1]
                         net (fo=25, routed)          0.760    26.574    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_post_mid.gen_rem/gen_rem_inc/S[1]
    SLICE_X48Y61         LUT5 (Prop_lut5_I2_O)        0.303    26.877 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_post_mid.gen_rem/gen_rem_inc/inst_i_6__1/O
                         net (fo=2, routed)           0.568    27.445    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[2]
    SLICE_X48Y63         LUT2 (Prop_lut2_I1_O)        0.124    27.569 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carryxor_i_1/O
                         net (fo=1, routed)           0.000    27.569    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carryxor_i_1_n_0
    SLICE_X48Y63         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    28.101 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    28.101    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X48Y64         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    28.340 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/O[2]
                         net (fo=12, routed)          0.665    29.005    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_post_mid.gen_rem/gen_rem_inc/B[0]
    SLICE_X47Y64         LUT3 (Prop_lut3_I1_O)        0.328    29.333 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_post_mid.gen_rem/gen_rem_inc/inst_i_12/O
                         net (fo=1, routed)           0.154    29.487    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_post_mid.gen_rem/gen_rem_inc/inst_i_12_n_0
    SLICE_X47Y64         LUT6 (Prop_lut6_I3_O)        0.326    29.813 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_post_mid.gen_rem/gen_rem_inc/inst_i_1__5/O
                         net (fo=2, routed)           0.633    30.446    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_last.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[8]
    SLICE_X46Y62         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.447    30.893 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_last.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/O[3]
                         net (fo=1, routed)           0.762    31.655    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_last.gen_round.gen_add/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[0]
    SLICE_X38Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.820    32.475 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_last.gen_round.gen_add/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    32.475    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_last.gen_round.gen_add/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X38Y63         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    32.790 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_last.gen_round.gen_add/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=9, routed)           0.938    33.728    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/dtw_value_comp_inst/m_axis_dout_tdata[5]
    SLICE_X31Y66         LUT2 (Prop_lut2_I0_O)        0.307    34.035 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/dtw_value_comp_inst/dtw_cell_out[7]_i_16/O
                         net (fo=1, routed)           0.000    34.035    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/dtw_cell_out[4]_i_2_1[1]
    SLICE_X31Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.585 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/dtw_cell_out_reg[7]_i_7/CO[3]
                         net (fo=1, routed)           0.000    34.585    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/dtw_matrix_memory_inst/dtw_cell_out[8]_i_2_0[0]
    SLICE_X31Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.699 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/dtw_matrix_memory_inst/dtw_cell_out_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000    34.699    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/dtw_matrix_memory_inst/dtw_cell_out_reg[11]_i_4_n_0
    SLICE_X31Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.813 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/dtw_matrix_memory_inst/dtw_cell_out_reg[15]_i_4/CO[3]
                         net (fo=1, routed)           0.000    34.813    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/dtw_matrix_memory_inst/dtw_cell_out_reg[15]_i_4_n_0
    SLICE_X31Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.927 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/dtw_matrix_memory_inst/dtw_cell_out_reg[19]_i_4/CO[3]
                         net (fo=1, routed)           0.000    34.927    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/dtw_matrix_memory_inst/dtw_cell_out_reg[19]_i_4_n_0
    SLICE_X31Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.041 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/dtw_matrix_memory_inst/dtw_cell_out_reg[23]_i_4/CO[3]
                         net (fo=1, routed)           0.000    35.041    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/dtw_matrix_memory_inst/dtw_cell_out_reg[23]_i_4_n_0
    SLICE_X31Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    35.375 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/dtw_matrix_memory_inst/dtw_cell_out_reg[27]_i_4/O[1]
                         net (fo=1, routed)           0.889    36.264    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/dtw_value_comp_inst/data4[25]
    SLICE_X32Y72         LUT6 (Prop_lut6_I0_O)        0.303    36.567 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/dtw_value_comp_inst/dtw_cell_out[25]_i_2/O
                         net (fo=1, routed)           0.165    36.732    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/dtw_value_comp_inst/dtw_cell_out[25]_i_2_n_0
    SLICE_X32Y72         LUT6 (Prop_lut6_I0_O)        0.124    36.856 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/dtw_value_comp_inst/dtw_cell_out[25]_i_1/O
                         net (fo=1, routed)           0.000    36.856    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/dtw_value_comp_inst/dtw_cell_out[25]
    SLICE_X32Y72         FDRE                                         r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/dtw_value_comp_inst/dtw_cell_out_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2230, routed)        4.354   104.354    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/dtw_value_comp_inst/s00_axi_aclk
    SLICE_X32Y72         FDRE                                         r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/dtw_value_comp_inst/dtw_cell_out_reg[25]/C
                         clock pessimism              0.575   104.929    
                         clock uncertainty           -1.500   103.429    
    SLICE_X32Y72         FDRE (Setup_fdre_C_D)        0.077   103.506    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/dtw_value_comp_inst/dtw_cell_out_reg[25]
  -------------------------------------------------------------------
                         required time                        103.506    
                         arrival time                         -36.856    
  -------------------------------------------------------------------
                         slack                                 66.650    

Slack (MET) :             66.714ns  (required time - arrival time)
  Source:                 design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/dsp_inst1/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/dtw_value_comp_inst/dtw_cell_out_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_fpga_0 rise@100.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        27.538ns  (logic 13.330ns (48.407%)  route 14.208ns (51.593%))
  Logic Levels:           42  (CARRY4=23 LUT1=2 LUT2=7 LUT3=3 LUT5=3 LUT6=4)
  Clock Path Skew:        -4.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.138ns = ( 104.138 - 100.000 ) 
    Source Clock Delay      (SCD):    8.992ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2230, routed)        8.992     8.992    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/dsp_inst1/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/CLK
    DSP48_X1Y18          DSP48E1                                      r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/dsp_inst1/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      0.434     9.426 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/dsp_inst1/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/P[0]
                         net (fo=2, routed)           0.999    10.425    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inner_product_F1[0]
    SLICE_X20Y45         LUT2 (Prop_lut2_I0_O)        0.124    10.549 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/sum1_carry_i_4/O
                         net (fo=1, routed)           0.000    10.549    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/sum1_carry_i_4_n_0
    SLICE_X20Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.062 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/sum1_carry/CO[3]
                         net (fo=1, routed)           0.000    11.062    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/sum1_carry_n_0
    SLICE_X20Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.377 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/sum1_carry__0/O[3]
                         net (fo=2, routed)           1.727    13.104    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/sum1[7]
    SLICE_X35Y57         LUT5 (Prop_lut5_I0_O)        0.307    13.411 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/total_inner_product__2_carry__1_i_2/O
                         net (fo=2, routed)           0.603    14.014    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/total_inner_product__2_carry__1_i_2_n_0
    SLICE_X34Y58         LUT6 (Prop_lut6_I0_O)        0.124    14.138 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/total_inner_product__2_carry__1_i_4/O
                         net (fo=1, routed)           0.000    14.138    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/total_inner_product__2_carry__1_i_4_n_0
    SLICE_X34Y58         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.538    14.676 f  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/total_inner_product__2_carry__1/CO[2]
                         net (fo=8, routed)           0.881    15.556    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[0]
    SLICE_X40Y62         LUT1 (Prop_lut1_I0_O)        0.310    15.866 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[2].carryxor_i_1/O
                         net (fo=1, routed)           0.000    15.866    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[2].carryxor_i_1_n_0
    SLICE_X40Y62         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    16.264 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    16.264    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X40Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.598 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[1]
                         net (fo=14, routed)          0.731    17.330    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_pre_mid.gen_rem/gen_rem_inc/S[0]
    SLICE_X41Y62         LUT2 (Prop_lut2_I0_O)        0.332    17.662 f  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_pre_mid.gen_rem/gen_rem_inc/inst_i_2/O
                         net (fo=2, routed)           0.322    17.984    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[4]
    SLICE_X40Y61         LUT1 (Prop_lut1_I0_O)        0.327    18.311 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carryxor_i_1/O
                         net (fo=1, routed)           0.000    18.311    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carryxor_i_1_n_0
    SLICE_X40Y61         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    18.858 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[2]
                         net (fo=13, routed)          0.608    19.466    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_pre_mid.gen_rem/gen_rem_inc/S[3]
    SLICE_X43Y62         LUT3 (Prop_lut3_I1_O)        0.302    19.768 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_pre_mid.gen_rem/gen_rem_inc/inst_i_5/O
                         net (fo=2, routed)           0.528    20.296    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[6].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[2]
    SLICE_X42Y62         LUT2 (Prop_lut2_I1_O)        0.124    20.420 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[6].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[2].carryxor_i_1/O
                         net (fo=1, routed)           0.000    20.420    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[6].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[2].carryxor_i_1_n_0
    SLICE_X42Y62         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    20.800 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[6].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    20.800    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[6].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X42Y63         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    21.115 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[6].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=16, routed)          0.406    21.521    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_pre_mid.gen_rem/gen_rem_inc/B[0]
    SLICE_X43Y62         LUT5 (Prop_lut5_I3_O)        0.307    21.828 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_pre_mid.gen_rem/gen_rem_inc/inst_i_4__1/O
                         net (fo=5, routed)           0.745    22.573    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[6].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[4]
    SLICE_X46Y65         LUT2 (Prop_lut2_I1_O)        0.124    22.697 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[6].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carryxor_i_1/O
                         net (fo=1, routed)           0.000    22.697    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[6].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carryxor_i_1_n_0
    SLICE_X46Y65         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    23.210 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[6].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    23.210    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[6].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X46Y66         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    23.429 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[6].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carryxor_CARRY4/O[0]
                         net (fo=23, routed)          0.818    24.247    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[6].gen_post_mid.gen_rem/gen_rem_inc/S[6]
    SLICE_X47Y60         LUT3 (Prop_lut3_I1_O)        0.295    24.542 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[6].gen_post_mid.gen_rem/gen_rem_inc/inst_i_7/O
                         net (fo=2, routed)           0.302    24.844    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[2]
    SLICE_X47Y61         LUT2 (Prop_lut2_I1_O)        0.124    24.968 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[2].carryxor_i_1/O
                         net (fo=1, routed)           0.000    24.968    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[2].carryxor_i_1_n_0
    SLICE_X47Y61         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    25.366 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    25.366    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X47Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.480 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    25.480    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X47Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    25.814 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/O[1]
                         net (fo=25, routed)          0.760    26.574    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_post_mid.gen_rem/gen_rem_inc/S[1]
    SLICE_X48Y61         LUT5 (Prop_lut5_I2_O)        0.303    26.877 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_post_mid.gen_rem/gen_rem_inc/inst_i_6__1/O
                         net (fo=2, routed)           0.568    27.445    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[2]
    SLICE_X48Y63         LUT2 (Prop_lut2_I1_O)        0.124    27.569 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carryxor_i_1/O
                         net (fo=1, routed)           0.000    27.569    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carryxor_i_1_n_0
    SLICE_X48Y63         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    28.101 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    28.101    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X48Y64         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    28.340 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/O[2]
                         net (fo=12, routed)          0.665    29.005    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_post_mid.gen_rem/gen_rem_inc/B[0]
    SLICE_X47Y64         LUT3 (Prop_lut3_I1_O)        0.328    29.333 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_post_mid.gen_rem/gen_rem_inc/inst_i_12/O
                         net (fo=1, routed)           0.154    29.487    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_post_mid.gen_rem/gen_rem_inc/inst_i_12_n_0
    SLICE_X47Y64         LUT6 (Prop_lut6_I3_O)        0.326    29.813 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_post_mid.gen_rem/gen_rem_inc/inst_i_1__5/O
                         net (fo=2, routed)           0.633    30.446    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_last.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[8]
    SLICE_X46Y62         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.447    30.893 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_last.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/O[3]
                         net (fo=1, routed)           0.762    31.655    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_last.gen_round.gen_add/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[0]
    SLICE_X38Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.820    32.475 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_last.gen_round.gen_add/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    32.475    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_last.gen_round.gen_add/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X38Y63         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    32.714 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_last.gen_round.gen_add/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[2]
                         net (fo=9, routed)           1.136    33.850    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/dtw_value_comp_inst/m_axis_dout_tdata[4]
    SLICE_X29Y64         LUT2 (Prop_lut2_I0_O)        0.301    34.151 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/dtw_value_comp_inst/dtw_cell_out[7]_i_21/O
                         net (fo=1, routed)           0.000    34.151    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/dtw_cell_out[4]_i_2_0[0]
    SLICE_X29Y64         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    34.683 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/dtw_cell_out_reg[7]_i_8/CO[3]
                         net (fo=1, routed)           0.000    34.683    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/dtw_value_comp_inst/CO[0]
    SLICE_X29Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.797 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/dtw_value_comp_inst/dtw_cell_out_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000    34.797    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/dtw_value_comp_inst/dtw_cell_out_reg[11]_i_5_n_0
    SLICE_X29Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.911 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/dtw_value_comp_inst/dtw_cell_out_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000    34.911    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/dtw_value_comp_inst/dtw_cell_out_reg[15]_i_5_n_0
    SLICE_X29Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.025 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/dtw_value_comp_inst/dtw_cell_out_reg[19]_i_5/CO[3]
                         net (fo=1, routed)           0.000    35.025    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/dtw_value_comp_inst/dtw_cell_out_reg[19]_i_5_n_0
    SLICE_X29Y68         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    35.247 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/dtw_value_comp_inst/dtw_cell_out_reg[23]_i_5/O[0]
                         net (fo=1, routed)           0.580    35.827    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/dtw_value_comp_inst/data3[20]
    SLICE_X28Y70         LUT6 (Prop_lut6_I4_O)        0.299    36.126 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/dtw_value_comp_inst/dtw_cell_out[20]_i_2/O
                         net (fo=1, routed)           0.280    36.406    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/dtw_value_comp_inst/dtw_cell_out[20]_i_2_n_0
    SLICE_X28Y70         LUT6 (Prop_lut6_I0_O)        0.124    36.530 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/dtw_value_comp_inst/dtw_cell_out[20]_i_1/O
                         net (fo=1, routed)           0.000    36.530    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/dtw_value_comp_inst/dtw_cell_out[20]
    SLICE_X28Y70         FDRE                                         r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/dtw_value_comp_inst/dtw_cell_out_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2230, routed)        4.138   104.138    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/dtw_value_comp_inst/s00_axi_aclk
    SLICE_X28Y70         FDRE                                         r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/dtw_value_comp_inst/dtw_cell_out_reg[20]/C
                         clock pessimism              0.575   104.713    
                         clock uncertainty           -1.500   103.213    
    SLICE_X28Y70         FDRE (Setup_fdre_C_D)        0.031   103.244    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/dtw_value_comp_inst/dtw_cell_out_reg[20]
  -------------------------------------------------------------------
                         required time                        103.244    
                         arrival time                         -36.530    
  -------------------------------------------------------------------
                         slack                                 66.714    

Slack (MET) :             66.937ns  (required time - arrival time)
  Source:                 design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/dsp_inst1/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/dtw_value_comp_inst/dtw_cell_out_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_fpga_0 rise@100.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        27.740ns  (logic 13.332ns (48.061%)  route 14.408ns (51.939%))
  Logic Levels:           41  (CARRY4=22 LUT1=2 LUT2=7 LUT3=3 LUT5=3 LUT6=4)
  Clock Path Skew:        -3.853ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.564ns = ( 104.564 - 100.000 ) 
    Source Clock Delay      (SCD):    8.992ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2230, routed)        8.992     8.992    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/dsp_inst1/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/CLK
    DSP48_X1Y18          DSP48E1                                      r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/dsp_inst1/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      0.434     9.426 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/dsp_inst1/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/P[0]
                         net (fo=2, routed)           0.999    10.425    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inner_product_F1[0]
    SLICE_X20Y45         LUT2 (Prop_lut2_I0_O)        0.124    10.549 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/sum1_carry_i_4/O
                         net (fo=1, routed)           0.000    10.549    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/sum1_carry_i_4_n_0
    SLICE_X20Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.062 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/sum1_carry/CO[3]
                         net (fo=1, routed)           0.000    11.062    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/sum1_carry_n_0
    SLICE_X20Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.377 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/sum1_carry__0/O[3]
                         net (fo=2, routed)           1.727    13.104    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/sum1[7]
    SLICE_X35Y57         LUT5 (Prop_lut5_I0_O)        0.307    13.411 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/total_inner_product__2_carry__1_i_2/O
                         net (fo=2, routed)           0.603    14.014    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/total_inner_product__2_carry__1_i_2_n_0
    SLICE_X34Y58         LUT6 (Prop_lut6_I0_O)        0.124    14.138 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/total_inner_product__2_carry__1_i_4/O
                         net (fo=1, routed)           0.000    14.138    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/total_inner_product__2_carry__1_i_4_n_0
    SLICE_X34Y58         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.538    14.676 f  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/total_inner_product__2_carry__1/CO[2]
                         net (fo=8, routed)           0.881    15.556    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[0]
    SLICE_X40Y62         LUT1 (Prop_lut1_I0_O)        0.310    15.866 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[2].carryxor_i_1/O
                         net (fo=1, routed)           0.000    15.866    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[2].carryxor_i_1_n_0
    SLICE_X40Y62         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    16.264 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    16.264    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X40Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.598 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[1]
                         net (fo=14, routed)          0.731    17.330    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_pre_mid.gen_rem/gen_rem_inc/S[0]
    SLICE_X41Y62         LUT2 (Prop_lut2_I0_O)        0.332    17.662 f  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_pre_mid.gen_rem/gen_rem_inc/inst_i_2/O
                         net (fo=2, routed)           0.322    17.984    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[4]
    SLICE_X40Y61         LUT1 (Prop_lut1_I0_O)        0.327    18.311 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carryxor_i_1/O
                         net (fo=1, routed)           0.000    18.311    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carryxor_i_1_n_0
    SLICE_X40Y61         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    18.858 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[2]
                         net (fo=13, routed)          0.608    19.466    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_pre_mid.gen_rem/gen_rem_inc/S[3]
    SLICE_X43Y62         LUT3 (Prop_lut3_I1_O)        0.302    19.768 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_pre_mid.gen_rem/gen_rem_inc/inst_i_5/O
                         net (fo=2, routed)           0.528    20.296    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[6].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[2]
    SLICE_X42Y62         LUT2 (Prop_lut2_I1_O)        0.124    20.420 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[6].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[2].carryxor_i_1/O
                         net (fo=1, routed)           0.000    20.420    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[6].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[2].carryxor_i_1_n_0
    SLICE_X42Y62         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    20.800 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[6].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    20.800    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[6].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X42Y63         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    21.115 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[6].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=16, routed)          0.406    21.521    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_pre_mid.gen_rem/gen_rem_inc/B[0]
    SLICE_X43Y62         LUT5 (Prop_lut5_I3_O)        0.307    21.828 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_pre_mid.gen_rem/gen_rem_inc/inst_i_4__1/O
                         net (fo=5, routed)           0.745    22.573    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[6].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[4]
    SLICE_X46Y65         LUT2 (Prop_lut2_I1_O)        0.124    22.697 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[6].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carryxor_i_1/O
                         net (fo=1, routed)           0.000    22.697    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[6].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carryxor_i_1_n_0
    SLICE_X46Y65         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    23.210 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[6].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    23.210    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[6].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X46Y66         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    23.429 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[6].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carryxor_CARRY4/O[0]
                         net (fo=23, routed)          0.818    24.247    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[6].gen_post_mid.gen_rem/gen_rem_inc/S[6]
    SLICE_X47Y60         LUT3 (Prop_lut3_I1_O)        0.295    24.542 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[6].gen_post_mid.gen_rem/gen_rem_inc/inst_i_7/O
                         net (fo=2, routed)           0.302    24.844    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[2]
    SLICE_X47Y61         LUT2 (Prop_lut2_I1_O)        0.124    24.968 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[2].carryxor_i_1/O
                         net (fo=1, routed)           0.000    24.968    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[2].carryxor_i_1_n_0
    SLICE_X47Y61         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    25.366 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    25.366    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X47Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.480 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    25.480    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X47Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    25.814 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/O[1]
                         net (fo=25, routed)          0.760    26.574    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_post_mid.gen_rem/gen_rem_inc/S[1]
    SLICE_X48Y61         LUT5 (Prop_lut5_I2_O)        0.303    26.877 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_post_mid.gen_rem/gen_rem_inc/inst_i_6__1/O
                         net (fo=2, routed)           0.568    27.445    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[2]
    SLICE_X48Y63         LUT2 (Prop_lut2_I1_O)        0.124    27.569 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carryxor_i_1/O
                         net (fo=1, routed)           0.000    27.569    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carryxor_i_1_n_0
    SLICE_X48Y63         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    28.101 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    28.101    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X48Y64         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    28.340 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/O[2]
                         net (fo=12, routed)          0.665    29.005    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_post_mid.gen_rem/gen_rem_inc/B[0]
    SLICE_X47Y64         LUT3 (Prop_lut3_I1_O)        0.328    29.333 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_post_mid.gen_rem/gen_rem_inc/inst_i_12/O
                         net (fo=1, routed)           0.154    29.487    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_post_mid.gen_rem/gen_rem_inc/inst_i_12_n_0
    SLICE_X47Y64         LUT6 (Prop_lut6_I3_O)        0.326    29.813 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_post_mid.gen_rem/gen_rem_inc/inst_i_1__5/O
                         net (fo=2, routed)           0.633    30.446    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_last.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[8]
    SLICE_X46Y62         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.447    30.893 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_last.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/O[3]
                         net (fo=1, routed)           0.762    31.655    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_last.gen_round.gen_add/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[0]
    SLICE_X38Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.820    32.475 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_last.gen_round.gen_add/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    32.475    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_last.gen_round.gen_add/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X38Y63         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    32.714 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_last.gen_round.gen_add/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[2]
                         net (fo=9, routed)           1.136    33.850    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/dtw_value_comp_inst/m_axis_dout_tdata[4]
    SLICE_X29Y64         LUT2 (Prop_lut2_I0_O)        0.301    34.151 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/dtw_value_comp_inst/dtw_cell_out[7]_i_21/O
                         net (fo=1, routed)           0.000    34.151    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/dtw_cell_out[4]_i_2_0[0]
    SLICE_X29Y64         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    34.683 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/dtw_cell_out_reg[7]_i_8/CO[3]
                         net (fo=1, routed)           0.000    34.683    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/dtw_value_comp_inst/CO[0]
    SLICE_X29Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.797 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/dtw_value_comp_inst/dtw_cell_out_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000    34.797    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/dtw_value_comp_inst/dtw_cell_out_reg[11]_i_5_n_0
    SLICE_X29Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.911 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/dtw_value_comp_inst/dtw_cell_out_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000    34.911    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/dtw_value_comp_inst/dtw_cell_out_reg[15]_i_5_n_0
    SLICE_X29Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    35.245 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/dtw_value_comp_inst/dtw_cell_out_reg[19]_i_5/O[1]
                         net (fo=1, routed)           0.797    36.042    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/dtw_value_comp_inst/data3[17]
    SLICE_X33Y67         LUT6 (Prop_lut6_I4_O)        0.303    36.345 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/dtw_value_comp_inst/dtw_cell_out[17]_i_2/O
                         net (fo=1, routed)           0.263    36.608    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/dtw_value_comp_inst/dtw_cell_out[17]_i_2_n_0
    SLICE_X33Y67         LUT6 (Prop_lut6_I0_O)        0.124    36.732 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/dtw_value_comp_inst/dtw_cell_out[17]_i_1/O
                         net (fo=1, routed)           0.000    36.732    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/dtw_value_comp_inst/dtw_cell_out[17]
    SLICE_X33Y67         FDRE                                         r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/dtw_value_comp_inst/dtw_cell_out_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2230, routed)        4.564   104.564    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/dtw_value_comp_inst/s00_axi_aclk
    SLICE_X33Y67         FDRE                                         r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/dtw_value_comp_inst/dtw_cell_out_reg[17]/C
                         clock pessimism              0.575   105.139    
                         clock uncertainty           -1.500   103.638    
    SLICE_X33Y67         FDRE (Setup_fdre_C_D)        0.031   103.669    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/dtw_value_comp_inst/dtw_cell_out_reg[17]
  -------------------------------------------------------------------
                         required time                        103.669    
                         arrival time                         -36.732    
  -------------------------------------------------------------------
                         slack                                 66.937    

Slack (MET) :             66.950ns  (required time - arrival time)
  Source:                 design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/dsp_inst1/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/dtw_value_comp_inst/dtw_cell_out_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_fpga_0 rise@100.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        27.955ns  (logic 13.122ns (46.939%)  route 14.833ns (53.061%))
  Logic Levels:           40  (CARRY4=21 LUT1=2 LUT2=7 LUT3=3 LUT5=3 LUT6=4)
  Clock Path Skew:        -3.674ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.743ns = ( 104.743 - 100.000 ) 
    Source Clock Delay      (SCD):    8.992ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2230, routed)        8.992     8.992    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/dsp_inst1/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/CLK
    DSP48_X1Y18          DSP48E1                                      r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/dsp_inst1/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      0.434     9.426 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/dsp_inst1/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/P[0]
                         net (fo=2, routed)           0.999    10.425    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inner_product_F1[0]
    SLICE_X20Y45         LUT2 (Prop_lut2_I0_O)        0.124    10.549 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/sum1_carry_i_4/O
                         net (fo=1, routed)           0.000    10.549    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/sum1_carry_i_4_n_0
    SLICE_X20Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.062 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/sum1_carry/CO[3]
                         net (fo=1, routed)           0.000    11.062    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/sum1_carry_n_0
    SLICE_X20Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.377 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/sum1_carry__0/O[3]
                         net (fo=2, routed)           1.727    13.104    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/sum1[7]
    SLICE_X35Y57         LUT5 (Prop_lut5_I0_O)        0.307    13.411 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/total_inner_product__2_carry__1_i_2/O
                         net (fo=2, routed)           0.603    14.014    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/total_inner_product__2_carry__1_i_2_n_0
    SLICE_X34Y58         LUT6 (Prop_lut6_I0_O)        0.124    14.138 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/total_inner_product__2_carry__1_i_4/O
                         net (fo=1, routed)           0.000    14.138    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/total_inner_product__2_carry__1_i_4_n_0
    SLICE_X34Y58         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.538    14.676 f  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/total_inner_product__2_carry__1/CO[2]
                         net (fo=8, routed)           0.881    15.556    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[0]
    SLICE_X40Y62         LUT1 (Prop_lut1_I0_O)        0.310    15.866 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[2].carryxor_i_1/O
                         net (fo=1, routed)           0.000    15.866    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[2].carryxor_i_1_n_0
    SLICE_X40Y62         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    16.264 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    16.264    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X40Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.598 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[1]
                         net (fo=14, routed)          0.731    17.330    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_pre_mid.gen_rem/gen_rem_inc/S[0]
    SLICE_X41Y62         LUT2 (Prop_lut2_I0_O)        0.332    17.662 f  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_pre_mid.gen_rem/gen_rem_inc/inst_i_2/O
                         net (fo=2, routed)           0.322    17.984    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[4]
    SLICE_X40Y61         LUT1 (Prop_lut1_I0_O)        0.327    18.311 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carryxor_i_1/O
                         net (fo=1, routed)           0.000    18.311    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carryxor_i_1_n_0
    SLICE_X40Y61         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    18.858 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[2]
                         net (fo=13, routed)          0.608    19.466    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_pre_mid.gen_rem/gen_rem_inc/S[3]
    SLICE_X43Y62         LUT3 (Prop_lut3_I1_O)        0.302    19.768 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_pre_mid.gen_rem/gen_rem_inc/inst_i_5/O
                         net (fo=2, routed)           0.528    20.296    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[6].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[2]
    SLICE_X42Y62         LUT2 (Prop_lut2_I1_O)        0.124    20.420 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[6].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[2].carryxor_i_1/O
                         net (fo=1, routed)           0.000    20.420    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[6].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[2].carryxor_i_1_n_0
    SLICE_X42Y62         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    20.800 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[6].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    20.800    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[6].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X42Y63         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    21.115 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[6].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=16, routed)          0.406    21.521    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_pre_mid.gen_rem/gen_rem_inc/B[0]
    SLICE_X43Y62         LUT5 (Prop_lut5_I3_O)        0.307    21.828 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_pre_mid.gen_rem/gen_rem_inc/inst_i_4__1/O
                         net (fo=5, routed)           0.745    22.573    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[6].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[4]
    SLICE_X46Y65         LUT2 (Prop_lut2_I1_O)        0.124    22.697 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[6].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carryxor_i_1/O
                         net (fo=1, routed)           0.000    22.697    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[6].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carryxor_i_1_n_0
    SLICE_X46Y65         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    23.210 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[6].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    23.210    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[6].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X46Y66         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    23.429 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[6].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carryxor_CARRY4/O[0]
                         net (fo=23, routed)          0.818    24.247    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[6].gen_post_mid.gen_rem/gen_rem_inc/S[6]
    SLICE_X47Y60         LUT3 (Prop_lut3_I1_O)        0.295    24.542 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[6].gen_post_mid.gen_rem/gen_rem_inc/inst_i_7/O
                         net (fo=2, routed)           0.302    24.844    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[2]
    SLICE_X47Y61         LUT2 (Prop_lut2_I1_O)        0.124    24.968 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[2].carryxor_i_1/O
                         net (fo=1, routed)           0.000    24.968    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[2].carryxor_i_1_n_0
    SLICE_X47Y61         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    25.366 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    25.366    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X47Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.480 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    25.480    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X47Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    25.814 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/O[1]
                         net (fo=25, routed)          0.760    26.574    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_post_mid.gen_rem/gen_rem_inc/S[1]
    SLICE_X48Y61         LUT5 (Prop_lut5_I2_O)        0.303    26.877 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_post_mid.gen_rem/gen_rem_inc/inst_i_6__1/O
                         net (fo=2, routed)           0.568    27.445    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[2]
    SLICE_X48Y63         LUT2 (Prop_lut2_I1_O)        0.124    27.569 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carryxor_i_1/O
                         net (fo=1, routed)           0.000    27.569    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carryxor_i_1_n_0
    SLICE_X48Y63         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    28.101 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    28.101    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X48Y64         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    28.340 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/O[2]
                         net (fo=12, routed)          0.665    29.005    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_post_mid.gen_rem/gen_rem_inc/B[0]
    SLICE_X47Y64         LUT3 (Prop_lut3_I1_O)        0.328    29.333 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_post_mid.gen_rem/gen_rem_inc/inst_i_12/O
                         net (fo=1, routed)           0.154    29.487    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_post_mid.gen_rem/gen_rem_inc/inst_i_12_n_0
    SLICE_X47Y64         LUT6 (Prop_lut6_I3_O)        0.326    29.813 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_post_mid.gen_rem/gen_rem_inc/inst_i_1__5/O
                         net (fo=2, routed)           0.633    30.446    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_last.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[8]
    SLICE_X46Y62         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.447    30.893 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_last.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/O[3]
                         net (fo=1, routed)           0.762    31.655    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_last.gen_round.gen_add/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[0]
    SLICE_X38Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.820    32.475 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_last.gen_round.gen_add/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    32.475    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_last.gen_round.gen_add/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X38Y63         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    32.714 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_last.gen_round.gen_add/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[2]
                         net (fo=9, routed)           1.136    33.850    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/dtw_value_comp_inst/m_axis_dout_tdata[4]
    SLICE_X29Y64         LUT2 (Prop_lut2_I0_O)        0.301    34.151 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/dtw_value_comp_inst/dtw_cell_out[7]_i_21/O
                         net (fo=1, routed)           0.000    34.151    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/dtw_cell_out[4]_i_2_0[0]
    SLICE_X29Y64         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    34.683 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/dtw_cell_out_reg[7]_i_8/CO[3]
                         net (fo=1, routed)           0.000    34.683    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/dtw_value_comp_inst/CO[0]
    SLICE_X29Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.797 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/dtw_value_comp_inst/dtw_cell_out_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000    34.797    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/dtw_value_comp_inst/dtw_cell_out_reg[11]_i_5_n_0
    SLICE_X29Y66         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    35.036 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/dtw_value_comp_inst/dtw_cell_out_reg[15]_i_5/O[2]
                         net (fo=1, routed)           1.058    36.094    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/dtw_value_comp_inst/data3[14]
    SLICE_X34Y68         LUT6 (Prop_lut6_I4_O)        0.302    36.396 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/dtw_value_comp_inst/dtw_cell_out[14]_i_2/O
                         net (fo=1, routed)           0.427    36.823    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/dtw_value_comp_inst/dtw_cell_out[14]_i_2_n_0
    SLICE_X34Y67         LUT6 (Prop_lut6_I0_O)        0.124    36.947 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/dtw_value_comp_inst/dtw_cell_out[14]_i_1/O
                         net (fo=1, routed)           0.000    36.947    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/dtw_value_comp_inst/dtw_cell_out[14]
    SLICE_X34Y67         FDRE                                         r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/dtw_value_comp_inst/dtw_cell_out_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2230, routed)        4.743   104.743    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/dtw_value_comp_inst/s00_axi_aclk
    SLICE_X34Y67         FDRE                                         r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/dtw_value_comp_inst/dtw_cell_out_reg[14]/C
                         clock pessimism              0.575   105.318    
                         clock uncertainty           -1.500   103.818    
    SLICE_X34Y67         FDRE (Setup_fdre_C_D)        0.079   103.897    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/dtw_value_comp_inst/dtw_cell_out_reg[14]
  -------------------------------------------------------------------
                         required time                        103.897    
                         arrival time                         -36.947    
  -------------------------------------------------------------------
                         slack                                 66.950    

Slack (MET) :             66.976ns  (required time - arrival time)
  Source:                 design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/dsp_inst1/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/dtw_value_comp_inst/dtw_cell_out_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_fpga_0 rise@100.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        27.810ns  (logic 13.236ns (47.595%)  route 14.574ns (52.405%))
  Logic Levels:           41  (CARRY4=22 LUT1=2 LUT2=7 LUT3=3 LUT5=3 LUT6=4)
  Clock Path Skew:        -3.745ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.672ns = ( 104.672 - 100.000 ) 
    Source Clock Delay      (SCD):    8.992ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2230, routed)        8.992     8.992    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/dsp_inst1/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/CLK
    DSP48_X1Y18          DSP48E1                                      r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/dsp_inst1/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      0.434     9.426 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/dsp_inst1/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/P[0]
                         net (fo=2, routed)           0.999    10.425    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inner_product_F1[0]
    SLICE_X20Y45         LUT2 (Prop_lut2_I0_O)        0.124    10.549 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/sum1_carry_i_4/O
                         net (fo=1, routed)           0.000    10.549    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/sum1_carry_i_4_n_0
    SLICE_X20Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.062 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/sum1_carry/CO[3]
                         net (fo=1, routed)           0.000    11.062    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/sum1_carry_n_0
    SLICE_X20Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.377 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/sum1_carry__0/O[3]
                         net (fo=2, routed)           1.727    13.104    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/sum1[7]
    SLICE_X35Y57         LUT5 (Prop_lut5_I0_O)        0.307    13.411 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/total_inner_product__2_carry__1_i_2/O
                         net (fo=2, routed)           0.603    14.014    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/total_inner_product__2_carry__1_i_2_n_0
    SLICE_X34Y58         LUT6 (Prop_lut6_I0_O)        0.124    14.138 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/total_inner_product__2_carry__1_i_4/O
                         net (fo=1, routed)           0.000    14.138    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/total_inner_product__2_carry__1_i_4_n_0
    SLICE_X34Y58         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.538    14.676 f  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/total_inner_product__2_carry__1/CO[2]
                         net (fo=8, routed)           0.881    15.556    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[0]
    SLICE_X40Y62         LUT1 (Prop_lut1_I0_O)        0.310    15.866 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[2].carryxor_i_1/O
                         net (fo=1, routed)           0.000    15.866    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[2].carryxor_i_1_n_0
    SLICE_X40Y62         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    16.264 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    16.264    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X40Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.598 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[1]
                         net (fo=14, routed)          0.731    17.330    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_pre_mid.gen_rem/gen_rem_inc/S[0]
    SLICE_X41Y62         LUT2 (Prop_lut2_I0_O)        0.332    17.662 f  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_pre_mid.gen_rem/gen_rem_inc/inst_i_2/O
                         net (fo=2, routed)           0.322    17.984    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[4]
    SLICE_X40Y61         LUT1 (Prop_lut1_I0_O)        0.327    18.311 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carryxor_i_1/O
                         net (fo=1, routed)           0.000    18.311    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carryxor_i_1_n_0
    SLICE_X40Y61         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    18.858 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[2]
                         net (fo=13, routed)          0.608    19.466    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_pre_mid.gen_rem/gen_rem_inc/S[3]
    SLICE_X43Y62         LUT3 (Prop_lut3_I1_O)        0.302    19.768 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_pre_mid.gen_rem/gen_rem_inc/inst_i_5/O
                         net (fo=2, routed)           0.528    20.296    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[6].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[2]
    SLICE_X42Y62         LUT2 (Prop_lut2_I1_O)        0.124    20.420 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[6].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[2].carryxor_i_1/O
                         net (fo=1, routed)           0.000    20.420    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[6].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[2].carryxor_i_1_n_0
    SLICE_X42Y62         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    20.800 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[6].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    20.800    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[6].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X42Y63         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    21.115 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[6].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=16, routed)          0.406    21.521    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_pre_mid.gen_rem/gen_rem_inc/B[0]
    SLICE_X43Y62         LUT5 (Prop_lut5_I3_O)        0.307    21.828 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_pre_mid.gen_rem/gen_rem_inc/inst_i_4__1/O
                         net (fo=5, routed)           0.745    22.573    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[6].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[4]
    SLICE_X46Y65         LUT2 (Prop_lut2_I1_O)        0.124    22.697 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[6].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carryxor_i_1/O
                         net (fo=1, routed)           0.000    22.697    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[6].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carryxor_i_1_n_0
    SLICE_X46Y65         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    23.210 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[6].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    23.210    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[6].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X46Y66         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    23.429 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[6].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carryxor_CARRY4/O[0]
                         net (fo=23, routed)          0.818    24.247    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[6].gen_post_mid.gen_rem/gen_rem_inc/S[6]
    SLICE_X47Y60         LUT3 (Prop_lut3_I1_O)        0.295    24.542 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[6].gen_post_mid.gen_rem/gen_rem_inc/inst_i_7/O
                         net (fo=2, routed)           0.302    24.844    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[2]
    SLICE_X47Y61         LUT2 (Prop_lut2_I1_O)        0.124    24.968 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[2].carryxor_i_1/O
                         net (fo=1, routed)           0.000    24.968    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[2].carryxor_i_1_n_0
    SLICE_X47Y61         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    25.366 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    25.366    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X47Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.480 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    25.480    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X47Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    25.814 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/O[1]
                         net (fo=25, routed)          0.760    26.574    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_post_mid.gen_rem/gen_rem_inc/S[1]
    SLICE_X48Y61         LUT5 (Prop_lut5_I2_O)        0.303    26.877 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_post_mid.gen_rem/gen_rem_inc/inst_i_6__1/O
                         net (fo=2, routed)           0.568    27.445    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[2]
    SLICE_X48Y63         LUT2 (Prop_lut2_I1_O)        0.124    27.569 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carryxor_i_1/O
                         net (fo=1, routed)           0.000    27.569    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carryxor_i_1_n_0
    SLICE_X48Y63         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    28.101 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    28.101    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X48Y64         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    28.340 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/O[2]
                         net (fo=12, routed)          0.665    29.005    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_post_mid.gen_rem/gen_rem_inc/B[0]
    SLICE_X47Y64         LUT3 (Prop_lut3_I1_O)        0.328    29.333 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_post_mid.gen_rem/gen_rem_inc/inst_i_12/O
                         net (fo=1, routed)           0.154    29.487    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_post_mid.gen_rem/gen_rem_inc/inst_i_12_n_0
    SLICE_X47Y64         LUT6 (Prop_lut6_I3_O)        0.326    29.813 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_post_mid.gen_rem/gen_rem_inc/inst_i_1__5/O
                         net (fo=2, routed)           0.633    30.446    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_last.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[8]
    SLICE_X46Y62         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.447    30.893 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_last.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/O[3]
                         net (fo=1, routed)           0.762    31.655    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_last.gen_round.gen_add/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[0]
    SLICE_X38Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.820    32.475 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_last.gen_round.gen_add/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    32.475    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_last.gen_round.gen_add/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X38Y63         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    32.714 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_last.gen_round.gen_add/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[2]
                         net (fo=9, routed)           1.136    33.850    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/dtw_value_comp_inst/m_axis_dout_tdata[4]
    SLICE_X29Y64         LUT2 (Prop_lut2_I0_O)        0.301    34.151 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/dtw_value_comp_inst/dtw_cell_out[7]_i_21/O
                         net (fo=1, routed)           0.000    34.151    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/dtw_cell_out[4]_i_2_0[0]
    SLICE_X29Y64         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    34.683 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/dtw_cell_out_reg[7]_i_8/CO[3]
                         net (fo=1, routed)           0.000    34.683    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/dtw_value_comp_inst/CO[0]
    SLICE_X29Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.797 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/dtw_value_comp_inst/dtw_cell_out_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000    34.797    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/dtw_value_comp_inst/dtw_cell_out_reg[11]_i_5_n_0
    SLICE_X29Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.911 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/dtw_value_comp_inst/dtw_cell_out_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000    34.911    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/dtw_value_comp_inst/dtw_cell_out_reg[15]_i_5_n_0
    SLICE_X29Y67         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    35.150 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/dtw_value_comp_inst/dtw_cell_out_reg[19]_i_5/O[2]
                         net (fo=1, routed)           0.963    36.113    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/dtw_value_comp_inst/data3[18]
    SLICE_X33Y68         LUT6 (Prop_lut6_I4_O)        0.302    36.415 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/dtw_value_comp_inst/dtw_cell_out[18]_i_2/O
                         net (fo=1, routed)           0.263    36.678    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/dtw_value_comp_inst/dtw_cell_out[18]_i_2_n_0
    SLICE_X33Y68         LUT6 (Prop_lut6_I0_O)        0.124    36.802 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/dtw_value_comp_inst/dtw_cell_out[18]_i_1/O
                         net (fo=1, routed)           0.000    36.802    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/dtw_value_comp_inst/dtw_cell_out[18]
    SLICE_X33Y68         FDRE                                         r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/dtw_value_comp_inst/dtw_cell_out_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2230, routed)        4.672   104.672    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/dtw_value_comp_inst/s00_axi_aclk
    SLICE_X33Y68         FDRE                                         r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/dtw_value_comp_inst/dtw_cell_out_reg[18]/C
                         clock pessimism              0.575   105.247    
                         clock uncertainty           -1.500   103.746    
    SLICE_X33Y68         FDRE (Setup_fdre_C_D)        0.031   103.777    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/dtw_value_comp_inst/dtw_cell_out_reg[18]
  -------------------------------------------------------------------
                         required time                        103.777    
                         arrival time                         -36.802    
  -------------------------------------------------------------------
                         slack                                 66.976    

Slack (MET) :             67.063ns  (required time - arrival time)
  Source:                 design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/dsp_inst1/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/dtw_value_comp_inst/dtw_cell_out_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_fpga_0 rise@100.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        27.595ns  (logic 13.102ns (47.479%)  route 14.493ns (52.521%))
  Logic Levels:           40  (CARRY4=21 LUT1=2 LUT2=7 LUT3=3 LUT5=3 LUT6=4)
  Clock Path Skew:        -3.873ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.545ns = ( 104.545 - 100.000 ) 
    Source Clock Delay      (SCD):    8.992ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2230, routed)        8.992     8.992    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/dsp_inst1/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/CLK
    DSP48_X1Y18          DSP48E1                                      r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/dsp_inst1/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      0.434     9.426 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/dsp_inst1/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/P[0]
                         net (fo=2, routed)           0.999    10.425    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inner_product_F1[0]
    SLICE_X20Y45         LUT2 (Prop_lut2_I0_O)        0.124    10.549 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/sum1_carry_i_4/O
                         net (fo=1, routed)           0.000    10.549    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/sum1_carry_i_4_n_0
    SLICE_X20Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.062 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/sum1_carry/CO[3]
                         net (fo=1, routed)           0.000    11.062    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/sum1_carry_n_0
    SLICE_X20Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.377 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/sum1_carry__0/O[3]
                         net (fo=2, routed)           1.727    13.104    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/sum1[7]
    SLICE_X35Y57         LUT5 (Prop_lut5_I0_O)        0.307    13.411 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/total_inner_product__2_carry__1_i_2/O
                         net (fo=2, routed)           0.603    14.014    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/total_inner_product__2_carry__1_i_2_n_0
    SLICE_X34Y58         LUT6 (Prop_lut6_I0_O)        0.124    14.138 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/total_inner_product__2_carry__1_i_4/O
                         net (fo=1, routed)           0.000    14.138    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/total_inner_product__2_carry__1_i_4_n_0
    SLICE_X34Y58         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.538    14.676 f  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/total_inner_product__2_carry__1/CO[2]
                         net (fo=8, routed)           0.881    15.556    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[0]
    SLICE_X40Y62         LUT1 (Prop_lut1_I0_O)        0.310    15.866 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[2].carryxor_i_1/O
                         net (fo=1, routed)           0.000    15.866    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[2].carryxor_i_1_n_0
    SLICE_X40Y62         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    16.264 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    16.264    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X40Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.598 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[1]
                         net (fo=14, routed)          0.731    17.330    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_pre_mid.gen_rem/gen_rem_inc/S[0]
    SLICE_X41Y62         LUT2 (Prop_lut2_I0_O)        0.332    17.662 f  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_pre_mid.gen_rem/gen_rem_inc/inst_i_2/O
                         net (fo=2, routed)           0.322    17.984    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[4]
    SLICE_X40Y61         LUT1 (Prop_lut1_I0_O)        0.327    18.311 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carryxor_i_1/O
                         net (fo=1, routed)           0.000    18.311    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carryxor_i_1_n_0
    SLICE_X40Y61         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    18.858 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[2]
                         net (fo=13, routed)          0.608    19.466    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_pre_mid.gen_rem/gen_rem_inc/S[3]
    SLICE_X43Y62         LUT3 (Prop_lut3_I1_O)        0.302    19.768 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_pre_mid.gen_rem/gen_rem_inc/inst_i_5/O
                         net (fo=2, routed)           0.528    20.296    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[6].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[2]
    SLICE_X42Y62         LUT2 (Prop_lut2_I1_O)        0.124    20.420 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[6].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[2].carryxor_i_1/O
                         net (fo=1, routed)           0.000    20.420    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[6].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[2].carryxor_i_1_n_0
    SLICE_X42Y62         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    20.800 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[6].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    20.800    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[6].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X42Y63         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    21.115 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[6].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=16, routed)          0.406    21.521    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_pre_mid.gen_rem/gen_rem_inc/B[0]
    SLICE_X43Y62         LUT5 (Prop_lut5_I3_O)        0.307    21.828 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_pre_mid.gen_rem/gen_rem_inc/inst_i_4__1/O
                         net (fo=5, routed)           0.745    22.573    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[6].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[4]
    SLICE_X46Y65         LUT2 (Prop_lut2_I1_O)        0.124    22.697 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[6].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carryxor_i_1/O
                         net (fo=1, routed)           0.000    22.697    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[6].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carryxor_i_1_n_0
    SLICE_X46Y65         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    23.210 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[6].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    23.210    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[6].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X46Y66         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    23.429 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[6].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carryxor_CARRY4/O[0]
                         net (fo=23, routed)          0.818    24.247    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[6].gen_post_mid.gen_rem/gen_rem_inc/S[6]
    SLICE_X47Y60         LUT3 (Prop_lut3_I1_O)        0.295    24.542 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[6].gen_post_mid.gen_rem/gen_rem_inc/inst_i_7/O
                         net (fo=2, routed)           0.302    24.844    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[2]
    SLICE_X47Y61         LUT2 (Prop_lut2_I1_O)        0.124    24.968 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[2].carryxor_i_1/O
                         net (fo=1, routed)           0.000    24.968    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[2].carryxor_i_1_n_0
    SLICE_X47Y61         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    25.366 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    25.366    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X47Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.480 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    25.480    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X47Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    25.814 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/O[1]
                         net (fo=25, routed)          0.760    26.574    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_post_mid.gen_rem/gen_rem_inc/S[1]
    SLICE_X48Y61         LUT5 (Prop_lut5_I2_O)        0.303    26.877 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_post_mid.gen_rem/gen_rem_inc/inst_i_6__1/O
                         net (fo=2, routed)           0.568    27.445    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[2]
    SLICE_X48Y63         LUT2 (Prop_lut2_I1_O)        0.124    27.569 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carryxor_i_1/O
                         net (fo=1, routed)           0.000    27.569    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carryxor_i_1_n_0
    SLICE_X48Y63         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    28.101 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    28.101    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X48Y64         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    28.340 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/O[2]
                         net (fo=12, routed)          0.665    29.005    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_post_mid.gen_rem/gen_rem_inc/B[0]
    SLICE_X47Y64         LUT3 (Prop_lut3_I1_O)        0.328    29.333 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_post_mid.gen_rem/gen_rem_inc/inst_i_12/O
                         net (fo=1, routed)           0.154    29.487    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_post_mid.gen_rem/gen_rem_inc/inst_i_12_n_0
    SLICE_X47Y64         LUT6 (Prop_lut6_I3_O)        0.326    29.813 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_post_mid.gen_rem/gen_rem_inc/inst_i_1__5/O
                         net (fo=2, routed)           0.633    30.446    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_last.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[8]
    SLICE_X46Y62         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.447    30.893 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_last.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/O[3]
                         net (fo=1, routed)           0.762    31.655    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_last.gen_round.gen_add/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[0]
    SLICE_X38Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.820    32.475 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_last.gen_round.gen_add/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    32.475    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_last.gen_round.gen_add/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X38Y63         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    32.714 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_last.gen_round.gen_add/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[2]
                         net (fo=9, routed)           1.136    33.850    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/dtw_value_comp_inst/m_axis_dout_tdata[4]
    SLICE_X29Y64         LUT2 (Prop_lut2_I0_O)        0.301    34.151 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/dtw_value_comp_inst/dtw_cell_out[7]_i_21/O
                         net (fo=1, routed)           0.000    34.151    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/dtw_cell_out[4]_i_2_0[0]
    SLICE_X29Y64         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    34.683 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/dtw_cell_out_reg[7]_i_8/CO[3]
                         net (fo=1, routed)           0.000    34.683    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/dtw_value_comp_inst/CO[0]
    SLICE_X29Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.797 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/dtw_value_comp_inst/dtw_cell_out_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000    34.797    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/dtw_value_comp_inst/dtw_cell_out_reg[11]_i_5_n_0
    SLICE_X29Y66         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    35.019 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/dtw_value_comp_inst/dtw_cell_out_reg[15]_i_5/O[0]
                         net (fo=1, routed)           0.738    35.757    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/dtw_value_comp_inst/data3[12]
    SLICE_X31Y62         LUT6 (Prop_lut6_I4_O)        0.299    36.056 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/dtw_value_comp_inst/dtw_cell_out[12]_i_2/O
                         net (fo=1, routed)           0.407    36.463    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/dtw_value_comp_inst/dtw_cell_out[12]_i_2_n_0
    SLICE_X31Y62         LUT6 (Prop_lut6_I0_O)        0.124    36.587 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/dtw_value_comp_inst/dtw_cell_out[12]_i_1/O
                         net (fo=1, routed)           0.000    36.587    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/dtw_value_comp_inst/dtw_cell_out[12]
    SLICE_X31Y62         FDRE                                         r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/dtw_value_comp_inst/dtw_cell_out_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2230, routed)        4.545   104.545    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/dtw_value_comp_inst/s00_axi_aclk
    SLICE_X31Y62         FDRE                                         r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/dtw_value_comp_inst/dtw_cell_out_reg[12]/C
                         clock pessimism              0.575   105.120    
                         clock uncertainty           -1.500   103.619    
    SLICE_X31Y62         FDRE (Setup_fdre_C_D)        0.031   103.650    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/dtw_value_comp_inst/dtw_cell_out_reg[12]
  -------------------------------------------------------------------
                         required time                        103.650    
                         arrival time                         -36.587    
  -------------------------------------------------------------------
                         slack                                 67.063    

Slack (MET) :             67.200ns  (required time - arrival time)
  Source:                 design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/dsp_inst1/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/dtw_value_comp_inst/dtw_cell_out_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_fpga_0 rise@100.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        27.651ns  (logic 13.218ns (47.803%)  route 14.433ns (52.197%))
  Logic Levels:           40  (CARRY4=21 LUT1=2 LUT2=7 LUT3=3 LUT5=3 LUT6=4)
  Clock Path Skew:        -3.729ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.688ns = ( 104.688 - 100.000 ) 
    Source Clock Delay      (SCD):    8.992ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2230, routed)        8.992     8.992    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/dsp_inst1/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/CLK
    DSP48_X1Y18          DSP48E1                                      r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/dsp_inst1/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      0.434     9.426 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/dsp_inst1/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/P[0]
                         net (fo=2, routed)           0.999    10.425    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inner_product_F1[0]
    SLICE_X20Y45         LUT2 (Prop_lut2_I0_O)        0.124    10.549 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/sum1_carry_i_4/O
                         net (fo=1, routed)           0.000    10.549    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/sum1_carry_i_4_n_0
    SLICE_X20Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.062 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/sum1_carry/CO[3]
                         net (fo=1, routed)           0.000    11.062    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/sum1_carry_n_0
    SLICE_X20Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.377 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/sum1_carry__0/O[3]
                         net (fo=2, routed)           1.727    13.104    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/sum1[7]
    SLICE_X35Y57         LUT5 (Prop_lut5_I0_O)        0.307    13.411 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/total_inner_product__2_carry__1_i_2/O
                         net (fo=2, routed)           0.603    14.014    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/total_inner_product__2_carry__1_i_2_n_0
    SLICE_X34Y58         LUT6 (Prop_lut6_I0_O)        0.124    14.138 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/total_inner_product__2_carry__1_i_4/O
                         net (fo=1, routed)           0.000    14.138    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/total_inner_product__2_carry__1_i_4_n_0
    SLICE_X34Y58         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.538    14.676 f  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/total_inner_product__2_carry__1/CO[2]
                         net (fo=8, routed)           0.881    15.556    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[0]
    SLICE_X40Y62         LUT1 (Prop_lut1_I0_O)        0.310    15.866 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[2].carryxor_i_1/O
                         net (fo=1, routed)           0.000    15.866    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[2].carryxor_i_1_n_0
    SLICE_X40Y62         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    16.264 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    16.264    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X40Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.598 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[1]
                         net (fo=14, routed)          0.731    17.330    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_pre_mid.gen_rem/gen_rem_inc/S[0]
    SLICE_X41Y62         LUT2 (Prop_lut2_I0_O)        0.332    17.662 f  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_pre_mid.gen_rem/gen_rem_inc/inst_i_2/O
                         net (fo=2, routed)           0.322    17.984    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[4]
    SLICE_X40Y61         LUT1 (Prop_lut1_I0_O)        0.327    18.311 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carryxor_i_1/O
                         net (fo=1, routed)           0.000    18.311    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carryxor_i_1_n_0
    SLICE_X40Y61         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    18.858 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[2]
                         net (fo=13, routed)          0.608    19.466    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_pre_mid.gen_rem/gen_rem_inc/S[3]
    SLICE_X43Y62         LUT3 (Prop_lut3_I1_O)        0.302    19.768 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_pre_mid.gen_rem/gen_rem_inc/inst_i_5/O
                         net (fo=2, routed)           0.528    20.296    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[6].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[2]
    SLICE_X42Y62         LUT2 (Prop_lut2_I1_O)        0.124    20.420 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[6].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[2].carryxor_i_1/O
                         net (fo=1, routed)           0.000    20.420    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[6].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[2].carryxor_i_1_n_0
    SLICE_X42Y62         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    20.800 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[6].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    20.800    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[6].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X42Y63         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    21.115 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[6].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=16, routed)          0.406    21.521    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_pre_mid.gen_rem/gen_rem_inc/B[0]
    SLICE_X43Y62         LUT5 (Prop_lut5_I3_O)        0.307    21.828 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_pre_mid.gen_rem/gen_rem_inc/inst_i_4__1/O
                         net (fo=5, routed)           0.745    22.573    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[6].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[4]
    SLICE_X46Y65         LUT2 (Prop_lut2_I1_O)        0.124    22.697 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[6].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carryxor_i_1/O
                         net (fo=1, routed)           0.000    22.697    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[6].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carryxor_i_1_n_0
    SLICE_X46Y65         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    23.210 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[6].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    23.210    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[6].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X46Y66         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    23.429 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[6].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carryxor_CARRY4/O[0]
                         net (fo=23, routed)          0.818    24.247    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[6].gen_post_mid.gen_rem/gen_rem_inc/S[6]
    SLICE_X47Y60         LUT3 (Prop_lut3_I1_O)        0.295    24.542 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[6].gen_post_mid.gen_rem/gen_rem_inc/inst_i_7/O
                         net (fo=2, routed)           0.302    24.844    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[2]
    SLICE_X47Y61         LUT2 (Prop_lut2_I1_O)        0.124    24.968 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[2].carryxor_i_1/O
                         net (fo=1, routed)           0.000    24.968    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[2].carryxor_i_1_n_0
    SLICE_X47Y61         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    25.366 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    25.366    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X47Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.480 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    25.480    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X47Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    25.814 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/O[1]
                         net (fo=25, routed)          0.760    26.574    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_post_mid.gen_rem/gen_rem_inc/S[1]
    SLICE_X48Y61         LUT5 (Prop_lut5_I2_O)        0.303    26.877 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_post_mid.gen_rem/gen_rem_inc/inst_i_6__1/O
                         net (fo=2, routed)           0.568    27.445    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[2]
    SLICE_X48Y63         LUT2 (Prop_lut2_I1_O)        0.124    27.569 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carryxor_i_1/O
                         net (fo=1, routed)           0.000    27.569    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carryxor_i_1_n_0
    SLICE_X48Y63         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    28.101 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    28.101    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X48Y64         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    28.340 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/O[2]
                         net (fo=12, routed)          0.665    29.005    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_post_mid.gen_rem/gen_rem_inc/B[0]
    SLICE_X47Y64         LUT3 (Prop_lut3_I1_O)        0.328    29.333 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_post_mid.gen_rem/gen_rem_inc/inst_i_12/O
                         net (fo=1, routed)           0.154    29.487    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_post_mid.gen_rem/gen_rem_inc/inst_i_12_n_0
    SLICE_X47Y64         LUT6 (Prop_lut6_I3_O)        0.326    29.813 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_post_mid.gen_rem/gen_rem_inc/inst_i_1__5/O
                         net (fo=2, routed)           0.633    30.446    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_last.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[8]
    SLICE_X46Y62         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.447    30.893 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_last.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/O[3]
                         net (fo=1, routed)           0.762    31.655    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_last.gen_round.gen_add/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[0]
    SLICE_X38Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.820    32.475 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_last.gen_round.gen_add/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    32.475    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_last.gen_round.gen_add/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X38Y63         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    32.714 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_last.gen_round.gen_add/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[2]
                         net (fo=9, routed)           1.136    33.850    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/dtw_value_comp_inst/m_axis_dout_tdata[4]
    SLICE_X29Y64         LUT2 (Prop_lut2_I0_O)        0.301    34.151 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/dtw_value_comp_inst/dtw_cell_out[7]_i_21/O
                         net (fo=1, routed)           0.000    34.151    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/dtw_cell_out[4]_i_2_0[0]
    SLICE_X29Y64         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    34.683 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/dtw_cell_out_reg[7]_i_8/CO[3]
                         net (fo=1, routed)           0.000    34.683    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/dtw_value_comp_inst/CO[0]
    SLICE_X29Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.797 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/dtw_value_comp_inst/dtw_cell_out_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000    34.797    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/dtw_value_comp_inst/dtw_cell_out_reg[11]_i_5_n_0
    SLICE_X29Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    35.131 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/dtw_value_comp_inst/dtw_cell_out_reg[15]_i_5/O[1]
                         net (fo=1, routed)           0.923    36.054    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/dtw_value_comp_inst/data3[13]
    SLICE_X34Y68         LUT6 (Prop_lut6_I4_O)        0.303    36.357 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/dtw_value_comp_inst/dtw_cell_out[13]_i_2/O
                         net (fo=1, routed)           0.162    36.519    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/dtw_value_comp_inst/dtw_cell_out[13]_i_2_n_0
    SLICE_X34Y68         LUT6 (Prop_lut6_I0_O)        0.124    36.643 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/dtw_value_comp_inst/dtw_cell_out[13]_i_1/O
                         net (fo=1, routed)           0.000    36.643    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/dtw_value_comp_inst/dtw_cell_out[13]
    SLICE_X34Y68         FDRE                                         r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/dtw_value_comp_inst/dtw_cell_out_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2230, routed)        4.688   104.688    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/dtw_value_comp_inst/s00_axi_aclk
    SLICE_X34Y68         FDRE                                         r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/dtw_value_comp_inst/dtw_cell_out_reg[13]/C
                         clock pessimism              0.575   105.263    
                         clock uncertainty           -1.500   103.762    
    SLICE_X34Y68         FDRE (Setup_fdre_C_D)        0.081   103.843    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/dtw_value_comp_inst/dtw_cell_out_reg[13]
  -------------------------------------------------------------------
                         required time                        103.843    
                         arrival time                         -36.643    
  -------------------------------------------------------------------
                         slack                                 67.200    

Slack (MET) :             67.227ns  (required time - arrival time)
  Source:                 design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/dsp_inst1/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/dtw_value_comp_inst/dtw_cell_out_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_fpga_0 rise@100.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        27.429ns  (logic 13.108ns (47.789%)  route 14.321ns (52.211%))
  Logic Levels:           39  (CARRY4=20 LUT1=2 LUT2=7 LUT3=3 LUT5=3 LUT6=4)
  Clock Path Skew:        -3.873ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.545ns = ( 104.545 - 100.000 ) 
    Source Clock Delay      (SCD):    8.992ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2230, routed)        8.992     8.992    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/dsp_inst1/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/CLK
    DSP48_X1Y18          DSP48E1                                      r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/dsp_inst1/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      0.434     9.426 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/dsp_inst1/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/P[0]
                         net (fo=2, routed)           0.999    10.425    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inner_product_F1[0]
    SLICE_X20Y45         LUT2 (Prop_lut2_I0_O)        0.124    10.549 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/sum1_carry_i_4/O
                         net (fo=1, routed)           0.000    10.549    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/sum1_carry_i_4_n_0
    SLICE_X20Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.062 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/sum1_carry/CO[3]
                         net (fo=1, routed)           0.000    11.062    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/sum1_carry_n_0
    SLICE_X20Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.377 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/sum1_carry__0/O[3]
                         net (fo=2, routed)           1.727    13.104    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/sum1[7]
    SLICE_X35Y57         LUT5 (Prop_lut5_I0_O)        0.307    13.411 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/total_inner_product__2_carry__1_i_2/O
                         net (fo=2, routed)           0.603    14.014    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/total_inner_product__2_carry__1_i_2_n_0
    SLICE_X34Y58         LUT6 (Prop_lut6_I0_O)        0.124    14.138 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/total_inner_product__2_carry__1_i_4/O
                         net (fo=1, routed)           0.000    14.138    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/total_inner_product__2_carry__1_i_4_n_0
    SLICE_X34Y58         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.538    14.676 f  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/total_inner_product__2_carry__1/CO[2]
                         net (fo=8, routed)           0.881    15.556    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[0]
    SLICE_X40Y62         LUT1 (Prop_lut1_I0_O)        0.310    15.866 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[2].carryxor_i_1/O
                         net (fo=1, routed)           0.000    15.866    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[2].carryxor_i_1_n_0
    SLICE_X40Y62         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    16.264 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    16.264    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X40Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.598 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[1]
                         net (fo=14, routed)          0.731    17.330    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_pre_mid.gen_rem/gen_rem_inc/S[0]
    SLICE_X41Y62         LUT2 (Prop_lut2_I0_O)        0.332    17.662 f  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_pre_mid.gen_rem/gen_rem_inc/inst_i_2/O
                         net (fo=2, routed)           0.322    17.984    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[4]
    SLICE_X40Y61         LUT1 (Prop_lut1_I0_O)        0.327    18.311 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carryxor_i_1/O
                         net (fo=1, routed)           0.000    18.311    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carryxor_i_1_n_0
    SLICE_X40Y61         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    18.858 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[2]
                         net (fo=13, routed)          0.608    19.466    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_pre_mid.gen_rem/gen_rem_inc/S[3]
    SLICE_X43Y62         LUT3 (Prop_lut3_I1_O)        0.302    19.768 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_pre_mid.gen_rem/gen_rem_inc/inst_i_5/O
                         net (fo=2, routed)           0.528    20.296    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[6].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[2]
    SLICE_X42Y62         LUT2 (Prop_lut2_I1_O)        0.124    20.420 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[6].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[2].carryxor_i_1/O
                         net (fo=1, routed)           0.000    20.420    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[6].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[2].carryxor_i_1_n_0
    SLICE_X42Y62         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    20.800 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[6].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    20.800    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[6].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X42Y63         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    21.115 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[6].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=16, routed)          0.406    21.521    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_pre_mid.gen_rem/gen_rem_inc/B[0]
    SLICE_X43Y62         LUT5 (Prop_lut5_I3_O)        0.307    21.828 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_pre_mid.gen_rem/gen_rem_inc/inst_i_4__1/O
                         net (fo=5, routed)           0.745    22.573    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[6].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[4]
    SLICE_X46Y65         LUT2 (Prop_lut2_I1_O)        0.124    22.697 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[6].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carryxor_i_1/O
                         net (fo=1, routed)           0.000    22.697    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[6].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carryxor_i_1_n_0
    SLICE_X46Y65         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    23.210 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[6].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    23.210    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[6].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X46Y66         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    23.429 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[6].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carryxor_CARRY4/O[0]
                         net (fo=23, routed)          0.818    24.247    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[6].gen_post_mid.gen_rem/gen_rem_inc/S[6]
    SLICE_X47Y60         LUT3 (Prop_lut3_I1_O)        0.295    24.542 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[6].gen_post_mid.gen_rem/gen_rem_inc/inst_i_7/O
                         net (fo=2, routed)           0.302    24.844    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[2]
    SLICE_X47Y61         LUT2 (Prop_lut2_I1_O)        0.124    24.968 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[2].carryxor_i_1/O
                         net (fo=1, routed)           0.000    24.968    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[2].carryxor_i_1_n_0
    SLICE_X47Y61         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    25.366 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    25.366    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X47Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.480 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    25.480    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X47Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    25.814 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/O[1]
                         net (fo=25, routed)          0.760    26.574    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_post_mid.gen_rem/gen_rem_inc/S[1]
    SLICE_X48Y61         LUT5 (Prop_lut5_I2_O)        0.303    26.877 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_post_mid.gen_rem/gen_rem_inc/inst_i_6__1/O
                         net (fo=2, routed)           0.568    27.445    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[2]
    SLICE_X48Y63         LUT2 (Prop_lut2_I1_O)        0.124    27.569 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carryxor_i_1/O
                         net (fo=1, routed)           0.000    27.569    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carryxor_i_1_n_0
    SLICE_X48Y63         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    28.101 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    28.101    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X48Y64         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    28.340 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/O[2]
                         net (fo=12, routed)          0.665    29.005    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_post_mid.gen_rem/gen_rem_inc/B[0]
    SLICE_X47Y64         LUT3 (Prop_lut3_I1_O)        0.328    29.333 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_post_mid.gen_rem/gen_rem_inc/inst_i_12/O
                         net (fo=1, routed)           0.154    29.487    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_post_mid.gen_rem/gen_rem_inc/inst_i_12_n_0
    SLICE_X47Y64         LUT6 (Prop_lut6_I3_O)        0.326    29.813 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_post_mid.gen_rem/gen_rem_inc/inst_i_1__5/O
                         net (fo=2, routed)           0.633    30.446    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_last.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[8]
    SLICE_X46Y62         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.447    30.893 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_last.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/O[3]
                         net (fo=1, routed)           0.762    31.655    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_last.gen_round.gen_add/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[0]
    SLICE_X38Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.820    32.475 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_last.gen_round.gen_add/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    32.475    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_last.gen_round.gen_add/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X38Y63         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    32.790 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_last.gen_round.gen_add/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=9, routed)           0.938    33.728    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/dtw_value_comp_inst/m_axis_dout_tdata[5]
    SLICE_X31Y66         LUT2 (Prop_lut2_I0_O)        0.307    34.035 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/dtw_value_comp_inst/dtw_cell_out[7]_i_16/O
                         net (fo=1, routed)           0.000    34.035    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/dtw_cell_out[4]_i_2_1[1]
    SLICE_X31Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.585 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/dtw_cell_out_reg[7]_i_7/CO[3]
                         net (fo=1, routed)           0.000    34.585    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/dtw_matrix_memory_inst/dtw_cell_out[8]_i_2_0[0]
    SLICE_X31Y67         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    34.824 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/dtw_matrix_memory_inst/dtw_cell_out_reg[11]_i_4/O[2]
                         net (fo=1, routed)           1.017    35.841    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/dtw_value_comp_inst/data4[10]
    SLICE_X31Y62         LUT6 (Prop_lut6_I0_O)        0.302    36.143 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/dtw_value_comp_inst/dtw_cell_out[10]_i_2/O
                         net (fo=1, routed)           0.154    36.297    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/dtw_value_comp_inst/dtw_cell_out[10]_i_2_n_0
    SLICE_X31Y62         LUT6 (Prop_lut6_I0_O)        0.124    36.421 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/dtw_value_comp_inst/dtw_cell_out[10]_i_1/O
                         net (fo=1, routed)           0.000    36.421    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/dtw_value_comp_inst/dtw_cell_out[10]
    SLICE_X31Y62         FDRE                                         r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/dtw_value_comp_inst/dtw_cell_out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2230, routed)        4.545   104.545    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/dtw_value_comp_inst/s00_axi_aclk
    SLICE_X31Y62         FDRE                                         r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/dtw_value_comp_inst/dtw_cell_out_reg[10]/C
                         clock pessimism              0.575   105.120    
                         clock uncertainty           -1.500   103.619    
    SLICE_X31Y62         FDRE (Setup_fdre_C_D)        0.029   103.648    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/dtw_value_comp_inst/dtw_cell_out_reg[10]
  -------------------------------------------------------------------
                         required time                        103.648    
                         arrival time                         -36.421    
  -------------------------------------------------------------------
                         slack                                 67.227    

Slack (MET) :             67.249ns  (required time - arrival time)
  Source:                 design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/dsp_inst1/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/dtw_value_comp_inst/dtw_cell_out_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_fpga_0 rise@100.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        28.067ns  (logic 13.578ns (48.377%)  route 14.489ns (51.623%))
  Logic Levels:           44  (CARRY4=25 LUT1=2 LUT2=7 LUT3=3 LUT5=3 LUT6=4)
  Clock Path Skew:        -3.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.069ns = ( 105.069 - 100.000 ) 
    Source Clock Delay      (SCD):    8.992ns
    Clock Pessimism Removal (CPR):    0.709ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2230, routed)        8.992     8.992    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/dsp_inst1/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/CLK
    DSP48_X1Y18          DSP48E1                                      r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/dsp_inst1/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      0.434     9.426 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/dsp_inst1/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/P[0]
                         net (fo=2, routed)           0.999    10.425    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inner_product_F1[0]
    SLICE_X20Y45         LUT2 (Prop_lut2_I0_O)        0.124    10.549 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/sum1_carry_i_4/O
                         net (fo=1, routed)           0.000    10.549    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/sum1_carry_i_4_n_0
    SLICE_X20Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.062 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/sum1_carry/CO[3]
                         net (fo=1, routed)           0.000    11.062    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/sum1_carry_n_0
    SLICE_X20Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.377 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/sum1_carry__0/O[3]
                         net (fo=2, routed)           1.727    13.104    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/sum1[7]
    SLICE_X35Y57         LUT5 (Prop_lut5_I0_O)        0.307    13.411 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/total_inner_product__2_carry__1_i_2/O
                         net (fo=2, routed)           0.603    14.014    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/total_inner_product__2_carry__1_i_2_n_0
    SLICE_X34Y58         LUT6 (Prop_lut6_I0_O)        0.124    14.138 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/total_inner_product__2_carry__1_i_4/O
                         net (fo=1, routed)           0.000    14.138    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/total_inner_product__2_carry__1_i_4_n_0
    SLICE_X34Y58         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.538    14.676 f  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/total_inner_product__2_carry__1/CO[2]
                         net (fo=8, routed)           0.881    15.556    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[0]
    SLICE_X40Y62         LUT1 (Prop_lut1_I0_O)        0.310    15.866 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[2].carryxor_i_1/O
                         net (fo=1, routed)           0.000    15.866    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[2].carryxor_i_1_n_0
    SLICE_X40Y62         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    16.264 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    16.264    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X40Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.598 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[1]
                         net (fo=14, routed)          0.731    17.330    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_pre_mid.gen_rem/gen_rem_inc/S[0]
    SLICE_X41Y62         LUT2 (Prop_lut2_I0_O)        0.332    17.662 f  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_pre_mid.gen_rem/gen_rem_inc/inst_i_2/O
                         net (fo=2, routed)           0.322    17.984    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[4]
    SLICE_X40Y61         LUT1 (Prop_lut1_I0_O)        0.327    18.311 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carryxor_i_1/O
                         net (fo=1, routed)           0.000    18.311    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carryxor_i_1_n_0
    SLICE_X40Y61         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    18.858 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[2]
                         net (fo=13, routed)          0.608    19.466    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_pre_mid.gen_rem/gen_rem_inc/S[3]
    SLICE_X43Y62         LUT3 (Prop_lut3_I1_O)        0.302    19.768 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_pre_mid.gen_rem/gen_rem_inc/inst_i_5/O
                         net (fo=2, routed)           0.528    20.296    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[6].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[2]
    SLICE_X42Y62         LUT2 (Prop_lut2_I1_O)        0.124    20.420 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[6].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[2].carryxor_i_1/O
                         net (fo=1, routed)           0.000    20.420    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[6].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[2].carryxor_i_1_n_0
    SLICE_X42Y62         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    20.800 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[6].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    20.800    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[6].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X42Y63         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    21.115 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[6].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=16, routed)          0.406    21.521    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_pre_mid.gen_rem/gen_rem_inc/B[0]
    SLICE_X43Y62         LUT5 (Prop_lut5_I3_O)        0.307    21.828 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_pre_mid.gen_rem/gen_rem_inc/inst_i_4__1/O
                         net (fo=5, routed)           0.745    22.573    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[6].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[4]
    SLICE_X46Y65         LUT2 (Prop_lut2_I1_O)        0.124    22.697 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[6].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carryxor_i_1/O
                         net (fo=1, routed)           0.000    22.697    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[6].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carryxor_i_1_n_0
    SLICE_X46Y65         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    23.210 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[6].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    23.210    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[6].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X46Y66         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    23.429 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[6].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carryxor_CARRY4/O[0]
                         net (fo=23, routed)          0.818    24.247    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[6].gen_post_mid.gen_rem/gen_rem_inc/S[6]
    SLICE_X47Y60         LUT3 (Prop_lut3_I1_O)        0.295    24.542 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[6].gen_post_mid.gen_rem/gen_rem_inc/inst_i_7/O
                         net (fo=2, routed)           0.302    24.844    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[2]
    SLICE_X47Y61         LUT2 (Prop_lut2_I1_O)        0.124    24.968 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[2].carryxor_i_1/O
                         net (fo=1, routed)           0.000    24.968    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[2].carryxor_i_1_n_0
    SLICE_X47Y61         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    25.366 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    25.366    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X47Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.480 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    25.480    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X47Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    25.814 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/O[1]
                         net (fo=25, routed)          0.760    26.574    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_post_mid.gen_rem/gen_rem_inc/S[1]
    SLICE_X48Y61         LUT5 (Prop_lut5_I2_O)        0.303    26.877 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_post_mid.gen_rem/gen_rem_inc/inst_i_6__1/O
                         net (fo=2, routed)           0.568    27.445    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[2]
    SLICE_X48Y63         LUT2 (Prop_lut2_I1_O)        0.124    27.569 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carryxor_i_1/O
                         net (fo=1, routed)           0.000    27.569    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carryxor_i_1_n_0
    SLICE_X48Y63         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    28.101 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    28.101    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X48Y64         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    28.340 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/O[2]
                         net (fo=12, routed)          0.665    29.005    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_post_mid.gen_rem/gen_rem_inc/B[0]
    SLICE_X47Y64         LUT3 (Prop_lut3_I1_O)        0.328    29.333 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_post_mid.gen_rem/gen_rem_inc/inst_i_12/O
                         net (fo=1, routed)           0.154    29.487    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_post_mid.gen_rem/gen_rem_inc/inst_i_12_n_0
    SLICE_X47Y64         LUT6 (Prop_lut6_I3_O)        0.326    29.813 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_post_mid.gen_rem/gen_rem_inc/inst_i_1__5/O
                         net (fo=2, routed)           0.633    30.446    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_last.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[8]
    SLICE_X46Y62         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.447    30.893 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_last.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/O[3]
                         net (fo=1, routed)           0.762    31.655    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_last.gen_round.gen_add/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[0]
    SLICE_X38Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.820    32.475 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_last.gen_round.gen_add/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    32.475    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_last.gen_round.gen_add/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X38Y63         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    32.714 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_last.gen_round.gen_add/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[2]
                         net (fo=9, routed)           1.136    33.850    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/dtw_value_comp_inst/m_axis_dout_tdata[4]
    SLICE_X29Y64         LUT2 (Prop_lut2_I0_O)        0.301    34.151 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/dtw_value_comp_inst/dtw_cell_out[7]_i_21/O
                         net (fo=1, routed)           0.000    34.151    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/dtw_cell_out[4]_i_2_0[0]
    SLICE_X29Y64         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    34.683 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/dtw_cell_out_reg[7]_i_8/CO[3]
                         net (fo=1, routed)           0.000    34.683    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/dtw_value_comp_inst/CO[0]
    SLICE_X29Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.797 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/dtw_value_comp_inst/dtw_cell_out_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000    34.797    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/dtw_value_comp_inst/dtw_cell_out_reg[11]_i_5_n_0
    SLICE_X29Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.911 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/dtw_value_comp_inst/dtw_cell_out_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000    34.911    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/dtw_value_comp_inst/dtw_cell_out_reg[15]_i_5_n_0
    SLICE_X29Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.025 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/dtw_value_comp_inst/dtw_cell_out_reg[19]_i_5/CO[3]
                         net (fo=1, routed)           0.000    35.025    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/dtw_value_comp_inst/dtw_cell_out_reg[19]_i_5_n_0
    SLICE_X29Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.139 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/dtw_value_comp_inst/dtw_cell_out_reg[23]_i_5/CO[3]
                         net (fo=1, routed)           0.000    35.139    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/dtw_value_comp_inst/dtw_cell_out_reg[23]_i_5_n_0
    SLICE_X29Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.253 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/dtw_value_comp_inst/dtw_cell_out_reg[27]_i_5/CO[3]
                         net (fo=1, routed)           0.000    35.253    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/dtw_value_comp_inst/dtw_cell_out_reg[27]_i_5_n_0
    SLICE_X29Y70         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    35.492 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/dtw_value_comp_inst/dtw_cell_out_reg[31]_i_5/O[2]
                         net (fo=1, routed)           0.734    36.226    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/dtw_value_comp_inst/data3[30]
    SLICE_X31Y73         LUT6 (Prop_lut6_I4_O)        0.302    36.528 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/dtw_value_comp_inst/dtw_cell_out[30]_i_2/O
                         net (fo=1, routed)           0.407    36.935    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/dtw_value_comp_inst/dtw_cell_out[30]_i_2_n_0
    SLICE_X31Y73         LUT6 (Prop_lut6_I0_O)        0.124    37.059 r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/dtw_value_comp_inst/dtw_cell_out[30]_i_1/O
                         net (fo=1, routed)           0.000    37.059    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/dtw_value_comp_inst/dtw_cell_out[30]
    SLICE_X31Y73         FDRE                                         r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/dtw_value_comp_inst/dtw_cell_out_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2230, routed)        5.069   105.069    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/dtw_value_comp_inst/s00_axi_aclk
    SLICE_X31Y73         FDRE                                         r  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/dtw_value_comp_inst/dtw_cell_out_reg[30]/C
                         clock pessimism              0.709   105.778    
                         clock uncertainty           -1.500   104.277    
    SLICE_X31Y73         FDRE (Setup_fdre_C_D)        0.031   104.308    design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/dtw_value_comp_inst/dtw_cell_out_reg[30]
  -------------------------------------------------------------------
                         required time                        104.308    
                         arrival time                         -37.059    
  -------------------------------------------------------------------
                         slack                                 67.249    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.078ns  (logic 0.484ns (44.898%)  route 0.594ns (55.102%))
  Logic Levels:           0  
  Clock Path Skew:        0.923ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.260ns
    Clock Pessimism Removal (CPR):    0.013ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2230, routed)        0.260     0.260    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X26Y89         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y89         SRLC32E (Prop_srlc32e_CLK_Q)
                                                      0.484     0.744 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32/Q
                         net (fo=2, routed)           0.594     1.338    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[33]_0[25]
    SLICE_X30Y95         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2230, routed)        1.197     1.197    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X30Y95         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[25]/C
                         clock pessimism             -0.013     1.184    
    SLICE_X30Y95         FDRE (Hold_fdre_C_D)         0.076     1.260    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.260    
                         arrival time                           1.338    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[36]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.103ns  (logic 0.500ns (45.337%)  route 0.603ns (54.663%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT3=1)
  Clock Path Skew:        0.919ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.448ns
    Source Clock Delay      (SCD):    0.502ns
    Clock Pessimism Removal (CPR):    0.027ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2230, routed)        0.502     0.502    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X26Y92         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y92         FDRE (Prop_fdre_C_Q)         0.148     0.650 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[36]/Q
                         net (fo=27, routed)          0.209     0.859    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/Q[36]
    SLICE_X26Y91         LUT2 (Prop_lut2_I0_O)        0.098     0.957 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/axaddr_incr[3]_i_6__0/O
                         net (fo=1, routed)           0.172     1.129    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/axaddr_incr[3]_i_6__0_n_0
    SLICE_X27Y92         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.146     1.275 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/axaddr_incr_reg[3]_i_2__0/O[2]
                         net (fo=1, routed)           0.222     1.497    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]_0[2]
    SLICE_X31Y92         LUT3 (Prop_lut3_I0_O)        0.108     1.605 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[2]_i_1__0/O
                         net (fo=1, routed)           0.000     1.605    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[2]_i_1__0_n_0
    SLICE_X31Y92         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2230, routed)        1.448     1.448    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X31Y92         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[2]/C
                         clock pessimism             -0.027     1.421    
    SLICE_X31Y92         FDRE (Hold_fdre_C_D)         0.092     1.513    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.513    
                         arrival time                           1.605    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[36]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.121ns  (logic 0.600ns (53.515%)  route 0.521ns (46.485%))
  Logic Levels:           4  (CARRY4=2 LUT3=2)
  Clock Path Skew:        0.919ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.448ns
    Source Clock Delay      (SCD):    0.502ns
    Clock Pessimism Removal (CPR):    0.027ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2230, routed)        0.502     0.502    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X26Y92         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y92         FDRE (Prop_fdre_C_Q)         0.148     0.650 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[36]/Q
                         net (fo=27, routed)          0.325     0.974    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[2]_1[12]
    SLICE_X28Y92         LUT3 (Prop_lut3_I2_O)        0.098     1.072 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_15/O
                         net (fo=1, routed)           0.000     1.072    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_15_n_0
    SLICE_X28Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     1.224 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000     1.224    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]_i_3__0_n_0
    SLICE_X28Y93         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.091     1.315 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]_i_3__0/O[1]
                         net (fo=1, routed)           0.197     1.512    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]_i_3__0_n_6
    SLICE_X31Y92         LUT3 (Prop_lut3_I2_O)        0.111     1.623 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[5]_i_1__0/O
                         net (fo=1, routed)           0.000     1.623    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[5]_i_1__0_n_0
    SLICE_X31Y92         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2230, routed)        1.448     1.448    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X31Y92         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/C
                         clock pessimism             -0.027     1.421    
    SLICE_X31Y92         FDRE (Hold_fdre_C_D)         0.107     1.528    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.528    
                         arrival time                           1.623    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.705ns  (logic 0.272ns (38.581%)  route 0.433ns (61.419%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.514ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.114ns
    Source Clock Delay      (SCD):    0.573ns
    Clock Pessimism Removal (CPR):    0.027ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2230, routed)        0.573     0.573    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X27Y91         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y91         FDRE (Prop_fdre_C_Q)         0.128     0.701 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[2]/Q
                         net (fo=7, routed)           0.198     0.900    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[2]_1[2]
    SLICE_X31Y92         LUT6 (Prop_lut6_I4_O)        0.099     0.999 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/m_axi_araddr[2]_INST_0/O
                         net (fo=1, routed)           0.235     1.233    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_araddr[2]
    SLICE_X31Y96         LUT4 (Prop_lut4_I0_O)        0.045     1.278 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[3]_i_1/O
                         net (fo=1, routed)           0.000     1.278    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_amesg[3]
    SLICE_X31Y96         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2230, routed)        1.114     1.114    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X31Y96         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[3]/C
                         clock pessimism             -0.027     1.087    
    SLICE_X31Y96         FDRE (Hold_fdre_C_D)         0.091     1.178    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.178    
                         arrival time                           1.278    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.974ns  (logic 0.527ns (54.118%)  route 0.447ns (45.882%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.779ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.052ns
    Source Clock Delay      (SCD):    0.260ns
    Clock Pessimism Removal (CPR):    0.013ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2230, routed)        0.260     0.260    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X26Y89         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y89         SRLC32E (Prop_srlc32e_CLK_Q)
                                                      0.482     0.742 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/Q
                         net (fo=2, routed)           0.447     1.189    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[33]_0[21]
    SLICE_X27Y95         LUT3 (Prop_lut3_I0_O)        0.045     1.234 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[21]_i_1__1/O
                         net (fo=1, routed)           0.000     1.234    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[21]_i_1__1_n_0
    SLICE_X27Y95         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2230, routed)        1.052     1.052    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X27Y95         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[21]/C
                         clock pessimism             -0.013     1.039    
    SLICE_X27Y95         FDRE (Hold_fdre_C_D)         0.092     1.131    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.131    
                         arrival time                           1.234    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[36]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.436ns  (logic 0.336ns (23.396%)  route 1.100ns (76.604%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        1.242ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.771ns
    Source Clock Delay      (SCD):    0.502ns
    Clock Pessimism Removal (CPR):    0.027ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2230, routed)        0.502     0.502    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X26Y92         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y92         FDRE (Prop_fdre_C_Q)         0.148     0.650 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[36]/Q
                         net (fo=27, routed)          0.451     1.101    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/Q[36]
    SLICE_X31Y90         LUT3 (Prop_lut3_I1_O)        0.098     1.199 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/axaddr_offset_r[1]_i_2__0/O
                         net (fo=1, routed)           0.273     1.472    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/axaddr_offset_r[1]_i_2__0_n_0
    SLICE_X31Y90         LUT6 (Prop_lut6_I1_O)        0.045     1.517 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/axaddr_offset_r[1]_i_1__0/O
                         net (fo=7, routed)           0.376     1.893    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/axaddr_offset_r_reg[1]
    SLICE_X33Y91         LUT6 (Prop_lut6_I1_O)        0.045     1.938 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/wrap_cnt_r[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.938    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg[3]_0[0]
    SLICE_X33Y91         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2230, routed)        1.771     1.771    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X33Y91         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg[0]/C
                         clock pessimism             -0.027     1.744    
    SLICE_X33Y91         FDRE (Hold_fdre_C_D)         0.091     1.835    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.835    
                         arrival time                           1.938    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.839ns  (logic 0.272ns (32.422%)  route 0.567ns (67.578%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.644ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.050ns
    Source Clock Delay      (SCD):    0.380ns
    Clock Pessimism Removal (CPR):    0.027ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2230, routed)        0.380     0.380    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X28Y95         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y95         FDRE (Prop_fdre_C_Q)         0.128     0.508 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/Q
                         net (fo=2, routed)           0.242     0.750    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg_n_0_[8]
    SLICE_X29Y95         LUT6 (Prop_lut6_I3_O)        0.099     0.849 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/m_axi_araddr[8]_INST_0/O
                         net (fo=1, routed)           0.325     1.173    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_araddr[8]
    SLICE_X31Y97         LUT4 (Prop_lut4_I0_O)        0.045     1.218 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[9]_i_1/O
                         net (fo=1, routed)           0.000     1.218    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_amesg[9]
    SLICE_X31Y97         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2230, routed)        1.050     1.050    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X31Y97         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[9]/C
                         clock pessimism             -0.027     1.023    
    SLICE_X31Y97         FDRE (Hold_fdre_C_D)         0.092     1.115    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.115    
                         arrival time                           1.218    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[36]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.071ns  (logic 0.613ns (57.216%)  route 0.458ns (42.784%))
  Logic Levels:           5  (CARRY4=3 LUT3=2)
  Clock Path Skew:        0.836ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.364ns
    Source Clock Delay      (SCD):    0.502ns
    Clock Pessimism Removal (CPR):    0.027ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2230, routed)        0.502     0.502    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X26Y92         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y92         FDRE (Prop_fdre_C_Q)         0.148     0.650 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[36]/Q
                         net (fo=27, routed)          0.325     0.974    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[2]_1[12]
    SLICE_X28Y92         LUT3 (Prop_lut3_I2_O)        0.098     1.072 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_15/O
                         net (fo=1, routed)           0.000     1.072    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_15_n_0
    SLICE_X28Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     1.224 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000     1.224    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]_i_3__0_n_0
    SLICE_X28Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.263 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000     1.263    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]_i_3__0_n_0
    SLICE_X28Y94         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.328 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]_i_4__0/O[2]
                         net (fo=1, routed)           0.134     1.462    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]_i_4__0_n_5
    SLICE_X30Y93         LUT3 (Prop_lut3_I2_O)        0.111     1.573 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[10]_i_1__0/O
                         net (fo=1, routed)           0.000     1.573    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[10]_i_1__0_n_0
    SLICE_X30Y93         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2230, routed)        1.364     1.364    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X30Y93         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]/C
                         clock pessimism             -0.027     1.337    
    SLICE_X30Y93         FDRE (Hold_fdre_C_D)         0.131     1.468    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.468    
                         arrival time                           1.573    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.364ns  (logic 0.382ns (28.012%)  route 0.982ns (71.988%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        1.129ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.658ns
    Source Clock Delay      (SCD):    0.502ns
    Clock Pessimism Removal (CPR):    0.027ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2230, routed)        0.502     0.502    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X26Y92         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y92         FDRE (Prop_fdre_C_Q)         0.164     0.666 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[35]/Q
                         net (fo=26, routed)          0.627     1.293    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[3]_0[5]
    SLICE_X29Y92         LUT3 (Prop_lut3_I2_O)        0.045     1.338 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[3]_i_3/O
                         net (fo=1, routed)           0.000     1.338    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[3]_i_3_n_0
    SLICE_X29Y92         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.401 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[3]_i_2__0/O[3]
                         net (fo=1, routed)           0.355     1.755    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/O[3]
    SLICE_X32Y92         LUT6 (Prop_lut6_I1_O)        0.110     1.865 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_wrap[3]_i_1/O
                         net (fo=1, routed)           0.000     1.865    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[11]_1[3]
    SLICE_X32Y92         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2230, routed)        1.658     1.658    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X32Y92         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[3]/C
                         clock pessimism             -0.027     1.631    
    SLICE_X32Y92         FDRE (Hold_fdre_C_D)         0.121     1.752    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.752    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.999ns  (logic 0.462ns (46.224%)  route 0.537ns (53.776%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT6=1)
  Clock Path Skew:        0.764ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.364ns
    Source Clock Delay      (SCD):    0.573ns
    Clock Pessimism Removal (CPR):    0.027ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2230, routed)        0.573     0.573    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X27Y91         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y91         FDRE (Prop_fdre_C_Q)         0.141     0.714 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[3]/Q
                         net (fo=9, routed)           0.351     1.066    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[2]_1[3]
    SLICE_X27Y92         LUT6 (Prop_lut6_I0_O)        0.045     1.111 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_8/O
                         net (fo=1, routed)           0.000     1.111    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/axaddr_incr_reg[3][3]
    SLICE_X27Y92         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.226 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/axaddr_incr_reg[3]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     1.226    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/axaddr_incr_reg[3]_i_2__0_n_0
    SLICE_X27Y93         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.280 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/axaddr_incr_reg[7]_i_2__0/O[0]
                         net (fo=1, routed)           0.186     1.466    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]_0[0]
    SLICE_X30Y93         LUT3 (Prop_lut3_I0_O)        0.107     1.573 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[4]_i_1__0/O
                         net (fo=1, routed)           0.000     1.573    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[4]_i_1__0_n_0
    SLICE_X30Y93         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=2230, routed)        1.364     1.364    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X30Y93         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]/C
                         clock pessimism             -0.027     1.337    
    SLICE_X30Y93         FDRE (Hold_fdre_C_D)         0.121     1.458    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.458    
                         arrival time                           1.573    
  -------------------------------------------------------------------
                         slack                                  0.114    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         100.000     97.056     RAMB36_X2Y13  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/dtw_matrix_memory_inst/even_rows/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         100.000     97.056     RAMB36_X2Y14  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/dtw_matrix_memory_inst/odd_rows/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB18_X2Y22  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/temp_test_memory_inst/template_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         100.000     97.424     RAMB18_X2Y22  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/temp_test_memory_inst/template_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB18_X2Y23  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/temp_test_memory_inst/test_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         100.000     97.424     RAMB18_X2Y23  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/temp_test_memory_inst/test_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB36_X2Y13  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/dtw_matrix_memory_inst/even_rows/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB36_X2Y14  design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/dtw_matrix_memory_inst/odd_rows/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         100.000     97.846     DSP48_X1Y19   design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/dsp_inst2/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         100.000     97.846     DSP48_X2Y24   design_1_i/dtw_8F_32bit_0/inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/dsp_inst3/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         50.000      49.020     SLICE_X26Y85  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         50.000      49.020     SLICE_X26Y86  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         50.000      49.020     SLICE_X26Y85  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         50.000      49.020     SLICE_X26Y87  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         50.000      49.020     SLICE_X26Y87  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         50.000      49.020     SLICE_X26Y85  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         50.000      49.020     SLICE_X26Y87  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         50.000      49.020     SLICE_X30Y90  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         50.000      49.020     SLICE_X30Y90  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         50.000      49.020     SLICE_X30Y90  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         50.000      49.020     SLICE_X30Y87  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         50.000      49.020     SLICE_X30Y87  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         50.000      49.020     SLICE_X26Y85  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         50.000      49.020     SLICE_X26Y85  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         50.000      49.020     SLICE_X26Y86  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         50.000      49.020     SLICE_X26Y86  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         50.000      49.020     SLICE_X26Y85  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         50.000      49.020     SLICE_X26Y85  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         50.000      49.020     SLICE_X26Y87  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         50.000      49.020     SLICE_X26Y87  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK



