

================================================================
== Vitis HLS Report for 'Crypto_Pipeline_VITIS_LOOP_180_12'
================================================================
* Date:           Mon Jan 13 00:09:24 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        Crypto
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  3.268 ns|     2.16 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     4099|     4099|  32.792 us|  32.792 us|  4099|  4099|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_180_12  |     4097|     4097|         3|          1|          1|  4096|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     47|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     36|    -|
|Register         |        -|    -|      76|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      76|     83|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln180_fu_84_p2   |         +|   0|  0|  14|          13|           1|
    |add_ln8_fu_95_p2     |         +|   0|  0|  14|          13|          13|
    |icmp_ln180_fu_78_p2  |      icmp|   0|  0|  17|          13|          14|
    |ap_enable_pp0        |       xor|   0|  0|   2|           1|           2|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  47|          40|          30|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_3     |   9|          2|   13|         26|
    |i_fu_34                  |   9|          2|   13|         26|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|   28|         56|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |DataTemp_load_reg_131             |  32|   0|   32|          0|
    |add_ln8_reg_121                   |  13|   0|   13|          0|
    |add_ln8_reg_121_pp0_iter1_reg     |  13|   0|   13|          0|
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |i_fu_34                           |  13|   0|   13|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |  76|   0|   76|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+-----------------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |           Source Object           |    C Type    |
+---------------------+-----+-----+------------+-----------------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  Crypto_Pipeline_VITIS_LOOP_180_12|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  Crypto_Pipeline_VITIS_LOOP_180_12|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  Crypto_Pipeline_VITIS_LOOP_180_12|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  Crypto_Pipeline_VITIS_LOOP_180_12|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  Crypto_Pipeline_VITIS_LOOP_180_12|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  Crypto_Pipeline_VITIS_LOOP_180_12|  return value|
|zext_ln14_6          |   in|   13|     ap_none|                        zext_ln14_6|        scalar|
|DataTemp_address0    |  out|   12|   ap_memory|                           DataTemp|         array|
|DataTemp_ce0         |  out|    1|   ap_memory|                           DataTemp|         array|
|DataTemp_q0          |   in|   32|   ap_memory|                           DataTemp|         array|
|data_ram_0_address0  |  out|   13|   ap_memory|                         data_ram_0|         array|
|data_ram_0_ce0       |  out|    1|   ap_memory|                         data_ram_0|         array|
|data_ram_0_we0       |  out|    1|   ap_memory|                         data_ram_0|         array|
|data_ram_0_d0        |  out|   32|   ap_memory|                         data_ram_0|         array|
+---------------------+-----+-----+------------+-----------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.26>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 6 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%zext_ln14_6_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %zext_ln14_6"   --->   Operation 7 'read' 'zext_ln14_6_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (1.58ns)   --->   "%store_ln0 = store i13 0, i13 %i"   --->   Operation 8 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%br_ln0 = br void %VITIS_LOOP_181_13"   --->   Operation 9 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%i_3 = load i13 %i" [DATAMemory.cpp:8->Crypto.cpp:185]   --->   Operation 10 'load' 'i_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 11 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (1.67ns)   --->   "%icmp_ln180 = icmp_eq  i13 %i_3, i13 4096" [Crypto.cpp:180]   --->   Operation 12 'icmp' 'icmp_ln180' <Predicate = true> <Delay = 1.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (1.67ns)   --->   "%add_ln180 = add i13 %i_3, i13 1" [Crypto.cpp:180]   --->   Operation 13 'add' 'add_ln180' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln180 = br i1 %icmp_ln180, void %VITIS_LOOP_181_13.split, void %sw.epilog.loopexit.exitStub" [Crypto.cpp:180]   --->   Operation 14 'br' 'br_ln180' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%i_10_cast = zext i13 %i_3" [DATAMemory.cpp:8->Crypto.cpp:185]   --->   Operation 15 'zext' 'i_10_cast' <Predicate = (!icmp_ln180)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (1.67ns)   --->   "%add_ln8 = add i13 %zext_ln14_6_read, i13 %i_3" [DATAMemory.cpp:8->Crypto.cpp:185]   --->   Operation 16 'add' 'add_ln8' <Predicate = (!icmp_ln180)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%DataTemp_addr = getelementptr i32 %DataTemp, i64 0, i64 %i_10_cast" [Crypto.cpp:182]   --->   Operation 17 'getelementptr' 'DataTemp_addr' <Predicate = (!icmp_ln180)> <Delay = 0.00>
ST_1 : Operation 18 [2/2] (3.25ns)   --->   "%DataTemp_load = load i12 %DataTemp_addr" [Crypto.cpp:182]   --->   Operation 18 'load' 'DataTemp_load' <Predicate = (!icmp_ln180)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 19 [1/1] (1.58ns)   --->   "%store_ln180 = store i13 %add_ln180, i13 %i" [Crypto.cpp:180]   --->   Operation 19 'store' 'store_ln180' <Predicate = (!icmp_ln180)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 20 [1/2] (3.25ns)   --->   "%DataTemp_load = load i12 %DataTemp_addr" [Crypto.cpp:182]   --->   Operation 20 'load' 'DataTemp_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 27 'ret' 'ret_ln0' <Predicate = (icmp_ln180)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln8 = zext i13 %add_ln8" [DATAMemory.cpp:8->Crypto.cpp:185]   --->   Operation 21 'zext' 'zext_ln8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%data_ram_0_addr = getelementptr i32 %data_ram_0, i64 0, i64 %zext_ln8" [DATAMemory.cpp:8->Crypto.cpp:185]   --->   Operation 22 'getelementptr' 'data_ram_0_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%speclooptripcount_ln180 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4096, i64 4096, i64 4096" [Crypto.cpp:180]   --->   Operation 23 'speclooptripcount' 'speclooptripcount_ln180' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%specloopname_ln180 = specloopname void @_ssdm_op_SpecLoopName, void @empty_21" [Crypto.cpp:180]   --->   Operation 24 'specloopname' 'specloopname_ln180' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (3.25ns)   --->   "%store_ln8 = store i32 %DataTemp_load, i13 %data_ram_0_addr" [DATAMemory.cpp:8->Crypto.cpp:185]   --->   Operation 25 'store' 'store_ln8' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln180 = br void %VITIS_LOOP_181_13" [Crypto.cpp:180]   --->   Operation 26 'br' 'br_ln180' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ zext_ln14_6]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ DataTemp]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ data_ram_0]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                       (alloca           ) [ 0100]
zext_ln14_6_read        (read             ) [ 0000]
store_ln0               (store            ) [ 0000]
br_ln0                  (br               ) [ 0000]
i_3                     (load             ) [ 0000]
specpipeline_ln0        (specpipeline     ) [ 0000]
icmp_ln180              (icmp             ) [ 0110]
add_ln180               (add              ) [ 0000]
br_ln180                (br               ) [ 0000]
i_10_cast               (zext             ) [ 0000]
add_ln8                 (add              ) [ 0111]
DataTemp_addr           (getelementptr    ) [ 0110]
store_ln180             (store            ) [ 0000]
DataTemp_load           (load             ) [ 0101]
zext_ln8                (zext             ) [ 0000]
data_ram_0_addr         (getelementptr    ) [ 0000]
speclooptripcount_ln180 (speclooptripcount) [ 0000]
specloopname_ln180      (specloopname     ) [ 0000]
store_ln8               (store            ) [ 0000]
br_ln180                (br               ) [ 0000]
ret_ln0                 (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="zext_ln14_6">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln14_6"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="DataTemp">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DataTemp"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="data_ram_0">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_ram_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i13"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_21"/></StgValue>
</bind>
</comp>

<comp id="34" class="1004" name="i_fu_34">
<pin_list>
<pin id="35" dir="0" index="0" bw="1" slack="0"/>
<pin id="36" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="38" class="1004" name="zext_ln14_6_read_read_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="13" slack="0"/>
<pin id="40" dir="0" index="1" bw="13" slack="0"/>
<pin id="41" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln14_6_read/1 "/>
</bind>
</comp>

<comp id="44" class="1004" name="DataTemp_addr_gep_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="32" slack="0"/>
<pin id="46" dir="0" index="1" bw="1" slack="0"/>
<pin id="47" dir="0" index="2" bw="13" slack="0"/>
<pin id="48" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="DataTemp_addr/1 "/>
</bind>
</comp>

<comp id="51" class="1004" name="grp_access_fu_51">
<pin_list>
<pin id="52" dir="0" index="0" bw="12" slack="0"/>
<pin id="53" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="54" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="55" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="DataTemp_load/1 "/>
</bind>
</comp>

<comp id="57" class="1004" name="data_ram_0_addr_gep_fu_57">
<pin_list>
<pin id="58" dir="0" index="0" bw="32" slack="0"/>
<pin id="59" dir="0" index="1" bw="1" slack="0"/>
<pin id="60" dir="0" index="2" bw="13" slack="0"/>
<pin id="61" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_ram_0_addr/3 "/>
</bind>
</comp>

<comp id="64" class="1004" name="store_ln8_access_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="13" slack="0"/>
<pin id="66" dir="0" index="1" bw="32" slack="1"/>
<pin id="67" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="68" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln8/3 "/>
</bind>
</comp>

<comp id="70" class="1004" name="store_ln0_store_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="0" index="1" bw="13" slack="0"/>
<pin id="73" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="75" class="1004" name="i_3_load_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="13" slack="0"/>
<pin id="77" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_3/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="icmp_ln180_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="13" slack="0"/>
<pin id="80" dir="0" index="1" bw="13" slack="0"/>
<pin id="81" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln180/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="add_ln180_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="13" slack="0"/>
<pin id="86" dir="0" index="1" bw="1" slack="0"/>
<pin id="87" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln180/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="i_10_cast_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="13" slack="0"/>
<pin id="92" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_10_cast/1 "/>
</bind>
</comp>

<comp id="95" class="1004" name="add_ln8_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="13" slack="0"/>
<pin id="97" dir="0" index="1" bw="13" slack="0"/>
<pin id="98" dir="1" index="2" bw="13" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln8/1 "/>
</bind>
</comp>

<comp id="101" class="1004" name="store_ln180_store_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="13" slack="0"/>
<pin id="103" dir="0" index="1" bw="13" slack="0"/>
<pin id="104" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln180/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="zext_ln8_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="13" slack="2"/>
<pin id="108" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln8/3 "/>
</bind>
</comp>

<comp id="110" class="1005" name="i_reg_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="13" slack="0"/>
<pin id="112" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="117" class="1005" name="icmp_ln180_reg_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="1" slack="1"/>
<pin id="119" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln180 "/>
</bind>
</comp>

<comp id="121" class="1005" name="add_ln8_reg_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="13" slack="2"/>
<pin id="123" dir="1" index="1" bw="13" slack="2"/>
</pin_list>
<bind>
<opset="add_ln8 "/>
</bind>
</comp>

<comp id="126" class="1005" name="DataTemp_addr_reg_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="12" slack="1"/>
<pin id="128" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="DataTemp_addr "/>
</bind>
</comp>

<comp id="131" class="1005" name="DataTemp_load_reg_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="32" slack="1"/>
<pin id="133" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="DataTemp_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="37"><net_src comp="6" pin="0"/><net_sink comp="34" pin=0"/></net>

<net id="42"><net_src comp="8" pin="0"/><net_sink comp="38" pin=0"/></net>

<net id="43"><net_src comp="0" pin="0"/><net_sink comp="38" pin=1"/></net>

<net id="49"><net_src comp="2" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="50"><net_src comp="24" pin="0"/><net_sink comp="44" pin=1"/></net>

<net id="56"><net_src comp="44" pin="3"/><net_sink comp="51" pin=0"/></net>

<net id="62"><net_src comp="4" pin="0"/><net_sink comp="57" pin=0"/></net>

<net id="63"><net_src comp="24" pin="0"/><net_sink comp="57" pin=1"/></net>

<net id="69"><net_src comp="57" pin="3"/><net_sink comp="64" pin=0"/></net>

<net id="74"><net_src comp="10" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="82"><net_src comp="75" pin="1"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="20" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="88"><net_src comp="75" pin="1"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="22" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="93"><net_src comp="75" pin="1"/><net_sink comp="90" pin=0"/></net>

<net id="94"><net_src comp="90" pin="1"/><net_sink comp="44" pin=2"/></net>

<net id="99"><net_src comp="38" pin="2"/><net_sink comp="95" pin=0"/></net>

<net id="100"><net_src comp="75" pin="1"/><net_sink comp="95" pin=1"/></net>

<net id="105"><net_src comp="84" pin="2"/><net_sink comp="101" pin=0"/></net>

<net id="109"><net_src comp="106" pin="1"/><net_sink comp="57" pin=2"/></net>

<net id="113"><net_src comp="34" pin="1"/><net_sink comp="110" pin=0"/></net>

<net id="114"><net_src comp="110" pin="1"/><net_sink comp="70" pin=1"/></net>

<net id="115"><net_src comp="110" pin="1"/><net_sink comp="75" pin=0"/></net>

<net id="116"><net_src comp="110" pin="1"/><net_sink comp="101" pin=1"/></net>

<net id="120"><net_src comp="78" pin="2"/><net_sink comp="117" pin=0"/></net>

<net id="124"><net_src comp="95" pin="2"/><net_sink comp="121" pin=0"/></net>

<net id="125"><net_src comp="121" pin="1"/><net_sink comp="106" pin=0"/></net>

<net id="129"><net_src comp="44" pin="3"/><net_sink comp="126" pin=0"/></net>

<net id="130"><net_src comp="126" pin="1"/><net_sink comp="51" pin=0"/></net>

<net id="134"><net_src comp="51" pin="3"/><net_sink comp="131" pin=0"/></net>

<net id="135"><net_src comp="131" pin="1"/><net_sink comp="64" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: data_ram_0 | {3 }
 - Input state : 
	Port: Crypto_Pipeline_VITIS_LOOP_180_12 : zext_ln14_6 | {1 }
	Port: Crypto_Pipeline_VITIS_LOOP_180_12 : DataTemp | {1 2 }
	Port: Crypto_Pipeline_VITIS_LOOP_180_12 : data_ram_0 | {}
  - Chain level:
	State 1
		store_ln0 : 1
		i_3 : 1
		icmp_ln180 : 2
		add_ln180 : 2
		br_ln180 : 3
		i_10_cast : 2
		add_ln8 : 2
		DataTemp_addr : 3
		DataTemp_load : 4
		store_ln180 : 3
	State 2
	State 3
		data_ram_0_addr : 1
		store_ln8 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|
| Operation|       Functional Unit       |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|
|    add   |       add_ln180_fu_84       |    0    |    14   |
|          |        add_ln8_fu_95        |    0    |    14   |
|----------|-----------------------------|---------|---------|
|   icmp   |       icmp_ln180_fu_78      |    0    |    14   |
|----------|-----------------------------|---------|---------|
|   read   | zext_ln14_6_read_read_fu_38 |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   zext   |       i_10_cast_fu_90       |    0    |    0    |
|          |       zext_ln8_fu_106       |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   Total  |                             |    0    |    42   |
|----------|-----------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|DataTemp_addr_reg_126|   12   |
|DataTemp_load_reg_131|   32   |
|   add_ln8_reg_121   |   13   |
|      i_reg_110      |   13   |
|  icmp_ln180_reg_117 |    1   |
+---------------------+--------+
|        Total        |   71   |
+---------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_51 |  p0  |   2  |  12  |   24   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   24   ||  1.588  ||    9    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   42   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    9   |
|  Register |    -   |   71   |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   71   |   51   |
+-----------+--------+--------+--------+
