Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto baaf52ce73c942d7a9994bd043da4eb8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ALU4_TB_behav xil_defaultlib.ALU4_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xil_defaultlib.paquetealu
Compiling architecture behavioral of entity xil_defaultlib.ALU1 [alu1_default]
Compiling architecture behavioral of entity xil_defaultlib.ALU4b [alu4b_default]
Compiling architecture behavioral of entity xil_defaultlib.alu4_tb
Built simulation snapshot ALU4_TB_behav
