#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x5b60f2270840 .scope module, "userlogic_test" "userlogic_test" 2 5;
 .timescale -9 -11;
P_0x5b60f2279470 .param/l "ADDR_WIDTH" 1 2 9, +C4<00000000000000000000000000001111>;
P_0x5b60f22794b0 .param/l "AXIS_DWIDTH" 1 2 7, +C4<00000000000000000000000000100000>;
P_0x5b60f22794f0 .param/l "BUF_SIZE" 1 2 8, +C4<00000000000000001000000000000000>;
P_0x5b60f2279530 .param/l "NUM_READ_OUT_MUX_BITS" 1 2 11, +C4<00000000000000000000000000000000>;
v0x5b60f22d92e0_0 .var "clk", 0 0;
v0x5b60f22d93a0_0 .var "cycle_count", 32 1;
v0x5b60f22d9480_0 .net "data_out", 31 0, L_0x5b60f2335300;  1 drivers
v0x5b60f22d9540_0 .var/i "dump_vars", 31 0;
v0x5b60f22d9620_0 .var "dump_vars_filename", 8192 1;
v0x5b60f22d9750_0 .var/i "i", 31 0;
v0x5b60f22d9830_0 .var "image_n_columns", 9 0;
v0x5b60f22d9910_0 .var "image_n_rows", 9 0;
v0x5b60f22d99f0_0 .var "input_buffer_filename", 8192 1;
v0x5b60f22d9ad0_0 .var "instr_mem_filename", 8192 1;
v0x5b60f22d9bb0 .array "intermediate_data_out", 0 1;
v0x5b60f22d9bb0_0 .net v0x5b60f22d9bb0 0, 15 0, v0x5b60f22ba270_0; 1 drivers
v0x5b60f22d9bb0_1 .net v0x5b60f22d9bb0 1, 15 0, v0x5b60f22bbe80_0; 1 drivers
v0x5b60f22d9c90_0 .net "intermediate_read_data", 63 0, L_0x5b60f2333c20;  1 drivers
v0x5b60f22d9d30_0 .var "num_cycles", 32 1;
v0x5b60f22d9e10_0 .var "out_end_addr", 32 0;
v0x5b60f22d9ef0_0 .var "out_start_addr", 32 0;
v0x5b60f22d9fd0_0 .var/i "outfile", 31 0;
v0x5b60f22da0b0 .array "output_buffer_addr", 0 1;
v0x5b60f22da0b0_0 .net v0x5b60f22da0b0 0, 31 0, L_0x5b60f2334810; 1 drivers
v0x5b60f22da0b0_1 .net v0x5b60f22da0b0 1, 31 0, L_0x5b60f23350d0; 1 drivers
v0x5b60f22da1d0_0 .var "output_buffer_filename", 8192 1;
v0x5b60f22da2b0_0 .var "read_addr", 14 0;
v0x5b60f22da390_0 .var/i "read_input_buffer", 31 0;
v0x5b60f22da470_0 .var/i "read_instr_mem", 31 0;
v0x5b60f22da550_0 .var/i "result", 31 0;
v0x5b60f22da630_0 .var "rst_n", 0 0;
v0x5b60f22da6d0_0 .var "test_result_filename", 8192 1;
v0x5b60f22da790_0 .var "ul_command", 31 0;
v0x5b60f22da850_0 .net "ul_instr", 31 0, v0x5b60f22b87d0_0;  1 drivers
L_0x5b60f22dcbd0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5b60f22da8f0_0 .net "ul_instr_addr", 31 0, L_0x5b60f22dcbd0;  1 drivers
v0x5b60f22da9b0_0 .net "ul_read_addr", 63 0, L_0x5b60f23383c0;  1 drivers
v0x5b60f22daa50_0 .net "ul_read_data", 31 0, L_0x5b60f2333d40;  1 drivers
v0x5b60f22dab10_0 .net "ul_status", 31 0, L_0x5b60f233f260;  1 drivers
L_0x5b60f22dcc18 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5b60f22dabd0_0 .net "ul_test", 31 0, L_0x5b60f22dcc18;  1 drivers
v0x5b60f22dac90_0 .net "ul_write_addr", 63 0, L_0x5b60f233cd60;  1 drivers
v0x5b60f22dad30_0 .net "ul_write_data", 31 0, L_0x5b60f233ea10;  1 drivers
v0x5b60f22db000_0 .net "ul_write_en", 3 0, L_0x5b60f233e300;  1 drivers
v0x5b60f22db0c0_0 .var/i "write_output_buffer", 31 0;
v0x5b60f22db1a0_0 .var/i "write_test_result", 31 0;
L_0x5b60f22db280 .part L_0x5b60f23383c0, 0, 15;
L_0x5b60f23336d0 .part L_0x5b60f2333c20, 0, 16;
L_0x5b60f2333770 .part L_0x5b60f23383c0, 32, 15;
L_0x5b60f2333c20 .concat8 [ 32 32 0 0], v0x5b60f2272500_0, v0x5b60f22b7790_0;
L_0x5b60f2333d40 .concat8 [ 16 16 0 0], L_0x5b60f23336d0, L_0x5b60f2333e70;
L_0x5b60f2333e70 .part L_0x5b60f2333c20, 48, 16;
L_0x5b60f2334040 .part L_0x5b60f233e300, 0, 2;
L_0x5b60f2334170 .part L_0x5b60f233ea10, 0, 16;
L_0x5b60f2334320 .part L_0x5b60f233e300, 1, 1;
L_0x5b60f23343f0 .part L_0x5b60f233e300, 0, 1;
L_0x5b60f2334550 .part L_0x5b60f233cd60, 0, 32;
L_0x5b60f23349f0 .part L_0x5b60f233e300, 2, 2;
L_0x5b60f2334b00 .part L_0x5b60f233ea10, 16, 16;
L_0x5b60f2334ba0 .part L_0x5b60f233e300, 3, 1;
L_0x5b60f2334cc0 .part L_0x5b60f233e300, 2, 1;
L_0x5b60f2334e60 .part L_0x5b60f233cd60, 32, 32;
L_0x5b60f2335300 .concat8 [ 16 16 0 0], L_0x5b60f227c2a0, L_0x5b60f23353f0;
L_0x5b60f2335500 .part L_0x5b60f22dcbd0, 0, 16;
S_0x5b60f221a170 .scope generate, "data_out_gen[0]" "data_out_gen[0]" 2 239, 2 239 0, S_0x5b60f2270840;
 .timescale -9 -11;
P_0x5b60f20e3d40 .param/l "k" 0 2 239, +C4<00>;
S_0x5b60f226e740 .scope generate, "genblk6" "genblk6" 2 241, 2 241 0, S_0x5b60f221a170;
 .timescale -9 -11;
L_0x5b60f227c2a0 .functor BUFZ 16, v0x5b60f22ba270_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x5b60f220fc90_0 .net *"_ivl_2", 15 0, L_0x5b60f227c2a0;  1 drivers
S_0x5b60f224cee0 .scope generate, "data_out_gen[1]" "data_out_gen[1]" 2 239, 2 239 0, S_0x5b60f2270840;
 .timescale -9 -11;
P_0x5b60f22b5ee0 .param/l "k" 0 2 239, +C4<01>;
S_0x5b60f224cb00 .scope generate, "genblk6" "genblk6" 2 241, 2 241 0, S_0x5b60f224cee0;
 .timescale -9 -11;
L_0x5b60f23353f0 .functor BUFZ 16, v0x5b60f22bbe80_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x5b60f220ae60_0 .net *"_ivl_2", 15 0, L_0x5b60f23353f0;  1 drivers
S_0x5b60f22217e0 .scope generate, "input_buffer_gen[0]" "input_buffer_gen[0]" 2 190, 2 190 0, S_0x5b60f2270840;
 .timescale -9 -11;
P_0x5b60f22b60c0 .param/l "k" 0 2 190, +C4<00>;
v0x5b60f22b6830_0 .net *"_ivl_0", 14 0, L_0x5b60f22db280;  1 drivers
v0x5b60f22b6930_0 .net *"_ivl_1", 31 0, L_0x5b60f22db320;  1 drivers
v0x5b60f22b6a10_0 .net *"_ivl_15", 15 0, L_0x5b60f23336d0;  1 drivers
L_0x5b60f22db3e8 .functor BUFT 1, C4<00000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5b60f22b6ad0_0 .net *"_ivl_4", 16 0, L_0x5b60f22db3e8;  1 drivers
L_0x5b60f22db430 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5b60f22b6bb0_0 .net/2u *"_ivl_5", 31 0, L_0x5b60f22db430;  1 drivers
v0x5b60f22b6ce0_0 .net *"_ivl_7", 31 0, L_0x5b60f2333450;  1 drivers
v0x5b60f22b6dc0_0 .net "adjusted_ul_read_addr", 14 0, L_0x5b60f2333590;  1 drivers
L_0x5b60f22db320 .concat [ 15 17 0 0], L_0x5b60f22db280, L_0x5b60f22db3e8;
L_0x5b60f2333450 .arith/sum 32, L_0x5b60f22db320, L_0x5b60f22db430;
L_0x5b60f2333590 .part L_0x5b60f2333450, 0, 15;
S_0x5b60f22b6180 .scope module, "input_buffer" "dataram2" 2 194, 3 1 0, S_0x5b60f22217e0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 15 "addr";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 32 "din";
    .port_info 4 /OUTPUT 32 "dout";
P_0x5b60f21de350 .param/l "AWIDTH" 0 3 4, +C4<00000000000000000000000000001111>;
P_0x5b60f21de390 .param/l "DWIDTH" 0 3 5, +C4<00000000000000000000000000100000>;
P_0x5b60f21de3d0 .param/l "SIZE" 0 3 3, +C4<00000000000000001000000000000000>;
v0x5b60f220a230_0 .net "addr", 14 0, L_0x5b60f2333590;  alias, 1 drivers
v0x5b60f22141c0_0 .net "clk", 0 0, v0x5b60f22d92e0_0;  1 drivers
L_0x5b60f22db4c0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5b60f22058e0_0 .net "din", 31 0, L_0x5b60f22db4c0;  1 drivers
v0x5b60f2272500_0 .var "dout", 31 0;
v0x5b60f22725a0 .array "mem", 32767 0, 31 0;
L_0x5b60f22db478 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5b60f22b66d0_0 .net "we", 0 0, L_0x5b60f22db478;  1 drivers
E_0x5b60f20c9940 .event posedge, v0x5b60f22141c0_0;
S_0x5b60f22b6e80 .scope generate, "input_buffer_gen[1]" "input_buffer_gen[1]" 2 190, 2 190 0, S_0x5b60f2270840;
 .timescale -9 -11;
P_0x5b60f22b7060 .param/l "k" 0 2 190, +C4<01>;
v0x5b60f22b7ac0_0 .net *"_ivl_0", 14 0, L_0x5b60f2333770;  1 drivers
v0x5b60f22b7bc0_0 .net *"_ivl_1", 31 0, L_0x5b60f2333810;  1 drivers
v0x5b60f22b7ca0_0 .net *"_ivl_15", 15 0, L_0x5b60f2333e70;  1 drivers
L_0x5b60f22db508 .functor BUFT 1, C4<00000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5b60f22b7d60_0 .net *"_ivl_4", 16 0, L_0x5b60f22db508;  1 drivers
L_0x5b60f22db550 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5b60f22b7e40_0 .net/2u *"_ivl_5", 31 0, L_0x5b60f22db550;  1 drivers
v0x5b60f22b7f70_0 .net *"_ivl_7", 31 0, L_0x5b60f23339a0;  1 drivers
v0x5b60f22b8050_0 .net "adjusted_ul_read_addr", 14 0, L_0x5b60f2333ae0;  1 drivers
L_0x5b60f2333810 .concat [ 15 17 0 0], L_0x5b60f2333770, L_0x5b60f22db508;
L_0x5b60f23339a0 .arith/sum 32, L_0x5b60f2333810, L_0x5b60f22db550;
L_0x5b60f2333ae0 .part L_0x5b60f23339a0, 0, 15;
S_0x5b60f22b7140 .scope module, "input_buffer" "dataram2" 2 194, 3 1 0, S_0x5b60f22b6e80;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 15 "addr";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 32 "din";
    .port_info 4 /OUTPUT 32 "dout";
P_0x5b60f21e6ae0 .param/l "AWIDTH" 0 3 4, +C4<00000000000000000000000000001111>;
P_0x5b60f21e6b20 .param/l "DWIDTH" 0 3 5, +C4<00000000000000000000000000100000>;
P_0x5b60f21e6b60 .param/l "SIZE" 0 3 3, +C4<00000000000000001000000000000000>;
v0x5b60f22b74d0_0 .net "addr", 14 0, L_0x5b60f2333ae0;  alias, 1 drivers
v0x5b60f22b75d0_0 .net "clk", 0 0, v0x5b60f22d92e0_0;  alias, 1 drivers
L_0x5b60f22db5e0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5b60f22b76c0_0 .net "din", 31 0, L_0x5b60f22db5e0;  1 drivers
v0x5b60f22b7790_0 .var "dout", 31 0;
v0x5b60f22b7850 .array "mem", 32767 0, 31 0;
L_0x5b60f22db598 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5b60f22b7960_0 .net "we", 0 0, L_0x5b60f22db598;  1 drivers
S_0x5b60f22b8110 .scope module, "instr_mem" "dataram2" 2 178, 3 1 0, S_0x5b60f2270840;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 16 "addr";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 32 "din";
    .port_info 4 /OUTPUT 32 "dout";
P_0x5b60f21de280 .param/l "AWIDTH" 0 3 4, +C4<00000000000000000000000000010000>;
P_0x5b60f21de2c0 .param/l "DWIDTH" 0 3 5, +C4<00000000000000000000000000100000>;
P_0x5b60f21de300 .param/l "SIZE" 0 3 3, +C4<00000000000000010000000000000000>;
v0x5b60f22b8540_0 .net "addr", 15 0, L_0x5b60f2335500;  1 drivers
v0x5b60f22b8620_0 .net "clk", 0 0, v0x5b60f22d92e0_0;  alias, 1 drivers
L_0x5b60f22db700 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5b60f22b8730_0 .net "din", 31 0, L_0x5b60f22db700;  1 drivers
v0x5b60f22b87d0_0 .var "dout", 31 0;
v0x5b60f22b88b0 .array "mem", 65535 0, 31 0;
L_0x5b60f22db6b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5b60f22b89c0_0 .net "we", 0 0, L_0x5b60f22db6b8;  1 drivers
S_0x5b60f22b8b20 .scope generate, "output_buffer_gen[0]" "output_buffer_gen[0]" 2 219, 2 219 0, S_0x5b60f2270840;
 .timescale -9 -11;
P_0x5b60f22b8d20 .param/l "k" 0 2 219, +C4<00>;
L_0x5b60f2333fa0 .part L_0x5b60f2334810, 0, 15;
S_0x5b60f22b8e00 .scope generate, "genblk3" "genblk3" 2 221, 2 221 0, S_0x5b60f22b8b20;
 .timescale -9 -11;
L_0x5b60f220fb10 .functor OR 1, L_0x5b60f2334320, L_0x5b60f23343f0, C4<0>, C4<0>;
v0x5b60f22b8fe0_0 .net *"_ivl_1", 0 0, L_0x5b60f2334320;  1 drivers
v0x5b60f22b90e0_0 .net *"_ivl_2", 0 0, L_0x5b60f23343f0;  1 drivers
v0x5b60f22b91c0_0 .net *"_ivl_3", 0 0, L_0x5b60f220fb10;  1 drivers
v0x5b60f22b9280_0 .net *"_ivl_5", 31 0, L_0x5b60f2334550;  1 drivers
v0x5b60f22b9360_0 .net *"_ivl_6", 31 0, L_0x5b60f2334680;  1 drivers
L_0x5b60f22db628 .functor BUFT 1, C4<00000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5b60f22b9490_0 .net *"_ivl_9", 16 0, L_0x5b60f22db628;  1 drivers
L_0x5b60f2334680 .concat [ 15 17 0 0], v0x5b60f22da2b0_0, L_0x5b60f22db628;
L_0x5b60f2334810 .functor MUXZ 32, L_0x5b60f2334680, L_0x5b60f2334550, L_0x5b60f220fb10, C4<>;
S_0x5b60f22b9570 .scope module, "output_buffer" "dataram3" 2 227, 4 2 0, S_0x5b60f22b8b20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 15 "addr";
    .port_info 2 /INPUT 2 "we";
    .port_info 3 /INPUT 16 "din";
    .port_info 4 /OUTPUT 16 "dout";
P_0x5b60f2271100 .param/l "ADDR_WIDTH" 0 4 3, +C4<00000000000000000000000000001111>;
P_0x5b60f2271140 .param/l "COL_WIDTH" 0 4 4, +C4<00000000000000000000000000001000>;
P_0x5b60f2271180 .param/l "DATA_WIDTH" 1 4 6, +C4<0000000000000000000000000000000000000000000000000000000000010000>;
P_0x5b60f22711c0 .param/l "N_COLS" 0 4 5, +C4<00000000000000000000000000000010>;
P_0x5b60f2271200 .param/l "RAM_DEPTH" 1 4 7, +C4<00000000000000000000000000000001000000000000000>;
v0x5b60f22ba000_0 .net "addr", 14 0, L_0x5b60f2333fa0;  1 drivers
v0x5b60f22ba0e0_0 .net "clk", 0 0, v0x5b60f22d92e0_0;  alias, 1 drivers
v0x5b60f22ba1a0_0 .net "din", 15 0, L_0x5b60f2334170;  1 drivers
v0x5b60f22ba270_0 .var "dout", 15 0;
v0x5b60f22ba350 .array "ram", 32767 0, 15 0;
v0x5b60f22ba460_0 .net "we", 1 0, L_0x5b60f2334040;  1 drivers
S_0x5b60f22b9a60 .scope generate, "column[0]" "column[0]" 4 28, 4 28 0, S_0x5b60f22b9570;
 .timescale -9 -12;
P_0x5b60f22b9c60 .param/l "c" 0 4 28, +C4<00>;
S_0x5b60f22b9d40 .scope generate, "column[1]" "column[1]" 4 28, 4 28 0, S_0x5b60f22b9570;
 .timescale -9 -12;
P_0x5b60f22b9f40 .param/l "c" 0 4 28, +C4<01>;
S_0x5b60f22ba5e0 .scope generate, "output_buffer_gen[1]" "output_buffer_gen[1]" 2 219, 2 219 0, S_0x5b60f2270840;
 .timescale -9 -11;
P_0x5b60f22ba7e0 .param/l "k" 0 2 219, +C4<01>;
L_0x5b60f2334950 .part L_0x5b60f23350d0, 0, 15;
S_0x5b60f22ba8c0 .scope generate, "genblk3" "genblk3" 2 221, 2 221 0, S_0x5b60f22ba5e0;
 .timescale -9 -11;
L_0x5b60f2334a90 .functor OR 1, L_0x5b60f2334ba0, L_0x5b60f2334cc0, C4<0>, C4<0>;
v0x5b60f22baaa0_0 .net *"_ivl_1", 0 0, L_0x5b60f2334ba0;  1 drivers
v0x5b60f22baba0_0 .net *"_ivl_2", 0 0, L_0x5b60f2334cc0;  1 drivers
v0x5b60f22bac80_0 .net *"_ivl_3", 0 0, L_0x5b60f2334a90;  1 drivers
v0x5b60f22bad40_0 .net *"_ivl_5", 31 0, L_0x5b60f2334e60;  1 drivers
v0x5b60f22bae20_0 .net *"_ivl_6", 31 0, L_0x5b60f2334f90;  1 drivers
L_0x5b60f22db670 .functor BUFT 1, C4<00000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5b60f22baf50_0 .net *"_ivl_9", 16 0, L_0x5b60f22db670;  1 drivers
L_0x5b60f2334f90 .concat [ 15 17 0 0], v0x5b60f22da2b0_0, L_0x5b60f22db670;
L_0x5b60f23350d0 .functor MUXZ 32, L_0x5b60f2334f90, L_0x5b60f2334e60, L_0x5b60f2334a90, C4<>;
S_0x5b60f22bb030 .scope module, "output_buffer" "dataram3" 2 227, 4 2 0, S_0x5b60f22ba5e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 15 "addr";
    .port_info 2 /INPUT 2 "we";
    .port_info 3 /INPUT 16 "din";
    .port_info 4 /OUTPUT 16 "dout";
P_0x5b60f22bb230 .param/l "ADDR_WIDTH" 0 4 3, +C4<00000000000000000000000000001111>;
P_0x5b60f22bb270 .param/l "COL_WIDTH" 0 4 4, +C4<00000000000000000000000000001000>;
P_0x5b60f22bb2b0 .param/l "DATA_WIDTH" 1 4 6, +C4<0000000000000000000000000000000000000000000000000000000000010000>;
P_0x5b60f22bb2f0 .param/l "N_COLS" 0 4 5, +C4<00000000000000000000000000000010>;
P_0x5b60f22bb330 .param/l "RAM_DEPTH" 1 4 7, +C4<00000000000000000000000000000001000000000000000>;
v0x5b60f22bbc10_0 .net "addr", 14 0, L_0x5b60f2334950;  1 drivers
v0x5b60f22bbcf0_0 .net "clk", 0 0, v0x5b60f22d92e0_0;  alias, 1 drivers
v0x5b60f22bbdb0_0 .net "din", 15 0, L_0x5b60f2334b00;  1 drivers
v0x5b60f22bbe80_0 .var "dout", 15 0;
v0x5b60f22bbf60 .array "ram", 32767 0, 15 0;
v0x5b60f22bc020_0 .net "we", 1 0, L_0x5b60f23349f0;  1 drivers
S_0x5b60f22bb670 .scope generate, "column[0]" "column[0]" 4 28, 4 28 0, S_0x5b60f22bb030;
 .timescale -9 -12;
P_0x5b60f22bb870 .param/l "c" 0 4 28, +C4<00>;
S_0x5b60f22bb950 .scope generate, "column[1]" "column[1]" 4 28, 4 28 0, S_0x5b60f22bb030;
 .timescale -9 -12;
P_0x5b60f22bbb50 .param/l "c" 0 4 28, +C4<01>;
S_0x5b60f22bc1a0 .scope module, "ul" "userlogic" 2 256, 5 16 0, S_0x5b60f2270840;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 32 "instr";
    .port_info 3 /OUTPUT 32 "instr_addr";
    .port_info 4 /INPUT 32 "read_data";
    .port_info 5 /OUTPUT 64 "read_addr";
    .port_info 6 /OUTPUT 32 "write_data";
    .port_info 7 /OUTPUT 64 "write_addr";
    .port_info 8 /OUTPUT 4 "write_en";
    .port_info 9 /INPUT 32 "command";
    .port_info 10 /OUTPUT 32 "status";
    .port_info 11 /OUTPUT 32 "test";
P_0x5b60f21e6bb0 .param/l "ADDR_WIDTH" 0 5 19, +C4<00000000000000000000000000001111>;
P_0x5b60f21e6bf0 .param/l "AXIS_DWIDTH" 0 5 20, +C4<00000000000000000000000000100000>;
P_0x5b60f21e6c30 .param/l "BUF_SIZE" 0 5 18, +C4<00000000000000001000000000000000>;
L_0x5b60f2335690 .functor NOT 1, v0x5b60f22da630_0, C4<0>, C4<0>, C4<0>;
L_0x5b60f2335840 .functor OR 1, L_0x5b60f2335690, L_0x5b60f2335750, C4<0>, C4<0>;
v0x5b60f22d7b40_0 .net *"_ivl_0", 0 0, L_0x5b60f2335690;  1 drivers
v0x5b60f22d7c40_0 .net *"_ivl_13", 9 0, L_0x5b60f2335b50;  1 drivers
L_0x5b60f22db790 .functor BUFT 1, C4<0000000010>, C4<0>, C4<0>, C4<0>;
v0x5b60f22d7d20_0 .net/2u *"_ivl_14", 9 0, L_0x5b60f22db790;  1 drivers
v0x5b60f22d7de0_0 .net *"_ivl_3", 0 0, L_0x5b60f2335750;  1 drivers
v0x5b60f22d7ec0_0 .net *"_ivl_7", 9 0, L_0x5b60f2335950;  1 drivers
L_0x5b60f22db748 .functor BUFT 1, C4<0000000010>, C4<0>, C4<0>, C4<0>;
v0x5b60f22d7ff0_0 .net/2u *"_ivl_8", 9 0, L_0x5b60f22db748;  1 drivers
v0x5b60f22d80d0_0 .net "clk", 0 0, v0x5b60f22d92e0_0;  alias, 1 drivers
v0x5b60f22d8170_0 .net "command", 31 0, v0x5b60f22da790_0;  1 drivers
v0x5b60f22d8250_0 .net "instr", 31 0, v0x5b60f22b87d0_0;  alias, 1 drivers
v0x5b60f22d8310_0 .net "instr_addr", 31 0, L_0x5b60f22dcbd0;  alias, 1 drivers
v0x5b60f22d83d0_0 .net "read_addr", 63 0, L_0x5b60f23383c0;  alias, 1 drivers
v0x5b60f22d8490_0 .net "read_data", 31 0, L_0x5b60f2333d40;  alias, 1 drivers
v0x5b60f22d85a0_0 .net "rst_n", 0 0, v0x5b60f22da630_0;  1 drivers
v0x5b60f22d8660_0 .net "sobel_go", 0 0, v0x5b60f22bc970_0;  1 drivers
v0x5b60f22d8700_0 .net "sobel_image_n_cols", 9 0, L_0x5b60f2335c20;  1 drivers
v0x5b60f22d87c0_0 .net "sobel_image_n_rows", 9 0, L_0x5b60f23359f0;  1 drivers
v0x5b60f22d8880_0 .net "sobel_reset", 0 0, L_0x5b60f2335840;  1 drivers
v0x5b60f22d8c40_0 .net "status", 31 0, L_0x5b60f233f260;  alias, 1 drivers
v0x5b60f22d8d50_0 .net "test", 31 0, L_0x5b60f22dcc18;  alias, 1 drivers
v0x5b60f22d8e30_0 .net "write_addr", 63 0, L_0x5b60f233cd60;  alias, 1 drivers
v0x5b60f22d8f40_0 .net "write_data", 31 0, L_0x5b60f233ea10;  alias, 1 drivers
v0x5b60f22d9050_0 .net "write_en", 3 0, L_0x5b60f233e300;  alias, 1 drivers
L_0x5b60f2335750 .part v0x5b60f22da790_0, 1, 1;
L_0x5b60f2335950 .part v0x5b60f22da790_0, 2, 10;
L_0x5b60f23359f0 .arith/sum 10, L_0x5b60f2335950, L_0x5b60f22db748;
L_0x5b60f2335b50 .part v0x5b60f22da790_0, 12, 10;
L_0x5b60f2335c20 .arith/sum 10, L_0x5b60f2335b50, L_0x5b60f22db790;
L_0x5b60f2335d50 .part v0x5b60f22da790_0, 0, 1;
S_0x5b60f22bc4d0 .scope module, "go_r" "dffr" 5 58, 6 3 0, S_0x5b60f22bc1a0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "r";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
P_0x5b60f22bc6d0 .param/l "WIDTH" 0 6 3, +C4<00000000000000000000000000000001>;
v0x5b60f22bc7d0_0 .net "clk", 0 0, v0x5b60f22d92e0_0;  alias, 1 drivers
v0x5b60f22bc890_0 .net "d", 0 0, L_0x5b60f2335d50;  1 drivers
v0x5b60f22bc970_0 .var "q", 0 0;
v0x5b60f22bca60_0 .net "r", 0 0, L_0x5b60f2335840;  alias, 1 drivers
S_0x5b60f22bcbd0 .scope module, "sobel" "sobel_top" 5 66, 7 15 0, S_0x5b60f22bc1a0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "go";
    .port_info 3 /INPUT 32 "mem2stop_read_data";
    .port_info 4 /OUTPUT 64 "stop2mem_read_addr";
    .port_info 5 /OUTPUT 32 "stop2mem_write_data";
    .port_info 6 /OUTPUT 64 "stop2mem_write_addr";
    .port_info 7 /OUTPUT 4 "stop2mem_write_en";
    .port_info 8 /INPUT 10 "pipe2stop_image_n_rows";
    .port_info 9 /INPUT 10 "pipe2stop_image_n_cols";
    .port_info 10 /OUTPUT 32 "stop2pipe_status";
P_0x5b60f21e6c80 .param/l "IMAGE_DIM_WIDTH" 0 7 18, +C4<00000000000000000000000000001010>;
P_0x5b60f21e6cc0 .param/l "IOBUF_ADDR_WIDTH" 0 7 17, +C4<00000000000000000000000000100000>;
P_0x5b60f21e6d00 .param/l "STATUS_REG_WIDTH" 0 7 19, +C4<00000000000000000000000000100000>;
v0x5b60f22d6710_0 .net "clk", 0 0, v0x5b60f22d92e0_0;  alias, 1 drivers
v0x5b60f22d67d0_0 .net "go", 0 0, v0x5b60f22bc970_0;  alias, 1 drivers
v0x5b60f22d6890_0 .net "mem2stop_read_data", 31 0, L_0x5b60f2333d40;  alias, 1 drivers
v0x5b60f22d6960_0 .net "pipe2stop_image_n_cols", 9 0, L_0x5b60f2335c20;  alias, 1 drivers
v0x5b60f22d6a00_0 .net "pipe2stop_image_n_rows", 9 0, L_0x5b60f23359f0;  alias, 1 drivers
v0x5b60f22d6b40_0 .net "reset", 0 0, L_0x5b60f2335840;  alias, 1 drivers
v0x5b60f22d6be0_0 .net "sacc2swt_write_data", 15 0, v0x5b60f22be6b0_0;  1 drivers
v0x5b60f22d6cf0_0 .net "sctl2srow_row_op", 1 0, L_0x5b60f233ed40;  1 drivers
v0x5b60f22d6e00_0 .net "sctl2srt_read_addr", 31 0, L_0x5b60f233ebc0;  1 drivers
v0x5b60f22d6f50_0 .net "sctl2swt_write_addr", 31 0, L_0x5b60f233ec80;  1 drivers
v0x5b60f22d7060_0 .net "sctl2swt_write_en", 1 0, L_0x5b60f233f6b0;  1 drivers
v0x5b60f22d7170_0 .net "srow2sacc_row1_data", 31 0, L_0x5b60f233fc80;  1 drivers
v0x5b60f22d7280_0 .net "srow2sacc_row2_data", 31 0, L_0x5b60f233fd40;  1 drivers
v0x5b60f22d7390_0 .net "srow2sacc_row3_data", 31 0, L_0x5b60f233fe00;  1 drivers
v0x5b60f22d74a0_0 .net "srt2srow_read_data", 31 0, L_0x5b60f23370c0;  1 drivers
v0x5b60f22d75b0_0 .net "stop2mem_read_addr", 63 0, L_0x5b60f23383c0;  alias, 1 drivers
v0x5b60f22d7670_0 .net "stop2mem_write_addr", 63 0, L_0x5b60f233cd60;  alias, 1 drivers
v0x5b60f22d7820_0 .net "stop2mem_write_data", 31 0, L_0x5b60f233ea10;  alias, 1 drivers
v0x5b60f22d78c0_0 .net "stop2mem_write_en", 3 0, L_0x5b60f233e300;  alias, 1 drivers
v0x5b60f22d7960_0 .net "stop2pipe_status", 31 0, L_0x5b60f233f260;  alias, 1 drivers
S_0x5b60f22bcf20 .scope module, "accelerator" "sobel_accelerator" 7 112, 8 16 0, S_0x5b60f22bcbd0;
 .timescale -9 -11;
    .port_info 0 /INPUT 32 "srow2sacc_row1_data";
    .port_info 1 /INPUT 32 "srow2sacc_row2_data";
    .port_info 2 /INPUT 32 "srow2sacc_row3_data";
    .port_info 3 /OUTPUT 16 "sacc2swt_write_data";
L_0x5b60f233fec0 .functor BUFZ 32, L_0x5b60f233fc80, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5b60f233ffc0 .functor BUFZ 32, L_0x5b60f233fd40, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5b60f23400c0 .functor BUFZ 32, L_0x5b60f233fe00, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5b60f22bd740 .array "convx", 0 1, 11 0;
v0x5b60f22bd800 .array "convx11", 0 1, 11 0;
v0x5b60f22bd8c0 .array "convx12", 0 1, 11 0;
v0x5b60f22bd990 .array "convx13", 0 1, 11 0;
v0x5b60f22bda50 .array "convx31", 0 1, 11 0;
v0x5b60f22bdb60 .array "convx32", 0 1, 11 0;
v0x5b60f22bdc20 .array "convx33", 0 1, 11 0;
v0x5b60f22bdce0 .array "convy", 0 1, 11 0;
v0x5b60f22bdda0 .array "convy11", 0 1, 11 0;
v0x5b60f22bde60 .array "convy13", 0 1, 11 0;
v0x5b60f22bdf20 .array "convy21", 0 1, 11 0;
v0x5b60f22bdfe0 .array "convy23", 0 1, 11 0;
v0x5b60f22be0a0 .array "convy31", 0 1, 11 0;
v0x5b60f22be160 .array "convy33", 0 1, 11 0;
v0x5b60f22be220_0 .net "row1", 31 0, L_0x5b60f233fec0;  1 drivers
v0x5b60f22be300_0 .net "row2", 31 0, L_0x5b60f233ffc0;  1 drivers
v0x5b60f22be3e0_0 .net "row3", 31 0, L_0x5b60f23400c0;  1 drivers
v0x5b60f22be5d0_0 .net "sacc2swt_write_data", 15 0, v0x5b60f22be6b0_0;  alias, 1 drivers
v0x5b60f22be6b0_0 .var "sobel_out", 15 0;
v0x5b60f22be790 .array "sobel_sum", 0 1, 11 0;
v0x5b60f22be8b0_0 .net "srow2sacc_row1_data", 31 0, L_0x5b60f233fc80;  alias, 1 drivers
v0x5b60f22be990_0 .net "srow2sacc_row2_data", 31 0, L_0x5b60f233fd40;  alias, 1 drivers
v0x5b60f22bea70_0 .net "srow2sacc_row3_data", 31 0, L_0x5b60f233fe00;  alias, 1 drivers
S_0x5b60f22bd130 .scope generate, "convolve[0]" "convolve[0]" 8 64, 8 64 0, S_0x5b60f22bcf20;
 .timescale -9 -11;
P_0x5b60f22bd350 .param/l "c" 0 8 64, +C4<00>;
v0x5b60f22be790_0 .array/port v0x5b60f22be790, 0;
E_0x5b60f20c20a0/0 .event edge, v0x5b60f22be220_0, v0x5b60f22be3e0_0, v0x5b60f22be300_0, v0x5b60f22be790_0;
v0x5b60f22be790_1 .array/port v0x5b60f22be790, 1;
E_0x5b60f20c20a0/1 .event edge, v0x5b60f22be790_1;
E_0x5b60f20c20a0 .event/or E_0x5b60f20c20a0/0, E_0x5b60f20c20a0/1;
S_0x5b60f22bd460 .scope generate, "convolve[1]" "convolve[1]" 8 64, 8 64 0, S_0x5b60f22bcf20;
 .timescale -9 -11;
P_0x5b60f22bd680 .param/l "c" 0 8 64, +C4<01>;
S_0x5b60f22bebd0 .scope module, "control" "sobel_control" 7 86, 9 17 0, S_0x5b60f22bcbd0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "go";
    .port_info 3 /OUTPUT 32 "sctl2srt_read_addr";
    .port_info 4 /OUTPUT 32 "sctl2swt_write_addr";
    .port_info 5 /OUTPUT 2 "sctl2swt_write_en";
    .port_info 6 /OUTPUT 2 "sctl2srow_row_op";
    .port_info 7 /INPUT 10 "stop2sctl_image_n_rows";
    .port_info 8 /INPUT 10 "stop2sctl_image_n_cols";
    .port_info 9 /OUTPUT 32 "sctl2stop_status";
P_0x5b60f2277040 .param/l "IMAGE_DIM_WIDTH" 0 9 20, +C4<00000000000000000000000000001010>;
P_0x5b60f2277080 .param/l "IOBUF_ADDR_WIDTH" 0 9 19, +C4<00000000000000000000000000100000>;
P_0x5b60f22770c0 .param/l "STATE_ERROR" 1 9 58, C4<00000000000000000000000000001111>;
P_0x5b60f2277100 .param/l "STATE_LOADING_1" 1 9 50, C4<00000000000000000000000000000001>;
P_0x5b60f2277140 .param/l "STATE_LOADING_2" 1 9 51, C4<00000000000000000000000000000010>;
P_0x5b60f2277180 .param/l "STATE_LOADING_3" 1 9 52, C4<00000000000000000000000000000011>;
P_0x5b60f22771c0 .param/l "STATE_PROCESSING_CALC" 1 9 53, C4<00000000000000000000000000000100>;
P_0x5b60f2277200 .param/l "STATE_PROCESSING_CALC_LAST" 1 9 55, C4<00000000000000000000000000000110>;
P_0x5b60f2277240 .param/l "STATE_PROCESSING_DONE" 1 9 57, C4<00000000000000000000000000001000>;
P_0x5b60f2277280 .param/l "STATE_PROCESSING_LOADSS" 1 9 54, C4<00000000000000000000000000000101>;
P_0x5b60f22772c0 .param/l "STATE_PROCESSING_LOADSS_LAST" 1 9 56, C4<00000000000000000000000000000111>;
P_0x5b60f2277300 .param/l "STATE_WAIT" 1 9 49, C4<00000000000000000000000000000000>;
P_0x5b60f2277340 .param/l "STATE_WIDTH" 1 9 48, +C4<00000000000000000000000000000100>;
P_0x5b60f2277380 .param/l "STATUS_REG_WIDTH" 0 9 21, +C4<00000000000000000000000000100000>;
L_0x5b60f233ebc0 .functor BUFZ 32, v0x5b60f22bfc80_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5b60f233ec80 .functor BUFZ 32, v0x5b60f22c04b0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5b60f233ed40 .functor BUFZ 2, v0x5b60f22c5660_0, C4<00>, C4<00>, C4<00>;
L_0x5b60f22dc7e0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5b60f22c3670_0 .net/2u *"_ivl_11", 25 0, L_0x5b60f22dc7e0;  1 drivers
v0x5b60f22c3770_0 .net *"_ivl_13", 31 0, L_0x5b60f233edb0;  1 drivers
L_0x5b60f22dc828 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5b60f22c3850_0 .net *"_ivl_16", 27 0, L_0x5b60f22dc828;  1 drivers
L_0x5b60f22dc870 .functor BUFT 1, C4<00000000000000000000000000001111>, C4<0>, C4<0>, C4<0>;
v0x5b60f22c3910_0 .net/2u *"_ivl_17", 31 0, L_0x5b60f22dc870;  1 drivers
v0x5b60f22c39f0_0 .net *"_ivl_19", 0 0, L_0x5b60f233eef0;  1 drivers
v0x5b60f22c3b00_0 .net *"_ivl_21", 31 0, L_0x5b60f233f030;  1 drivers
L_0x5b60f22dc8b8 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5b60f22c3be0_0 .net *"_ivl_24", 27 0, L_0x5b60f22dc8b8;  1 drivers
L_0x5b60f22dc900 .functor BUFT 1, C4<00000000000000000000000000001000>, C4<0>, C4<0>, C4<0>;
v0x5b60f22c3cc0_0 .net/2u *"_ivl_25", 31 0, L_0x5b60f22dc900;  1 drivers
v0x5b60f22c3da0_0 .net *"_ivl_27", 0 0, L_0x5b60f233f120;  1 drivers
v0x5b60f22c3e60_0 .net *"_ivl_31", 3 0, L_0x5b60f233f3e0;  1 drivers
L_0x5b60f22dc948 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5b60f22c3f40_0 .net *"_ivl_34", 1 0, L_0x5b60f22dc948;  1 drivers
L_0x5b60f22dc990 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x5b60f22c4020_0 .net/2u *"_ivl_35", 3 0, L_0x5b60f22dc990;  1 drivers
v0x5b60f22c4100_0 .net *"_ivl_37", 3 0, L_0x5b60f233f520;  1 drivers
v0x5b60f22c41e0_0 .net *"_ivl_41", 31 0, L_0x5b60f233f7a0;  1 drivers
L_0x5b60f22dc9d8 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5b60f22c42c0_0 .net *"_ivl_44", 27 0, L_0x5b60f22dc9d8;  1 drivers
L_0x5b60f22dca20 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5b60f22c43a0_0 .net/2u *"_ivl_45", 31 0, L_0x5b60f22dca20;  1 drivers
v0x5b60f22c4480_0 .net *"_ivl_49", 31 0, L_0x5b60f233f9e0;  1 drivers
L_0x5b60f22dca68 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5b60f22c4670_0 .net *"_ivl_52", 27 0, L_0x5b60f22dca68;  1 drivers
L_0x5b60f22dcab0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5b60f22c4750_0 .net/2u *"_ivl_53", 31 0, L_0x5b60f22dcab0;  1 drivers
v0x5b60f22c4830_0 .net "buf_read_offset", 31 0, v0x5b60f22bfc80_0;  1 drivers
v0x5b60f22c48f0_0 .var "buf_read_offset_next", 31 0;
v0x5b60f22c49c0_0 .var "buf_write_en", 0 0;
v0x5b60f22c4a60_0 .net "buf_write_offset", 31 0, v0x5b60f22c04b0_0;  1 drivers
v0x5b60f22c4b50_0 .var "buf_write_offset_next", 31 0;
L_0x5b60f22dcaf8 .functor BUFT 1, C4<0000000000>, C4<0>, C4<0>, C4<0>;
v0x5b60f22c4c20_0 .net "buf_write_row_incr", 9 0, L_0x5b60f22dcaf8;  1 drivers
v0x5b60f22c4ce0_0 .net "clk", 0 0, v0x5b60f22d92e0_0;  alias, 1 drivers
v0x5b60f22c4d80_0 .net "col_strip", 9 0, v0x5b60f22c0db0_0;  1 drivers
v0x5b60f22c4e70_0 .var "col_strip_next", 9 0;
v0x5b60f22c4f40_0 .net "control_n_cols", 9 0, v0x5b60f22c15a0_0;  1 drivers
v0x5b60f22c5010_0 .net "control_n_rows", 9 0, v0x5b60f22c1d80_0;  1 drivers
v0x5b60f22c50e0_0 .net "go", 0 0, v0x5b60f22bc970_0;  alias, 1 drivers
L_0x5b60f22dcb88 .functor BUFT 1, C4<0000000000>, C4<0>, C4<0>, C4<0>;
v0x5b60f22c5180_0 .net "max_col_strip", 9 0, L_0x5b60f22dcb88;  1 drivers
L_0x5b60f22dcb40 .functor BUFT 1, C4<0000000000>, C4<0>, C4<0>, C4<0>;
v0x5b60f22c5240_0 .net "next_col_strip", 9 0, L_0x5b60f22dcb40;  1 drivers
v0x5b60f22c5320_0 .net "pixel_write_en", 1 0, L_0x5b60f233ea80;  1 drivers
v0x5b60f22c5400_0 .net "reset", 0 0, L_0x5b60f2335840;  alias, 1 drivers
v0x5b60f22c54a0_0 .net "row_counter", 9 0, v0x5b60f22c2590_0;  1 drivers
v0x5b60f22c5590_0 .var "row_counter_next", 9 0;
v0x5b60f22c5660_0 .var "row_op", 1 0;
v0x5b60f22c5720_0 .net "sctl2srow_row_op", 1 0, L_0x5b60f233ed40;  alias, 1 drivers
v0x5b60f22c5800_0 .net "sctl2srt_read_addr", 31 0, L_0x5b60f233ebc0;  alias, 1 drivers
v0x5b60f22c58e0_0 .net "sctl2stop_status", 31 0, L_0x5b60f233f260;  alias, 1 drivers
v0x5b60f22c59c0_0 .net "sctl2swt_write_addr", 31 0, L_0x5b60f233ec80;  alias, 1 drivers
v0x5b60f22c5aa0_0 .net "sctl2swt_write_en", 1 0, L_0x5b60f233f6b0;  alias, 1 drivers
v0x5b60f22c5b80_0 .net "state", 3 0, v0x5b60f22c3430_0;  1 drivers
v0x5b60f22c5c70_0 .var "state_next", 3 0;
v0x5b60f22c5d40_0 .net "stop2sctl_image_n_cols", 9 0, L_0x5b60f2335c20;  alias, 1 drivers
v0x5b60f22c5e10_0 .net "stop2sctl_image_n_rows", 9 0, L_0x5b60f23359f0;  alias, 1 drivers
E_0x5b60f227c380 .event edge, v0x5b60f22c3430_0;
E_0x5b60f227c750 .event edge, v0x5b60f22c3430_0, v0x5b60f22bc970_0;
E_0x5b60f22bf590 .event edge, v0x5b60f22c0db0_0, v0x5b60f22c3430_0;
E_0x5b60f22bf5f0 .event edge, v0x5b60f22c2590_0, v0x5b60f22c3430_0;
L_0x5b60f22dc750 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x5b60f22dc798 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x5b60f233ea80 .concat8 [ 1 1 0 0], L_0x5b60f22dc750, L_0x5b60f22dc798;
L_0x5b60f233edb0 .concat [ 4 28 0 0], v0x5b60f22c3430_0, L_0x5b60f22dc828;
L_0x5b60f233eef0 .cmp/eq 32, L_0x5b60f233edb0, L_0x5b60f22dc870;
L_0x5b60f233f030 .concat [ 4 28 0 0], v0x5b60f22c3430_0, L_0x5b60f22dc8b8;
L_0x5b60f233f120 .cmp/eq 32, L_0x5b60f233f030, L_0x5b60f22dc900;
L_0x5b60f233f260 .concat [ 1 1 4 26], L_0x5b60f233f120, L_0x5b60f233eef0, v0x5b60f22c3430_0, L_0x5b60f22dc7e0;
L_0x5b60f233f3e0 .concat [ 2 2 0 0], L_0x5b60f233ea80, L_0x5b60f22dc948;
L_0x5b60f233f520 .functor MUXZ 4, L_0x5b60f22dc990, L_0x5b60f233f3e0, v0x5b60f22bc970_0, C4<>;
L_0x5b60f233f6b0 .part L_0x5b60f233f520, 0, 2;
L_0x5b60f233f7a0 .concat [ 4 28 0 0], v0x5b60f22c3430_0, L_0x5b60f22dc9d8;
L_0x5b60f233f8a0 .cmp/eq 32, L_0x5b60f233f7a0, L_0x5b60f22dca20;
L_0x5b60f233f9e0 .concat [ 4 28 0 0], v0x5b60f22c3430_0, L_0x5b60f22dca68;
L_0x5b60f233fb40 .cmp/eq 32, L_0x5b60f233f9e0, L_0x5b60f22dcab0;
S_0x5b60f22bf680 .scope module, "buf_read_offset_r" "dffre" 9 128, 10 3 0, S_0x5b60f22bebd0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "r";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 32 "d";
    .port_info 4 /OUTPUT 32 "q";
P_0x5b60f22bf860 .param/l "WIDTH" 0 10 3, +C4<00000000000000000000000000100000>;
v0x5b60f22bf9e0_0 .net "clk", 0 0, v0x5b60f22d92e0_0;  alias, 1 drivers
v0x5b60f22bfaa0_0 .net "d", 31 0, v0x5b60f22c48f0_0;  1 drivers
v0x5b60f22bfb80_0 .net "en", 0 0, v0x5b60f22bc970_0;  alias, 1 drivers
v0x5b60f22bfc80_0 .var "q", 31 0;
v0x5b60f22bfd20_0 .net "r", 0 0, L_0x5b60f2335840;  alias, 1 drivers
S_0x5b60f22bfec0 .scope module, "buf_write_offset_r" "dffre" 9 136, 10 3 0, S_0x5b60f22bebd0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "r";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 32 "d";
    .port_info 4 /OUTPUT 32 "q";
P_0x5b60f22c00c0 .param/l "WIDTH" 0 10 3, +C4<00000000000000000000000000100000>;
v0x5b60f22c0210_0 .net "clk", 0 0, v0x5b60f22d92e0_0;  alias, 1 drivers
v0x5b60f22c02b0_0 .net "d", 31 0, v0x5b60f22c4b50_0;  1 drivers
v0x5b60f22c0390_0 .net "en", 0 0, v0x5b60f22bc970_0;  alias, 1 drivers
v0x5b60f22c04b0_0 .var "q", 31 0;
v0x5b60f22c0570_0 .net "r", 0 0, L_0x5b60f2335840;  alias, 1 drivers
S_0x5b60f22c0750 .scope module, "col_strip_r" "dffre" 9 120, 10 3 0, S_0x5b60f22bebd0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "r";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 10 "d";
    .port_info 4 /OUTPUT 10 "q";
P_0x5b60f22c0930 .param/l "WIDTH" 0 10 3, +C4<00000000000000000000000000001010>;
v0x5b60f22c0a50_0 .net "clk", 0 0, v0x5b60f22d92e0_0;  alias, 1 drivers
v0x5b60f22c0c00_0 .net "d", 9 0, v0x5b60f22c4e70_0;  1 drivers
v0x5b60f22c0ce0_0 .net "en", 0 0, v0x5b60f22bc970_0;  alias, 1 drivers
v0x5b60f22c0db0_0 .var "q", 9 0;
v0x5b60f22c0e70_0 .net "r", 0 0, L_0x5b60f2335840;  alias, 1 drivers
S_0x5b60f22c1000 .scope module, "control_n_cols_r" "dffre" 9 104, 10 3 0, S_0x5b60f22bebd0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "r";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 10 "d";
    .port_info 4 /OUTPUT 10 "q";
P_0x5b60f22c11e0 .param/l "WIDTH" 0 10 3, +C4<00000000000000000000000000001010>;
v0x5b60f22c1330_0 .net "clk", 0 0, v0x5b60f22d92e0_0;  alias, 1 drivers
v0x5b60f22c13f0_0 .net "d", 9 0, L_0x5b60f2335c20;  alias, 1 drivers
v0x5b60f22c14d0_0 .net "en", 0 0, L_0x5b60f233fb40;  1 drivers
v0x5b60f22c15a0_0 .var "q", 9 0;
v0x5b60f22c1680_0 .net "r", 0 0, L_0x5b60f2335840;  alias, 1 drivers
S_0x5b60f22c1810 .scope module, "control_n_rows_r" "dffre" 9 96, 10 3 0, S_0x5b60f22bebd0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "r";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 10 "d";
    .port_info 4 /OUTPUT 10 "q";
P_0x5b60f22c19f0 .param/l "WIDTH" 0 10 3, +C4<00000000000000000000000000001010>;
v0x5b60f22c1b10_0 .net "clk", 0 0, v0x5b60f22d92e0_0;  alias, 1 drivers
v0x5b60f22c1bd0_0 .net "d", 9 0, L_0x5b60f23359f0;  alias, 1 drivers
v0x5b60f22c1cb0_0 .net "en", 0 0, L_0x5b60f233f8a0;  1 drivers
v0x5b60f22c1d80_0 .var "q", 9 0;
v0x5b60f22c1e60_0 .net "r", 0 0, L_0x5b60f2335840;  alias, 1 drivers
S_0x5b60f22c1ff0 .scope module, "row_counter_r" "dffre" 9 112, 10 3 0, S_0x5b60f22bebd0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "r";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 10 "d";
    .port_info 4 /OUTPUT 10 "q";
P_0x5b60f22c21d0 .param/l "WIDTH" 0 10 3, +C4<00000000000000000000000000001010>;
v0x5b60f22c2320_0 .net "clk", 0 0, v0x5b60f22d92e0_0;  alias, 1 drivers
v0x5b60f22c23e0_0 .net "d", 9 0, v0x5b60f22c5590_0;  1 drivers
v0x5b60f22c24c0_0 .net "en", 0 0, v0x5b60f22bc970_0;  alias, 1 drivers
v0x5b60f22c2590_0 .var "q", 9 0;
v0x5b60f22c2650_0 .net "r", 0 0, L_0x5b60f2335840;  alias, 1 drivers
S_0x5b60f22c2790 .scope generate, "sobel_write_en[0]" "sobel_write_en[0]" 9 165, 9 165 0, S_0x5b60f22bebd0;
 .timescale -9 -11;
P_0x5b60f22c2990 .param/l "i" 0 9 165, +C4<00>;
v0x5b60f22c2a70_0 .net/2u *"_ivl_0", 0 0, L_0x5b60f22dc750;  1 drivers
S_0x5b60f22c2b50 .scope generate, "sobel_write_en[1]" "sobel_write_en[1]" 9 165, 9 165 0, S_0x5b60f22bebd0;
 .timescale -9 -11;
P_0x5b60f22c2d50 .param/l "i" 0 9 165, +C4<01>;
v0x5b60f22c2e30_0 .net/2u *"_ivl_0", 0 0, L_0x5b60f22dc798;  1 drivers
S_0x5b60f22c2f10 .scope module, "state_r" "dffr" 9 89, 6 3 0, S_0x5b60f22bebd0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "r";
    .port_info 2 /INPUT 4 "d";
    .port_info 3 /OUTPUT 4 "q";
P_0x5b60f22c19a0 .param/l "WIDTH" 0 6 3, +C4<00000000000000000000000000000100>;
v0x5b60f22c3290_0 .net "clk", 0 0, v0x5b60f22d92e0_0;  alias, 1 drivers
v0x5b60f22c3350_0 .net "d", 3 0, v0x5b60f22c5c70_0;  1 drivers
v0x5b60f22c3430_0 .var "q", 3 0;
v0x5b60f22c3520_0 .net "r", 0 0, L_0x5b60f2335840;  alias, 1 drivers
S_0x5b60f22c6060 .scope module, "read_transform" "sobel_read_transform" 7 66, 11 18 0, S_0x5b60f22bcbd0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "sctl2srt_read_addr";
    .port_info 3 /OUTPUT 64 "srt2mem_read_addr";
    .port_info 4 /INPUT 32 "mem2srt_read_data";
    .port_info 5 /OUTPUT 32 "srt2srow_read_data";
P_0x5b60f22c6220 .param/l "ADDR_WIDTH" 0 11 20, +C4<00000000000000000000000000100000>;
v0x5b60f22cada0_0 .net "clk", 0 0, v0x5b60f22d92e0_0;  alias, 1 drivers
v0x5b60f22cae60_0 .net "mem2srt_read_data", 31 0, L_0x5b60f2333d40;  alias, 1 drivers
v0x5b60f22caf40 .array "read_addr_transform_addcheck", 0 1;
v0x5b60f22caf40_0 .net v0x5b60f22caf40 0, 0 0, L_0x5b60f23376d0; 1 drivers
v0x5b60f22caf40_1 .net v0x5b60f22caf40 1, 0 0, L_0x5b60f23382d0; 1 drivers
v0x5b60f22cb040 .array "read_data_transform_index", 0 1;
v0x5b60f22cb040_0 .net v0x5b60f22cb040 0, 0 0, L_0x5b60f2336150; 1 drivers
v0x5b60f22cb040_1 .net v0x5b60f22cb040 1, 0 0, L_0x5b60f2336940; 1 drivers
v0x5b60f22cb160_0 .net "read_transform", 0 0, v0x5b60f22c7780_0;  1 drivers
v0x5b60f22cb270_0 .net "reset", 0 0, L_0x5b60f2335840;  alias, 1 drivers
v0x5b60f22cb310_0 .net "sctl2srt_read_addr", 31 0, L_0x5b60f233ebc0;  alias, 1 drivers
v0x5b60f22cb3e0_0 .net "srt2mem_read_addr", 63 0, L_0x5b60f23383c0;  alias, 1 drivers
v0x5b60f22cb4a0_0 .net "srt2srow_read_data", 31 0, L_0x5b60f23370c0;  alias, 1 drivers
v0x5b60f22cb610_0 .net "transformed_read_data", 31 0, L_0x5b60f2336a30;  1 drivers
v0x5b60f22cb6f0 .array "unpacked_read_data", 0 1;
v0x5b60f22cb6f0_0 .net v0x5b60f22cb6f0 0, 15 0, L_0x5b60f2335e30; 1 drivers
v0x5b60f22cb6f0_1 .net v0x5b60f22cb6f0 1, 15 0, L_0x5b60f2336600; 1 drivers
L_0x5b60f2335e30 .part L_0x5b60f2333d40, 0, 16;
L_0x5b60f2336600 .part L_0x5b60f2333d40, 16, 16;
L_0x5b60f2336a30 .concat8 [ 16 16 0 0], L_0x5b60f2335a90, L_0x5b60f2336830;
L_0x5b60f2336e20 .part L_0x5b60f2336a30, 24, 8;
L_0x5b60f2336f40 .part L_0x5b60f2336a30, 16, 8;
L_0x5b60f2336fe0 .part L_0x5b60f2336a30, 8, 8;
L_0x5b60f23370c0 .concat8 [ 8 8 8 8], L_0x5b60f2336e20, L_0x5b60f2336f40, L_0x5b60f2336fe0, L_0x5b60f2337200;
L_0x5b60f2337200 .part L_0x5b60f2336a30, 0, 8;
L_0x5b60f2337340 .part L_0x5b60f233ebc0, 1, 1;
L_0x5b60f23377c0 .part L_0x5b60f233ebc0, 2, 30;
L_0x5b60f2337fb0 .part L_0x5b60f233ebc0, 1, 1;
L_0x5b60f23383c0 .concat8 [ 32 32 0 0], L_0x5b60f2337e20, L_0x5b60f2338b30;
L_0x5b60f2338520 .part L_0x5b60f233ebc0, 2, 30;
L_0x5b60f2338d10 .part L_0x5b60f233ebc0, 1, 1;
S_0x5b60f22c63d0 .scope generate, "flip_endian_read_data[0]" "flip_endian_read_data[0]" 11 69, 11 69 0, S_0x5b60f22c6060;
 .timescale -9 -11;
P_0x5b60f22c65d0 .param/l "i" 0 11 69, +C4<00>;
v0x5b60f22c66b0_0 .net *"_ivl_0", 7 0, L_0x5b60f2336e20;  1 drivers
S_0x5b60f22c6790 .scope generate, "flip_endian_read_data[1]" "flip_endian_read_data[1]" 11 69, 11 69 0, S_0x5b60f22c6060;
 .timescale -9 -11;
P_0x5b60f22c69b0 .param/l "i" 0 11 69, +C4<01>;
v0x5b60f22c6a70_0 .net *"_ivl_0", 7 0, L_0x5b60f2336f40;  1 drivers
S_0x5b60f22c6b50 .scope generate, "flip_endian_read_data[2]" "flip_endian_read_data[2]" 11 69, 11 69 0, S_0x5b60f22c6060;
 .timescale -9 -11;
P_0x5b60f22c6d80 .param/l "i" 0 11 69, +C4<010>;
v0x5b60f22c6e40_0 .net *"_ivl_0", 7 0, L_0x5b60f2336fe0;  1 drivers
S_0x5b60f22c6f20 .scope generate, "flip_endian_read_data[3]" "flip_endian_read_data[3]" 11 69, 11 69 0, S_0x5b60f22c6060;
 .timescale -9 -11;
P_0x5b60f22c7120 .param/l "i" 0 11 69, +C4<011>;
v0x5b60f22c7200_0 .net *"_ivl_0", 7 0, L_0x5b60f2337200;  1 drivers
S_0x5b60f22c72e0 .scope module, "read_transform_r" "dffr" 11 90, 6 3 0, S_0x5b60f22c6060;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "r";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
P_0x5b60f22c7510 .param/l "WIDTH" 0 6 3, +C4<00000000000000000000000000000001>;
v0x5b60f22c75e0_0 .net "clk", 0 0, v0x5b60f22d92e0_0;  alias, 1 drivers
v0x5b60f22c76a0_0 .net "d", 0 0, L_0x5b60f2338d10;  1 drivers
v0x5b60f22c7780_0 .var "q", 0 0;
v0x5b60f22c7870_0 .net "r", 0 0, L_0x5b60f2335840;  alias, 1 drivers
S_0x5b60f22c79c0 .scope generate, "transform_read_address[0]" "transform_read_address[0]" 11 79, 11 79 0, S_0x5b60f22c6060;
 .timescale -9 -11;
P_0x5b60f22c7bc0 .param/l "i" 0 11 79, +C4<00>;
L_0x5b60f22db988 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5b60f22c7ca0_0 .net/2u *"_ivl_1", 1 0, L_0x5b60f22db988;  1 drivers
L_0x5b60f22dba18 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5b60f22c7d80_0 .net/2u *"_ivl_12", 1 0, L_0x5b60f22dba18;  1 drivers
v0x5b60f22c7e60_0 .net *"_ivl_14", 29 0, L_0x5b60f23377c0;  1 drivers
v0x5b60f22c7f20_0 .net *"_ivl_15", 31 0, L_0x5b60f2337950;  1 drivers
L_0x5b60f22dba60 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5b60f22c8000_0 .net/2u *"_ivl_17", 30 0, L_0x5b60f22dba60;  1 drivers
v0x5b60f22c8130_0 .net *"_ivl_20", 2 0, L_0x5b60f2337a20;  1 drivers
L_0x5b60f22dbaa8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5b60f22c8210_0 .net *"_ivl_23", 1 0, L_0x5b60f22dbaa8;  1 drivers
L_0x5b60f22dbaf0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x5b60f22c82f0_0 .net/2u *"_ivl_24", 2 0, L_0x5b60f22dbaf0;  1 drivers
v0x5b60f22c83d0_0 .net *"_ivl_26", 0 0, L_0x5b60f2337b60;  1 drivers
v0x5b60f22c8490_0 .net *"_ivl_28", 31 0, L_0x5b60f2337ce0;  1 drivers
v0x5b60f22c8570_0 .net *"_ivl_3", 0 0, L_0x5b60f2337340;  1 drivers
v0x5b60f22c8650_0 .net *"_ivl_30", 31 0, L_0x5b60f2337e20;  1 drivers
v0x5b60f22c8730_0 .net *"_ivl_4", 1 0, L_0x5b60f23373e0;  1 drivers
L_0x5b60f22db9d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5b60f22c8810_0 .net *"_ivl_7", 0 0, L_0x5b60f22db9d0;  1 drivers
v0x5b60f22c88f0_0 .net *"_ivl_8", 1 0, L_0x5b60f2337520;  1 drivers
L_0x5b60f23373e0 .concat [ 1 1 0 0], L_0x5b60f2337340, L_0x5b60f22db9d0;
L_0x5b60f2337520 .arith/sum 2, L_0x5b60f22db988, L_0x5b60f23373e0;
L_0x5b60f23376d0 .part L_0x5b60f2337520, 0, 1;
L_0x5b60f2337950 .concat [ 30 2 0 0], L_0x5b60f23377c0, L_0x5b60f22dba18;
L_0x5b60f2337a20 .concat [ 1 2 0 0], L_0x5b60f23376d0, L_0x5b60f22dbaa8;
L_0x5b60f2337b60 .cmp/gt 3, L_0x5b60f22dbaf0, L_0x5b60f2337a20;
L_0x5b60f2337ce0 .concat [ 1 31 0 0], L_0x5b60f2337b60, L_0x5b60f22dba60;
L_0x5b60f2337e20 .arith/sum 32, L_0x5b60f2337950, L_0x5b60f2337ce0;
S_0x5b60f22c89d0 .scope generate, "transform_read_address[1]" "transform_read_address[1]" 11 79, 11 79 0, S_0x5b60f22c6060;
 .timescale -9 -11;
P_0x5b60f22c8b80 .param/l "i" 0 11 79, +C4<01>;
L_0x5b60f22dbb38 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x5b60f22c8c60_0 .net/2u *"_ivl_1", 1 0, L_0x5b60f22dbb38;  1 drivers
L_0x5b60f22dbbc8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5b60f22c8d40_0 .net/2u *"_ivl_12", 1 0, L_0x5b60f22dbbc8;  1 drivers
v0x5b60f22c8e20_0 .net *"_ivl_14", 29 0, L_0x5b60f2338520;  1 drivers
v0x5b60f22c8ee0_0 .net *"_ivl_15", 31 0, L_0x5b60f23385c0;  1 drivers
L_0x5b60f22dbc10 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5b60f22c8fc0_0 .net/2u *"_ivl_17", 30 0, L_0x5b60f22dbc10;  1 drivers
v0x5b60f22c90f0_0 .net *"_ivl_20", 2 0, L_0x5b60f2338730;  1 drivers
L_0x5b60f22dbc58 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5b60f22c91d0_0 .net *"_ivl_23", 1 0, L_0x5b60f22dbc58;  1 drivers
L_0x5b60f22dbca0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x5b60f22c92b0_0 .net/2u *"_ivl_24", 2 0, L_0x5b60f22dbca0;  1 drivers
v0x5b60f22c9390_0 .net *"_ivl_26", 0 0, L_0x5b60f2338870;  1 drivers
v0x5b60f22c9450_0 .net *"_ivl_28", 31 0, L_0x5b60f23389f0;  1 drivers
v0x5b60f22c9530_0 .net *"_ivl_3", 0 0, L_0x5b60f2337fb0;  1 drivers
v0x5b60f22c9610_0 .net *"_ivl_30", 31 0, L_0x5b60f2338b30;  1 drivers
v0x5b60f22c96f0_0 .net *"_ivl_4", 1 0, L_0x5b60f2338050;  1 drivers
L_0x5b60f22dbb80 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5b60f22c97d0_0 .net *"_ivl_7", 0 0, L_0x5b60f22dbb80;  1 drivers
v0x5b60f22c98b0_0 .net *"_ivl_8", 1 0, L_0x5b60f2338190;  1 drivers
L_0x5b60f2338050 .concat [ 1 1 0 0], L_0x5b60f2337fb0, L_0x5b60f22dbb80;
L_0x5b60f2338190 .arith/sum 2, L_0x5b60f22dbb38, L_0x5b60f2338050;
L_0x5b60f23382d0 .part L_0x5b60f2338190, 0, 1;
L_0x5b60f23385c0 .concat [ 30 2 0 0], L_0x5b60f2338520, L_0x5b60f22dbbc8;
L_0x5b60f2338730 .concat [ 1 2 0 0], L_0x5b60f23382d0, L_0x5b60f22dbc58;
L_0x5b60f2338870 .cmp/gt 3, L_0x5b60f22dbca0, L_0x5b60f2338730;
L_0x5b60f23389f0 .concat [ 1 31 0 0], L_0x5b60f2338870, L_0x5b60f22dbc10;
L_0x5b60f2338b30 .arith/sum 32, L_0x5b60f23385c0, L_0x5b60f23389f0;
S_0x5b60f22c9990 .scope generate, "unpack_read_data[0]" "unpack_read_data[0]" 11 52, 11 52 0, S_0x5b60f22c6060;
 .timescale -9 -11;
P_0x5b60f22c9b40 .param/l "i" 0 11 52, +C4<00>;
L_0x5b60f2335a90 .functor BUFZ 16, L_0x5b60f2336240, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x5b60f22c9c20_0 .net *"_ivl_13", 15 0, L_0x5b60f2336240;  1 drivers
v0x5b60f22c9d00_0 .net *"_ivl_16", 2 0, L_0x5b60f2336310;  1 drivers
L_0x5b60f22db868 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5b60f22c9de0_0 .net *"_ivl_19", 1 0, L_0x5b60f22db868;  1 drivers
v0x5b60f22c9ea0_0 .net *"_ivl_21", 15 0, L_0x5b60f2335a90;  1 drivers
L_0x5b60f22db7d8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5b60f22c9f80_0 .net/2u *"_ivl_3", 1 0, L_0x5b60f22db7d8;  1 drivers
v0x5b60f22ca0b0_0 .net *"_ivl_5", 1 0, L_0x5b60f2335ed0;  1 drivers
L_0x5b60f22db820 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5b60f22ca190_0 .net *"_ivl_8", 0 0, L_0x5b60f22db820;  1 drivers
v0x5b60f22ca270_0 .net *"_ivl_9", 1 0, L_0x5b60f2336010;  1 drivers
L_0x5b60f2335ed0 .concat [ 1 1 0 0], v0x5b60f22c7780_0, L_0x5b60f22db820;
L_0x5b60f2336010 .arith/sub 2, L_0x5b60f22db7d8, L_0x5b60f2335ed0;
L_0x5b60f2336150 .part L_0x5b60f2336010, 0, 1;
L_0x5b60f2336240 .array/port v0x5b60f22cb6f0, L_0x5b60f2336310;
L_0x5b60f2336310 .concat [ 1 2 0 0], L_0x5b60f2336150, L_0x5b60f22db868;
S_0x5b60f22ca350 .scope generate, "unpack_read_data[1]" "unpack_read_data[1]" 11 52, 11 52 0, S_0x5b60f22c6060;
 .timescale -9 -11;
P_0x5b60f22c74c0 .param/l "i" 0 11 52, +C4<01>;
L_0x5b60f2336830 .functor BUFZ 16, L_0x5b60f2336b20, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x5b60f22ca670_0 .net *"_ivl_13", 15 0, L_0x5b60f2336b20;  1 drivers
v0x5b60f22ca750_0 .net *"_ivl_16", 2 0, L_0x5b60f2336bf0;  1 drivers
L_0x5b60f22db940 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5b60f22ca830_0 .net *"_ivl_19", 1 0, L_0x5b60f22db940;  1 drivers
v0x5b60f22ca8f0_0 .net *"_ivl_21", 15 0, L_0x5b60f2336830;  1 drivers
L_0x5b60f22db8b0 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x5b60f22ca9d0_0 .net/2u *"_ivl_3", 1 0, L_0x5b60f22db8b0;  1 drivers
v0x5b60f22cab00_0 .net *"_ivl_5", 1 0, L_0x5b60f23366a0;  1 drivers
L_0x5b60f22db8f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5b60f22cabe0_0 .net *"_ivl_8", 0 0, L_0x5b60f22db8f8;  1 drivers
v0x5b60f22cacc0_0 .net *"_ivl_9", 1 0, L_0x5b60f2336790;  1 drivers
L_0x5b60f23366a0 .concat [ 1 1 0 0], v0x5b60f22c7780_0, L_0x5b60f22db8f8;
L_0x5b60f2336790 .arith/sub 2, L_0x5b60f22db8b0, L_0x5b60f23366a0;
L_0x5b60f2336940 .part L_0x5b60f2336790, 0, 1;
L_0x5b60f2336b20 .array/port v0x5b60f22cb6f0, L_0x5b60f2336bf0;
L_0x5b60f2336bf0 .concat [ 1 2 0 0], L_0x5b60f2336940, L_0x5b60f22db940;
S_0x5b60f22cb910 .scope module, "row_reg" "sobel_image_rowregs" 7 100, 12 16 0, S_0x5b60f22bcbd0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "go";
    .port_info 3 /INPUT 2 "sctl2srow_row_op";
    .port_info 4 /INPUT 32 "srt2srow_read_data";
    .port_info 5 /OUTPUT 32 "srow2sacc_row1_data";
    .port_info 6 /OUTPUT 32 "srow2sacc_row2_data";
    .port_info 7 /OUTPUT 32 "srow2sacc_row3_data";
L_0x5b60f233fc80 .functor BUFZ 32, v0x5b60f22cc540_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5b60f233fd40 .functor BUFZ 32, v0x5b60f22ccd50_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5b60f233fe00 .functor BUFZ 32, v0x5b60f22cd570_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5b60f22cd7c0_0 .net "clk", 0 0, v0x5b60f22d92e0_0;  alias, 1 drivers
v0x5b60f22cd880_0 .net "go", 0 0, v0x5b60f22bc970_0;  alias, 1 drivers
v0x5b60f22cd940_0 .net "reset", 0 0, L_0x5b60f2335840;  alias, 1 drivers
v0x5b60f22cd9e0_0 .net "row1", 31 0, v0x5b60f22cc540_0;  1 drivers
v0x5b60f22cdab0_0 .var "row1_next", 31 0;
v0x5b60f22cdba0_0 .net "row2", 31 0, v0x5b60f22ccd50_0;  1 drivers
v0x5b60f22cdc70_0 .var "row2_next", 31 0;
v0x5b60f22cdd40_0 .net "row3", 31 0, v0x5b60f22cd570_0;  1 drivers
v0x5b60f22cde10_0 .var "row3_next", 31 0;
v0x5b60f22cdee0_0 .net "sctl2srow_row_op", 1 0, L_0x5b60f233ed40;  alias, 1 drivers
v0x5b60f22cdfb0_0 .net "srow2sacc_row1_data", 31 0, L_0x5b60f233fc80;  alias, 1 drivers
v0x5b60f22ce080_0 .net "srow2sacc_row2_data", 31 0, L_0x5b60f233fd40;  alias, 1 drivers
v0x5b60f22ce150_0 .net "srow2sacc_row3_data", 31 0, L_0x5b60f233fe00;  alias, 1 drivers
v0x5b60f22ce220_0 .net "srt2srow_read_data", 31 0, L_0x5b60f23370c0;  alias, 1 drivers
E_0x5b60f22c62f0/0 .event edge, v0x5b60f22c5720_0, v0x5b60f22cc540_0, v0x5b60f22ccd50_0, v0x5b60f22cd570_0;
E_0x5b60f22c62f0/1 .event edge, v0x5b60f22cb4a0_0;
E_0x5b60f22c62f0 .event/or E_0x5b60f22c62f0/0, E_0x5b60f22c62f0/1;
S_0x5b60f22cbc10 .scope module, "row1_r" "dffre" 12 47, 10 3 0, S_0x5b60f22cb910;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "r";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 32 "d";
    .port_info 4 /OUTPUT 32 "q";
P_0x5b60f22cbe10 .param/l "WIDTH" 0 10 3, +C4<00000000000000000000000000000000000000000000000000000000000100000>;
v0x5b60f22cc0c0_0 .net "clk", 0 0, v0x5b60f22d92e0_0;  alias, 1 drivers
v0x5b60f22cc390_0 .net "d", 31 0, v0x5b60f22cdab0_0;  1 drivers
v0x5b60f22cc470_0 .net "en", 0 0, v0x5b60f22bc970_0;  alias, 1 drivers
v0x5b60f22cc540_0 .var "q", 31 0;
v0x5b60f22cc600_0 .net "r", 0 0, L_0x5b60f2335840;  alias, 1 drivers
S_0x5b60f22cc790 .scope module, "row2_r" "dffre" 12 55, 10 3 0, S_0x5b60f22cb910;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "r";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 32 "d";
    .port_info 4 /OUTPUT 32 "q";
P_0x5b60f22cc990 .param/l "WIDTH" 0 10 3, +C4<00000000000000000000000000000000000000000000000000000000000100000>;
v0x5b60f22ccb00_0 .net "clk", 0 0, v0x5b60f22d92e0_0;  alias, 1 drivers
v0x5b60f22ccba0_0 .net "d", 31 0, v0x5b60f22cdc70_0;  1 drivers
v0x5b60f22ccc80_0 .net "en", 0 0, v0x5b60f22bc970_0;  alias, 1 drivers
v0x5b60f22ccd50_0 .var "q", 31 0;
v0x5b60f22cce10_0 .net "r", 0 0, L_0x5b60f2335840;  alias, 1 drivers
S_0x5b60f22ccfa0 .scope module, "row3_r" "dffre" 12 63, 10 3 0, S_0x5b60f22cb910;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "r";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 32 "d";
    .port_info 4 /OUTPUT 32 "q";
P_0x5b60f22cd180 .param/l "WIDTH" 0 10 3, +C4<00000000000000000000000000000000000000000000000000000000000100000>;
v0x5b60f22cd320_0 .net "clk", 0 0, v0x5b60f22d92e0_0;  alias, 1 drivers
v0x5b60f22cd3c0_0 .net "d", 31 0, v0x5b60f22cde10_0;  1 drivers
v0x5b60f22cd4a0_0 .net "en", 0 0, v0x5b60f22bc970_0;  alias, 1 drivers
v0x5b60f22cd570_0 .var "q", 31 0;
v0x5b60f22cd630_0 .net "r", 0 0, L_0x5b60f2335840;  alias, 1 drivers
S_0x5b60f22ce3b0 .scope module, "write_transform" "sobel_write_transform" 7 76, 13 18 0, S_0x5b60f22bcbd0;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 32 "swt2mem_write_data";
    .port_info 1 /OUTPUT 64 "swt2mem_write_addr";
    .port_info 2 /OUTPUT 4 "swt2mem_write_en";
    .port_info 3 /INPUT 32 "sctl2swt_write_addr";
    .port_info 4 /INPUT 16 "sacc2swt_write_data";
    .port_info 5 /INPUT 2 "sctl2swt_write_en";
P_0x5b60f22ce590 .param/l "ADDR_WIDTH" 0 13 20, +C4<00000000000000000000000000100000>;
L_0x5b60f233ea10 .functor BUFZ 32, L_0x5b60f233abe0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5b60f22d57d0_0 .net "sacc2swt_write_data", 15 0, v0x5b60f22be6b0_0;  alias, 1 drivers
v0x5b60f22d58b0_0 .net "sctl2swt_write_addr", 31 0, L_0x5b60f233ec80;  alias, 1 drivers
v0x5b60f22d5950_0 .net "sctl2swt_write_en", 1 0, L_0x5b60f233f6b0;  alias, 1 drivers
v0x5b60f22d5a50_0 .net "swt2mem_write_addr", 63 0, L_0x5b60f233cd60;  alias, 1 drivers
v0x5b60f22d5af0_0 .net "swt2mem_write_data", 31 0, L_0x5b60f233ea10;  alias, 1 drivers
v0x5b60f22d5bd0_0 .net "swt2mem_write_en", 3 0, L_0x5b60f233e300;  alias, 1 drivers
v0x5b60f22d5cb0_0 .net "transformed_write_data", 31 0, L_0x5b60f233abe0;  1 drivers
v0x5b60f22d5d90 .array "unpacked_write_data", 0 1;
v0x5b60f22d5d90_0 .net v0x5b60f22d5d90 0, 15 0, L_0x5b60f23384b0; 1 drivers
L_0x5b60f22dbce8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5b60f22d5d90_1 .net v0x5b60f22d5d90 1, 15 0, L_0x5b60f22dbce8; 1 drivers
v0x5b60f22d5eb0 .array "write_addr_plusone", 0 1;
v0x5b60f22d5eb0_0 .net v0x5b60f22d5eb0 0, 0 0, L_0x5b60f233aa80; 1 drivers
v0x5b60f22d5eb0_1 .net v0x5b60f22d5eb0 1, 0 0, L_0x5b60f233c7f0; 1 drivers
L_0x5b60f22dbd30 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x5b60f22d5fb0 .array "write_check", 0 1;
v0x5b60f22d5fb0_0 .net v0x5b60f22d5fb0 0, 1 0, L_0x5b60f22dbd30; 1 drivers
L_0x5b60f22dc090 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x5b60f22d5fb0_1 .net v0x5b60f22d5fb0 1, 1 0, L_0x5b60f22dc090; 1 drivers
v0x5b60f22d60d0 .array "write_check_compare", 0 1;
v0x5b60f22d60d0_0 .net v0x5b60f22d60d0 0, 0 0, L_0x5b60f2339f70; 1 drivers
v0x5b60f22d60d0_1 .net v0x5b60f22d60d0 1, 0 0, L_0x5b60f233bce0; 1 drivers
v0x5b60f22d61d0 .array "write_data_index", 0 1;
v0x5b60f22d61d0_0 .net v0x5b60f22d61d0 0, 0 0, L_0x5b60f233a440; 1 drivers
v0x5b60f22d61d0_1 .net v0x5b60f22d61d0 1, 0 0, L_0x5b60f233c1b0; 1 drivers
v0x5b60f22d62f0 .array "write_en_base_index", 0 1;
v0x5b60f22d62f0_0 .net v0x5b60f22d62f0 0, 1 0, L_0x5b60f233a6b0; 1 drivers
v0x5b60f22d62f0_1 .net v0x5b60f22d62f0 1, 1 0, L_0x5b60f233c420; 1 drivers
v0x5b60f22d6410 .array "write_sub_check_transform", 0 1;
v0x5b60f22d6410_0 .net v0x5b60f22d6410 0, 1 0, L_0x5b60f2339c30; 1 drivers
v0x5b60f22d6410_1 .net v0x5b60f22d6410 1, 1 0, L_0x5b60f233b9a0; 1 drivers
v0x5b60f22d6530_0 .net "write_transform", 0 0, L_0x5b60f233e910;  1 drivers
L_0x5b60f233abe0 .concat8 [ 16 16 0 0], L_0x5b60f23396d0, L_0x5b60f233b3a0;
L_0x5b60f233c950 .part L_0x5b60f233ec80, 2, 30;
L_0x5b60f233cd60 .concat8 [ 32 32 0 0], L_0x5b60f233cc20, L_0x5b60f233d1b0;
L_0x5b60f233ce50 .part L_0x5b60f233ec80, 2, 30;
L_0x5b60f233d5c0 .part/v L_0x5b60f233f6b0, L_0x5b60f233d480, 1;
L_0x5b60f233dd80 .part/v L_0x5b60f233f6b0, L_0x5b60f233dc40, 1;
L_0x5b60f233e180 .part/v L_0x5b60f233f6b0, L_0x5b60f233e040, 1;
L_0x5b60f233e300 .concat8 [ 1 1 1 1], L_0x5b60f233bb30, L_0x5b60f2339dc0, L_0x5b60f23375c0, L_0x5b60f233e670;
L_0x5b60f233e780 .part/v L_0x5b60f233f6b0, L_0x5b60f233e5d0, 1;
L_0x5b60f233e910 .part L_0x5b60f233ec80, 1, 1;
S_0x5b60f22ce7a0 .scope generate, "unpack_write_data[0]" "unpack_write_data[0]" 13 58, 13 58 0, S_0x5b60f22ce3b0;
 .timescale -9 -11;
P_0x5b60f22ce9c0 .param/l "i" 0 13 58, +C4<00>;
L_0x5b60f23384b0 .functor BUFZ 16, v0x5b60f22be6b0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
S_0x5b60f22ceaa0 .scope generate, "unpack_write_data[1]" "unpack_write_data[1]" 13 58, 13 58 0, S_0x5b60f22ce3b0;
 .timescale -9 -11;
P_0x5b60f22ceca0 .param/l "i" 0 13 58, +C4<01>;
S_0x5b60f22ced60 .scope generate, "write_transform_address_output[0]" "write_transform_address_output[0]" 13 90, 13 90 0, S_0x5b60f22ce3b0;
 .timescale -9 -11;
P_0x5b60f22cef70 .param/l "i" 0 13 90, +C4<00>;
L_0x5b60f22dc3f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5b60f22cf030_0 .net/2u *"_ivl_0", 1 0, L_0x5b60f22dc3f0;  1 drivers
v0x5b60f22cf110_0 .net *"_ivl_10", 31 0, L_0x5b60f233cc20;  1 drivers
v0x5b60f22cf1f0_0 .net *"_ivl_2", 29 0, L_0x5b60f233c950;  1 drivers
v0x5b60f22cf2e0_0 .net *"_ivl_3", 31 0, L_0x5b60f233c9f0;  1 drivers
L_0x5b60f22dc438 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5b60f22cf3c0_0 .net/2u *"_ivl_5", 30 0, L_0x5b60f22dc438;  1 drivers
v0x5b60f22cf4f0_0 .net *"_ivl_8", 31 0, L_0x5b60f233cae0;  1 drivers
L_0x5b60f233c9f0 .concat [ 30 2 0 0], L_0x5b60f233c950, L_0x5b60f22dc3f0;
L_0x5b60f233cae0 .concat [ 1 31 0 0], L_0x5b60f233aa80, L_0x5b60f22dc438;
L_0x5b60f233cc20 .arith/sum 32, L_0x5b60f233c9f0, L_0x5b60f233cae0;
S_0x5b60f22cf5d0 .scope generate, "write_transform_address_output[1]" "write_transform_address_output[1]" 13 90, 13 90 0, S_0x5b60f22ce3b0;
 .timescale -9 -11;
P_0x5b60f22cf7d0 .param/l "i" 0 13 90, +C4<01>;
L_0x5b60f22dc480 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5b60f22cf8b0_0 .net/2u *"_ivl_0", 1 0, L_0x5b60f22dc480;  1 drivers
v0x5b60f22cf990_0 .net *"_ivl_10", 31 0, L_0x5b60f233d1b0;  1 drivers
v0x5b60f22cfa70_0 .net *"_ivl_2", 29 0, L_0x5b60f233ce50;  1 drivers
v0x5b60f22cfb30_0 .net *"_ivl_3", 31 0, L_0x5b60f233cf80;  1 drivers
L_0x5b60f22dc4c8 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5b60f22cfc10_0 .net/2u *"_ivl_5", 30 0, L_0x5b60f22dc4c8;  1 drivers
v0x5b60f22cfd40_0 .net *"_ivl_8", 31 0, L_0x5b60f233d070;  1 drivers
L_0x5b60f233cf80 .concat [ 30 2 0 0], L_0x5b60f233ce50, L_0x5b60f22dc480;
L_0x5b60f233d070 .concat [ 1 31 0 0], L_0x5b60f233c7f0, L_0x5b60f22dc4c8;
L_0x5b60f233d1b0 .arith/sum 32, L_0x5b60f233cf80, L_0x5b60f233d070;
S_0x5b60f22cfe20 .scope generate, "write_transform_en_output[0]" "write_transform_en_output[0]" 13 228, 13 228 0, S_0x5b60f22ce3b0;
 .timescale -9 -11;
P_0x5b60f22d0070 .param/l "i" 0 13 228, +C4<00>;
L_0x5b60f233bb30 .functor AND 1, L_0x5b60f2339f70, L_0x5b60f233d5c0, C4<1>, C4<1>;
v0x5b60f22d0150_0 .net *"_ivl_10", 0 0, L_0x5b60f233d5c0;  1 drivers
v0x5b60f22d0230_0 .net *"_ivl_11", 0 0, L_0x5b60f233bb30;  1 drivers
v0x5b60f22d0310_0 .net *"_ivl_2", 31 0, L_0x5b60f233d340;  1 drivers
L_0x5b60f22dc510 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5b60f22d03d0_0 .net *"_ivl_5", 29 0, L_0x5b60f22dc510;  1 drivers
L_0x5b60f22dc558 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5b60f22d04b0_0 .net/2u *"_ivl_6", 31 0, L_0x5b60f22dc558;  1 drivers
v0x5b60f22d05e0_0 .net *"_ivl_8", 31 0, L_0x5b60f233d480;  1 drivers
L_0x5b60f233d340 .concat [ 2 30 0 0], L_0x5b60f233a6b0, L_0x5b60f22dc510;
L_0x5b60f233d480 .arith/sum 32, L_0x5b60f233d340, L_0x5b60f22dc558;
S_0x5b60f22d06c0 .scope generate, "write_transform_en_output[1]" "write_transform_en_output[1]" 13 228, 13 228 0, S_0x5b60f22ce3b0;
 .timescale -9 -11;
P_0x5b60f22d08c0 .param/l "i" 0 13 228, +C4<01>;
L_0x5b60f2339dc0 .functor AND 1, L_0x5b60f2339f70, L_0x5b60f233dd80, C4<1>, C4<1>;
v0x5b60f22d09a0_0 .net *"_ivl_10", 0 0, L_0x5b60f233dd80;  1 drivers
v0x5b60f22d0a80_0 .net *"_ivl_11", 0 0, L_0x5b60f2339dc0;  1 drivers
v0x5b60f22d0b60_0 .net *"_ivl_2", 31 0, L_0x5b60f233d740;  1 drivers
L_0x5b60f22dc5a0 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5b60f22d0c20_0 .net *"_ivl_5", 29 0, L_0x5b60f22dc5a0;  1 drivers
L_0x5b60f22dc5e8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x5b60f22d0d00_0 .net/2u *"_ivl_6", 31 0, L_0x5b60f22dc5e8;  1 drivers
v0x5b60f22d0e30_0 .net *"_ivl_8", 31 0, L_0x5b60f233dc40;  1 drivers
L_0x5b60f233d740 .concat [ 2 30 0 0], L_0x5b60f233a6b0, L_0x5b60f22dc5a0;
L_0x5b60f233dc40 .arith/sum 32, L_0x5b60f233d740, L_0x5b60f22dc5e8;
S_0x5b60f22d0f10 .scope generate, "write_transform_en_output[2]" "write_transform_en_output[2]" 13 228, 13 228 0, S_0x5b60f22ce3b0;
 .timescale -9 -11;
P_0x5b60f22d1110 .param/l "i" 0 13 228, +C4<010>;
L_0x5b60f23375c0 .functor AND 1, L_0x5b60f233bce0, L_0x5b60f233e180, C4<1>, C4<1>;
v0x5b60f22d11f0_0 .net *"_ivl_10", 0 0, L_0x5b60f233e180;  1 drivers
v0x5b60f22d12d0_0 .net *"_ivl_11", 0 0, L_0x5b60f23375c0;  1 drivers
v0x5b60f22d13b0_0 .net *"_ivl_2", 31 0, L_0x5b60f233df00;  1 drivers
L_0x5b60f22dc630 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5b60f22d1470_0 .net *"_ivl_5", 29 0, L_0x5b60f22dc630;  1 drivers
L_0x5b60f22dc678 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5b60f22d1550_0 .net/2u *"_ivl_6", 31 0, L_0x5b60f22dc678;  1 drivers
v0x5b60f22d1680_0 .net *"_ivl_8", 31 0, L_0x5b60f233e040;  1 drivers
L_0x5b60f233df00 .concat [ 2 30 0 0], L_0x5b60f233c420, L_0x5b60f22dc630;
L_0x5b60f233e040 .arith/sum 32, L_0x5b60f233df00, L_0x5b60f22dc678;
S_0x5b60f22d1760 .scope generate, "write_transform_en_output[3]" "write_transform_en_output[3]" 13 228, 13 228 0, S_0x5b60f22ce3b0;
 .timescale -9 -11;
P_0x5b60f22d1960 .param/l "i" 0 13 228, +C4<011>;
L_0x5b60f233e670 .functor AND 1, L_0x5b60f233bce0, L_0x5b60f233e780, C4<1>, C4<1>;
v0x5b60f22d1a40_0 .net *"_ivl_10", 0 0, L_0x5b60f233e780;  1 drivers
v0x5b60f22d1b20_0 .net *"_ivl_11", 0 0, L_0x5b60f233e670;  1 drivers
v0x5b60f22d1c00_0 .net *"_ivl_2", 31 0, L_0x5b60f233e4e0;  1 drivers
L_0x5b60f22dc6c0 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5b60f22d1cc0_0 .net *"_ivl_5", 29 0, L_0x5b60f22dc6c0;  1 drivers
L_0x5b60f22dc708 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x5b60f22d1da0_0 .net/2u *"_ivl_6", 31 0, L_0x5b60f22dc708;  1 drivers
v0x5b60f22d1ed0_0 .net *"_ivl_8", 31 0, L_0x5b60f233e5d0;  1 drivers
L_0x5b60f233e4e0 .concat [ 2 30 0 0], L_0x5b60f233c420, L_0x5b60f22dc6c0;
L_0x5b60f233e5d0 .arith/sum 32, L_0x5b60f233e4e0, L_0x5b60f22dc708;
S_0x5b60f22d1fb0 .scope generate, "write_transform_internal[0]" "write_transform_internal[0]" 13 66, 13 66 0, S_0x5b60f22ce3b0;
 .timescale -9 -11;
P_0x5b60f22d0020 .param/l "i" 0 13 66, +C4<00>;
v0x5b60f22d2240_0 .net *"_ivl_11", 7 0, L_0x5b60f2339220;  1 drivers
v0x5b60f22d2320_0 .net *"_ivl_12", 15 0, L_0x5b60f2339310;  1 drivers
v0x5b60f22d2400_0 .net *"_ivl_15", 2 0, L_0x5b60f2339410;  1 drivers
L_0x5b60f22dbdc0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5b60f22d24c0_0 .net *"_ivl_18", 1 0, L_0x5b60f22dbdc0;  1 drivers
v0x5b60f22d25a0_0 .net *"_ivl_20", 7 0, L_0x5b60f23395a0;  1 drivers
v0x5b60f22d26d0_0 .net *"_ivl_21", 15 0, L_0x5b60f23396d0;  1 drivers
L_0x5b60f22dbe08 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x5b60f22d27b0_0 .net/2u *"_ivl_24", 3 0, L_0x5b60f22dbe08;  1 drivers
L_0x5b60f22dbe50 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5b60f22d2890_0 .net/2u *"_ivl_26", 0 0, L_0x5b60f22dbe50;  1 drivers
v0x5b60f22d2970_0 .net *"_ivl_28", 1 0, L_0x5b60f2339810;  1 drivers
v0x5b60f22d2ae0_0 .net *"_ivl_3", 15 0, L_0x5b60f2339040;  1 drivers
v0x5b60f22d2bc0_0 .net *"_ivl_30", 3 0, L_0x5b60f2339950;  1 drivers
L_0x5b60f22dbe98 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5b60f22d2ca0_0 .net *"_ivl_33", 1 0, L_0x5b60f22dbe98;  1 drivers
v0x5b60f22d2d80_0 .net *"_ivl_34", 3 0, L_0x5b60f2339a90;  1 drivers
L_0x5b60f22dbee0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5b60f22d2e60_0 .net/2u *"_ivl_39", 0 0, L_0x5b60f22dbee0;  1 drivers
v0x5b60f22d2f40_0 .net *"_ivl_43", 0 0, L_0x5b60f2339cd0;  1 drivers
v0x5b60f22d3020_0 .net *"_ivl_44", 1 0, L_0x5b60f2339e30;  1 drivers
v0x5b60f22d3100_0 .net *"_ivl_52", 3 0, L_0x5b60f233a130;  1 drivers
L_0x5b60f22dbf28 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5b60f22d31e0_0 .net *"_ivl_55", 1 0, L_0x5b60f22dbf28;  1 drivers
L_0x5b60f22dbf70 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x5b60f22d32c0_0 .net/2u *"_ivl_56", 3 0, L_0x5b60f22dbf70;  1 drivers
v0x5b60f22d33a0_0 .net *"_ivl_58", 3 0, L_0x5b60f233a220;  1 drivers
v0x5b60f22d3480_0 .net *"_ivl_6", 2 0, L_0x5b60f23390e0;  1 drivers
L_0x5b60f22dbfb8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5b60f22d3560_0 .net/2u *"_ivl_65", 0 0, L_0x5b60f22dbfb8;  1 drivers
v0x5b60f22d3640_0 .net *"_ivl_67", 1 0, L_0x5b60f233a530;  1 drivers
v0x5b60f22d3720_0 .net *"_ivl_69", 3 0, L_0x5b60f233a750;  1 drivers
L_0x5b60f22dc000 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5b60f22d3800_0 .net *"_ivl_72", 1 0, L_0x5b60f22dc000;  1 drivers
L_0x5b60f22dc048 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x5b60f22d38e0_0 .net/2u *"_ivl_73", 3 0, L_0x5b60f22dc048;  1 drivers
v0x5b60f22d39c0_0 .net *"_ivl_75", 3 0, L_0x5b60f233a840;  1 drivers
L_0x5b60f22dbd78 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5b60f22d3aa0_0 .net *"_ivl_9", 1 0, L_0x5b60f22dbd78;  1 drivers
L_0x5b60f2339040 .array/port v0x5b60f22d5d90, L_0x5b60f23390e0;
L_0x5b60f23390e0 .concat [ 1 2 0 0], L_0x5b60f233a440, L_0x5b60f22dbd78;
L_0x5b60f2339220 .part L_0x5b60f2339040, 0, 8;
L_0x5b60f2339310 .array/port v0x5b60f22d5d90, L_0x5b60f2339410;
L_0x5b60f2339410 .concat [ 1 2 0 0], L_0x5b60f233a440, L_0x5b60f22dbdc0;
L_0x5b60f23395a0 .part L_0x5b60f2339310, 8, 8;
L_0x5b60f23396d0 .concat [ 8 8 0 0], L_0x5b60f23395a0, L_0x5b60f2339220;
L_0x5b60f2339810 .concat [ 1 1 0 0], L_0x5b60f233e910, L_0x5b60f22dbe50;
L_0x5b60f2339950 .concat [ 2 2 0 0], L_0x5b60f2339810, L_0x5b60f22dbe98;
L_0x5b60f2339a90 .arith/sub 4, L_0x5b60f22dbe08, L_0x5b60f2339950;
L_0x5b60f2339c30 .part L_0x5b60f2339a90, 0, 2;
L_0x5b60f2339cd0 .part L_0x5b60f2339c30, 0, 1;
L_0x5b60f2339e30 .concat [ 1 1 0 0], L_0x5b60f2339cd0, L_0x5b60f22dbee0;
L_0x5b60f2339f70 .cmp/gt 2, L_0x5b60f22dbd30, L_0x5b60f2339e30;
L_0x5b60f233a130 .concat [ 2 2 0 0], L_0x5b60f2339c30, L_0x5b60f22dbf28;
L_0x5b60f233a220 .functor MUXZ 4, L_0x5b60f22dbf70, L_0x5b60f233a130, L_0x5b60f2339f70, C4<>;
L_0x5b60f233a440 .part L_0x5b60f233a220, 0, 1;
L_0x5b60f233a530 .concat [ 1 1 0 0], L_0x5b60f22dbfb8, L_0x5b60f233a440;
L_0x5b60f233a750 .concat [ 2 2 0 0], L_0x5b60f233a530, L_0x5b60f22dc000;
L_0x5b60f233a840 .functor MUXZ 4, L_0x5b60f22dc048, L_0x5b60f233a750, L_0x5b60f2339f70, C4<>;
L_0x5b60f233a6b0 .part L_0x5b60f233a840, 0, 2;
L_0x5b60f233aa80 .part L_0x5b60f2339c30, 1, 1;
S_0x5b60f22d3b80 .scope generate, "write_transform_internal[1]" "write_transform_internal[1]" 13 66, 13 66 0, S_0x5b60f22ce3b0;
 .timescale -9 -11;
P_0x5b60f22d3d30 .param/l "i" 0 13 66, +C4<01>;
v0x5b60f22d3e10_0 .net *"_ivl_11", 7 0, L_0x5b60f233aef0;  1 drivers
v0x5b60f22d3ef0_0 .net *"_ivl_12", 15 0, L_0x5b60f233afe0;  1 drivers
v0x5b60f22d3fd0_0 .net *"_ivl_15", 2 0, L_0x5b60f233b0e0;  1 drivers
L_0x5b60f22dc120 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5b60f22d4090_0 .net *"_ivl_18", 1 0, L_0x5b60f22dc120;  1 drivers
v0x5b60f22d4170_0 .net *"_ivl_20", 7 0, L_0x5b60f233b270;  1 drivers
v0x5b60f22d42a0_0 .net *"_ivl_21", 15 0, L_0x5b60f233b3a0;  1 drivers
L_0x5b60f22dc168 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x5b60f22d4380_0 .net/2u *"_ivl_24", 3 0, L_0x5b60f22dc168;  1 drivers
L_0x5b60f22dc1b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5b60f22d4460_0 .net/2u *"_ivl_26", 0 0, L_0x5b60f22dc1b0;  1 drivers
v0x5b60f22d4540_0 .net *"_ivl_28", 1 0, L_0x5b60f233b530;  1 drivers
v0x5b60f22d4620_0 .net *"_ivl_3", 15 0, L_0x5b60f233ac80;  1 drivers
v0x5b60f22d4700_0 .net *"_ivl_30", 3 0, L_0x5b60f233b6c0;  1 drivers
L_0x5b60f22dc1f8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5b60f22d47e0_0 .net *"_ivl_33", 1 0, L_0x5b60f22dc1f8;  1 drivers
v0x5b60f22d48c0_0 .net *"_ivl_34", 3 0, L_0x5b60f233b800;  1 drivers
L_0x5b60f22dc240 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5b60f22d49a0_0 .net/2u *"_ivl_39", 0 0, L_0x5b60f22dc240;  1 drivers
v0x5b60f22d4a80_0 .net *"_ivl_43", 0 0, L_0x5b60f233ba40;  1 drivers
v0x5b60f22d4b60_0 .net *"_ivl_44", 1 0, L_0x5b60f233bba0;  1 drivers
v0x5b60f22d4c40_0 .net *"_ivl_52", 3 0, L_0x5b60f233bea0;  1 drivers
L_0x5b60f22dc288 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5b60f22d4e30_0 .net *"_ivl_55", 1 0, L_0x5b60f22dc288;  1 drivers
L_0x5b60f22dc2d0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x5b60f22d4f10_0 .net/2u *"_ivl_56", 3 0, L_0x5b60f22dc2d0;  1 drivers
v0x5b60f22d4ff0_0 .net *"_ivl_58", 3 0, L_0x5b60f233bf90;  1 drivers
v0x5b60f22d50d0_0 .net *"_ivl_6", 2 0, L_0x5b60f233ad80;  1 drivers
L_0x5b60f22dc318 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5b60f22d51b0_0 .net/2u *"_ivl_65", 0 0, L_0x5b60f22dc318;  1 drivers
v0x5b60f22d5290_0 .net *"_ivl_67", 1 0, L_0x5b60f233c2a0;  1 drivers
v0x5b60f22d5370_0 .net *"_ivl_69", 3 0, L_0x5b60f233c4c0;  1 drivers
L_0x5b60f22dc360 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5b60f22d5450_0 .net *"_ivl_72", 1 0, L_0x5b60f22dc360;  1 drivers
L_0x5b60f22dc3a8 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x5b60f22d5530_0 .net/2u *"_ivl_73", 3 0, L_0x5b60f22dc3a8;  1 drivers
v0x5b60f22d5610_0 .net *"_ivl_75", 3 0, L_0x5b60f233c5b0;  1 drivers
L_0x5b60f22dc0d8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5b60f22d56f0_0 .net *"_ivl_9", 1 0, L_0x5b60f22dc0d8;  1 drivers
L_0x5b60f233ac80 .array/port v0x5b60f22d5d90, L_0x5b60f233ad80;
L_0x5b60f233ad80 .concat [ 1 2 0 0], L_0x5b60f233c1b0, L_0x5b60f22dc0d8;
L_0x5b60f233aef0 .part L_0x5b60f233ac80, 0, 8;
L_0x5b60f233afe0 .array/port v0x5b60f22d5d90, L_0x5b60f233b0e0;
L_0x5b60f233b0e0 .concat [ 1 2 0 0], L_0x5b60f233c1b0, L_0x5b60f22dc120;
L_0x5b60f233b270 .part L_0x5b60f233afe0, 8, 8;
L_0x5b60f233b3a0 .concat [ 8 8 0 0], L_0x5b60f233b270, L_0x5b60f233aef0;
L_0x5b60f233b530 .concat [ 1 1 0 0], L_0x5b60f233e910, L_0x5b60f22dc1b0;
L_0x5b60f233b6c0 .concat [ 2 2 0 0], L_0x5b60f233b530, L_0x5b60f22dc1f8;
L_0x5b60f233b800 .arith/sub 4, L_0x5b60f22dc168, L_0x5b60f233b6c0;
L_0x5b60f233b9a0 .part L_0x5b60f233b800, 0, 2;
L_0x5b60f233ba40 .part L_0x5b60f233b9a0, 0, 1;
L_0x5b60f233bba0 .concat [ 1 1 0 0], L_0x5b60f233ba40, L_0x5b60f22dc240;
L_0x5b60f233bce0 .cmp/gt 2, L_0x5b60f22dc090, L_0x5b60f233bba0;
L_0x5b60f233bea0 .concat [ 2 2 0 0], L_0x5b60f233b9a0, L_0x5b60f22dc288;
L_0x5b60f233bf90 .functor MUXZ 4, L_0x5b60f22dc2d0, L_0x5b60f233bea0, L_0x5b60f233bce0, C4<>;
L_0x5b60f233c1b0 .part L_0x5b60f233bf90, 0, 1;
L_0x5b60f233c2a0 .concat [ 1 1 0 0], L_0x5b60f22dc318, L_0x5b60f233c1b0;
L_0x5b60f233c4c0 .concat [ 2 2 0 0], L_0x5b60f233c2a0, L_0x5b60f22dc360;
L_0x5b60f233c5b0 .functor MUXZ 4, L_0x5b60f22dc3a8, L_0x5b60f233c4c0, L_0x5b60f233bce0, C4<>;
L_0x5b60f233c420 .part L_0x5b60f233c5b0, 0, 2;
L_0x5b60f233c7f0 .part L_0x5b60f233b9a0, 1, 1;
    .scope S_0x5b60f22b6180;
T_0 ;
    %wait E_0x5b60f20c9940;
    %load/vec4 v0x5b60f22b66d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0x5b60f22058e0_0;
    %load/vec4 v0x5b60f220a230_0;
    %pad/u 17;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5b60f22725a0, 0, 4;
T_0.0 ;
    %load/vec4 v0x5b60f220a230_0;
    %pad/u 17;
    %ix/vec4 4;
    %load/vec4a v0x5b60f22725a0, 4;
    %assign/vec4 v0x5b60f2272500_0, 0;
    %jmp T_0;
    .thread T_0;
    .scope S_0x5b60f22217e0;
T_1 ;
    %delay 1000, 0;
    %load/vec4 v0x5b60f22da390_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_1.0, 4;
    %vpi_call 2 207 "$readmemh", v0x5b60f22d99f0_0, v0x5b60f22725a0 {0 0 0};
T_1.0 ;
    %end;
    .thread T_1;
    .scope S_0x5b60f22b7140;
T_2 ;
    %wait E_0x5b60f20c9940;
    %load/vec4 v0x5b60f22b7960_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v0x5b60f22b76c0_0;
    %load/vec4 v0x5b60f22b74d0_0;
    %pad/u 17;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5b60f22b7850, 0, 4;
T_2.0 ;
    %load/vec4 v0x5b60f22b74d0_0;
    %pad/u 17;
    %ix/vec4 4;
    %load/vec4a v0x5b60f22b7850, 4;
    %assign/vec4 v0x5b60f22b7790_0, 0;
    %jmp T_2;
    .thread T_2;
    .scope S_0x5b60f22b6e80;
T_3 ;
    %delay 1000, 0;
    %load/vec4 v0x5b60f22da390_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_3.0, 4;
    %vpi_call 2 207 "$readmemh", v0x5b60f22d99f0_0, v0x5b60f22b7850 {0 0 0};
T_3.0 ;
    %end;
    .thread T_3;
    .scope S_0x5b60f22b9a60;
T_4 ;
    %wait E_0x5b60f20c9940;
    %load/vec4 v0x5b60f22ba460_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0x5b60f22ba1a0_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x5b60f22ba000_0;
    %pad/u 17;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5b60f22ba350, 0, 4;
    %load/vec4 v0x5b60f22ba1a0_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5b60f22ba270_0, 4, 5;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x5b60f22ba000_0;
    %pad/u 17;
    %ix/vec4 4;
    %load/vec4a v0x5b60f22ba350, 4;
    %parti/s 8, 0, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5b60f22ba270_0, 4, 5;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x5b60f22b9d40;
T_5 ;
    %wait E_0x5b60f20c9940;
    %load/vec4 v0x5b60f22ba460_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0x5b60f22ba1a0_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0x5b60f22ba000_0;
    %pad/u 17;
    %ix/vec4 3;
    %ix/load 4, 8, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x5b60f22ba350, 4, 5;
    %load/vec4 v0x5b60f22ba1a0_0;
    %parti/s 8, 8, 5;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5b60f22ba270_0, 4, 5;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x5b60f22ba000_0;
    %pad/u 17;
    %ix/vec4 4;
    %load/vec4a v0x5b60f22ba350, 4;
    %parti/s 8, 8, 5;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5b60f22ba270_0, 4, 5;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x5b60f22bb670;
T_6 ;
    %wait E_0x5b60f20c9940;
    %load/vec4 v0x5b60f22bc020_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x5b60f22bbdb0_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x5b60f22bbc10_0;
    %pad/u 17;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5b60f22bbf60, 0, 4;
    %load/vec4 v0x5b60f22bbdb0_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5b60f22bbe80_0, 4, 5;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x5b60f22bbc10_0;
    %pad/u 17;
    %ix/vec4 4;
    %load/vec4a v0x5b60f22bbf60, 4;
    %parti/s 8, 0, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5b60f22bbe80_0, 4, 5;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x5b60f22bb950;
T_7 ;
    %wait E_0x5b60f20c9940;
    %load/vec4 v0x5b60f22bc020_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x5b60f22bbdb0_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0x5b60f22bbc10_0;
    %pad/u 17;
    %ix/vec4 3;
    %ix/load 4, 8, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x5b60f22bbf60, 4, 5;
    %load/vec4 v0x5b60f22bbdb0_0;
    %parti/s 8, 8, 5;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5b60f22bbe80_0, 4, 5;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x5b60f22bbc10_0;
    %pad/u 17;
    %ix/vec4 4;
    %load/vec4a v0x5b60f22bbf60, 4;
    %parti/s 8, 8, 5;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5b60f22bbe80_0, 4, 5;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x5b60f22b8110;
T_8 ;
    %wait E_0x5b60f20c9940;
    %load/vec4 v0x5b60f22b89c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x5b60f22b8730_0;
    %load/vec4 v0x5b60f22b8540_0;
    %pad/u 18;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5b60f22b88b0, 0, 4;
T_8.0 ;
    %load/vec4 v0x5b60f22b8540_0;
    %pad/u 18;
    %ix/vec4 4;
    %load/vec4a v0x5b60f22b88b0, 4;
    %assign/vec4 v0x5b60f22b87d0_0, 0;
    %jmp T_8;
    .thread T_8;
    .scope S_0x5b60f22bc4d0;
T_9 ;
    %wait E_0x5b60f20c9940;
    %load/vec4 v0x5b60f22bca60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5b60f22bc970_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x5b60f22bc890_0;
    %assign/vec4 v0x5b60f22bc970_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x5b60f22c72e0;
T_10 ;
    %wait E_0x5b60f20c9940;
    %load/vec4 v0x5b60f22c7870_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5b60f22c7780_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x5b60f22c76a0_0;
    %assign/vec4 v0x5b60f22c7780_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x5b60f22c2f10;
T_11 ;
    %wait E_0x5b60f20c9940;
    %load/vec4 v0x5b60f22c3520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5b60f22c3430_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x5b60f22c3350_0;
    %assign/vec4 v0x5b60f22c3430_0, 0;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x5b60f22c1810;
T_12 ;
    %wait E_0x5b60f20c9940;
    %load/vec4 v0x5b60f22c1e60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x5b60f22c1d80_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x5b60f22c1cb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0x5b60f22c1bd0_0;
    %assign/vec4 v0x5b60f22c1d80_0, 0;
    %jmp T_12.3;
T_12.2 ;
    %load/vec4 v0x5b60f22c1d80_0;
    %assign/vec4 v0x5b60f22c1d80_0, 0;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x5b60f22c1000;
T_13 ;
    %wait E_0x5b60f20c9940;
    %load/vec4 v0x5b60f22c1680_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x5b60f22c15a0_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x5b60f22c14d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %load/vec4 v0x5b60f22c13f0_0;
    %assign/vec4 v0x5b60f22c15a0_0, 0;
    %jmp T_13.3;
T_13.2 ;
    %load/vec4 v0x5b60f22c15a0_0;
    %assign/vec4 v0x5b60f22c15a0_0, 0;
T_13.3 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x5b60f22c1ff0;
T_14 ;
    %wait E_0x5b60f20c9940;
    %load/vec4 v0x5b60f22c2650_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x5b60f22c2590_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x5b60f22c24c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %load/vec4 v0x5b60f22c23e0_0;
    %assign/vec4 v0x5b60f22c2590_0, 0;
    %jmp T_14.3;
T_14.2 ;
    %load/vec4 v0x5b60f22c2590_0;
    %assign/vec4 v0x5b60f22c2590_0, 0;
T_14.3 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x5b60f22c0750;
T_15 ;
    %wait E_0x5b60f20c9940;
    %load/vec4 v0x5b60f22c0e70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x5b60f22c0db0_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x5b60f22c0ce0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %load/vec4 v0x5b60f22c0c00_0;
    %assign/vec4 v0x5b60f22c0db0_0, 0;
    %jmp T_15.3;
T_15.2 ;
    %load/vec4 v0x5b60f22c0db0_0;
    %assign/vec4 v0x5b60f22c0db0_0, 0;
T_15.3 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x5b60f22bf680;
T_16 ;
    %wait E_0x5b60f20c9940;
    %load/vec4 v0x5b60f22bfd20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5b60f22bfc80_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x5b60f22bfb80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %load/vec4 v0x5b60f22bfaa0_0;
    %assign/vec4 v0x5b60f22bfc80_0, 0;
    %jmp T_16.3;
T_16.2 ;
    %load/vec4 v0x5b60f22bfc80_0;
    %assign/vec4 v0x5b60f22bfc80_0, 0;
T_16.3 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x5b60f22bfec0;
T_17 ;
    %wait E_0x5b60f20c9940;
    %load/vec4 v0x5b60f22c0570_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5b60f22c04b0_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x5b60f22c0390_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %load/vec4 v0x5b60f22c02b0_0;
    %assign/vec4 v0x5b60f22c04b0_0, 0;
    %jmp T_17.3;
T_17.2 ;
    %load/vec4 v0x5b60f22c04b0_0;
    %assign/vec4 v0x5b60f22c04b0_0, 0;
T_17.3 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x5b60f22bebd0;
T_18 ;
    %wait E_0x5b60f227c750;
    %load/vec4 v0x5b60f22c5b80_0;
    %store/vec4 v0x5b60f22c5c70_0, 0, 4;
    %load/vec4 v0x5b60f22c5b80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_18.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_18.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_18.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_18.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_18.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_18.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_18.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_18.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_18.8, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_18.9, 6;
    %load/vec4 v0x5b60f22c50e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.12, 8;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x5b60f22c5c70_0, 0, 4;
T_18.12 ;
    %jmp T_18.11;
T_18.0 ;
    %load/vec4 v0x5b60f22c50e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.14, 8;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x5b60f22c5c70_0, 0, 4;
T_18.14 ;
    %jmp T_18.11;
T_18.1 ;
    %load/vec4 v0x5b60f22c50e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.16, 8;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x5b60f22c5c70_0, 0, 4;
T_18.16 ;
    %jmp T_18.11;
T_18.2 ;
    %load/vec4 v0x5b60f22c50e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.18, 8;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x5b60f22c5c70_0, 0, 4;
T_18.18 ;
    %jmp T_18.11;
T_18.3 ;
    %load/vec4 v0x5b60f22c50e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.20, 8;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x5b60f22c5c70_0, 0, 4;
T_18.20 ;
    %jmp T_18.11;
T_18.4 ;
    %load/vec4 v0x5b60f22c50e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.22, 8;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x5b60f22c5c70_0, 0, 4;
T_18.22 ;
    %jmp T_18.11;
T_18.5 ;
    %load/vec4 v0x5b60f22c50e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.24, 8;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x5b60f22c5c70_0, 0, 4;
T_18.24 ;
    %jmp T_18.11;
T_18.6 ;
    %load/vec4 v0x5b60f22c50e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.26, 8;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x5b60f22c5c70_0, 0, 4;
T_18.26 ;
    %jmp T_18.11;
T_18.7 ;
    %load/vec4 v0x5b60f22c50e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.28, 8;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x5b60f22c5c70_0, 0, 4;
T_18.28 ;
    %jmp T_18.11;
T_18.8 ;
    %load/vec4 v0x5b60f22c50e0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.30, 8;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5b60f22c5c70_0, 0, 4;
T_18.30 ;
    %jmp T_18.11;
T_18.9 ;
    %load/vec4 v0x5b60f22c50e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.32, 8;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x5b60f22c5c70_0, 0, 4;
T_18.32 ;
    %jmp T_18.11;
T_18.11 ;
    %pop/vec4 1;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_0x5b60f22bebd0;
T_19 ;
    %wait E_0x5b60f227c380;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5b60f22c5660_0, 0, 2;
    %load/vec4 v0x5b60f22c5b80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_19.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_19.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_19.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_19.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_19.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_19.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_19.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_19.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_19.8, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_19.9, 6;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5b60f22c5660_0, 0, 2;
    %jmp T_19.11;
T_19.0 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5b60f22c5660_0, 0, 2;
    %jmp T_19.11;
T_19.1 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5b60f22c5660_0, 0, 2;
    %jmp T_19.11;
T_19.2 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5b60f22c5660_0, 0, 2;
    %jmp T_19.11;
T_19.3 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5b60f22c5660_0, 0, 2;
    %jmp T_19.11;
T_19.4 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5b60f22c5660_0, 0, 2;
    %jmp T_19.11;
T_19.5 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5b60f22c5660_0, 0, 2;
    %jmp T_19.11;
T_19.6 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5b60f22c5660_0, 0, 2;
    %jmp T_19.11;
T_19.7 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5b60f22c5660_0, 0, 2;
    %jmp T_19.11;
T_19.8 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5b60f22c5660_0, 0, 2;
    %jmp T_19.11;
T_19.9 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5b60f22c5660_0, 0, 2;
    %jmp T_19.11;
T_19.11 ;
    %pop/vec4 1;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_0x5b60f22bebd0;
T_20 ;
    %wait E_0x5b60f22bf5f0;
    %load/vec4 v0x5b60f22c54a0_0;
    %store/vec4 v0x5b60f22c5590_0, 0, 10;
    %load/vec4 v0x5b60f22c5b80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_20.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_20.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_20.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_20.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_20.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_20.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_20.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_20.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_20.8, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_20.9, 6;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x5b60f22c5590_0, 0, 10;
    %jmp T_20.11;
T_20.0 ;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x5b60f22c5590_0, 0, 10;
    %jmp T_20.11;
T_20.1 ;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x5b60f22c5590_0, 0, 10;
    %jmp T_20.11;
T_20.2 ;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x5b60f22c5590_0, 0, 10;
    %jmp T_20.11;
T_20.3 ;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x5b60f22c5590_0, 0, 10;
    %jmp T_20.11;
T_20.4 ;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x5b60f22c5590_0, 0, 10;
    %jmp T_20.11;
T_20.5 ;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x5b60f22c5590_0, 0, 10;
    %jmp T_20.11;
T_20.6 ;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x5b60f22c5590_0, 0, 10;
    %jmp T_20.11;
T_20.7 ;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x5b60f22c5590_0, 0, 10;
    %jmp T_20.11;
T_20.8 ;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x5b60f22c5590_0, 0, 10;
    %jmp T_20.11;
T_20.9 ;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x5b60f22c5590_0, 0, 10;
    %jmp T_20.11;
T_20.11 ;
    %pop/vec4 1;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_0x5b60f22bebd0;
T_21 ;
    %wait E_0x5b60f22bf590;
    %load/vec4 v0x5b60f22c4d80_0;
    %store/vec4 v0x5b60f22c4e70_0, 0, 10;
    %load/vec4 v0x5b60f22c5b80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_21.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_21.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_21.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_21.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_21.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_21.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_21.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_21.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_21.8, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_21.9, 6;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x5b60f22c4e70_0, 0, 10;
    %jmp T_21.11;
T_21.0 ;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x5b60f22c4e70_0, 0, 10;
    %jmp T_21.11;
T_21.1 ;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x5b60f22c4e70_0, 0, 10;
    %jmp T_21.11;
T_21.2 ;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x5b60f22c4e70_0, 0, 10;
    %jmp T_21.11;
T_21.3 ;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x5b60f22c4e70_0, 0, 10;
    %jmp T_21.11;
T_21.4 ;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x5b60f22c4e70_0, 0, 10;
    %jmp T_21.11;
T_21.5 ;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x5b60f22c4e70_0, 0, 10;
    %jmp T_21.11;
T_21.6 ;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x5b60f22c4e70_0, 0, 10;
    %jmp T_21.11;
T_21.7 ;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x5b60f22c4e70_0, 0, 10;
    %jmp T_21.11;
T_21.8 ;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x5b60f22c4e70_0, 0, 10;
    %jmp T_21.11;
T_21.9 ;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x5b60f22c4e70_0, 0, 10;
    %jmp T_21.11;
T_21.11 ;
    %pop/vec4 1;
    %jmp T_21;
    .thread T_21, $push;
    .scope S_0x5b60f22bebd0;
T_22 ;
    %wait E_0x5b60f227c750;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5b60f22c48f0_0, 0, 32;
    %load/vec4 v0x5b60f22c5b80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_22.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_22.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_22.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_22.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_22.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_22.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_22.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_22.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_22.8, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_22.9, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5b60f22c48f0_0, 0, 32;
    %jmp T_22.11;
T_22.0 ;
    %load/vec4 v0x5b60f22c50e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.12, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5b60f22c48f0_0, 0, 32;
    %jmp T_22.13;
T_22.12 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5b60f22c48f0_0, 0, 32;
T_22.13 ;
    %jmp T_22.11;
T_22.1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5b60f22c48f0_0, 0, 32;
    %jmp T_22.11;
T_22.2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5b60f22c48f0_0, 0, 32;
    %jmp T_22.11;
T_22.3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5b60f22c48f0_0, 0, 32;
    %jmp T_22.11;
T_22.4 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5b60f22c48f0_0, 0, 32;
    %jmp T_22.11;
T_22.5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5b60f22c48f0_0, 0, 32;
    %jmp T_22.11;
T_22.6 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5b60f22c48f0_0, 0, 32;
    %jmp T_22.11;
T_22.7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5b60f22c48f0_0, 0, 32;
    %jmp T_22.11;
T_22.8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5b60f22c48f0_0, 0, 32;
    %jmp T_22.11;
T_22.9 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5b60f22c48f0_0, 0, 32;
    %jmp T_22.11;
T_22.11 ;
    %pop/vec4 1;
    %jmp T_22;
    .thread T_22, $push;
    .scope S_0x5b60f22bebd0;
T_23 ;
    %wait E_0x5b60f227c380;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5b60f22c4b50_0, 0, 32;
    %load/vec4 v0x5b60f22c5b80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_23.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_23.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_23.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_23.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_23.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_23.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_23.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_23.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_23.8, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_23.9, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5b60f22c4b50_0, 0, 32;
    %jmp T_23.11;
T_23.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5b60f22c4b50_0, 0, 32;
    %jmp T_23.11;
T_23.1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5b60f22c4b50_0, 0, 32;
    %jmp T_23.11;
T_23.2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5b60f22c4b50_0, 0, 32;
    %jmp T_23.11;
T_23.3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5b60f22c4b50_0, 0, 32;
    %jmp T_23.11;
T_23.4 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5b60f22c4b50_0, 0, 32;
    %jmp T_23.11;
T_23.5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5b60f22c4b50_0, 0, 32;
    %jmp T_23.11;
T_23.6 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5b60f22c4b50_0, 0, 32;
    %jmp T_23.11;
T_23.7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5b60f22c4b50_0, 0, 32;
    %jmp T_23.11;
T_23.8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5b60f22c4b50_0, 0, 32;
    %jmp T_23.11;
T_23.9 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5b60f22c4b50_0, 0, 32;
    %jmp T_23.11;
T_23.11 ;
    %pop/vec4 1;
    %jmp T_23;
    .thread T_23, $push;
    .scope S_0x5b60f22bebd0;
T_24 ;
    %wait E_0x5b60f227c380;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5b60f22c49c0_0, 0, 1;
    %load/vec4 v0x5b60f22c5b80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_24.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_24.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_24.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_24.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_24.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_24.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_24.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_24.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_24.8, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_24.9, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5b60f22c49c0_0, 0, 1;
    %jmp T_24.11;
T_24.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5b60f22c49c0_0, 0, 1;
    %jmp T_24.11;
T_24.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5b60f22c49c0_0, 0, 1;
    %jmp T_24.11;
T_24.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5b60f22c49c0_0, 0, 1;
    %jmp T_24.11;
T_24.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5b60f22c49c0_0, 0, 1;
    %jmp T_24.11;
T_24.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5b60f22c49c0_0, 0, 1;
    %jmp T_24.11;
T_24.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5b60f22c49c0_0, 0, 1;
    %jmp T_24.11;
T_24.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5b60f22c49c0_0, 0, 1;
    %jmp T_24.11;
T_24.7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5b60f22c49c0_0, 0, 1;
    %jmp T_24.11;
T_24.8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5b60f22c49c0_0, 0, 1;
    %jmp T_24.11;
T_24.9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5b60f22c49c0_0, 0, 1;
    %jmp T_24.11;
T_24.11 ;
    %pop/vec4 1;
    %jmp T_24;
    .thread T_24, $push;
    .scope S_0x5b60f22cbc10;
T_25 ;
    %wait E_0x5b60f20c9940;
    %load/vec4 v0x5b60f22cc600_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5b60f22cc540_0, 0;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v0x5b60f22cc470_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.2, 8;
    %load/vec4 v0x5b60f22cc390_0;
    %assign/vec4 v0x5b60f22cc540_0, 0;
    %jmp T_25.3;
T_25.2 ;
    %load/vec4 v0x5b60f22cc540_0;
    %assign/vec4 v0x5b60f22cc540_0, 0;
T_25.3 ;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0x5b60f22cc790;
T_26 ;
    %wait E_0x5b60f20c9940;
    %load/vec4 v0x5b60f22cce10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5b60f22ccd50_0, 0;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v0x5b60f22ccc80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.2, 8;
    %load/vec4 v0x5b60f22ccba0_0;
    %assign/vec4 v0x5b60f22ccd50_0, 0;
    %jmp T_26.3;
T_26.2 ;
    %load/vec4 v0x5b60f22ccd50_0;
    %assign/vec4 v0x5b60f22ccd50_0, 0;
T_26.3 ;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0x5b60f22ccfa0;
T_27 ;
    %wait E_0x5b60f20c9940;
    %load/vec4 v0x5b60f22cd630_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5b60f22cd570_0, 0;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v0x5b60f22cd4a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.2, 8;
    %load/vec4 v0x5b60f22cd3c0_0;
    %assign/vec4 v0x5b60f22cd570_0, 0;
    %jmp T_27.3;
T_27.2 ;
    %load/vec4 v0x5b60f22cd570_0;
    %assign/vec4 v0x5b60f22cd570_0, 0;
T_27.3 ;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0x5b60f22cb910;
T_28 ;
    %wait E_0x5b60f22c62f0;
    %load/vec4 v0x5b60f22cdee0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_28.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_28.1, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5b60f22cdab0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5b60f22cdc70_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5b60f22cde10_0, 0, 32;
    %jmp T_28.3;
T_28.0 ;
    %load/vec4 v0x5b60f22cd9e0_0;
    %store/vec4 v0x5b60f22cdab0_0, 0, 32;
    %load/vec4 v0x5b60f22cdba0_0;
    %store/vec4 v0x5b60f22cdc70_0, 0, 32;
    %load/vec4 v0x5b60f22cdd40_0;
    %store/vec4 v0x5b60f22cde10_0, 0, 32;
    %jmp T_28.3;
T_28.1 ;
    %load/vec4 v0x5b60f22cdba0_0;
    %store/vec4 v0x5b60f22cdab0_0, 0, 32;
    %load/vec4 v0x5b60f22cdd40_0;
    %store/vec4 v0x5b60f22cdc70_0, 0, 32;
    %load/vec4 v0x5b60f22ce220_0;
    %store/vec4 v0x5b60f22cde10_0, 0, 32;
    %jmp T_28.3;
T_28.3 ;
    %pop/vec4 1;
    %jmp T_28;
    .thread T_28, $push;
    .scope S_0x5b60f22bd130;
T_29 ;
    %wait E_0x5b60f20c20a0;
    %pushi/vec4 0, 0, 4;
    %load/vec4 v0x5b60f22be220_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5b60f22bd800, 4, 0;
    %pushi/vec4 0, 0, 3;
    %load/vec4 v0x5b60f22be220_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5b60f22bd8c0, 4, 0;
    %pushi/vec4 0, 0, 4;
    %load/vec4 v0x5b60f22be220_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5b60f22bd990, 4, 0;
    %pushi/vec4 0, 0, 4;
    %load/vec4 v0x5b60f22be3e0_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5b60f22bda50, 4, 0;
    %pushi/vec4 0, 0, 3;
    %load/vec4 v0x5b60f22be3e0_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5b60f22bdb60, 4, 0;
    %pushi/vec4 0, 0, 4;
    %load/vec4 v0x5b60f22be3e0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5b60f22bdc20, 4, 0;
    %pushi/vec4 0, 0, 12;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5b60f22bd740, 4, 0;
    %pushi/vec4 0, 0, 4;
    %load/vec4 v0x5b60f22be220_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5b60f22bdda0, 4, 0;
    %pushi/vec4 0, 0, 4;
    %load/vec4 v0x5b60f22be220_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5b60f22bde60, 4, 0;
    %pushi/vec4 0, 0, 3;
    %load/vec4 v0x5b60f22be300_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5b60f22bdf20, 4, 0;
    %pushi/vec4 0, 0, 3;
    %load/vec4 v0x5b60f22be300_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5b60f22bdfe0, 4, 0;
    %pushi/vec4 0, 0, 4;
    %load/vec4 v0x5b60f22be3e0_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5b60f22be0a0, 4, 0;
    %pushi/vec4 0, 0, 4;
    %load/vec4 v0x5b60f22be3e0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5b60f22be160, 4, 0;
    %pushi/vec4 0, 0, 12;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5b60f22bdce0, 4, 0;
    %pushi/vec4 0, 0, 12;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5b60f22be790, 4, 0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5b60f22be790, 4;
    %parti/s 8, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5b60f22be6b0_0, 4, 8;
    %jmp T_29;
    .thread T_29, $push;
    .scope S_0x5b60f22bd460;
T_30 ;
    %wait E_0x5b60f20c20a0;
    %pushi/vec4 0, 0, 4;
    %load/vec4 v0x5b60f22be220_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5b60f22bd800, 4, 0;
    %pushi/vec4 0, 0, 3;
    %load/vec4 v0x5b60f22be220_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5b60f22bd8c0, 4, 0;
    %pushi/vec4 0, 0, 4;
    %load/vec4 v0x5b60f22be220_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5b60f22bd990, 4, 0;
    %pushi/vec4 0, 0, 4;
    %load/vec4 v0x5b60f22be3e0_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5b60f22bda50, 4, 0;
    %pushi/vec4 0, 0, 3;
    %load/vec4 v0x5b60f22be3e0_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5b60f22bdb60, 4, 0;
    %pushi/vec4 0, 0, 4;
    %load/vec4 v0x5b60f22be3e0_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5b60f22bdc20, 4, 0;
    %pushi/vec4 0, 0, 12;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5b60f22bd740, 4, 0;
    %pushi/vec4 0, 0, 4;
    %load/vec4 v0x5b60f22be220_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5b60f22bdda0, 4, 0;
    %pushi/vec4 0, 0, 4;
    %load/vec4 v0x5b60f22be220_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5b60f22bde60, 4, 0;
    %pushi/vec4 0, 0, 3;
    %load/vec4 v0x5b60f22be300_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5b60f22bdf20, 4, 0;
    %pushi/vec4 0, 0, 3;
    %load/vec4 v0x5b60f22be300_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5b60f22bdfe0, 4, 0;
    %pushi/vec4 0, 0, 4;
    %load/vec4 v0x5b60f22be3e0_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5b60f22be0a0, 4, 0;
    %pushi/vec4 0, 0, 4;
    %load/vec4 v0x5b60f22be3e0_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5b60f22be160, 4, 0;
    %pushi/vec4 0, 0, 12;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5b60f22bdce0, 4, 0;
    %pushi/vec4 0, 0, 12;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5b60f22be790, 4, 0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5b60f22be790, 4;
    %parti/s 8, 0, 2;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5b60f22be6b0_0, 4, 8;
    %jmp T_30;
    .thread T_30, $push;
    .scope S_0x5b60f2270840;
T_31 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5b60f22da790_0, 0, 32;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0x5b60f22d9d30_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5b60f22d93a0_0, 0, 32;
    %pushi/vec4 0, 0, 33;
    %store/vec4 v0x5b60f22d9ef0_0, 0, 33;
    %pushi/vec4 131072, 0, 33;
    %store/vec4 v0x5b60f22d9e10_0, 0, 33;
    %pushi/vec4 0, 0, 15;
    %store/vec4 v0x5b60f22da2b0_0, 0, 15;
    %end;
    .thread T_31;
    .scope S_0x5b60f2270840;
T_32 ;
    %vpi_func 2 52 "$value$plusargs" 32, "instr_mem=%s", v0x5b60f22d9ad0_0 {0 0 0};
    %store/vec4 v0x5b60f22da470_0, 0, 32;
    %vpi_func 2 53 "$value$plusargs" 32, "in_buf=%s", v0x5b60f22d99f0_0 {0 0 0};
    %store/vec4 v0x5b60f22da390_0, 0, 32;
    %vpi_func 2 54 "$value$plusargs" 32, "out_buf=%s", v0x5b60f22da1d0_0 {0 0 0};
    %store/vec4 v0x5b60f22db0c0_0, 0, 32;
    %vpi_func 2 55 "$value$plusargs" 32, "test_result=%s", v0x5b60f22da6d0_0 {0 0 0};
    %store/vec4 v0x5b60f22db1a0_0, 0, 32;
    %vpi_func 2 56 "$value$plusargs" 32, "dumpvars=%s", v0x5b60f22d9620_0 {0 0 0};
    %store/vec4 v0x5b60f22d9540_0, 0, 32;
    %vpi_func 2 59 "$value$plusargs" 32, "image_rows=%d", v0x5b60f22d9910_0 {0 0 0};
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.0, 8;
    %vpi_call 2 60 "$error", "No image height is specified. Specify a height using +image_rows=<height>." {0 0 0};
    %vpi_call 2 61 "$finish" {0 0 0};
T_32.0 ;
    %vpi_func 2 63 "$value$plusargs" 32, "image_columns=%d", v0x5b60f22d9830_0 {0 0 0};
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.2, 8;
    %vpi_call 2 64 "$error", "No image width is specified. Specify a width using +image_columns=<height>." {0 0 0};
    %vpi_call 2 65 "$finish" {0 0 0};
T_32.2 ;
    %load/vec4 v0x5b60f22da470_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_32.4, 4;
    %vpi_call 2 70 "$display", "Instruction Memory: %0s", v0x5b60f22d9ad0_0 {0 0 0};
    %vpi_call 2 71 "$readmemh", v0x5b60f22d9ad0_0, v0x5b60f22b88b0 {0 0 0};
    %jmp T_32.5;
T_32.4 ;
    %vpi_call 2 73 "$display", "No instruction memory" {0 0 0};
T_32.5 ;
    %load/vec4 v0x5b60f22da390_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_32.6, 4;
    %vpi_call 2 78 "$display", "Input Data Buffer: %0s", v0x5b60f22d99f0_0 {0 0 0};
    %jmp T_32.7;
T_32.6 ;
    %vpi_call 2 80 "$display", "No input data buffer" {0 0 0};
T_32.7 ;
    %load/vec4 v0x5b60f22db0c0_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_32.8, 4;
    %vpi_func 2 85 "$test$plusargs" 32, "out_start" {0 0 0};
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_32.10, 4;
    %vpi_func 2 86 "$value$plusargs" 32, "out_start=%h", v0x5b60f22d9ef0_0 {0 0 0};
    %store/vec4 v0x5b60f22da550_0, 0, 32;
T_32.10 ;
    %vpi_func 2 89 "$test$plusargs" 32, "out_end" {0 0 0};
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_32.12, 4;
    %vpi_func 2 90 "$value$plusargs" 32, "out_end=%h", v0x5b60f22d9e10_0 {0 0 0};
    %store/vec4 v0x5b60f22da550_0, 0, 32;
T_32.12 ;
    %vpi_call 2 93 "$display", "Output buffer: %0s", v0x5b60f22da1d0_0 {0 0 0};
    %vpi_call 2 94 "$display", "  Dumping range: 0x%h - 0x%h", v0x5b60f22d9ef0_0, v0x5b60f22d9e10_0 {0 0 0};
    %load/vec4 v0x5b60f22d9ef0_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x5b60f22d9ef0_0, 0, 33;
    %load/vec4 v0x5b60f22d9e10_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x5b60f22d9e10_0, 0, 33;
    %jmp T_32.9;
T_32.8 ;
    %vpi_call 2 101 "$display", "No output buffer" {0 0 0};
T_32.9 ;
    %vpi_func 2 104 "$test$plusargs" 32, "cycles" {0 0 0};
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_32.14, 4;
    %vpi_func 2 105 "$value$plusargs" 32, "cycles=%d", v0x5b60f22d9d30_0 {0 0 0};
    %store/vec4 v0x5b60f22da550_0, 0, 32;
T_32.14 ;
    %vpi_call 2 108 "$display", "Running userlogic for maximum of %0d cycles", v0x5b60f22d9d30_0 {0 0 0};
    %end;
    .thread T_32;
    .scope S_0x5b60f2270840;
T_33 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5b60f22d92e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5b60f22da630_0, 0, 1;
    %load/vec4 v0x5b60f22d9540_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_33.0, 4;
    %vpi_call 2 120 "$dumpfile", v0x5b60f22d9620_0 {0 0 0};
    %vpi_call 2 121 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5b60f2270840 {0 0 0};
T_33.0 ;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b60f22da630_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 10;
    %load/vec4 v0x5b60f22d9830_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5b60f22d9910_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %concati/vec4 1, 0, 1;
    %store/vec4 v0x5b60f22da790_0, 0, 32;
    %load/vec4 v0x5b60f22d9d30_0;
    %store/vec4 v0x5b60f22d93a0_0, 0, 32;
T_33.2 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x5b60f22d93a0_0;
    %cmp/u;
    %flag_get/vec4 5;
    %load/vec4 v0x5b60f22dab10_0;
    %parti/s 1, 0, 2;
    %inv;
    %and;
    %load/vec4 v0x5b60f22dab10_0;
    %parti/s 1, 1, 2;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz T_33.3, 8;
    %load/vec4 v0x5b60f22d93a0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x5b60f22d93a0_0, 0, 32;
    %delay 10000, 0;
    %jmp T_33.2;
T_33.3 ;
    %load/vec4 v0x5b60f22d9d30_0;
    %load/vec4 v0x5b60f22d93a0_0;
    %sub;
    %vpi_call 2 136 "$display", "Userlogic ran for %0d cycles", S<0,vec4,u32> {1 0 0};
    %vpi_call 2 137 "$display", "status register = 0x%x", v0x5b60f22dab10_0 {0 0 0};
    %vpi_call 2 138 "$display", "test register   = 0x%x", v0x5b60f22dabd0_0 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5b60f22da790_0, 0, 32;
    %load/vec4 v0x5b60f22db0c0_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_33.4, 4;
    %vpi_func 2 144 "$fopen" 32, v0x5b60f22da1d0_0, "w" {0 0 0};
    %store/vec4 v0x5b60f22d9fd0_0, 0, 32;
    %load/vec4 v0x5b60f22d9ef0_0;
    %pad/u 32;
    %store/vec4 v0x5b60f22d9750_0, 0, 32;
T_33.6 ;
    %load/vec4 v0x5b60f22d9750_0;
    %pad/u 33;
    %load/vec4 v0x5b60f22d9e10_0;
    %cmp/u;
    %jmp/0xz T_33.7, 5;
    %load/vec4 v0x5b60f22d9750_0;
    %pad/s 15;
    %store/vec4 v0x5b60f22da2b0_0, 0, 15;
    %delay 10000, 0;
    %vpi_call 2 148 "$fwrite", v0x5b60f22d9fd0_0, "%h\012", v0x5b60f22d9480_0 {0 0 0};
    %load/vec4 v0x5b60f22d9750_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5b60f22d9750_0, 0, 32;
    %jmp T_33.6;
T_33.7 ;
    %vpi_call 2 150 "$fclose", v0x5b60f22d9fd0_0 {0 0 0};
T_33.4 ;
    %load/vec4 v0x5b60f22db1a0_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_33.8, 4;
    %vpi_func 2 155 "$fopen" 32, v0x5b60f22da6d0_0, "w" {0 0 0};
    %store/vec4 v0x5b60f22d9750_0, 0, 32;
    %vpi_call 2 156 "$fwrite", v0x5b60f22d9750_0, "%0d", v0x5b60f22dabd0_0 {0 0 0};
    %vpi_call 2 157 "$fclose", v0x5b60f22d9750_0 {0 0 0};
T_33.8 ;
    %vpi_call 2 160 "$finish" {0 0 0};
    %end;
    .thread T_33;
    .scope S_0x5b60f2270840;
T_34 ;
T_34.0 ;
    %delay 5000, 0;
    %load/vec4 v0x5b60f22d92e0_0;
    %inv;
    %store/vec4 v0x5b60f22d92e0_0, 0, 1;
    %jmp T_34.0;
    %end;
    .thread T_34;
# The file index is used to find the file name in the following table.
:file_names 14;
    "N/A";
    "<interactive>";
    "harness/userlogic_test.v";
    "../hw/hdl/verilog/dataram2.v";
    "../hw/hdl/verilog/dataram3.v";
    "../hw/hdl/verilog/sobel/userlogic.v";
    "../hw/hdl/verilog/sobel/lib/dffr.v";
    "../hw/hdl/verilog/sobel/sobel_top.v";
    "../hw/hdl/verilog/sobel/sobel_accelerator.v";
    "../hw/hdl/verilog/sobel/sobel_control.v";
    "../hw/hdl/verilog/sobel/lib/dffre.v";
    "../hw/hdl/verilog/sobel/sobel_read_transform.v";
    "../hw/hdl/verilog/sobel/sobel_image_rowregs.v";
    "../hw/hdl/verilog/sobel/sobel_write_transform.v";
