# compile vhdl design source files
vhdl fifo_generator_v12_0  "../../../project_2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_rfs.vhd"

# Do not sort compile order
nosort
