Protel Design System Design Rule Check
PCB File : C:\Users\gkhnm\OneDrive\Belgeler\GitHub\ControllerBoard\ControllerBoard.PcbDoc
Date     : 7/3/2023
Time     : 10:37:54 PM

ERROR : More than 500 violations detected, DRC was stopped

Processing Rule : Clearance Constraint (Gap=0.3mm) (All),(All)
Rule Violations :0

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=0.3mm) (Max=1mm) (Preferred=0.5mm) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=0.508mm) (Conductor Width=0.254mm) (Air Gap=0.254mm) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=0.025mm) (Max=2.54mm) (All)
Rule Violations :0

Processing Rule : Hole To Hole Clearance (Gap=0.254mm) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=0.254mm) (All),(All)
   Violation between Minimum Solder Mask Sliver Constraint: (0.076mm < 0.254mm) Between Pad U1-12(99.79mm,32.612mm) on Top Layer And Pad U1-13(99.79mm,33.399mm) on Top Layer [Top Solder] Mask Sliver [0.076mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.076mm < 0.254mm) Between Pad U1-19(99.79mm,38.2mm) on Top Layer And Pad U1-20(99.79mm,38.987mm) on Top Layer [Top Solder] Mask Sliver [0.076mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.102mm < 0.254mm) Between Pad U1-24(97.25mm,42.34mm) on Top Layer And Pad U1-25(96.438mm,42.34mm) on Top Layer [Top Solder] Mask Sliver [0.102mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.102mm < 0.254mm) Between Pad U1-26(95.65mm,42.34mm) on Top Layer And Pad U1-27(94.837mm,42.34mm) on Top Layer [Top Solder] Mask Sliver [0.102mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.102mm < 0.254mm) Between Pad U1-29(93.263mm,42.34mm) on Top Layer And Pad U1-30(92.45mm,42.34mm) on Top Layer [Top Solder] Mask Sliver [0.102mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.076mm < 0.254mm) Between Pad U1-30(92.45mm,42.34mm) on Top Layer And Pad U1-31(91.662mm,42.34mm) on Top Layer [Top Solder] Mask Sliver [0.076mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.102mm < 0.254mm) Between Pad U1-31(91.662mm,42.34mm) on Top Layer And Pad U1-32(90.85mm,42.34mm) on Top Layer [Top Solder] Mask Sliver [0.102mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.102mm < 0.254mm) Between Pad U1-35(88.31mm,39.8mm) on Top Layer And Pad U1-36(88.31mm,38.987mm) on Top Layer [Top Solder] Mask Sliver [0.102mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.076mm < 0.254mm) Between Pad U1-36(88.31mm,38.987mm) on Top Layer And Pad U1-37(88.31mm,38.2mm) on Top Layer [Top Solder] Mask Sliver [0.076mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.102mm < 0.254mm) Between Pad U1-37(88.31mm,38.2mm) on Top Layer And Pad U1-38(88.31mm,37.387mm) on Top Layer [Top Solder] Mask Sliver [0.102mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.076mm < 0.254mm) Between Pad U1-38(88.31mm,37.387mm) on Top Layer And Pad U1-39(88.31mm,36.6mm) on Top Layer [Top Solder] Mask Sliver [0.076mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.076mm < 0.254mm) Between Pad U1-39(88.31mm,36.6mm) on Top Layer And Pad U1-40(88.31mm,35.812mm) on Top Layer [Top Solder] Mask Sliver [0.076mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.102mm < 0.254mm) Between Pad U1-40(88.31mm,35.812mm) on Top Layer And Pad U1-41(88.31mm,35mm) on Top Layer [Top Solder] Mask Sliver [0.102mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.102mm < 0.254mm) Between Pad U1-42(88.31mm,34.212mm) on Top Layer And Pad U1-43(88.31mm,33.399mm) on Top Layer [Top Solder] Mask Sliver [0.102mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.076mm < 0.254mm) Between Pad U1-43(88.31mm,33.399mm) on Top Layer And Pad U1-44(88.31mm,32.612mm) on Top Layer [Top Solder] Mask Sliver [0.076mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.076mm < 0.254mm) Between Pad U1-5(93.263mm,30.859mm) on Top Layer And Pad U1-6(94.05mm,30.859mm) on Top Layer [Top Solder] Mask Sliver [0.076mm]
Rule Violations :16

Processing Rule : Silk To Solder Mask (Clearance=0.254mm) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Arc (1.2mm,37.4mm) on Top Overlay And Pad L2-2(1.8mm,40mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.134mm < 0.254mm) Between Arc (1.2mm,42.6mm) on Top Overlay And Pad L2-2(1.8mm,40mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.134mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Arc (6.4mm,37.4mm) on Top Overlay And Pad L2-1(5.8mm,40mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.171mm < 0.254mm) Between Arc (6.4mm,42.6mm) on Top Overlay And Pad L2-1(5.8mm,40mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.171mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.246mm < 0.254mm) Between Pad C10-1(9mm,44.8mm) on Top Layer And Track (7.65mm,43.9mm)(10.35mm,43.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.246mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.246mm < 0.254mm) Between Pad C11-1(2.4mm,17mm) on Top Layer And Track (1.05mm,16.1mm)(3.75mm,16.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.246mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.191mm < 0.254mm) Between Pad C11-2(2.4mm,14mm) on Top Layer And Text "J3" (2.603mm,12.234mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.191mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.122mm < 0.254mm) Between Pad C1-2(90.987mm,49.7mm) on Top Layer And Track (91.47mm,50.182mm)(92.105mm,50.182mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.122mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Pad C1-2(90.987mm,49.7mm) on Top Layer And Track (91.495mm,49.217mm)(92.13mm,49.217mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.246mm < 0.254mm) Between Pad C12-1(5.833mm,17mm) on Top Layer And Track (4.483mm,16.1mm)(7.183mm,16.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.246mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.254mm) Between Pad C13-2(8.313mm,22.8mm) on Top Layer And Track (7.17mm,23.283mm)(7.805mm,23.283mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.254mm) Between Pad C13-2(8.313mm,22.8mm) on Top Layer And Track (7.195mm,22.317mm)(7.83mm,22.317mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.06mm < 0.254mm) Between Pad C15-1(8mm,34.787mm) on Top Layer And Track (7.517mm,35.27mm)(7.517mm,35.905mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.06mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.153mm < 0.254mm) Between Pad C15-1(8mm,34.787mm) on Top Layer And Track (8.483mm,35.295mm)(8.483mm,35.93mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.153mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C16-1(13.4mm,55.5mm) on Top Layer And Track (12.4mm,54.6mm)(12.4mm,56.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C17-1(32.25mm,55.5mm) on Top Layer And Track (31.25mm,56.4mm)(31.25mm,54.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C18-1(43.9mm,55.5mm) on Top Layer And Track (42.9mm,54.6mm)(42.9mm,56.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C19-1(59.15mm,55.5mm) on Top Layer And Track (58.15mm,54.6mm)(58.15mm,56.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C20-1(74.4mm,55.5mm) on Top Layer And Track (73.4mm,54.6mm)(73.4mm,56.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.06mm < 0.254mm) Between Pad C2-1(97.8mm,19.687mm) on Top Layer And Track (97.317mm,20.17mm)(97.317mm,20.805mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.06mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.153mm < 0.254mm) Between Pad C2-1(97.8mm,19.687mm) on Top Layer And Track (98.283mm,20.195mm)(98.283mm,20.83mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.153mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C21-1(89.65mm,55.5mm) on Top Layer And Track (88.65mm,54.6mm)(88.65mm,56.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.078mm < 0.254mm) Between Pad C2-2(97.8mm,21.313mm) on Top Layer And Track (97.317mm,20.17mm)(97.317mm,20.805mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.078mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.195mm < 0.254mm) Between Pad C2-2(97.8mm,21.313mm) on Top Layer And Track (98.283mm,20.195mm)(98.283mm,20.83mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.195mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C22-1(104.9mm,55.5mm) on Top Layer And Track (103.9mm,54.6mm)(103.9mm,56.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C23-1(120.15mm,55.5mm) on Top Layer And Track (119.15mm,54.6mm)(119.15mm,56.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C24-1(135.4mm,55.5mm) on Top Layer And Track (134.4mm,54.6mm)(134.4mm,56.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Pad C25-1(131.9mm,30mm) on Top Layer And Track (132.9mm,30.9mm)(132.9mm,29.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.238mm < 0.254mm) Between Pad C28-1(43.95mm,15.1mm) on Top Layer And Track (43.05mm,16.1mm)(44.85mm,16.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.238mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.238mm < 0.254mm) Between Pad C29-1(41.45mm,15.1mm) on Top Layer And Track (40.55mm,16.1mm)(42.35mm,16.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.238mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.238mm < 0.254mm) Between Pad C30-1(53.1mm,15.1mm) on Top Layer And Track (52.2mm,16.1mm)(54mm,16.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.238mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.238mm < 0.254mm) Between Pad C31-1(55.6mm,15.1mm) on Top Layer And Track (54.7mm,16.1mm)(56.5mm,16.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.238mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.06mm < 0.254mm) Between Pad C3-2(104.056mm,19.687mm) on Top Layer And Track (103.573mm,20.17mm)(103.573mm,20.805mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.06mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.153mm < 0.254mm) Between Pad C3-2(104.056mm,19.687mm) on Top Layer And Track (104.538mm,20.83mm)(104.538mm,20.195mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.153mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.06mm < 0.254mm) Between Pad C32-1(91.085mm,19.687mm) on Top Layer And Track (90.603mm,20.17mm)(90.603mm,20.805mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.06mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.153mm < 0.254mm) Between Pad C32-1(91.085mm,19.687mm) on Top Layer And Track (91.568mm,20.195mm)(91.568mm,20.83mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.153mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.224mm < 0.254mm) Between Pad C32-2(91.085mm,21.313mm) on Top Layer And Text "C32" (91.573mm,22.019mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.224mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.078mm < 0.254mm) Between Pad C32-2(91.085mm,21.313mm) on Top Layer And Track (90.603mm,20.17mm)(90.603mm,20.805mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.078mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.195mm < 0.254mm) Between Pad C32-2(91.085mm,21.313mm) on Top Layer And Track (91.568mm,20.195mm)(91.568mm,20.83mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.195mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Pad C33-1(119.3mm,27.987mm) on Top Layer And Text "C33" (120.988mm,27.614mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.06mm < 0.254mm) Between Pad C33-1(119.3mm,27.987mm) on Top Layer And Track (118.817mm,28.47mm)(118.817mm,29.105mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.06mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.153mm < 0.254mm) Between Pad C33-1(119.3mm,27.987mm) on Top Layer And Track (119.783mm,28.495mm)(119.783mm,29.13mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.153mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.078mm < 0.254mm) Between Pad C33-2(119.3mm,29.613mm) on Top Layer And Track (118.817mm,28.47mm)(118.817mm,29.105mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.078mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.195mm < 0.254mm) Between Pad C33-2(119.3mm,29.613mm) on Top Layer And Track (119.783mm,28.495mm)(119.783mm,29.13mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.195mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.253mm < 0.254mm) Between Pad C34-1(115mm,27.987mm) on Top Layer And Text "C34" (114.288mm,27.617mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.253mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.06mm < 0.254mm) Between Pad C34-1(115mm,27.987mm) on Top Layer And Track (114.517mm,28.47mm)(114.517mm,29.105mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.06mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.153mm < 0.254mm) Between Pad C34-1(115mm,27.987mm) on Top Layer And Track (115.483mm,28.495mm)(115.483mm,29.13mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.153mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.078mm < 0.254mm) Between Pad C34-2(115mm,29.613mm) on Top Layer And Track (114.517mm,28.47mm)(114.517mm,29.105mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.078mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.195mm < 0.254mm) Between Pad C34-2(115mm,29.613mm) on Top Layer And Track (115.483mm,28.495mm)(115.483mm,29.13mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.195mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.251mm < 0.254mm) Between Pad C35-1(117.6mm,29.613mm) on Top Layer And Text "C35" (116.888mm,27.611mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.251mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.078mm < 0.254mm) Between Pad C35-1(117.6mm,29.613mm) on Top Layer And Track (117.117mm,28.47mm)(117.117mm,29.105mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.078mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.195mm < 0.254mm) Between Pad C35-1(117.6mm,29.613mm) on Top Layer And Track (118.083mm,28.495mm)(118.083mm,29.13mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.195mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.253mm < 0.254mm) Between Pad C35-2(117.6mm,27.987mm) on Top Layer And Text "C35" (116.888mm,27.611mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.253mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.06mm < 0.254mm) Between Pad C35-2(117.6mm,27.987mm) on Top Layer And Track (117.117mm,28.47mm)(117.117mm,29.105mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.06mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.153mm < 0.254mm) Between Pad C35-2(117.6mm,27.987mm) on Top Layer And Track (118.083mm,28.495mm)(118.083mm,29.13mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.153mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.078mm < 0.254mm) Between Pad C36-1(112.5mm,29.613mm) on Top Layer And Track (112.017mm,28.47mm)(112.017mm,29.105mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.078mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.195mm < 0.254mm) Between Pad C36-1(112.5mm,29.613mm) on Top Layer And Track (112.983mm,28.495mm)(112.983mm,29.13mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.195mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.06mm < 0.254mm) Between Pad C36-2(112.5mm,27.987mm) on Top Layer And Track (112.017mm,28.47mm)(112.017mm,29.105mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.06mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.153mm < 0.254mm) Between Pad C36-2(112.5mm,27.987mm) on Top Layer And Track (112.983mm,28.495mm)(112.983mm,29.13mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.153mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.122mm < 0.254mm) Between Pad C37-1(117.487mm,17.3mm) on Top Layer And Track (117.97mm,17.783mm)(118.605mm,17.783mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.122mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Pad C37-1(117.487mm,17.3mm) on Top Layer And Track (117.995mm,16.817mm)(118.63mm,16.817mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.251mm < 0.254mm) Between Pad C37-2(119.113mm,17.3mm) on Top Layer And Text "C37" (119.814mm,16.812mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.251mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.254mm) Between Pad C37-2(119.113mm,17.3mm) on Top Layer And Track (117.97mm,17.783mm)(118.605mm,17.783mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.254mm) Between Pad C37-2(119.113mm,17.3mm) on Top Layer And Track (117.995mm,16.817mm)(118.63mm,16.817mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.122mm < 0.254mm) Between Pad C4-1(92.673mm,19.7mm) on Top Layer And Track (93.155mm,20.182mm)(93.79mm,20.182mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.122mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Pad C4-1(92.673mm,19.7mm) on Top Layer And Track (93.181mm,19.217mm)(93.816mm,19.217mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.254mm) Between Pad C4-2(94.298mm,19.7mm) on Top Layer And Track (93.155mm,20.182mm)(93.79mm,20.182mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.254mm) Between Pad C4-2(94.298mm,19.7mm) on Top Layer And Track (93.181mm,19.217mm)(93.816mm,19.217mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.078mm < 0.254mm) Between Pad C6-1(94.6mm,49.713mm) on Top Layer And Track (94.117mm,48.57mm)(94.117mm,49.205mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.078mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.195mm < 0.254mm) Between Pad C6-1(94.6mm,49.713mm) on Top Layer And Track (95.083mm,48.595mm)(95.083mm,49.23mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.195mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.06mm < 0.254mm) Between Pad C6-2(94.6mm,48.087mm) on Top Layer And Track (94.117mm,48.57mm)(94.117mm,49.205mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.06mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.153mm < 0.254mm) Between Pad C6-2(94.6mm,48.087mm) on Top Layer And Track (95.083mm,48.595mm)(95.083mm,49.23mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.153mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.078mm < 0.254mm) Between Pad C7-1(103.3mm,37.913mm) on Top Layer And Track (102.817mm,36.77mm)(102.817mm,37.405mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.078mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.195mm < 0.254mm) Between Pad C7-1(103.3mm,37.913mm) on Top Layer And Track (103.783mm,36.795mm)(103.783mm,37.43mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.195mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.06mm < 0.254mm) Between Pad C7-2(103.3mm,36.287mm) on Top Layer And Track (102.817mm,36.77mm)(102.817mm,37.405mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.06mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.153mm < 0.254mm) Between Pad C7-2(103.3mm,36.287mm) on Top Layer And Track (103.783mm,36.795mm)(103.783mm,37.43mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.153mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.252mm < 0.254mm) Between Pad C8-1(1.687mm,25.1mm) on Top Layer And Text "C8" (1.593mm,25.812mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.252mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.122mm < 0.254mm) Between Pad C8-1(1.687mm,25.1mm) on Top Layer And Track (2.17mm,25.583mm)(2.805mm,25.583mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.122mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Pad C8-1(1.687mm,25.1mm) on Top Layer And Track (2.195mm,24.617mm)(2.83mm,24.617mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.254mm) Between Pad C8-2(3.313mm,25.1mm) on Top Layer And Track (2.17mm,25.583mm)(2.805mm,25.583mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.254mm) Between Pad C8-2(3.313mm,25.1mm) on Top Layer And Track (2.195mm,24.617mm)(2.83mm,24.617mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.24mm < 0.254mm) Between Pad C9-1(15.5mm,44.85mm) on Top Layer And Text "+" (16.5mm,46.425mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.24mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad C9-1(15.5mm,44.85mm) on Top Layer And Track (13.9mm,43.6mm)(17.2mm,43.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.253mm < 0.254mm) Between Pad D10-1(10.225mm,57.8mm) on Top Layer And Track (9.5mm,56.884mm)(14.086mm,56.884mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.253mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.22mm < 0.254mm) Between Pad D10-1(10.225mm,57.8mm) on Top Layer And Track (9.5mm,56.884mm)(9.5mm,57.125mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.22mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.214mm < 0.254mm) Between Pad D10-1(10.225mm,57.8mm) on Top Layer And Track (9.5mm,58.475mm)(9.5mm,58.716mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.214mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.253mm < 0.254mm) Between Pad D10-1(10.225mm,57.8mm) on Top Layer And Track (9.5mm,58.716mm)(14.086mm,58.716mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.253mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.22mm < 0.254mm) Between Pad D11-1(29.075mm,57.8mm) on Top Layer And Track (28.35mm,56.884mm)(28.35mm,57.125mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.22mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.253mm < 0.254mm) Between Pad D11-1(29.075mm,57.8mm) on Top Layer And Track (28.35mm,56.884mm)(32.936mm,56.884mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.253mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.214mm < 0.254mm) Between Pad D11-1(29.075mm,57.8mm) on Top Layer And Track (28.35mm,58.475mm)(28.35mm,58.716mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.214mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.253mm < 0.254mm) Between Pad D11-1(29.075mm,57.8mm) on Top Layer And Track (28.35mm,58.716mm)(32.936mm,58.716mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.253mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.253mm < 0.254mm) Between Pad D11-2(32.225mm,57.8mm) on Top Layer And Track (28.35mm,56.884mm)(32.936mm,56.884mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.253mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.253mm < 0.254mm) Between Pad D11-2(32.225mm,57.8mm) on Top Layer And Track (28.35mm,58.716mm)(32.936mm,58.716mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.253mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.229mm < 0.254mm) Between Pad D11-2(32.225mm,57.8mm) on Top Layer And Track (32.936mm,57.546mm)(32.936mm,56.884mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.229mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.229mm < 0.254mm) Between Pad D11-2(32.225mm,57.8mm) on Top Layer And Track (32.936mm,57.546mm)(33.063mm,57.546mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.229mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.229mm < 0.254mm) Between Pad D11-2(32.225mm,57.8mm) on Top Layer And Track (32.936mm,58.054mm)(32.936mm,58.716mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.229mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.229mm < 0.254mm) Between Pad D11-2(32.225mm,57.8mm) on Top Layer And Track (32.936mm,58.054mm)(33.063mm,58.054mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.229mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.253mm < 0.254mm) Between Pad D13-2(43.875mm,57.8mm) on Top Layer And Track (40mm,56.884mm)(44.586mm,56.884mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.253mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.253mm < 0.254mm) Between Pad D13-2(43.875mm,57.8mm) on Top Layer And Track (40mm,58.716mm)(44.586mm,58.716mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.253mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.229mm < 0.254mm) Between Pad D13-2(43.875mm,57.8mm) on Top Layer And Track (44.586mm,56.884mm)(44.586mm,57.546mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.229mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.229mm < 0.254mm) Between Pad D13-2(43.875mm,57.8mm) on Top Layer And Track (44.586mm,57.546mm)(44.713mm,57.546mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.229mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.229mm < 0.254mm) Between Pad D13-2(43.875mm,57.8mm) on Top Layer And Track (44.586mm,58.054mm)(44.586mm,58.716mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.229mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.229mm < 0.254mm) Between Pad D13-2(43.875mm,57.8mm) on Top Layer And Track (44.586mm,58.054mm)(44.713mm,58.054mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.229mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.22mm < 0.254mm) Between Pad D15-1(55.975mm,57.8mm) on Top Layer And Track (55.25mm,56.884mm)(55.25mm,57.125mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.22mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.253mm < 0.254mm) Between Pad D15-1(55.975mm,57.8mm) on Top Layer And Track (55.25mm,56.884mm)(59.836mm,56.884mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.253mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.214mm < 0.254mm) Between Pad D15-1(55.975mm,57.8mm) on Top Layer And Track (55.25mm,58.475mm)(55.25mm,58.716mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.214mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.253mm < 0.254mm) Between Pad D15-1(55.975mm,57.8mm) on Top Layer And Track (55.25mm,58.716mm)(59.836mm,58.716mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.253mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.253mm < 0.254mm) Between Pad D15-2(59.125mm,57.8mm) on Top Layer And Track (55.25mm,56.884mm)(59.836mm,56.884mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.253mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.253mm < 0.254mm) Between Pad D15-2(59.125mm,57.8mm) on Top Layer And Track (55.25mm,58.716mm)(59.836mm,58.716mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.253mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.229mm < 0.254mm) Between Pad D15-2(59.125mm,57.8mm) on Top Layer And Track (59.836mm,56.884mm)(59.836mm,57.546mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.229mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.229mm < 0.254mm) Between Pad D15-2(59.125mm,57.8mm) on Top Layer And Track (59.836mm,57.546mm)(59.963mm,57.546mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.229mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.229mm < 0.254mm) Between Pad D15-2(59.125mm,57.8mm) on Top Layer And Track (59.836mm,58.054mm)(59.836mm,58.716mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.229mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.229mm < 0.254mm) Between Pad D15-2(59.125mm,57.8mm) on Top Layer And Track (59.836mm,58.054mm)(59.963mm,58.054mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.229mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.22mm < 0.254mm) Between Pad D17-1(71.225mm,57.8mm) on Top Layer And Track (70.5mm,56.884mm)(70.5mm,57.125mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.22mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.253mm < 0.254mm) Between Pad D17-1(71.225mm,57.8mm) on Top Layer And Track (70.5mm,56.884mm)(75.086mm,56.884mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.253mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.214mm < 0.254mm) Between Pad D17-1(71.225mm,57.8mm) on Top Layer And Track (70.5mm,58.716mm)(70.5mm,58.475mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.214mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.253mm < 0.254mm) Between Pad D17-1(71.225mm,57.8mm) on Top Layer And Track (70.5mm,58.716mm)(75.086mm,58.716mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.253mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.22mm < 0.254mm) Between Pad D19-1(86.475mm,57.8mm) on Top Layer And Track (85.75mm,56.884mm)(85.75mm,57.125mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.22mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.253mm < 0.254mm) Between Pad D19-1(86.475mm,57.8mm) on Top Layer And Track (85.75mm,56.884mm)(90.336mm,56.884mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.253mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.214mm < 0.254mm) Between Pad D19-1(86.475mm,57.8mm) on Top Layer And Track (85.75mm,58.475mm)(85.75mm,58.716mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.214mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.253mm < 0.254mm) Between Pad D19-1(86.475mm,57.8mm) on Top Layer And Track (85.75mm,58.716mm)(90.336mm,58.716mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.253mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.253mm < 0.254mm) Between Pad D19-2(89.625mm,57.8mm) on Top Layer And Track (85.75mm,56.884mm)(90.336mm,56.884mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.253mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.253mm < 0.254mm) Between Pad D19-2(89.625mm,57.8mm) on Top Layer And Track (85.75mm,58.716mm)(90.336mm,58.716mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.253mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.229mm < 0.254mm) Between Pad D19-2(89.625mm,57.8mm) on Top Layer And Track (90.336mm,56.884mm)(90.336mm,57.546mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.229mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.229mm < 0.254mm) Between Pad D19-2(89.625mm,57.8mm) on Top Layer And Track (90.336mm,57.546mm)(90.463mm,57.546mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.229mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.229mm < 0.254mm) Between Pad D19-2(89.625mm,57.8mm) on Top Layer And Track (90.336mm,58.054mm)(90.336mm,58.716mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.229mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.229mm < 0.254mm) Between Pad D19-2(89.625mm,57.8mm) on Top Layer And Track (90.336mm,58.054mm)(90.463mm,58.054mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.229mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad D2-1(13.4mm,15mm) on Top Layer And Track (13.4mm,16.5mm)(13.4mm,16.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.22mm < 0.254mm) Between Pad D21-1(101.725mm,57.8mm) on Top Layer And Track (101mm,56.884mm)(101mm,57.125mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.22mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.253mm < 0.254mm) Between Pad D21-1(101.725mm,57.8mm) on Top Layer And Track (101mm,56.884mm)(105.586mm,56.884mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.253mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.214mm < 0.254mm) Between Pad D21-1(101.725mm,57.8mm) on Top Layer And Track (101mm,58.475mm)(101mm,58.716mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.214mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.253mm < 0.254mm) Between Pad D21-1(101.725mm,57.8mm) on Top Layer And Track (101mm,58.716mm)(105.586mm,58.716mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.253mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.253mm < 0.254mm) Between Pad D21-2(104.875mm,57.8mm) on Top Layer And Track (101mm,56.884mm)(105.586mm,56.884mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.253mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.253mm < 0.254mm) Between Pad D21-2(104.875mm,57.8mm) on Top Layer And Track (101mm,58.716mm)(105.586mm,58.716mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.253mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.229mm < 0.254mm) Between Pad D21-2(104.875mm,57.8mm) on Top Layer And Track (105.586mm,57.546mm)(105.586mm,56.884mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.229mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.229mm < 0.254mm) Between Pad D21-2(104.875mm,57.8mm) on Top Layer And Track (105.586mm,57.546mm)(105.713mm,57.546mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.229mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.229mm < 0.254mm) Between Pad D21-2(104.875mm,57.8mm) on Top Layer And Track (105.586mm,58.054mm)(105.586mm,58.716mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.229mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.229mm < 0.254mm) Between Pad D21-2(104.875mm,57.8mm) on Top Layer And Track (105.586mm,58.054mm)(105.713mm,58.054mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.229mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad D2-2(13.4mm,19mm) on Top Layer And Track (11.749mm,20.556mm)(13.146mm,20.556mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad D2-2(13.4mm,19mm) on Top Layer And Track (12.9mm,17.4mm)(13.9mm,17.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.206mm < 0.254mm) Between Pad D2-2(13.4mm,19mm) on Top Layer And Track (13.146mm,20.556mm)(13.146mm,20.75mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.206mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad D2-2(13.4mm,19mm) on Top Layer And Track (13.4mm,17.4mm)(13.4mm,17.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad D2-2(13.4mm,19mm) on Top Layer And Track (13.4mm,17.4mm)(13.9mm,16.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.206mm < 0.254mm) Between Pad D2-2(13.4mm,19mm) on Top Layer And Track (13.654mm,20.556mm)(13.654mm,20.75mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.206mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.213mm < 0.254mm) Between Pad D2-2(13.4mm,19mm) on Top Layer And Track (13.654mm,20.556mm)(15.051mm,20.556mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.213mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad D2-2(13.4mm,19mm) on Top Layer And Track (13mm,16.7mm)(13.4mm,17.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.22mm < 0.254mm) Between Pad D23-1(116.975mm,57.8mm) on Top Layer And Track (116.25mm,56.884mm)(116.25mm,57.125mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.22mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.253mm < 0.254mm) Between Pad D23-1(116.975mm,57.8mm) on Top Layer And Track (116.25mm,56.884mm)(120.836mm,56.884mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.253mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.214mm < 0.254mm) Between Pad D23-1(116.975mm,57.8mm) on Top Layer And Track (116.25mm,58.475mm)(116.25mm,58.716mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.214mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.253mm < 0.254mm) Between Pad D23-1(116.975mm,57.8mm) on Top Layer And Track (116.25mm,58.716mm)(120.836mm,58.716mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.253mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.253mm < 0.254mm) Between Pad D23-2(120.125mm,57.8mm) on Top Layer And Track (116.25mm,56.884mm)(120.836mm,56.884mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.253mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.253mm < 0.254mm) Between Pad D23-2(120.125mm,57.8mm) on Top Layer And Track (116.25mm,58.716mm)(120.836mm,58.716mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.253mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.229mm < 0.254mm) Between Pad D23-2(120.125mm,57.8mm) on Top Layer And Track (120.836mm,57.546mm)(120.836mm,56.884mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.229mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.229mm < 0.254mm) Between Pad D23-2(120.125mm,57.8mm) on Top Layer And Track (120.836mm,57.546mm)(120.963mm,57.546mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.229mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.229mm < 0.254mm) Between Pad D23-2(120.125mm,57.8mm) on Top Layer And Track (120.836mm,58.054mm)(120.836mm,58.716mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.229mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.229mm < 0.254mm) Between Pad D23-2(120.125mm,57.8mm) on Top Layer And Track (120.836mm,58.054mm)(120.963mm,58.054mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.229mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.22mm < 0.254mm) Between Pad D25-1(132.225mm,57.8mm) on Top Layer And Track (131.5mm,56.884mm)(131.5mm,57.125mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.22mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.253mm < 0.254mm) Between Pad D25-1(132.225mm,57.8mm) on Top Layer And Track (131.5mm,56.884mm)(136.086mm,56.884mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.253mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.214mm < 0.254mm) Between Pad D25-1(132.225mm,57.8mm) on Top Layer And Track (131.5mm,58.475mm)(131.5mm,58.716mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.214mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.253mm < 0.254mm) Between Pad D25-1(132.225mm,57.8mm) on Top Layer And Track (131.5mm,58.716mm)(136.086mm,58.716mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.253mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.253mm < 0.254mm) Between Pad D25-2(135.375mm,57.8mm) on Top Layer And Track (131.5mm,56.884mm)(136.086mm,56.884mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.253mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.253mm < 0.254mm) Between Pad D25-2(135.375mm,57.8mm) on Top Layer And Track (131.5mm,58.716mm)(136.086mm,58.716mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.253mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.229mm < 0.254mm) Between Pad D25-2(135.375mm,57.8mm) on Top Layer And Track (136.086mm,56.884mm)(136.086mm,57.546mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.229mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.229mm < 0.254mm) Between Pad D25-2(135.375mm,57.8mm) on Top Layer And Track (136.086mm,57.546mm)(136.213mm,57.546mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.229mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.229mm < 0.254mm) Between Pad D25-2(135.375mm,57.8mm) on Top Layer And Track (136.086mm,58.054mm)(136.086mm,58.716mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.229mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.229mm < 0.254mm) Between Pad D25-2(135.375mm,57.8mm) on Top Layer And Track (136.086mm,58.054mm)(136.213mm,58.054mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.229mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.253mm < 0.254mm) Between Pad D27-1(135.473mm,27.7mm) on Top Layer And Track (131.612mm,26.784mm)(136.198mm,26.784mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.253mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.253mm < 0.254mm) Between Pad D27-1(135.473mm,27.7mm) on Top Layer And Track (131.612mm,28.616mm)(136.198mm,28.616mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.253mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.252mm < 0.254mm) Between Pad D27-1(135.473mm,27.7mm) on Top Layer And Track (136.198mm,26.784mm)(136.198mm,27.025mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.252mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.252mm < 0.254mm) Between Pad D27-1(135.473mm,27.7mm) on Top Layer And Track (136.198mm,28.375mm)(136.198mm,28.616mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.252mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.187mm < 0.254mm) Between Pad D27-2(132.323mm,27.7mm) on Top Layer And Track (131.485mm,27.446mm)(131.612mm,27.446mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.187mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.183mm < 0.254mm) Between Pad D27-2(132.323mm,27.7mm) on Top Layer And Track (131.485mm,27.954mm)(131.612mm,27.954mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.183mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.187mm < 0.254mm) Between Pad D27-2(132.323mm,27.7mm) on Top Layer And Track (131.612mm,26.784mm)(131.612mm,27.446mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.187mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.253mm < 0.254mm) Between Pad D27-2(132.323mm,27.7mm) on Top Layer And Track (131.612mm,26.784mm)(136.198mm,26.784mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.253mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.181mm < 0.254mm) Between Pad D27-2(132.323mm,27.7mm) on Top Layer And Track (131.612mm,27.954mm)(131.612mm,28.616mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.181mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.253mm < 0.254mm) Between Pad D27-2(132.323mm,27.7mm) on Top Layer And Track (131.612mm,28.616mm)(136.198mm,28.616mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.253mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.243mm < 0.254mm) Between Pad D4-1(12.1mm,41.625mm) on Top Layer And Track (11.184mm,40.9mm)(11.184mm,45.486mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.243mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.204mm < 0.254mm) Between Pad D4-1(12.1mm,41.625mm) on Top Layer And Track (11.184mm,40.9mm)(11.425mm,40.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.204mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.226mm < 0.254mm) Between Pad D4-1(12.1mm,41.625mm) on Top Layer And Track (12.775mm,40.9mm)(13.016mm,40.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.226mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.253mm < 0.254mm) Between Pad D4-1(12.1mm,41.625mm) on Top Layer And Track (13.016mm,40.9mm)(13.016mm,45.486mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.253mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.243mm < 0.254mm) Between Pad D4-2(12.1mm,44.775mm) on Top Layer And Track (11.184mm,40.9mm)(11.184mm,45.486mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.243mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Pad D4-2(12.1mm,44.775mm) on Top Layer And Track (11.184mm,45.486mm)(11.846mm,45.486mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.248mm < 0.254mm) Between Pad D4-2(12.1mm,44.775mm) on Top Layer And Track (11.846mm,45.486mm)(11.846mm,45.613mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.248mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.248mm < 0.254mm) Between Pad D4-2(12.1mm,44.775mm) on Top Layer And Track (12.354mm,45.486mm)(12.354mm,45.613mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.248mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad D4-2(12.1mm,44.775mm) on Top Layer And Track (12.354mm,45.486mm)(13.016mm,45.486mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.253mm < 0.254mm) Between Pad D4-2(12.1mm,44.775mm) on Top Layer And Track (13.016mm,40.9mm)(13.016mm,45.486mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.253mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad D5-1(2.4mm,34.6mm) on Top Layer And Track (2.4mm,32.9mm)(2.4mm,33.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad D6-1(9.567mm,15mm) on Top Layer And Track (9.567mm,16.5mm)(9.567mm,16.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad D6-2(9.567mm,19mm) on Top Layer And Track (7.916mm,20.556mm)(9.313mm,20.556mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad D6-2(9.567mm,19mm) on Top Layer And Track (9.067mm,17.4mm)(10.067mm,17.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad D6-2(9.567mm,19mm) on Top Layer And Track (9.167mm,16.7mm)(9.567mm,17.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.206mm < 0.254mm) Between Pad D6-2(9.567mm,19mm) on Top Layer And Track (9.313mm,20.556mm)(9.313mm,20.75mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.206mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad D6-2(9.567mm,19mm) on Top Layer And Track (9.567mm,17.4mm)(10.067mm,16.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad D6-2(9.567mm,19mm) on Top Layer And Track (9.567mm,17.4mm)(9.567mm,17.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.213mm < 0.254mm) Between Pad D6-2(9.567mm,19mm) on Top Layer And Track (9.821mm,20.556mm)(11.218mm,20.556mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.213mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.206mm < 0.254mm) Between Pad D6-2(9.567mm,19mm) on Top Layer And Track (9.821mm,20.556mm)(9.821mm,20.75mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.206mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.246mm < 0.254mm) Between Pad F2-1(5.925mm,20.1mm) on Top Layer And Track (3.4mm,19.375mm)(5mm,19.375mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.246mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.246mm < 0.254mm) Between Pad F2-1(5.925mm,20.1mm) on Top Layer And Track (3.4mm,20.825mm)(5mm,20.825mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.246mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.246mm < 0.254mm) Between Pad F2-2(2.475mm,20.1mm) on Top Layer And Track (3.4mm,19.375mm)(5mm,19.375mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.246mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.23mm < 0.254mm) Between Pad F2-2(2.475mm,20.1mm) on Top Layer And Track (3.4mm,20.825mm)(5mm,20.825mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.23mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.246mm < 0.254mm) Between Pad F3-2(14.325mm,22.7mm) on Top Layer And Track (11.8mm,21.975mm)(13.4mm,21.975mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.246mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.246mm < 0.254mm) Between Pad F3-2(14.325mm,22.7mm) on Top Layer And Track (11.8mm,23.425mm)(13.4mm,23.425mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.246mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Pad L2-1(5.8mm,40mm) on Top Layer And Track (1.2mm,36.9mm)(6.4mm,36.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.246mm < 0.254mm) Between Pad L2-1(5.8mm,40mm) on Top Layer And Track (1.2mm,43.1mm)(6.4mm,43.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.246mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.239mm < 0.254mm) Between Pad L2-1(5.8mm,40mm) on Top Layer And Track (6.9mm,37.4mm)(6.9mm,38mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.239mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.251mm < 0.254mm) Between Pad L2-1(5.8mm,40mm) on Top Layer And Track (6.9mm,42mm)(6.9mm,42.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.251mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad L2-2(1.8mm,40mm) on Top Layer And Track (0.7mm,37.4mm)(0.7mm,38mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.177mm < 0.254mm) Between Pad L2-2(1.8mm,40mm) on Top Layer And Track (0.7mm,42mm)(0.7mm,42.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.177mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.245mm < 0.254mm) Between Pad L2-2(1.8mm,40mm) on Top Layer And Track (1.2mm,36.9mm)(6.4mm,36.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.245mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.245mm < 0.254mm) Between Pad L2-2(1.8mm,40mm) on Top Layer And Track (1.2mm,43.1mm)(6.4mm,43.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.245mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.199mm < 0.254mm) Between Pad Q10-1(132.53mm,16.41mm) on Top Layer And Track (131.26mm,17.2mm)(131.496mm,17.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.199mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.231mm < 0.254mm) Between Pad Q10-2(135.07mm,16.41mm) on Top Layer And Track (136.103mm,17.2mm)(136.34mm,17.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.231mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.231mm < 0.254mm) Between Pad Q10-3(135.07mm,24.99mm) on Top Layer And Track (136.103mm,24.2mm)(136.34mm,24.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.231mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.199mm < 0.254mm) Between Pad Q10-4(132.53mm,24.99mm) on Top Layer And Track (131.26mm,24.2mm)(131.496mm,24.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.199mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.231mm < 0.254mm) Between Pad Q1-1(13.07mm,69.09mm) on Top Layer And Track (14.103mm,68.3mm)(14.34mm,68.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.231mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.199mm < 0.254mm) Between Pad Q1-2(10.53mm,69.09mm) on Top Layer And Track (9.26mm,68.3mm)(9.496mm,68.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.199mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.231mm < 0.254mm) Between Pad Q1-4(13.07mm,60.51mm) on Top Layer And Track (14.103mm,61.3mm)(14.34mm,61.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.231mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.231mm < 0.254mm) Between Pad Q2-4(31.97mm,60.51mm) on Top Layer And Track (33.004mm,61.3mm)(33.24mm,61.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.231mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.231mm < 0.254mm) Between Pad Q3-1(43.57mm,69.09mm) on Top Layer And Track (44.603mm,68.3mm)(44.84mm,68.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.231mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.199mm < 0.254mm) Between Pad Q3-2(41.03mm,69.09mm) on Top Layer And Track (39.76mm,68.3mm)(39.996mm,68.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.199mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.199mm < 0.254mm) Between Pad Q3-3(41.03mm,60.51mm) on Top Layer And Track (39.76mm,61.3mm)(39.996mm,61.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.199mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.199mm < 0.254mm) Between Pad Q4-2(56.28mm,69.09mm) on Top Layer And Track (55.01mm,68.3mm)(55.246mm,68.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.199mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.231mm < 0.254mm) Between Pad Q5-1(74.07mm,69.09mm) on Top Layer And Track (75.103mm,68.3mm)(75.34mm,68.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.231mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.199mm < 0.254mm) Between Pad Q5-2(71.53mm,69.09mm) on Top Layer And Track (70.26mm,68.3mm)(70.496mm,68.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.199mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.199mm < 0.254mm) Between Pad Q5-3(71.53mm,60.51mm) on Top Layer And Track (70.26mm,61.3mm)(70.496mm,61.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.199mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.231mm < 0.254mm) Between Pad Q5-4(74.07mm,60.51mm) on Top Layer And Track (75.103mm,61.3mm)(75.34mm,61.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.231mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.231mm < 0.254mm) Between Pad Q6-1(89.32mm,69.09mm) on Top Layer And Track (90.353mm,68.3mm)(90.59mm,68.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.231mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.199mm < 0.254mm) Between Pad Q6-2(86.78mm,69.09mm) on Top Layer And Track (85.51mm,68.3mm)(85.746mm,68.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.199mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.199mm < 0.254mm) Between Pad Q6-3(86.78mm,60.51mm) on Top Layer And Track (85.51mm,61.3mm)(85.746mm,61.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.199mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.231mm < 0.254mm) Between Pad Q6-4(89.32mm,60.51mm) on Top Layer And Track (90.353mm,61.3mm)(90.59mm,61.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.231mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.231mm < 0.254mm) Between Pad Q7-1(104.57mm,69.09mm) on Top Layer And Track (105.603mm,68.3mm)(105.84mm,68.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.231mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.199mm < 0.254mm) Between Pad Q7-3(102.03mm,60.51mm) on Top Layer And Track (100.76mm,61.3mm)(100.996mm,61.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.199mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.231mm < 0.254mm) Between Pad Q7-4(104.57mm,60.51mm) on Top Layer And Track (105.603mm,61.3mm)(105.84mm,61.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.231mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.231mm < 0.254mm) Between Pad Q8-1(119.82mm,69.09mm) on Top Layer And Track (120.853mm,68.3mm)(121.09mm,68.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.231mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.199mm < 0.254mm) Between Pad Q8-2(117.28mm,69.09mm) on Top Layer And Track (116.01mm,68.3mm)(116.246mm,68.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.199mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.199mm < 0.254mm) Between Pad Q8-3(117.28mm,60.51mm) on Top Layer And Track (116.01mm,61.3mm)(116.246mm,61.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.199mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.231mm < 0.254mm) Between Pad Q8-4(119.82mm,60.51mm) on Top Layer And Track (120.853mm,61.3mm)(121.09mm,61.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.231mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.231mm < 0.254mm) Between Pad Q9-1(135.07mm,69.09mm) on Top Layer And Track (136.103mm,68.3mm)(136.34mm,68.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.231mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.199mm < 0.254mm) Between Pad Q9-2(132.53mm,69.09mm) on Top Layer And Track (131.26mm,68.3mm)(131.496mm,68.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.199mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.199mm < 0.254mm) Between Pad Q9-3(132.53mm,60.51mm) on Top Layer And Track (131.26mm,61.3mm)(131.496mm,61.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.199mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.231mm < 0.254mm) Between Pad Q9-4(135.07mm,60.51mm) on Top Layer And Track (136.103mm,61.3mm)(136.34mm,61.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.231mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.075mm < 0.254mm) Between Pad R10-1(9.6mm,33.3mm) on Top Layer And Track (8.47mm,33.808mm)(9.105mm,33.808mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.075mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.064mm < 0.254mm) Between Pad R10-1(9.6mm,33.3mm) on Top Layer And Track (8.495mm,32.792mm)(9.13mm,32.792mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.064mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.071mm < 0.254mm) Between Pad R10-2(8mm,33.3mm) on Top Layer And Track (8.47mm,33.808mm)(9.105mm,33.808mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.071mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.094mm < 0.254mm) Between Pad R10-2(8mm,33.3mm) on Top Layer And Track (8.495mm,32.792mm)(9.13mm,32.792mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.094mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.093mm < 0.254mm) Between Pad R12-2(18.6mm,41.6mm) on Top Layer And Track (18.092mm,40.47mm)(18.092mm,41.105mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.093mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.146mm < 0.254mm) Between Pad R12-2(18.6mm,41.6mm) on Top Layer And Track (19.108mm,40.495mm)(19.108mm,41.13mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.146mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.213mm < 0.254mm) Between Pad R13-1(113mm,14.283mm) on Top Layer And Text "R13" (113.481mm,14.934mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.213mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.093mm < 0.254mm) Between Pad R13-1(113mm,14.283mm) on Top Layer And Track (112.492mm,13.787mm)(112.492mm,13.152mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.093mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.145mm < 0.254mm) Between Pad R13-1(113mm,14.283mm) on Top Layer And Track (113.508mm,13.813mm)(113.508mm,13.178mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.145mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.09mm < 0.254mm) Between Pad R13-2(113mm,12.682mm) on Top Layer And Track (112.492mm,13.787mm)(112.492mm,13.152mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.09mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.136mm < 0.254mm) Between Pad R13-2(113mm,12.682mm) on Top Layer And Track (113.508mm,13.813mm)(113.508mm,13.178mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.136mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.075mm < 0.254mm) Between Pad R14-1(12.8mm,25.1mm) on Top Layer And Track (11.67mm,25.608mm)(12.305mm,25.608mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.075mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.064mm < 0.254mm) Between Pad R14-1(12.8mm,25.1mm) on Top Layer And Track (11.695mm,24.592mm)(12.33mm,24.592mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.064mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.071mm < 0.254mm) Between Pad R14-2(11.2mm,25.1mm) on Top Layer And Track (11.67mm,25.608mm)(12.305mm,25.608mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.071mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.094mm < 0.254mm) Between Pad R14-2(11.2mm,25.1mm) on Top Layer And Track (11.695mm,24.592mm)(12.33mm,24.592mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.094mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.203mm < 0.254mm) Between Pad R15-1(11.7mm,27.5mm) on Top Layer And Track (10.8mm,28.5mm)(10.8mm,29.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.203mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.191mm < 0.254mm) Between Pad R15-1(11.7mm,27.5mm) on Top Layer And Track (12.6mm,28.5mm)(12.6mm,29.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.191mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.197mm < 0.254mm) Between Pad R15-2(11.7mm,30.5mm) on Top Layer And Track (10.8mm,28.5mm)(10.8mm,29.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.197mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.212mm < 0.254mm) Between Pad R15-2(11.7mm,30.5mm) on Top Layer And Track (12.6mm,28.5mm)(12.6mm,29.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.212mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.227mm < 0.254mm) Between Pad R16-1(10.4mm,53.1mm) on Top Layer And Track (11.4mm,52.2mm)(12.4mm,52.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.227mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.237mm < 0.254mm) Between Pad R16-1(10.4mm,53.1mm) on Top Layer And Track (11.4mm,54mm)(12.4mm,54mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.237mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.218mm < 0.254mm) Between Pad R16-2(13.4mm,53.1mm) on Top Layer And Track (11.4mm,52.2mm)(12.4mm,52.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.218mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.218mm < 0.254mm) Between Pad R16-2(13.4mm,53.1mm) on Top Layer And Track (11.4mm,54mm)(12.4mm,54mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.218mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.227mm < 0.254mm) Between Pad R17-1(29.25mm,53.1mm) on Top Layer And Track (30.25mm,52.2mm)(31.25mm,52.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.227mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.237mm < 0.254mm) Between Pad R17-1(29.25mm,53.1mm) on Top Layer And Track (30.25mm,54mm)(31.25mm,54mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.237mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.227mm < 0.254mm) Between Pad R18-1(6.4mm,72.4mm) on Top Layer And Track (7.4mm,71.5mm)(8.4mm,71.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.227mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.237mm < 0.254mm) Between Pad R18-1(6.4mm,72.4mm) on Top Layer And Track (7.4mm,73.3mm)(8.4mm,73.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.237mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.218mm < 0.254mm) Between Pad R18-2(9.4mm,72.4mm) on Top Layer And Track (7.4mm,71.5mm)(8.4mm,71.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.218mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.218mm < 0.254mm) Between Pad R18-2(9.4mm,72.4mm) on Top Layer And Track (7.4mm,73.3mm)(8.4mm,73.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.218mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.227mm < 0.254mm) Between Pad R19-1(21.637mm,72.4mm) on Top Layer And Track (22.637mm,71.5mm)(23.637mm,71.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.227mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.237mm < 0.254mm) Between Pad R19-1(21.637mm,72.4mm) on Top Layer And Track (22.637mm,73.3mm)(23.637mm,73.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.237mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.218mm < 0.254mm) Between Pad R19-2(24.637mm,72.4mm) on Top Layer And Track (22.637mm,71.5mm)(23.637mm,71.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.218mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.218mm < 0.254mm) Between Pad R19-2(24.637mm,72.4mm) on Top Layer And Track (22.637mm,73.3mm)(23.637mm,73.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.218mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.227mm < 0.254mm) Between Pad R20-1(40.9mm,53.1mm) on Top Layer And Track (41.9mm,52.2mm)(42.9mm,52.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.227mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.237mm < 0.254mm) Between Pad R20-1(40.9mm,53.1mm) on Top Layer And Track (41.9mm,54mm)(42.9mm,54mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.237mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.218mm < 0.254mm) Between Pad R20-2(43.9mm,53.1mm) on Top Layer And Track (41.9mm,52.2mm)(42.9mm,52.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.218mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.218mm < 0.254mm) Between Pad R20-2(43.9mm,53.1mm) on Top Layer And Track (41.9mm,54mm)(42.9mm,54mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.218mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.24mm < 0.254mm) Between Pad R2-1(105.66mm,21.313mm) on Top Layer And Text "R2" (106.149mm,21.994mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.24mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.093mm < 0.254mm) Between Pad R2-1(105.66mm,21.313mm) on Top Layer And Track (105.152mm,20.817mm)(105.152mm,20.182mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.093mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.145mm < 0.254mm) Between Pad R2-1(105.66mm,21.313mm) on Top Layer And Track (106.168mm,20.843mm)(106.168mm,20.208mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.145mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.254mm < 0.254mm) Between Pad R21-1(36.875mm,72.4mm) on Top Layer And Text "R21" (33.729mm,71.91mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.227mm < 0.254mm) Between Pad R21-1(36.875mm,72.4mm) on Top Layer And Track (37.875mm,71.5mm)(38.875mm,71.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.227mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.237mm < 0.254mm) Between Pad R21-1(36.875mm,72.4mm) on Top Layer And Track (37.875mm,73.3mm)(38.875mm,73.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.237mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.218mm < 0.254mm) Between Pad R21-2(39.875mm,72.4mm) on Top Layer And Track (37.875mm,71.5mm)(38.875mm,71.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.218mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.218mm < 0.254mm) Between Pad R21-2(39.875mm,72.4mm) on Top Layer And Track (37.875mm,73.3mm)(38.875mm,73.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.218mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.09mm < 0.254mm) Between Pad R2-2(105.66mm,19.713mm) on Top Layer And Track (105.152mm,20.817mm)(105.152mm,20.182mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.09mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.136mm < 0.254mm) Between Pad R2-2(105.66mm,19.713mm) on Top Layer And Track (106.168mm,20.843mm)(106.168mm,20.208mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.136mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.227mm < 0.254mm) Between Pad R22-1(56.15mm,53.1mm) on Top Layer And Track (57.15mm,52.2mm)(58.15mm,52.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.227mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.237mm < 0.254mm) Between Pad R22-1(56.15mm,53.1mm) on Top Layer And Track (57.15mm,54mm)(58.15mm,54mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.237mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.218mm < 0.254mm) Between Pad R22-2(59.15mm,53.1mm) on Top Layer And Track (57.15mm,52.2mm)(58.15mm,52.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.218mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.218mm < 0.254mm) Between Pad R22-2(59.15mm,53.1mm) on Top Layer And Track (57.15mm,54mm)(58.15mm,54mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.218mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.221mm < 0.254mm) Between Pad R23-1(52.112mm,72.4mm) on Top Layer And Text "R23" (48.834mm,71.919mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.221mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.227mm < 0.254mm) Between Pad R23-1(52.112mm,72.4mm) on Top Layer And Track (53.112mm,71.5mm)(54.112mm,71.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.227mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.237mm < 0.254mm) Between Pad R23-1(52.112mm,72.4mm) on Top Layer And Track (53.112mm,73.3mm)(54.112mm,73.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.237mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.218mm < 0.254mm) Between Pad R23-2(55.112mm,72.4mm) on Top Layer And Track (53.112mm,71.5mm)(54.112mm,71.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.218mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.218mm < 0.254mm) Between Pad R23-2(55.112mm,72.4mm) on Top Layer And Track (53.112mm,73.3mm)(54.112mm,73.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.218mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.227mm < 0.254mm) Between Pad R24-1(71.4mm,53.1mm) on Top Layer And Track (72.4mm,52.2mm)(73.4mm,52.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.227mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.237mm < 0.254mm) Between Pad R24-1(71.4mm,53.1mm) on Top Layer And Track (72.4mm,54mm)(73.4mm,54mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.237mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.218mm < 0.254mm) Between Pad R24-2(74.4mm,53.1mm) on Top Layer And Track (72.4mm,52.2mm)(73.4mm,52.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.218mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.218mm < 0.254mm) Between Pad R24-2(74.4mm,53.1mm) on Top Layer And Track (72.4mm,54mm)(73.4mm,54mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.218mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.227mm < 0.254mm) Between Pad R25-1(67.35mm,72.4mm) on Top Layer And Track (68.35mm,71.5mm)(69.35mm,71.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.227mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.237mm < 0.254mm) Between Pad R25-1(67.35mm,72.4mm) on Top Layer And Track (68.35mm,73.3mm)(69.35mm,73.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.237mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.218mm < 0.254mm) Between Pad R25-2(70.35mm,72.4mm) on Top Layer And Track (68.35mm,71.5mm)(69.35mm,71.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.218mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.218mm < 0.254mm) Between Pad R25-2(70.35mm,72.4mm) on Top Layer And Track (68.35mm,73.3mm)(69.35mm,73.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.218mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.227mm < 0.254mm) Between Pad R26-1(86.65mm,53.1mm) on Top Layer And Track (87.65mm,52.2mm)(88.65mm,52.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.227mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.237mm < 0.254mm) Between Pad R26-1(86.65mm,53.1mm) on Top Layer And Track (87.65mm,54mm)(88.65mm,54mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.237mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.218mm < 0.254mm) Between Pad R26-2(89.65mm,53.1mm) on Top Layer And Track (87.65mm,52.2mm)(88.65mm,52.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.218mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.218mm < 0.254mm) Between Pad R26-2(89.65mm,53.1mm) on Top Layer And Track (87.65mm,54mm)(88.65mm,54mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.218mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.227mm < 0.254mm) Between Pad R27-1(82.587mm,72.4mm) on Top Layer And Track (83.587mm,71.5mm)(84.587mm,71.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.227mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.237mm < 0.254mm) Between Pad R27-1(82.587mm,72.4mm) on Top Layer And Track (83.587mm,73.3mm)(84.587mm,73.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.237mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.218mm < 0.254mm) Between Pad R27-2(85.587mm,72.4mm) on Top Layer And Track (83.587mm,71.5mm)(84.587mm,71.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.218mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.218mm < 0.254mm) Between Pad R27-2(85.587mm,72.4mm) on Top Layer And Track (83.587mm,73.3mm)(84.587mm,73.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.218mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.227mm < 0.254mm) Between Pad R28-1(101.9mm,53.1mm) on Top Layer And Track (102.9mm,52.2mm)(103.9mm,52.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.227mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.237mm < 0.254mm) Between Pad R28-1(101.9mm,53.1mm) on Top Layer And Track (102.9mm,54mm)(103.9mm,54mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.237mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.218mm < 0.254mm) Between Pad R28-2(104.9mm,53.1mm) on Top Layer And Track (102.9mm,52.2mm)(103.9mm,52.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.218mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.218mm < 0.254mm) Between Pad R28-2(104.9mm,53.1mm) on Top Layer And Track (102.9mm,54mm)(103.9mm,54mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.218mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.227mm < 0.254mm) Between Pad R29-1(97.825mm,72.4mm) on Top Layer And Track (98.825mm,71.5mm)(99.825mm,71.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.227mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.237mm < 0.254mm) Between Pad R29-1(97.825mm,72.4mm) on Top Layer And Track (98.825mm,73.3mm)(99.825mm,73.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.237mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.218mm < 0.254mm) Between Pad R29-2(100.825mm,72.4mm) on Top Layer And Track (98.825mm,71.5mm)(99.825mm,71.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.218mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.218mm < 0.254mm) Between Pad R29-2(100.825mm,72.4mm) on Top Layer And Track (98.825mm,73.3mm)(99.825mm,73.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.218mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.227mm < 0.254mm) Between Pad R30-1(117.15mm,53.1mm) on Top Layer And Track (118.15mm,52.2mm)(119.15mm,52.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.227mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.237mm < 0.254mm) Between Pad R30-1(117.15mm,53.1mm) on Top Layer And Track (118.15mm,54mm)(119.15mm,54mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.237mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.218mm < 0.254mm) Between Pad R30-2(120.15mm,53.1mm) on Top Layer And Track (118.15mm,52.2mm)(119.15mm,52.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.218mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.218mm < 0.254mm) Between Pad R30-2(120.15mm,53.1mm) on Top Layer And Track (118.15mm,54mm)(119.15mm,54mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.218mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.242mm < 0.254mm) Between Pad R3-1(107.26mm,21.313mm) on Top Layer And Text "R3" (107.741mm,21.994mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.242mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.093mm < 0.254mm) Between Pad R3-1(107.26mm,21.313mm) on Top Layer And Track (106.752mm,20.817mm)(106.752mm,20.182mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.093mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.145mm < 0.254mm) Between Pad R3-1(107.26mm,21.313mm) on Top Layer And Track (107.768mm,20.843mm)(107.768mm,20.208mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.145mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.227mm < 0.254mm) Between Pad R31-1(113.062mm,72.4mm) on Top Layer And Track (114.062mm,71.5mm)(115.062mm,71.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.227mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.237mm < 0.254mm) Between Pad R31-1(113.062mm,72.4mm) on Top Layer And Track (114.062mm,73.3mm)(115.062mm,73.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.237mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.218mm < 0.254mm) Between Pad R31-2(116.062mm,72.4mm) on Top Layer And Track (114.062mm,71.5mm)(115.062mm,71.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.218mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.218mm < 0.254mm) Between Pad R31-2(116.062mm,72.4mm) on Top Layer And Track (114.062mm,73.3mm)(115.062mm,73.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.218mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.09mm < 0.254mm) Between Pad R3-2(107.26mm,19.713mm) on Top Layer And Track (106.752mm,20.817mm)(106.752mm,20.182mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.09mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.136mm < 0.254mm) Between Pad R3-2(107.26mm,19.713mm) on Top Layer And Track (107.768mm,20.843mm)(107.768mm,20.208mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.136mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.227mm < 0.254mm) Between Pad R32-1(132.4mm,53.1mm) on Top Layer And Track (133.4mm,52.2mm)(134.4mm,52.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.227mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.237mm < 0.254mm) Between Pad R32-1(132.4mm,53.1mm) on Top Layer And Track (133.4mm,54mm)(134.4mm,54mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.237mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.218mm < 0.254mm) Between Pad R32-2(135.4mm,53.1mm) on Top Layer And Track (133.4mm,52.2mm)(134.4mm,52.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.218mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.218mm < 0.254mm) Between Pad R32-2(135.4mm,53.1mm) on Top Layer And Track (133.4mm,54mm)(134.4mm,54mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.218mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.218mm < 0.254mm) Between Pad R33-2(131.3mm,72.4mm) on Top Layer And Track (129.3mm,71.5mm)(130.3mm,71.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.218mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.218mm < 0.254mm) Between Pad R33-2(131.3mm,72.4mm) on Top Layer And Track (129.3mm,73.3mm)(130.3mm,73.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.218mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.218mm < 0.254mm) Between Pad R34-1(134.95mm,32.4mm) on Top Layer And Track (132.95mm,31.5mm)(133.95mm,31.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.218mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.218mm < 0.254mm) Between Pad R34-1(134.95mm,32.4mm) on Top Layer And Track (132.95mm,33.3mm)(133.95mm,33.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.218mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.227mm < 0.254mm) Between Pad R34-2(131.95mm,32.4mm) on Top Layer And Track (132.95mm,31.5mm)(133.95mm,31.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.227mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.237mm < 0.254mm) Between Pad R34-2(131.95mm,32.4mm) on Top Layer And Track (132.95mm,33.3mm)(133.95mm,33.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.237mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.218mm < 0.254mm) Between Pad R35-1(139.1mm,13.1mm) on Top Layer And Track (137.1mm,12.2mm)(138.1mm,12.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.218mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.218mm < 0.254mm) Between Pad R35-1(139.1mm,13.1mm) on Top Layer And Track (137.1mm,14mm)(138.1mm,14mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.218mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.227mm < 0.254mm) Between Pad R35-2(136.1mm,13.1mm) on Top Layer And Track (137.1mm,12.2mm)(138.1mm,12.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.227mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.237mm < 0.254mm) Between Pad R35-2(136.1mm,13.1mm) on Top Layer And Track (137.1mm,14mm)(138.1mm,14mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.237mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.227mm < 0.254mm) Between Pad R36-1(29.45mm,21.6mm) on Top Layer And Track (30.45mm,20.7mm)(31.45mm,20.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.227mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.237mm < 0.254mm) Between Pad R36-1(29.45mm,21.6mm) on Top Layer And Track (30.45mm,22.5mm)(31.45mm,22.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.237mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.218mm < 0.254mm) Between Pad R36-2(32.45mm,21.6mm) on Top Layer And Track (30.45mm,20.7mm)(31.45mm,20.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.218mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.218mm < 0.254mm) Between Pad R36-2(32.45mm,21.6mm) on Top Layer And Track (30.45mm,22.5mm)(31.45mm,22.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.218mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.227mm < 0.254mm) Between Pad R37-1(41.1mm,21.6mm) on Top Layer And Track (42.1mm,20.7mm)(43.1mm,20.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.227mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.237mm < 0.254mm) Between Pad R37-1(41.1mm,21.6mm) on Top Layer And Track (42.1mm,22.5mm)(43.1mm,22.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.237mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.218mm < 0.254mm) Between Pad R37-2(44.1mm,21.6mm) on Top Layer And Track (42.1mm,20.7mm)(43.1mm,20.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.218mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.218mm < 0.254mm) Between Pad R37-2(44.1mm,21.6mm) on Top Layer And Track (42.1mm,22.5mm)(43.1mm,22.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.218mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.227mm < 0.254mm) Between Pad R38-1(52.75mm,21.6mm) on Top Layer And Track (53.75mm,20.7mm)(54.75mm,20.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.227mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.237mm < 0.254mm) Between Pad R38-1(52.75mm,21.6mm) on Top Layer And Track (53.75mm,22.5mm)(54.75mm,22.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.237mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.218mm < 0.254mm) Between Pad R38-2(55.75mm,21.6mm) on Top Layer And Track (53.75mm,20.7mm)(54.75mm,20.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.218mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.218mm < 0.254mm) Between Pad R38-2(55.75mm,21.6mm) on Top Layer And Track (53.75mm,22.5mm)(54.75mm,22.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.218mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.197mm < 0.254mm) Between Pad R39-1(35.4mm,26.8mm) on Top Layer And Track (34.5mm,24.8mm)(34.5mm,25.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.197mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.212mm < 0.254mm) Between Pad R39-1(35.4mm,26.8mm) on Top Layer And Track (36.3mm,24.8mm)(36.3mm,25.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.212mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.203mm < 0.254mm) Between Pad R39-2(35.4mm,23.8mm) on Top Layer And Track (34.5mm,24.8mm)(34.5mm,25.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.203mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.191mm < 0.254mm) Between Pad R39-2(35.4mm,23.8mm) on Top Layer And Track (36.3mm,24.8mm)(36.3mm,25.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.191mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.197mm < 0.254mm) Between Pad R40-1(38.1mm,26.8mm) on Top Layer And Track (37.2mm,24.8mm)(37.2mm,25.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.197mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.212mm < 0.254mm) Between Pad R40-1(38.1mm,26.8mm) on Top Layer And Track (39mm,24.8mm)(39mm,25.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.212mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.203mm < 0.254mm) Between Pad R40-2(38.1mm,23.8mm) on Top Layer And Track (37.2mm,24.8mm)(37.2mm,25.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.203mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.191mm < 0.254mm) Between Pad R40-2(38.1mm,23.8mm) on Top Layer And Track (39mm,24.8mm)(39mm,25.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.191mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.071mm < 0.254mm) Between Pad R4-1(104.75mm,30.7mm) on Top Layer And Track (105.22mm,31.208mm)(105.855mm,31.208mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.071mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.094mm < 0.254mm) Between Pad R4-1(104.75mm,30.7mm) on Top Layer And Track (105.245mm,30.192mm)(105.88mm,30.192mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.094mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.197mm < 0.254mm) Between Pad R41-1(47.15mm,26.8mm) on Top Layer And Track (46.25mm,24.8mm)(46.25mm,25.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.197mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.212mm < 0.254mm) Between Pad R41-1(47.15mm,26.8mm) on Top Layer And Track (48.05mm,24.8mm)(48.05mm,25.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.212mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.203mm < 0.254mm) Between Pad R41-2(47.15mm,23.8mm) on Top Layer And Track (46.25mm,24.8mm)(46.25mm,25.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.203mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.191mm < 0.254mm) Between Pad R41-2(47.15mm,23.8mm) on Top Layer And Track (48.05mm,24.8mm)(48.05mm,25.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.191mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.075mm < 0.254mm) Between Pad R4-2(106.35mm,30.7mm) on Top Layer And Track (105.22mm,31.208mm)(105.855mm,31.208mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.075mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.064mm < 0.254mm) Between Pad R4-2(106.35mm,30.7mm) on Top Layer And Track (105.245mm,30.192mm)(105.88mm,30.192mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.064mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.197mm < 0.254mm) Between Pad R42-1(49.85mm,26.8mm) on Top Layer And Track (48.95mm,24.8mm)(48.95mm,25.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.197mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.212mm < 0.254mm) Between Pad R42-1(49.85mm,26.8mm) on Top Layer And Track (50.75mm,24.8mm)(50.75mm,25.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.212mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.203mm < 0.254mm) Between Pad R42-2(49.85mm,23.8mm) on Top Layer And Track (48.95mm,24.8mm)(48.95mm,25.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.203mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.191mm < 0.254mm) Between Pad R42-2(49.85mm,23.8mm) on Top Layer And Track (50.75mm,24.8mm)(50.75mm,25.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.191mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.197mm < 0.254mm) Between Pad R43-1(58.9mm,26.8mm) on Top Layer And Track (58mm,24.8mm)(58mm,25.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.197mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.212mm < 0.254mm) Between Pad R43-1(58.9mm,26.8mm) on Top Layer And Track (59.8mm,24.8mm)(59.8mm,25.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.212mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.203mm < 0.254mm) Between Pad R43-2(58.9mm,23.8mm) on Top Layer And Track (58mm,24.8mm)(58mm,25.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.203mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.191mm < 0.254mm) Between Pad R43-2(58.9mm,23.8mm) on Top Layer And Track (59.8mm,24.8mm)(59.8mm,25.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.191mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.197mm < 0.254mm) Between Pad R44-1(61.6mm,26.8mm) on Top Layer And Track (60.7mm,24.8mm)(60.7mm,25.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.197mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.212mm < 0.254mm) Between Pad R44-1(61.6mm,26.8mm) on Top Layer And Track (62.5mm,24.8mm)(62.5mm,25.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.212mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.203mm < 0.254mm) Between Pad R44-2(61.6mm,23.8mm) on Top Layer And Track (60.7mm,24.8mm)(60.7mm,25.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.203mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.191mm < 0.254mm) Between Pad R44-2(61.6mm,23.8mm) on Top Layer And Track (62.5mm,24.8mm)(62.5mm,25.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.191mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.218mm < 0.254mm) Between Pad R45-1(79.774mm,28.6mm) on Top Layer And Track (77.774mm,27.7mm)(78.774mm,27.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.218mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.218mm < 0.254mm) Between Pad R45-1(79.774mm,28.6mm) on Top Layer And Track (77.774mm,29.5mm)(78.774mm,29.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.218mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.227mm < 0.254mm) Between Pad R45-2(76.774mm,28.6mm) on Top Layer And Track (77.774mm,27.7mm)(78.774mm,27.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.227mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.237mm < 0.254mm) Between Pad R45-2(76.774mm,28.6mm) on Top Layer And Track (77.774mm,29.5mm)(78.774mm,29.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.237mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.218mm < 0.254mm) Between Pad R46-1(71.6mm,28.6mm) on Top Layer And Track (69.6mm,27.7mm)(70.6mm,27.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.218mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.218mm < 0.254mm) Between Pad R46-1(71.6mm,28.6mm) on Top Layer And Track (69.6mm,29.5mm)(70.6mm,29.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.218mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.227mm < 0.254mm) Between Pad R46-2(68.6mm,28.6mm) on Top Layer And Track (69.6mm,27.7mm)(70.6mm,27.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.227mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.237mm < 0.254mm) Between Pad R46-2(68.6mm,28.6mm) on Top Layer And Track (69.6mm,29.5mm)(70.6mm,29.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.237mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.218mm < 0.254mm) Between Pad R47-1(79.774mm,25.9mm) on Top Layer And Track (77.774mm,25mm)(78.774mm,25mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.218mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.218mm < 0.254mm) Between Pad R47-1(79.774mm,25.9mm) on Top Layer And Track (77.774mm,26.8mm)(78.774mm,26.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.218mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.227mm < 0.254mm) Between Pad R47-2(76.774mm,25.9mm) on Top Layer And Track (77.774mm,25mm)(78.774mm,25mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.227mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.237mm < 0.254mm) Between Pad R47-2(76.774mm,25.9mm) on Top Layer And Track (77.774mm,26.8mm)(78.774mm,26.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.237mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.218mm < 0.254mm) Between Pad R48-1(71.6mm,25.9mm) on Top Layer And Track (69.6mm,25mm)(70.6mm,25mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.218mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.218mm < 0.254mm) Between Pad R48-1(71.6mm,25.9mm) on Top Layer And Track (69.6mm,26.8mm)(70.6mm,26.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.218mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.227mm < 0.254mm) Between Pad R48-2(68.6mm,25.9mm) on Top Layer And Track (69.6mm,25mm)(70.6mm,25mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.227mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.237mm < 0.254mm) Between Pad R48-2(68.6mm,25.9mm) on Top Layer And Track (69.6mm,26.8mm)(70.6mm,26.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.237mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.236mm < 0.254mm) Between Pad R5-1(104.75mm,32.3mm) on Top Layer And Text "R5" (102.46mm,31.82mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.236mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.071mm < 0.254mm) Between Pad R5-1(104.75mm,32.3mm) on Top Layer And Track (105.22mm,32.808mm)(105.855mm,32.808mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.071mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.094mm < 0.254mm) Between Pad R5-1(104.75mm,32.3mm) on Top Layer And Track (105.245mm,31.792mm)(105.88mm,31.792mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.094mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.075mm < 0.254mm) Between Pad R5-2(106.35mm,32.3mm) on Top Layer And Track (105.22mm,32.808mm)(105.855mm,32.808mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.075mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.064mm < 0.254mm) Between Pad R5-2(106.35mm,32.3mm) on Top Layer And Track (105.245mm,31.792mm)(105.88mm,31.792mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.064mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.071mm < 0.254mm) Between Pad R6-1(100.1mm,17.8mm) on Top Layer And Track (100.57mm,18.308mm)(101.205mm,18.308mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.071mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.094mm < 0.254mm) Between Pad R6-1(100.1mm,17.8mm) on Top Layer And Track (100.595mm,17.292mm)(101.23mm,17.292mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.094mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.075mm < 0.254mm) Between Pad R6-2(101.7mm,17.8mm) on Top Layer And Track (100.57mm,18.308mm)(101.205mm,18.308mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.075mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.064mm < 0.254mm) Between Pad R6-2(101.7mm,17.8mm) on Top Layer And Track (100.595mm,17.292mm)(101.23mm,17.292mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.064mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.071mm < 0.254mm) Between Pad R7-1(92.685mm,21.3mm) on Top Layer And Track (93.155mm,21.808mm)(93.79mm,21.808mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.071mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.094mm < 0.254mm) Between Pad R7-1(92.685mm,21.3mm) on Top Layer And Track (93.181mm,20.792mm)(93.816mm,20.792mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.094mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.075mm < 0.254mm) Between Pad R7-2(94.285mm,21.3mm) on Top Layer And Track (93.155mm,21.808mm)(93.79mm,21.808mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.075mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.064mm < 0.254mm) Between Pad R7-2(94.285mm,21.3mm) on Top Layer And Track (93.181mm,20.792mm)(93.816mm,20.792mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.064mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.227mm < 0.254mm) Between Pad R8-1(14.3mm,36mm) on Top Layer And Track (15.3mm,35.1mm)(16.3mm,35.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.227mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.237mm < 0.254mm) Between Pad R8-1(14.3mm,36mm) on Top Layer And Track (15.3mm,36.9mm)(16.3mm,36.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.237mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.218mm < 0.254mm) Between Pad R8-2(17.3mm,36mm) on Top Layer And Track (15.3mm,35.1mm)(16.3mm,35.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.218mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.218mm < 0.254mm) Between Pad R8-2(17.3mm,36mm) on Top Layer And Track (15.3mm,36.9mm)(16.3mm,36.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.218mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.192mm < 0.254mm) Between Pad R9-1(111.3mm,14.283mm) on Top Layer And Text "R9" (111.781mm,14.913mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.192mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.093mm < 0.254mm) Between Pad R9-1(111.3mm,14.283mm) on Top Layer And Track (110.792mm,13.787mm)(110.792mm,13.152mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.093mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.145mm < 0.254mm) Between Pad R9-1(111.3mm,14.283mm) on Top Layer And Track (111.808mm,13.813mm)(111.808mm,13.178mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.145mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.09mm < 0.254mm) Between Pad R9-2(111.3mm,12.682mm) on Top Layer And Track (110.792mm,13.787mm)(110.792mm,13.152mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.09mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.136mm < 0.254mm) Between Pad R9-2(111.3mm,12.682mm) on Top Layer And Track (111.808mm,13.813mm)(111.808mm,13.178mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.136mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.023mm < 0.254mm) Between Pad U2-5(9.255mm,30.895mm) on Top Layer And Text "R10" (7.636mm,31.619mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.023mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.245mm < 0.254mm) Between Pad U2-6(7.985mm,30.895mm) on Top Layer And Text "R10" (7.636mm,31.619mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.245mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.228mm < 0.254mm) Between Pad U6-1(118.845mm,25.31mm) on Top Layer And Track (119.35mm,20.65mm)(119.35mm,24.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.228mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.22mm < 0.254mm) Between Pad U6-16(118.845mm,19.89mm) on Top Layer And Track (119.35mm,20.65mm)(119.35mm,24.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.22mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Pad U6-8(109.955mm,25.31mm) on Top Layer And Track (109.45mm,20.65mm)(109.45mm,24.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Pad U6-9(109.955mm,19.89mm) on Top Layer And Track (109.45mm,20.65mm)(109.45mm,24.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.231mm < 0.254mm) Between Pad X1-(103mm,18.9mm) on Top Overlay And Pad X1-2(102.05mm,19.65mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.231mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.23mm < 0.254mm) Between Pad X1-(103mm,18.9mm) on Top Overlay And Polygon Region (80 hole(s)) Top Layer [Top Overlay] to [Top Solder] clearance [0.23mm]
Rule Violations :434

Processing Rule : Silk to Silk (Clearance=0.254mm) (All),(All)
   Violation between Silk To Silk Clearance Constraint: (0.12mm < 0.254mm) Between Text "+" (16.5mm,46.425mm) on Top Overlay And Track (17.2mm,39.4mm)(17.2mm,45.4mm) on Top Overlay Silk Text to Silk Clearance [0.12mm]
   Violation between Silk To Silk Clearance Constraint: (0.25mm < 0.254mm) Between Text "C11" (1.209mm,12.112mm) on Top Overlay And Text "J3" (2.603mm,12.234mm) on Top Overlay Silk Text to Silk Clearance [0.25mm]
   Violation between Silk To Silk Clearance Constraint: (0.216mm < 0.254mm) Between Text "C26" (28.788mm,19.429mm) on Top Overlay And Text "C27" (31.309mm,19.415mm) on Top Overlay Silk Text to Silk Clearance [0.216mm]
   Violation between Silk To Silk Clearance Constraint: (0.238mm < 0.254mm) Between Text "C26" (28.788mm,19.429mm) on Top Overlay And Track (30.45mm,20.7mm)(31.45mm,20.7mm) on Top Overlay Silk Text to Silk Clearance [0.238mm]
   Violation between Silk To Silk Clearance Constraint: (0.253mm < 0.254mm) Between Text "C28" (42.949mm,19.415mm) on Top Overlay And Text "C29" (40.442mm,19.422mm) on Top Overlay Silk Text to Silk Clearance [0.253mm]
   Violation between Silk To Silk Clearance Constraint: (0.252mm < 0.254mm) Between Text "C28" (42.949mm,19.415mm) on Top Overlay And Track (42.1mm,20.7mm)(43.1mm,20.7mm) on Top Overlay Silk Text to Silk Clearance [0.252mm]
   Violation between Silk To Silk Clearance Constraint: (0.254mm < 0.254mm) Between Text "C29" (40.442mm,19.422mm) on Top Overlay And Track (42.1mm,20.7mm)(43.1mm,20.7mm) on Top Overlay Silk Text to Silk Clearance [0.254mm]
   Violation between Silk To Silk Clearance Constraint: (0.236mm < 0.254mm) Between Text "C30" (52.089mm,19.438mm) on Top Overlay And Text "C31" (54.605mm,19.43mm) on Top Overlay Silk Text to Silk Clearance [0.236mm]
   Violation between Silk To Silk Clearance Constraint: (0.24mm < 0.254mm) Between Text "C30" (52.089mm,19.438mm) on Top Overlay And Track (53.75mm,20.7mm)(54.75mm,20.7mm) on Top Overlay Silk Text to Silk Clearance [0.24mm]
   Violation between Silk To Silk Clearance Constraint: (0.246mm < 0.254mm) Between Text "C31" (54.605mm,19.43mm) on Top Overlay And Track (53.75mm,20.7mm)(54.75mm,20.7mm) on Top Overlay Silk Text to Silk Clearance [0.246mm]
   Violation between Silk To Silk Clearance Constraint: (0.2mm < 0.254mm) Between Text "C33" (120.988mm,27.614mm) on Top Overlay And Track (119.783mm,28.495mm)(119.783mm,29.13mm) on Top Overlay Silk Text to Silk Clearance [0.2mm]
   Violation between Silk To Silk Clearance Constraint: (0.248mm < 0.254mm) Between Text "C34" (114.288mm,27.617mm) on Top Overlay And Track (114.517mm,28.47mm)(114.517mm,29.105mm) on Top Overlay Silk Text to Silk Clearance [0.248mm]
   Violation between Silk To Silk Clearance Constraint: (0.248mm < 0.254mm) Between Text "C35" (116.888mm,27.611mm) on Top Overlay And Track (117.117mm,28.47mm)(117.117mm,29.105mm) on Top Overlay Silk Text to Silk Clearance [0.248mm]
   Violation between Silk To Silk Clearance Constraint: (0.25mm < 0.254mm) Between Text "C36" (111.688mm,27.614mm) on Top Overlay And Track (112.017mm,28.47mm)(112.017mm,29.105mm) on Top Overlay Silk Text to Silk Clearance [0.25mm]
   Violation between Silk To Silk Clearance Constraint: (0.239mm < 0.254mm) Between Text "C4" (92.731mm,18.012mm) on Top Overlay And Track (93.181mm,19.217mm)(93.816mm,19.217mm) on Top Overlay Silk Text to Silk Clearance [0.239mm]
   Violation between Silk To Silk Clearance Constraint: (0.25mm < 0.254mm) Between Text "C6" (96.378mm,48.194mm) on Top Overlay And Track (95.083mm,48.595mm)(95.083mm,49.23mm) on Top Overlay Silk Text to Silk Clearance [0.25mm]
   Violation between Silk To Silk Clearance Constraint: (0.171mm < 0.254mm) Between Text "C7" (104.978mm,36.294mm) on Top Overlay And Track (103.783mm,36.795mm)(103.783mm,37.43mm) on Top Overlay Silk Text to Silk Clearance [0.171mm]
   Violation between Silk To Silk Clearance Constraint: (0.189mm < 0.254mm) Between Text "C8" (1.593mm,25.812mm) on Top Overlay And Track (2.17mm,25.583mm)(2.805mm,25.583mm) on Top Overlay Silk Text to Silk Clearance [0.189mm]
   Violation between Silk To Silk Clearance Constraint: (0.151mm < 0.254mm) Between Text "D11" (33.601mm,57.31mm) on Top Overlay And Track (33.35mm,57mm)(33.35mm,58.6mm) on Top Overlay Silk Text to Silk Clearance [0.151mm]
   Violation between Silk To Silk Clearance Constraint: (0.243mm < 0.254mm) Between Text "D13" (45.214mm,57.319mm) on Top Overlay And Track (45mm,57mm)(45mm,58.6mm) on Top Overlay Silk Text to Silk Clearance [0.243mm]
   Violation between Silk To Silk Clearance Constraint: (0.219mm < 0.254mm) Between Text "D21" (106.319mm,57.31mm) on Top Overlay And Track (106mm,57mm)(106mm,58.6mm) on Top Overlay Silk Text to Silk Clearance [0.219mm]
   Violation between Silk To Silk Clearance Constraint: (0.183mm < 0.254mm) Between Text "D23" (121.533mm,57.319mm) on Top Overlay And Track (121.25mm,57mm)(121.25mm,58.6mm) on Top Overlay Silk Text to Silk Clearance [0.183mm]
   Violation between Silk To Silk Clearance Constraint: (0.217mm < 0.254mm) Between Text "D25" (136.817mm,57.319mm) on Top Overlay And Track (136.5mm,57mm)(136.5mm,58.6mm) on Top Overlay Silk Text to Silk Clearance [0.217mm]
   Violation between Silk To Silk Clearance Constraint: (0.104mm < 0.254mm) Between Text "D5" (1.609mm,27.221mm) on Top Overlay And Track (0.8mm,28.4mm)(4mm,28.4mm) on Top Overlay Silk Text to Silk Clearance [0.104mm]
   Violation between Silk To Silk Clearance Constraint: (0.106mm < 0.254mm) Between Text "J10" (95.85mm,83.919mm) on Top Overlay And Track (95.04mm,85.063mm)(110.74mm,85.063mm) on Top Overlay Silk Text to Silk Clearance [0.106mm]
   Violation between Silk To Silk Clearance Constraint: (0.106mm < 0.254mm) Between Text "J11" (111.143mm,83.919mm) on Top Overlay And Track (110.28mm,85.063mm)(125.98mm,85.063mm) on Top Overlay Silk Text to Silk Clearance [0.106mm]
   Violation between Silk To Silk Clearance Constraint: (0.101mm < 0.254mm) Between Text "J12" (126.253mm,83.919mm) on Top Overlay And Track (125.52mm,85.063mm)(141.22mm,85.063mm) on Top Overlay Silk Text to Silk Clearance [0.101mm]
   Violation between Silk To Silk Clearance Constraint: (0.243mm < 0.254mm) Between Text "J12" (126.253mm,83.919mm) on Top Overlay And Track (125.98mm,75.063mm)(125.98mm,85.063mm) on Top Overlay Silk Text to Silk Clearance [0.243mm]
   Violation between Silk To Silk Clearance Constraint: (0.204mm < 0.254mm) Between Text "J4" (3.93mm,83.821mm) on Top Overlay And Track (3.6mm,85.063mm)(19.3mm,85.063mm) on Top Overlay Silk Text to Silk Clearance [0.204mm]
   Violation between Silk To Silk Clearance Constraint: (0.104mm < 0.254mm) Between Text "J5" (19.624mm,83.921mm) on Top Overlay And Track (18.84mm,85.063mm)(34.54mm,85.063mm) on Top Overlay Silk Text to Silk Clearance [0.104mm]
   Violation between Silk To Silk Clearance Constraint: (0.106mm < 0.254mm) Between Text "J6" (34.828mm,83.919mm) on Top Overlay And Track (34.08mm,85.063mm)(49.78mm,85.063mm) on Top Overlay Silk Text to Silk Clearance [0.106mm]
   Violation between Silk To Silk Clearance Constraint: (0.241mm < 0.254mm) Between Text "J6" (34.828mm,83.919mm) on Top Overlay And Track (34.54mm,75.063mm)(34.54mm,85.063mm) on Top Overlay Silk Text to Silk Clearance [0.241mm]
   Violation between Silk To Silk Clearance Constraint: (0.104mm < 0.254mm) Between Text "J7" (50.028mm,83.921mm) on Top Overlay And Track (49.32mm,85.063mm)(65.02mm,85.063mm) on Top Overlay Silk Text to Silk Clearance [0.104mm]
   Violation between Silk To Silk Clearance Constraint: (0.23mm < 0.254mm) Between Text "J7" (50.028mm,83.921mm) on Top Overlay And Track (49.78mm,75.063mm)(49.78mm,85.063mm) on Top Overlay Silk Text to Silk Clearance [0.23mm]
   Violation between Silk To Silk Clearance Constraint: (0.206mm < 0.254mm) Between Text "J8" (65.327mm,83.819mm) on Top Overlay And Track (64.56mm,85.063mm)(80.26mm,85.063mm) on Top Overlay Silk Text to Silk Clearance [0.206mm]
   Violation between Silk To Silk Clearance Constraint: (0.252mm < 0.254mm) Between Text "J8" (65.327mm,83.819mm) on Top Overlay And Track (65.02mm,75.063mm)(65.02mm,85.063mm) on Top Overlay Silk Text to Silk Clearance [0.252mm]
   Violation between Silk To Silk Clearance Constraint: (0.106mm < 0.254mm) Between Text "J9" (80.527mm,83.919mm) on Top Overlay And Track (79.8mm,85.063mm)(95.5mm,85.063mm) on Top Overlay Silk Text to Silk Clearance [0.106mm]
   Violation between Silk To Silk Clearance Constraint: (0.244mm < 0.254mm) Between Text "J9" (80.527mm,83.919mm) on Top Overlay And Track (80.26mm,75.063mm)(80.26mm,85.063mm) on Top Overlay Silk Text to Silk Clearance [0.244mm]
   Violation between Silk To Silk Clearance Constraint: (0.214mm < 0.254mm) Between Text "L2" (4.928mm,35.61mm) on Top Overlay And Track (1.2mm,36.9mm)(6.4mm,36.9mm) on Top Overlay Silk Text to Silk Clearance [0.214mm]
   Violation between Silk To Silk Clearance Constraint: (0.203mm < 0.254mm) Between Text "Q1" (14.442mm,70.054mm) on Top Overlay And Track (14.103mm,68.3mm)(14.34mm,68.3mm) on Top Overlay Silk Text to Silk Clearance [0.203mm]
   Violation between Silk To Silk Clearance Constraint: (0.203mm < 0.254mm) Between Text "Q1" (14.442mm,70.054mm) on Top Overlay And Track (14.34mm,61.3mm)(14.34mm,68.3mm) on Top Overlay Silk Text to Silk Clearance [0.203mm]
   Violation between Silk To Silk Clearance Constraint: (0.204mm < 0.254mm) Between Text "Q2" (33.342mm,70.144mm) on Top Overlay And Track (33.004mm,68.3mm)(33.24mm,68.3mm) on Top Overlay Silk Text to Silk Clearance [0.204mm]
   Violation between Silk To Silk Clearance Constraint: (0.204mm < 0.254mm) Between Text "Q2" (33.342mm,70.144mm) on Top Overlay And Track (33.24mm,61.3mm)(33.24mm,68.3mm) on Top Overlay Silk Text to Silk Clearance [0.204mm]
   Violation between Silk To Silk Clearance Constraint: (0.248mm < 0.254mm) Between Text "Q3" (45.142mm,69.649mm) on Top Overlay And Track (44.603mm,68.3mm)(44.84mm,68.3mm) on Top Overlay Silk Text to Silk Clearance [0.248mm]
   Violation between Silk To Silk Clearance Constraint: (0.243mm < 0.254mm) Between Text "Q3" (45.142mm,69.649mm) on Top Overlay And Track (44.84mm,61.3mm)(44.84mm,68.3mm) on Top Overlay Silk Text to Silk Clearance [0.243mm]
   Violation between Silk To Silk Clearance Constraint: (0.24mm < 0.254mm) Between Text "Q5" (75.642mm,69.652mm) on Top Overlay And Track (75.103mm,68.3mm)(75.34mm,68.3mm) on Top Overlay Silk Text to Silk Clearance [0.24mm]
   Violation between Silk To Silk Clearance Constraint: (0.24mm < 0.254mm) Between Text "Q5" (75.642mm,69.652mm) on Top Overlay And Track (75.34mm,61.3mm)(75.34mm,68.3mm) on Top Overlay Silk Text to Silk Clearance [0.24mm]
   Violation between Silk To Silk Clearance Constraint: (0.155mm < 0.254mm) Between Text "R10" (7.636mm,31.619mm) on Top Overlay And Track (8.495mm,32.792mm)(9.13mm,32.792mm) on Top Overlay Silk Text to Silk Clearance [0.155mm]
   Violation between Silk To Silk Clearance Constraint: (0.24mm < 0.254mm) Between Text "R12" (20.39mm,39.739mm) on Top Overlay And Track (19.108mm,40.495mm)(19.108mm,41.13mm) on Top Overlay Silk Text to Silk Clearance [0.24mm]
   Violation between Silk To Silk Clearance Constraint: (0.142mm < 0.254mm) Between Text "R7" (92.549mm,22.012mm) on Top Overlay And Track (93.155mm,21.808mm)(93.79mm,21.808mm) on Top Overlay Silk Text to Silk Clearance [0.142mm]
Rule Violations :50

Processing Rule : Net Antennae (Tolerance=0mm) (All)
Rule Violations :0

Processing Rule : Height Constraint (Min=0mm) (Max=25.4mm) (Prefered=12.7mm) (All)
Rule Violations :0


Violations Detected : 500
Waived Violations : 0
Time Elapsed        : 00:00:03