Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2.1 (lin64) Build 2288692 Thu Jul 26 18:23:50 MDT 2018
| Date         : Tue Mar 12 12:35:54 2019
| Host         : camilo-X455LAB running 64-bit Ubuntu 18.04.2 LTS
| Command      : report_timing_summary -datasheet -max_paths 10 -file top_timing.rpt
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 6 register/latch pins with no clock driven by root clock pin: Audio/audio_clockmanager/I2S_CLK_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: Audio/i2s/I2S_WS_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Audio/spiInitClock/OutputCLK_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 51 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.630        0.000                      0                  608        0.122        0.000                      0                  608        3.000        0.000                       0                   363  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                          Waveform(ns)       Period(ns)      Frequency(MHz)
-----                          ------------       ----------      --------------
clk100                         {0.000 5.000}      10.000          100.000         
  I2S_CLK_reloj2_clk_wiz_0_0   {0.000 35.431}     70.862          14.112          
  clkfbout_reloj2_clk_wiz_0_0  {0.000 25.000}     50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk100                               5.630        0.000                      0                  596        0.178        0.000                      0                  596        3.000        0.000                       0                   345  
  I2S_CLK_reloj2_clk_wiz_0_0        69.145        0.000                      0                   12        0.122        0.000                      0                   12       34.931        0.000                       0                    15  
  clkfbout_reloj2_clk_wiz_0_0                                                                                                                                                   47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk100
  To Clock:  clk100

Setup :            0  Failing Endpoints,  Worst Slack        5.630ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.178ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.630ns  (required time - arrival time)
  Source:                 Audio/SoundTrackSynthesizer/DSharp4/count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Audio/SoundTrackSynthesizer/DSharp4/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        3.885ns  (logic 0.828ns (21.313%)  route 3.057ns (78.687%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=344, routed)         1.798     5.319    Audio/SoundTrackSynthesizer/DSharp4/clk100_IBUF_BUFG
    SLICE_X0Y118         FDRE                                         r  Audio/SoundTrackSynthesizer/DSharp4/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y118         FDRE (Prop_fdre_C_Q)         0.456     5.775 r  Audio/SoundTrackSynthesizer/DSharp4/count_reg[9]/Q
                         net (fo=3, routed)           1.037     6.813    Audio/SoundTrackSynthesizer/DSharp4/count_reg[9]
    SLICE_X1Y118         LUT4 (Prop_lut4_I1_O)        0.124     6.937 f  Audio/SoundTrackSynthesizer/DSharp4/count[0]_i_6__6/O
                         net (fo=2, routed)           0.959     7.896    Audio/SoundTrackSynthesizer/DSharp4/count[0]_i_6__6_n_0
    SLICE_X1Y117         LUT5 (Prop_lut5_I2_O)        0.124     8.020 r  Audio/SoundTrackSynthesizer/DSharp4/count[0]_i_4__7/O
                         net (fo=1, routed)           0.406     8.426    Audio/SoundTrackSynthesizer/DSharp4/count[0]_i_4__7_n_0
    SLICE_X1Y118         LUT6 (Prop_lut6_I5_O)        0.124     8.550 r  Audio/SoundTrackSynthesizer/DSharp4/count[0]_i_1__14/O
                         net (fo=18, routed)          0.654     9.204    Audio/SoundTrackSynthesizer/DSharp4/count[0]_i_1__14_n_0
    SLICE_X0Y116         FDRE                                         r  Audio/SoundTrackSynthesizer/DSharp4/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=344, routed)         1.676    15.017    Audio/SoundTrackSynthesizer/DSharp4/clk100_IBUF_BUFG
    SLICE_X0Y116         FDRE                                         r  Audio/SoundTrackSynthesizer/DSharp4/count_reg[0]/C
                         clock pessimism              0.281    15.298    
                         clock uncertainty           -0.035    15.263    
    SLICE_X0Y116         FDRE (Setup_fdre_C_R)       -0.429    14.834    Audio/SoundTrackSynthesizer/DSharp4/count_reg[0]
  -------------------------------------------------------------------
                         required time                         14.834    
                         arrival time                          -9.204    
  -------------------------------------------------------------------
                         slack                                  5.630    

Slack (MET) :             5.630ns  (required time - arrival time)
  Source:                 Audio/SoundTrackSynthesizer/DSharp4/count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Audio/SoundTrackSynthesizer/DSharp4/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        3.885ns  (logic 0.828ns (21.313%)  route 3.057ns (78.687%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=344, routed)         1.798     5.319    Audio/SoundTrackSynthesizer/DSharp4/clk100_IBUF_BUFG
    SLICE_X0Y118         FDRE                                         r  Audio/SoundTrackSynthesizer/DSharp4/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y118         FDRE (Prop_fdre_C_Q)         0.456     5.775 r  Audio/SoundTrackSynthesizer/DSharp4/count_reg[9]/Q
                         net (fo=3, routed)           1.037     6.813    Audio/SoundTrackSynthesizer/DSharp4/count_reg[9]
    SLICE_X1Y118         LUT4 (Prop_lut4_I1_O)        0.124     6.937 f  Audio/SoundTrackSynthesizer/DSharp4/count[0]_i_6__6/O
                         net (fo=2, routed)           0.959     7.896    Audio/SoundTrackSynthesizer/DSharp4/count[0]_i_6__6_n_0
    SLICE_X1Y117         LUT5 (Prop_lut5_I2_O)        0.124     8.020 r  Audio/SoundTrackSynthesizer/DSharp4/count[0]_i_4__7/O
                         net (fo=1, routed)           0.406     8.426    Audio/SoundTrackSynthesizer/DSharp4/count[0]_i_4__7_n_0
    SLICE_X1Y118         LUT6 (Prop_lut6_I5_O)        0.124     8.550 r  Audio/SoundTrackSynthesizer/DSharp4/count[0]_i_1__14/O
                         net (fo=18, routed)          0.654     9.204    Audio/SoundTrackSynthesizer/DSharp4/count[0]_i_1__14_n_0
    SLICE_X0Y116         FDRE                                         r  Audio/SoundTrackSynthesizer/DSharp4/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=344, routed)         1.676    15.017    Audio/SoundTrackSynthesizer/DSharp4/clk100_IBUF_BUFG
    SLICE_X0Y116         FDRE                                         r  Audio/SoundTrackSynthesizer/DSharp4/count_reg[1]/C
                         clock pessimism              0.281    15.298    
                         clock uncertainty           -0.035    15.263    
    SLICE_X0Y116         FDRE (Setup_fdre_C_R)       -0.429    14.834    Audio/SoundTrackSynthesizer/DSharp4/count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.834    
                         arrival time                          -9.204    
  -------------------------------------------------------------------
                         slack                                  5.630    

Slack (MET) :             5.630ns  (required time - arrival time)
  Source:                 Audio/SoundTrackSynthesizer/DSharp4/count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Audio/SoundTrackSynthesizer/DSharp4/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        3.885ns  (logic 0.828ns (21.313%)  route 3.057ns (78.687%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=344, routed)         1.798     5.319    Audio/SoundTrackSynthesizer/DSharp4/clk100_IBUF_BUFG
    SLICE_X0Y118         FDRE                                         r  Audio/SoundTrackSynthesizer/DSharp4/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y118         FDRE (Prop_fdre_C_Q)         0.456     5.775 r  Audio/SoundTrackSynthesizer/DSharp4/count_reg[9]/Q
                         net (fo=3, routed)           1.037     6.813    Audio/SoundTrackSynthesizer/DSharp4/count_reg[9]
    SLICE_X1Y118         LUT4 (Prop_lut4_I1_O)        0.124     6.937 f  Audio/SoundTrackSynthesizer/DSharp4/count[0]_i_6__6/O
                         net (fo=2, routed)           0.959     7.896    Audio/SoundTrackSynthesizer/DSharp4/count[0]_i_6__6_n_0
    SLICE_X1Y117         LUT5 (Prop_lut5_I2_O)        0.124     8.020 r  Audio/SoundTrackSynthesizer/DSharp4/count[0]_i_4__7/O
                         net (fo=1, routed)           0.406     8.426    Audio/SoundTrackSynthesizer/DSharp4/count[0]_i_4__7_n_0
    SLICE_X1Y118         LUT6 (Prop_lut6_I5_O)        0.124     8.550 r  Audio/SoundTrackSynthesizer/DSharp4/count[0]_i_1__14/O
                         net (fo=18, routed)          0.654     9.204    Audio/SoundTrackSynthesizer/DSharp4/count[0]_i_1__14_n_0
    SLICE_X0Y116         FDRE                                         r  Audio/SoundTrackSynthesizer/DSharp4/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=344, routed)         1.676    15.017    Audio/SoundTrackSynthesizer/DSharp4/clk100_IBUF_BUFG
    SLICE_X0Y116         FDRE                                         r  Audio/SoundTrackSynthesizer/DSharp4/count_reg[2]/C
                         clock pessimism              0.281    15.298    
                         clock uncertainty           -0.035    15.263    
    SLICE_X0Y116         FDRE (Setup_fdre_C_R)       -0.429    14.834    Audio/SoundTrackSynthesizer/DSharp4/count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.834    
                         arrival time                          -9.204    
  -------------------------------------------------------------------
                         slack                                  5.630    

Slack (MET) :             5.630ns  (required time - arrival time)
  Source:                 Audio/SoundTrackSynthesizer/DSharp4/count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Audio/SoundTrackSynthesizer/DSharp4/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        3.885ns  (logic 0.828ns (21.313%)  route 3.057ns (78.687%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=344, routed)         1.798     5.319    Audio/SoundTrackSynthesizer/DSharp4/clk100_IBUF_BUFG
    SLICE_X0Y118         FDRE                                         r  Audio/SoundTrackSynthesizer/DSharp4/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y118         FDRE (Prop_fdre_C_Q)         0.456     5.775 r  Audio/SoundTrackSynthesizer/DSharp4/count_reg[9]/Q
                         net (fo=3, routed)           1.037     6.813    Audio/SoundTrackSynthesizer/DSharp4/count_reg[9]
    SLICE_X1Y118         LUT4 (Prop_lut4_I1_O)        0.124     6.937 f  Audio/SoundTrackSynthesizer/DSharp4/count[0]_i_6__6/O
                         net (fo=2, routed)           0.959     7.896    Audio/SoundTrackSynthesizer/DSharp4/count[0]_i_6__6_n_0
    SLICE_X1Y117         LUT5 (Prop_lut5_I2_O)        0.124     8.020 r  Audio/SoundTrackSynthesizer/DSharp4/count[0]_i_4__7/O
                         net (fo=1, routed)           0.406     8.426    Audio/SoundTrackSynthesizer/DSharp4/count[0]_i_4__7_n_0
    SLICE_X1Y118         LUT6 (Prop_lut6_I5_O)        0.124     8.550 r  Audio/SoundTrackSynthesizer/DSharp4/count[0]_i_1__14/O
                         net (fo=18, routed)          0.654     9.204    Audio/SoundTrackSynthesizer/DSharp4/count[0]_i_1__14_n_0
    SLICE_X0Y116         FDRE                                         r  Audio/SoundTrackSynthesizer/DSharp4/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=344, routed)         1.676    15.017    Audio/SoundTrackSynthesizer/DSharp4/clk100_IBUF_BUFG
    SLICE_X0Y116         FDRE                                         r  Audio/SoundTrackSynthesizer/DSharp4/count_reg[3]/C
                         clock pessimism              0.281    15.298    
                         clock uncertainty           -0.035    15.263    
    SLICE_X0Y116         FDRE (Setup_fdre_C_R)       -0.429    14.834    Audio/SoundTrackSynthesizer/DSharp4/count_reg[3]
  -------------------------------------------------------------------
                         required time                         14.834    
                         arrival time                          -9.204    
  -------------------------------------------------------------------
                         slack                                  5.630    

Slack (MET) :             5.636ns  (required time - arrival time)
  Source:                 Audio/SoundTrackSynthesizer/DSharp4/count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Audio/SoundTrackSynthesizer/DSharp4/count_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        3.874ns  (logic 0.828ns (21.371%)  route 3.046ns (78.629%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns = ( 15.013 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=344, routed)         1.798     5.319    Audio/SoundTrackSynthesizer/DSharp4/clk100_IBUF_BUFG
    SLICE_X0Y118         FDRE                                         r  Audio/SoundTrackSynthesizer/DSharp4/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y118         FDRE (Prop_fdre_C_Q)         0.456     5.775 r  Audio/SoundTrackSynthesizer/DSharp4/count_reg[9]/Q
                         net (fo=3, routed)           1.037     6.813    Audio/SoundTrackSynthesizer/DSharp4/count_reg[9]
    SLICE_X1Y118         LUT4 (Prop_lut4_I1_O)        0.124     6.937 f  Audio/SoundTrackSynthesizer/DSharp4/count[0]_i_6__6/O
                         net (fo=2, routed)           0.959     7.896    Audio/SoundTrackSynthesizer/DSharp4/count[0]_i_6__6_n_0
    SLICE_X1Y117         LUT5 (Prop_lut5_I2_O)        0.124     8.020 r  Audio/SoundTrackSynthesizer/DSharp4/count[0]_i_4__7/O
                         net (fo=1, routed)           0.406     8.426    Audio/SoundTrackSynthesizer/DSharp4/count[0]_i_4__7_n_0
    SLICE_X1Y118         LUT6 (Prop_lut6_I5_O)        0.124     8.550 r  Audio/SoundTrackSynthesizer/DSharp4/count[0]_i_1__14/O
                         net (fo=18, routed)          0.644     9.194    Audio/SoundTrackSynthesizer/DSharp4/count[0]_i_1__14_n_0
    SLICE_X0Y120         FDRE                                         r  Audio/SoundTrackSynthesizer/DSharp4/count_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=344, routed)         1.672    15.013    Audio/SoundTrackSynthesizer/DSharp4/clk100_IBUF_BUFG
    SLICE_X0Y120         FDRE                                         r  Audio/SoundTrackSynthesizer/DSharp4/count_reg[16]/C
                         clock pessimism              0.281    15.294    
                         clock uncertainty           -0.035    15.259    
    SLICE_X0Y120         FDRE (Setup_fdre_C_R)       -0.429    14.830    Audio/SoundTrackSynthesizer/DSharp4/count_reg[16]
  -------------------------------------------------------------------
                         required time                         14.830    
                         arrival time                          -9.194    
  -------------------------------------------------------------------
                         slack                                  5.636    

Slack (MET) :             5.636ns  (required time - arrival time)
  Source:                 Audio/SoundTrackSynthesizer/DSharp4/count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Audio/SoundTrackSynthesizer/DSharp4/count_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        3.874ns  (logic 0.828ns (21.371%)  route 3.046ns (78.629%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns = ( 15.013 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=344, routed)         1.798     5.319    Audio/SoundTrackSynthesizer/DSharp4/clk100_IBUF_BUFG
    SLICE_X0Y118         FDRE                                         r  Audio/SoundTrackSynthesizer/DSharp4/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y118         FDRE (Prop_fdre_C_Q)         0.456     5.775 r  Audio/SoundTrackSynthesizer/DSharp4/count_reg[9]/Q
                         net (fo=3, routed)           1.037     6.813    Audio/SoundTrackSynthesizer/DSharp4/count_reg[9]
    SLICE_X1Y118         LUT4 (Prop_lut4_I1_O)        0.124     6.937 f  Audio/SoundTrackSynthesizer/DSharp4/count[0]_i_6__6/O
                         net (fo=2, routed)           0.959     7.896    Audio/SoundTrackSynthesizer/DSharp4/count[0]_i_6__6_n_0
    SLICE_X1Y117         LUT5 (Prop_lut5_I2_O)        0.124     8.020 r  Audio/SoundTrackSynthesizer/DSharp4/count[0]_i_4__7/O
                         net (fo=1, routed)           0.406     8.426    Audio/SoundTrackSynthesizer/DSharp4/count[0]_i_4__7_n_0
    SLICE_X1Y118         LUT6 (Prop_lut6_I5_O)        0.124     8.550 r  Audio/SoundTrackSynthesizer/DSharp4/count[0]_i_1__14/O
                         net (fo=18, routed)          0.644     9.194    Audio/SoundTrackSynthesizer/DSharp4/count[0]_i_1__14_n_0
    SLICE_X0Y120         FDRE                                         r  Audio/SoundTrackSynthesizer/DSharp4/count_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=344, routed)         1.672    15.013    Audio/SoundTrackSynthesizer/DSharp4/clk100_IBUF_BUFG
    SLICE_X0Y120         FDRE                                         r  Audio/SoundTrackSynthesizer/DSharp4/count_reg[17]/C
                         clock pessimism              0.281    15.294    
                         clock uncertainty           -0.035    15.259    
    SLICE_X0Y120         FDRE (Setup_fdre_C_R)       -0.429    14.830    Audio/SoundTrackSynthesizer/DSharp4/count_reg[17]
  -------------------------------------------------------------------
                         required time                         14.830    
                         arrival time                          -9.194    
  -------------------------------------------------------------------
                         slack                                  5.636    

Slack (MET) :             5.678ns  (required time - arrival time)
  Source:                 Audio/SoundTrackSynthesizer/DSharp4/count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Audio/SoundTrackSynthesizer/DSharp4/count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        3.858ns  (logic 0.828ns (21.463%)  route 3.030ns (78.537%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 15.014 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.305ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=344, routed)         1.798     5.319    Audio/SoundTrackSynthesizer/DSharp4/clk100_IBUF_BUFG
    SLICE_X0Y118         FDRE                                         r  Audio/SoundTrackSynthesizer/DSharp4/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y118         FDRE (Prop_fdre_C_Q)         0.456     5.775 r  Audio/SoundTrackSynthesizer/DSharp4/count_reg[9]/Q
                         net (fo=3, routed)           1.037     6.813    Audio/SoundTrackSynthesizer/DSharp4/count_reg[9]
    SLICE_X1Y118         LUT4 (Prop_lut4_I1_O)        0.124     6.937 f  Audio/SoundTrackSynthesizer/DSharp4/count[0]_i_6__6/O
                         net (fo=2, routed)           0.959     7.896    Audio/SoundTrackSynthesizer/DSharp4/count[0]_i_6__6_n_0
    SLICE_X1Y117         LUT5 (Prop_lut5_I2_O)        0.124     8.020 r  Audio/SoundTrackSynthesizer/DSharp4/count[0]_i_4__7/O
                         net (fo=1, routed)           0.406     8.426    Audio/SoundTrackSynthesizer/DSharp4/count[0]_i_4__7_n_0
    SLICE_X1Y118         LUT6 (Prop_lut6_I5_O)        0.124     8.550 r  Audio/SoundTrackSynthesizer/DSharp4/count[0]_i_1__14/O
                         net (fo=18, routed)          0.627     9.177    Audio/SoundTrackSynthesizer/DSharp4/count[0]_i_1__14_n_0
    SLICE_X0Y118         FDRE                                         r  Audio/SoundTrackSynthesizer/DSharp4/count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=344, routed)         1.673    15.014    Audio/SoundTrackSynthesizer/DSharp4/clk100_IBUF_BUFG
    SLICE_X0Y118         FDRE                                         r  Audio/SoundTrackSynthesizer/DSharp4/count_reg[10]/C
                         clock pessimism              0.305    15.319    
                         clock uncertainty           -0.035    15.284    
    SLICE_X0Y118         FDRE (Setup_fdre_C_R)       -0.429    14.855    Audio/SoundTrackSynthesizer/DSharp4/count_reg[10]
  -------------------------------------------------------------------
                         required time                         14.855    
                         arrival time                          -9.177    
  -------------------------------------------------------------------
                         slack                                  5.678    

Slack (MET) :             5.678ns  (required time - arrival time)
  Source:                 Audio/SoundTrackSynthesizer/DSharp4/count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Audio/SoundTrackSynthesizer/DSharp4/count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        3.858ns  (logic 0.828ns (21.463%)  route 3.030ns (78.537%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 15.014 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.305ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=344, routed)         1.798     5.319    Audio/SoundTrackSynthesizer/DSharp4/clk100_IBUF_BUFG
    SLICE_X0Y118         FDRE                                         r  Audio/SoundTrackSynthesizer/DSharp4/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y118         FDRE (Prop_fdre_C_Q)         0.456     5.775 r  Audio/SoundTrackSynthesizer/DSharp4/count_reg[9]/Q
                         net (fo=3, routed)           1.037     6.813    Audio/SoundTrackSynthesizer/DSharp4/count_reg[9]
    SLICE_X1Y118         LUT4 (Prop_lut4_I1_O)        0.124     6.937 f  Audio/SoundTrackSynthesizer/DSharp4/count[0]_i_6__6/O
                         net (fo=2, routed)           0.959     7.896    Audio/SoundTrackSynthesizer/DSharp4/count[0]_i_6__6_n_0
    SLICE_X1Y117         LUT5 (Prop_lut5_I2_O)        0.124     8.020 r  Audio/SoundTrackSynthesizer/DSharp4/count[0]_i_4__7/O
                         net (fo=1, routed)           0.406     8.426    Audio/SoundTrackSynthesizer/DSharp4/count[0]_i_4__7_n_0
    SLICE_X1Y118         LUT6 (Prop_lut6_I5_O)        0.124     8.550 r  Audio/SoundTrackSynthesizer/DSharp4/count[0]_i_1__14/O
                         net (fo=18, routed)          0.627     9.177    Audio/SoundTrackSynthesizer/DSharp4/count[0]_i_1__14_n_0
    SLICE_X0Y118         FDRE                                         r  Audio/SoundTrackSynthesizer/DSharp4/count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=344, routed)         1.673    15.014    Audio/SoundTrackSynthesizer/DSharp4/clk100_IBUF_BUFG
    SLICE_X0Y118         FDRE                                         r  Audio/SoundTrackSynthesizer/DSharp4/count_reg[11]/C
                         clock pessimism              0.305    15.319    
                         clock uncertainty           -0.035    15.284    
    SLICE_X0Y118         FDRE (Setup_fdre_C_R)       -0.429    14.855    Audio/SoundTrackSynthesizer/DSharp4/count_reg[11]
  -------------------------------------------------------------------
                         required time                         14.855    
                         arrival time                          -9.177    
  -------------------------------------------------------------------
                         slack                                  5.678    

Slack (MET) :             5.678ns  (required time - arrival time)
  Source:                 Audio/SoundTrackSynthesizer/DSharp4/count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Audio/SoundTrackSynthesizer/DSharp4/count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        3.858ns  (logic 0.828ns (21.463%)  route 3.030ns (78.537%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 15.014 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.305ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=344, routed)         1.798     5.319    Audio/SoundTrackSynthesizer/DSharp4/clk100_IBUF_BUFG
    SLICE_X0Y118         FDRE                                         r  Audio/SoundTrackSynthesizer/DSharp4/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y118         FDRE (Prop_fdre_C_Q)         0.456     5.775 r  Audio/SoundTrackSynthesizer/DSharp4/count_reg[9]/Q
                         net (fo=3, routed)           1.037     6.813    Audio/SoundTrackSynthesizer/DSharp4/count_reg[9]
    SLICE_X1Y118         LUT4 (Prop_lut4_I1_O)        0.124     6.937 f  Audio/SoundTrackSynthesizer/DSharp4/count[0]_i_6__6/O
                         net (fo=2, routed)           0.959     7.896    Audio/SoundTrackSynthesizer/DSharp4/count[0]_i_6__6_n_0
    SLICE_X1Y117         LUT5 (Prop_lut5_I2_O)        0.124     8.020 r  Audio/SoundTrackSynthesizer/DSharp4/count[0]_i_4__7/O
                         net (fo=1, routed)           0.406     8.426    Audio/SoundTrackSynthesizer/DSharp4/count[0]_i_4__7_n_0
    SLICE_X1Y118         LUT6 (Prop_lut6_I5_O)        0.124     8.550 r  Audio/SoundTrackSynthesizer/DSharp4/count[0]_i_1__14/O
                         net (fo=18, routed)          0.627     9.177    Audio/SoundTrackSynthesizer/DSharp4/count[0]_i_1__14_n_0
    SLICE_X0Y118         FDRE                                         r  Audio/SoundTrackSynthesizer/DSharp4/count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=344, routed)         1.673    15.014    Audio/SoundTrackSynthesizer/DSharp4/clk100_IBUF_BUFG
    SLICE_X0Y118         FDRE                                         r  Audio/SoundTrackSynthesizer/DSharp4/count_reg[8]/C
                         clock pessimism              0.305    15.319    
                         clock uncertainty           -0.035    15.284    
    SLICE_X0Y118         FDRE (Setup_fdre_C_R)       -0.429    14.855    Audio/SoundTrackSynthesizer/DSharp4/count_reg[8]
  -------------------------------------------------------------------
                         required time                         14.855    
                         arrival time                          -9.177    
  -------------------------------------------------------------------
                         slack                                  5.678    

Slack (MET) :             5.678ns  (required time - arrival time)
  Source:                 Audio/SoundTrackSynthesizer/DSharp4/count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Audio/SoundTrackSynthesizer/DSharp4/count_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        3.858ns  (logic 0.828ns (21.463%)  route 3.030ns (78.537%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 15.014 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.305ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=344, routed)         1.798     5.319    Audio/SoundTrackSynthesizer/DSharp4/clk100_IBUF_BUFG
    SLICE_X0Y118         FDRE                                         r  Audio/SoundTrackSynthesizer/DSharp4/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y118         FDRE (Prop_fdre_C_Q)         0.456     5.775 r  Audio/SoundTrackSynthesizer/DSharp4/count_reg[9]/Q
                         net (fo=3, routed)           1.037     6.813    Audio/SoundTrackSynthesizer/DSharp4/count_reg[9]
    SLICE_X1Y118         LUT4 (Prop_lut4_I1_O)        0.124     6.937 f  Audio/SoundTrackSynthesizer/DSharp4/count[0]_i_6__6/O
                         net (fo=2, routed)           0.959     7.896    Audio/SoundTrackSynthesizer/DSharp4/count[0]_i_6__6_n_0
    SLICE_X1Y117         LUT5 (Prop_lut5_I2_O)        0.124     8.020 r  Audio/SoundTrackSynthesizer/DSharp4/count[0]_i_4__7/O
                         net (fo=1, routed)           0.406     8.426    Audio/SoundTrackSynthesizer/DSharp4/count[0]_i_4__7_n_0
    SLICE_X1Y118         LUT6 (Prop_lut6_I5_O)        0.124     8.550 r  Audio/SoundTrackSynthesizer/DSharp4/count[0]_i_1__14/O
                         net (fo=18, routed)          0.627     9.177    Audio/SoundTrackSynthesizer/DSharp4/count[0]_i_1__14_n_0
    SLICE_X0Y118         FDRE                                         r  Audio/SoundTrackSynthesizer/DSharp4/count_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=344, routed)         1.673    15.014    Audio/SoundTrackSynthesizer/DSharp4/clk100_IBUF_BUFG
    SLICE_X0Y118         FDRE                                         r  Audio/SoundTrackSynthesizer/DSharp4/count_reg[9]/C
                         clock pessimism              0.305    15.319    
                         clock uncertainty           -0.035    15.284    
    SLICE_X0Y118         FDRE (Setup_fdre_C_R)       -0.429    14.855    Audio/SoundTrackSynthesizer/DSharp4/count_reg[9]
  -------------------------------------------------------------------
                         required time                         14.855    
                         arrival time                          -9.177    
  -------------------------------------------------------------------
                         slack                                  5.678    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 Audio/spiInitClock/counter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Audio/spiInitClock/OutputCLK_reg/D
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.209ns (74.086%)  route 0.073ns (25.914%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=344, routed)         0.642     1.526    Audio/spiInitClock/clk100_IBUF_BUFG
    SLICE_X14Y114        FDRE                                         r  Audio/spiInitClock/counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y114        FDRE (Prop_fdre_C_Q)         0.164     1.690 r  Audio/spiInitClock/counter_reg[22]/Q
                         net (fo=3, routed)           0.073     1.763    Audio/spiInitClock/counter_reg[22]
    SLICE_X15Y114        LUT6 (Prop_lut6_I4_O)        0.045     1.808 r  Audio/spiInitClock/OutputCLK_i_1/O
                         net (fo=1, routed)           0.000     1.808    Audio/spiInitClock/OutputCLK_i_1_n_0
    SLICE_X15Y114        FDRE                                         r  Audio/spiInitClock/OutputCLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=344, routed)         0.915     2.043    Audio/spiInitClock/clk100_IBUF_BUFG
    SLICE_X15Y114        FDRE                                         r  Audio/spiInitClock/OutputCLK_reg/C
                         clock pessimism             -0.504     1.539    
    SLICE_X15Y114        FDRE (Hold_fdre_C_D)         0.091     1.630    Audio/spiInitClock/OutputCLK_reg
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 Audio/SoundTrackSynthesizer/FSharp4/count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Audio/SoundTrackSynthesizer/FSharp4/data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.547%)  route 0.121ns (39.453%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.072ns
    Source Clock Delay      (SCD):    1.555ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=344, routed)         0.671     1.555    Audio/SoundTrackSynthesizer/FSharp4/clk100_IBUF_BUFG
    SLICE_X1Y115         FDRE                                         r  Audio/SoundTrackSynthesizer/FSharp4/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y115         FDRE (Prop_fdre_C_Q)         0.141     1.696 f  Audio/SoundTrackSynthesizer/FSharp4/count_reg[16]/Q
                         net (fo=3, routed)           0.121     1.817    Audio/SoundTrackSynthesizer/FSharp4/count_reg[16]
    SLICE_X0Y115         LUT5 (Prop_lut5_I4_O)        0.045     1.862 r  Audio/SoundTrackSynthesizer/FSharp4/data[1]_i_1__4/O
                         net (fo=1, routed)           0.000     1.862    Audio/SoundTrackSynthesizer/FSharp4/data[1]_i_1__4_n_0
    SLICE_X0Y115         FDRE                                         r  Audio/SoundTrackSynthesizer/FSharp4/data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=344, routed)         0.944     2.072    Audio/SoundTrackSynthesizer/FSharp4/clk100_IBUF_BUFG
    SLICE_X0Y115         FDRE                                         r  Audio/SoundTrackSynthesizer/FSharp4/data_reg[1]/C
                         clock pessimism             -0.504     1.568    
    SLICE_X0Y115         FDRE (Hold_fdre_C_D)         0.091     1.659    Audio/SoundTrackSynthesizer/FSharp4/data_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.659    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 Audio/SoundTrackSynthesizer/G4/count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Audio/SoundTrackSynthesizer/G4/data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.186ns (52.789%)  route 0.166ns (47.211%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=344, routed)         0.638     1.522    Audio/SoundTrackSynthesizer/G4/clk100_IBUF_BUFG
    SLICE_X9Y119         FDRE                                         r  Audio/SoundTrackSynthesizer/G4/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y119         FDRE (Prop_fdre_C_Q)         0.141     1.663 f  Audio/SoundTrackSynthesizer/G4/count_reg[16]/Q
                         net (fo=3, routed)           0.166     1.829    Audio/SoundTrackSynthesizer/G4/count_reg[16]
    SLICE_X8Y118         LUT6 (Prop_lut6_I5_O)        0.045     1.874 r  Audio/SoundTrackSynthesizer/G4/data[1]_i_1__3/O
                         net (fo=1, routed)           0.000     1.874    Audio/SoundTrackSynthesizer/G4/data[1]_i_1__3_n_0
    SLICE_X8Y118         FDRE                                         r  Audio/SoundTrackSynthesizer/G4/data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=344, routed)         0.912     2.040    Audio/SoundTrackSynthesizer/G4/clk100_IBUF_BUFG
    SLICE_X8Y118         FDRE                                         r  Audio/SoundTrackSynthesizer/G4/data_reg[1]/C
                         clock pessimism             -0.503     1.537    
    SLICE_X8Y118         FDRE (Hold_fdre_C_D)         0.121     1.658    Audio/SoundTrackSynthesizer/G4/data_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.658    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 Audio/SoundTrackSynthesizer/F4/count_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Audio/SoundTrackSynthesizer/F4/data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.231ns (65.028%)  route 0.124ns (34.972%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.074ns
    Source Clock Delay      (SCD):    1.556ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=344, routed)         0.672     1.556    Audio/SoundTrackSynthesizer/F4/clk100_IBUF_BUFG
    SLICE_X4Y110         FDRE                                         r  Audio/SoundTrackSynthesizer/F4/count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y110         FDRE (Prop_fdre_C_Q)         0.141     1.697 f  Audio/SoundTrackSynthesizer/F4/count_reg[13]/Q
                         net (fo=4, routed)           0.073     1.770    Audio/SoundTrackSynthesizer/F4/count_reg[13]
    SLICE_X5Y110         LUT5 (Prop_lut5_I4_O)        0.045     1.815 r  Audio/SoundTrackSynthesizer/F4/data[1]_i_3__4/O
                         net (fo=1, routed)           0.051     1.866    Audio/SoundTrackSynthesizer/F4/data[1]_i_3__4_n_0
    SLICE_X5Y110         LUT6 (Prop_lut6_I4_O)        0.045     1.911 r  Audio/SoundTrackSynthesizer/F4/data[1]_i_1__5/O
                         net (fo=1, routed)           0.000     1.911    Audio/SoundTrackSynthesizer/F4/data[1]_i_1__5_n_0
    SLICE_X5Y110         FDRE                                         r  Audio/SoundTrackSynthesizer/F4/data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=344, routed)         0.946     2.074    Audio/SoundTrackSynthesizer/F4/clk100_IBUF_BUFG
    SLICE_X5Y110         FDRE                                         r  Audio/SoundTrackSynthesizer/F4/data_reg[1]/C
                         clock pessimism             -0.505     1.569    
    SLICE_X5Y110         FDRE (Hold_fdre_C_D)         0.091     1.660    Audio/SoundTrackSynthesizer/F4/data_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.660    
                         arrival time                           1.911    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 Audio/SoundTrackSynthesizer/G4/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Audio/SoundTrackSynthesizer/G4/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=344, routed)         0.642     1.526    Audio/SoundTrackSynthesizer/G4/clk100_IBUF_BUFG
    SLICE_X9Y115         FDRE                                         r  Audio/SoundTrackSynthesizer/G4/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y115         FDRE (Prop_fdre_C_Q)         0.141     1.667 r  Audio/SoundTrackSynthesizer/G4/count_reg[3]/Q
                         net (fo=1, routed)           0.108     1.775    Audio/SoundTrackSynthesizer/G4/count_reg_n_0_[3]
    SLICE_X9Y115         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.883 r  Audio/SoundTrackSynthesizer/G4/count_reg[0]_i_2__3/O[3]
                         net (fo=1, routed)           0.000     1.883    Audio/SoundTrackSynthesizer/G4/count_reg[0]_i_2__3_n_4
    SLICE_X9Y115         FDRE                                         r  Audio/SoundTrackSynthesizer/G4/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=344, routed)         0.915     2.043    Audio/SoundTrackSynthesizer/G4/clk100_IBUF_BUFG
    SLICE_X9Y115         FDRE                                         r  Audio/SoundTrackSynthesizer/G4/count_reg[3]/C
                         clock pessimism             -0.517     1.526    
    SLICE_X9Y115         FDRE (Hold_fdre_C_D)         0.105     1.631    Audio/SoundTrackSynthesizer/G4/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 Audio/spiInitClock/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Audio/spiInitClock/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.528ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=344, routed)         0.644     1.528    Audio/spiInitClock/clk100_IBUF_BUFG
    SLICE_X14Y110        FDRE                                         r  Audio/spiInitClock/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y110        FDRE (Prop_fdre_C_Q)         0.164     1.692 r  Audio/spiInitClock/counter_reg[6]/Q
                         net (fo=1, routed)           0.114     1.806    Audio/spiInitClock/counter_reg_n_0_[6]
    SLICE_X14Y110        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.916 r  Audio/spiInitClock/counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.916    Audio/spiInitClock/counter_reg[4]_i_1_n_5
    SLICE_X14Y110        FDRE                                         r  Audio/spiInitClock/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=344, routed)         0.918     2.046    Audio/spiInitClock/clk100_IBUF_BUFG
    SLICE_X14Y110        FDRE                                         r  Audio/spiInitClock/counter_reg[6]/C
                         clock pessimism             -0.518     1.528    
    SLICE_X14Y110        FDRE (Hold_fdre_C_D)         0.134     1.662    Audio/spiInitClock/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.662    
                         arrival time                           1.916    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 Audio/SoundTrackSynthesizer/G4/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Audio/SoundTrackSynthesizer/G4/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=344, routed)         0.641     1.525    Audio/SoundTrackSynthesizer/G4/clk100_IBUF_BUFG
    SLICE_X9Y116         FDRE                                         r  Audio/SoundTrackSynthesizer/G4/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y116         FDRE (Prop_fdre_C_Q)         0.141     1.666 r  Audio/SoundTrackSynthesizer/G4/count_reg[4]/Q
                         net (fo=1, routed)           0.105     1.771    Audio/SoundTrackSynthesizer/G4/count_reg_n_0_[4]
    SLICE_X9Y116         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.886 r  Audio/SoundTrackSynthesizer/G4/count_reg[4]_i_1__3/O[0]
                         net (fo=1, routed)           0.000     1.886    Audio/SoundTrackSynthesizer/G4/count_reg[4]_i_1__3_n_7
    SLICE_X9Y116         FDRE                                         r  Audio/SoundTrackSynthesizer/G4/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=344, routed)         0.914     2.042    Audio/SoundTrackSynthesizer/G4/clk100_IBUF_BUFG
    SLICE_X9Y116         FDRE                                         r  Audio/SoundTrackSynthesizer/G4/count_reg[4]/C
                         clock pessimism             -0.517     1.525    
    SLICE_X9Y116         FDRE (Hold_fdre_C_D)         0.105     1.630    Audio/SoundTrackSynthesizer/G4/count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 Audio/SoundTrackSynthesizer/G4/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Audio/SoundTrackSynthesizer/G4/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=344, routed)         0.642     1.526    Audio/SoundTrackSynthesizer/G4/clk100_IBUF_BUFG
    SLICE_X9Y115         FDRE                                         r  Audio/SoundTrackSynthesizer/G4/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y115         FDRE (Prop_fdre_C_Q)         0.141     1.667 r  Audio/SoundTrackSynthesizer/G4/count_reg[2]/Q
                         net (fo=1, routed)           0.109     1.776    Audio/SoundTrackSynthesizer/G4/count_reg_n_0_[2]
    SLICE_X9Y115         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.887 r  Audio/SoundTrackSynthesizer/G4/count_reg[0]_i_2__3/O[2]
                         net (fo=1, routed)           0.000     1.887    Audio/SoundTrackSynthesizer/G4/count_reg[0]_i_2__3_n_5
    SLICE_X9Y115         FDRE                                         r  Audio/SoundTrackSynthesizer/G4/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=344, routed)         0.915     2.043    Audio/SoundTrackSynthesizer/G4/clk100_IBUF_BUFG
    SLICE_X9Y115         FDRE                                         r  Audio/SoundTrackSynthesizer/G4/count_reg[2]/C
                         clock pessimism             -0.517     1.526    
    SLICE_X9Y115         FDRE (Hold_fdre_C_D)         0.105     1.631    Audio/SoundTrackSynthesizer/G4/count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 Audio/SoundTrackSynthesizer/C4/count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Audio/SoundTrackSynthesizer/C4/data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.209ns (56.927%)  route 0.158ns (43.073%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.065ns
    Source Clock Delay      (SCD):    1.549ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=344, routed)         0.665     1.549    Audio/SoundTrackSynthesizer/C4/clk100_IBUF_BUFG
    SLICE_X6Y120         FDRE                                         r  Audio/SoundTrackSynthesizer/C4/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y120         FDRE (Prop_fdre_C_Q)         0.164     1.713 f  Audio/SoundTrackSynthesizer/C4/count_reg[9]/Q
                         net (fo=3, routed)           0.158     1.871    Audio/SoundTrackSynthesizer/C4/count_reg[9]
    SLICE_X7Y120         LUT6 (Prop_lut6_I4_O)        0.045     1.916 r  Audio/SoundTrackSynthesizer/C4/data[1]_i_1__10/O
                         net (fo=1, routed)           0.000     1.916    Audio/SoundTrackSynthesizer/C4/data[1]_i_1__10_n_0
    SLICE_X7Y120         FDRE                                         r  Audio/SoundTrackSynthesizer/C4/data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=344, routed)         0.937     2.065    Audio/SoundTrackSynthesizer/C4/clk100_IBUF_BUFG
    SLICE_X7Y120         FDRE                                         r  Audio/SoundTrackSynthesizer/C4/data_reg[1]/C
                         clock pessimism             -0.503     1.562    
    SLICE_X7Y120         FDRE (Hold_fdre_C_D)         0.091     1.653    Audio/SoundTrackSynthesizer/C4/data_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.653    
                         arrival time                           1.916    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 Audio/SoundTrackSynthesizer/FSharp4/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Audio/SoundTrackSynthesizer/FSharp4/count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.073ns
    Source Clock Delay      (SCD):    1.555ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=344, routed)         0.671     1.555    Audio/SoundTrackSynthesizer/FSharp4/clk100_IBUF_BUFG
    SLICE_X1Y114         FDRE                                         r  Audio/SoundTrackSynthesizer/FSharp4/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y114         FDRE (Prop_fdre_C_Q)         0.141     1.696 r  Audio/SoundTrackSynthesizer/FSharp4/count_reg[15]/Q
                         net (fo=3, routed)           0.119     1.815    Audio/SoundTrackSynthesizer/FSharp4/count_reg[15]
    SLICE_X1Y114         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.923 r  Audio/SoundTrackSynthesizer/FSharp4/count_reg[12]_i_1__4/O[3]
                         net (fo=1, routed)           0.000     1.923    Audio/SoundTrackSynthesizer/FSharp4/count_reg[12]_i_1__4_n_4
    SLICE_X1Y114         FDRE                                         r  Audio/SoundTrackSynthesizer/FSharp4/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=344, routed)         0.945     2.073    Audio/SoundTrackSynthesizer/FSharp4/clk100_IBUF_BUFG
    SLICE_X1Y114         FDRE                                         r  Audio/SoundTrackSynthesizer/FSharp4/count_reg[15]/C
                         clock pessimism             -0.518     1.555    
    SLICE_X1Y114         FDRE (Hold_fdre_C_D)         0.105     1.660    Audio/SoundTrackSynthesizer/FSharp4/count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.660    
                         arrival time                           1.923    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    clk100_IBUF_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  Audio/audio_clockmanager/cm2/mmcm_adv_inst2/CLKIN1
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X5Y121     Audio/SoundTrackSynthesizer/A3/count_reg[9]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X4Y119     Audio/SoundTrackSynthesizer/A3/data_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X11Y115    Audio/SoundTrackSynthesizer/A4/count_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X6Y107     Audio/SoundTrackSynthesizer/ASharp3/count_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X6Y109     Audio/SoundTrackSynthesizer/ASharp3/count_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X6Y109     Audio/SoundTrackSynthesizer/ASharp3/count_reg[11]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X6Y110     Audio/SoundTrackSynthesizer/ASharp3/count_reg[12]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X6Y110     Audio/SoundTrackSynthesizer/ASharp3/count_reg[13]/C
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  Audio/audio_clockmanager/cm2/mmcm_adv_inst2/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  Audio/audio_clockmanager/cm2/mmcm_adv_inst2/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  Audio/audio_clockmanager/cm2/mmcm_adv_inst2/CLKIN1
Low Pulse Width   Slow    RAMD64E/CLK        n/a            1.250         5.000       3.750      SLICE_X10Y116    Audio/SoundTrack_reg_0_63_3_5/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK        n/a            1.250         5.000       3.750      SLICE_X10Y116    Audio/SoundTrack_reg_0_63_3_5/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK        n/a            1.250         5.000       3.750      SLICE_X10Y116    Audio/SoundTrack_reg_0_63_3_5/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK        n/a            1.250         5.000       3.750      SLICE_X10Y116    Audio/SoundTrack_reg_0_63_3_5/RAMD/CLK
Low Pulse Width   Fast    RAMD64E/CLK        n/a            1.250         5.000       3.750      SLICE_X2Y115     Audio/SoundTrack_reg_0_63_0_2/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK        n/a            1.250         5.000       3.750      SLICE_X2Y115     Audio/SoundTrack_reg_0_63_0_2/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK        n/a            1.250         5.000       3.750      SLICE_X2Y115     Audio/SoundTrack_reg_0_63_0_2/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK        n/a            1.250         5.000       3.750      SLICE_X2Y115     Audio/SoundTrack_reg_0_63_0_2/RAMD/CLK
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  Audio/audio_clockmanager/cm2/mmcm_adv_inst2/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  Audio/audio_clockmanager/cm2/mmcm_adv_inst2/CLKIN1
High Pulse Width  Slow    RAMD64E/CLK        n/a            1.250         5.000       3.750      SLICE_X2Y115     Audio/SoundTrack_reg_0_63_0_2/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK        n/a            1.250         5.000       3.750      SLICE_X2Y115     Audio/SoundTrack_reg_0_63_0_2/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK        n/a            1.250         5.000       3.750      SLICE_X2Y115     Audio/SoundTrack_reg_0_63_0_2/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK        n/a            1.250         5.000       3.750      SLICE_X2Y115     Audio/SoundTrack_reg_0_63_0_2/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK        n/a            1.250         5.000       3.750      SLICE_X2Y115     Audio/SoundTrack_reg_0_63_0_2/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK        n/a            1.250         5.000       3.750      SLICE_X2Y115     Audio/SoundTrack_reg_0_63_0_2/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK        n/a            1.250         5.000       3.750      SLICE_X6Y117     Audio/SoundTrack_reg_128_191_3_5/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK        n/a            1.250         5.000       3.750      SLICE_X6Y117     Audio/SoundTrack_reg_128_191_3_5/RAMD/CLK



---------------------------------------------------------------------------------------------------
From Clock:  I2S_CLK_reloj2_clk_wiz_0_0
  To Clock:  I2S_CLK_reloj2_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       69.145ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       34.931ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             69.145ns  (required time - arrival time)
  Source:                 Audio/audio_clockmanager/cm2/seq_reg1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Destination:            Audio/audio_clockmanager/cm2/clkout1_buf2/CE0
                            (rising edge-triggered cell BUFGCTRL clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Path Group:             I2S_CLK_reloj2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            70.862ns  (I2S_CLK_reloj2_clk_wiz_0_0 rise@70.862ns - I2S_CLK_reloj2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.873ns  (logic 0.456ns (52.220%)  route 0.417ns (47.780%))
  Logic Levels:           0  
  Clock Path Skew:        -0.539ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.250ns = ( 74.112 - 70.862 ) 
    Source Clock Delay      (SCD):    3.883ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.282ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=344, routed)         1.575     5.096    Audio/audio_clockmanager/cm2/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  Audio/audio_clockmanager/cm2/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           1.229     2.992    Audio/audio_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.127     3.119 r  Audio/audio_clockmanager/cm2/clkout1_buf_en2/O
                         net (fo=8, routed)           0.764     3.883    Audio/audio_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0_en_clk
    SLICE_X35Y45         FDRE                                         r  Audio/audio_clockmanager/cm2/seq_reg1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.456     4.339 r  Audio/audio_clockmanager/cm2/seq_reg1_reg[7]/Q
                         net (fo=1, routed)           0.417     4.757    Audio/audio_clockmanager/cm2/seq_reg1[7]
    BUFGCTRL_X0Y2        BUFGCTRL                                     r  Audio/audio_clockmanager/cm2/clkout1_buf2/CE0
  -------------------------------------------------------------------    -------------------

                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                     70.862    70.862 r  
    W5                                                0.000    70.862 r  clk100 (IN)
                         net (fo=0)                   0.000    70.862    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    72.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    74.112    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    74.203 r  clk100_IBUF_BUFG_inst/O
                         net (fo=344, routed)         1.457    75.660    Audio/audio_clockmanager/cm2/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    72.531 r  Audio/audio_clockmanager/cm2/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           1.581    74.112    Audio/audio_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFGCTRL                                     r  Audio/audio_clockmanager/cm2/clkout1_buf2/I0
                         clock pessimism              0.095    74.206    
                         clock uncertainty           -0.145    74.061    
    BUFGCTRL_X0Y2        BUFGCTRL (Setup_bufgctrl_I0_CE0)
                                                     -0.159    73.902    Audio/audio_clockmanager/cm2/clkout1_buf2
  -------------------------------------------------------------------
                         required time                         73.902    
                         arrival time                          -4.757    
  -------------------------------------------------------------------
                         slack                                 69.145    

Slack (MET) :             69.334ns  (required time - arrival time)
  Source:                 Audio/audio_clockmanager/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Destination:            Audio/audio_clockmanager/I2S_CLK_reg/D
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Path Group:             I2S_CLK_reloj2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            70.862ns  (I2S_CLK_reloj2_clk_wiz_0_0 rise@70.862ns - I2S_CLK_reloj2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.412ns  (logic 0.715ns (50.643%)  route 0.697ns (49.357%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 75.648 - 70.862 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.282ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=344, routed)         1.575     5.096    Audio/audio_clockmanager/cm2/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  Audio/audio_clockmanager/cm2/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           1.661     3.425    Audio/audio_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.521 r  Audio/audio_clockmanager/cm2/clkout1_buf2/O
                         net (fo=5, routed)           1.565     5.086    Audio/audio_clockmanager/I2SCLK_x10
    SLICE_X36Y46         FDRE                                         r  Audio/audio_clockmanager/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.419     5.505 r  Audio/audio_clockmanager/counter_reg[1]/Q
                         net (fo=3, routed)           0.697     6.202    Audio/audio_clockmanager/counter[1]
    SLICE_X36Y46         LUT3 (Prop_lut3_I2_O)        0.296     6.498 r  Audio/audio_clockmanager/I2S_CLK_i_1/O
                         net (fo=1, routed)           0.000     6.498    Audio/audio_clockmanager/I2S_CLK_i_1_n_0
    SLICE_X36Y46         FDRE                                         r  Audio/audio_clockmanager/I2S_CLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                     70.862    70.862 r  
    W5                                                0.000    70.862 r  clk100 (IN)
                         net (fo=0)                   0.000    70.862    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    72.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    74.112    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    74.203 r  clk100_IBUF_BUFG_inst/O
                         net (fo=344, routed)         1.457    75.660    Audio/audio_clockmanager/cm2/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    72.531 r  Audio/audio_clockmanager/cm2/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           1.581    74.112    Audio/audio_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    74.203 r  Audio/audio_clockmanager/cm2/clkout1_buf2/O
                         net (fo=5, routed)           1.445    75.648    Audio/audio_clockmanager/I2SCLK_x10
    SLICE_X36Y46         FDRE                                         r  Audio/audio_clockmanager/I2S_CLK_reg/C
                         clock pessimism              0.300    75.948    
                         clock uncertainty           -0.145    75.803    
    SLICE_X36Y46         FDRE (Setup_fdre_C_D)        0.029    75.832    Audio/audio_clockmanager/I2S_CLK_reg
  -------------------------------------------------------------------
                         required time                         75.832    
                         arrival time                          -6.498    
  -------------------------------------------------------------------
                         slack                                 69.334    

Slack (MET) :             69.352ns  (required time - arrival time)
  Source:                 Audio/audio_clockmanager/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Destination:            Audio/audio_clockmanager/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Path Group:             I2S_CLK_reloj2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            70.862ns  (I2S_CLK_reloj2_clk_wiz_0_0 rise@70.862ns - I2S_CLK_reloj2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.440ns  (logic 0.743ns (51.602%)  route 0.697ns (48.398%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 75.648 - 70.862 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.282ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=344, routed)         1.575     5.096    Audio/audio_clockmanager/cm2/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  Audio/audio_clockmanager/cm2/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           1.661     3.425    Audio/audio_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.521 r  Audio/audio_clockmanager/cm2/clkout1_buf2/O
                         net (fo=5, routed)           1.565     5.086    Audio/audio_clockmanager/I2SCLK_x10
    SLICE_X36Y46         FDRE                                         r  Audio/audio_clockmanager/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.419     5.505 r  Audio/audio_clockmanager/counter_reg[1]/Q
                         net (fo=3, routed)           0.697     6.202    Audio/audio_clockmanager/counter[1]
    SLICE_X36Y46         LUT3 (Prop_lut3_I1_O)        0.324     6.526 r  Audio/audio_clockmanager/counter[2]_i_1/O
                         net (fo=1, routed)           0.000     6.526    Audio/audio_clockmanager/counter[2]_i_1_n_0
    SLICE_X36Y46         FDRE                                         r  Audio/audio_clockmanager/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                     70.862    70.862 r  
    W5                                                0.000    70.862 r  clk100 (IN)
                         net (fo=0)                   0.000    70.862    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    72.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    74.112    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    74.203 r  clk100_IBUF_BUFG_inst/O
                         net (fo=344, routed)         1.457    75.660    Audio/audio_clockmanager/cm2/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    72.531 r  Audio/audio_clockmanager/cm2/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           1.581    74.112    Audio/audio_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    74.203 r  Audio/audio_clockmanager/cm2/clkout1_buf2/O
                         net (fo=5, routed)           1.445    75.648    Audio/audio_clockmanager/I2SCLK_x10
    SLICE_X36Y46         FDRE                                         r  Audio/audio_clockmanager/counter_reg[2]/C
                         clock pessimism              0.300    75.948    
                         clock uncertainty           -0.145    75.803    
    SLICE_X36Y46         FDRE (Setup_fdre_C_D)        0.075    75.878    Audio/audio_clockmanager/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         75.878    
                         arrival time                          -6.526    
  -------------------------------------------------------------------
                         slack                                 69.352    

Slack (MET) :             69.359ns  (required time - arrival time)
  Source:                 Audio/audio_clockmanager/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Destination:            Audio/audio_clockmanager/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Path Group:             I2S_CLK_reloj2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            70.862ns  (I2S_CLK_reloj2_clk_wiz_0_0 rise@70.862ns - I2S_CLK_reloj2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.433ns  (logic 0.743ns (51.863%)  route 0.690ns (48.137%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 75.648 - 70.862 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.282ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=344, routed)         1.575     5.096    Audio/audio_clockmanager/cm2/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  Audio/audio_clockmanager/cm2/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           1.661     3.425    Audio/audio_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.521 r  Audio/audio_clockmanager/cm2/clkout1_buf2/O
                         net (fo=5, routed)           1.565     5.086    Audio/audio_clockmanager/I2SCLK_x10
    SLICE_X36Y46         FDRE                                         r  Audio/audio_clockmanager/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.419     5.505 r  Audio/audio_clockmanager/counter_reg[1]/Q
                         net (fo=3, routed)           0.690     6.195    Audio/audio_clockmanager/counter[1]
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.324     6.519 r  Audio/audio_clockmanager/counter[1]_i_1/O
                         net (fo=1, routed)           0.000     6.519    Audio/audio_clockmanager/counter[1]_i_1_n_0
    SLICE_X36Y46         FDRE                                         r  Audio/audio_clockmanager/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                     70.862    70.862 r  
    W5                                                0.000    70.862 r  clk100 (IN)
                         net (fo=0)                   0.000    70.862    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    72.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    74.112    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    74.203 r  clk100_IBUF_BUFG_inst/O
                         net (fo=344, routed)         1.457    75.660    Audio/audio_clockmanager/cm2/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    72.531 r  Audio/audio_clockmanager/cm2/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           1.581    74.112    Audio/audio_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    74.203 r  Audio/audio_clockmanager/cm2/clkout1_buf2/O
                         net (fo=5, routed)           1.445    75.648    Audio/audio_clockmanager/I2SCLK_x10
    SLICE_X36Y46         FDRE                                         r  Audio/audio_clockmanager/counter_reg[1]/C
                         clock pessimism              0.300    75.948    
                         clock uncertainty           -0.145    75.803    
    SLICE_X36Y46         FDRE (Setup_fdre_C_D)        0.075    75.878    Audio/audio_clockmanager/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         75.878    
                         arrival time                          -6.519    
  -------------------------------------------------------------------
                         slack                                 69.359    

Slack (MET) :             69.425ns  (required time - arrival time)
  Source:                 Audio/audio_clockmanager/cm2/seq_reg1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Destination:            Audio/audio_clockmanager/cm2/seq_reg1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Path Group:             I2S_CLK_reloj2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            70.862ns  (I2S_CLK_reloj2_clk_wiz_0_0 rise@70.862ns - I2S_CLK_reloj2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.025ns  (logic 0.419ns (40.865%)  route 0.606ns (59.135%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.626ns = ( 74.488 - 70.862 ) 
    Source Clock Delay      (SCD):    3.883ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.282ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=344, routed)         1.575     5.096    Audio/audio_clockmanager/cm2/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  Audio/audio_clockmanager/cm2/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           1.229     2.992    Audio/audio_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.127     3.119 r  Audio/audio_clockmanager/cm2/clkout1_buf_en2/O
                         net (fo=8, routed)           0.764     3.883    Audio/audio_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0_en_clk
    SLICE_X35Y45         FDRE                                         r  Audio/audio_clockmanager/cm2/seq_reg1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.419     4.302 r  Audio/audio_clockmanager/cm2/seq_reg1_reg[4]/Q
                         net (fo=1, routed)           0.606     4.909    Audio/audio_clockmanager/cm2/seq_reg1[4]
    SLICE_X35Y45         FDRE                                         r  Audio/audio_clockmanager/cm2/seq_reg1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                     70.862    70.862 r  
    W5                                                0.000    70.862 r  clk100 (IN)
                         net (fo=0)                   0.000    70.862    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    72.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    74.112    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    74.203 r  clk100_IBUF_BUFG_inst/O
                         net (fo=344, routed)         1.457    75.660    Audio/audio_clockmanager/cm2/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    72.531 r  Audio/audio_clockmanager/cm2/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           1.152    73.683    Audio/audio_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.081    73.764 r  Audio/audio_clockmanager/cm2/clkout1_buf_en2/O
                         net (fo=8, routed)           0.724    74.488    Audio/audio_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0_en_clk
    SLICE_X35Y45         FDRE                                         r  Audio/audio_clockmanager/cm2/seq_reg1_reg[5]/C
                         clock pessimism              0.258    74.745    
                         clock uncertainty           -0.145    74.600    
    SLICE_X35Y45         FDRE (Setup_fdre_C_D)       -0.266    74.334    Audio/audio_clockmanager/cm2/seq_reg1_reg[5]
  -------------------------------------------------------------------
                         required time                         74.334    
                         arrival time                          -4.909    
  -------------------------------------------------------------------
                         slack                                 69.425    

Slack (MET) :             69.496ns  (required time - arrival time)
  Source:                 Audio/audio_clockmanager/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Destination:            Audio/audio_clockmanager/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Path Group:             I2S_CLK_reloj2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            70.862ns  (I2S_CLK_reloj2_clk_wiz_0_0 rise@70.862ns - I2S_CLK_reloj2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.252ns  (logic 0.580ns (46.336%)  route 0.672ns (53.664%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 75.648 - 70.862 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.282ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=344, routed)         1.575     5.096    Audio/audio_clockmanager/cm2/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  Audio/audio_clockmanager/cm2/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           1.661     3.425    Audio/audio_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.521 r  Audio/audio_clockmanager/cm2/clkout1_buf2/O
                         net (fo=5, routed)           1.565     5.086    Audio/audio_clockmanager/I2SCLK_x10
    SLICE_X36Y46         FDRE                                         r  Audio/audio_clockmanager/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.542 f  Audio/audio_clockmanager/counter_reg[0]/Q
                         net (fo=4, routed)           0.672     6.214    Audio/audio_clockmanager/counter[0]
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.124     6.338 r  Audio/audio_clockmanager/counter[0]_i_1/O
                         net (fo=1, routed)           0.000     6.338    Audio/audio_clockmanager/counter[0]_i_1_n_0
    SLICE_X36Y46         FDRE                                         r  Audio/audio_clockmanager/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                     70.862    70.862 r  
    W5                                                0.000    70.862 r  clk100 (IN)
                         net (fo=0)                   0.000    70.862    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    72.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    74.112    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    74.203 r  clk100_IBUF_BUFG_inst/O
                         net (fo=344, routed)         1.457    75.660    Audio/audio_clockmanager/cm2/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    72.531 r  Audio/audio_clockmanager/cm2/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           1.581    74.112    Audio/audio_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    74.203 r  Audio/audio_clockmanager/cm2/clkout1_buf2/O
                         net (fo=5, routed)           1.445    75.648    Audio/audio_clockmanager/I2SCLK_x10
    SLICE_X36Y46         FDRE                                         r  Audio/audio_clockmanager/counter_reg[0]/C
                         clock pessimism              0.300    75.948    
                         clock uncertainty           -0.145    75.803    
    SLICE_X36Y46         FDRE (Setup_fdre_C_D)        0.031    75.834    Audio/audio_clockmanager/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         75.834    
                         arrival time                          -6.338    
  -------------------------------------------------------------------
                         slack                                 69.496    

Slack (MET) :             69.546ns  (required time - arrival time)
  Source:                 Audio/audio_clockmanager/cm2/seq_reg1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Destination:            Audio/audio_clockmanager/cm2/seq_reg1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Path Group:             I2S_CLK_reloj2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            70.862ns  (I2S_CLK_reloj2_clk_wiz_0_0 rise@70.862ns - I2S_CLK_reloj2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.905ns  (logic 0.419ns (46.286%)  route 0.486ns (53.714%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.626ns = ( 74.488 - 70.862 ) 
    Source Clock Delay      (SCD):    3.883ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.282ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=344, routed)         1.575     5.096    Audio/audio_clockmanager/cm2/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  Audio/audio_clockmanager/cm2/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           1.229     2.992    Audio/audio_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.127     3.119 r  Audio/audio_clockmanager/cm2/clkout1_buf_en2/O
                         net (fo=8, routed)           0.764     3.883    Audio/audio_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0_en_clk
    SLICE_X35Y45         FDRE                                         r  Audio/audio_clockmanager/cm2/seq_reg1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.419     4.302 r  Audio/audio_clockmanager/cm2/seq_reg1_reg[2]/Q
                         net (fo=1, routed)           0.486     4.789    Audio/audio_clockmanager/cm2/seq_reg1[2]
    SLICE_X35Y45         FDRE                                         r  Audio/audio_clockmanager/cm2/seq_reg1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                     70.862    70.862 r  
    W5                                                0.000    70.862 r  clk100 (IN)
                         net (fo=0)                   0.000    70.862    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    72.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    74.112    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    74.203 r  clk100_IBUF_BUFG_inst/O
                         net (fo=344, routed)         1.457    75.660    Audio/audio_clockmanager/cm2/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    72.531 r  Audio/audio_clockmanager/cm2/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           1.152    73.683    Audio/audio_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.081    73.764 r  Audio/audio_clockmanager/cm2/clkout1_buf_en2/O
                         net (fo=8, routed)           0.724    74.488    Audio/audio_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0_en_clk
    SLICE_X35Y45         FDRE                                         r  Audio/audio_clockmanager/cm2/seq_reg1_reg[3]/C
                         clock pessimism              0.258    74.745    
                         clock uncertainty           -0.145    74.600    
    SLICE_X35Y45         FDRE (Setup_fdre_C_D)       -0.265    74.335    Audio/audio_clockmanager/cm2/seq_reg1_reg[3]
  -------------------------------------------------------------------
                         required time                         74.335    
                         arrival time                          -4.789    
  -------------------------------------------------------------------
                         slack                                 69.546    

Slack (MET) :             69.580ns  (required time - arrival time)
  Source:                 Audio/audio_clockmanager/cm2/seq_reg1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Destination:            Audio/audio_clockmanager/cm2/seq_reg1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Path Group:             I2S_CLK_reloj2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            70.862ns  (I2S_CLK_reloj2_clk_wiz_0_0 rise@70.862ns - I2S_CLK_reloj2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.097ns  (logic 0.456ns (41.577%)  route 0.641ns (58.423%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.626ns = ( 74.488 - 70.862 ) 
    Source Clock Delay      (SCD):    3.883ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.282ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=344, routed)         1.575     5.096    Audio/audio_clockmanager/cm2/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  Audio/audio_clockmanager/cm2/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           1.229     2.992    Audio/audio_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.127     3.119 r  Audio/audio_clockmanager/cm2/clkout1_buf_en2/O
                         net (fo=8, routed)           0.764     3.883    Audio/audio_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0_en_clk
    SLICE_X35Y45         FDRE                                         r  Audio/audio_clockmanager/cm2/seq_reg1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.456     4.339 r  Audio/audio_clockmanager/cm2/seq_reg1_reg[5]/Q
                         net (fo=1, routed)           0.641     4.980    Audio/audio_clockmanager/cm2/seq_reg1[5]
    SLICE_X35Y45         FDRE                                         r  Audio/audio_clockmanager/cm2/seq_reg1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                     70.862    70.862 r  
    W5                                                0.000    70.862 r  clk100 (IN)
                         net (fo=0)                   0.000    70.862    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    72.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    74.112    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    74.203 r  clk100_IBUF_BUFG_inst/O
                         net (fo=344, routed)         1.457    75.660    Audio/audio_clockmanager/cm2/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    72.531 r  Audio/audio_clockmanager/cm2/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           1.152    73.683    Audio/audio_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.081    73.764 r  Audio/audio_clockmanager/cm2/clkout1_buf_en2/O
                         net (fo=8, routed)           0.724    74.488    Audio/audio_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0_en_clk
    SLICE_X35Y45         FDRE                                         r  Audio/audio_clockmanager/cm2/seq_reg1_reg[6]/C
                         clock pessimism              0.258    74.745    
                         clock uncertainty           -0.145    74.600    
    SLICE_X35Y45         FDRE (Setup_fdre_C_D)       -0.040    74.560    Audio/audio_clockmanager/cm2/seq_reg1_reg[6]
  -------------------------------------------------------------------
                         required time                         74.560    
                         arrival time                          -4.980    
  -------------------------------------------------------------------
                         slack                                 69.580    

Slack (MET) :             69.582ns  (required time - arrival time)
  Source:                 Audio/audio_clockmanager/cm2/seq_reg1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Destination:            Audio/audio_clockmanager/cm2/seq_reg1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Path Group:             I2S_CLK_reloj2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            70.862ns  (I2S_CLK_reloj2_clk_wiz_0_0 rise@70.862ns - I2S_CLK_reloj2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.092ns  (logic 0.456ns (41.768%)  route 0.636ns (58.232%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.626ns = ( 74.488 - 70.862 ) 
    Source Clock Delay      (SCD):    3.883ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.282ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=344, routed)         1.575     5.096    Audio/audio_clockmanager/cm2/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  Audio/audio_clockmanager/cm2/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           1.229     2.992    Audio/audio_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.127     3.119 r  Audio/audio_clockmanager/cm2/clkout1_buf_en2/O
                         net (fo=8, routed)           0.764     3.883    Audio/audio_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0_en_clk
    SLICE_X35Y45         FDRE                                         r  Audio/audio_clockmanager/cm2/seq_reg1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.456     4.339 r  Audio/audio_clockmanager/cm2/seq_reg1_reg[3]/Q
                         net (fo=1, routed)           0.636     4.975    Audio/audio_clockmanager/cm2/seq_reg1[3]
    SLICE_X35Y45         FDRE                                         r  Audio/audio_clockmanager/cm2/seq_reg1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                     70.862    70.862 r  
    W5                                                0.000    70.862 r  clk100 (IN)
                         net (fo=0)                   0.000    70.862    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    72.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    74.112    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    74.203 r  clk100_IBUF_BUFG_inst/O
                         net (fo=344, routed)         1.457    75.660    Audio/audio_clockmanager/cm2/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    72.531 r  Audio/audio_clockmanager/cm2/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           1.152    73.683    Audio/audio_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.081    73.764 r  Audio/audio_clockmanager/cm2/clkout1_buf_en2/O
                         net (fo=8, routed)           0.724    74.488    Audio/audio_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0_en_clk
    SLICE_X35Y45         FDRE                                         r  Audio/audio_clockmanager/cm2/seq_reg1_reg[4]/C
                         clock pessimism              0.258    74.745    
                         clock uncertainty           -0.145    74.600    
    SLICE_X35Y45         FDRE (Setup_fdre_C_D)       -0.043    74.557    Audio/audio_clockmanager/cm2/seq_reg1_reg[4]
  -------------------------------------------------------------------
                         required time                         74.557    
                         arrival time                          -4.975    
  -------------------------------------------------------------------
                         slack                                 69.582    

Slack (MET) :             69.678ns  (required time - arrival time)
  Source:                 Audio/audio_clockmanager/cm2/seq_reg1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Destination:            Audio/audio_clockmanager/cm2/seq_reg1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Path Group:             I2S_CLK_reloj2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            70.862ns  (I2S_CLK_reloj2_clk_wiz_0_0 rise@70.862ns - I2S_CLK_reloj2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.801ns  (logic 0.419ns (52.283%)  route 0.382ns (47.717%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.626ns = ( 74.488 - 70.862 ) 
    Source Clock Delay      (SCD):    3.883ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.282ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=344, routed)         1.575     5.096    Audio/audio_clockmanager/cm2/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  Audio/audio_clockmanager/cm2/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           1.229     2.992    Audio/audio_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.127     3.119 r  Audio/audio_clockmanager/cm2/clkout1_buf_en2/O
                         net (fo=8, routed)           0.764     3.883    Audio/audio_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0_en_clk
    SLICE_X35Y45         FDRE                                         r  Audio/audio_clockmanager/cm2/seq_reg1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.419     4.302 r  Audio/audio_clockmanager/cm2/seq_reg1_reg[1]/Q
                         net (fo=1, routed)           0.382     4.685    Audio/audio_clockmanager/cm2/seq_reg1[1]
    SLICE_X35Y45         FDRE                                         r  Audio/audio_clockmanager/cm2/seq_reg1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                     70.862    70.862 r  
    W5                                                0.000    70.862 r  clk100 (IN)
                         net (fo=0)                   0.000    70.862    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    72.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    74.112    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    74.203 r  clk100_IBUF_BUFG_inst/O
                         net (fo=344, routed)         1.457    75.660    Audio/audio_clockmanager/cm2/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    72.531 r  Audio/audio_clockmanager/cm2/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           1.152    73.683    Audio/audio_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.081    73.764 r  Audio/audio_clockmanager/cm2/clkout1_buf_en2/O
                         net (fo=8, routed)           0.724    74.488    Audio/audio_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0_en_clk
    SLICE_X35Y45         FDRE                                         r  Audio/audio_clockmanager/cm2/seq_reg1_reg[2]/C
                         clock pessimism              0.258    74.745    
                         clock uncertainty           -0.145    74.600    
    SLICE_X35Y45         FDRE (Setup_fdre_C_D)       -0.237    74.363    Audio/audio_clockmanager/cm2/seq_reg1_reg[2]
  -------------------------------------------------------------------
                         required time                         74.363    
                         arrival time                          -4.685    
  -------------------------------------------------------------------
                         slack                                 69.678    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 Audio/audio_clockmanager/cm2/seq_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Destination:            Audio/audio_clockmanager/cm2/seq_reg1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Path Group:             I2S_CLK_reloj2_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I2S_CLK_reloj2_clk_wiz_0_0 rise@0.000ns - I2S_CLK_reloj2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.516ns
    Source Clock Delay      (SCD):    1.030ns
    Clock Pessimism Removal (CPR):    0.487ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=344, routed)         0.549     1.432    Audio/audio_clockmanager/cm2/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  Audio/audio_clockmanager/cm2/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           0.366     0.738    Audio/audio_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.020     0.758 r  Audio/audio_clockmanager/cm2/clkout1_buf_en2/O
                         net (fo=8, routed)           0.272     1.030    Audio/audio_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0_en_clk
    SLICE_X35Y45         FDRE                                         r  Audio/audio_clockmanager/cm2/seq_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.141     1.171 r  Audio/audio_clockmanager/cm2/seq_reg1_reg[0]/Q
                         net (fo=1, routed)           0.056     1.227    Audio/audio_clockmanager/cm2/seq_reg1[0]
    SLICE_X35Y45         FDRE                                         r  Audio/audio_clockmanager/cm2/seq_reg1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=344, routed)         0.817     1.944    Audio/audio_clockmanager/cm2/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  Audio/audio_clockmanager/cm2/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           0.407     0.976    Audio/audio_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.043     1.019 r  Audio/audio_clockmanager/cm2/clkout1_buf_en2/O
                         net (fo=8, routed)           0.497     1.516    Audio/audio_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0_en_clk
    SLICE_X35Y45         FDRE                                         r  Audio/audio_clockmanager/cm2/seq_reg1_reg[1]/C
                         clock pessimism             -0.487     1.030    
    SLICE_X35Y45         FDRE (Hold_fdre_C_D)         0.075     1.105    Audio/audio_clockmanager/cm2/seq_reg1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.105    
                         arrival time                           1.227    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 Audio/audio_clockmanager/cm2/seq_reg1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Destination:            Audio/audio_clockmanager/cm2/seq_reg1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Path Group:             I2S_CLK_reloj2_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I2S_CLK_reloj2_clk_wiz_0_0 rise@0.000ns - I2S_CLK_reloj2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (69.867%)  route 0.055ns (30.133%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.516ns
    Source Clock Delay      (SCD):    1.030ns
    Clock Pessimism Removal (CPR):    0.487ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=344, routed)         0.549     1.432    Audio/audio_clockmanager/cm2/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  Audio/audio_clockmanager/cm2/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           0.366     0.738    Audio/audio_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.020     0.758 r  Audio/audio_clockmanager/cm2/clkout1_buf_en2/O
                         net (fo=8, routed)           0.272     1.030    Audio/audio_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0_en_clk
    SLICE_X35Y45         FDRE                                         r  Audio/audio_clockmanager/cm2/seq_reg1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.128     1.158 r  Audio/audio_clockmanager/cm2/seq_reg1_reg[6]/Q
                         net (fo=1, routed)           0.055     1.213    Audio/audio_clockmanager/cm2/seq_reg1[6]
    SLICE_X35Y45         FDRE                                         r  Audio/audio_clockmanager/cm2/seq_reg1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=344, routed)         0.817     1.944    Audio/audio_clockmanager/cm2/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  Audio/audio_clockmanager/cm2/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           0.407     0.976    Audio/audio_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.043     1.019 r  Audio/audio_clockmanager/cm2/clkout1_buf_en2/O
                         net (fo=8, routed)           0.497     1.516    Audio/audio_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0_en_clk
    SLICE_X35Y45         FDRE                                         r  Audio/audio_clockmanager/cm2/seq_reg1_reg[7]/C
                         clock pessimism             -0.487     1.030    
    SLICE_X35Y45         FDRE (Hold_fdre_C_D)        -0.006     1.024    Audio/audio_clockmanager/cm2/seq_reg1_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.024    
                         arrival time                           1.213    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 Audio/audio_clockmanager/cm2/seq_reg1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Destination:            Audio/audio_clockmanager/cm2/seq_reg1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Path Group:             I2S_CLK_reloj2_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I2S_CLK_reloj2_clk_wiz_0_0 rise@0.000ns - I2S_CLK_reloj2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.516ns
    Source Clock Delay      (SCD):    1.030ns
    Clock Pessimism Removal (CPR):    0.487ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=344, routed)         0.549     1.432    Audio/audio_clockmanager/cm2/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  Audio/audio_clockmanager/cm2/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           0.366     0.738    Audio/audio_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.020     0.758 r  Audio/audio_clockmanager/cm2/clkout1_buf_en2/O
                         net (fo=8, routed)           0.272     1.030    Audio/audio_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0_en_clk
    SLICE_X35Y45         FDRE                                         r  Audio/audio_clockmanager/cm2/seq_reg1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.128     1.158 r  Audio/audio_clockmanager/cm2/seq_reg1_reg[1]/Q
                         net (fo=1, routed)           0.119     1.277    Audio/audio_clockmanager/cm2/seq_reg1[1]
    SLICE_X35Y45         FDRE                                         r  Audio/audio_clockmanager/cm2/seq_reg1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=344, routed)         0.817     1.944    Audio/audio_clockmanager/cm2/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  Audio/audio_clockmanager/cm2/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           0.407     0.976    Audio/audio_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.043     1.019 r  Audio/audio_clockmanager/cm2/clkout1_buf_en2/O
                         net (fo=8, routed)           0.497     1.516    Audio/audio_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0_en_clk
    SLICE_X35Y45         FDRE                                         r  Audio/audio_clockmanager/cm2/seq_reg1_reg[2]/C
                         clock pessimism             -0.487     1.030    
    SLICE_X35Y45         FDRE (Hold_fdre_C_D)         0.017     1.047    Audio/audio_clockmanager/cm2/seq_reg1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.047    
                         arrival time                           1.277    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 Audio/audio_clockmanager/cm2/seq_reg1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Destination:            Audio/audio_clockmanager/cm2/clkout1_buf2/CE0
                            (rising edge-triggered cell BUFGCTRL clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Path Group:             I2S_CLK_reloj2_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I2S_CLK_reloj2_clk_wiz_0_0 rise@0.000ns - I2S_CLK_reloj2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.141ns (46.809%)  route 0.160ns (53.191%))
  Logic Levels:           0  
  Clock Path Skew:        -0.128ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.099ns
    Source Clock Delay      (SCD):    1.030ns
    Clock Pessimism Removal (CPR):    0.198ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=344, routed)         0.549     1.432    Audio/audio_clockmanager/cm2/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  Audio/audio_clockmanager/cm2/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           0.366     0.738    Audio/audio_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.020     0.758 r  Audio/audio_clockmanager/cm2/clkout1_buf_en2/O
                         net (fo=8, routed)           0.272     1.030    Audio/audio_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0_en_clk
    SLICE_X35Y45         FDRE                                         r  Audio/audio_clockmanager/cm2/seq_reg1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.141     1.171 r  Audio/audio_clockmanager/cm2/seq_reg1_reg[7]/Q
                         net (fo=1, routed)           0.160     1.331    Audio/audio_clockmanager/cm2/seq_reg1[7]
    BUFGCTRL_X0Y2        BUFGCTRL                                     r  Audio/audio_clockmanager/cm2/clkout1_buf2/CE0
  -------------------------------------------------------------------    -------------------

                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=344, routed)         0.817     1.944    Audio/audio_clockmanager/cm2/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  Audio/audio_clockmanager/cm2/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           0.530     1.099    Audio/audio_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFGCTRL                                     r  Audio/audio_clockmanager/cm2/clkout1_buf2/I0
                         clock pessimism             -0.198     0.901    
    BUFGCTRL_X0Y2        BUFGCTRL (Hold_bufgctrl_I0_CE0)
                                                      0.159     1.060    Audio/audio_clockmanager/cm2/clkout1_buf2
  -------------------------------------------------------------------
                         required time                         -1.060    
                         arrival time                           1.331    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 Audio/audio_clockmanager/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Destination:            Audio/audio_clockmanager/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Path Group:             I2S_CLK_reloj2_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I2S_CLK_reloj2_clk_wiz_0_0 rise@0.000ns - I2S_CLK_reloj2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.230ns (58.916%)  route 0.160ns (41.084%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=344, routed)         0.549     1.432    Audio/audio_clockmanager/cm2/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  Audio/audio_clockmanager/cm2/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           0.486     0.858    Audio/audio_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.884 r  Audio/audio_clockmanager/cm2/clkout1_buf2/O
                         net (fo=5, routed)           0.563     1.446    Audio/audio_clockmanager/I2SCLK_x10
    SLICE_X36Y46         FDRE                                         r  Audio/audio_clockmanager/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.128     1.574 r  Audio/audio_clockmanager/counter_reg[2]/Q
                         net (fo=2, routed)           0.160     1.735    Audio/audio_clockmanager/counter[2]
    SLICE_X36Y46         LUT3 (Prop_lut3_I2_O)        0.102     1.837 r  Audio/audio_clockmanager/counter[2]_i_1/O
                         net (fo=1, routed)           0.000     1.837    Audio/audio_clockmanager/counter[2]_i_1_n_0
    SLICE_X36Y46         FDRE                                         r  Audio/audio_clockmanager/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=344, routed)         0.817     1.944    Audio/audio_clockmanager/cm2/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  Audio/audio_clockmanager/cm2/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           0.530     1.099    Audio/audio_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.128 r  Audio/audio_clockmanager/cm2/clkout1_buf2/O
                         net (fo=5, routed)           0.832     1.959    Audio/audio_clockmanager/I2SCLK_x10
    SLICE_X36Y46         FDRE                                         r  Audio/audio_clockmanager/counter_reg[2]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X36Y46         FDRE (Hold_fdre_C_D)         0.107     1.553    Audio/audio_clockmanager/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 Audio/audio_clockmanager/cm2/seq_reg1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Destination:            Audio/audio_clockmanager/cm2/seq_reg1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Path Group:             I2S_CLK_reloj2_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I2S_CLK_reloj2_clk_wiz_0_0 rise@0.000ns - I2S_CLK_reloj2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.141ns (37.827%)  route 0.232ns (62.173%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.516ns
    Source Clock Delay      (SCD):    1.030ns
    Clock Pessimism Removal (CPR):    0.487ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=344, routed)         0.549     1.432    Audio/audio_clockmanager/cm2/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  Audio/audio_clockmanager/cm2/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           0.366     0.738    Audio/audio_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.020     0.758 r  Audio/audio_clockmanager/cm2/clkout1_buf_en2/O
                         net (fo=8, routed)           0.272     1.030    Audio/audio_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0_en_clk
    SLICE_X35Y45         FDRE                                         r  Audio/audio_clockmanager/cm2/seq_reg1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.141     1.171 r  Audio/audio_clockmanager/cm2/seq_reg1_reg[5]/Q
                         net (fo=1, routed)           0.232     1.402    Audio/audio_clockmanager/cm2/seq_reg1[5]
    SLICE_X35Y45         FDRE                                         r  Audio/audio_clockmanager/cm2/seq_reg1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=344, routed)         0.817     1.944    Audio/audio_clockmanager/cm2/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  Audio/audio_clockmanager/cm2/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           0.407     0.976    Audio/audio_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.043     1.019 r  Audio/audio_clockmanager/cm2/clkout1_buf_en2/O
                         net (fo=8, routed)           0.497     1.516    Audio/audio_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0_en_clk
    SLICE_X35Y45         FDRE                                         r  Audio/audio_clockmanager/cm2/seq_reg1_reg[6]/C
                         clock pessimism             -0.487     1.030    
    SLICE_X35Y45         FDRE (Hold_fdre_C_D)         0.078     1.108    Audio/audio_clockmanager/cm2/seq_reg1_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.108    
                         arrival time                           1.402    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.296ns  (arrival time - required time)
  Source:                 Audio/audio_clockmanager/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Destination:            Audio/audio_clockmanager/I2S_CLK_reg/D
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Path Group:             I2S_CLK_reloj2_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I2S_CLK_reloj2_clk_wiz_0_0 rise@0.000ns - I2S_CLK_reloj2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.227ns (58.598%)  route 0.160ns (41.402%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=344, routed)         0.549     1.432    Audio/audio_clockmanager/cm2/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  Audio/audio_clockmanager/cm2/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           0.486     0.858    Audio/audio_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.884 r  Audio/audio_clockmanager/cm2/clkout1_buf2/O
                         net (fo=5, routed)           0.563     1.446    Audio/audio_clockmanager/I2SCLK_x10
    SLICE_X36Y46         FDRE                                         r  Audio/audio_clockmanager/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.128     1.574 r  Audio/audio_clockmanager/counter_reg[2]/Q
                         net (fo=2, routed)           0.160     1.735    Audio/audio_clockmanager/counter[2]
    SLICE_X36Y46         LUT3 (Prop_lut3_I0_O)        0.099     1.834 r  Audio/audio_clockmanager/I2S_CLK_i_1/O
                         net (fo=1, routed)           0.000     1.834    Audio/audio_clockmanager/I2S_CLK_i_1_n_0
    SLICE_X36Y46         FDRE                                         r  Audio/audio_clockmanager/I2S_CLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=344, routed)         0.817     1.944    Audio/audio_clockmanager/cm2/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  Audio/audio_clockmanager/cm2/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           0.530     1.099    Audio/audio_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.128 r  Audio/audio_clockmanager/cm2/clkout1_buf2/O
                         net (fo=5, routed)           0.832     1.959    Audio/audio_clockmanager/I2SCLK_x10
    SLICE_X36Y46         FDRE                                         r  Audio/audio_clockmanager/I2S_CLK_reg/C
                         clock pessimism             -0.513     1.446    
    SLICE_X36Y46         FDRE (Hold_fdre_C_D)         0.091     1.537    Audio/audio_clockmanager/I2S_CLK_reg
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 Audio/audio_clockmanager/cm2/seq_reg1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Destination:            Audio/audio_clockmanager/cm2/seq_reg1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Path Group:             I2S_CLK_reloj2_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I2S_CLK_reloj2_clk_wiz_0_0 rise@0.000ns - I2S_CLK_reloj2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.141ns (37.827%)  route 0.232ns (62.173%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.516ns
    Source Clock Delay      (SCD):    1.030ns
    Clock Pessimism Removal (CPR):    0.487ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=344, routed)         0.549     1.432    Audio/audio_clockmanager/cm2/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  Audio/audio_clockmanager/cm2/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           0.366     0.738    Audio/audio_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.020     0.758 r  Audio/audio_clockmanager/cm2/clkout1_buf_en2/O
                         net (fo=8, routed)           0.272     1.030    Audio/audio_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0_en_clk
    SLICE_X35Y45         FDRE                                         r  Audio/audio_clockmanager/cm2/seq_reg1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.141     1.171 r  Audio/audio_clockmanager/cm2/seq_reg1_reg[3]/Q
                         net (fo=1, routed)           0.232     1.402    Audio/audio_clockmanager/cm2/seq_reg1[3]
    SLICE_X35Y45         FDRE                                         r  Audio/audio_clockmanager/cm2/seq_reg1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=344, routed)         0.817     1.944    Audio/audio_clockmanager/cm2/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  Audio/audio_clockmanager/cm2/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           0.407     0.976    Audio/audio_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.043     1.019 r  Audio/audio_clockmanager/cm2/clkout1_buf_en2/O
                         net (fo=8, routed)           0.497     1.516    Audio/audio_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0_en_clk
    SLICE_X35Y45         FDRE                                         r  Audio/audio_clockmanager/cm2/seq_reg1_reg[4]/C
                         clock pessimism             -0.487     1.030    
    SLICE_X35Y45         FDRE (Hold_fdre_C_D)         0.076     1.106    Audio/audio_clockmanager/cm2/seq_reg1_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.106    
                         arrival time                           1.402    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 Audio/audio_clockmanager/cm2/seq_reg1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Destination:            Audio/audio_clockmanager/cm2/seq_reg1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Path Group:             I2S_CLK_reloj2_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I2S_CLK_reloj2_clk_wiz_0_0 rise@0.000ns - I2S_CLK_reloj2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.128ns (42.919%)  route 0.170ns (57.081%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.516ns
    Source Clock Delay      (SCD):    1.030ns
    Clock Pessimism Removal (CPR):    0.487ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=344, routed)         0.549     1.432    Audio/audio_clockmanager/cm2/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  Audio/audio_clockmanager/cm2/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           0.366     0.738    Audio/audio_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.020     0.758 r  Audio/audio_clockmanager/cm2/clkout1_buf_en2/O
                         net (fo=8, routed)           0.272     1.030    Audio/audio_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0_en_clk
    SLICE_X35Y45         FDRE                                         r  Audio/audio_clockmanager/cm2/seq_reg1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.128     1.158 r  Audio/audio_clockmanager/cm2/seq_reg1_reg[2]/Q
                         net (fo=1, routed)           0.170     1.328    Audio/audio_clockmanager/cm2/seq_reg1[2]
    SLICE_X35Y45         FDRE                                         r  Audio/audio_clockmanager/cm2/seq_reg1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=344, routed)         0.817     1.944    Audio/audio_clockmanager/cm2/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  Audio/audio_clockmanager/cm2/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           0.407     0.976    Audio/audio_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.043     1.019 r  Audio/audio_clockmanager/cm2/clkout1_buf_en2/O
                         net (fo=8, routed)           0.497     1.516    Audio/audio_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0_en_clk
    SLICE_X35Y45         FDRE                                         r  Audio/audio_clockmanager/cm2/seq_reg1_reg[3]/C
                         clock pessimism             -0.487     1.030    
    SLICE_X35Y45         FDRE (Hold_fdre_C_D)        -0.006     1.024    Audio/audio_clockmanager/cm2/seq_reg1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.024    
                         arrival time                           1.328    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 Audio/audio_clockmanager/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Destination:            Audio/audio_clockmanager/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Path Group:             I2S_CLK_reloj2_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I2S_CLK_reloj2_clk_wiz_0_0 rise@0.000ns - I2S_CLK_reloj2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.184ns (43.838%)  route 0.236ns (56.162%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=344, routed)         0.549     1.432    Audio/audio_clockmanager/cm2/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  Audio/audio_clockmanager/cm2/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           0.486     0.858    Audio/audio_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.884 r  Audio/audio_clockmanager/cm2/clkout1_buf2/O
                         net (fo=5, routed)           0.563     1.446    Audio/audio_clockmanager/I2SCLK_x10
    SLICE_X36Y46         FDRE                                         r  Audio/audio_clockmanager/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  Audio/audio_clockmanager/counter_reg[0]/Q
                         net (fo=4, routed)           0.236     1.823    Audio/audio_clockmanager/counter[0]
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.043     1.866 r  Audio/audio_clockmanager/counter[1]_i_1/O
                         net (fo=1, routed)           0.000     1.866    Audio/audio_clockmanager/counter[1]_i_1_n_0
    SLICE_X36Y46         FDRE                                         r  Audio/audio_clockmanager/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=344, routed)         0.817     1.944    Audio/audio_clockmanager/cm2/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  Audio/audio_clockmanager/cm2/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           0.530     1.099    Audio/audio_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.128 r  Audio/audio_clockmanager/cm2/clkout1_buf2/O
                         net (fo=5, routed)           0.832     1.959    Audio/audio_clockmanager/I2SCLK_x10
    SLICE_X36Y46         FDRE                                         r  Audio/audio_clockmanager/counter_reg[1]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X36Y46         FDRE (Hold_fdre_C_D)         0.107     1.553    Audio/audio_clockmanager/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.313    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         I2S_CLK_reloj2_clk_wiz_0_0
Waveform(ns):       { 0.000 35.431 }
Period(ns):         70.862
Sources:            { Audio/audio_clockmanager/cm2/mmcm_adv_inst2/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFGCTRL/I0         n/a            2.155         70.862      68.706     BUFGCTRL_X0Y2    Audio/audio_clockmanager/cm2/clkout1_buf2/I0
Min Period        n/a     BUFH/I              n/a            2.155         70.862      68.706     BUFHCE_X0Y0      Audio/audio_clockmanager/cm2/clkout1_buf_en2/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         70.862      69.613     MMCME2_ADV_X1Y0  Audio/audio_clockmanager/cm2/mmcm_adv_inst2/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         70.862      69.862     SLICE_X35Y45     Audio/audio_clockmanager/cm2/seq_reg1_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         70.862      69.862     SLICE_X35Y45     Audio/audio_clockmanager/cm2/seq_reg1_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         70.862      69.862     SLICE_X35Y45     Audio/audio_clockmanager/cm2/seq_reg1_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         70.862      69.862     SLICE_X35Y45     Audio/audio_clockmanager/cm2/seq_reg1_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         70.862      69.862     SLICE_X35Y45     Audio/audio_clockmanager/cm2/seq_reg1_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         70.862      69.862     SLICE_X35Y45     Audio/audio_clockmanager/cm2/seq_reg1_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         70.862      69.862     SLICE_X35Y45     Audio/audio_clockmanager/cm2/seq_reg1_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       70.862      142.498    MMCME2_ADV_X1Y0  Audio/audio_clockmanager/cm2/mmcm_adv_inst2/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         35.431      34.931     SLICE_X36Y46     Audio/audio_clockmanager/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         35.431      34.931     SLICE_X36Y46     Audio/audio_clockmanager/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         35.431      34.931     SLICE_X36Y46     Audio/audio_clockmanager/counter_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         35.431      34.931     SLICE_X36Y46     Audio/audio_clockmanager/counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         35.431      34.931     SLICE_X36Y46     Audio/audio_clockmanager/counter_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         35.431      34.931     SLICE_X36Y46     Audio/audio_clockmanager/counter_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         35.431      34.931     SLICE_X36Y46     Audio/audio_clockmanager/I2S_CLK_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         35.431      34.931     SLICE_X36Y46     Audio/audio_clockmanager/I2S_CLK_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         35.431      34.931     SLICE_X35Y45     Audio/audio_clockmanager/cm2/seq_reg1_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         35.431      34.931     SLICE_X35Y45     Audio/audio_clockmanager/cm2/seq_reg1_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         35.431      34.931     SLICE_X35Y45     Audio/audio_clockmanager/cm2/seq_reg1_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         35.431      34.931     SLICE_X35Y45     Audio/audio_clockmanager/cm2/seq_reg1_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         35.431      34.931     SLICE_X35Y45     Audio/audio_clockmanager/cm2/seq_reg1_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         35.431      34.931     SLICE_X35Y45     Audio/audio_clockmanager/cm2/seq_reg1_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         35.431      34.931     SLICE_X35Y45     Audio/audio_clockmanager/cm2/seq_reg1_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         35.431      34.931     SLICE_X35Y45     Audio/audio_clockmanager/cm2/seq_reg1_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         35.431      34.931     SLICE_X35Y45     Audio/audio_clockmanager/cm2/seq_reg1_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         35.431      34.931     SLICE_X35Y45     Audio/audio_clockmanager/cm2/seq_reg1_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         35.431      34.931     SLICE_X35Y45     Audio/audio_clockmanager/cm2/seq_reg1_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         35.431      34.931     SLICE_X35Y45     Audio/audio_clockmanager/cm2/seq_reg1_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_reloj2_clk_wiz_0_0
  To Clock:  clkfbout_reloj2_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_reloj2_clk_wiz_0_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { Audio/audio_clockmanager/cm2/mmcm_adv_inst2/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y3    Audio/audio_clockmanager/cm2/clkf_buf2/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  Audio/audio_clockmanager/cm2/mmcm_adv_inst2/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  Audio/audio_clockmanager/cm2/mmcm_adv_inst2/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y0  Audio/audio_clockmanager/cm2/mmcm_adv_inst2/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y0  Audio/audio_clockmanager/cm2/mmcm_adv_inst2/CLKFBOUT



------------------------------------------------------------------------------------------------
| Data sheet
| ----------
------------------------------------------------------------------------------------------------

Output Ports Clock-to-out

----------+---------+--------+-------+----------------+---------+----------------+---------+----------------------------+
Reference | Output  | IO Reg | Delay | Max Clk (Edge) | Process | Min Clk (Edge) | Process | Internal                   |
Clock     | Port    | Type   | Type  |    to port(ns) | Corner  |    to port(ns) | Corner  | Clock                      |
----------+---------+--------+-------+----------------+---------+----------------+---------+----------------------------+
clk100    | I2S_CLK | FDRE   | -     |     13.427 (r) | SLOW    |      3.486 (r) | FAST    | I2S_CLK_reloj2_clk_wiz_0_0 |
----------+---------+--------+-------+----------------+---------+----------------+---------+----------------------------+


Setup between Clocks

-------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
Source | Destination |  Src:Rise     | Process |  Src:Rise     | Process |  Src:Fall     | Process |  Src:Fall     | Process |
Clock  | Clock       | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  |
-------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
clk100 | clk100      |         4.370 | SLOW    |               |         |               |         |               |         |
-------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+



