<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="JC_block.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="JC_block.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="JC_block.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="JC_block.xst"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="jc_block_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="jc_block_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="jc_block_tb_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="jc_block_tb_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1568065114" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1568065114">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
<<<<<<< HEAD
    <transform xil_pn:end_ts="1568065114" xil_pn:in_ck="-4401779384498240597" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1568065114">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
=======
    <transform xil_pn:end_ts="1568107049" xil_pn:in_ck="-4401779384498240597" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1568107049">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
>>>>>>> 33d4a7707af5bb8cf2d1e73e4de8497d6baf2b41
      <outfile xil_pn:name="JC_block.v"/>
      <outfile xil_pn:name="jc_block_tb.v"/>
    </transform>
    <transform xil_pn:end_ts="1568065114" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-4361526387400566941" xil_pn:start_ts="1568065114">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1568065114" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="9181867943313133057" xil_pn:start_ts="1568065114">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1568065114" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-911396702901731630" xil_pn:start_ts="1568065114">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
<<<<<<< HEAD
    <transform xil_pn:end_ts="1568065114" xil_pn:in_ck="-4401779384498240597" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1568065114">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="JC_block.v"/>
      <outfile xil_pn:name="jc_block_tb.v"/>
    </transform>
    <transform xil_pn:end_ts="1568065118" xil_pn:in_ck="-4401779384498240597" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="2853924805169372309" xil_pn:start_ts="1568065114">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
=======
    <transform xil_pn:end_ts="1568107269" xil_pn:in_ck="-4401779384498240597" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1568107269">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="JC_block.v"/>
      <outfile xil_pn:name="jc_block_tb.v"/>
    </transform>
    <transform xil_pn:end_ts="1568107271" xil_pn:in_ck="-4401779384498240597" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="2853924805169372309" xil_pn:start_ts="1568107269">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
>>>>>>> 33d4a7707af5bb8cf2d1e73e4de8497d6baf2b41
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="jc_block_tb_beh.prj"/>
      <outfile xil_pn:name="jc_block_tb_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
<<<<<<< HEAD
    <transform xil_pn:end_ts="1568065118" xil_pn:in_ck="3748635249335776987" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="3028118379992003512" xil_pn:start_ts="1568065118">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
=======
    <transform xil_pn:end_ts="1568108306" xil_pn:in_ck="3748635249335776987" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="3028118379992003512" xil_pn:start_ts="1568108306">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
>>>>>>> 33d4a7707af5bb8cf2d1e73e4de8497d6baf2b41
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="jc_block_tb_isim_beh.wdb"/>
    </transform>
  </transforms>

</generated_project>
