Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilink/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto c021379b03274202b277edebea8f3d44 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test2_behav xil_defaultlib.test2 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/Milind/project_4/project_4.srcs/sources_1/new/fir_filter.v" Line 1. Module fir_filter doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1fs
Compiling module xil_defaultlib.fir_filter
Compiling module xil_defaultlib.test2
Compiling module xil_defaultlib.glbl
Built simulation snapshot test2_behav
