{
"leaf_sv_files": [],
"Assertion 1": {
  "clock signal condition": "@(posedge clk)",
  "disable condition": "",
  "logical expression": "s_eventually (rst == 1 || disp_ena == 1)",
  "Signals": ["rst", "disp_ena"],
  "Signal Explanations": {
    "rst": "reset signal of the verilog module",
    "disp_ena": "display enable signal of the verilog module"
  },
  "Logical Operators": ["s_eventually", "||", "=="],
  "Logical Operators Explanation": {
    "s_eventually": "a temporal operator indicating that the contained condition is required to occur at some future clock cycle (eventually)",
    "||": "logical OR, evaluating to true if at least one operand is true",
    "==": "equality comparison operator"
  },
  "Assertion Explaination": "eventually, the reset signal equal 1 or the display enable signal equals 1"
}
}