/*******************************************************************************
Copyright (c) 2022 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.

Portions of Raptor Design Suite are utilized under the following third-party copyright notices:

Parallax Static Timing Analyzer Copyright (c) 2021, Parallax Software, Inc. All rights reserved.
*********************************************************************************/

Version  : 2023.12
Build    : 0.9.5
Hash     : 1c6c166
Date     : Dec  6 2023
Type     : Engineering
Log Time   : Fri Dec  8 07:06:33 2023 GMT
#Timing report of worst 100 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

# Logical Levels: 3
# Timing Graph Levels: 4

#Path 1
Startpoint: doutB[36].RDATA_B2[3] (RS_TDP36K at (28,38) clocked by clkA)
Endpoint  : out:doutA[21].outpad[0] (.output at (51,44) clocked by virtual_io_clock)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock clkA (rise edge)                                             0.000     0.000
clock source latency                                               0.000     0.000
clkA.inpad[0] (.input at (51,44))                                  0.000     0.000
| (intra 'io' routing)                                             0.894     0.894
| (inter-block routing:global net)                                 0.000     0.894
| (intra 'bram' routing)                                           0.000     0.894
doutB[36].CLK_B2[0] (RS_TDP36K at (28,38))                         0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                  0.294     1.188
doutB[36].RDATA_B2[3] (RS_TDP36K at (28,38)) [clock-to-output]     0.000     1.188
| (intra 'bram' routing)                                           0.000     1.188
| (OPIN:737352 side: (RIGHT,) (28,38))                             0.000     1.188
| (CHANY:1266202 L4 length:4 (28,38)->(28,41))                     0.119     1.307
| (CHANX:1159712 L4 length:4 (29,39)->(32,39))                     0.119     1.426
| (CHANY:1277936 L1 length:1 (32,40)->(32,40))                     0.061     1.487
| (CHANX:1164028 L4 length:4 (33,40)->(36,40))                     0.119     1.606
| (CHANY:1289652 L1 length:1 (36,41)->(36,41))                     0.061     1.667
| (CHANX:1168344 L4 length:4 (37,41)->(40,41))                     0.119     1.786
| (CHANY:1301368 L1 length:1 (40,42)->(40,42))                     0.061     1.847
| (CHANX:1172660 L4 length:4 (41,42)->(44,42))                     0.119     1.966
| (CHANX:1172848 L4 length:4 (44,42)->(47,42))                     0.119     2.084
| (CHANY:1313088 L1 length:1 (44,43)->(44,43))                     0.061     2.145
| (CHANX:1176972 L4 length:4 (45,43)->(48,43))                     0.119     2.264
| (CHANY:1324804 L1 length:1 (48,44)->(48,44))                     0.061     2.325
| (CHANX:1181288 L4 length:4 (49,44)->(52,44))                     0.119     2.444
| (CHANY:1333517 L1 length:1 (51,44)->(51,44))                     0.061     2.505
| (IPIN:966362 side: (RIGHT,) (51,44))                             0.101     2.606
| (intra 'io' routing)                                             0.733     3.339
out:doutA[21].outpad[0] (.output at (51,44))                      -0.000     3.339
data arrival time                                                            3.339

clock virtual_io_clock (rise edge)                                 0.000     0.000
clock source latency                                               0.000     0.000
clock uncertainty                                                  0.000     0.000
output external delay                                              0.000     0.000
data required time                                                           0.000
----------------------------------------------------------------------------------
data required time                                                           0.000
data arrival time                                                           -3.339
----------------------------------------------------------------------------------
slack (VIOLATED)                                                            -3.339


#Path 2
Startpoint: doutB[36].RDATA_B2[2] (RS_TDP36K at (28,38) clocked by clkA)
Endpoint  : out:doutA[20].outpad[0] (.output at (51,44) clocked by virtual_io_clock)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock clkA (rise edge)                                             0.000     0.000
clock source latency                                               0.000     0.000
clkA.inpad[0] (.input at (51,44))                                  0.000     0.000
| (intra 'io' routing)                                             0.894     0.894
| (inter-block routing:global net)                                 0.000     0.894
| (intra 'bram' routing)                                           0.000     0.894
doutB[36].CLK_B2[0] (RS_TDP36K at (28,38))                         0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                  0.294     1.188
doutB[36].RDATA_B2[2] (RS_TDP36K at (28,38)) [clock-to-output]     0.000     1.188
| (intra 'bram' routing)                                           0.000     1.188
| (OPIN:737351 side: (RIGHT,) (28,38))                             0.000     1.188
| (CHANY:1266200 L4 length:4 (28,38)->(28,41))                     0.119     1.307
| (CHANX:1159706 L4 length:4 (29,39)->(32,39))                     0.119     1.426
| (CHANY:1277942 L1 length:1 (32,40)->(32,40))                     0.061     1.487
| (CHANX:1164022 L4 length:4 (33,40)->(36,40))                     0.119     1.606
| (CHANX:1164214 L4 length:4 (36,40)->(39,40))                     0.119     1.725
| (CHANY:1298394 L1 length:1 (39,41)->(39,41))                     0.061     1.786
| (CHANX:1168530 L4 length:4 (40,41)->(43,41))                     0.119     1.905
| (CHANY:1310110 L1 length:1 (43,42)->(43,42))                     0.061     1.966
| (CHANX:1172846 L4 length:4 (44,42)->(47,42))                     0.119     2.084
| (CHANY:1318910 L1 length:1 (46,43)->(46,43))                     0.061     2.145
| (CHANX:1177102 L4 length:4 (47,43)->(50,43))                     0.119     2.264
| (CHANY:1330626 L1 length:1 (50,44)->(50,44))                     0.061     2.325
| (CHANX:1181418 L4 length:4 (51,44)->(54,44))                     0.119     2.444
| (CHANY:1333519 L1 length:1 (51,44)->(51,44))                     0.061     2.505
| (IPIN:966363 side: (RIGHT,) (51,44))                             0.101     2.606
| (intra 'io' routing)                                             0.733     3.339
out:doutA[20].outpad[0] (.output at (51,44))                      -0.000     3.339
data arrival time                                                            3.339

clock virtual_io_clock (rise edge)                                 0.000     0.000
clock source latency                                               0.000     0.000
clock uncertainty                                                  0.000     0.000
output external delay                                              0.000     0.000
data required time                                                           0.000
----------------------------------------------------------------------------------
data required time                                                           0.000
data arrival time                                                           -3.339
----------------------------------------------------------------------------------
slack (VIOLATED)                                                            -3.339


#Path 3
Startpoint: doutB[36].RDATA_B2[1] (RS_TDP36K at (28,38) clocked by clkA)
Endpoint  : out:doutA[19].outpad[0] (.output at (51,44) clocked by virtual_io_clock)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock clkA (rise edge)                                             0.000     0.000
clock source latency                                               0.000     0.000
clkA.inpad[0] (.input at (51,44))                                  0.000     0.000
| (intra 'io' routing)                                             0.894     0.894
| (inter-block routing:global net)                                 0.000     0.894
| (intra 'bram' routing)                                           0.000     0.894
doutB[36].CLK_B2[0] (RS_TDP36K at (28,38))                         0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                  0.294     1.188
doutB[36].RDATA_B2[1] (RS_TDP36K at (28,38)) [clock-to-output]     0.000     1.188
| (intra 'bram' routing)                                           0.000     1.188
| (OPIN:737350 side: (RIGHT,) (28,38))                             0.000     1.188
| (CHANY:1266166 L1 length:1 (28,38)->(28,38))                     0.061     1.249
| (CHANX:1155638 L4 length:4 (29,38)->(32,38))                     0.119     1.368
| (CHANY:1277882 L1 length:1 (32,39)->(32,39))                     0.061     1.429
| (CHANX:1159954 L4 length:4 (33,39)->(36,39))                     0.119     1.548
| (CHANY:1289598 L1 length:1 (36,40)->(36,40))                     0.061     1.609
| (CHANX:1164270 L4 length:4 (37,40)->(40,40))                     0.119     1.728
| (CHANY:1301314 L1 length:1 (40,41)->(40,41))                     0.061     1.789
| (CHANX:1168586 L4 length:4 (41,41)->(44,41))                     0.119     1.908
| (CHANY:1310098 L1 length:1 (43,42)->(43,42))                     0.061     1.969
| (CHANX:1172858 L4 length:4 (44,42)->(47,42))                     0.119     2.087
| (CHANY:1321814 L1 length:1 (47,43)->(47,43))                     0.061     2.148
| (CHANX:1177174 L4 length:4 (48,43)->(51,43))                     0.119     2.267
| (CHANX:1177234 L4 length:4 (49,43)->(52,43))                     0.119     2.386
| (CHANY:1333546 L4 length:1 (51,44)->(51,44))                     0.119     2.505
| (IPIN:966364 side: (RIGHT,) (51,44))                             0.101     2.606
| (intra 'io' routing)                                             0.733     3.339
out:doutA[19].outpad[0] (.output at (51,44))                      -0.000     3.339
data arrival time                                                            3.339

clock virtual_io_clock (rise edge)                                 0.000     0.000
clock source latency                                               0.000     0.000
clock uncertainty                                                  0.000     0.000
output external delay                                              0.000     0.000
data required time                                                           0.000
----------------------------------------------------------------------------------
data required time                                                           0.000
data arrival time                                                           -3.339
----------------------------------------------------------------------------------
slack (VIOLATED)                                                            -3.339


#Path 4
Startpoint: doutB[36].RDATA_B2[5] (RS_TDP36K at (28,38) clocked by clkA)
Endpoint  : out:doutA[23].outpad[0] (.output at (51,44) clocked by virtual_io_clock)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock clkA (rise edge)                                             0.000     0.000
clock source latency                                               0.000     0.000
clkA.inpad[0] (.input at (51,44))                                  0.000     0.000
| (intra 'io' routing)                                             0.894     0.894
| (inter-block routing:global net)                                 0.000     0.894
| (intra 'bram' routing)                                           0.000     0.894
doutB[36].CLK_B2[0] (RS_TDP36K at (28,38))                         0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                  0.294     1.188
doutB[36].RDATA_B2[5] (RS_TDP36K at (28,38)) [clock-to-output]     0.000     1.188
| (intra 'bram' routing)                                           0.000     1.188
| (OPIN:737354 side: (RIGHT,) (28,38))                             0.000     1.188
| (CHANY:1266174 L1 length:1 (28,38)->(28,38))                     0.061     1.249
| (CHANX:1155630 L4 length:4 (29,38)->(32,38))                     0.119     1.368
| (CHANY:1277890 L1 length:1 (32,39)->(32,39))                     0.061     1.429
| (CHANX:1159946 L4 length:4 (33,39)->(36,39))                     0.119     1.548
| (CHANY:1286674 L1 length:1 (35,40)->(35,40))                     0.061     1.609
| (CHANX:1164218 L4 length:4 (36,40)->(39,40))                     0.119     1.728
| (CHANY:1298390 L1 length:1 (39,41)->(39,41))                     0.061     1.789
| (CHANX:1168534 L4 length:4 (40,41)->(43,41))                     0.119     1.908
| (CHANY:1310106 L1 length:1 (43,42)->(43,42))                     0.061     1.969
| (CHANX:1172850 L4 length:4 (44,42)->(47,42))                     0.119     2.087
| (CHANX:1173034 L4 length:4 (47,42)->(50,42))                     0.119     2.206
| (CHANY:1324720 L1 length:1 (48,43)->(48,43))                     0.061     2.267
| (CHANX:1177244 L4 length:4 (49,43)->(52,43))                     0.119     2.386
| (CHANY:1333512 L1 length:1 (51,44)->(51,44))                     0.061     2.447
| (IPIN:966360 side: (RIGHT,) (51,44))                             0.101     2.548
| (intra 'io' routing)                                             0.733     3.281
out:doutA[23].outpad[0] (.output at (51,44))                      -0.000     3.281
data arrival time                                                            3.281

clock virtual_io_clock (rise edge)                                 0.000     0.000
clock source latency                                               0.000     0.000
clock uncertainty                                                  0.000     0.000
output external delay                                              0.000     0.000
data required time                                                           0.000
----------------------------------------------------------------------------------
data required time                                                           0.000
data arrival time                                                           -3.281
----------------------------------------------------------------------------------
slack (VIOLATED)                                                            -3.281


#Path 5
Startpoint: doutB[36].RDATA_B2[8] (RS_TDP36K at (28,38) clocked by clkA)
Endpoint  : out:doutA[27].outpad[0] (.output at (51,44) clocked by virtual_io_clock)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock clkA (rise edge)                                             0.000     0.000
clock source latency                                               0.000     0.000
clkA.inpad[0] (.input at (51,44))                                  0.000     0.000
| (intra 'io' routing)                                             0.894     0.894
| (inter-block routing:global net)                                 0.000     0.894
| (intra 'bram' routing)                                           0.000     0.894
doutB[36].CLK_B2[0] (RS_TDP36K at (28,38))                         0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                  0.294     1.188
doutB[36].RDATA_B2[8] (RS_TDP36K at (28,38)) [clock-to-output]     0.000     1.188
| (intra 'bram' routing)                                           0.000     1.188
| (OPIN:737497 side: (RIGHT,) (28,39))                             0.000     1.188
| (CHANY:1266232 L1 length:1 (28,39)->(28,39))                     0.061     1.249
| (CHANX:1159700 L4 length:4 (29,39)->(32,39))                     0.119     1.368
| (CHANY:1277948 L1 length:1 (32,40)->(32,40))                     0.061     1.429
| (CHANX:1164016 L4 length:4 (33,40)->(36,40))                     0.119     1.548
| (CHANY:1289664 L1 length:1 (36,41)->(36,41))                     0.061     1.609
| (CHANX:1168332 L4 length:4 (37,41)->(40,41))                     0.119     1.728
| (CHANY:1301380 L1 length:1 (40,42)->(40,42))                     0.061     1.789
| (CHANX:1172648 L4 length:4 (41,42)->(44,42))                     0.119     1.908
| (CHANY:1313031 L1 length:1 (44,42)->(44,42))                     0.061     1.969
| (CHANX:1168840 L4 length:4 (45,41)->(48,41))                     0.119     2.087
| (CHANY:1324680 L4 length:3 (48,42)->(48,44))                     0.119     2.206
| (CHANY:1324712 L1 length:1 (48,43)->(48,43))                     0.061     2.267
| (CHANX:1177252 L4 length:4 (49,43)->(52,43))                     0.119     2.386
| (CHANY:1333536 L1 length:1 (51,44)->(51,44))                     0.061     2.447
| (IPIN:966356 side: (RIGHT,) (51,44))                             0.101     2.548
| (intra 'io' routing)                                             0.733     3.281
out:doutA[27].outpad[0] (.output at (51,44))                      -0.000     3.281
data arrival time                                                            3.281

clock virtual_io_clock (rise edge)                                 0.000     0.000
clock source latency                                               0.000     0.000
clock uncertainty                                                  0.000     0.000
output external delay                                              0.000     0.000
data required time                                                           0.000
----------------------------------------------------------------------------------
data required time                                                           0.000
data arrival time                                                           -3.281
----------------------------------------------------------------------------------
slack (VIOLATED)                                                            -3.281


#Path 6
Startpoint: doutB[36].RDATA_B2[0] (RS_TDP36K at (28,38) clocked by clkA)
Endpoint  : out:doutA[18].outpad[0] (.output at (51,44) clocked by virtual_io_clock)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock clkA (rise edge)                                             0.000     0.000
clock source latency                                               0.000     0.000
clkA.inpad[0] (.input at (51,44))                                  0.000     0.000
| (intra 'io' routing)                                             0.894     0.894
| (inter-block routing:global net)                                 0.000     0.894
| (intra 'bram' routing)                                           0.000     0.894
doutB[36].CLK_B2[0] (RS_TDP36K at (28,38))                         0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                  0.294     1.188
doutB[36].RDATA_B2[0] (RS_TDP36K at (28,38)) [clock-to-output]     0.000     1.188
| (intra 'bram' routing)                                           0.000     1.188
| (OPIN:737349 side: (RIGHT,) (28,38))                             0.000     1.188
| (CHANY:1266164 L1 length:1 (28,38)->(28,38))                     0.061     1.249
| (CHANX:1155640 L4 length:4 (29,38)->(32,38))                     0.119     1.368
| (CHANX:1155836 L4 length:4 (32,38)->(35,38))                     0.119     1.487
| (CHANY:1286612 L1 length:1 (35,39)->(35,39))                     0.061     1.548
| (CHANX:1160152 L4 length:4 (36,39)->(39,39))                     0.119     1.667
| (CHANY:1298328 L1 length:1 (39,40)->(39,40))                     0.061     1.728
| (CHANX:1164468 L4 length:4 (40,40)->(43,40))                     0.119     1.847
| (CHANX:1164656 L4 length:4 (43,40)->(46,40))                     0.119     1.966
| (CHANY:1318784 L1 length:1 (46,41)->(46,41))                     0.061     2.027
| (CHANX:1168972 L4 length:4 (47,41)->(50,41))                     0.119     2.145
| (CHANY:1327576 L1 length:1 (49,42)->(49,42))                     0.061     2.206
| (CHANX:1173236 L4 length:4 (50,42)->(53,42))                     0.119     2.325
| (CHANY:1333486 L4 length:2 (51,43)->(51,44))                     0.119     2.444
| (IPIN:966365 side: (RIGHT,) (51,44))                             0.101     2.545
| (intra 'io' routing)                                             0.733     3.278
out:doutA[18].outpad[0] (.output at (51,44))                       0.000     3.278
data arrival time                                                            3.278

clock virtual_io_clock (rise edge)                                 0.000     0.000
clock source latency                                               0.000     0.000
clock uncertainty                                                  0.000     0.000
output external delay                                              0.000     0.000
data required time                                                           0.000
----------------------------------------------------------------------------------
data required time                                                           0.000
data arrival time                                                           -3.278
----------------------------------------------------------------------------------
slack (VIOLATED)                                                            -3.278


#Path 7
Startpoint: doutB[36].RDATA_B2[4] (RS_TDP36K at (28,38) clocked by clkA)
Endpoint  : out:doutA[22].outpad[0] (.output at (51,44) clocked by virtual_io_clock)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock clkA (rise edge)                                             0.000     0.000
clock source latency                                               0.000     0.000
clkA.inpad[0] (.input at (51,44))                                  0.000     0.000
| (intra 'io' routing)                                             0.894     0.894
| (inter-block routing:global net)                                 0.000     0.894
| (intra 'bram' routing)                                           0.000     0.894
doutB[36].CLK_B2[0] (RS_TDP36K at (28,38))                         0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                  0.294     1.188
doutB[36].RDATA_B2[4] (RS_TDP36K at (28,38)) [clock-to-output]     0.000     1.188
| (intra 'bram' routing)                                           0.000     1.188
| (OPIN:737353 side: (RIGHT,) (28,38))                             0.000     1.188
| (CHANY:1266204 L4 length:4 (28,38)->(28,41))                     0.119     1.307
| (CHANX:1159718 L4 length:4 (29,39)->(32,39))                     0.119     1.426
| (CHANY:1277930 L1 length:1 (32,40)->(32,40))                     0.061     1.487
| (CHANX:1164034 L4 length:4 (33,40)->(36,40))                     0.119     1.606
| (CHANY:1289646 L1 length:1 (36,41)->(36,41))                     0.061     1.667
| (CHANX:1168350 L4 length:4 (37,41)->(40,41))                     0.119     1.786
| (CHANY:1301362 L1 length:1 (40,42)->(40,42))                     0.061     1.847
| (CHANX:1172666 L4 length:4 (41,42)->(44,42))                     0.119     1.966
| (CHANY:1313078 L1 length:1 (44,43)->(44,43))                     0.061     2.027
| (CHANX:1176982 L4 length:4 (45,43)->(48,43))                     0.119     2.145
| (CHANY:1324794 L1 length:1 (48,44)->(48,44))                     0.061     2.206
| (CHANX:1181298 L4 length:4 (49,44)->(52,44))                     0.119     2.325
| (CHANY:1333417 L4 length:3 (51,44)->(51,42))                     0.119     2.444
| (IPIN:966361 side: (RIGHT,) (51,44))                             0.101     2.545
| (intra 'io' routing)                                             0.733     3.278
out:doutA[22].outpad[0] (.output at (51,44))                       0.000     3.278
data arrival time                                                            3.278

clock virtual_io_clock (rise edge)                                 0.000     0.000
clock source latency                                               0.000     0.000
clock uncertainty                                                  0.000     0.000
output external delay                                              0.000     0.000
data required time                                                           0.000
----------------------------------------------------------------------------------
data required time                                                           0.000
data arrival time                                                           -3.278
----------------------------------------------------------------------------------
slack (VIOLATED)                                                            -3.278


#Path 8
Startpoint: doutB[36].RDATA_B2[16] (RS_TDP36K at (28,38) clocked by clkA)
Endpoint  : out:doutA[26].outpad[0] (.output at (51,44) clocked by virtual_io_clock)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clkA (rise edge)                                              0.000     0.000
clock source latency                                                0.000     0.000
clkA.inpad[0] (.input at (51,44))                                   0.000     0.000
| (intra 'io' routing)                                              0.894     0.894
| (inter-block routing:global net)                                  0.000     0.894
| (intra 'bram' routing)                                            0.000     0.894
doutB[36].CLK_B2[0] (RS_TDP36K at (28,38))                          0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                   0.294     1.188
doutB[36].RDATA_B2[16] (RS_TDP36K at (28,38)) [clock-to-output]     0.000     1.188
| (intra 'bram' routing)                                            0.000     1.188
| (OPIN:737523 side: (RIGHT,) (28,40))                              0.000     1.188
| (CHANY:1266300 L1 length:1 (28,40)->(28,40))                      0.061     1.249
| (CHANX:1163760 L4 length:4 (29,40)->(32,40))                      0.119     1.368
| (CHANY:1278016 L1 length:1 (32,41)->(32,41))                      0.061     1.429
| (CHANX:1168076 L4 length:4 (33,41)->(36,41))                      0.119     1.548
| (CHANY:1283894 L1 length:1 (34,42)->(34,42))                      0.061     1.609
| (CHANX:1172278 L4 length:4 (35,42)->(38,42))                      0.119     1.728
| (CHANX:1172470 L4 length:4 (38,42)->(41,42))                      0.119     1.847
| (CHANX:1172662 L4 length:4 (41,42)->(44,42))                      0.119     1.966
| (CHANX:1172854 L4 length:4 (44,42)->(47,42))                      0.119     2.084
| (CHANX:1172980 L4 length:4 (46,42)->(49,42))                      0.119     2.203
| (CHANY:1327644 L1 length:1 (49,43)->(49,43))                      0.061     2.264
| (CHANX:1177296 L4 length:4 (50,43)->(53,43))                      0.119     2.383
| (CHANY:1333538 L1 length:1 (51,44)->(51,44))                      0.061     2.444
| (IPIN:966357 side: (RIGHT,) (51,44))                              0.101     2.545
| (intra 'io' routing)                                              0.733     3.278
out:doutA[26].outpad[0] (.output at (51,44))                       -0.000     3.278
data arrival time                                                             3.278

clock virtual_io_clock (rise edge)                                  0.000     0.000
clock source latency                                                0.000     0.000
clock uncertainty                                                   0.000     0.000
output external delay                                               0.000     0.000
data required time                                                            0.000
-----------------------------------------------------------------------------------
data required time                                                            0.000
data arrival time                                                            -3.278
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                             -3.278


#Path 9
Startpoint: dinA[89].inpad[0] (.input at (62,3) clocked by virtual_io_clock)
Endpoint  : doutB[72].WDATA_B1[17] (RS_TDP36K at (28,41) clocked by clkA)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                  0.000     0.000
clock source latency                                                0.000     0.000
input external delay                                                0.000     0.000
dinA[89].inpad[0] (.input at (62,3))                                0.000     0.000
| (intra 'io' routing)                                              0.894     0.894
| (OPIN:209405 side: (RIGHT,) (62,3))                               0.000     0.894
| (CHANY:1362954 L4 length:4 (62,3)->(62,6))                        0.119     1.013
| (CHANX:1027625 L4 length:2 (62,6)->(61,6))                        0.119     1.132
| (CHANY:1357382 L1 length:1 (60,7)->(60,7))                        0.061     1.193
| (CHANX:1031433 L4 length:4 (60,7)->(57,7))                        0.119     1.312
| (CHANY:1345798 L1 length:1 (56,8)->(56,8))                        0.061     1.373
| (CHANX:1035241 L4 length:4 (56,8)->(53,8))                        0.119     1.492
| (CHANY:1334214 L1 length:1 (52,9)->(52,9))                        0.061     1.553
| (CHANX:1039049 L4 length:4 (52,9)->(49,9))                        0.119     1.672
| (CHANY:1322630 L1 length:1 (48,10)->(48,10))                      0.061     1.733
| (CHANX:1042857 L4 length:4 (48,10)->(45,10))                      0.119     1.852
| (CHANY:1311046 L1 length:1 (44,11)->(44,11))                      0.061     1.913
| (CHANX:1046665 L4 length:4 (44,11)->(41,11))                      0.119     2.031
| (CHANY:1299462 L1 length:1 (40,12)->(40,12))                      0.061     2.092
| (CHANX:1050473 L4 length:4 (40,12)->(37,12))                      0.119     2.211
| (CHANY:1287878 L1 length:1 (36,13)->(36,13))                      0.061     2.272
| (CHANX:1054534 L1 length:1 (37,13)->(37,13))                      0.061     2.333
| (CHANY:1290858 L4 length:4 (37,14)->(37,17))                      0.119     2.452
| (CHANX:1070605 L4 length:4 (37,17)->(34,17))                      0.119     2.571
| (CHANY:1279466 L4 length:4 (33,18)->(33,21))                      0.119     2.690
| (CHANX:1086605 L4 length:4 (33,21)->(30,21))                      0.119     2.809
| (CHANY:1268074 L4 length:4 (29,22)->(29,25))                      0.119     2.928
| (CHANX:1102850 L1 length:1 (30,25)->(30,25))                      0.061     2.989
| (CHANY:1271246 L4 length:4 (30,26)->(30,29))                      0.119     3.108
| (CHANX:1118929 L4 length:4 (30,29)->(27,29))                      0.119     3.226
| (CHANY:1259854 L4 length:4 (26,30)->(26,33))                      0.119     3.345
| (CHANX:1135166 L1 length:1 (27,33)->(27,33))                      0.061     3.406
| (CHANY:1263026 L4 length:4 (27,34)->(27,37))                      0.119     3.525
| (CHANX:1151482 L1 length:1 (28,37)->(28,37))                      0.061     3.586
| (CHANY:1266198 L4 length:4 (28,38)->(28,41))                      0.119     3.705
| (CHANY:1266258 L4 length:4 (28,39)->(28,42))                      0.119     3.824
| (IPIN:783545 side: (RIGHT,) (28,42))                              0.101     3.925
| (intra 'bram' routing)                                            0.000     3.925
doutB[72].WDATA_B1[17] (RS_TDP36K at (28,41))                      -0.000     3.925
data arrival time                                                             3.925

clock clkA (rise edge)                                              0.000     0.000
clock source latency                                                0.000     0.000
clkA.inpad[0] (.input at (51,44))                                   0.000     0.000
| (intra 'io' routing)                                              0.894     0.894
| (inter-block routing:global net)                                  0.000     0.894
| (intra 'bram' routing)                                            0.000     0.894
doutB[72].CLK_B1[0] (RS_TDP36K at (28,41))                          0.000     0.894
clock uncertainty                                                   0.000     0.894
cell setup time                                                    -0.241     0.654
data required time                                                            0.654
-----------------------------------------------------------------------------------
data required time                                                            0.654
data arrival time                                                            -3.925
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                             -3.271


#Path 10
Startpoint: doutB[36].RDATA_B2[6] (RS_TDP36K at (28,38) clocked by clkA)
Endpoint  : out:doutA[24].outpad[0] (.output at (51,44) clocked by virtual_io_clock)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock clkA (rise edge)                                             0.000     0.000
clock source latency                                               0.000     0.000
clkA.inpad[0] (.input at (51,44))                                  0.000     0.000
| (intra 'io' routing)                                             0.894     0.894
| (inter-block routing:global net)                                 0.000     0.894
| (intra 'bram' routing)                                           0.000     0.894
doutB[36].CLK_B2[0] (RS_TDP36K at (28,38))                         0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                  0.294     1.188
doutB[36].RDATA_B2[6] (RS_TDP36K at (28,38)) [clock-to-output]     0.000     1.188
| (intra 'bram' routing)                                           0.000     1.188
| (OPIN:737495 side: (RIGHT,) (28,39))                             0.000     1.188
| (CHANY:1266228 L1 length:1 (28,39)->(28,39))                     0.061     1.249
| (CHANX:1159704 L4 length:4 (29,39)->(32,39))                     0.119     1.368
| (CHANY:1277944 L1 length:1 (32,40)->(32,40))                     0.061     1.429
| (CHANX:1164020 L4 length:4 (33,40)->(36,40))                     0.119     1.548
| (CHANX:1164208 L4 length:4 (36,40)->(39,40))                     0.119     1.667
| (CHANY:1298400 L1 length:1 (39,41)->(39,41))                     0.061     1.728
| (CHANX:1168524 L4 length:4 (40,41)->(43,41))                     0.119     1.847
| (CHANY:1307192 L1 length:1 (42,42)->(42,42))                     0.061     1.908
| (CHANX:1172788 L4 length:4 (43,42)->(46,42))                     0.119     2.027
| (CHANX:1172976 L4 length:4 (46,42)->(49,42))                     0.119     2.145
| (CHANY:1321826 L1 length:1 (47,43)->(47,43))                     0.061     2.206
| (CHANX:1177162 L4 length:4 (48,43)->(51,43))                     0.119     2.325
| (CHANY:1333542 L1 length:1 (51,44)->(51,44))                     0.061     2.386
| (IPIN:966359 side: (RIGHT,) (51,44))                             0.101     2.487
| (intra 'io' routing)                                             0.733     3.220
out:doutA[24].outpad[0] (.output at (51,44))                      -0.000     3.220
data arrival time                                                            3.220

clock virtual_io_clock (rise edge)                                 0.000     0.000
clock source latency                                               0.000     0.000
clock uncertainty                                                  0.000     0.000
output external delay                                              0.000     0.000
data required time                                                           0.000
----------------------------------------------------------------------------------
data required time                                                           0.000
data arrival time                                                           -3.220
----------------------------------------------------------------------------------
slack (VIOLATED)                                                            -3.220


#Path 11
Startpoint: doutB[36].RDATA_B2[7] (RS_TDP36K at (28,38) clocked by clkA)
Endpoint  : out:doutA[25].outpad[0] (.output at (51,44) clocked by virtual_io_clock)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock clkA (rise edge)                                             0.000     0.000
clock source latency                                               0.000     0.000
clkA.inpad[0] (.input at (51,44))                                  0.000     0.000
| (intra 'io' routing)                                             0.894     0.894
| (inter-block routing:global net)                                 0.000     0.894
| (intra 'bram' routing)                                           0.000     0.894
doutB[36].CLK_B2[0] (RS_TDP36K at (28,38))                         0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                  0.294     1.188
doutB[36].RDATA_B2[7] (RS_TDP36K at (28,38)) [clock-to-output]     0.000     1.188
| (intra 'bram' routing)                                           0.000     1.188
| (OPIN:737496 side: (RIGHT,) (28,39))                             0.000     1.188
| (CHANY:1266230 L1 length:1 (28,39)->(28,39))                     0.061     1.249
| (CHANX:1159702 L4 length:4 (29,39)->(32,39))                     0.119     1.368
| (CHANY:1277946 L1 length:1 (32,40)->(32,40))                     0.061     1.429
| (CHANX:1164018 L4 length:4 (33,40)->(36,40))                     0.119     1.548
| (CHANY:1289662 L1 length:1 (36,41)->(36,41))                     0.061     1.609
| (CHANX:1168334 L4 length:4 (37,41)->(40,41))                     0.119     1.728
| (CHANY:1301378 L1 length:1 (40,42)->(40,42))                     0.061     1.789
| (CHANX:1172650 L4 length:4 (41,42)->(44,42))                     0.119     1.908
| (CHANY:1310162 L1 length:1 (43,43)->(43,43))                     0.061     1.969
| (CHANX:1176922 L4 length:4 (44,43)->(47,43))                     0.119     2.087
| (CHANY:1321878 L1 length:1 (47,44)->(47,44))                     0.061     2.148
| (CHANX:1181238 L4 length:4 (48,44)->(51,44))                     0.119     2.267
| (CHANY:1333483 L4 length:2 (51,44)->(51,43))                     0.119     2.386
| (IPIN:966358 side: (RIGHT,) (51,44))                             0.101     2.487
| (intra 'io' routing)                                             0.733     3.220
out:doutA[25].outpad[0] (.output at (51,44))                      -0.000     3.220
data arrival time                                                            3.220

clock virtual_io_clock (rise edge)                                 0.000     0.000
clock source latency                                               0.000     0.000
clock uncertainty                                                  0.000     0.000
output external delay                                              0.000     0.000
data required time                                                           0.000
----------------------------------------------------------------------------------
data required time                                                           0.000
data arrival time                                                           -3.220
----------------------------------------------------------------------------------
slack (VIOLATED)                                                            -3.220


#Path 12
Startpoint: weA.inpad[0] (.input at (51,44) clocked by virtual_io_clock)
Endpoint  : doutB[216].WEN_B1[0] (RS_TDP36K at (16,5) clocked by clkA)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                               0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
weA.inpad[0] (.input at (51,44))                                 0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (OPIN:966221 side: (RIGHT,) (51,44))                           0.000     0.894
| (CHANY:1333421 L4 length:3 (51,44)->(51,42))                   0.119     1.013
| (CHANX:1169221 L1 length:1 (51,41)->(51,41))                   0.061     1.074
| (CHANY:1330249 L4 length:4 (50,41)->(50,38))                   0.119     1.193
| (CHANX:1152713 L4 length:4 (50,37)->(47,37))                   0.119     1.312
| (CHANY:1318533 L1 length:1 (46,37)->(46,37))                   0.061     1.373
| (CHANX:1148397 L4 length:4 (46,36)->(43,36))                   0.119     1.492
| (CHANY:1306817 L1 length:1 (42,36)->(42,36))                   0.061     1.553
| (CHANX:1144081 L4 length:4 (42,35)->(39,35))                   0.119     1.672
| (CHANY:1295101 L1 length:1 (38,35)->(38,35))                   0.061     1.733
| (CHANX:1139765 L4 length:4 (38,34)->(35,34))                   0.119     1.852
| (CHANY:1286129 L4 length:4 (35,34)->(35,31))                   0.119     1.970
| (CHANX:1123489 L1 length:1 (35,30)->(35,30))                   0.061     2.031
| (CHANY:1282957 L4 length:4 (34,30)->(34,27))                   0.119     2.150
| (CHANX:1107173 L1 length:1 (34,26)->(34,26))                   0.061     2.211
| (CHANY:1279785 L4 length:4 (33,26)->(33,23))                   0.119     2.330
| (CHANX:1090665 L4 length:4 (33,22)->(30,22))                   0.119     2.449
| (CHANY:1268069 L1 length:1 (29,22)->(29,22))                   0.061     2.510
| (CHANX:1086349 L4 length:4 (29,21)->(26,21))                   0.119     2.629
| (CHANY:1256353 L1 length:1 (25,21)->(25,21))                   0.061     2.690
| (CHANX:1082033 L4 length:4 (25,20)->(22,20))                   0.119     2.809
| (CHANX:1082021 L1 length:1 (22,20)->(22,20))                   0.061     2.870
| (CHANY:1244457 L4 length:4 (21,20)->(21,17))                   0.119     2.989
| (CHANX:1065513 L4 length:4 (21,16)->(18,16))                   0.119     3.108
| (CHANX:1065485 L1 length:1 (18,16)->(18,16))                   0.061     3.169
| (CHANY:1232577 L4 length:4 (17,16)->(17,13))                   0.119     3.287
| (CHANX:1049169 L1 length:1 (17,12)->(17,12))                   0.061     3.348
| (CHANY:1229405 L4 length:4 (16,12)->(16,9))                    0.119     3.467
| (CHANX:1032853 L1 length:1 (16,8)->(16,8))                     0.061     3.528
| (CHANY:1226233 L4 length:4 (15,8)->(15,5))                     0.119     3.647
| (CHANX:1020700 L4 length:4 (16,5)->(19,5))                     0.119     3.766
| (IPIN:230233 side: (TOP,) (16,5))                              0.101     3.867
| (intra 'bram' routing)                                         0.000     3.867
doutB[216].WEN_B1[0] (RS_TDP36K at (16,5))                       0.000     3.867
data arrival time                                                          3.867

clock clkA (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clkA.inpad[0] (.input at (51,44))                                0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing:global net)                               0.000     0.894
| (intra 'bram' routing)                                         0.000     0.894
doutB[216].CLK_B1[0] (RS_TDP36K at (16,5))                       0.000     0.894
clock uncertainty                                                0.000     0.894
cell setup time                                                 -0.231     0.664
data required time                                                         0.664
--------------------------------------------------------------------------------
data required time                                                         0.664
data arrival time                                                         -3.867
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.203


#Path 13
Startpoint: weA.inpad[0] (.input at (51,44) clocked by virtual_io_clock)
Endpoint  : doutB[216].WEN_B2[0] (RS_TDP36K at (16,5) clocked by clkA)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                               0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
weA.inpad[0] (.input at (51,44))                                 0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (OPIN:966221 side: (RIGHT,) (51,44))                           0.000     0.894
| (CHANY:1333421 L4 length:3 (51,44)->(51,42))                   0.119     1.013
| (CHANX:1169221 L1 length:1 (51,41)->(51,41))                   0.061     1.074
| (CHANY:1330249 L4 length:4 (50,41)->(50,38))                   0.119     1.193
| (CHANX:1152713 L4 length:4 (50,37)->(47,37))                   0.119     1.312
| (CHANY:1318533 L1 length:1 (46,37)->(46,37))                   0.061     1.373
| (CHANX:1148397 L4 length:4 (46,36)->(43,36))                   0.119     1.492
| (CHANY:1306817 L1 length:1 (42,36)->(42,36))                   0.061     1.553
| (CHANX:1144081 L4 length:4 (42,35)->(39,35))                   0.119     1.672
| (CHANY:1295101 L1 length:1 (38,35)->(38,35))                   0.061     1.733
| (CHANX:1139765 L4 length:4 (38,34)->(35,34))                   0.119     1.852
| (CHANY:1286129 L4 length:4 (35,34)->(35,31))                   0.119     1.970
| (CHANX:1123489 L1 length:1 (35,30)->(35,30))                   0.061     2.031
| (CHANY:1282957 L4 length:4 (34,30)->(34,27))                   0.119     2.150
| (CHANX:1107173 L1 length:1 (34,26)->(34,26))                   0.061     2.211
| (CHANY:1279785 L4 length:4 (33,26)->(33,23))                   0.119     2.330
| (CHANX:1090665 L4 length:4 (33,22)->(30,22))                   0.119     2.449
| (CHANY:1268069 L1 length:1 (29,22)->(29,22))                   0.061     2.510
| (CHANX:1086349 L4 length:4 (29,21)->(26,21))                   0.119     2.629
| (CHANY:1256353 L1 length:1 (25,21)->(25,21))                   0.061     2.690
| (CHANX:1082033 L4 length:4 (25,20)->(22,20))                   0.119     2.809
| (CHANX:1082021 L1 length:1 (22,20)->(22,20))                   0.061     2.870
| (CHANY:1244457 L4 length:4 (21,20)->(21,17))                   0.119     2.989
| (CHANX:1065513 L4 length:4 (21,16)->(18,16))                   0.119     3.108
| (CHANX:1065485 L1 length:1 (18,16)->(18,16))                   0.061     3.169
| (CHANY:1232577 L4 length:4 (17,16)->(17,13))                   0.119     3.287
| (CHANX:1049169 L1 length:1 (17,12)->(17,12))                   0.061     3.348
| (CHANY:1229405 L4 length:4 (16,12)->(16,9))                    0.119     3.467
| (CHANX:1032853 L1 length:1 (16,8)->(16,8))                     0.061     3.528
| (CHANY:1226233 L4 length:4 (15,8)->(15,5))                     0.119     3.647
| (CHANX:1020700 L4 length:4 (16,5)->(19,5))                     0.119     3.766
| (IPIN:230233 side: (TOP,) (16,5))                              0.101     3.867
| (intra 'bram' routing)                                         0.000     3.867
doutB[216].WEN_B2[0] (RS_TDP36K at (16,5))                       0.000     3.867
data arrival time                                                          3.867

clock clkA (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clkA.inpad[0] (.input at (51,44))                                0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing:global net)                               0.000     0.894
| (intra 'bram' routing)                                         0.000     0.894
doutB[216].CLK_B2[0] (RS_TDP36K at (16,5))                       0.000     0.894
clock uncertainty                                                0.000     0.894
cell setup time                                                 -0.228     0.667
data required time                                                         0.667
--------------------------------------------------------------------------------
data required time                                                         0.667
data arrival time                                                         -3.867
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.200


#Path 14
Startpoint: dinA[5].inpad[0] (.input at (1,3) clocked by virtual_io_clock)
Endpoint  : doutB[0].WDATA_B1[5] (RS_TDP36K at (40,35) clocked by clkA)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                0.000     0.000
clock source latency                                              0.000     0.000
input external delay                                              0.000     0.000
dinA[5].inpad[0] (.input at (1,3))                                0.000     0.000
| (intra 'io' routing)                                            0.894     0.894
| (OPIN:198715 side: (RIGHT,) (1,3))                              0.000     0.894
| (CHANY:1185326 L4 length:4 (1,3)->(1,6))                        0.119     1.013
| (CHANX:1023838 L1 length:1 (2,6)->(2,6))                        0.061     1.074
| (CHANY:1188498 L4 length:4 (2,7)->(2,10))                       0.119     1.193
| (CHANX:1036106 L4 length:4 (3,9)->(6,9))                        0.119     1.312
| (CHANY:1200326 L1 length:1 (6,10)->(6,10))                      0.061     1.373
| (CHANX:1040422 L1 length:1 (7,10)->(7,10))                      0.061     1.434
| (CHANY:1203306 L4 length:4 (7,11)->(7,14))                      0.119     1.553
| (CHANY:1203474 L1 length:1 (7,14)->(7,14))                      0.061     1.614
| (CHANX:1056762 L4 length:4 (8,14)->(11,14))                     0.119     1.733
| (CHANY:1215190 L1 length:1 (11,15)->(11,15))                    0.061     1.794
| (CHANX:1061078 L4 length:4 (12,15)->(15,15))                    0.119     1.913
| (CHANY:1226906 L1 length:1 (15,16)->(15,16))                    0.061     1.974
| (CHANX:1065394 L4 length:4 (16,16)->(19,16))                    0.119     2.092
| (CHANY:1238622 L1 length:1 (19,17)->(19,17))                    0.061     2.153
| (CHANX:1069710 L4 length:4 (20,17)->(23,17))                    0.119     2.272
| (CHANY:1250338 L1 length:1 (23,18)->(23,18))                    0.061     2.333
| (CHANX:1074026 L4 length:4 (24,18)->(27,18))                    0.119     2.452
| (CHANY:1259122 L1 length:1 (26,19)->(26,19))                    0.061     2.513
| (CHANX:1078298 L4 length:4 (27,19)->(30,19))                    0.119     2.632
| (CHANY:1270838 L1 length:1 (30,20)->(30,20))                    0.061     2.693
| (CHANX:1082614 L4 length:4 (31,20)->(34,20))                    0.119     2.812
| (CHANY:1279670 L4 length:4 (33,21)->(33,24))                    0.119     2.931
| (CHANX:1099030 L1 length:1 (34,24)->(34,24))                    0.061     2.992
| (CHANY:1282842 L4 length:4 (34,25)->(34,28))                    0.119     3.111
| (CHANX:1111330 L4 length:4 (35,27)->(38,27))                    0.119     3.230
| (CHANY:1291738 L1 length:1 (37,28)->(37,28))                    0.061     3.290
| (CHANX:1115570 L4 length:4 (38,28)->(41,28))                    0.119     3.409
| (CHANY:1297640 L4 length:4 (39,29)->(39,32))                    0.119     3.528
| (CHANX:1131940 L1 length:1 (40,32)->(40,32))                    0.061     3.589
| (CHANY:1300812 L4 length:4 (40,33)->(40,36))                    0.119     3.708
| (IPIN:694573 side: (RIGHT,) (40,36))                            0.101     3.809
| (intra 'bram' routing)                                          0.000     3.809
doutB[0].WDATA_B1[5] (RS_TDP36K at (40,35))                      -0.000     3.809
data arrival time                                                           3.809

clock clkA (rise edge)                                            0.000     0.000
clock source latency                                              0.000     0.000
clkA.inpad[0] (.input at (51,44))                                 0.000     0.000
| (intra 'io' routing)                                            0.894     0.894
| (inter-block routing:global net)                                0.000     0.894
| (intra 'bram' routing)                                          0.000     0.894
doutB[0].CLK_B1[0] (RS_TDP36K at (40,35))                         0.000     0.894
clock uncertainty                                                 0.000     0.894
cell setup time                                                  -0.241     0.654
data required time                                                          0.654
---------------------------------------------------------------------------------
data required time                                                          0.654
data arrival time                                                          -3.809
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -3.155


#Path 15
Startpoint: dinA[14].inpad[0] (.input at (1,7) clocked by virtual_io_clock)
Endpoint  : doutB[0].WDATA_B1[13] (RS_TDP36K at (40,35) clocked by clkA)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                 0.000     0.000
clock source latency                                               0.000     0.000
input external delay                                               0.000     0.000
dinA[14].inpad[0] (.input at (1,7))                                0.000     0.000
| (intra 'io' routing)                                             0.894     0.894
| (OPIN:258184 side: (RIGHT,) (1,7))                               0.000     0.894
| (CHANY:1185576 L4 length:4 (1,7)->(1,10))                        0.119     1.013
| (CHANY:1185740 L1 length:1 (1,10)->(1,10))                       0.061     1.074
| (CHANX:1040128 L4 length:4 (2,10)->(5,10))                       0.119     1.193
| (CHANY:1197456 L1 length:1 (5,11)->(5,11))                       0.061     1.254
| (CHANX:1044444 L4 length:4 (6,11)->(9,11))                       0.119     1.373
| (CHANY:1209172 L1 length:1 (9,12)->(9,12))                       0.061     1.434
| (CHANX:1048760 L4 length:4 (10,12)->(13,12))                     0.119     1.553
| (CHANY:1220888 L1 length:1 (13,13)->(13,13))                     0.061     1.614
| (CHANX:1053076 L4 length:4 (14,13)->(17,13))                     0.119     1.733
| (CHANX:1053264 L4 length:4 (17,13)->(20,13))                     0.119     1.852
| (CHANX:1053444 L1 length:1 (20,13)->(20,13))                     0.061     1.913
| (CHANY:1241356 L4 length:4 (20,14)->(20,17))                     0.119     2.031
| (CHANX:1069760 L1 length:1 (21,17)->(21,17))                     0.061     2.092
| (CHANY:1244528 L4 length:4 (21,18)->(21,21))                     0.119     2.211
| (CHANX:1082020 L1 length:1 (22,20)->(22,20))                     0.061     2.272
| (CHANY:1247628 L4 length:4 (22,21)->(22,24))                     0.119     2.391
| (CHANX:1098336 L1 length:1 (23,24)->(23,24))                     0.061     2.452
| (CHANY:1250800 L4 length:4 (23,25)->(23,28))                     0.119     2.571
| (CHANX:1114652 L1 length:1 (24,28)->(24,28))                     0.061     2.632
| (CHANY:1253972 L4 length:4 (24,29)->(24,32))                     0.119     2.751
| (CHANX:1126928 L4 length:4 (25,31)->(28,31))                     0.119     2.870
| (CHANY:1265792 L1 length:1 (28,32)->(28,32))                     0.061     2.931
| (CHANX:1131244 L4 length:4 (29,32)->(32,32))                     0.119     3.050
| (CHANY:1277508 L1 length:1 (32,33)->(32,33))                     0.061     3.111
| (CHANX:1135560 L4 length:4 (33,33)->(36,33))                     0.119     3.230
| (CHANY:1283370 L1 length:1 (34,34)->(34,34))                     0.061     3.290
| (CHANX:1139778 L4 length:4 (35,34)->(38,34))                     0.119     3.409
| (CHANY:1295086 L1 length:1 (38,35)->(38,35))                     0.061     3.470
| (CHANX:1144094 L4 length:4 (39,35)->(42,35))                     0.119     3.589
| (CHANY:1300909 L1 length:1 (40,35)->(40,35))                     0.061     3.650
| (IPIN:694454 side: (RIGHT,) (40,35))                             0.101     3.751
| (intra 'bram' routing)                                           0.000     3.751
doutB[0].WDATA_B1[13] (RS_TDP36K at (40,35))                      -0.000     3.751
data arrival time                                                            3.751

clock clkA (rise edge)                                             0.000     0.000
clock source latency                                               0.000     0.000
clkA.inpad[0] (.input at (51,44))                                  0.000     0.000
| (intra 'io' routing)                                             0.894     0.894
| (inter-block routing:global net)                                 0.000     0.894
| (intra 'bram' routing)                                           0.000     0.894
doutB[0].CLK_B1[0] (RS_TDP36K at (40,35))                          0.000     0.894
clock uncertainty                                                  0.000     0.894
cell setup time                                                   -0.241     0.654
data required time                                                           0.654
----------------------------------------------------------------------------------
data required time                                                           0.654
data arrival time                                                           -3.751
----------------------------------------------------------------------------------
slack (VIOLATED)                                                            -3.097


#Path 16
Startpoint: dinA[7].inpad[0] (.input at (1,4) clocked by virtual_io_clock)
Endpoint  : doutB[0].WDATA_B1[7] (RS_TDP36K at (40,35) clocked by clkA)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                0.000     0.000
clock source latency                                              0.000     0.000
input external delay                                              0.000     0.000
dinA[7].inpad[0] (.input at (1,4))                                0.000     0.000
| (intra 'io' routing)                                            0.894     0.894
| (OPIN:212327 side: (RIGHT,) (1,4))                              0.000     0.894
| (CHANY:1185390 L4 length:4 (1,4)->(1,7))                        0.119     1.013
| (CHANX:1027902 L1 length:1 (2,7)->(2,7))                        0.061     1.074
| (CHANY:1188562 L4 length:4 (2,8)->(2,11))                       0.119     1.193
| (CHANX:1044218 L1 length:1 (3,11)->(3,11))                      0.061     1.254
| (CHANY:1191734 L4 length:4 (3,12)->(3,15))                      0.119     1.373
| (CHANX:1060534 L1 length:1 (4,15)->(4,15))                      0.061     1.434
| (CHANY:1194906 L4 length:4 (4,16)->(4,19))                      0.119     1.553
| (CHANX:1072834 L4 length:4 (5,18)->(8,18))                      0.119     1.672
| (CHANY:1206702 L1 length:1 (8,19)->(8,19))                      0.061     1.733
| (CHANX:1077150 L4 length:4 (9,19)->(12,19))                     0.119     1.852
| (CHANY:1218418 L1 length:1 (12,20)->(12,20))                    0.061     1.913
| (CHANX:1081466 L4 length:4 (13,20)->(16,20))                    0.119     2.031
| (CHANX:1081666 L4 length:4 (16,20)->(19,20))                    0.119     2.150
| (CHANY:1238862 L1 length:1 (19,21)->(19,21))                    0.061     2.211
| (CHANX:1085982 L4 length:4 (20,21)->(23,21))                    0.119     2.330
| (CHANX:1086126 L1 length:1 (23,21)->(23,21))                    0.061     2.391
| (CHANY:1250626 L4 length:4 (23,22)->(23,25))                    0.119     2.510
| (CHANX:1102442 L1 length:1 (24,25)->(24,25))                    0.061     2.571
| (CHANY:1253798 L4 length:4 (24,26)->(24,29))                    0.119     2.690
| (CHANX:1118822 L4 length:4 (25,29)->(28,29))                    0.119     2.809
| (CHANY:1265642 L1 length:1 (28,30)->(28,30))                    0.061     2.870
| (CHANX:1123138 L4 length:4 (29,30)->(32,30))                    0.119     2.989
| (CHANY:1277358 L1 length:1 (32,31)->(32,31))                    0.061     3.050
| (CHANX:1127454 L4 length:4 (33,31)->(36,31))                    0.119     3.169
| (CHANY:1289074 L1 length:1 (36,32)->(36,32))                    0.061     3.230
| (CHANX:1131770 L4 length:4 (37,32)->(40,32))                    0.119     3.348
| (CHANY:1297922 L4 length:4 (39,33)->(39,36))                    0.119     3.467
| (CHANX:1140056 L1 length:1 (40,34)->(40,34))                    0.061     3.528
| (CHANY:1300952 L4 length:4 (40,35)->(40,38))                    0.119     3.647
| (IPIN:694587 side: (RIGHT,) (40,36))                            0.101     3.748
| (intra 'bram' routing)                                          0.000     3.748
doutB[0].WDATA_B1[7] (RS_TDP36K at (40,35))                      -0.000     3.748
data arrival time                                                           3.748

clock clkA (rise edge)                                            0.000     0.000
clock source latency                                              0.000     0.000
clkA.inpad[0] (.input at (51,44))                                 0.000     0.000
| (intra 'io' routing)                                            0.894     0.894
| (inter-block routing:global net)                                0.000     0.894
| (intra 'bram' routing)                                          0.000     0.894
doutB[0].CLK_B1[0] (RS_TDP36K at (40,35))                         0.000     0.894
clock uncertainty                                                 0.000     0.894
cell setup time                                                  -0.241     0.654
data required time                                                          0.654
---------------------------------------------------------------------------------
data required time                                                          0.654
data arrival time                                                          -3.748
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -3.094


#Path 17
Startpoint: weA.inpad[0] (.input at (51,44) clocked by virtual_io_clock)
Endpoint  : doutB[216].BE_B1[0] (RS_TDP36K at (16,5) clocked by clkA)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                               0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
weA.inpad[0] (.input at (51,44))                                 0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (OPIN:966221 side: (RIGHT,) (51,44))                           0.000     0.894
| (CHANY:1333421 L4 length:3 (51,44)->(51,42))                   0.119     1.013
| (CHANX:1169221 L1 length:1 (51,41)->(51,41))                   0.061     1.074
| (CHANY:1330249 L4 length:4 (50,41)->(50,38))                   0.119     1.193
| (CHANX:1152713 L4 length:4 (50,37)->(47,37))                   0.119     1.312
| (CHANY:1318533 L1 length:1 (46,37)->(46,37))                   0.061     1.373
| (CHANX:1148397 L4 length:4 (46,36)->(43,36))                   0.119     1.492
| (CHANY:1306817 L1 length:1 (42,36)->(42,36))                   0.061     1.553
| (CHANX:1144081 L4 length:4 (42,35)->(39,35))                   0.119     1.672
| (CHANY:1295101 L1 length:1 (38,35)->(38,35))                   0.061     1.733
| (CHANX:1139765 L4 length:4 (38,34)->(35,34))                   0.119     1.852
| (CHANY:1286129 L4 length:4 (35,34)->(35,31))                   0.119     1.970
| (CHANX:1123489 L1 length:1 (35,30)->(35,30))                   0.061     2.031
| (CHANY:1282957 L4 length:4 (34,30)->(34,27))                   0.119     2.150
| (CHANX:1107173 L1 length:1 (34,26)->(34,26))                   0.061     2.211
| (CHANY:1279785 L4 length:4 (33,26)->(33,23))                   0.119     2.330
| (CHANX:1090665 L4 length:4 (33,22)->(30,22))                   0.119     2.449
| (CHANY:1268069 L1 length:1 (29,22)->(29,22))                   0.061     2.510
| (CHANX:1086349 L4 length:4 (29,21)->(26,21))                   0.119     2.629
| (CHANY:1256353 L1 length:1 (25,21)->(25,21))                   0.061     2.690
| (CHANX:1082033 L4 length:4 (25,20)->(22,20))                   0.119     2.809
| (CHANX:1082021 L1 length:1 (22,20)->(22,20))                   0.061     2.870
| (CHANY:1244457 L4 length:4 (21,20)->(21,17))                   0.119     2.989
| (CHANX:1065513 L4 length:4 (21,16)->(18,16))                   0.119     3.108
| (CHANX:1065485 L1 length:1 (18,16)->(18,16))                   0.061     3.169
| (CHANY:1232577 L4 length:4 (17,16)->(17,13))                   0.119     3.287
| (CHANX:1049169 L1 length:1 (17,12)->(17,12))                   0.061     3.348
| (CHANY:1229405 L4 length:4 (16,12)->(16,9))                    0.119     3.467
| (CHANX:1032853 L1 length:1 (16,8)->(16,8))                     0.061     3.528
| (CHANY:1226233 L4 length:4 (15,8)->(15,5))                     0.119     3.647
| (CHANX:1020700 L4 length:4 (16,5)->(19,5))                     0.119     3.766
| (IPIN:230233 side: (TOP,) (16,5))                              0.101     3.867
| (intra 'bram' routing)                                         0.000     3.867
doutB[216].BE_B1[0] (RS_TDP36K at (16,5))                        0.000     3.867
data arrival time                                                          3.867

clock clkA (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clkA.inpad[0] (.input at (51,44))                                0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing:global net)                               0.000     0.894
| (intra 'bram' routing)                                         0.000     0.894
doutB[216].CLK_B1[0] (RS_TDP36K at (16,5))                       0.000     0.894
clock uncertainty                                                0.000     0.894
cell setup time                                                 -0.111     0.783
data required time                                                         0.783
--------------------------------------------------------------------------------
data required time                                                         0.783
data arrival time                                                         -3.867
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.083


#Path 18
Startpoint: weA.inpad[0] (.input at (51,44) clocked by virtual_io_clock)
Endpoint  : doutB[216].BE_B1[1] (RS_TDP36K at (16,5) clocked by clkA)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                               0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
weA.inpad[0] (.input at (51,44))                                 0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (OPIN:966221 side: (RIGHT,) (51,44))                           0.000     0.894
| (CHANY:1333421 L4 length:3 (51,44)->(51,42))                   0.119     1.013
| (CHANX:1169221 L1 length:1 (51,41)->(51,41))                   0.061     1.074
| (CHANY:1330249 L4 length:4 (50,41)->(50,38))                   0.119     1.193
| (CHANX:1152713 L4 length:4 (50,37)->(47,37))                   0.119     1.312
| (CHANY:1318533 L1 length:1 (46,37)->(46,37))                   0.061     1.373
| (CHANX:1148397 L4 length:4 (46,36)->(43,36))                   0.119     1.492
| (CHANY:1306817 L1 length:1 (42,36)->(42,36))                   0.061     1.553
| (CHANX:1144081 L4 length:4 (42,35)->(39,35))                   0.119     1.672
| (CHANY:1295101 L1 length:1 (38,35)->(38,35))                   0.061     1.733
| (CHANX:1139765 L4 length:4 (38,34)->(35,34))                   0.119     1.852
| (CHANY:1286129 L4 length:4 (35,34)->(35,31))                   0.119     1.970
| (CHANX:1123489 L1 length:1 (35,30)->(35,30))                   0.061     2.031
| (CHANY:1282957 L4 length:4 (34,30)->(34,27))                   0.119     2.150
| (CHANX:1107173 L1 length:1 (34,26)->(34,26))                   0.061     2.211
| (CHANY:1279785 L4 length:4 (33,26)->(33,23))                   0.119     2.330
| (CHANX:1090665 L4 length:4 (33,22)->(30,22))                   0.119     2.449
| (CHANY:1268069 L1 length:1 (29,22)->(29,22))                   0.061     2.510
| (CHANX:1086349 L4 length:4 (29,21)->(26,21))                   0.119     2.629
| (CHANY:1256353 L1 length:1 (25,21)->(25,21))                   0.061     2.690
| (CHANX:1082033 L4 length:4 (25,20)->(22,20))                   0.119     2.809
| (CHANX:1082021 L1 length:1 (22,20)->(22,20))                   0.061     2.870
| (CHANY:1244457 L4 length:4 (21,20)->(21,17))                   0.119     2.989
| (CHANX:1065513 L4 length:4 (21,16)->(18,16))                   0.119     3.108
| (CHANX:1065485 L1 length:1 (18,16)->(18,16))                   0.061     3.169
| (CHANY:1232577 L4 length:4 (17,16)->(17,13))                   0.119     3.287
| (CHANX:1049169 L1 length:1 (17,12)->(17,12))                   0.061     3.348
| (CHANY:1229405 L4 length:4 (16,12)->(16,9))                    0.119     3.467
| (CHANX:1032853 L1 length:1 (16,8)->(16,8))                     0.061     3.528
| (CHANY:1226233 L4 length:4 (15,8)->(15,5))                     0.119     3.647
| (CHANX:1020700 L4 length:4 (16,5)->(19,5))                     0.119     3.766
| (IPIN:230233 side: (TOP,) (16,5))                              0.101     3.867
| (intra 'bram' routing)                                         0.000     3.867
doutB[216].BE_B1[1] (RS_TDP36K at (16,5))                        0.000     3.867
data arrival time                                                          3.867

clock clkA (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clkA.inpad[0] (.input at (51,44))                                0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing:global net)                               0.000     0.894
| (intra 'bram' routing)                                         0.000     0.894
doutB[216].CLK_B1[0] (RS_TDP36K at (16,5))                       0.000     0.894
clock uncertainty                                                0.000     0.894
cell setup time                                                 -0.111     0.783
data required time                                                         0.783
--------------------------------------------------------------------------------
data required time                                                         0.783
data arrival time                                                         -3.867
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.083


#Path 19
Startpoint: weA.inpad[0] (.input at (51,44) clocked by virtual_io_clock)
Endpoint  : doutB[216].BE_B2[0] (RS_TDP36K at (16,5) clocked by clkA)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                               0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
weA.inpad[0] (.input at (51,44))                                 0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (OPIN:966221 side: (RIGHT,) (51,44))                           0.000     0.894
| (CHANY:1333421 L4 length:3 (51,44)->(51,42))                   0.119     1.013
| (CHANX:1169221 L1 length:1 (51,41)->(51,41))                   0.061     1.074
| (CHANY:1330249 L4 length:4 (50,41)->(50,38))                   0.119     1.193
| (CHANX:1152713 L4 length:4 (50,37)->(47,37))                   0.119     1.312
| (CHANY:1318533 L1 length:1 (46,37)->(46,37))                   0.061     1.373
| (CHANX:1148397 L4 length:4 (46,36)->(43,36))                   0.119     1.492
| (CHANY:1306817 L1 length:1 (42,36)->(42,36))                   0.061     1.553
| (CHANX:1144081 L4 length:4 (42,35)->(39,35))                   0.119     1.672
| (CHANY:1295101 L1 length:1 (38,35)->(38,35))                   0.061     1.733
| (CHANX:1139765 L4 length:4 (38,34)->(35,34))                   0.119     1.852
| (CHANY:1286129 L4 length:4 (35,34)->(35,31))                   0.119     1.970
| (CHANX:1123489 L1 length:1 (35,30)->(35,30))                   0.061     2.031
| (CHANY:1282957 L4 length:4 (34,30)->(34,27))                   0.119     2.150
| (CHANX:1107173 L1 length:1 (34,26)->(34,26))                   0.061     2.211
| (CHANY:1279785 L4 length:4 (33,26)->(33,23))                   0.119     2.330
| (CHANX:1090665 L4 length:4 (33,22)->(30,22))                   0.119     2.449
| (CHANY:1268069 L1 length:1 (29,22)->(29,22))                   0.061     2.510
| (CHANX:1086349 L4 length:4 (29,21)->(26,21))                   0.119     2.629
| (CHANY:1256353 L1 length:1 (25,21)->(25,21))                   0.061     2.690
| (CHANX:1082033 L4 length:4 (25,20)->(22,20))                   0.119     2.809
| (CHANX:1082021 L1 length:1 (22,20)->(22,20))                   0.061     2.870
| (CHANY:1244457 L4 length:4 (21,20)->(21,17))                   0.119     2.989
| (CHANX:1065513 L4 length:4 (21,16)->(18,16))                   0.119     3.108
| (CHANX:1065485 L1 length:1 (18,16)->(18,16))                   0.061     3.169
| (CHANY:1232577 L4 length:4 (17,16)->(17,13))                   0.119     3.287
| (CHANX:1049169 L1 length:1 (17,12)->(17,12))                   0.061     3.348
| (CHANY:1229405 L4 length:4 (16,12)->(16,9))                    0.119     3.467
| (CHANX:1032853 L1 length:1 (16,8)->(16,8))                     0.061     3.528
| (CHANY:1226233 L4 length:4 (15,8)->(15,5))                     0.119     3.647
| (CHANX:1020700 L4 length:4 (16,5)->(19,5))                     0.119     3.766
| (IPIN:230233 side: (TOP,) (16,5))                              0.101     3.867
| (intra 'bram' routing)                                         0.000     3.867
doutB[216].BE_B2[0] (RS_TDP36K at (16,5))                        0.000     3.867
data arrival time                                                          3.867

clock clkA (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clkA.inpad[0] (.input at (51,44))                                0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing:global net)                               0.000     0.894
| (intra 'bram' routing)                                         0.000     0.894
doutB[216].CLK_B2[0] (RS_TDP36K at (16,5))                       0.000     0.894
clock uncertainty                                                0.000     0.894
cell setup time                                                 -0.109     0.785
data required time                                                         0.785
--------------------------------------------------------------------------------
data required time                                                         0.785
data arrival time                                                         -3.867
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.082


#Path 20
Startpoint: weA.inpad[0] (.input at (51,44) clocked by virtual_io_clock)
Endpoint  : doutB[216].BE_B2[1] (RS_TDP36K at (16,5) clocked by clkA)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                               0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
weA.inpad[0] (.input at (51,44))                                 0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (OPIN:966221 side: (RIGHT,) (51,44))                           0.000     0.894
| (CHANY:1333421 L4 length:3 (51,44)->(51,42))                   0.119     1.013
| (CHANX:1169221 L1 length:1 (51,41)->(51,41))                   0.061     1.074
| (CHANY:1330249 L4 length:4 (50,41)->(50,38))                   0.119     1.193
| (CHANX:1152713 L4 length:4 (50,37)->(47,37))                   0.119     1.312
| (CHANY:1318533 L1 length:1 (46,37)->(46,37))                   0.061     1.373
| (CHANX:1148397 L4 length:4 (46,36)->(43,36))                   0.119     1.492
| (CHANY:1306817 L1 length:1 (42,36)->(42,36))                   0.061     1.553
| (CHANX:1144081 L4 length:4 (42,35)->(39,35))                   0.119     1.672
| (CHANY:1295101 L1 length:1 (38,35)->(38,35))                   0.061     1.733
| (CHANX:1139765 L4 length:4 (38,34)->(35,34))                   0.119     1.852
| (CHANY:1286129 L4 length:4 (35,34)->(35,31))                   0.119     1.970
| (CHANX:1123489 L1 length:1 (35,30)->(35,30))                   0.061     2.031
| (CHANY:1282957 L4 length:4 (34,30)->(34,27))                   0.119     2.150
| (CHANX:1107173 L1 length:1 (34,26)->(34,26))                   0.061     2.211
| (CHANY:1279785 L4 length:4 (33,26)->(33,23))                   0.119     2.330
| (CHANX:1090665 L4 length:4 (33,22)->(30,22))                   0.119     2.449
| (CHANY:1268069 L1 length:1 (29,22)->(29,22))                   0.061     2.510
| (CHANX:1086349 L4 length:4 (29,21)->(26,21))                   0.119     2.629
| (CHANY:1256353 L1 length:1 (25,21)->(25,21))                   0.061     2.690
| (CHANX:1082033 L4 length:4 (25,20)->(22,20))                   0.119     2.809
| (CHANX:1082021 L1 length:1 (22,20)->(22,20))                   0.061     2.870
| (CHANY:1244457 L4 length:4 (21,20)->(21,17))                   0.119     2.989
| (CHANX:1065513 L4 length:4 (21,16)->(18,16))                   0.119     3.108
| (CHANX:1065485 L1 length:1 (18,16)->(18,16))                   0.061     3.169
| (CHANY:1232577 L4 length:4 (17,16)->(17,13))                   0.119     3.287
| (CHANX:1049169 L1 length:1 (17,12)->(17,12))                   0.061     3.348
| (CHANY:1229405 L4 length:4 (16,12)->(16,9))                    0.119     3.467
| (CHANX:1032853 L1 length:1 (16,8)->(16,8))                     0.061     3.528
| (CHANY:1226233 L4 length:4 (15,8)->(15,5))                     0.119     3.647
| (CHANX:1020700 L4 length:4 (16,5)->(19,5))                     0.119     3.766
| (IPIN:230233 side: (TOP,) (16,5))                              0.101     3.867
| (intra 'bram' routing)                                         0.000     3.867
doutB[216].BE_B2[1] (RS_TDP36K at (16,5))                        0.000     3.867
data arrival time                                                          3.867

clock clkA (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clkA.inpad[0] (.input at (51,44))                                0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing:global net)                               0.000     0.894
| (intra 'bram' routing)                                         0.000     0.894
doutB[216].CLK_B2[0] (RS_TDP36K at (16,5))                       0.000     0.894
clock uncertainty                                                0.000     0.894
cell setup time                                                 -0.109     0.785
data required time                                                         0.785
--------------------------------------------------------------------------------
data required time                                                         0.785
data arrival time                                                         -3.867
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.082


#Path 21
Startpoint: addrB[3].inpad[0] (.input at (48,44) clocked by virtual_io_clock)
Endpoint  : doutB[216].ADDR_A1[7] (RS_TDP36K at (16,5) clocked by clkB)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                0.000     0.000
clock source latency                                              0.000     0.000
input external delay                                              0.000     0.000
addrB[3].inpad[0] (.input at (48,44))                             0.000     0.000
| (intra 'io' routing)                                            0.894     0.894
| (OPIN:957576 side: (RIGHT,) (48,44))                            0.000     0.894
| (CHANY:1324631 L4 length:4 (48,44)->(48,41))                    0.119     1.013
| (CHANX:1164955 L1 length:1 (48,40)->(48,40))                    0.061     1.074
| (CHANY:1321459 L4 length:4 (47,40)->(47,37))                    0.119     1.193
| (CHANX:1148639 L1 length:1 (47,36)->(47,36))                    0.061     1.254
| (CHANY:1318287 L4 length:4 (46,36)->(46,33))                    0.119     1.373
| (CHANX:1132323 L1 length:1 (46,32)->(46,32))                    0.061     1.434
| (CHANY:1315115 L4 length:4 (45,32)->(45,29))                    0.119     1.553
| (CHANX:1116007 L1 length:1 (45,28)->(45,28))                    0.061     1.614
| (CHANY:1312135 L1 length:1 (44,28)->(44,28))                    0.061     1.675
| (CHANX:1111691 L4 length:4 (44,27)->(41,27))                    0.119     1.794
| (CHANY:1300419 L1 length:1 (40,27)->(40,27))                    0.061     1.855
| (CHANX:1107375 L4 length:4 (40,26)->(37,26))                    0.119     1.974
| (CHANY:1288703 L1 length:1 (36,26)->(36,26))                    0.061     2.034
| (CHANX:1103059 L4 length:4 (36,25)->(33,25))                    0.119     2.153
| (CHANY:1276987 L1 length:1 (32,25)->(32,25))                    0.061     2.214
| (CHANX:1098743 L4 length:4 (32,24)->(29,24))                    0.119     2.333
| (CHANX:1098551 L4 length:4 (29,24)->(26,24))                    0.119     2.452
| (CHANX:1098359 L4 length:4 (26,24)->(23,24))                    0.119     2.571
| (CHANY:1250551 L4 length:4 (23,24)->(23,21))                    0.119     2.690
| (CHANX:1082075 L1 length:1 (23,20)->(23,20))                    0.061     2.751
| (CHANY:1247379 L4 length:4 (22,20)->(22,17))                    0.119     2.870
| (CHANX:1065759 L1 length:1 (22,16)->(22,16))                    0.061     2.931
| (CHANY:1244207 L4 length:4 (21,16)->(21,13))                    0.119     3.050
| (CHANX:1049443 L1 length:1 (21,12)->(21,12))                    0.061     3.111
| (CHANY:1241035 L4 length:4 (20,12)->(20,9))                     0.119     3.230
| (CHANX:1033127 L1 length:1 (20,8)->(20,8))                      0.061     3.290
| (CHANY:1238055 L1 length:1 (19,8)->(19,8))                      0.061     3.351
| (CHANX:1028811 L4 length:4 (19,7)->(16,7))                      0.119     3.470
| (CHANX:1028849 L1 length:1 (17,7)->(17,7))                      0.061     3.531
| (CHANY:1229085 L4 length:4 (16,7)->(16,4))                      0.119     3.650
| (IPIN:230371 side: (RIGHT,) (16,6))                             0.101     3.751
| (intra 'bram' routing)                                          0.000     3.751
doutB[216].ADDR_A1[7] (RS_TDP36K at (16,5))                      -0.000     3.751
data arrival time                                                           3.751

clock clkB (rise edge)                                            0.000     0.000
clock source latency                                              0.000     0.000
clkB.inpad[0] (.input at (51,44))                                 0.000     0.000
| (intra 'io' routing)                                            0.894     0.894
| (inter-block routing:global net)                                0.000     0.894
| (intra 'bram' routing)                                          0.000     0.894
doutB[216].CLK_A1[0] (RS_TDP36K at (16,5))                        0.000     0.894
clock uncertainty                                                 0.000     0.894
cell setup time                                                  -0.212     0.682
data required time                                                          0.682
---------------------------------------------------------------------------------
data required time                                                          0.682
data arrival time                                                          -3.751
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -3.068


#Path 22
Startpoint: addrB[2].inpad[0] (.input at (48,44) clocked by virtual_io_clock)
Endpoint  : doutB[216].ADDR_A1[6] (RS_TDP36K at (16,5) clocked by clkB)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                0.000     0.000
clock source latency                                              0.000     0.000
input external delay                                              0.000     0.000
addrB[2].inpad[0] (.input at (48,44))                             0.000     0.000
| (intra 'io' routing)                                            0.894     0.894
| (OPIN:957577 side: (RIGHT,) (48,44))                            0.000     0.894
| (CHANY:1324695 L4 length:3 (48,44)->(48,42))                    0.119     1.013
| (CHANX:1172919 L4 length:4 (48,42)->(45,42))                    0.119     1.132
| (CHANY:1315767 L4 length:4 (45,42)->(45,39))                    0.119     1.251
| (CHANX:1160535 L4 length:4 (45,39)->(42,39))                    0.119     1.370
| (CHANX:1160343 L4 length:4 (42,39)->(39,39))                    0.119     1.489
| (CHANY:1295351 L1 length:1 (38,39)->(38,39))                    0.061     1.550
| (CHANX:1156027 L4 length:4 (38,38)->(35,38))                    0.119     1.669
| (CHANY:1286403 L4 length:4 (35,38)->(35,35))                    0.119     1.788
| (CHANX:1139727 L1 length:1 (35,34)->(35,34))                    0.061     1.849
| (CHANY:1283231 L4 length:4 (34,34)->(34,31))                    0.119     1.967
| (CHANX:1123411 L1 length:1 (34,30)->(34,30))                    0.061     2.028
| (CHANY:1280059 L4 length:4 (33,30)->(33,27))                    0.119     2.147
| (CHANX:1107095 L1 length:1 (33,26)->(33,26))                    0.061     2.208
| (CHANY:1276887 L4 length:4 (32,26)->(32,23))                    0.119     2.327
| (CHANX:1090779 L1 length:1 (32,22)->(32,22))                    0.061     2.388
| (CHANY:1273715 L4 length:4 (31,22)->(31,19))                    0.119     2.507
| (CHANY:1273515 L4 length:4 (31,19)->(31,16))                    0.119     2.626
| (CHANX:1062279 L1 length:1 (31,15)->(31,15))                    0.061     2.687
| (CHANY:1270535 L1 length:1 (30,15)->(30,15))                    0.061     2.748
| (CHANX:1057963 L4 length:4 (30,14)->(27,14))                    0.119     2.867
| (CHANY:1258819 L1 length:1 (26,14)->(26,14))                    0.061     2.928
| (CHANX:1053647 L4 length:4 (26,13)->(23,13))                    0.119     3.047
| (CHANY:1247103 L1 length:1 (22,13)->(22,13))                    0.061     3.108
| (CHANX:1049331 L4 length:4 (22,12)->(19,12))                    0.119     3.226
| (CHANY:1238123 L4 length:4 (19,12)->(19,9))                     0.119     3.345
| (CHANX:1037107 L1 length:1 (19,9)->(19,9))                      0.061     3.406
| (CHANY:1235035 L4 length:4 (18,9)->(18,6))                      0.119     3.525
| (CHANX:1024707 L4 length:4 (18,6)->(15,6))                      0.119     3.644
| (IPIN:230333 side: (TOP,) (16,6))                               0.101     3.745
| (intra 'bram' routing)                                          0.000     3.745
doutB[216].ADDR_A1[6] (RS_TDP36K at (16,5))                      -0.000     3.745
data arrival time                                                           3.745

clock clkB (rise edge)                                            0.000     0.000
clock source latency                                              0.000     0.000
clkB.inpad[0] (.input at (51,44))                                 0.000     0.000
| (intra 'io' routing)                                            0.894     0.894
| (inter-block routing:global net)                                0.000     0.894
| (intra 'bram' routing)                                          0.000     0.894
doutB[216].CLK_A1[0] (RS_TDP36K at (16,5))                        0.000     0.894
clock uncertainty                                                 0.000     0.894
cell setup time                                                  -0.212     0.682
data required time                                                          0.682
---------------------------------------------------------------------------------
data required time                                                          0.682
data arrival time                                                          -3.745
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -3.062


#Path 23
Startpoint: weB.inpad[0] (.input at (51,44) clocked by virtual_io_clock)
Endpoint  : doutB[216].WEN_A2[0] (RS_TDP36K at (16,5) clocked by clkB)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                               0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
weB.inpad[0] (.input at (51,44))                                 0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (OPIN:966220 side: (RIGHT,) (51,44))                           0.000     0.894
| (CHANY:1333353 L4 length:4 (51,44)->(51,41))                   0.119     1.013
| (CHANX:1164969 L4 length:4 (51,40)->(48,40))                   0.119     1.132
| (CHANY:1321637 L1 length:1 (47,40)->(47,40))                   0.061     1.193
| (CHANX:1160653 L4 length:4 (47,39)->(44,39))                   0.119     1.312
| (CHANY:1309921 L1 length:1 (43,39)->(43,39))                   0.061     1.373
| (CHANX:1156337 L4 length:4 (43,38)->(40,38))                   0.119     1.492
| (CHANY:1298205 L1 length:1 (39,38)->(39,38))                   0.061     1.553
| (CHANX:1152021 L4 length:4 (39,37)->(36,37))                   0.119     1.672
| (CHANY:1289233 L4 length:4 (36,37)->(36,34))                   0.119     1.791
| (CHANX:1135745 L1 length:1 (36,33)->(36,33))                   0.061     1.852
| (CHANY:1286061 L4 length:4 (35,33)->(35,30))                   0.119     1.970
| (CHANX:1119429 L1 length:1 (35,29)->(35,29))                   0.061     2.031
| (CHANY:1282889 L4 length:4 (34,29)->(34,26))                   0.119     2.150
| (CHANX:1102921 L4 length:4 (34,25)->(31,25))                   0.119     2.269
| (CHANY:1271173 L1 length:1 (30,25)->(30,25))                   0.061     2.330
| (CHANX:1098605 L4 length:4 (30,24)->(27,24))                   0.119     2.449
| (CHANY:1259457 L1 length:1 (26,24)->(26,24))                   0.061     2.510
| (CHANX:1094289 L4 length:4 (26,23)->(23,23))                   0.119     2.629
| (CHANY:1247741 L1 length:1 (22,23)->(22,23))                   0.061     2.690
| (CHANX:1089973 L4 length:4 (22,22)->(19,22))                   0.119     2.809
| (CHANY:1238769 L4 length:4 (19,22)->(19,19))                   0.119     2.928
| (CHANX:1073697 L1 length:1 (19,18)->(19,18))                   0.061     2.989
| (CHANY:1235597 L4 length:4 (18,18)->(18,15))                   0.119     3.108
| (CHANX:1061433 L1 length:1 (18,15)->(18,15))                   0.061     3.169
| (CHANY:1232501 L4 length:4 (17,15)->(17,12))                   0.119     3.287
| (CHANY:1232305 L4 length:4 (17,12)->(17,9))                    0.119     3.406
| (CHANX:1032929 L1 length:1 (17,8)->(17,8))                     0.061     3.467
| (CHANY:1229133 L4 length:4 (16,8)->(16,5))                     0.119     3.586
| (CHANY:1229113 L1 length:1 (16,5)->(16,5))                     0.061     3.647
| (IPIN:230260 side: (RIGHT,) (16,5))                            0.101     3.748
| (intra 'bram' routing)                                         0.000     3.748
doutB[216].WEN_A2[0] (RS_TDP36K at (16,5))                      -0.000     3.748
data arrival time                                                          3.748

clock clkB (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clkB.inpad[0] (.input at (51,44))                                0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing:global net)                               0.000     0.894
| (intra 'bram' routing)                                         0.000     0.894
doutB[216].CLK_A2[0] (RS_TDP36K at (16,5))                       0.000     0.894
clock uncertainty                                                0.000     0.894
cell setup time                                                 -0.199     0.696
data required time                                                         0.696
--------------------------------------------------------------------------------
data required time                                                         0.696
data arrival time                                                         -3.748
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.052


#Path 24
Startpoint: addrA[2].inpad[0] (.input at (48,44) clocked by virtual_io_clock)
Endpoint  : doutB[216].ADDR_B2[6] (RS_TDP36K at (16,5) clocked by clkA)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                0.000     0.000
clock source latency                                              0.000     0.000
input external delay                                              0.000     0.000
addrA[2].inpad[0] (.input at (48,44))                             0.000     0.000
| (intra 'io' routing)                                            0.894     0.894
| (OPIN:957581 side: (RIGHT,) (48,44))                            0.000     0.894
| (CHANY:1324681 L4 length:3 (48,44)->(48,42))                    0.119     1.013
| (CHANX:1168841 L4 length:4 (48,41)->(45,41))                    0.119     1.132
| (CHANY:1312965 L1 length:1 (44,41)->(44,41))                    0.061     1.193
| (CHANX:1164525 L4 length:4 (44,40)->(41,40))                    0.119     1.312
| (CHANY:1304153 L1 length:1 (41,40)->(41,40))                    0.061     1.373
| (CHANX:1160281 L4 length:4 (41,39)->(38,39))                    0.119     1.492
| (CHANY:1295197 L4 length:4 (38,39)->(38,36))                    0.119     1.611
| (CHANX:1151975 L4 length:4 (38,37)->(35,37))                    0.119     1.730
| (CHANY:1283431 L4 length:4 (34,37)->(34,34))                    0.119     1.849
| (CHANX:1135595 L1 length:1 (34,33)->(34,33))                    0.061     1.910
| (CHANY:1280259 L4 length:4 (33,33)->(33,30))                    0.119     2.028
| (CHANX:1119279 L1 length:1 (33,29)->(33,29))                    0.061     2.089
| (CHANY:1277087 L4 length:4 (32,29)->(32,26))                    0.119     2.208
| (CHANX:1107023 L1 length:1 (32,26)->(32,26))                    0.061     2.269
| (CHANY:1273983 L4 length:4 (31,26)->(31,23))                    0.119     2.388
| (CHANX:1090707 L1 length:1 (31,22)->(31,22))                    0.061     2.449
| (CHANY:1270811 L4 length:4 (30,22)->(30,19))                    0.119     2.568
| (CHANX:1078307 L4 length:4 (30,19)->(27,19))                    0.119     2.687
| (CHANX:1078267 L1 length:1 (27,19)->(27,19))                    0.061     2.748
| (CHANY:1258963 L4 length:4 (26,19)->(26,16))                    0.119     2.867
| (CHANX:1061951 L1 length:1 (26,15)->(26,15))                    0.061     2.928
| (CHANY:1255791 L4 length:4 (25,15)->(25,12))                    0.119     3.047
| (CHANY:1255775 L1 length:1 (25,12)->(25,12))                    0.061     3.108
| (CHANX:1045459 L4 length:4 (25,11)->(22,11))                    0.119     3.226
| (CHANY:1244059 L1 length:1 (21,11)->(21,11))                    0.061     3.287
| (CHANX:1041143 L4 length:4 (21,10)->(18,10))                    0.119     3.406
| (CHANX:1040951 L4 length:4 (18,10)->(15,10))                    0.119     3.525
| (CHANY:1229269 L4 length:4 (16,10)->(16,7))                     0.119     3.644
| (CHANX:1024733 L1 length:1 (16,6)->(16,6))                      0.061     3.705
| (IPIN:230337 side: (TOP,) (16,6))                               0.101     3.806
| (intra 'bram' routing)                                          0.000     3.806
doutB[216].ADDR_B2[6] (RS_TDP36K at (16,5))                      -0.000     3.806
data arrival time                                                           3.806

clock clkA (rise edge)                                            0.000     0.000
clock source latency                                              0.000     0.000
clkA.inpad[0] (.input at (51,44))                                 0.000     0.000
| (intra 'io' routing)                                            0.894     0.894
| (inter-block routing:global net)                                0.000     0.894
| (intra 'bram' routing)                                          0.000     0.894
doutB[216].CLK_B2[0] (RS_TDP36K at (16,5))                        0.000     0.894
clock uncertainty                                                 0.000     0.894
cell setup time                                                  -0.133     0.761
data required time                                                          0.761
---------------------------------------------------------------------------------
data required time                                                          0.761
data arrival time                                                          -3.806
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -3.045


#Path 25
Startpoint: addrA[0].inpad[0] (.input at (48,44) clocked by virtual_io_clock)
Endpoint  : doutB[216].ADDR_B2[4] (RS_TDP36K at (16,5) clocked by clkA)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                0.000     0.000
clock source latency                                              0.000     0.000
input external delay                                              0.000     0.000
addrA[0].inpad[0] (.input at (48,44))                             0.000     0.000
| (intra 'io' routing)                                            0.894     0.894
| (OPIN:957583 side: (RIGHT,) (48,44))                            0.000     0.894
| (CHANY:1324799 L1 length:1 (48,44)->(48,44))                    0.061     0.955
| (CHANX:1176979 L4 length:4 (48,43)->(45,43))                    0.119     1.074
| (CHANX:1176779 L4 length:4 (45,43)->(42,43))                    0.119     1.193
| (CHANY:1304355 L1 length:1 (41,43)->(41,43))                    0.061     1.254
| (CHANX:1172463 L4 length:4 (41,42)->(38,42))                    0.119     1.373
| (CHANY:1292639 L1 length:1 (37,42)->(37,42))                    0.061     1.434
| (CHANX:1168147 L4 length:4 (37,41)->(34,41))                    0.119     1.553
| (CHANY:1280923 L1 length:1 (33,41)->(33,41))                    0.061     1.614
| (CHANX:1163831 L4 length:4 (33,40)->(30,40))                    0.119     1.733
| (CHANY:1271959 L4 length:4 (30,40)->(30,37))                    0.119     1.852
| (CHANY:1271767 L4 length:4 (30,37)->(30,34))                    0.119     1.970
| (CHANX:1139255 L4 length:4 (30,34)->(27,34))                    0.119     2.089
| (CHANX:1139063 L4 length:4 (27,34)->(24,34))                    0.119     2.208
| (CHANY:1254103 L4 length:4 (24,34)->(24,31))                    0.119     2.327
| (CHANY:1253911 L4 length:4 (24,31)->(24,28))                    0.119     2.446
| (CHANY:1253719 L4 length:4 (24,28)->(24,25))                    0.119     2.565
| (CHANX:1098395 L1 length:1 (24,24)->(24,24))                    0.061     2.626
| (CHANY:1250547 L4 length:4 (23,24)->(23,21))                    0.119     2.745
| (CHANX:1082079 L1 length:1 (23,20)->(23,20))                    0.061     2.806
| (CHANY:1247375 L4 length:4 (22,20)->(22,17))                    0.119     2.925
| (CHANX:1065763 L1 length:1 (22,16)->(22,16))                    0.061     2.986
| (CHANY:1244203 L4 length:4 (21,16)->(21,13))                    0.119     3.105
| (CHANX:1053491 L1 length:1 (21,13)->(21,13))                    0.061     3.166
| (CHANY:1241115 L4 length:4 (20,13)->(20,10))                    0.119     3.284
| (CHANX:1037175 L1 length:1 (20,9)->(20,9))                      0.061     3.345
| (CHANY:1237943 L4 length:4 (19,9)->(19,6))                      0.119     3.464
| (CHANX:1024759 L4 length:4 (19,6)->(16,6))                      0.119     3.583
| (CHANY:1229015 L4 length:4 (16,6)->(16,3))                      0.119     3.702
| (IPIN:230358 side: (RIGHT,) (16,6))                             0.101     3.803
| (intra 'bram' routing)                                          0.000     3.803
doutB[216].ADDR_B2[4] (RS_TDP36K at (16,5))                       0.000     3.803
data arrival time                                                           3.803

clock clkA (rise edge)                                            0.000     0.000
clock source latency                                              0.000     0.000
clkA.inpad[0] (.input at (51,44))                                 0.000     0.000
| (intra 'io' routing)                                            0.894     0.894
| (inter-block routing:global net)                                0.000     0.894
| (intra 'bram' routing)                                          0.000     0.894
doutB[216].CLK_B2[0] (RS_TDP36K at (16,5))                        0.000     0.894
clock uncertainty                                                 0.000     0.894
cell setup time                                                  -0.133     0.761
data required time                                                          0.761
---------------------------------------------------------------------------------
data required time                                                          0.761
data arrival time                                                          -3.803
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -3.042


#Path 26
Startpoint: addrA[2].inpad[0] (.input at (48,44) clocked by virtual_io_clock)
Endpoint  : doutB[216].ADDR_B1[6] (RS_TDP36K at (16,5) clocked by clkA)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                0.000     0.000
clock source latency                                              0.000     0.000
input external delay                                              0.000     0.000
addrA[2].inpad[0] (.input at (48,44))                             0.000     0.000
| (intra 'io' routing)                                            0.894     0.894
| (OPIN:957581 side: (RIGHT,) (48,44))                            0.000     0.894
| (CHANY:1324681 L4 length:3 (48,44)->(48,42))                    0.119     1.013
| (CHANX:1168841 L4 length:4 (48,41)->(45,41))                    0.119     1.132
| (CHANY:1312965 L1 length:1 (44,41)->(44,41))                    0.061     1.193
| (CHANX:1164525 L4 length:4 (44,40)->(41,40))                    0.119     1.312
| (CHANY:1304153 L1 length:1 (41,40)->(41,40))                    0.061     1.373
| (CHANX:1160281 L4 length:4 (41,39)->(38,39))                    0.119     1.492
| (CHANY:1295197 L4 length:4 (38,39)->(38,36))                    0.119     1.611
| (CHANX:1151975 L4 length:4 (38,37)->(35,37))                    0.119     1.730
| (CHANY:1283431 L4 length:4 (34,37)->(34,34))                    0.119     1.849
| (CHANX:1135595 L1 length:1 (34,33)->(34,33))                    0.061     1.910
| (CHANY:1280259 L4 length:4 (33,33)->(33,30))                    0.119     2.028
| (CHANX:1119279 L1 length:1 (33,29)->(33,29))                    0.061     2.089
| (CHANY:1277087 L4 length:4 (32,29)->(32,26))                    0.119     2.208
| (CHANX:1107023 L1 length:1 (32,26)->(32,26))                    0.061     2.269
| (CHANY:1273983 L4 length:4 (31,26)->(31,23))                    0.119     2.388
| (CHANX:1090707 L1 length:1 (31,22)->(31,22))                    0.061     2.449
| (CHANY:1270811 L4 length:4 (30,22)->(30,19))                    0.119     2.568
| (CHANX:1078307 L4 length:4 (30,19)->(27,19))                    0.119     2.687
| (CHANX:1078267 L1 length:1 (27,19)->(27,19))                    0.061     2.748
| (CHANY:1258963 L4 length:4 (26,19)->(26,16))                    0.119     2.867
| (CHANX:1061951 L1 length:1 (26,15)->(26,15))                    0.061     2.928
| (CHANY:1255791 L4 length:4 (25,15)->(25,12))                    0.119     3.047
| (CHANY:1255775 L1 length:1 (25,12)->(25,12))                    0.061     3.108
| (CHANX:1045459 L4 length:4 (25,11)->(22,11))                    0.119     3.226
| (CHANY:1244059 L1 length:1 (21,11)->(21,11))                    0.061     3.287
| (CHANX:1041143 L4 length:4 (21,10)->(18,10))                    0.119     3.406
| (CHANX:1040951 L4 length:4 (18,10)->(15,10))                    0.119     3.525
| (CHANY:1229269 L4 length:4 (16,10)->(16,7))                     0.119     3.644
| (CHANX:1024733 L1 length:1 (16,6)->(16,6))                      0.061     3.705
| (IPIN:230337 side: (TOP,) (16,6))                               0.101     3.806
| (intra 'bram' routing)                                          0.000     3.806
doutB[216].ADDR_B1[6] (RS_TDP36K at (16,5))                      -0.000     3.806
data arrival time                                                           3.806

clock clkA (rise edge)                                            0.000     0.000
clock source latency                                              0.000     0.000
clkA.inpad[0] (.input at (51,44))                                 0.000     0.000
| (intra 'io' routing)                                            0.894     0.894
| (inter-block routing:global net)                                0.000     0.894
| (intra 'bram' routing)                                          0.000     0.894
doutB[216].CLK_B1[0] (RS_TDP36K at (16,5))                        0.000     0.894
clock uncertainty                                                 0.000     0.894
cell setup time                                                  -0.130     0.764
data required time                                                          0.764
---------------------------------------------------------------------------------
data required time                                                          0.764
data arrival time                                                          -3.806
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -3.042


#Path 27
Startpoint: dinA[10].inpad[0] (.input at (1,5) clocked by virtual_io_clock)
Endpoint  : doutB[0].WDATA_B1[9] (RS_TDP36K at (40,35) clocked by clkA)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                0.000     0.000
clock source latency                                              0.000     0.000
input external delay                                              0.000     0.000
dinA[10].inpad[0] (.input at (1,5))                               0.000     0.000
| (intra 'io' routing)                                            0.894     0.894
| (OPIN:225928 side: (RIGHT,) (1,5))                              0.000     0.894
| (CHANY:1185448 L4 length:4 (1,5)->(1,8))                        0.119     1.013
| (CHANX:1031972 L1 length:1 (2,8)->(2,8))                        0.061     1.074
| (CHANY:1188620 L4 length:4 (2,9)->(2,12))                       0.119     1.193
| (CHANX:1048288 L1 length:1 (3,12)->(3,12))                      0.061     1.254
| (CHANY:1191792 L4 length:4 (3,13)->(3,16))                      0.119     1.373
| (CHANX:1064604 L1 length:1 (4,16)->(4,16))                      0.061     1.434
| (CHANY:1194964 L4 length:4 (4,17)->(4,20))                      0.119     1.553
| (CHANX:1080920 L1 length:1 (5,20)->(5,20))                      0.061     1.614
| (CHANY:1198136 L4 length:4 (5,21)->(5,24))                      0.119     1.733
| (CHANX:1097236 L1 length:1 (6,24)->(6,24))                      0.061     1.794
| (CHANY:1201308 L4 length:4 (6,25)->(6,28))                      0.119     1.913
| (CHANX:1105478 L4 length:4 (7,26)->(10,26))                     0.119     2.031
| (CHANY:1213034 L1 length:1 (10,27)->(10,27))                    0.061     2.092
| (CHANX:1109794 L4 length:4 (11,27)->(14,27))                    0.119     2.211
| (CHANY:1224750 L1 length:1 (14,28)->(14,28))                    0.061     2.272
| (CHANX:1114110 L4 length:4 (15,28)->(18,28))                    0.119     2.391
| (CHANY:1236466 L1 length:1 (18,29)->(18,29))                    0.061     2.452
| (CHANX:1118426 L4 length:4 (19,29)->(22,29))                    0.119     2.571
| (CHANY:1248182 L1 length:1 (22,30)->(22,30))                    0.061     2.632
| (CHANX:1122742 L4 length:4 (23,30)->(26,30))                    0.119     2.751
| (CHANY:1259898 L1 length:1 (26,31)->(26,31))                    0.061     2.812
| (CHANX:1127058 L4 length:4 (27,31)->(30,31))                    0.119     2.931
| (CHANY:1271614 L1 length:1 (30,32)->(30,32))                    0.061     2.992
| (CHANX:1131374 L4 length:4 (31,32)->(34,32))                    0.119     3.111
| (CHANY:1283330 L1 length:1 (34,33)->(34,33))                    0.061     3.172
| (CHANX:1135690 L4 length:4 (35,33)->(38,33))                    0.119     3.290
| (CHANY:1295046 L1 length:1 (38,34)->(38,34))                    0.061     3.351
| (CHANX:1140006 L1 length:1 (39,34)->(39,34))                    0.061     3.412
| (CHANY:1298026 L4 length:4 (39,35)->(39,38))                    0.119     3.531
| (CHANX:1152242 L1 length:1 (40,37)->(40,37))                    0.061     3.592
| (IPIN:694638 side: (TOP,) (40,37))                              0.101     3.693
| (intra 'bram' routing)                                          0.000     3.693
doutB[0].WDATA_B1[9] (RS_TDP36K at (40,35))                      -0.000     3.693
data arrival time                                                           3.693

clock clkA (rise edge)                                            0.000     0.000
clock source latency                                              0.000     0.000
clkA.inpad[0] (.input at (51,44))                                 0.000     0.000
| (intra 'io' routing)                                            0.894     0.894
| (inter-block routing:global net)                                0.000     0.894
| (intra 'bram' routing)                                          0.000     0.894
doutB[0].CLK_B1[0] (RS_TDP36K at (40,35))                         0.000     0.894
clock uncertainty                                                 0.000     0.894
cell setup time                                                  -0.241     0.654
data required time                                                          0.654
---------------------------------------------------------------------------------
data required time                                                          0.654
data arrival time                                                          -3.693
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -3.039


#Path 28
Startpoint: dinA[13].inpad[0] (.input at (1,7) clocked by virtual_io_clock)
Endpoint  : doutB[0].WDATA_B1[12] (RS_TDP36K at (40,35) clocked by clkA)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                 0.000     0.000
clock source latency                                               0.000     0.000
input external delay                                               0.000     0.000
dinA[13].inpad[0] (.input at (1,7))                                0.000     0.000
| (intra 'io' routing)                                             0.894     0.894
| (OPIN:258195 side: (RIGHT,) (1,7))                               0.000     0.894
| (CHANY:1185582 L4 length:4 (1,7)->(1,10))                        0.119     1.013
| (CHANY:1185758 L1 length:1 (1,10)->(1,10))                       0.061     1.074
| (CHANX:1040110 L4 length:4 (2,10)->(5,10))                       0.119     1.193
| (CHANY:1197474 L1 length:1 (5,11)->(5,11))                       0.061     1.254
| (CHANX:1044426 L4 length:4 (6,11)->(9,11))                       0.119     1.373
| (CHANY:1209190 L1 length:1 (9,12)->(9,12))                       0.061     1.434
| (CHANX:1048742 L1 length:1 (10,12)->(10,12))                     0.061     1.495
| (CHANY:1212170 L4 length:4 (10,13)->(10,16))                     0.119     1.614
| (CHANX:1065058 L1 length:1 (11,16)->(11,16))                     0.061     1.675
| (CHANY:1215342 L4 length:4 (11,17)->(11,20))                     0.119     1.794
| (CHANX:1073244 L1 length:1 (12,18)->(12,18))                     0.061     1.855
| (CHANY:1218388 L4 length:4 (12,19)->(12,22))                     0.119     1.974
| (CHANX:1089560 L1 length:1 (13,22)->(13,22))                     0.061     2.034
| (CHANY:1221560 L4 length:4 (13,23)->(13,26))                     0.119     2.153
| (CHANX:1105876 L1 length:1 (14,26)->(14,26))                     0.061     2.214
| (CHANY:1224732 L4 length:4 (14,27)->(14,30))                     0.119     2.333
| (CHANY:1224872 L1 length:1 (14,30)->(14,30))                     0.061     2.394
| (CHANX:1122244 L4 length:4 (15,30)->(18,30))                     0.119     2.513
| (CHANY:1236588 L1 length:1 (18,31)->(18,31))                     0.061     2.574
| (CHANX:1126560 L4 length:4 (19,31)->(22,31))                     0.119     2.693
| (CHANY:1248304 L1 length:1 (22,32)->(22,32))                     0.061     2.754
| (CHANX:1130876 L4 length:4 (23,32)->(26,32))                     0.119     2.873
| (CHANY:1260020 L1 length:1 (26,33)->(26,33))                     0.061     2.934
| (CHANX:1135192 L4 length:4 (27,33)->(30,33))                     0.119     3.053
| (CHANY:1271736 L1 length:1 (30,34)->(30,34))                     0.061     3.114
| (CHANX:1139508 L4 length:4 (31,34)->(34,34))                     0.119     3.233
| (CHANX:1139696 L4 length:4 (34,34)->(37,34))                     0.119     3.351
| (CHANY:1292192 L1 length:1 (37,35)->(37,35))                     0.061     3.412
| (CHANX:1144012 L4 length:4 (38,35)->(41,35))                     0.119     3.531
| (CHANY:1300921 L1 length:1 (40,35)->(40,35))                     0.061     3.592
| (IPIN:694460 side: (RIGHT,) (40,35))                             0.101     3.693
| (intra 'bram' routing)                                           0.000     3.693
doutB[0].WDATA_B1[12] (RS_TDP36K at (40,35))                      -0.000     3.693
data arrival time                                                            3.693

clock clkA (rise edge)                                             0.000     0.000
clock source latency                                               0.000     0.000
clkA.inpad[0] (.input at (51,44))                                  0.000     0.000
| (intra 'io' routing)                                             0.894     0.894
| (inter-block routing:global net)                                 0.000     0.894
| (intra 'bram' routing)                                           0.000     0.894
doutB[0].CLK_B1[0] (RS_TDP36K at (40,35))                          0.000     0.894
clock uncertainty                                                  0.000     0.894
cell setup time                                                   -0.241     0.654
data required time                                                           0.654
----------------------------------------------------------------------------------
data required time                                                           0.654
data arrival time                                                           -3.693
----------------------------------------------------------------------------------
slack (VIOLATED)                                                            -3.039


#Path 29
Startpoint: addrA[0].inpad[0] (.input at (48,44) clocked by virtual_io_clock)
Endpoint  : doutB[216].ADDR_B1[4] (RS_TDP36K at (16,5) clocked by clkA)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                0.000     0.000
clock source latency                                              0.000     0.000
input external delay                                              0.000     0.000
addrA[0].inpad[0] (.input at (48,44))                             0.000     0.000
| (intra 'io' routing)                                            0.894     0.894
| (OPIN:957583 side: (RIGHT,) (48,44))                            0.000     0.894
| (CHANY:1324799 L1 length:1 (48,44)->(48,44))                    0.061     0.955
| (CHANX:1176979 L4 length:4 (48,43)->(45,43))                    0.119     1.074
| (CHANX:1176779 L4 length:4 (45,43)->(42,43))                    0.119     1.193
| (CHANY:1304355 L1 length:1 (41,43)->(41,43))                    0.061     1.254
| (CHANX:1172463 L4 length:4 (41,42)->(38,42))                    0.119     1.373
| (CHANY:1292639 L1 length:1 (37,42)->(37,42))                    0.061     1.434
| (CHANX:1168147 L4 length:4 (37,41)->(34,41))                    0.119     1.553
| (CHANY:1280923 L1 length:1 (33,41)->(33,41))                    0.061     1.614
| (CHANX:1163831 L4 length:4 (33,40)->(30,40))                    0.119     1.733
| (CHANY:1271959 L4 length:4 (30,40)->(30,37))                    0.119     1.852
| (CHANY:1271767 L4 length:4 (30,37)->(30,34))                    0.119     1.970
| (CHANX:1139255 L4 length:4 (30,34)->(27,34))                    0.119     2.089
| (CHANX:1139063 L4 length:4 (27,34)->(24,34))                    0.119     2.208
| (CHANY:1254103 L4 length:4 (24,34)->(24,31))                    0.119     2.327
| (CHANY:1253911 L4 length:4 (24,31)->(24,28))                    0.119     2.446
| (CHANY:1253719 L4 length:4 (24,28)->(24,25))                    0.119     2.565
| (CHANX:1098395 L1 length:1 (24,24)->(24,24))                    0.061     2.626
| (CHANY:1250547 L4 length:4 (23,24)->(23,21))                    0.119     2.745
| (CHANX:1082079 L1 length:1 (23,20)->(23,20))                    0.061     2.806
| (CHANY:1247375 L4 length:4 (22,20)->(22,17))                    0.119     2.925
| (CHANX:1065763 L1 length:1 (22,16)->(22,16))                    0.061     2.986
| (CHANY:1244203 L4 length:4 (21,16)->(21,13))                    0.119     3.105
| (CHANX:1053491 L1 length:1 (21,13)->(21,13))                    0.061     3.166
| (CHANY:1241115 L4 length:4 (20,13)->(20,10))                    0.119     3.284
| (CHANX:1037175 L1 length:1 (20,9)->(20,9))                      0.061     3.345
| (CHANY:1237943 L4 length:4 (19,9)->(19,6))                      0.119     3.464
| (CHANX:1024759 L4 length:4 (19,6)->(16,6))                      0.119     3.583
| (CHANY:1229015 L4 length:4 (16,6)->(16,3))                      0.119     3.702
| (IPIN:230358 side: (RIGHT,) (16,6))                             0.101     3.803
| (intra 'bram' routing)                                          0.000     3.803
doutB[216].ADDR_B1[4] (RS_TDP36K at (16,5))                       0.000     3.803
data arrival time                                                           3.803

clock clkA (rise edge)                                            0.000     0.000
clock source latency                                              0.000     0.000
clkA.inpad[0] (.input at (51,44))                                 0.000     0.000
| (intra 'io' routing)                                            0.894     0.894
| (inter-block routing:global net)                                0.000     0.894
| (intra 'bram' routing)                                          0.000     0.894
doutB[216].CLK_B1[0] (RS_TDP36K at (16,5))                        0.000     0.894
clock uncertainty                                                 0.000     0.894
cell setup time                                                  -0.130     0.764
data required time                                                          0.764
---------------------------------------------------------------------------------
data required time                                                          0.764
data arrival time                                                          -3.803
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -3.039


#Path 30
Startpoint: dinA[6].inpad[0] (.input at (1,3) clocked by virtual_io_clock)
Endpoint  : doutB[0].WDATA_B1[6] (RS_TDP36K at (40,35) clocked by clkA)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                0.000     0.000
clock source latency                                              0.000     0.000
input external delay                                              0.000     0.000
dinA[6].inpad[0] (.input at (1,3))                                0.000     0.000
| (intra 'io' routing)                                            0.894     0.894
| (OPIN:198704 side: (RIGHT,) (1,3))                              0.000     0.894
| (CHANY:1185320 L4 length:4 (1,3)->(1,6))                        0.119     1.013
| (CHANX:1023844 L1 length:1 (2,6)->(2,6))                        0.061     1.074
| (CHANY:1188492 L4 length:4 (2,7)->(2,10))                       0.119     1.193
| (CHANX:1040160 L1 length:1 (3,10)->(3,10))                      0.061     1.254
| (CHANY:1191664 L4 length:4 (3,11)->(3,14))                      0.119     1.373
| (CHANX:1056476 L1 length:1 (4,14)->(4,14))                      0.061     1.434
| (CHANY:1194836 L4 length:4 (4,15)->(4,18))                      0.119     1.553
| (CHANX:1072792 L1 length:1 (5,18)->(5,18))                      0.061     1.614
| (CHANY:1198008 L4 length:4 (5,19)->(5,22))                      0.119     1.733
| (CHANX:1089108 L1 length:1 (6,22)->(6,22))                      0.061     1.794
| (CHANY:1201180 L4 length:4 (6,23)->(6,26))                      0.119     1.913
| (CHANY:1201320 L1 length:1 (6,26)->(6,26))                      0.061     1.974
| (CHANX:1105476 L4 length:4 (7,26)->(10,26))                     0.119     2.092
| (CHANY:1213036 L1 length:1 (10,27)->(10,27))                    0.061     2.153
| (CHANX:1109792 L4 length:4 (11,27)->(14,27))                    0.119     2.272
| (CHANY:1224752 L1 length:1 (14,28)->(14,28))                    0.061     2.333
| (CHANX:1114108 L4 length:4 (15,28)->(18,28))                    0.119     2.452
| (CHANY:1236468 L1 length:1 (18,29)->(18,29))                    0.061     2.513
| (CHANX:1118424 L4 length:4 (19,29)->(22,29))                    0.119     2.632
| (CHANX:1118620 L4 length:4 (22,29)->(25,29))                    0.119     2.751
| (CHANY:1256916 L1 length:1 (25,30)->(25,30))                    0.061     2.812
| (CHANX:1122936 L4 length:4 (26,30)->(29,30))                    0.119     2.931
| (CHANY:1268632 L1 length:1 (29,31)->(29,31))                    0.061     2.992
| (CHANX:1127252 L4 length:4 (30,31)->(33,31))                    0.119     3.111
| (CHANX:1127440 L4 length:4 (33,31)->(36,31))                    0.119     3.230
| (CHANY:1289088 L1 length:1 (36,32)->(36,32))                    0.061     3.290
| (CHANX:1131756 L4 length:4 (37,32)->(40,32))                    0.119     3.409
| (CHANX:1131928 L1 length:1 (40,32)->(40,32))                    0.061     3.470
| (CHANY:1300824 L4 length:4 (40,33)->(40,36))                    0.119     3.589
| (IPIN:694589 side: (RIGHT,) (40,36))                            0.101     3.690
| (intra 'bram' routing)                                          0.000     3.690
doutB[0].WDATA_B1[6] (RS_TDP36K at (40,35))                      -0.000     3.690
data arrival time                                                           3.690

clock clkA (rise edge)                                            0.000     0.000
clock source latency                                              0.000     0.000
clkA.inpad[0] (.input at (51,44))                                 0.000     0.000
| (intra 'io' routing)                                            0.894     0.894
| (inter-block routing:global net)                                0.000     0.894
| (intra 'bram' routing)                                          0.000     0.894
doutB[0].CLK_B1[0] (RS_TDP36K at (40,35))                         0.000     0.894
clock uncertainty                                                 0.000     0.894
cell setup time                                                  -0.241     0.654
data required time                                                          0.654
---------------------------------------------------------------------------------
data required time                                                          0.654
data arrival time                                                          -3.690
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -3.036


#Path 31
Startpoint: dinA[12].inpad[0] (.input at (1,6) clocked by virtual_io_clock)
Endpoint  : doutB[0].WDATA_B1[11] (RS_TDP36K at (40,35) clocked by clkA)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                 0.000     0.000
clock source latency                                               0.000     0.000
input external delay                                               0.000     0.000
dinA[12].inpad[0] (.input at (1,6))                                0.000     0.000
| (intra 'io' routing)                                             0.894     0.894
| (OPIN:244572 side: (RIGHT,) (1,6))                               0.000     0.894
| (CHANY:1185480 L1 length:1 (1,6)->(1,6))                         0.061     0.955
| (CHANX:1023876 L4 length:4 (2,6)->(5,6))                         0.119     1.074
| (CHANY:1197196 L1 length:1 (5,7)->(5,7))                         0.061     1.135
| (CHANX:1028192 L4 length:4 (6,7)->(9,7))                         0.119     1.254
| (CHANY:1206004 L1 length:1 (8,8)->(8,8))                         0.061     1.315
| (CHANX:1032440 L4 length:4 (9,8)->(12,8))                        0.119     1.434
| (CHANY:1217720 L1 length:1 (12,9)->(12,9))                       0.061     1.495
| (CHANX:1036756 L4 length:4 (13,9)->(16,9))                       0.119     1.614
| (CHANY:1226544 L4 length:4 (15,10)->(15,13))                     0.119     1.733
| (CHANX:1049124 L1 length:1 (16,12)->(16,12))                     0.061     1.794
| (CHANY:1229644 L4 length:4 (16,13)->(16,16))                     0.119     1.913
| (CHANX:1065440 L1 length:1 (17,16)->(17,16))                     0.061     1.974
| (CHANY:1232816 L4 length:4 (17,17)->(17,20))                     0.119     2.092
| (CHANX:1081756 L1 length:1 (18,20)->(18,20))                     0.061     2.153
| (CHANY:1235988 L4 length:4 (18,21)->(18,24))                     0.119     2.272
| (CHANX:1094032 L4 length:4 (19,23)->(22,23))                     0.119     2.391
| (CHANY:1247808 L1 length:1 (22,24)->(22,24))                     0.061     2.452
| (CHANX:1098348 L4 length:4 (23,24)->(26,24))                     0.119     2.571
| (CHANY:1259524 L1 length:1 (26,25)->(26,25))                     0.061     2.632
| (CHANX:1102664 L4 length:4 (27,25)->(30,25))                     0.119     2.751
| (CHANY:1271240 L4 length:4 (30,26)->(30,29))                     0.119     2.870
| (CHANX:1115084 L1 length:1 (31,28)->(31,28))                     0.061     2.931
| (CHANY:1274372 L4 length:4 (31,29)->(31,32))                     0.119     3.050
| (CHANY:1274528 L1 length:1 (31,32)->(31,32))                     0.061     3.111
| (CHANX:1131436 L4 length:4 (32,32)->(35,32))                     0.119     3.230
| (CHANY:1286244 L1 length:1 (35,33)->(35,33))                     0.061     3.290
| (CHANX:1135752 L4 length:4 (36,33)->(39,33))                     0.119     3.409
| (CHANY:1297960 L4 length:4 (39,34)->(39,37))                     0.119     3.528
| (CHANX:1152260 L1 length:1 (40,37)->(40,37))                     0.061     3.589
| (IPIN:694631 side: (TOP,) (40,37))                               0.101     3.690
| (intra 'bram' routing)                                           0.000     3.690
doutB[0].WDATA_B1[11] (RS_TDP36K at (40,35))                      -0.000     3.690
data arrival time                                                            3.690

clock clkA (rise edge)                                             0.000     0.000
clock source latency                                               0.000     0.000
clkA.inpad[0] (.input at (51,44))                                  0.000     0.000
| (intra 'io' routing)                                             0.894     0.894
| (inter-block routing:global net)                                 0.000     0.894
| (intra 'bram' routing)                                           0.000     0.894
doutB[0].CLK_B1[0] (RS_TDP36K at (40,35))                          0.000     0.894
clock uncertainty                                                  0.000     0.894
cell setup time                                                   -0.241     0.654
data required time                                                           0.654
----------------------------------------------------------------------------------
data required time                                                           0.654
data arrival time                                                           -3.690
----------------------------------------------------------------------------------
slack (VIOLATED)                                                            -3.036


#Path 32
Startpoint: dinA[9].inpad[0] (.input at (1,5) clocked by virtual_io_clock)
Endpoint  : doutB[0].WDATA_B1[8] (RS_TDP36K at (40,35) clocked by clkA)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                0.000     0.000
clock source latency                                              0.000     0.000
input external delay                                              0.000     0.000
dinA[9].inpad[0] (.input at (1,5))                                0.000     0.000
| (intra 'io' routing)                                            0.894     0.894
| (OPIN:225939 side: (RIGHT,) (1,5))                              0.000     0.894
| (CHANY:1185454 L4 length:4 (1,5)->(1,8))                        0.119     1.013
| (CHANX:1031966 L1 length:1 (2,8)->(2,8))                        0.061     1.074
| (CHANY:1188626 L4 length:4 (2,9)->(2,12))                       0.119     1.193
| (CHANX:1048282 L1 length:1 (3,12)->(3,12))                      0.061     1.254
| (CHANY:1191798 L4 length:4 (3,13)->(3,16))                      0.119     1.373
| (CHANX:1064598 L1 length:1 (4,16)->(4,16))                      0.061     1.434
| (CHANY:1194970 L4 length:4 (4,17)->(4,20))                      0.119     1.553
| (CHANX:1080914 L1 length:1 (5,20)->(5,20))                      0.061     1.614
| (CHANY:1198142 L4 length:4 (5,21)->(5,24))                      0.119     1.733
| (CHANY:1198286 L1 length:1 (5,24)->(5,24))                      0.061     1.794
| (CHANX:1097278 L4 length:4 (6,24)->(9,24))                      0.119     1.913
| (CHANY:1210002 L1 length:1 (9,25)->(9,25))                      0.061     1.974
| (CHANX:1101594 L4 length:4 (10,25)->(13,25))                    0.119     2.092
| (CHANX:1101794 L4 length:4 (13,25)->(16,25))                    0.119     2.211
| (CHANY:1230446 L1 length:1 (16,26)->(16,26))                    0.061     2.272
| (CHANX:1106110 L4 length:4 (17,26)->(20,26))                    0.119     2.391
| (CHANY:1242162 L1 length:1 (20,27)->(20,27))                    0.061     2.452
| (CHANX:1110426 L4 length:4 (21,27)->(24,27))                    0.119     2.571
| (CHANY:1253878 L1 length:1 (24,28)->(24,28))                    0.061     2.632
| (CHANX:1114742 L4 length:4 (25,28)->(28,28))                    0.119     2.751
| (CHANY:1265594 L1 length:1 (28,29)->(28,29))                    0.061     2.812
| (CHANX:1119058 L4 length:4 (29,29)->(32,29))                    0.119     2.931
| (CHANY:1277310 L1 length:1 (32,30)->(32,30))                    0.061     2.992
| (CHANX:1123374 L4 length:4 (33,30)->(36,30))                    0.119     3.111
| (CHANX:1123550 L1 length:1 (36,30)->(36,30))                    0.061     3.172
| (CHANY:1289042 L4 length:4 (36,31)->(36,34))                    0.119     3.290
| (CHANX:1139866 L1 length:1 (37,34)->(37,34))                    0.061     3.351
| (CHANY:1292214 L4 length:4 (37,35)->(37,38))                    0.119     3.470
| (CHANX:1152150 L4 length:4 (38,37)->(41,37))                    0.119     3.589
| (IPIN:694623 side: (TOP,) (40,37))                              0.101     3.690
| (intra 'bram' routing)                                          0.000     3.690
doutB[0].WDATA_B1[8] (RS_TDP36K at (40,35))                      -0.000     3.690
data arrival time                                                           3.690

clock clkA (rise edge)                                            0.000     0.000
clock source latency                                              0.000     0.000
clkA.inpad[0] (.input at (51,44))                                 0.000     0.000
| (intra 'io' routing)                                            0.894     0.894
| (inter-block routing:global net)                                0.000     0.894
| (intra 'bram' routing)                                          0.000     0.894
doutB[0].CLK_B1[0] (RS_TDP36K at (40,35))                         0.000     0.894
clock uncertainty                                                 0.000     0.894
cell setup time                                                  -0.241     0.654
data required time                                                          0.654
---------------------------------------------------------------------------------
data required time                                                          0.654
data arrival time                                                          -3.690
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -3.036


#Path 33
Startpoint: dinA[4].inpad[0] (.input at (1,2) clocked by virtual_io_clock)
Endpoint  : doutB[0].WDATA_B1[4] (RS_TDP36K at (40,35) clocked by clkA)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                0.000     0.000
clock source latency                                              0.000     0.000
input external delay                                              0.000     0.000
dinA[4].inpad[0] (.input at (1,2))                                0.000     0.000
| (intra 'io' routing)                                            0.894     0.894
| (OPIN:180065 side: (RIGHT,) (1,2))                              0.000     0.894
| (CHANY:1185266 L4 length:4 (1,2)->(1,5))                        0.119     1.013
| (CHANX:1019770 L1 length:1 (2,5)->(2,5))                        0.061     1.074
| (CHANY:1188438 L4 length:4 (2,6)->(2,9))                        0.119     1.193
| (CHANX:1036086 L1 length:1 (3,9)->(3,9))                        0.061     1.254
| (CHANY:1191610 L4 length:4 (3,10)->(3,13))                      0.119     1.373
| (CHANX:1052402 L1 length:1 (4,13)->(4,13))                      0.061     1.434
| (CHANY:1194782 L4 length:4 (4,14)->(4,17))                      0.119     1.553
| (CHANX:1068718 L1 length:1 (5,17)->(5,17))                      0.061     1.614
| (CHANY:1197954 L4 length:4 (5,18)->(5,21))                      0.119     1.733
| (CHANX:1085034 L1 length:1 (6,21)->(6,21))                      0.061     1.794
| (CHANY:1201126 L4 length:4 (6,22)->(6,25))                      0.119     1.913
| (CHANX:1101414 L4 length:4 (7,25)->(10,25))                     0.119     2.031
| (CHANY:1212970 L1 length:1 (10,26)->(10,26))                    0.061     2.092
| (CHANX:1105730 L4 length:4 (11,26)->(14,26))                    0.119     2.211
| (CHANY:1224686 L1 length:1 (14,27)->(14,27))                    0.061     2.272
| (CHANX:1110046 L4 length:4 (15,27)->(18,27))                    0.119     2.391
| (CHANY:1233486 L1 length:1 (17,28)->(17,28))                    0.061     2.452
| (CHANX:1114302 L4 length:4 (18,28)->(21,28))                    0.119     2.571
| (CHANY:1245202 L1 length:1 (21,29)->(21,29))                    0.061     2.632
| (CHANX:1118618 L4 length:4 (22,29)->(25,29))                    0.119     2.751
| (CHANX:1118818 L4 length:4 (25,29)->(28,29))                    0.119     2.870
| (CHANY:1265646 L1 length:1 (28,30)->(28,30))                    0.061     2.931
| (CHANX:1123134 L4 length:4 (29,30)->(32,30))                    0.119     3.050
| (CHANY:1277362 L1 length:1 (32,31)->(32,31))                    0.061     3.111
| (CHANX:1127450 L4 length:4 (33,31)->(36,31))                    0.119     3.230
| (CHANY:1289078 L1 length:1 (36,32)->(36,32))                    0.061     3.290
| (CHANX:1131766 L4 length:4 (37,32)->(40,32))                    0.119     3.409
| (CHANY:1297910 L4 length:4 (39,33)->(39,36))                    0.119     3.528
| (CHANX:1148182 L1 length:1 (40,36)->(40,36))                    0.061     3.589
| (IPIN:694550 side: (TOP,) (40,36))                              0.101     3.690
| (intra 'bram' routing)                                          0.000     3.690
doutB[0].WDATA_B1[4] (RS_TDP36K at (40,35))                      -0.000     3.690
data arrival time                                                           3.690

clock clkA (rise edge)                                            0.000     0.000
clock source latency                                              0.000     0.000
clkA.inpad[0] (.input at (51,44))                                 0.000     0.000
| (intra 'io' routing)                                            0.894     0.894
| (inter-block routing:global net)                                0.000     0.894
| (intra 'bram' routing)                                          0.000     0.894
doutB[0].CLK_B1[0] (RS_TDP36K at (40,35))                         0.000     0.894
clock uncertainty                                                 0.000     0.894
cell setup time                                                  -0.241     0.654
data required time                                                          0.654
---------------------------------------------------------------------------------
data required time                                                          0.654
data arrival time                                                          -3.690
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -3.036


#Path 34
Startpoint: dinA[11].inpad[0] (.input at (1,6) clocked by virtual_io_clock)
Endpoint  : doutB[0].WDATA_B1[10] (RS_TDP36K at (40,35) clocked by clkA)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                 0.000     0.000
clock source latency                                               0.000     0.000
input external delay                                               0.000     0.000
dinA[11].inpad[0] (.input at (1,6))                                0.000     0.000
| (intra 'io' routing)                                             0.894     0.894
| (OPIN:244583 side: (RIGHT,) (1,6))                               0.000     0.894
| (CHANY:1185502 L1 length:1 (1,6)->(1,6))                         0.061     0.955
| (CHANX:1023854 L4 length:4 (2,6)->(5,6))                         0.119     1.074
| (CHANY:1197218 L1 length:1 (5,7)->(5,7))                         0.061     1.135
| (CHANX:1028170 L4 length:4 (6,7)->(9,7))                         0.119     1.254
| (CHANY:1206002 L1 length:1 (8,8)->(8,8))                         0.061     1.315
| (CHANX:1032442 L4 length:4 (9,8)->(12,8))                        0.119     1.434
| (CHANY:1217718 L1 length:1 (12,9)->(12,9))                       0.061     1.495
| (CHANX:1036758 L4 length:4 (13,9)->(16,9))                       0.119     1.614
| (CHANX:1036884 L4 length:4 (15,9)->(18,9))                       0.119     1.733
| (CHANX:1037072 L4 length:4 (18,9)->(21,9))                       0.119     1.852
| (CHANY:1244000 L1 length:1 (21,10)->(21,10))                     0.061     1.913
| (CHANX:1041388 L4 length:4 (22,10)->(25,10))                     0.119     2.031
| (CHANY:1255716 L1 length:1 (25,11)->(25,11))                     0.061     2.092
| (CHANX:1045704 L4 length:4 (26,11)->(29,11))                     0.119     2.211
| (CHANY:1267432 L4 length:4 (29,12)->(29,15))                     0.119     2.330
| (CHANX:1062212 L1 length:1 (30,15)->(30,15))                     0.061     2.391
| (CHANY:1270604 L4 length:4 (30,16)->(30,19))                     0.119     2.510
| (CHANY:1270776 L1 length:1 (30,19)->(30,19))                     0.061     2.571
| (CHANX:1078548 L4 length:4 (31,19)->(34,19))                     0.119     2.690
| (CHANY:1279600 L4 length:4 (33,20)->(33,23))                     0.119     2.809
| (CHANX:1094972 L1 length:1 (34,23)->(34,23))                     0.061     2.870
| (CHANY:1282772 L4 length:4 (34,24)->(34,27))                     0.119     2.989
| (CHANX:1111288 L1 length:1 (35,27)->(35,27))                     0.061     3.050
| (CHANY:1285944 L4 length:4 (35,28)->(35,31))                     0.119     3.169
| (CHANX:1127604 L1 length:1 (36,31)->(36,31))                     0.061     3.230
| (CHANY:1289116 L4 length:4 (36,32)->(36,35))                     0.119     3.348
| (CHANY:1289254 L4 length:4 (36,34)->(36,37))                     0.119     3.467
| (CHANX:1152102 L4 length:4 (37,37)->(40,37))                     0.119     3.586
| (IPIN:694624 side: (TOP,) (40,37))                               0.101     3.687
| (intra 'bram' routing)                                           0.000     3.687
doutB[0].WDATA_B1[10] (RS_TDP36K at (40,35))                      -0.000     3.687
data arrival time                                                            3.687

clock clkA (rise edge)                                             0.000     0.000
clock source latency                                               0.000     0.000
clkA.inpad[0] (.input at (51,44))                                  0.000     0.000
| (intra 'io' routing)                                             0.894     0.894
| (inter-block routing:global net)                                 0.000     0.894
| (intra 'bram' routing)                                           0.000     0.894
doutB[0].CLK_B1[0] (RS_TDP36K at (40,35))                          0.000     0.894
clock uncertainty                                                  0.000     0.894
cell setup time                                                   -0.241     0.654
data required time                                                           0.654
----------------------------------------------------------------------------------
data required time                                                           0.654
data arrival time                                                           -3.687
----------------------------------------------------------------------------------
slack (VIOLATED)                                                            -3.033


#Path 35
Startpoint: weB.inpad[0] (.input at (51,44) clocked by virtual_io_clock)
Endpoint  : doutB[216].WEN_A1[0] (RS_TDP36K at (16,5) clocked by clkB)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                               0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
weB.inpad[0] (.input at (51,44))                                 0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (OPIN:966220 side: (RIGHT,) (51,44))                           0.000     0.894
| (CHANY:1333353 L4 length:4 (51,44)->(51,41))                   0.119     1.013
| (CHANX:1164969 L4 length:4 (51,40)->(48,40))                   0.119     1.132
| (CHANY:1321637 L1 length:1 (47,40)->(47,40))                   0.061     1.193
| (CHANX:1160653 L4 length:4 (47,39)->(44,39))                   0.119     1.312
| (CHANY:1309921 L1 length:1 (43,39)->(43,39))                   0.061     1.373
| (CHANX:1156337 L4 length:4 (43,38)->(40,38))                   0.119     1.492
| (CHANY:1298205 L1 length:1 (39,38)->(39,38))                   0.061     1.553
| (CHANX:1152021 L4 length:4 (39,37)->(36,37))                   0.119     1.672
| (CHANY:1289233 L4 length:4 (36,37)->(36,34))                   0.119     1.791
| (CHANX:1135745 L1 length:1 (36,33)->(36,33))                   0.061     1.852
| (CHANY:1286061 L4 length:4 (35,33)->(35,30))                   0.119     1.970
| (CHANX:1119429 L1 length:1 (35,29)->(35,29))                   0.061     2.031
| (CHANY:1282889 L4 length:4 (34,29)->(34,26))                   0.119     2.150
| (CHANX:1102921 L4 length:4 (34,25)->(31,25))                   0.119     2.269
| (CHANY:1271173 L1 length:1 (30,25)->(30,25))                   0.061     2.330
| (CHANX:1098605 L4 length:4 (30,24)->(27,24))                   0.119     2.449
| (CHANY:1259457 L1 length:1 (26,24)->(26,24))                   0.061     2.510
| (CHANX:1094289 L4 length:4 (26,23)->(23,23))                   0.119     2.629
| (CHANY:1247741 L1 length:1 (22,23)->(22,23))                   0.061     2.690
| (CHANX:1089973 L4 length:4 (22,22)->(19,22))                   0.119     2.809
| (CHANY:1238769 L4 length:4 (19,22)->(19,19))                   0.119     2.928
| (CHANX:1073697 L1 length:1 (19,18)->(19,18))                   0.061     2.989
| (CHANY:1235597 L4 length:4 (18,18)->(18,15))                   0.119     3.108
| (CHANX:1061433 L1 length:1 (18,15)->(18,15))                   0.061     3.169
| (CHANY:1232501 L4 length:4 (17,15)->(17,12))                   0.119     3.287
| (CHANY:1232305 L4 length:4 (17,12)->(17,9))                    0.119     3.406
| (CHANX:1032929 L1 length:1 (17,8)->(17,8))                     0.061     3.467
| (CHANY:1229133 L4 length:4 (16,8)->(16,5))                     0.119     3.586
| (CHANY:1229113 L1 length:1 (16,5)->(16,5))                     0.061     3.647
| (IPIN:230260 side: (RIGHT,) (16,5))                            0.101     3.748
| (intra 'bram' routing)                                         0.000     3.748
doutB[216].WEN_A1[0] (RS_TDP36K at (16,5))                      -0.000     3.748
data arrival time                                                          3.748

clock clkB (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clkB.inpad[0] (.input at (51,44))                                0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing:global net)                               0.000     0.894
| (intra 'bram' routing)                                         0.000     0.894
doutB[216].CLK_A1[0] (RS_TDP36K at (16,5))                       0.000     0.894
clock uncertainty                                                0.000     0.894
cell setup time                                                 -0.159     0.736
data required time                                                         0.736
--------------------------------------------------------------------------------
data required time                                                         0.736
data arrival time                                                         -3.748
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.012


#Path 36
Startpoint: addrB[0].inpad[0] (.input at (48,44) clocked by virtual_io_clock)
Endpoint  : doutB[216].ADDR_A1[4] (RS_TDP36K at (16,5) clocked by clkB)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                0.000     0.000
clock source latency                                              0.000     0.000
input external delay                                              0.000     0.000
addrB[0].inpad[0] (.input at (48,44))                             0.000     0.000
| (intra 'io' routing)                                            0.894     0.894
| (OPIN:957579 side: (RIGHT,) (48,44))                            0.000     0.894
| (CHANY:1324791 L1 length:1 (48,44)->(48,44))                    0.061     0.955
| (CHANX:1176987 L4 length:4 (48,43)->(45,43))                    0.119     1.074
| (CHANY:1315843 L4 length:4 (45,43)->(45,40))                    0.119     1.193
| (CHANX:1160687 L1 length:1 (45,39)->(45,39))                    0.061     1.254
| (CHANY:1312671 L4 length:4 (44,39)->(44,36))                    0.119     1.373
| (CHANX:1144371 L1 length:1 (44,35)->(44,35))                    0.061     1.434
| (CHANY:1309499 L4 length:4 (43,35)->(43,32))                    0.119     1.553
| (CHANX:1128055 L1 length:1 (43,31)->(43,31))                    0.061     1.614
| (CHANY:1306327 L4 length:4 (42,31)->(42,28))                    0.119     1.733
| (CHANX:1111739 L1 length:1 (42,27)->(42,27))                    0.061     1.794
| (CHANY:1303155 L4 length:4 (41,27)->(41,24))                    0.119     1.913
| (CHANX:1095423 L1 length:1 (41,23)->(41,23))                    0.061     1.974
| (CHANY:1299983 L4 length:4 (40,23)->(40,20))                    0.119     2.092
| (CHANX:1079107 L1 length:1 (40,19)->(40,19))                    0.061     2.153
| (CHANY:1296811 L4 length:4 (39,19)->(39,16))                    0.119     2.272
| (CHANX:1062791 L1 length:1 (39,15)->(39,15))                    0.061     2.333
| (CHANY:1293831 L1 length:1 (38,15)->(38,15))                    0.061     2.394
| (CHANX:1058475 L4 length:4 (38,14)->(35,14))                    0.119     2.513
| (CHANY:1282115 L1 length:1 (34,14)->(34,14))                    0.061     2.574
| (CHANX:1054159 L4 length:4 (34,13)->(31,13))                    0.119     2.693
| (CHANY:1270399 L1 length:1 (30,13)->(30,13))                    0.061     2.754
| (CHANX:1049843 L4 length:4 (30,12)->(27,12))                    0.119     2.873
| (CHANX:1049643 L4 length:4 (27,12)->(24,12))                    0.119     2.992
| (CHANY:1249955 L1 length:1 (23,12)->(23,12))                    0.061     3.053
| (CHANX:1045327 L4 length:4 (23,11)->(20,11))                    0.119     3.172
| (CHANY:1238239 L1 length:1 (19,11)->(19,11))                    0.061     3.233
| (CHANX:1041011 L4 length:4 (19,10)->(16,10))                    0.119     3.351
| (CHANY:1232169 L4 length:4 (17,10)->(17,7))                     0.119     3.470
| (CHANX:1024617 L4 length:4 (17,6)->(14,6))                      0.119     3.589
| (IPIN:230328 side: (TOP,) (16,6))                               0.101     3.690
| (intra 'bram' routing)                                          0.000     3.690
doutB[216].ADDR_A1[4] (RS_TDP36K at (16,5))                      -0.000     3.690
data arrival time                                                           3.690

clock clkB (rise edge)                                            0.000     0.000
clock source latency                                              0.000     0.000
clkB.inpad[0] (.input at (51,44))                                 0.000     0.000
| (intra 'io' routing)                                            0.894     0.894
| (inter-block routing:global net)                                0.000     0.894
| (intra 'bram' routing)                                          0.000     0.894
doutB[216].CLK_A1[0] (RS_TDP36K at (16,5))                        0.000     0.894
clock uncertainty                                                 0.000     0.894
cell setup time                                                  -0.212     0.682
data required time                                                          0.682
---------------------------------------------------------------------------------
data required time                                                          0.682
data arrival time                                                          -3.690
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -3.007


#Path 37
Startpoint: addrB[1].inpad[0] (.input at (48,44) clocked by virtual_io_clock)
Endpoint  : doutB[216].ADDR_A1[5] (RS_TDP36K at (16,5) clocked by clkB)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                0.000     0.000
clock source latency                                              0.000     0.000
input external delay                                              0.000     0.000
addrB[1].inpad[0] (.input at (48,44))                             0.000     0.000
| (intra 'io' routing)                                            0.894     0.894
| (OPIN:957578 side: (RIGHT,) (48,44))                            0.000     0.894
| (CHANY:1324789 L1 length:1 (48,44)->(48,44))                    0.061     0.955
| (CHANX:1176989 L4 length:4 (48,43)->(45,43))                    0.119     1.074
| (CHANX:1176871 L4 length:4 (46,43)->(43,43))                    0.119     1.193
| (CHANY:1307111 L4 length:4 (42,43)->(42,40))                    0.119     1.312
| (CHANX:1160491 L1 length:1 (42,39)->(42,39))                    0.061     1.373
| (CHANY:1303939 L4 length:4 (41,39)->(41,36))                    0.119     1.492
| (CHANX:1144175 L1 length:1 (41,35)->(41,35))                    0.061     1.553
| (CHANY:1300767 L4 length:4 (40,35)->(40,32))                    0.119     1.672
| (CHANX:1127859 L1 length:1 (40,31)->(40,31))                    0.061     1.733
| (CHANY:1297595 L4 length:4 (39,31)->(39,28))                    0.119     1.852
| (CHANX:1111543 L1 length:1 (39,27)->(39,27))                    0.061     1.913
| (CHANY:1294423 L4 length:4 (38,27)->(38,24))                    0.119     2.031
| (CHANX:1095227 L1 length:1 (38,23)->(38,23))                    0.061     2.092
| (CHANY:1291251 L4 length:4 (37,23)->(37,20))                    0.119     2.211
| (CHANX:1078911 L1 length:1 (37,19)->(37,19))                    0.061     2.272
| (CHANY:1288079 L4 length:4 (36,19)->(36,16))                    0.119     2.391
| (CHANY:1288063 L1 length:1 (36,16)->(36,16))                    0.061     2.452
| (CHANX:1062419 L4 length:4 (36,15)->(33,15))                    0.119     2.571
| (CHANY:1276347 L1 length:1 (32,15)->(32,15))                    0.061     2.632
| (CHANX:1058103 L4 length:4 (32,14)->(29,14))                    0.119     2.751
| (CHANY:1264631 L1 length:1 (28,14)->(28,14))                    0.061     2.812
| (CHANX:1053787 L4 length:4 (28,13)->(25,13))                    0.119     2.931
| (CHANY:1252915 L1 length:1 (24,13)->(24,13))                    0.061     2.992
| (CHANX:1049471 L4 length:4 (24,12)->(21,12))                    0.119     3.111
| (CHANY:1241199 L1 length:1 (20,12)->(20,12))                    0.061     3.172
| (CHANX:1045155 L4 length:4 (20,11)->(17,11))                    0.119     3.290
| (CHANX:1045115 L1 length:1 (17,11)->(17,11))                    0.061     3.351
| (CHANY:1229331 L4 length:4 (16,11)->(16,8))                     0.119     3.470
| (CHANY:1229131 L4 length:4 (16,8)->(16,5))                      0.119     3.589
| (IPIN:230360 side: (RIGHT,) (16,6))                             0.101     3.690
| (intra 'bram' routing)                                          0.000     3.690
doutB[216].ADDR_A1[5] (RS_TDP36K at (16,5))                      -0.000     3.690
data arrival time                                                           3.690

clock clkB (rise edge)                                            0.000     0.000
clock source latency                                              0.000     0.000
clkB.inpad[0] (.input at (51,44))                                 0.000     0.000
| (intra 'io' routing)                                            0.894     0.894
| (inter-block routing:global net)                                0.000     0.894
| (intra 'bram' routing)                                          0.000     0.894
doutB[216].CLK_A1[0] (RS_TDP36K at (16,5))                        0.000     0.894
clock uncertainty                                                 0.000     0.894
cell setup time                                                  -0.212     0.682
data required time                                                          0.682
---------------------------------------------------------------------------------
data required time                                                          0.682
data arrival time                                                          -3.690
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -3.007


#Path 38
Startpoint: addrB[3].inpad[0] (.input at (48,44) clocked by virtual_io_clock)
Endpoint  : doutB[216].ADDR_A2[7] (RS_TDP36K at (16,5) clocked by clkB)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                0.000     0.000
clock source latency                                              0.000     0.000
input external delay                                              0.000     0.000
addrB[3].inpad[0] (.input at (48,44))                             0.000     0.000
| (intra 'io' routing)                                            0.894     0.894
| (OPIN:957576 side: (RIGHT,) (48,44))                            0.000     0.894
| (CHANY:1324631 L4 length:4 (48,44)->(48,41))                    0.119     1.013
| (CHANX:1164955 L1 length:1 (48,40)->(48,40))                    0.061     1.074
| (CHANY:1321459 L4 length:4 (47,40)->(47,37))                    0.119     1.193
| (CHANX:1148639 L1 length:1 (47,36)->(47,36))                    0.061     1.254
| (CHANY:1318287 L4 length:4 (46,36)->(46,33))                    0.119     1.373
| (CHANX:1132323 L1 length:1 (46,32)->(46,32))                    0.061     1.434
| (CHANY:1315115 L4 length:4 (45,32)->(45,29))                    0.119     1.553
| (CHANX:1116007 L1 length:1 (45,28)->(45,28))                    0.061     1.614
| (CHANY:1312135 L1 length:1 (44,28)->(44,28))                    0.061     1.675
| (CHANX:1111691 L4 length:4 (44,27)->(41,27))                    0.119     1.794
| (CHANY:1300419 L1 length:1 (40,27)->(40,27))                    0.061     1.855
| (CHANX:1107375 L4 length:4 (40,26)->(37,26))                    0.119     1.974
| (CHANY:1288703 L1 length:1 (36,26)->(36,26))                    0.061     2.034
| (CHANX:1103059 L4 length:4 (36,25)->(33,25))                    0.119     2.153
| (CHANY:1276987 L1 length:1 (32,25)->(32,25))                    0.061     2.214
| (CHANX:1098743 L4 length:4 (32,24)->(29,24))                    0.119     2.333
| (CHANX:1098551 L4 length:4 (29,24)->(26,24))                    0.119     2.452
| (CHANX:1098359 L4 length:4 (26,24)->(23,24))                    0.119     2.571
| (CHANY:1250551 L4 length:4 (23,24)->(23,21))                    0.119     2.690
| (CHANX:1082075 L1 length:1 (23,20)->(23,20))                    0.061     2.751
| (CHANY:1247379 L4 length:4 (22,20)->(22,17))                    0.119     2.870
| (CHANX:1065759 L1 length:1 (22,16)->(22,16))                    0.061     2.931
| (CHANY:1244207 L4 length:4 (21,16)->(21,13))                    0.119     3.050
| (CHANX:1049443 L1 length:1 (21,12)->(21,12))                    0.061     3.111
| (CHANY:1241035 L4 length:4 (20,12)->(20,9))                     0.119     3.230
| (CHANX:1033127 L1 length:1 (20,8)->(20,8))                      0.061     3.290
| (CHANY:1238055 L1 length:1 (19,8)->(19,8))                      0.061     3.351
| (CHANX:1028811 L4 length:4 (19,7)->(16,7))                      0.119     3.470
| (CHANX:1028849 L1 length:1 (17,7)->(17,7))                      0.061     3.531
| (CHANY:1229085 L4 length:4 (16,7)->(16,4))                      0.119     3.650
| (IPIN:230371 side: (RIGHT,) (16,6))                             0.101     3.751
| (intra 'bram' routing)                                          0.000     3.751
doutB[216].ADDR_A2[7] (RS_TDP36K at (16,5))                      -0.000     3.751
data arrival time                                                           3.751

clock clkB (rise edge)                                            0.000     0.000
clock source latency                                              0.000     0.000
clkB.inpad[0] (.input at (51,44))                                 0.000     0.000
| (intra 'io' routing)                                            0.894     0.894
| (inter-block routing:global net)                                0.000     0.894
| (intra 'bram' routing)                                          0.000     0.894
doutB[216].CLK_A2[0] (RS_TDP36K at (16,5))                        0.000     0.894
clock uncertainty                                                 0.000     0.894
cell setup time                                                  -0.125     0.769
data required time                                                          0.769
---------------------------------------------------------------------------------
data required time                                                          0.769
data arrival time                                                          -3.751
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -2.982


#Path 39
Startpoint: addrB[2].inpad[0] (.input at (48,44) clocked by virtual_io_clock)
Endpoint  : doutB[216].ADDR_A2[6] (RS_TDP36K at (16,5) clocked by clkB)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                0.000     0.000
clock source latency                                              0.000     0.000
input external delay                                              0.000     0.000
addrB[2].inpad[0] (.input at (48,44))                             0.000     0.000
| (intra 'io' routing)                                            0.894     0.894
| (OPIN:957577 side: (RIGHT,) (48,44))                            0.000     0.894
| (CHANY:1324695 L4 length:3 (48,44)->(48,42))                    0.119     1.013
| (CHANX:1172919 L4 length:4 (48,42)->(45,42))                    0.119     1.132
| (CHANY:1315767 L4 length:4 (45,42)->(45,39))                    0.119     1.251
| (CHANX:1160535 L4 length:4 (45,39)->(42,39))                    0.119     1.370
| (CHANX:1160343 L4 length:4 (42,39)->(39,39))                    0.119     1.489
| (CHANY:1295351 L1 length:1 (38,39)->(38,39))                    0.061     1.550
| (CHANX:1156027 L4 length:4 (38,38)->(35,38))                    0.119     1.669
| (CHANY:1286403 L4 length:4 (35,38)->(35,35))                    0.119     1.788
| (CHANX:1139727 L1 length:1 (35,34)->(35,34))                    0.061     1.849
| (CHANY:1283231 L4 length:4 (34,34)->(34,31))                    0.119     1.967
| (CHANX:1123411 L1 length:1 (34,30)->(34,30))                    0.061     2.028
| (CHANY:1280059 L4 length:4 (33,30)->(33,27))                    0.119     2.147
| (CHANX:1107095 L1 length:1 (33,26)->(33,26))                    0.061     2.208
| (CHANY:1276887 L4 length:4 (32,26)->(32,23))                    0.119     2.327
| (CHANX:1090779 L1 length:1 (32,22)->(32,22))                    0.061     2.388
| (CHANY:1273715 L4 length:4 (31,22)->(31,19))                    0.119     2.507
| (CHANY:1273515 L4 length:4 (31,19)->(31,16))                    0.119     2.626
| (CHANX:1062279 L1 length:1 (31,15)->(31,15))                    0.061     2.687
| (CHANY:1270535 L1 length:1 (30,15)->(30,15))                    0.061     2.748
| (CHANX:1057963 L4 length:4 (30,14)->(27,14))                    0.119     2.867
| (CHANY:1258819 L1 length:1 (26,14)->(26,14))                    0.061     2.928
| (CHANX:1053647 L4 length:4 (26,13)->(23,13))                    0.119     3.047
| (CHANY:1247103 L1 length:1 (22,13)->(22,13))                    0.061     3.108
| (CHANX:1049331 L4 length:4 (22,12)->(19,12))                    0.119     3.226
| (CHANY:1238123 L4 length:4 (19,12)->(19,9))                     0.119     3.345
| (CHANX:1037107 L1 length:1 (19,9)->(19,9))                      0.061     3.406
| (CHANY:1235035 L4 length:4 (18,9)->(18,6))                      0.119     3.525
| (CHANX:1024707 L4 length:4 (18,6)->(15,6))                      0.119     3.644
| (IPIN:230333 side: (TOP,) (16,6))                               0.101     3.745
| (intra 'bram' routing)                                          0.000     3.745
doutB[216].ADDR_A2[6] (RS_TDP36K at (16,5))                      -0.000     3.745
data arrival time                                                           3.745

clock clkB (rise edge)                                            0.000     0.000
clock source latency                                              0.000     0.000
clkB.inpad[0] (.input at (51,44))                                 0.000     0.000
| (intra 'io' routing)                                            0.894     0.894
| (inter-block routing:global net)                                0.000     0.894
| (intra 'bram' routing)                                          0.000     0.894
doutB[216].CLK_A2[0] (RS_TDP36K at (16,5))                        0.000     0.894
clock uncertainty                                                 0.000     0.894
cell setup time                                                  -0.125     0.769
data required time                                                          0.769
---------------------------------------------------------------------------------
data required time                                                          0.769
data arrival time                                                          -3.745
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -2.976


#Path 40
Startpoint: dinA[8].inpad[0] (.input at (1,4) clocked by virtual_io_clock)
Endpoint  : doutB[0].WDATA_B1[16] (RS_TDP36K at (40,35) clocked by clkA)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                 0.000     0.000
clock source latency                                               0.000     0.000
input external delay                                               0.000     0.000
dinA[8].inpad[0] (.input at (1,4))                                 0.000     0.000
| (intra 'io' routing)                                             0.894     0.894
| (OPIN:212316 side: (RIGHT,) (1,4))                               0.000     0.894
| (CHANY:1185384 L4 length:4 (1,4)->(1,7))                         0.119     1.013
| (CHANX:1027908 L1 length:1 (2,7)->(2,7))                         0.061     1.074
| (CHANY:1188556 L4 length:4 (2,8)->(2,11))                        0.119     1.193
| (CHANX:1044224 L1 length:1 (3,11)->(3,11))                       0.061     1.254
| (CHANY:1191728 L4 length:4 (3,12)->(3,15))                       0.119     1.373
| (CHANX:1060540 L1 length:1 (4,15)->(4,15))                       0.061     1.434
| (CHANY:1194900 L4 length:4 (4,16)->(4,19))                       0.119     1.553
| (CHANX:1072816 L4 length:4 (5,18)->(8,18))                       0.119     1.672
| (CHANY:1206720 L1 length:1 (8,19)->(8,19))                       0.061     1.733
| (CHANX:1077132 L4 length:4 (9,19)->(12,19))                      0.119     1.852
| (CHANY:1218436 L1 length:1 (12,20)->(12,20))                     0.061     1.913
| (CHANX:1081448 L4 length:4 (13,20)->(16,20))                     0.119     2.031
| (CHANY:1230152 L4 length:4 (16,21)->(16,24))                     0.119     2.150
| (CHANX:1097956 L1 length:1 (17,24)->(17,24))                     0.061     2.211
| (CHANY:1233324 L4 length:4 (17,25)->(17,28))                     0.119     2.330
| (CHANY:1233496 L1 length:1 (17,28)->(17,28))                     0.061     2.391
| (CHANX:1114292 L4 length:4 (18,28)->(21,28))                     0.119     2.510
| (CHANY:1245212 L1 length:1 (21,29)->(21,29))                     0.061     2.571
| (CHANX:1118608 L4 length:4 (22,29)->(25,29))                     0.119     2.690
| (CHANY:1256928 L1 length:1 (25,30)->(25,30))                     0.061     2.751
| (CHANX:1122924 L4 length:4 (26,30)->(29,30))                     0.119     2.870
| (CHANY:1268644 L1 length:1 (29,31)->(29,31))                     0.061     2.931
| (CHANX:1127240 L4 length:4 (30,31)->(33,31))                     0.119     3.050
| (CHANY:1280360 L4 length:4 (33,32)->(33,35))                     0.119     3.169
| (CHANY:1280524 L1 length:1 (33,35)->(33,35))                     0.061     3.230
| (CHANX:1143776 L4 length:4 (34,35)->(37,35))                     0.119     3.348
| (CHANY:1292240 L1 length:1 (37,36)->(37,36))                     0.061     3.409
| (CHANX:1148092 L4 length:4 (38,36)->(41,36))                     0.119     3.528
| (IPIN:694545 side: (TOP,) (40,36))                               0.101     3.629
| (intra 'bram' routing)                                           0.000     3.629
doutB[0].WDATA_B1[16] (RS_TDP36K at (40,35))                      -0.000     3.629
data arrival time                                                            3.629

clock clkA (rise edge)                                             0.000     0.000
clock source latency                                               0.000     0.000
clkA.inpad[0] (.input at (51,44))                                  0.000     0.000
| (intra 'io' routing)                                             0.894     0.894
| (inter-block routing:global net)                                 0.000     0.894
| (intra 'bram' routing)                                           0.000     0.894
doutB[0].CLK_B1[0] (RS_TDP36K at (40,35))                          0.000     0.894
clock uncertainty                                                  0.000     0.894
cell setup time                                                   -0.241     0.654
data required time                                                           0.654
----------------------------------------------------------------------------------
data required time                                                           0.654
data arrival time                                                           -3.629
----------------------------------------------------------------------------------
slack (VIOLATED)                                                            -2.975


#Path 41
Startpoint: dinA[17].inpad[0] (.input at (1,9) clocked by virtual_io_clock)
Endpoint  : doutB[0].WDATA_B1[17] (RS_TDP36K at (40,35) clocked by clkA)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                 0.000     0.000
clock source latency                                               0.000     0.000
input external delay                                               0.000     0.000
dinA[17].inpad[0] (.input at (1,9))                                0.000     0.000
| (intra 'io' routing)                                             0.894     0.894
| (OPIN:290451 side: (RIGHT,) (1,9))                               0.000     0.894
| (CHANY:1185694 L1 length:1 (1,9)->(1,9))                         0.061     0.955
| (CHANX:1036046 L4 length:4 (2,9)->(5,9))                         0.119     1.074
| (CHANY:1197410 L1 length:1 (5,10)->(5,10))                       0.061     1.135
| (CHANX:1040362 L4 length:4 (6,10)->(9,10))                       0.119     1.254
| (CHANY:1206194 L1 length:1 (8,11)->(8,11))                       0.061     1.315
| (CHANX:1044634 L4 length:4 (9,11)->(12,11))                      0.119     1.434
| (CHANY:1217910 L1 length:1 (12,12)->(12,12))                     0.061     1.495
| (CHANX:1048950 L4 length:4 (13,12)->(16,12))                     0.119     1.614
| (CHANX:1049076 L4 length:4 (15,12)->(18,12))                     0.119     1.733
| (CHANY:1235452 L1 length:1 (18,13)->(18,13))                     0.061     1.794
| (CHANX:1053392 L4 length:4 (19,13)->(22,13))                     0.119     1.913
| (CHANY:1247168 L1 length:1 (22,14)->(22,14))                     0.061     1.974
| (CHANX:1057708 L4 length:4 (23,14)->(26,14))                     0.119     2.092
| (CHANY:1258884 L1 length:1 (26,15)->(26,15))                     0.061     2.153
| (CHANX:1062024 L4 length:4 (27,15)->(30,15))                     0.119     2.272
| (CHANY:1270600 L4 length:4 (30,16)->(30,19))                     0.119     2.391
| (CHANX:1078532 L1 length:1 (31,19)->(31,19))                     0.061     2.452
| (CHANY:1273772 L4 length:4 (31,20)->(31,23))                     0.119     2.571
| (CHANX:1094848 L1 length:1 (32,23)->(32,23))                     0.061     2.632
| (CHANY:1276944 L4 length:4 (32,24)->(32,27))                     0.119     2.751
| (CHANX:1111164 L1 length:1 (33,27)->(33,27))                     0.061     2.812
| (CHANY:1280116 L4 length:4 (33,28)->(33,31))                     0.119     2.931
| (CHANX:1127480 L1 length:1 (34,31)->(34,31))                     0.061     2.992
| (CHANY:1283288 L4 length:4 (34,32)->(34,35))                     0.119     3.111
| (CHANX:1135706 L4 length:4 (35,33)->(38,33))                     0.119     3.230
| (CHANY:1295030 L1 length:1 (38,34)->(38,34))                     0.061     3.290
| (CHANX:1140022 L4 length:4 (39,34)->(42,34))                     0.119     3.409
| (CHANY:1300948 L4 length:4 (40,35)->(40,38))                     0.119     3.528
| (IPIN:694571 side: (RIGHT,) (40,36))                             0.101     3.629
| (intra 'bram' routing)                                           0.000     3.629
doutB[0].WDATA_B1[17] (RS_TDP36K at (40,35))                      -0.000     3.629
data arrival time                                                            3.629

clock clkA (rise edge)                                             0.000     0.000
clock source latency                                               0.000     0.000
clkA.inpad[0] (.input at (51,44))                                  0.000     0.000
| (intra 'io' routing)                                             0.894     0.894
| (inter-block routing:global net)                                 0.000     0.894
| (intra 'bram' routing)                                           0.000     0.894
doutB[0].CLK_B1[0] (RS_TDP36K at (40,35))                          0.000     0.894
clock uncertainty                                                  0.000     0.894
cell setup time                                                   -0.241     0.654
data required time                                                           0.654
----------------------------------------------------------------------------------
data required time                                                           0.654
data arrival time                                                           -3.629
----------------------------------------------------------------------------------
slack (VIOLATED)                                                            -2.975


#Path 42
Startpoint: doutB[0].RDATA_A1[14] (RS_TDP36K at (40,35) clocked by clkB)
Endpoint  : out:doutB[15].outpad[0] (.output at (29,44) clocked by virtual_io_clock)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock clkB (rise edge)                                             0.000     0.000
clock source latency                                               0.000     0.000
clkB.inpad[0] (.input at (51,44))                                  0.000     0.000
| (intra 'io' routing)                                             0.894     0.894
| (inter-block routing:global net)                                 0.000     0.894
| (intra 'bram' routing)                                           0.000     0.894
doutB[0].CLK_A1[0] (RS_TDP36K at (40,35))                          0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                  0.293     1.187
doutB[0].RDATA_A1[14] (RS_TDP36K at (40,35)) [clock-to-output]     0.000     1.187
| (intra 'bram' routing)                                           0.000     1.187
| (OPIN:694245 side: (RIGHT,) (40,35))                             0.000     1.187
| (CHANY:1300956 L4 length:4 (40,35)->(40,38))                     0.119     1.306
| (CHANX:1156159 L4 length:4 (40,38)->(37,38))                     0.119     1.425
| (CHANY:1289564 L4 length:4 (36,39)->(36,42))                     0.119     1.544
| (CHANX:1172159 L4 length:4 (36,42)->(33,42))                     0.119     1.663
| (CHANY:1280975 L1 length:1 (33,42)->(33,42))                     0.061     1.724
| (CHANX:1167907 L4 length:4 (33,41)->(30,41))                     0.119     1.842
| (CHANY:1272187 L1 length:1 (30,41)->(30,41))                     0.061     1.903
| (CHANX:1163639 L4 length:4 (30,40)->(27,40))                     0.119     2.022
| (CHANY:1269298 L4 length:4 (29,41)->(29,44))                     0.119     2.141
| (IPIN:902999 side: (RIGHT,) (29,44))                             0.101     2.242
| (intra 'io' routing)                                             0.733     2.975
out:doutB[15].outpad[0] (.output at (29,44))                       0.000     2.975
data arrival time                                                            2.975

clock virtual_io_clock (rise edge)                                 0.000     0.000
clock source latency                                               0.000     0.000
clock uncertainty                                                  0.000     0.000
output external delay                                              0.000     0.000
data required time                                                           0.000
----------------------------------------------------------------------------------
data required time                                                           0.000
data arrival time                                                           -2.975
----------------------------------------------------------------------------------
slack (VIOLATED)                                                            -2.975


#Path 43
Startpoint: weB.inpad[0] (.input at (51,44) clocked by virtual_io_clock)
Endpoint  : doutB[216].BE_A2[1] (RS_TDP36K at (16,5) clocked by clkB)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                               0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
weB.inpad[0] (.input at (51,44))                                 0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (OPIN:966220 side: (RIGHT,) (51,44))                           0.000     0.894
| (CHANY:1333353 L4 length:4 (51,44)->(51,41))                   0.119     1.013
| (CHANX:1164969 L4 length:4 (51,40)->(48,40))                   0.119     1.132
| (CHANY:1321637 L1 length:1 (47,40)->(47,40))                   0.061     1.193
| (CHANX:1160653 L4 length:4 (47,39)->(44,39))                   0.119     1.312
| (CHANY:1309921 L1 length:1 (43,39)->(43,39))                   0.061     1.373
| (CHANX:1156337 L4 length:4 (43,38)->(40,38))                   0.119     1.492
| (CHANY:1298205 L1 length:1 (39,38)->(39,38))                   0.061     1.553
| (CHANX:1152021 L4 length:4 (39,37)->(36,37))                   0.119     1.672
| (CHANY:1289233 L4 length:4 (36,37)->(36,34))                   0.119     1.791
| (CHANX:1135745 L1 length:1 (36,33)->(36,33))                   0.061     1.852
| (CHANY:1286061 L4 length:4 (35,33)->(35,30))                   0.119     1.970
| (CHANX:1119429 L1 length:1 (35,29)->(35,29))                   0.061     2.031
| (CHANY:1282889 L4 length:4 (34,29)->(34,26))                   0.119     2.150
| (CHANX:1102921 L4 length:4 (34,25)->(31,25))                   0.119     2.269
| (CHANY:1271173 L1 length:1 (30,25)->(30,25))                   0.061     2.330
| (CHANX:1098605 L4 length:4 (30,24)->(27,24))                   0.119     2.449
| (CHANY:1259457 L1 length:1 (26,24)->(26,24))                   0.061     2.510
| (CHANX:1094289 L4 length:4 (26,23)->(23,23))                   0.119     2.629
| (CHANY:1247741 L1 length:1 (22,23)->(22,23))                   0.061     2.690
| (CHANX:1089973 L4 length:4 (22,22)->(19,22))                   0.119     2.809
| (CHANY:1238769 L4 length:4 (19,22)->(19,19))                   0.119     2.928
| (CHANX:1073697 L1 length:1 (19,18)->(19,18))                   0.061     2.989
| (CHANY:1235597 L4 length:4 (18,18)->(18,15))                   0.119     3.108
| (CHANX:1061433 L1 length:1 (18,15)->(18,15))                   0.061     3.169
| (CHANY:1232501 L4 length:4 (17,15)->(17,12))                   0.119     3.287
| (CHANY:1232305 L4 length:4 (17,12)->(17,9))                    0.119     3.406
| (CHANX:1032929 L1 length:1 (17,8)->(17,8))                     0.061     3.467
| (CHANY:1229133 L4 length:4 (16,8)->(16,5))                     0.119     3.586
| (CHANY:1229113 L1 length:1 (16,5)->(16,5))                     0.061     3.647
| (IPIN:230260 side: (RIGHT,) (16,5))                            0.101     3.748
| (intra 'bram' routing)                                         0.000     3.748
doutB[216].BE_A2[1] (RS_TDP36K at (16,5))                       -0.000     3.748
data arrival time                                                          3.748

clock clkB (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clkB.inpad[0] (.input at (51,44))                                0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing:global net)                               0.000     0.894
| (intra 'bram' routing)                                         0.000     0.894
doutB[216].CLK_A2[0] (RS_TDP36K at (16,5))                       0.000     0.894
clock uncertainty                                                0.000     0.894
cell setup time                                                 -0.119     0.775
data required time                                                         0.775
--------------------------------------------------------------------------------
data required time                                                         0.775
data arrival time                                                         -3.748
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.972


#Path 44
Startpoint: weB.inpad[0] (.input at (51,44) clocked by virtual_io_clock)
Endpoint  : doutB[216].BE_A2[0] (RS_TDP36K at (16,5) clocked by clkB)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                               0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
weB.inpad[0] (.input at (51,44))                                 0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (OPIN:966220 side: (RIGHT,) (51,44))                           0.000     0.894
| (CHANY:1333353 L4 length:4 (51,44)->(51,41))                   0.119     1.013
| (CHANX:1164969 L4 length:4 (51,40)->(48,40))                   0.119     1.132
| (CHANY:1321637 L1 length:1 (47,40)->(47,40))                   0.061     1.193
| (CHANX:1160653 L4 length:4 (47,39)->(44,39))                   0.119     1.312
| (CHANY:1309921 L1 length:1 (43,39)->(43,39))                   0.061     1.373
| (CHANX:1156337 L4 length:4 (43,38)->(40,38))                   0.119     1.492
| (CHANY:1298205 L1 length:1 (39,38)->(39,38))                   0.061     1.553
| (CHANX:1152021 L4 length:4 (39,37)->(36,37))                   0.119     1.672
| (CHANY:1289233 L4 length:4 (36,37)->(36,34))                   0.119     1.791
| (CHANX:1135745 L1 length:1 (36,33)->(36,33))                   0.061     1.852
| (CHANY:1286061 L4 length:4 (35,33)->(35,30))                   0.119     1.970
| (CHANX:1119429 L1 length:1 (35,29)->(35,29))                   0.061     2.031
| (CHANY:1282889 L4 length:4 (34,29)->(34,26))                   0.119     2.150
| (CHANX:1102921 L4 length:4 (34,25)->(31,25))                   0.119     2.269
| (CHANY:1271173 L1 length:1 (30,25)->(30,25))                   0.061     2.330
| (CHANX:1098605 L4 length:4 (30,24)->(27,24))                   0.119     2.449
| (CHANY:1259457 L1 length:1 (26,24)->(26,24))                   0.061     2.510
| (CHANX:1094289 L4 length:4 (26,23)->(23,23))                   0.119     2.629
| (CHANY:1247741 L1 length:1 (22,23)->(22,23))                   0.061     2.690
| (CHANX:1089973 L4 length:4 (22,22)->(19,22))                   0.119     2.809
| (CHANY:1238769 L4 length:4 (19,22)->(19,19))                   0.119     2.928
| (CHANX:1073697 L1 length:1 (19,18)->(19,18))                   0.061     2.989
| (CHANY:1235597 L4 length:4 (18,18)->(18,15))                   0.119     3.108
| (CHANX:1061433 L1 length:1 (18,15)->(18,15))                   0.061     3.169
| (CHANY:1232501 L4 length:4 (17,15)->(17,12))                   0.119     3.287
| (CHANY:1232305 L4 length:4 (17,12)->(17,9))                    0.119     3.406
| (CHANX:1032929 L1 length:1 (17,8)->(17,8))                     0.061     3.467
| (CHANY:1229133 L4 length:4 (16,8)->(16,5))                     0.119     3.586
| (CHANY:1229113 L1 length:1 (16,5)->(16,5))                     0.061     3.647
| (IPIN:230260 side: (RIGHT,) (16,5))                            0.101     3.748
| (intra 'bram' routing)                                         0.000     3.748
doutB[216].BE_A2[0] (RS_TDP36K at (16,5))                       -0.000     3.748
data arrival time                                                          3.748

clock clkB (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clkB.inpad[0] (.input at (51,44))                                0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing:global net)                               0.000     0.894
| (intra 'bram' routing)                                         0.000     0.894
doutB[216].CLK_A2[0] (RS_TDP36K at (16,5))                       0.000     0.894
clock uncertainty                                                0.000     0.894
cell setup time                                                 -0.119     0.775
data required time                                                         0.775
--------------------------------------------------------------------------------
data required time                                                         0.775
data arrival time                                                         -3.748
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.972


#Path 45
Startpoint: weB.inpad[0] (.input at (51,44) clocked by virtual_io_clock)
Endpoint  : doutB[216].BE_A1[1] (RS_TDP36K at (16,5) clocked by clkB)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                               0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
weB.inpad[0] (.input at (51,44))                                 0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (OPIN:966220 side: (RIGHT,) (51,44))                           0.000     0.894
| (CHANY:1333353 L4 length:4 (51,44)->(51,41))                   0.119     1.013
| (CHANX:1164969 L4 length:4 (51,40)->(48,40))                   0.119     1.132
| (CHANY:1321637 L1 length:1 (47,40)->(47,40))                   0.061     1.193
| (CHANX:1160653 L4 length:4 (47,39)->(44,39))                   0.119     1.312
| (CHANY:1309921 L1 length:1 (43,39)->(43,39))                   0.061     1.373
| (CHANX:1156337 L4 length:4 (43,38)->(40,38))                   0.119     1.492
| (CHANY:1298205 L1 length:1 (39,38)->(39,38))                   0.061     1.553
| (CHANX:1152021 L4 length:4 (39,37)->(36,37))                   0.119     1.672
| (CHANY:1289233 L4 length:4 (36,37)->(36,34))                   0.119     1.791
| (CHANX:1135745 L1 length:1 (36,33)->(36,33))                   0.061     1.852
| (CHANY:1286061 L4 length:4 (35,33)->(35,30))                   0.119     1.970
| (CHANX:1119429 L1 length:1 (35,29)->(35,29))                   0.061     2.031
| (CHANY:1282889 L4 length:4 (34,29)->(34,26))                   0.119     2.150
| (CHANX:1102921 L4 length:4 (34,25)->(31,25))                   0.119     2.269
| (CHANY:1271173 L1 length:1 (30,25)->(30,25))                   0.061     2.330
| (CHANX:1098605 L4 length:4 (30,24)->(27,24))                   0.119     2.449
| (CHANY:1259457 L1 length:1 (26,24)->(26,24))                   0.061     2.510
| (CHANX:1094289 L4 length:4 (26,23)->(23,23))                   0.119     2.629
| (CHANY:1247741 L1 length:1 (22,23)->(22,23))                   0.061     2.690
| (CHANX:1089973 L4 length:4 (22,22)->(19,22))                   0.119     2.809
| (CHANY:1238769 L4 length:4 (19,22)->(19,19))                   0.119     2.928
| (CHANX:1073697 L1 length:1 (19,18)->(19,18))                   0.061     2.989
| (CHANY:1235597 L4 length:4 (18,18)->(18,15))                   0.119     3.108
| (CHANX:1061433 L1 length:1 (18,15)->(18,15))                   0.061     3.169
| (CHANY:1232501 L4 length:4 (17,15)->(17,12))                   0.119     3.287
| (CHANY:1232305 L4 length:4 (17,12)->(17,9))                    0.119     3.406
| (CHANX:1032929 L1 length:1 (17,8)->(17,8))                     0.061     3.467
| (CHANY:1229133 L4 length:4 (16,8)->(16,5))                     0.119     3.586
| (CHANY:1229113 L1 length:1 (16,5)->(16,5))                     0.061     3.647
| (IPIN:230260 side: (RIGHT,) (16,5))                            0.101     3.748
| (intra 'bram' routing)                                         0.000     3.748
doutB[216].BE_A1[1] (RS_TDP36K at (16,5))                       -0.000     3.748
data arrival time                                                          3.748

clock clkB (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clkB.inpad[0] (.input at (51,44))                                0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing:global net)                               0.000     0.894
| (intra 'bram' routing)                                         0.000     0.894
doutB[216].CLK_A1[0] (RS_TDP36K at (16,5))                       0.000     0.894
clock uncertainty                                                0.000     0.894
cell setup time                                                 -0.112     0.783
data required time                                                         0.783
--------------------------------------------------------------------------------
data required time                                                         0.783
data arrival time                                                         -3.748
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.965


#Path 46
Startpoint: weB.inpad[0] (.input at (51,44) clocked by virtual_io_clock)
Endpoint  : doutB[216].BE_A1[0] (RS_TDP36K at (16,5) clocked by clkB)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                               0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
weB.inpad[0] (.input at (51,44))                                 0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (OPIN:966220 side: (RIGHT,) (51,44))                           0.000     0.894
| (CHANY:1333353 L4 length:4 (51,44)->(51,41))                   0.119     1.013
| (CHANX:1164969 L4 length:4 (51,40)->(48,40))                   0.119     1.132
| (CHANY:1321637 L1 length:1 (47,40)->(47,40))                   0.061     1.193
| (CHANX:1160653 L4 length:4 (47,39)->(44,39))                   0.119     1.312
| (CHANY:1309921 L1 length:1 (43,39)->(43,39))                   0.061     1.373
| (CHANX:1156337 L4 length:4 (43,38)->(40,38))                   0.119     1.492
| (CHANY:1298205 L1 length:1 (39,38)->(39,38))                   0.061     1.553
| (CHANX:1152021 L4 length:4 (39,37)->(36,37))                   0.119     1.672
| (CHANY:1289233 L4 length:4 (36,37)->(36,34))                   0.119     1.791
| (CHANX:1135745 L1 length:1 (36,33)->(36,33))                   0.061     1.852
| (CHANY:1286061 L4 length:4 (35,33)->(35,30))                   0.119     1.970
| (CHANX:1119429 L1 length:1 (35,29)->(35,29))                   0.061     2.031
| (CHANY:1282889 L4 length:4 (34,29)->(34,26))                   0.119     2.150
| (CHANX:1102921 L4 length:4 (34,25)->(31,25))                   0.119     2.269
| (CHANY:1271173 L1 length:1 (30,25)->(30,25))                   0.061     2.330
| (CHANX:1098605 L4 length:4 (30,24)->(27,24))                   0.119     2.449
| (CHANY:1259457 L1 length:1 (26,24)->(26,24))                   0.061     2.510
| (CHANX:1094289 L4 length:4 (26,23)->(23,23))                   0.119     2.629
| (CHANY:1247741 L1 length:1 (22,23)->(22,23))                   0.061     2.690
| (CHANX:1089973 L4 length:4 (22,22)->(19,22))                   0.119     2.809
| (CHANY:1238769 L4 length:4 (19,22)->(19,19))                   0.119     2.928
| (CHANX:1073697 L1 length:1 (19,18)->(19,18))                   0.061     2.989
| (CHANY:1235597 L4 length:4 (18,18)->(18,15))                   0.119     3.108
| (CHANX:1061433 L1 length:1 (18,15)->(18,15))                   0.061     3.169
| (CHANY:1232501 L4 length:4 (17,15)->(17,12))                   0.119     3.287
| (CHANY:1232305 L4 length:4 (17,12)->(17,9))                    0.119     3.406
| (CHANX:1032929 L1 length:1 (17,8)->(17,8))                     0.061     3.467
| (CHANY:1229133 L4 length:4 (16,8)->(16,5))                     0.119     3.586
| (CHANY:1229113 L1 length:1 (16,5)->(16,5))                     0.061     3.647
| (IPIN:230260 side: (RIGHT,) (16,5))                            0.101     3.748
| (intra 'bram' routing)                                         0.000     3.748
doutB[216].BE_A1[0] (RS_TDP36K at (16,5))                       -0.000     3.748
data arrival time                                                          3.748

clock clkB (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clkB.inpad[0] (.input at (51,44))                                0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing:global net)                               0.000     0.894
| (intra 'bram' routing)                                         0.000     0.894
doutB[216].CLK_A1[0] (RS_TDP36K at (16,5))                       0.000     0.894
clock uncertainty                                                0.000     0.894
cell setup time                                                 -0.112     0.783
data required time                                                         0.783
--------------------------------------------------------------------------------
data required time                                                         0.783
data arrival time                                                         -3.748
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.965


#Path 47
Startpoint: addrA[1].inpad[0] (.input at (48,44) clocked by virtual_io_clock)
Endpoint  : doutB[216].ADDR_B2[5] (RS_TDP36K at (16,5) clocked by clkA)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                0.000     0.000
clock source latency                                              0.000     0.000
input external delay                                              0.000     0.000
addrA[1].inpad[0] (.input at (48,44))                             0.000     0.000
| (intra 'io' routing)                                            0.894     0.894
| (OPIN:957582 side: (RIGHT,) (48,44))                            0.000     0.894
| (CHANY:1324797 L1 length:1 (48,44)->(48,44))                    0.061     0.955
| (CHANX:1176981 L4 length:4 (48,43)->(45,43))                    0.119     1.074
| (CHANY:1315825 L4 length:4 (45,43)->(45,40))                    0.119     1.193
| (CHANX:1160705 L1 length:1 (45,39)->(45,39))                    0.061     1.254
| (CHANY:1312653 L4 length:4 (44,39)->(44,36))                    0.119     1.373
| (CHANX:1144389 L1 length:1 (44,35)->(44,35))                    0.061     1.434
| (CHANY:1309481 L4 length:4 (43,35)->(43,32))                    0.119     1.553
| (CHANX:1127881 L4 length:4 (43,31)->(40,31))                    0.119     1.672
| (CHANY:1297765 L1 length:1 (39,31)->(39,31))                    0.061     1.733
| (CHANX:1123565 L4 length:4 (39,30)->(36,30))                    0.119     1.852
| (CHANY:1286049 L1 length:1 (35,30)->(35,30))                    0.061     1.913
| (CHANX:1119249 L4 length:4 (35,29)->(32,29))                    0.119     2.031
| (CHANY:1274333 L1 length:1 (31,29)->(31,29))                    0.061     2.092
| (CHANX:1114933 L4 length:4 (31,28)->(28,28))                    0.119     2.211
| (CHANY:1262617 L1 length:1 (27,28)->(27,28))                    0.061     2.272
| (CHANX:1110617 L4 length:4 (27,27)->(24,27))                    0.119     2.391
| (CHANX:1110429 L4 length:4 (24,27)->(21,27))                    0.119     2.510
| (CHANY:1247847 L4 length:4 (22,27)->(22,24))                    0.119     2.629
| (CHANX:1094187 L1 length:1 (22,23)->(22,23))                    0.061     2.690
| (CHANY:1244675 L4 length:4 (21,23)->(21,20))                    0.119     2.809
| (CHANX:1077871 L1 length:1 (21,19)->(21,19))                    0.061     2.870
| (CHANY:1241503 L4 length:4 (20,19)->(20,16))                    0.119     2.989
| (CHANX:1061555 L1 length:1 (20,15)->(20,15))                    0.061     3.050
| (CHANY:1238331 L4 length:4 (19,15)->(19,12))                    0.119     3.169
| (CHANX:1045239 L1 length:1 (19,11)->(19,11))                    0.061     3.230
| (CHANY:1235159 L4 length:4 (18,11)->(18,8))                     0.119     3.348
| (CHANX:1032823 L4 length:4 (18,8)->(15,8))                      0.119     3.467
| (CHANY:1229141 L4 length:4 (16,8)->(16,5))                      0.119     3.586
| (IPIN:230364 side: (RIGHT,) (16,6))                             0.101     3.687
| (intra 'bram' routing)                                          0.000     3.687
doutB[216].ADDR_B2[5] (RS_TDP36K at (16,5))                      -0.000     3.687
data arrival time                                                           3.687

clock clkA (rise edge)                                            0.000     0.000
clock source latency                                              0.000     0.000
clkA.inpad[0] (.input at (51,44))                                 0.000     0.000
| (intra 'io' routing)                                            0.894     0.894
| (inter-block routing:global net)                                0.000     0.894
| (intra 'bram' routing)                                          0.000     0.894
doutB[216].CLK_B2[0] (RS_TDP36K at (16,5))                        0.000     0.894
clock uncertainty                                                 0.000     0.894
cell setup time                                                  -0.133     0.761
data required time                                                          0.761
---------------------------------------------------------------------------------
data required time                                                          0.761
data arrival time                                                          -3.687
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -2.926


#Path 48
Startpoint: addrA[1].inpad[0] (.input at (48,44) clocked by virtual_io_clock)
Endpoint  : doutB[216].ADDR_B1[5] (RS_TDP36K at (16,5) clocked by clkA)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                0.000     0.000
clock source latency                                              0.000     0.000
input external delay                                              0.000     0.000
addrA[1].inpad[0] (.input at (48,44))                             0.000     0.000
| (intra 'io' routing)                                            0.894     0.894
| (OPIN:957582 side: (RIGHT,) (48,44))                            0.000     0.894
| (CHANY:1324797 L1 length:1 (48,44)->(48,44))                    0.061     0.955
| (CHANX:1176981 L4 length:4 (48,43)->(45,43))                    0.119     1.074
| (CHANY:1315825 L4 length:4 (45,43)->(45,40))                    0.119     1.193
| (CHANX:1160705 L1 length:1 (45,39)->(45,39))                    0.061     1.254
| (CHANY:1312653 L4 length:4 (44,39)->(44,36))                    0.119     1.373
| (CHANX:1144389 L1 length:1 (44,35)->(44,35))                    0.061     1.434
| (CHANY:1309481 L4 length:4 (43,35)->(43,32))                    0.119     1.553
| (CHANX:1127881 L4 length:4 (43,31)->(40,31))                    0.119     1.672
| (CHANY:1297765 L1 length:1 (39,31)->(39,31))                    0.061     1.733
| (CHANX:1123565 L4 length:4 (39,30)->(36,30))                    0.119     1.852
| (CHANY:1286049 L1 length:1 (35,30)->(35,30))                    0.061     1.913
| (CHANX:1119249 L4 length:4 (35,29)->(32,29))                    0.119     2.031
| (CHANY:1274333 L1 length:1 (31,29)->(31,29))                    0.061     2.092
| (CHANX:1114933 L4 length:4 (31,28)->(28,28))                    0.119     2.211
| (CHANY:1262617 L1 length:1 (27,28)->(27,28))                    0.061     2.272
| (CHANX:1110617 L4 length:4 (27,27)->(24,27))                    0.119     2.391
| (CHANX:1110429 L4 length:4 (24,27)->(21,27))                    0.119     2.510
| (CHANY:1247847 L4 length:4 (22,27)->(22,24))                    0.119     2.629
| (CHANX:1094187 L1 length:1 (22,23)->(22,23))                    0.061     2.690
| (CHANY:1244675 L4 length:4 (21,23)->(21,20))                    0.119     2.809
| (CHANX:1077871 L1 length:1 (21,19)->(21,19))                    0.061     2.870
| (CHANY:1241503 L4 length:4 (20,19)->(20,16))                    0.119     2.989
| (CHANX:1061555 L1 length:1 (20,15)->(20,15))                    0.061     3.050
| (CHANY:1238331 L4 length:4 (19,15)->(19,12))                    0.119     3.169
| (CHANX:1045239 L1 length:1 (19,11)->(19,11))                    0.061     3.230
| (CHANY:1235159 L4 length:4 (18,11)->(18,8))                     0.119     3.348
| (CHANX:1032823 L4 length:4 (18,8)->(15,8))                      0.119     3.467
| (CHANY:1229141 L4 length:4 (16,8)->(16,5))                      0.119     3.586
| (IPIN:230364 side: (RIGHT,) (16,6))                             0.101     3.687
| (intra 'bram' routing)                                          0.000     3.687
doutB[216].ADDR_B1[5] (RS_TDP36K at (16,5))                      -0.000     3.687
data arrival time                                                           3.687

clock clkA (rise edge)                                            0.000     0.000
clock source latency                                              0.000     0.000
clkA.inpad[0] (.input at (51,44))                                 0.000     0.000
| (intra 'io' routing)                                            0.894     0.894
| (inter-block routing:global net)                                0.000     0.894
| (intra 'bram' routing)                                          0.000     0.894
doutB[216].CLK_B1[0] (RS_TDP36K at (16,5))                        0.000     0.894
clock uncertainty                                                 0.000     0.894
cell setup time                                                  -0.130     0.764
data required time                                                          0.764
---------------------------------------------------------------------------------
data required time                                                          0.764
data arrival time                                                          -3.687
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -2.923


#Path 49
Startpoint: addrB[0].inpad[0] (.input at (48,44) clocked by virtual_io_clock)
Endpoint  : doutB[216].ADDR_A2[4] (RS_TDP36K at (16,5) clocked by clkB)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                0.000     0.000
clock source latency                                              0.000     0.000
input external delay                                              0.000     0.000
addrB[0].inpad[0] (.input at (48,44))                             0.000     0.000
| (intra 'io' routing)                                            0.894     0.894
| (OPIN:957579 side: (RIGHT,) (48,44))                            0.000     0.894
| (CHANY:1324791 L1 length:1 (48,44)->(48,44))                    0.061     0.955
| (CHANX:1176987 L4 length:4 (48,43)->(45,43))                    0.119     1.074
| (CHANY:1315843 L4 length:4 (45,43)->(45,40))                    0.119     1.193
| (CHANX:1160687 L1 length:1 (45,39)->(45,39))                    0.061     1.254
| (CHANY:1312671 L4 length:4 (44,39)->(44,36))                    0.119     1.373
| (CHANX:1144371 L1 length:1 (44,35)->(44,35))                    0.061     1.434
| (CHANY:1309499 L4 length:4 (43,35)->(43,32))                    0.119     1.553
| (CHANX:1128055 L1 length:1 (43,31)->(43,31))                    0.061     1.614
| (CHANY:1306327 L4 length:4 (42,31)->(42,28))                    0.119     1.733
| (CHANX:1111739 L1 length:1 (42,27)->(42,27))                    0.061     1.794
| (CHANY:1303155 L4 length:4 (41,27)->(41,24))                    0.119     1.913
| (CHANX:1095423 L1 length:1 (41,23)->(41,23))                    0.061     1.974
| (CHANY:1299983 L4 length:4 (40,23)->(40,20))                    0.119     2.092
| (CHANX:1079107 L1 length:1 (40,19)->(40,19))                    0.061     2.153
| (CHANY:1296811 L4 length:4 (39,19)->(39,16))                    0.119     2.272
| (CHANX:1062791 L1 length:1 (39,15)->(39,15))                    0.061     2.333
| (CHANY:1293831 L1 length:1 (38,15)->(38,15))                    0.061     2.394
| (CHANX:1058475 L4 length:4 (38,14)->(35,14))                    0.119     2.513
| (CHANY:1282115 L1 length:1 (34,14)->(34,14))                    0.061     2.574
| (CHANX:1054159 L4 length:4 (34,13)->(31,13))                    0.119     2.693
| (CHANY:1270399 L1 length:1 (30,13)->(30,13))                    0.061     2.754
| (CHANX:1049843 L4 length:4 (30,12)->(27,12))                    0.119     2.873
| (CHANX:1049643 L4 length:4 (27,12)->(24,12))                    0.119     2.992
| (CHANY:1249955 L1 length:1 (23,12)->(23,12))                    0.061     3.053
| (CHANX:1045327 L4 length:4 (23,11)->(20,11))                    0.119     3.172
| (CHANY:1238239 L1 length:1 (19,11)->(19,11))                    0.061     3.233
| (CHANX:1041011 L4 length:4 (19,10)->(16,10))                    0.119     3.351
| (CHANY:1232169 L4 length:4 (17,10)->(17,7))                     0.119     3.470
| (CHANX:1024617 L4 length:4 (17,6)->(14,6))                      0.119     3.589
| (IPIN:230328 side: (TOP,) (16,6))                               0.101     3.690
| (intra 'bram' routing)                                          0.000     3.690
doutB[216].ADDR_A2[4] (RS_TDP36K at (16,5))                      -0.000     3.690
data arrival time                                                           3.690

clock clkB (rise edge)                                            0.000     0.000
clock source latency                                              0.000     0.000
clkB.inpad[0] (.input at (51,44))                                 0.000     0.000
| (intra 'io' routing)                                            0.894     0.894
| (inter-block routing:global net)                                0.000     0.894
| (intra 'bram' routing)                                          0.000     0.894
doutB[216].CLK_A2[0] (RS_TDP36K at (16,5))                        0.000     0.894
clock uncertainty                                                 0.000     0.894
cell setup time                                                  -0.125     0.769
data required time                                                          0.769
---------------------------------------------------------------------------------
data required time                                                          0.769
data arrival time                                                          -3.690
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -2.921


#Path 50
Startpoint: addrB[1].inpad[0] (.input at (48,44) clocked by virtual_io_clock)
Endpoint  : doutB[216].ADDR_A2[5] (RS_TDP36K at (16,5) clocked by clkB)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                0.000     0.000
clock source latency                                              0.000     0.000
input external delay                                              0.000     0.000
addrB[1].inpad[0] (.input at (48,44))                             0.000     0.000
| (intra 'io' routing)                                            0.894     0.894
| (OPIN:957578 side: (RIGHT,) (48,44))                            0.000     0.894
| (CHANY:1324789 L1 length:1 (48,44)->(48,44))                    0.061     0.955
| (CHANX:1176989 L4 length:4 (48,43)->(45,43))                    0.119     1.074
| (CHANX:1176871 L4 length:4 (46,43)->(43,43))                    0.119     1.193
| (CHANY:1307111 L4 length:4 (42,43)->(42,40))                    0.119     1.312
| (CHANX:1160491 L1 length:1 (42,39)->(42,39))                    0.061     1.373
| (CHANY:1303939 L4 length:4 (41,39)->(41,36))                    0.119     1.492
| (CHANX:1144175 L1 length:1 (41,35)->(41,35))                    0.061     1.553
| (CHANY:1300767 L4 length:4 (40,35)->(40,32))                    0.119     1.672
| (CHANX:1127859 L1 length:1 (40,31)->(40,31))                    0.061     1.733
| (CHANY:1297595 L4 length:4 (39,31)->(39,28))                    0.119     1.852
| (CHANX:1111543 L1 length:1 (39,27)->(39,27))                    0.061     1.913
| (CHANY:1294423 L4 length:4 (38,27)->(38,24))                    0.119     2.031
| (CHANX:1095227 L1 length:1 (38,23)->(38,23))                    0.061     2.092
| (CHANY:1291251 L4 length:4 (37,23)->(37,20))                    0.119     2.211
| (CHANX:1078911 L1 length:1 (37,19)->(37,19))                    0.061     2.272
| (CHANY:1288079 L4 length:4 (36,19)->(36,16))                    0.119     2.391
| (CHANY:1288063 L1 length:1 (36,16)->(36,16))                    0.061     2.452
| (CHANX:1062419 L4 length:4 (36,15)->(33,15))                    0.119     2.571
| (CHANY:1276347 L1 length:1 (32,15)->(32,15))                    0.061     2.632
| (CHANX:1058103 L4 length:4 (32,14)->(29,14))                    0.119     2.751
| (CHANY:1264631 L1 length:1 (28,14)->(28,14))                    0.061     2.812
| (CHANX:1053787 L4 length:4 (28,13)->(25,13))                    0.119     2.931
| (CHANY:1252915 L1 length:1 (24,13)->(24,13))                    0.061     2.992
| (CHANX:1049471 L4 length:4 (24,12)->(21,12))                    0.119     3.111
| (CHANY:1241199 L1 length:1 (20,12)->(20,12))                    0.061     3.172
| (CHANX:1045155 L4 length:4 (20,11)->(17,11))                    0.119     3.290
| (CHANX:1045115 L1 length:1 (17,11)->(17,11))                    0.061     3.351
| (CHANY:1229331 L4 length:4 (16,11)->(16,8))                     0.119     3.470
| (CHANY:1229131 L4 length:4 (16,8)->(16,5))                      0.119     3.589
| (IPIN:230360 side: (RIGHT,) (16,6))                             0.101     3.690
| (intra 'bram' routing)                                          0.000     3.690
doutB[216].ADDR_A2[5] (RS_TDP36K at (16,5))                      -0.000     3.690
data arrival time                                                           3.690

clock clkB (rise edge)                                            0.000     0.000
clock source latency                                              0.000     0.000
clkB.inpad[0] (.input at (51,44))                                 0.000     0.000
| (intra 'io' routing)                                            0.894     0.894
| (inter-block routing:global net)                                0.000     0.894
| (intra 'bram' routing)                                          0.000     0.894
doutB[216].CLK_A2[0] (RS_TDP36K at (16,5))                        0.000     0.894
clock uncertainty                                                 0.000     0.894
cell setup time                                                  -0.125     0.769
data required time                                                          0.769
---------------------------------------------------------------------------------
data required time                                                          0.769
data arrival time                                                          -3.690
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -2.921


#Path 51
Startpoint: doutB[108].RDATA_B2[12] (RS_TDP36K at (40,38) clocked by clkA)
Endpoint  : out:doutA[103].outpad[0] (.output at (31,44) clocked by virtual_io_clock)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clkA (rise edge)                                               0.000     0.000
clock source latency                                                 0.000     0.000
clkA.inpad[0] (.input at (51,44))                                    0.000     0.000
| (intra 'io' routing)                                               0.894     0.894
| (inter-block routing:global net)                                   0.000     0.894
| (intra 'bram' routing)                                             0.000     0.894
doutB[108].CLK_B2[0] (RS_TDP36K at (40,38))                          0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                    0.294     1.188
doutB[108].RDATA_B2[12] (RS_TDP36K at (40,38)) [clock-to-output]     0.000     1.188
| (intra 'bram' routing)                                             0.000     1.188
| (OPIN:740287 side: (RIGHT,) (40,40))                               0.000     1.188
| (CHANY:1301237 L1 length:1 (40,40)->(40,40))                       0.061     1.249
| (CHANX:1160438 L1 length:1 (41,39)->(41,39))                       0.061     1.310
| (CHANY:1304186 L4 length:4 (41,40)->(41,43))                       0.119     1.429
| (CHANX:1176541 L4 length:4 (41,43)->(38,43))                       0.119     1.548
| (CHANY:1292689 L1 length:1 (37,43)->(37,43))                       0.061     1.609
| (CHANX:1172225 L4 length:4 (37,42)->(34,42))                       0.119     1.728
| (CHANY:1281086 L4 length:2 (33,43)->(33,44))                       0.119     1.847
| (CHANX:1180101 L4 length:4 (33,44)->(30,44))                       0.119     1.966
| (CHANY:1275317 L4 length:1 (31,44)->(31,44))                       0.119     2.084
| (IPIN:908755 side: (RIGHT,) (31,44))                               0.101     2.185
| (intra 'io' routing)                                               0.733     2.918
out:doutA[103].outpad[0] (.output at (31,44))                        0.000     2.918
data arrival time                                                              2.918

clock virtual_io_clock (rise edge)                                   0.000     0.000
clock source latency                                                 0.000     0.000
clock uncertainty                                                    0.000     0.000
output external delay                                                0.000     0.000
data required time                                                             0.000
------------------------------------------------------------------------------------
data required time                                                             0.000
data arrival time                                                             -2.918
------------------------------------------------------------------------------------
slack (VIOLATED)                                                              -2.918


#Path 52
Startpoint: doutB[144].RDATA_B2[3] (RS_TDP36K at (40,41) clocked by clkA)
Endpoint  : out:doutA[129].outpad[0] (.output at (30,44) clocked by virtual_io_clock)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clkA (rise edge)                                              0.000     0.000
clock source latency                                                0.000     0.000
clkA.inpad[0] (.input at (51,44))                                   0.000     0.000
| (intra 'io' routing)                                              0.894     0.894
| (inter-block routing:global net)                                  0.000     0.894
| (intra 'bram' routing)                                            0.000     0.894
doutB[144].CLK_B2[0] (RS_TDP36K at (40,41))                         0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                   0.294     1.188
doutB[144].RDATA_B2[3] (RS_TDP36K at (40,41)) [clock-to-output]     0.000     1.188
| (intra 'bram' routing)                                            0.000     1.188
| (OPIN:785988 side: (RIGHT,) (40,41))                              0.000     1.188
| (CHANY:1301147 L4 length:4 (40,41)->(40,38))                      0.119     1.307
| (CHANX:1160225 L4 length:4 (40,39)->(37,39))                      0.119     1.426
| (CHANY:1289630 L4 length:4 (36,40)->(36,43))                      0.119     1.545
| (CHANX:1176225 L4 length:4 (36,43)->(33,43))                      0.119     1.664
| (CHANY:1278125 L1 length:1 (32,43)->(32,43))                      0.061     1.725
| (CHANX:1171909 L4 length:4 (32,42)->(29,42))                      0.119     1.844
| (CHANY:1269408 L1 length:1 (29,43)->(29,43))                      0.061     1.905
| (CHANX:1176012 L4 length:4 (30,43)->(33,43))                      0.119     2.023
| (CHANY:1272372 L1 length:1 (30,44)->(30,44))                      0.061     2.084
| (IPIN:905886 side: (RIGHT,) (30,44))                              0.101     2.185
| (intra 'io' routing)                                              0.733     2.918
out:doutA[129].outpad[0] (.output at (30,44))                       0.000     2.918
data arrival time                                                             2.918

clock virtual_io_clock (rise edge)                                  0.000     0.000
clock source latency                                                0.000     0.000
clock uncertainty                                                   0.000     0.000
output external delay                                               0.000     0.000
data required time                                                            0.000
-----------------------------------------------------------------------------------
data required time                                                            0.000
data arrival time                                                            -2.918
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                             -2.918


#Path 53
Startpoint: doutB[144].RDATA_B2[0] (RS_TDP36K at (40,41) clocked by clkA)
Endpoint  : out:doutA[126].outpad[0] (.output at (30,44) clocked by virtual_io_clock)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clkA (rise edge)                                              0.000     0.000
clock source latency                                                0.000     0.000
clkA.inpad[0] (.input at (51,44))                                   0.000     0.000
| (intra 'io' routing)                                              0.894     0.894
| (inter-block routing:global net)                                  0.000     0.894
| (intra 'bram' routing)                                            0.000     0.894
doutB[144].CLK_B2[0] (RS_TDP36K at (40,41))                         0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                   0.294     1.188
doutB[144].RDATA_B2[0] (RS_TDP36K at (40,41)) [clock-to-output]     0.000     1.188
| (intra 'bram' routing)                                            0.000     1.188
| (OPIN:785985 side: (RIGHT,) (40,41))                              0.000     1.188
| (CHANY:1301300 L1 length:1 (40,41)->(40,41))                      0.061     1.249
| (CHANX:1168503 L1 length:1 (40,41)->(40,41))                      0.061     1.310
| (CHANY:1298231 L4 length:4 (39,41)->(39,38))                      0.119     1.429
| (CHANX:1164211 L4 length:4 (39,40)->(36,40))                      0.119     1.548
| (CHANY:1286683 L1 length:1 (35,40)->(35,40))                      0.061     1.609
| (CHANX:1159895 L4 length:4 (35,39)->(32,39))                      0.119     1.728
| (CHANY:1277974 L4 length:4 (32,40)->(32,43))                      0.119     1.847
| (CHANX:1163763 L4 length:4 (32,40)->(29,40))                      0.119     1.966
| (CHANY:1272200 L4 length:4 (30,41)->(30,44))                      0.119     2.084
| (IPIN:905883 side: (RIGHT,) (30,44))                              0.101     2.185
| (intra 'io' routing)                                              0.733     2.918
out:doutA[126].outpad[0] (.output at (30,44))                       0.000     2.918
data arrival time                                                             2.918

clock virtual_io_clock (rise edge)                                  0.000     0.000
clock source latency                                                0.000     0.000
clock uncertainty                                                   0.000     0.000
output external delay                                               0.000     0.000
data required time                                                            0.000
-----------------------------------------------------------------------------------
data required time                                                            0.000
data arrival time                                                            -2.918
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                             -2.918


#Path 54
Startpoint: doutB[108].RDATA_B1[13] (RS_TDP36K at (40,38) clocked by clkA)
Endpoint  : out:doutA[122].outpad[0] (.output at (30,44) clocked by virtual_io_clock)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clkA (rise edge)                                               0.000     0.000
clock source latency                                                 0.000     0.000
clkA.inpad[0] (.input at (51,44))                                    0.000     0.000
| (intra 'io' routing)                                               0.894     0.894
| (inter-block routing:global net)                                   0.000     0.894
| (intra 'bram' routing)                                             0.000     0.894
doutB[108].CLK_B1[0] (RS_TDP36K at (40,38))                          0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                    0.345     1.240
doutB[108].RDATA_B1[13] (RS_TDP36K at (40,38)) [clock-to-output]     0.000     1.240
| (intra 'bram' routing)                                             0.000     1.240
| (OPIN:740282 side: (RIGHT,) (40,40))                               0.000     1.240
| (CHANY:1301227 L1 length:1 (40,40)->(40,40))                       0.061     1.301
| (CHANX:1160231 L4 length:4 (40,39)->(37,39))                       0.119     1.420
| (CHANX:1160199 L1 length:1 (37,39)->(37,39))                       0.061     1.481
| (CHANY:1289604 L1 length:1 (36,40)->(36,40))                       0.061     1.542
| (CHANX:1164199 L1 length:1 (36,40)->(36,40))                       0.061     1.603
| (CHANY:1286695 L1 length:1 (35,40)->(35,40))                       0.061     1.663
| (CHANX:1159883 L4 length:4 (35,39)->(32,39))                       0.119     1.782
| (CHANY:1275048 L4 length:4 (31,40)->(31,43))                       0.119     1.901
| (CHANX:1163849 L1 length:1 (31,40)->(31,40))                       0.061     1.962
| (CHANY:1272230 L4 length:4 (30,41)->(30,44))                       0.119     2.081
| (IPIN:905879 side: (RIGHT,) (30,44))                               0.101     2.182
| (intra 'io' routing)                                               0.733     2.915
out:doutA[122].outpad[0] (.output at (30,44))                       -0.000     2.915
data arrival time                                                              2.915

clock virtual_io_clock (rise edge)                                   0.000     0.000
clock source latency                                                 0.000     0.000
clock uncertainty                                                    0.000     0.000
output external delay                                                0.000     0.000
data required time                                                             0.000
------------------------------------------------------------------------------------
data required time                                                             0.000
data arrival time                                                             -2.915
------------------------------------------------------------------------------------
slack (VIOLATED)                                                              -2.915


#Path 55
Startpoint: doutB[108].RDATA_B1[14] (RS_TDP36K at (40,38) clocked by clkA)
Endpoint  : out:doutA[123].outpad[0] (.output at (30,44) clocked by virtual_io_clock)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clkA (rise edge)                                               0.000     0.000
clock source latency                                                 0.000     0.000
clkA.inpad[0] (.input at (51,44))                                    0.000     0.000
| (intra 'io' routing)                                               0.894     0.894
| (inter-block routing:global net)                                   0.000     0.894
| (intra 'bram' routing)                                             0.000     0.894
doutB[108].CLK_B1[0] (RS_TDP36K at (40,38))                          0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                    0.345     1.240
doutB[108].RDATA_B1[14] (RS_TDP36K at (40,38)) [clock-to-output]     0.000     1.240
| (intra 'bram' routing)                                             0.000     1.240
| (OPIN:740283 side: (RIGHT,) (40,40))                               0.000     1.240
| (CHANY:1301229 L1 length:1 (40,40)->(40,40))                       0.061     1.301
| (CHANX:1160229 L4 length:4 (40,39)->(37,39))                       0.119     1.420
| (CHANY:1292449 L1 length:1 (37,39)->(37,39))                       0.061     1.481
| (CHANX:1155953 L4 length:4 (37,38)->(34,38))                       0.119     1.600
| (CHANY:1280814 L4 length:4 (33,39)->(33,42))                       0.119     1.718
| (CHANX:1171953 L4 length:4 (33,42)->(30,42))                       0.119     1.837
| (CHANY:1269422 L4 length:2 (29,43)->(29,44))                       0.119     1.956
| (CHANX:1180042 L1 length:1 (30,44)->(30,44))                       0.061     2.017
| (CHANY:1272361 L1 length:1 (30,44)->(30,44))                       0.061     2.078
| (IPIN:905880 side: (RIGHT,) (30,44))                               0.101     2.179
| (intra 'io' routing)                                               0.733     2.912
out:doutA[123].outpad[0] (.output at (30,44))                        0.000     2.912
data arrival time                                                              2.912

clock virtual_io_clock (rise edge)                                   0.000     0.000
clock source latency                                                 0.000     0.000
clock uncertainty                                                    0.000     0.000
output external delay                                                0.000     0.000
data required time                                                             0.000
------------------------------------------------------------------------------------
data required time                                                             0.000
data arrival time                                                             -2.912
------------------------------------------------------------------------------------
slack (VIOLATED)                                                              -2.912


#Path 56
Startpoint: doutB[108].RDATA_B1[15] (RS_TDP36K at (40,38) clocked by clkA)
Endpoint  : out:doutA[124].outpad[0] (.output at (30,44) clocked by virtual_io_clock)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clkA (rise edge)                                               0.000     0.000
clock source latency                                                 0.000     0.000
clkA.inpad[0] (.input at (51,44))                                    0.000     0.000
| (intra 'io' routing)                                               0.894     0.894
| (inter-block routing:global net)                                   0.000     0.894
| (intra 'bram' routing)                                             0.000     0.894
doutB[108].CLK_B1[0] (RS_TDP36K at (40,38))                          0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                    0.345     1.240
doutB[108].RDATA_B1[15] (RS_TDP36K at (40,38)) [clock-to-output]     0.000     1.240
| (intra 'bram' routing)                                             0.000     1.240
| (OPIN:740284 side: (RIGHT,) (40,40))                               0.000     1.240
| (CHANY:1301231 L1 length:1 (40,40)->(40,40))                       0.061     1.301
| (CHANX:1160227 L4 length:4 (40,39)->(37,39))                       0.119     1.420
| (CHANY:1289632 L4 length:4 (36,40)->(36,43))                       0.119     1.539
| (CHANX:1176227 L4 length:4 (36,43)->(33,43))                       0.119     1.657
| (CHANY:1281051 L1 length:1 (33,43)->(33,43))                       0.061     1.718
| (CHANX:1171959 L4 length:4 (33,42)->(30,42))                       0.119     1.837
| (CHANX:1171891 L4 length:4 (32,42)->(29,42))                       0.119     1.956
| (CHANY:1272328 L4 length:2 (30,43)->(30,44))                       0.119     2.075
| (IPIN:905881 side: (RIGHT,) (30,44))                               0.101     2.176
| (intra 'io' routing)                                               0.733     2.909
out:doutA[124].outpad[0] (.output at (30,44))                       -0.000     2.909
data arrival time                                                              2.909

clock virtual_io_clock (rise edge)                                   0.000     0.000
clock source latency                                                 0.000     0.000
clock uncertainty                                                    0.000     0.000
output external delay                                                0.000     0.000
data required time                                                             0.000
------------------------------------------------------------------------------------
data required time                                                             0.000
data arrival time                                                             -2.909
------------------------------------------------------------------------------------
slack (VIOLATED)                                                              -2.909


#Path 57
Startpoint: doutB[0].RDATA_B1[17] (RS_TDP36K at (40,35) clocked by clkA)
Endpoint  : out:doutA[17].outpad[0] (.output at (51,44) clocked by virtual_io_clock)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock clkA (rise edge)                                             0.000     0.000
clock source latency                                               0.000     0.000
clkA.inpad[0] (.input at (51,44))                                  0.000     0.000
| (intra 'io' routing)                                             0.894     0.894
| (inter-block routing:global net)                                 0.000     0.894
| (intra 'bram' routing)                                           0.000     0.894
doutB[0].CLK_B1[0] (RS_TDP36K at (40,35))                          0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                  0.345     1.240
doutB[0].RDATA_B1[17] (RS_TDP36K at (40,35)) [clock-to-output]     0.000     1.240
| (intra 'bram' routing)                                           0.000     1.240
| (OPIN:694418 side: (RIGHT,) (40,37))                             0.000     1.240
| (CHANY:1301090 L4 length:4 (40,37)->(40,40))                     0.119     1.359
| (CHANY:1301242 L1 length:1 (40,40)->(40,40))                     0.061     1.420
| (CHANX:1164530 L4 length:4 (41,40)->(44,40))                     0.119     1.539
| (CHANX:1164714 L4 length:4 (44,40)->(47,40))                     0.119     1.657
| (CHANX:1164882 L1 length:1 (47,40)->(47,40))                     0.061     1.718
| (CHANY:1321726 L4 length:4 (47,41)->(47,44))                     0.119     1.837
| (CHANX:1181254 L4 length:4 (48,44)->(51,44))                     0.119     1.956
| (CHANY:1333487 L4 length:2 (51,44)->(51,43))                     0.119     2.075
| (IPIN:966366 side: (RIGHT,) (51,44))                             0.101     2.176
| (intra 'io' routing)                                             0.733     2.909
out:doutA[17].outpad[0] (.output at (51,44))                      -0.000     2.909
data arrival time                                                            2.909

clock virtual_io_clock (rise edge)                                 0.000     0.000
clock source latency                                               0.000     0.000
clock uncertainty                                                  0.000     0.000
output external delay                                              0.000     0.000
data required time                                                           0.000
----------------------------------------------------------------------------------
data required time                                                           0.000
data arrival time                                                           -2.909
----------------------------------------------------------------------------------
slack (VIOLATED)                                                            -2.909


#Path 58
Startpoint: doutB[0].RDATA_B1[15] (RS_TDP36K at (40,35) clocked by clkA)
Endpoint  : out:doutA[16].outpad[0] (.output at (51,44) clocked by virtual_io_clock)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock clkA (rise edge)                                             0.000     0.000
clock source latency                                               0.000     0.000
clkA.inpad[0] (.input at (51,44))                                  0.000     0.000
| (intra 'io' routing)                                             0.894     0.894
| (inter-block routing:global net)                                 0.000     0.894
| (intra 'bram' routing)                                           0.000     0.894
doutB[0].CLK_B1[0] (RS_TDP36K at (40,35))                          0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                  0.345     1.240
doutB[0].RDATA_B1[15] (RS_TDP36K at (40,35)) [clock-to-output]     0.000     1.240
| (intra 'bram' routing)                                           0.000     1.240
| (OPIN:694416 side: (RIGHT,) (40,37))                             0.000     1.240
| (CHANY:1301086 L4 length:4 (40,37)->(40,40))                     0.119     1.359
| (CHANY:1301230 L1 length:1 (40,40)->(40,40))                     0.061     1.420
| (CHANX:1164542 L4 length:4 (41,40)->(44,40))                     0.119     1.539
| (CHANY:1312946 L1 length:1 (44,41)->(44,41))                     0.061     1.600
| (CHANX:1168858 L4 length:4 (45,41)->(48,41))                     0.119     1.718
| (CHANY:1321794 L4 length:3 (47,42)->(47,44))                     0.119     1.837
| (CHANX:1181240 L4 length:4 (48,44)->(51,44))                     0.119     1.956
| (CHANY:1333547 L4 length:1 (51,44)->(51,44))                     0.119     2.075
| (IPIN:966367 side: (RIGHT,) (51,44))                             0.101     2.176
| (intra 'io' routing)                                             0.733     2.909
out:doutA[16].outpad[0] (.output at (51,44))                      -0.000     2.909
data arrival time                                                            2.909

clock virtual_io_clock (rise edge)                                 0.000     0.000
clock source latency                                               0.000     0.000
clock uncertainty                                                  0.000     0.000
output external delay                                              0.000     0.000
data required time                                                           0.000
----------------------------------------------------------------------------------
data required time                                                           0.000
data arrival time                                                           -2.909
----------------------------------------------------------------------------------
slack (VIOLATED)                                                            -2.909


#Path 59
Startpoint: doutB[108].RDATA_B1[11] (RS_TDP36K at (40,38) clocked by clkA)
Endpoint  : out:doutA[120].outpad[0] (.output at (30,44) clocked by virtual_io_clock)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clkA (rise edge)                                               0.000     0.000
clock source latency                                                 0.000     0.000
clkA.inpad[0] (.input at (51,44))                                    0.000     0.000
| (intra 'io' routing)                                               0.894     0.894
| (inter-block routing:global net)                                   0.000     0.894
| (intra 'bram' routing)                                             0.000     0.894
doutB[108].CLK_B1[0] (RS_TDP36K at (40,38))                          0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                    0.345     1.240
doutB[108].RDATA_B1[11] (RS_TDP36K at (40,38)) [clock-to-output]     0.000     1.240
| (intra 'bram' routing)                                             0.000     1.240
| (OPIN:740280 side: (TOP,) (40,40))                                 0.000     1.240
| (CHANX:1164287 L4 length:4 (40,40)->(37,40))                       0.119     1.359
| (CHANY:1289583 L1 length:1 (36,40)->(36,40))                       0.061     1.420
| (CHANX:1159971 L4 length:4 (36,39)->(33,39))                       0.119     1.539
| (CHANY:1280795 L1 length:1 (33,39)->(33,39))                       0.061     1.600
| (CHANX:1155703 L4 length:4 (33,38)->(30,38))                       0.119     1.718
| (CHANY:1272086 L4 length:4 (30,39)->(30,42))                       0.119     1.837
| (CHANY:1272278 L4 length:3 (30,42)->(30,44))                       0.119     1.956
| (CHANY:1272338 L4 length:2 (30,43)->(30,44))                       0.119     2.075
| (IPIN:905877 side: (RIGHT,) (30,44))                               0.101     2.176
| (intra 'io' routing)                                               0.733     2.909
out:doutA[120].outpad[0] (.output at (30,44))                       -0.000     2.909
data arrival time                                                              2.909

clock virtual_io_clock (rise edge)                                   0.000     0.000
clock source latency                                                 0.000     0.000
clock uncertainty                                                    0.000     0.000
output external delay                                                0.000     0.000
data required time                                                             0.000
------------------------------------------------------------------------------------
data required time                                                             0.000
data arrival time                                                             -2.909
------------------------------------------------------------------------------------
slack (VIOLATED)                                                              -2.909


#Path 60
Startpoint: doutB[108].RDATA_B2[5] (RS_TDP36K at (40,38) clocked by clkA)
Endpoint  : out:doutA[95].outpad[0] (.output at (31,44) clocked by virtual_io_clock)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clkA (rise edge)                                              0.000     0.000
clock source latency                                                0.000     0.000
clkA.inpad[0] (.input at (51,44))                                   0.000     0.000
| (intra 'io' routing)                                              0.894     0.894
| (inter-block routing:global net)                                  0.000     0.894
| (intra 'bram' routing)                                            0.000     0.894
doutB[108].CLK_B2[0] (RS_TDP36K at (40,38))                         0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                   0.294     1.188
doutB[108].RDATA_B2[5] (RS_TDP36K at (40,38)) [clock-to-output]     0.000     1.188
| (intra 'bram' routing)                                            0.000     1.188
| (OPIN:740122 side: (RIGHT,) (40,38))                              0.000     1.188
| (CHANY:1301119 L1 length:1 (40,38)->(40,38))                      0.061     1.249
| (CHANX:1152083 L4 length:4 (40,37)->(37,37))                      0.119     1.368
| (CHANX:1151883 L4 length:4 (37,37)->(34,37))                      0.119     1.487
| (CHANY:1280744 L4 length:4 (33,38)->(33,41))                      0.119     1.606
| (CHANX:1159978 L1 length:1 (34,39)->(34,39))                      0.061     1.667
| (CHANY:1283814 L4 length:4 (34,40)->(34,43))                      0.119     1.786
| (CHANY:1283974 L1 length:1 (34,43)->(34,43))                      0.061     1.847
| (CHANX:1176073 L4 length:4 (34,43)->(31,43))                      0.119     1.966
| (CHANY:1275276 L1 length:1 (31,44)->(31,44))                      0.061     2.027
| (IPIN:908746 side: (RIGHT,) (31,44))                              0.101     2.127
| (intra 'io' routing)                                              0.733     2.860
out:doutA[95].outpad[0] (.output at (31,44))                        0.000     2.860
data arrival time                                                             2.860

clock virtual_io_clock (rise edge)                                  0.000     0.000
clock source latency                                                0.000     0.000
clock uncertainty                                                   0.000     0.000
output external delay                                               0.000     0.000
data required time                                                            0.000
-----------------------------------------------------------------------------------
data required time                                                            0.000
data arrival time                                                            -2.860
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                             -2.860


#Path 61
Startpoint: dinA[15].inpad[0] (.input at (1,8) clocked by virtual_io_clock)
Endpoint  : doutB[0].WDATA_B1[14] (RS_TDP36K at (40,35) clocked by clkA)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                 0.000     0.000
clock source latency                                               0.000     0.000
input external delay                                               0.000     0.000
dinA[15].inpad[0] (.input at (1,8))                                0.000     0.000
| (intra 'io' routing)                                             0.894     0.894
| (OPIN:271807 side: (RIGHT,) (1,8))                               0.000     0.894
| (CHANY:1185630 L1 length:1 (1,8)->(1,8))                         0.061     0.955
| (CHANX:1031982 L4 length:4 (2,8)->(5,8))                         0.119     1.074
| (CHANY:1197346 L1 length:1 (5,9)->(5,9))                         0.061     1.135
| (CHANX:1036298 L4 length:4 (6,9)->(9,9))                         0.119     1.254
| (CHANY:1209062 L1 length:1 (9,10)->(9,10))                       0.061     1.315
| (CHANX:1040614 L1 length:1 (10,10)->(10,10))                     0.061     1.376
| (CHANY:1212042 L4 length:4 (10,11)->(10,14))                     0.119     1.495
| (CHANX:1056930 L1 length:1 (11,14)->(11,14))                     0.061     1.556
| (CHANY:1215214 L4 length:4 (11,15)->(11,18))                     0.119     1.675
| (CHANX:1073246 L1 length:1 (12,18)->(12,18))                     0.061     1.736
| (CHANY:1218386 L4 length:4 (12,19)->(12,22))                     0.119     1.855
| (CHANX:1089562 L1 length:1 (13,22)->(13,22))                     0.061     1.916
| (CHANY:1221558 L4 length:4 (13,23)->(13,26))                     0.119     2.034
| (CHANX:1105878 L1 length:1 (14,26)->(14,26))                     0.061     2.095
| (CHANY:1224730 L4 length:4 (14,27)->(14,30))                     0.119     2.214
| (CHANX:1118178 L4 length:4 (15,29)->(18,29))                     0.119     2.333
| (CHANY:1236526 L1 length:1 (18,30)->(18,30))                     0.061     2.394
| (CHANX:1122494 L4 length:4 (19,30)->(22,30))                     0.119     2.513
| (CHANY:1245326 L1 length:1 (21,31)->(21,31))                     0.061     2.574
| (CHANX:1126750 L4 length:4 (22,31)->(25,31))                     0.119     2.693
| (CHANY:1257042 L1 length:1 (25,32)->(25,32))                     0.061     2.754
| (CHANX:1131066 L4 length:4 (26,32)->(29,32))                     0.119     2.873
| (CHANY:1268758 L1 length:1 (29,33)->(29,33))                     0.061     2.934
| (CHANX:1135382 L4 length:4 (30,33)->(33,33))                     0.119     3.053
| (CHANY:1280474 L1 length:1 (33,34)->(33,34))                     0.061     3.114
| (CHANX:1139698 L4 length:4 (34,34)->(37,34))                     0.119     3.233
| (CHANY:1292190 L1 length:1 (37,35)->(37,35))                     0.061     3.293
| (CHANX:1144014 L4 length:4 (38,35)->(41,35))                     0.119     3.412
| (IPIN:694431 side: (TOP,) (40,35))                               0.101     3.513
| (intra 'bram' routing)                                           0.000     3.513
doutB[0].WDATA_B1[14] (RS_TDP36K at (40,35))                      -0.000     3.513
data arrival time                                                            3.513

clock clkA (rise edge)                                             0.000     0.000
clock source latency                                               0.000     0.000
clkA.inpad[0] (.input at (51,44))                                  0.000     0.000
| (intra 'io' routing)                                             0.894     0.894
| (inter-block routing:global net)                                 0.000     0.894
| (intra 'bram' routing)                                           0.000     0.894
doutB[0].CLK_B1[0] (RS_TDP36K at (40,35))                          0.000     0.894
clock uncertainty                                                  0.000     0.894
cell setup time                                                   -0.241     0.654
data required time                                                           0.654
----------------------------------------------------------------------------------
data required time                                                           0.654
data arrival time                                                           -3.513
----------------------------------------------------------------------------------
slack (VIOLATED)                                                            -2.859


#Path 62
Startpoint: dinA[16].inpad[0] (.input at (1,8) clocked by virtual_io_clock)
Endpoint  : doutB[0].WDATA_B1[15] (RS_TDP36K at (40,35) clocked by clkA)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                 0.000     0.000
clock source latency                                               0.000     0.000
input external delay                                               0.000     0.000
dinA[16].inpad[0] (.input at (1,8))                                0.000     0.000
| (intra 'io' routing)                                             0.894     0.894
| (OPIN:271796 side: (RIGHT,) (1,8))                               0.000     0.894
| (CHANY:1185608 L1 length:1 (1,8)->(1,8))                         0.061     0.955
| (CHANX:1032004 L4 length:4 (2,8)->(5,8))                         0.119     1.074
| (CHANY:1197324 L1 length:1 (5,9)->(5,9))                         0.061     1.135
| (CHANX:1036320 L4 length:4 (6,9)->(9,9))                         0.119     1.254
| (CHANY:1209040 L1 length:1 (9,10)->(9,10))                       0.061     1.315
| (CHANX:1040636 L4 length:4 (10,10)->(13,10))                     0.119     1.434
| (CHANY:1220756 L1 length:1 (13,11)->(13,11))                     0.061     1.495
| (CHANX:1044952 L4 length:4 (14,11)->(17,11))                     0.119     1.614
| (CHANY:1232472 L1 length:1 (17,12)->(17,12))                     0.061     1.675
| (CHANX:1049268 L4 length:4 (18,12)->(21,12))                     0.119     1.794
| (CHANY:1244188 L1 length:1 (21,13)->(21,13))                     0.061     1.855
| (CHANX:1053584 L4 length:4 (22,13)->(25,13))                     0.119     1.974
| (CHANY:1255904 L1 length:1 (25,14)->(25,14))                     0.061     2.034
| (CHANX:1057900 L4 length:4 (26,14)->(29,14))                     0.119     2.153
| (CHANY:1267620 L1 length:1 (29,15)->(29,15))                     0.061     2.214
| (CHANX:1062216 L4 length:4 (30,15)->(33,15))                     0.119     2.333
| (CHANY:1279336 L4 length:4 (33,16)->(33,19))                     0.119     2.452
| (CHANX:1078724 L1 length:1 (34,19)->(34,19))                     0.061     2.513
| (CHANY:1282508 L4 length:4 (34,20)->(34,23))                     0.119     2.632
| (CHANX:1095040 L1 length:1 (35,23)->(35,23))                     0.061     2.693
| (CHANY:1285680 L4 length:4 (35,24)->(35,27))                     0.119     2.812
| (CHANX:1111356 L1 length:1 (36,27)->(36,27))                     0.061     2.873
| (CHANY:1288852 L4 length:4 (36,28)->(36,31))                     0.119     2.992
| (CHANX:1127672 L1 length:1 (37,31)->(37,31))                     0.061     3.053
| (CHANY:1292024 L4 length:4 (37,32)->(37,35))                     0.119     3.172
| (CHANX:1139964 L4 length:4 (38,34)->(41,34))                     0.119     3.290
| (CHANY:1300904 L1 length:1 (40,35)->(40,35))                     0.061     3.351
| (CHANX:1144107 L1 length:1 (40,35)->(40,35))                     0.061     3.412
| (IPIN:694442 side: (TOP,) (40,35))                               0.101     3.513
| (intra 'bram' routing)                                           0.000     3.513
doutB[0].WDATA_B1[15] (RS_TDP36K at (40,35))                      -0.000     3.513
data arrival time                                                            3.513

clock clkA (rise edge)                                             0.000     0.000
clock source latency                                               0.000     0.000
clkA.inpad[0] (.input at (51,44))                                  0.000     0.000
| (intra 'io' routing)                                             0.894     0.894
| (inter-block routing:global net)                                 0.000     0.894
| (intra 'bram' routing)                                           0.000     0.894
doutB[0].CLK_B1[0] (RS_TDP36K at (40,35))                          0.000     0.894
clock uncertainty                                                  0.000     0.894
cell setup time                                                   -0.241     0.654
data required time                                                           0.654
----------------------------------------------------------------------------------
data required time                                                           0.654
data arrival time                                                           -3.513
----------------------------------------------------------------------------------
slack (VIOLATED)                                                            -2.859


#Path 63
Startpoint: doutB[108].RDATA_B2[6] (RS_TDP36K at (40,38) clocked by clkA)
Endpoint  : out:doutA[96].outpad[0] (.output at (31,44) clocked by virtual_io_clock)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clkA (rise edge)                                              0.000     0.000
clock source latency                                                0.000     0.000
clkA.inpad[0] (.input at (51,44))                                   0.000     0.000
| (intra 'io' routing)                                              0.894     0.894
| (inter-block routing:global net)                                  0.000     0.894
| (intra 'bram' routing)                                            0.000     0.894
doutB[108].CLK_B2[0] (RS_TDP36K at (40,38))                         0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                   0.294     1.188
doutB[108].RDATA_B2[6] (RS_TDP36K at (40,38)) [clock-to-output]     0.000     1.188
| (intra 'bram' routing)                                            0.000     1.188
| (OPIN:740263 side: (RIGHT,) (40,39))                              0.000     1.188
| (CHANY:1301173 L1 length:1 (40,39)->(40,39))                      0.061     1.249
| (CHANX:1156374 L1 length:1 (41,38)->(41,38))                      0.061     1.310
| (CHANY:1304122 L4 length:4 (41,39)->(41,42))                      0.119     1.429
| (CHANX:1172477 L4 length:4 (41,42)->(38,42))                      0.119     1.548
| (CHANY:1292730 L4 length:2 (37,43)->(37,44))                      0.119     1.667
| (CHANX:1180341 L4 length:4 (37,44)->(34,44))                      0.119     1.786
| (CHANX:1180207 L4 length:4 (35,44)->(32,44))                      0.119     1.905
| (CHANY:1275325 L4 length:1 (31,44)->(31,44))                      0.119     2.023
| (IPIN:908747 side: (RIGHT,) (31,44))                              0.101     2.124
| (intra 'io' routing)                                              0.733     2.857
out:doutA[96].outpad[0] (.output at (31,44))                       -0.000     2.857
data arrival time                                                             2.857

clock virtual_io_clock (rise edge)                                  0.000     0.000
clock source latency                                                0.000     0.000
clock uncertainty                                                   0.000     0.000
output external delay                                               0.000     0.000
data required time                                                            0.000
-----------------------------------------------------------------------------------
data required time                                                            0.000
data arrival time                                                            -2.857
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                             -2.857


#Path 64
Startpoint: doutB[108].RDATA_B2[17] (RS_TDP36K at (40,38) clocked by clkA)
Endpoint  : out:doutA[107].outpad[0] (.output at (30,44) clocked by virtual_io_clock)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clkA (rise edge)                                               0.000     0.000
clock source latency                                                 0.000     0.000
clkA.inpad[0] (.input at (51,44))                                    0.000     0.000
| (intra 'io' routing)                                               0.894     0.894
| (inter-block routing:global net)                                   0.000     0.894
| (intra 'bram' routing)                                             0.000     0.894
doutB[108].CLK_B2[0] (RS_TDP36K at (40,38))                          0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                    0.294     1.188
doutB[108].RDATA_B2[17] (RS_TDP36K at (40,38)) [clock-to-output]     0.000     1.188
| (intra 'bram' routing)                                             0.000     1.188
| (OPIN:740292 side: (RIGHT,) (40,40))                               0.000     1.188
| (CHANY:1301247 L1 length:1 (40,40)->(40,40))                       0.061     1.249
| (CHANX:1160211 L4 length:4 (40,39)->(37,39))                       0.119     1.368
| (CHANY:1289531 L1 length:1 (36,39)->(36,39))                       0.061     1.429
| (CHANX:1155895 L4 length:4 (36,38)->(33,38))                       0.119     1.548
| (CHANY:1280822 L4 length:4 (33,39)->(33,42))                       0.119     1.667
| (CHANX:1171961 L4 length:4 (33,42)->(30,42))                       0.119     1.786
| (CHANY:1272348 L4 length:2 (30,43)->(30,44))                       0.119     1.905
| (CHANY:1272420 L4 length:1 (30,44)->(30,44))                       0.119     2.023
| (IPIN:905864 side: (RIGHT,) (30,44))                               0.101     2.124
| (intra 'io' routing)                                               0.733     2.857
out:doutA[107].outpad[0] (.output at (30,44))                       -0.000     2.857
data arrival time                                                              2.857

clock virtual_io_clock (rise edge)                                   0.000     0.000
clock source latency                                                 0.000     0.000
clock uncertainty                                                    0.000     0.000
output external delay                                                0.000     0.000
data required time                                                             0.000
------------------------------------------------------------------------------------
data required time                                                             0.000
data arrival time                                                             -2.857
------------------------------------------------------------------------------------
slack (VIOLATED)                                                              -2.857


#Path 65
Startpoint: doutB[108].RDATA_B2[10] (RS_TDP36K at (40,38) clocked by clkA)
Endpoint  : out:doutA[101].outpad[0] (.output at (31,44) clocked by virtual_io_clock)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clkA (rise edge)                                               0.000     0.000
clock source latency                                                 0.000     0.000
clkA.inpad[0] (.input at (51,44))                                    0.000     0.000
| (intra 'io' routing)                                               0.894     0.894
| (inter-block routing:global net)                                   0.000     0.894
| (intra 'bram' routing)                                             0.000     0.894
doutB[108].CLK_B2[0] (RS_TDP36K at (40,38))                          0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                    0.294     1.188
doutB[108].RDATA_B2[10] (RS_TDP36K at (40,38)) [clock-to-output]     0.000     1.188
| (intra 'bram' routing)                                             0.000     1.188
| (OPIN:740267 side: (RIGHT,) (40,39))                               0.000     1.188
| (CHANY:1301196 L4 length:4 (40,39)->(40,42))                       0.119     1.307
| (CHANX:1172399 L4 length:4 (40,42)->(37,42))                       0.119     1.426
| (CHANY:1289727 L1 length:1 (36,42)->(36,42))                       0.061     1.487
| (CHANX:1168083 L4 length:4 (36,41)->(33,41))                       0.119     1.606
| (CHANY:1278011 L1 length:1 (32,41)->(32,41))                       0.061     1.667
| (CHANX:1163767 L4 length:4 (32,40)->(29,40))                       0.119     1.786
| (CHANY:1275122 L4 length:4 (31,41)->(31,44))                       0.119     1.905
| (CHANY:1275240 L4 length:2 (31,43)->(31,44))                       0.119     2.023
| (IPIN:908753 side: (RIGHT,) (31,44))                               0.101     2.124
| (intra 'io' routing)                                               0.733     2.857
out:doutA[101].outpad[0] (.output at (31,44))                       -0.000     2.857
data arrival time                                                              2.857

clock virtual_io_clock (rise edge)                                   0.000     0.000
clock source latency                                                 0.000     0.000
clock uncertainty                                                    0.000     0.000
output external delay                                                0.000     0.000
data required time                                                             0.000
------------------------------------------------------------------------------------
data required time                                                             0.000
data arrival time                                                             -2.857
------------------------------------------------------------------------------------
slack (VIOLATED)                                                              -2.857


#Path 66
Startpoint: doutB[0].RDATA_A1[8] (RS_TDP36K at (40,35) clocked by clkB)
Endpoint  : out:doutB[9].outpad[0] (.output at (30,44) clocked by virtual_io_clock)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clkB (rise edge)                                            0.000     0.000
clock source latency                                              0.000     0.000
clkB.inpad[0] (.input at (51,44))                                 0.000     0.000
| (intra 'io' routing)                                            0.894     0.894
| (inter-block routing:global net)                                0.000     0.894
| (intra 'bram' routing)                                          0.000     0.894
doutB[0].CLK_A1[0] (RS_TDP36K at (40,35))                         0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                 0.293     1.187
doutB[0].RDATA_A1[8] (RS_TDP36K at (40,35)) [clock-to-output]     0.000     1.187
| (intra 'bram' routing)                                          0.000     1.187
| (OPIN:694239 side: (TOP,) (40,35))                              0.000     1.187
| (CHANX:1143945 L4 length:4 (40,35)->(37,35))                    0.119     1.306
| (CHANY:1289350 L1 length:1 (36,36)->(36,36))                    0.061     1.367
| (CHANX:1148006 L1 length:1 (37,36)->(37,36))                    0.061     1.428
| (CHANY:1292330 L4 length:4 (37,37)->(37,40))                    0.119     1.547
| (CHANX:1164077 L4 length:4 (37,40)->(34,40))                    0.119     1.666
| (CHANY:1280938 L4 length:4 (33,41)->(33,44))                    0.119     1.785
| (CHANX:1180089 L4 length:4 (33,44)->(30,44))                    0.119     1.903
| (CHANX:1180025 L4 length:4 (32,44)->(29,44))                    0.119     2.022
| (IPIN:905842 side: (TOP,) (30,44))                              0.101     2.123
| (intra 'io' routing)                                            0.733     2.856
out:doutB[9].outpad[0] (.output at (30,44))                       0.000     2.856
data arrival time                                                           2.856

clock virtual_io_clock (rise edge)                                0.000     0.000
clock source latency                                              0.000     0.000
clock uncertainty                                                 0.000     0.000
output external delay                                             0.000     0.000
data required time                                                          0.000
---------------------------------------------------------------------------------
data required time                                                          0.000
data arrival time                                                          -2.856
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -2.856


#Path 67
Startpoint: doutB[0].RDATA_A1[0] (RS_TDP36K at (40,35) clocked by clkB)
Endpoint  : out:doutB[0].outpad[0] (.output at (30,44) clocked by virtual_io_clock)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clkB (rise edge)                                            0.000     0.000
clock source latency                                              0.000     0.000
clkB.inpad[0] (.input at (51,44))                                 0.000     0.000
| (intra 'io' routing)                                            0.894     0.894
| (inter-block routing:global net)                                0.000     0.894
| (intra 'bram' routing)                                          0.000     0.894
doutB[0].CLK_A1[0] (RS_TDP36K at (40,35))                         0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                 0.293     1.187
doutB[0].RDATA_A1[0] (RS_TDP36K at (40,35)) [clock-to-output]     0.000     1.187
| (intra 'bram' routing)                                          0.000     1.187
| (OPIN:694231 side: (TOP,) (40,35))                              0.000     1.187
| (CHANX:1143961 L4 length:4 (40,35)->(37,35))                    0.119     1.306
| (CHANY:1289366 L4 length:4 (36,36)->(36,39))                    0.119     1.425
| (CHANX:1159961 L4 length:4 (36,39)->(33,39))                    0.119     1.544
| (CHANY:1280892 L4 length:4 (33,40)->(33,43))                    0.119     1.663
| (CHANX:1176031 L4 length:4 (33,43)->(30,43))                    0.119     1.782
| (CHANX:1175983 L1 length:1 (30,43)->(30,43))                    0.061     1.842
| (CHANY:1269452 L1 length:1 (29,44)->(29,44))                    0.061     1.903
| (CHANX:1180096 L4 length:4 (30,44)->(33,44))                    0.119     2.022
| (IPIN:905816 side: (TOP,) (30,44))                              0.101     2.123
| (intra 'io' routing)                                            0.733     2.856
out:doutB[0].outpad[0] (.output at (30,44))                       0.000     2.856
data arrival time                                                           2.856

clock virtual_io_clock (rise edge)                                0.000     0.000
clock source latency                                              0.000     0.000
clock uncertainty                                                 0.000     0.000
output external delay                                             0.000     0.000
data required time                                                          0.000
---------------------------------------------------------------------------------
data required time                                                          0.000
data arrival time                                                          -2.856
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -2.856


#Path 68
Startpoint: doutB[0].RDATA_A1[11] (RS_TDP36K at (40,35) clocked by clkB)
Endpoint  : out:doutB[12].outpad[0] (.output at (31,44) clocked by virtual_io_clock)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock clkB (rise edge)                                             0.000     0.000
clock source latency                                               0.000     0.000
clkB.inpad[0] (.input at (51,44))                                  0.000     0.000
| (intra 'io' routing)                                             0.894     0.894
| (inter-block routing:global net)                                 0.000     0.894
| (intra 'bram' routing)                                           0.000     0.894
doutB[0].CLK_A1[0] (RS_TDP36K at (40,35))                          0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                  0.293     1.187
doutB[0].RDATA_A1[11] (RS_TDP36K at (40,35)) [clock-to-output]     0.000     1.187
| (intra 'bram' routing)                                           0.000     1.187
| (OPIN:694242 side: (TOP,) (40,35))                               0.000     1.187
| (CHANX:1143951 L4 length:4 (40,35)->(37,35))                     0.119     1.306
| (CHANY:1289356 L4 length:4 (36,36)->(36,39))                     0.119     1.425
| (CHANX:1159951 L4 length:4 (36,39)->(33,39))                     0.119     1.544
| (CHANY:1277964 L4 length:4 (32,40)->(32,43))                     0.119     1.663
| (CHANX:1175951 L4 length:4 (32,43)->(29,43))                     0.119     1.782
| (CHANY:1272380 L1 length:1 (30,44)->(30,44))                     0.061     1.842
| (CHANX:1180144 L4 length:4 (31,44)->(34,44))                     0.119     1.961
| (CHANY:1275297 L1 length:1 (31,44)->(31,44))                     0.061     2.022
| (IPIN:908756 side: (RIGHT,) (31,44))                             0.101     2.123
| (intra 'io' routing)                                             0.733     2.856
out:doutB[12].outpad[0] (.output at (31,44))                       0.000     2.856
data arrival time                                                            2.856

clock virtual_io_clock (rise edge)                                 0.000     0.000
clock source latency                                               0.000     0.000
clock uncertainty                                                  0.000     0.000
output external delay                                              0.000     0.000
data required time                                                           0.000
----------------------------------------------------------------------------------
data required time                                                           0.000
data arrival time                                                           -2.856
----------------------------------------------------------------------------------
slack (VIOLATED)                                                            -2.856


#Path 69
Startpoint: doutB[0].RDATA_A1[13] (RS_TDP36K at (40,35) clocked by clkB)
Endpoint  : out:doutB[14].outpad[0] (.output at (30,44) clocked by virtual_io_clock)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock clkB (rise edge)                                             0.000     0.000
clock source latency                                               0.000     0.000
clkB.inpad[0] (.input at (51,44))                                  0.000     0.000
| (intra 'io' routing)                                             0.894     0.894
| (inter-block routing:global net)                                 0.000     0.894
| (intra 'bram' routing)                                           0.000     0.894
doutB[0].CLK_A1[0] (RS_TDP36K at (40,35))                          0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                  0.293     1.187
doutB[0].RDATA_A1[13] (RS_TDP36K at (40,35)) [clock-to-output]     0.000     1.187
| (intra 'bram' routing)                                           0.000     1.187
| (OPIN:694244 side: (RIGHT,) (40,35))                             0.000     1.187
| (CHANY:1300954 L4 length:4 (40,35)->(40,38))                     0.119     1.306
| (CHANX:1156157 L4 length:4 (40,38)->(37,38))                     0.119     1.425
| (CHANY:1289562 L4 length:4 (36,39)->(36,42))                     0.119     1.544
| (CHANX:1159967 L4 length:4 (36,39)->(33,39))                     0.119     1.663
| (CHANY:1277980 L4 length:4 (32,40)->(32,43))                     0.119     1.782
| (CHANX:1175967 L4 length:4 (32,43)->(29,43))                     0.119     1.900
| (CHANY:1272364 L1 length:1 (30,44)->(30,44))                     0.061     1.961
| (CHANX:1180047 L1 length:1 (30,44)->(30,44))                     0.061     2.022
| (IPIN:905819 side: (TOP,) (30,44))                               0.101     2.123
| (intra 'io' routing)                                             0.733     2.856
out:doutB[14].outpad[0] (.output at (30,44))                       0.000     2.856
data arrival time                                                            2.856

clock virtual_io_clock (rise edge)                                 0.000     0.000
clock source latency                                               0.000     0.000
clock uncertainty                                                  0.000     0.000
output external delay                                              0.000     0.000
data required time                                                           0.000
----------------------------------------------------------------------------------
data required time                                                           0.000
data arrival time                                                           -2.856
----------------------------------------------------------------------------------
slack (VIOLATED)                                                            -2.856


#Path 70
Startpoint: doutB[0].RDATA_A1[16] (RS_TDP36K at (40,35) clocked by clkB)
Endpoint  : out:doutB[8].outpad[0] (.output at (33,44) clocked by virtual_io_clock)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock clkB (rise edge)                                             0.000     0.000
clock source latency                                               0.000     0.000
clkB.inpad[0] (.input at (51,44))                                  0.000     0.000
| (intra 'io' routing)                                             0.894     0.894
| (inter-block routing:global net)                                 0.000     0.894
| (intra 'bram' routing)                                           0.000     0.894
doutB[0].CLK_A1[0] (RS_TDP36K at (40,35))                          0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                  0.293     1.187
doutB[0].RDATA_A1[16] (RS_TDP36K at (40,35)) [clock-to-output]     0.000     1.187
| (intra 'bram' routing)                                           0.000     1.187
| (OPIN:694247 side: (RIGHT,) (40,35))                             0.000     1.187
| (CHANY:1300960 L4 length:4 (40,35)->(40,38))                     0.119     1.306
| (CHANX:1156163 L4 length:4 (40,38)->(37,38))                     0.119     1.425
| (CHANY:1289568 L4 length:4 (36,39)->(36,42))                     0.119     1.544
| (CHANX:1168308 L1 length:1 (37,41)->(37,41))                     0.061     1.605
| (CHANY:1292668 L4 length:3 (37,42)->(37,44))                     0.119     1.724
| (CHANX:1172229 L4 length:4 (37,42)->(34,42))                     0.119     1.842
| (CHANY:1281090 L4 length:2 (33,43)->(33,44))                     0.119     1.961
| (CHANX:1180245 L1 length:1 (33,44)->(33,44))                     0.061     2.022
| (IPIN:914462 side: (TOP,) (33,44))                               0.101     2.123
| (intra 'io' routing)                                             0.733     2.856
out:doutB[8].outpad[0] (.output at (33,44))                        0.000     2.856
data arrival time                                                            2.856

clock virtual_io_clock (rise edge)                                 0.000     0.000
clock source latency                                               0.000     0.000
clock uncertainty                                                  0.000     0.000
output external delay                                              0.000     0.000
data required time                                                           0.000
----------------------------------------------------------------------------------
data required time                                                           0.000
data arrival time                                                           -2.856
----------------------------------------------------------------------------------
slack (VIOLATED)                                                            -2.856


#Path 71
Startpoint: doutB[0].RDATA_A1[9] (RS_TDP36K at (40,35) clocked by clkB)
Endpoint  : out:doutB[10].outpad[0] (.output at (30,44) clocked by virtual_io_clock)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock clkB (rise edge)                                             0.000     0.000
clock source latency                                               0.000     0.000
clkB.inpad[0] (.input at (51,44))                                  0.000     0.000
| (intra 'io' routing)                                             0.894     0.894
| (inter-block routing:global net)                                 0.000     0.894
| (intra 'bram' routing)                                           0.000     0.894
doutB[0].CLK_A1[0] (RS_TDP36K at (40,35))                          0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                  0.293     1.187
doutB[0].RDATA_A1[9] (RS_TDP36K at (40,35)) [clock-to-output]      0.000     1.187
| (intra 'bram' routing)                                           0.000     1.187
| (OPIN:694240 side: (TOP,) (40,35))                               0.000     1.187
| (CHANX:1144122 L1 length:1 (40,35)->(40,35))                     0.061     1.248
| (CHANY:1301014 L4 length:4 (40,36)->(40,39))                     0.119     1.367
| (CHANX:1160217 L4 length:4 (40,39)->(37,39))                     0.119     1.486
| (CHANY:1289622 L4 length:4 (36,40)->(36,43))                     0.119     1.605
| (CHANX:1164019 L4 length:4 (36,40)->(33,40))                     0.119     1.724
| (CHANX:1163819 L4 length:4 (33,40)->(30,40))                     0.119     1.842
| (CHANY:1269288 L4 length:4 (29,41)->(29,44))                     0.119     1.961
| (CHANX:1180062 L1 length:1 (30,44)->(30,44))                     0.061     2.022
| (IPIN:905843 side: (TOP,) (30,44))                               0.101     2.123
| (intra 'io' routing)                                             0.733     2.856
out:doutB[10].outpad[0] (.output at (30,44))                       0.000     2.856
data arrival time                                                            2.856

clock virtual_io_clock (rise edge)                                 0.000     0.000
clock source latency                                               0.000     0.000
clock uncertainty                                                  0.000     0.000
output external delay                                              0.000     0.000
data required time                                                           0.000
----------------------------------------------------------------------------------
data required time                                                           0.000
data arrival time                                                           -2.856
----------------------------------------------------------------------------------
slack (VIOLATED)                                                            -2.856


#Path 72
Startpoint: doutB[0].RDATA_B1[0] (RS_TDP36K at (40,35) clocked by clkA)
Endpoint  : out:doutA[0].outpad[0] (.output at (49,44) clocked by virtual_io_clock)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clkA (rise edge)                                            0.000     0.000
clock source latency                                              0.000     0.000
clkA.inpad[0] (.input at (51,44))                                 0.000     0.000
| (intra 'io' routing)                                            0.894     0.894
| (inter-block routing:global net)                                0.000     0.894
| (intra 'bram' routing)                                          0.000     0.894
doutB[0].CLK_B1[0] (RS_TDP36K at (40,35))                         0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                 0.345     1.240
doutB[0].RDATA_B1[0] (RS_TDP36K at (40,35)) [clock-to-output]     0.000     1.240
| (intra 'bram' routing)                                          0.000     1.240
| (OPIN:694401 side: (TOP,) (40,37))                              0.000     1.240
| (CHANX:1152280 L4 length:4 (40,37)->(43,37))                    0.119     1.359
| (CHANY:1309848 L1 length:1 (43,38)->(43,38))                    0.061     1.420
| (CHANX:1156596 L4 length:4 (44,38)->(47,38))                    0.119     1.539
| (CHANY:1321564 L1 length:1 (47,39)->(47,39))                    0.061     1.600
| (CHANX:1160831 L1 length:1 (47,39)->(47,39))                    0.061     1.660
| (CHANY:1318716 L1 length:1 (46,40)->(46,40))                    0.061     1.721
| (CHANX:1164912 L4 length:4 (47,40)->(50,40))                    0.119     1.840
| (CHANX:1165026 L1 length:1 (49,40)->(49,40))                    0.061     1.901
| (CHANY:1327534 L4 length:4 (49,41)->(49,44))                    0.119     2.020
| (IPIN:960607 side: (RIGHT,) (49,44))                            0.101     2.121
| (intra 'io' routing)                                            0.733     2.854
out:doutA[0].outpad[0] (.output at (49,44))                       0.000     2.854
data arrival time                                                           2.854

clock virtual_io_clock (rise edge)                                0.000     0.000
clock source latency                                              0.000     0.000
clock uncertainty                                                 0.000     0.000
output external delay                                             0.000     0.000
data required time                                                          0.000
---------------------------------------------------------------------------------
data required time                                                          0.000
data arrival time                                                          -2.854
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -2.854


#Path 73
Startpoint: doutB[108].RDATA_B1[1] (RS_TDP36K at (40,38) clocked by clkA)
Endpoint  : out:doutA[109].outpad[0] (.output at (30,44) clocked by virtual_io_clock)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clkA (rise edge)                                              0.000     0.000
clock source latency                                                0.000     0.000
clkA.inpad[0] (.input at (51,44))                                   0.000     0.000
| (intra 'io' routing)                                              0.894     0.894
| (inter-block routing:global net)                                  0.000     0.894
| (intra 'bram' routing)                                            0.000     0.894
doutB[108].CLK_B1[0] (RS_TDP36K at (40,38))                         0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                   0.345     1.240
doutB[108].RDATA_B1[1] (RS_TDP36K at (40,38)) [clock-to-output]     0.000     1.240
| (intra 'bram' routing)                                            0.000     1.240
| (OPIN:740270 side: (TOP,) (40,40))                                0.000     1.240
| (CHANX:1164267 L4 length:4 (40,40)->(37,40))                      0.119     1.359
| (CHANY:1289672 L4 length:4 (36,41)->(36,44))                      0.119     1.478
| (CHANX:1180273 L4 length:4 (36,44)->(33,44))                      0.119     1.596
| (CHANY:1284035 L1 length:1 (34,44)->(34,44))                      0.061     1.657
| (CHANX:1176079 L4 length:4 (34,43)->(31,43))                      0.119     1.776
| (CHANY:1275294 L1 length:1 (31,44)->(31,44))                      0.061     1.837
| (CHANX:1180129 L1 length:1 (31,44)->(31,44))                      0.061     1.898
| (CHANY:1272353 L4 length:2 (30,44)->(30,43))                      0.119     2.017
| (IPIN:905866 side: (RIGHT,) (30,44))                              0.101     2.118
| (intra 'io' routing)                                              0.733     2.851
out:doutA[109].outpad[0] (.output at (30,44))                       0.000     2.851
data arrival time                                                             2.851

clock virtual_io_clock (rise edge)                                  0.000     0.000
clock source latency                                                0.000     0.000
clock uncertainty                                                   0.000     0.000
output external delay                                               0.000     0.000
data required time                                                            0.000
-----------------------------------------------------------------------------------
data required time                                                            0.000
data arrival time                                                            -2.851
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                             -2.851


#Path 74
Startpoint: doutB[0].RDATA_B1[2] (RS_TDP36K at (40,35) clocked by clkA)
Endpoint  : out:doutA[2].outpad[0] (.output at (49,44) clocked by virtual_io_clock)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clkA (rise edge)                                            0.000     0.000
clock source latency                                              0.000     0.000
clkA.inpad[0] (.input at (51,44))                                 0.000     0.000
| (intra 'io' routing)                                            0.894     0.894
| (inter-block routing:global net)                                0.000     0.894
| (intra 'bram' routing)                                          0.000     0.894
doutB[0].CLK_B1[0] (RS_TDP36K at (40,35))                         0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                 0.345     1.240
doutB[0].RDATA_B1[2] (RS_TDP36K at (40,35)) [clock-to-output]     0.000     1.240
| (intra 'bram' routing)                                          0.000     1.240
| (OPIN:694403 side: (TOP,) (40,37))                              0.000     1.240
| (CHANX:1152284 L4 length:4 (40,37)->(43,37))                    0.119     1.359
| (CHANY:1309844 L1 length:1 (43,38)->(43,38))                    0.061     1.420
| (CHANX:1156600 L4 length:4 (44,38)->(47,38))                    0.119     1.539
| (CHANY:1315770 L4 length:4 (45,39)->(45,42))                    0.119     1.657
| (CHANY:1315838 L4 length:4 (45,40)->(45,43))                    0.119     1.776
| (CHANY:1315982 L1 length:1 (45,43)->(45,43))                    0.061     1.837
| (CHANX:1177054 L4 length:4 (46,43)->(49,43))                    0.119     1.956
| (CHANY:1327698 L1 length:1 (49,44)->(49,44))                    0.061     2.017
| (IPIN:960605 side: (RIGHT,) (49,44))                            0.101     2.118
| (intra 'io' routing)                                            0.733     2.851
out:doutA[2].outpad[0] (.output at (49,44))                       0.000     2.851
data arrival time                                                           2.851

clock virtual_io_clock (rise edge)                                0.000     0.000
clock source latency                                              0.000     0.000
clock uncertainty                                                 0.000     0.000
output external delay                                             0.000     0.000
data required time                                                          0.000
---------------------------------------------------------------------------------
data required time                                                          0.000
data arrival time                                                          -2.851
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -2.851


#Path 75
Startpoint: doutB[0].RDATA_B1[10] (RS_TDP36K at (40,35) clocked by clkA)
Endpoint  : out:doutA[11].outpad[0] (.output at (49,44) clocked by virtual_io_clock)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock clkA (rise edge)                                             0.000     0.000
clock source latency                                               0.000     0.000
clkA.inpad[0] (.input at (51,44))                                  0.000     0.000
| (intra 'io' routing)                                             0.894     0.894
| (inter-block routing:global net)                                 0.000     0.894
| (intra 'bram' routing)                                           0.000     0.894
doutB[0].CLK_B1[0] (RS_TDP36K at (40,35))                          0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                  0.345     1.240
doutB[0].RDATA_B1[10] (RS_TDP36K at (40,35)) [clock-to-output]     0.000     1.240
| (intra 'bram' routing)                                           0.000     1.240
| (OPIN:694411 side: (TOP,) (40,37))                               0.000     1.240
| (CHANX:1152268 L4 length:4 (40,37)->(43,37))                     0.119     1.359
| (CHANY:1309860 L1 length:1 (43,38)->(43,38))                     0.061     1.420
| (CHANX:1156584 L4 length:4 (44,38)->(47,38))                     0.119     1.539
| (CHANY:1321576 L4 length:4 (47,39)->(47,42))                     0.119     1.657
| (CHANX:1169004 L1 length:1 (48,41)->(48,41))                     0.061     1.718
| (CHANY:1324708 L4 length:3 (48,42)->(48,44))                     0.119     1.837
| (CHANX:1181296 L4 length:4 (49,44)->(52,44))                     0.119     1.956
| (CHANY:1327713 L1 length:1 (49,44)->(49,44))                     0.061     2.017
| (IPIN:960596 side: (RIGHT,) (49,44))                             0.101     2.118
| (intra 'io' routing)                                             0.733     2.851
out:doutA[11].outpad[0] (.output at (49,44))                       0.000     2.851
data arrival time                                                            2.851

clock virtual_io_clock (rise edge)                                 0.000     0.000
clock source latency                                               0.000     0.000
clock uncertainty                                                  0.000     0.000
output external delay                                              0.000     0.000
data required time                                                           0.000
----------------------------------------------------------------------------------
data required time                                                           0.000
data arrival time                                                           -2.851
----------------------------------------------------------------------------------
slack (VIOLATED)                                                            -2.851


#Path 76
Startpoint: doutB[0].RDATA_B1[13] (RS_TDP36K at (40,35) clocked by clkA)
Endpoint  : out:doutA[14].outpad[0] (.output at (49,44) clocked by virtual_io_clock)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock clkA (rise edge)                                             0.000     0.000
clock source latency                                               0.000     0.000
clkA.inpad[0] (.input at (51,44))                                  0.000     0.000
| (intra 'io' routing)                                             0.894     0.894
| (inter-block routing:global net)                                 0.000     0.894
| (intra 'bram' routing)                                           0.000     0.894
doutB[0].CLK_B1[0] (RS_TDP36K at (40,35))                          0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                  0.345     1.240
doutB[0].RDATA_B1[13] (RS_TDP36K at (40,35)) [clock-to-output]     0.000     1.240
| (intra 'bram' routing)                                           0.000     1.240
| (OPIN:694414 side: (RIGHT,) (40,37))                             0.000     1.240
| (CHANY:1301082 L4 length:4 (40,37)->(40,40))                     0.119     1.359
| (CHANX:1160482 L4 length:4 (41,39)->(44,39))                     0.119     1.478
| (CHANY:1312878 L1 length:1 (44,40)->(44,40))                     0.061     1.539
| (CHANX:1164798 L4 length:4 (45,40)->(48,40))                     0.119     1.657
| (CHANX:1164942 L1 length:1 (48,40)->(48,40))                     0.061     1.718
| (CHANY:1324642 L4 length:4 (48,41)->(48,44))                     0.119     1.837
| (CHANX:1173144 L1 length:1 (49,42)->(49,42))                     0.061     1.898
| (CHANY:1327672 L4 length:2 (49,43)->(49,44))                     0.119     2.017
| (IPIN:960593 side: (RIGHT,) (49,44))                             0.101     2.118
| (intra 'io' routing)                                             0.733     2.851
out:doutA[14].outpad[0] (.output at (49,44))                       0.000     2.851
data arrival time                                                            2.851

clock virtual_io_clock (rise edge)                                 0.000     0.000
clock source latency                                               0.000     0.000
clock uncertainty                                                  0.000     0.000
output external delay                                              0.000     0.000
data required time                                                           0.000
----------------------------------------------------------------------------------
data required time                                                           0.000
data arrival time                                                           -2.851
----------------------------------------------------------------------------------
slack (VIOLATED)                                                            -2.851


#Path 77
Startpoint: doutB[0].RDATA_B1[7] (RS_TDP36K at (40,35) clocked by clkA)
Endpoint  : out:doutA[7].outpad[0] (.output at (49,44) clocked by virtual_io_clock)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clkA (rise edge)                                            0.000     0.000
clock source latency                                              0.000     0.000
clkA.inpad[0] (.input at (51,44))                                 0.000     0.000
| (intra 'io' routing)                                            0.894     0.894
| (inter-block routing:global net)                                0.000     0.894
| (intra 'bram' routing)                                          0.000     0.894
doutB[0].CLK_B1[0] (RS_TDP36K at (40,35))                         0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                 0.345     1.240
doutB[0].RDATA_B1[7] (RS_TDP36K at (40,35)) [clock-to-output]     0.000     1.240
| (intra 'bram' routing)                                          0.000     1.240
| (OPIN:694408 side: (TOP,) (40,37))                              0.000     1.240
| (CHANX:1152294 L4 length:4 (40,37)->(43,37))                    0.119     1.359
| (CHANY:1309834 L1 length:1 (43,38)->(43,38))                    0.061     1.420
| (CHANX:1156610 L4 length:4 (44,38)->(47,38))                    0.119     1.539
| (CHANY:1318650 L1 length:1 (46,39)->(46,39))                    0.061     1.600
| (CHANX:1160850 L4 length:4 (47,39)->(50,39))                    0.119     1.718
| (CHANY:1324552 L4 length:4 (48,40)->(48,43))                    0.119     1.837
| (CHANX:1177220 L1 length:1 (49,43)->(49,43))                    0.061     1.898
| (CHANY:1327724 L4 length:1 (49,44)->(49,44))                    0.119     2.017
| (IPIN:960600 side: (RIGHT,) (49,44))                            0.101     2.118
| (intra 'io' routing)                                            0.733     2.851
out:doutA[7].outpad[0] (.output at (49,44))                       0.000     2.851
data arrival time                                                           2.851

clock virtual_io_clock (rise edge)                                0.000     0.000
clock source latency                                              0.000     0.000
clock uncertainty                                                 0.000     0.000
output external delay                                             0.000     0.000
data required time                                                          0.000
---------------------------------------------------------------------------------
data required time                                                          0.000
data arrival time                                                          -2.851
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -2.851


#Path 78
Startpoint: doutB[0].RDATA_B1[4] (RS_TDP36K at (40,35) clocked by clkA)
Endpoint  : out:doutA[4].outpad[0] (.output at (49,44) clocked by virtual_io_clock)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clkA (rise edge)                                            0.000     0.000
clock source latency                                              0.000     0.000
clkA.inpad[0] (.input at (51,44))                                 0.000     0.000
| (intra 'io' routing)                                            0.894     0.894
| (inter-block routing:global net)                                0.000     0.894
| (intra 'bram' routing)                                          0.000     0.894
doutB[0].CLK_B1[0] (RS_TDP36K at (40,35))                         0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                 0.345     1.240
doutB[0].RDATA_B1[4] (RS_TDP36K at (40,35)) [clock-to-output]     0.000     1.240
| (intra 'bram' routing)                                          0.000     1.240
| (OPIN:694405 side: (TOP,) (40,37))                              0.000     1.240
| (CHANX:1152288 L4 length:4 (40,37)->(43,37))                    0.119     1.359
| (CHANY:1309840 L1 length:1 (43,38)->(43,38))                    0.061     1.420
| (CHANX:1156604 L4 length:4 (44,38)->(47,38))                    0.119     1.539
| (CHANY:1315782 L4 length:4 (45,39)->(45,42))                    0.119     1.657
| (CHANX:1172998 L4 length:4 (46,42)->(49,42))                    0.119     1.776
| (CHANX:1173158 L1 length:1 (49,42)->(49,42))                    0.061     1.837
| (CHANY:1327658 L4 length:2 (49,43)->(49,44))                    0.119     1.956
| (CHANY:1327694 L1 length:1 (49,44)->(49,44))                    0.061     2.017
| (IPIN:960603 side: (RIGHT,) (49,44))                            0.101     2.118
| (intra 'io' routing)                                            0.733     2.851
out:doutA[4].outpad[0] (.output at (49,44))                       0.000     2.851
data arrival time                                                           2.851

clock virtual_io_clock (rise edge)                                0.000     0.000
clock source latency                                              0.000     0.000
clock uncertainty                                                 0.000     0.000
output external delay                                             0.000     0.000
data required time                                                          0.000
---------------------------------------------------------------------------------
data required time                                                          0.000
data arrival time                                                          -2.851
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -2.851


#Path 79
Startpoint: doutB[0].RDATA_B1[6] (RS_TDP36K at (40,35) clocked by clkA)
Endpoint  : out:doutA[6].outpad[0] (.output at (49,44) clocked by virtual_io_clock)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clkA (rise edge)                                            0.000     0.000
clock source latency                                              0.000     0.000
clkA.inpad[0] (.input at (51,44))                                 0.000     0.000
| (intra 'io' routing)                                            0.894     0.894
| (inter-block routing:global net)                                0.000     0.894
| (intra 'bram' routing)                                          0.000     0.894
doutB[0].CLK_B1[0] (RS_TDP36K at (40,35))                         0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                 0.345     1.240
doutB[0].RDATA_B1[6] (RS_TDP36K at (40,35)) [clock-to-output]     0.000     1.240
| (intra 'bram' routing)                                          0.000     1.240
| (OPIN:694407 side: (TOP,) (40,37))                              0.000     1.240
| (CHANX:1152292 L4 length:4 (40,37)->(43,37))                    0.119     1.359
| (CHANY:1309836 L1 length:1 (43,38)->(43,38))                    0.061     1.420
| (CHANX:1156608 L4 length:4 (44,38)->(47,38))                    0.119     1.539
| (CHANY:1321552 L1 length:1 (47,39)->(47,39))                    0.061     1.600
| (CHANX:1160924 L4 length:4 (48,39)->(51,39))                    0.119     1.718
| (CHANY:1324580 L4 length:4 (48,40)->(48,43))                    0.119     1.837
| (CHANX:1173152 L1 length:1 (49,42)->(49,42))                    0.061     1.898
| (CHANY:1327664 L4 length:2 (49,43)->(49,44))                    0.119     2.017
| (IPIN:960601 side: (RIGHT,) (49,44))                            0.101     2.118
| (intra 'io' routing)                                            0.733     2.851
out:doutA[6].outpad[0] (.output at (49,44))                       0.000     2.851
data arrival time                                                           2.851

clock virtual_io_clock (rise edge)                                0.000     0.000
clock source latency                                              0.000     0.000
clock uncertainty                                                 0.000     0.000
output external delay                                             0.000     0.000
data required time                                                          0.000
---------------------------------------------------------------------------------
data required time                                                          0.000
data arrival time                                                          -2.851
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -2.851


#Path 80
Startpoint: addrA[3].inpad[0] (.input at (48,44) clocked by virtual_io_clock)
Endpoint  : doutB[216].ADDR_B2[7] (RS_TDP36K at (16,5) clocked by clkA)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                0.000     0.000
clock source latency                                              0.000     0.000
input external delay                                              0.000     0.000
addrA[3].inpad[0] (.input at (48,44))                             0.000     0.000
| (intra 'io' routing)                                            0.894     0.894
| (OPIN:957580 side: (RIGHT,) (48,44))                            0.000     0.894
| (CHANY:1324617 L4 length:4 (48,44)->(48,41))                    0.119     1.013
| (CHANX:1164777 L4 length:4 (48,40)->(45,40))                    0.119     1.132
| (CHANY:1312901 L1 length:1 (44,40)->(44,40))                    0.061     1.193
| (CHANX:1160461 L4 length:4 (44,39)->(41,39))                    0.119     1.312
| (CHANY:1301185 L1 length:1 (40,39)->(40,39))                    0.061     1.373
| (CHANX:1156145 L4 length:4 (40,38)->(37,38))                    0.119     1.492
| (CHANY:1289469 L1 length:1 (36,38)->(36,38))                    0.061     1.553
| (CHANX:1151829 L4 length:4 (36,37)->(33,37))                    0.119     1.672
| (CHANY:1280497 L4 length:4 (33,37)->(33,34))                    0.119     1.791
| (CHANX:1135553 L1 length:1 (33,33)->(33,33))                    0.061     1.852
| (CHANY:1277325 L4 length:4 (32,33)->(32,30))                    0.119     1.970
| (CHANX:1119237 L1 length:1 (32,29)->(32,29))                    0.061     2.031
| (CHANY:1274153 L4 length:4 (31,29)->(31,26))                    0.119     2.150
| (CHANX:1102729 L4 length:4 (31,25)->(28,25))                    0.119     2.269
| (CHANY:1262437 L1 length:1 (27,25)->(27,25))                    0.061     2.330
| (CHANX:1098413 L4 length:4 (27,24)->(24,24))                    0.119     2.449
| (CHANX:1098393 L1 length:1 (24,24)->(24,24))                    0.061     2.510
| (CHANY:1250549 L4 length:4 (23,24)->(23,21))                    0.119     2.629
| (CHANX:1082077 L1 length:1 (23,20)->(23,20))                    0.061     2.690
| (CHANY:1247377 L4 length:4 (22,20)->(22,17))                    0.119     2.809
| (CHANX:1065761 L1 length:1 (22,16)->(22,16))                    0.061     2.870
| (CHANY:1244205 L4 length:4 (21,16)->(21,13))                    0.119     2.989
| (CHANX:1049445 L1 length:1 (21,12)->(21,12))                    0.061     3.050
| (CHANY:1241033 L4 length:4 (20,12)->(20,9))                     0.119     3.169
| (CHANX:1032937 L4 length:4 (20,8)->(17,8))                      0.119     3.287
| (CHANX:1032909 L1 length:1 (17,8)->(17,8))                      0.061     3.348
| (CHANY:1229153 L4 length:4 (16,8)->(16,5))                      0.119     3.467
| (IPIN:230372 side: (RIGHT,) (16,6))                             0.101     3.568
| (intra 'bram' routing)                                          0.000     3.568
doutB[216].ADDR_B2[7] (RS_TDP36K at (16,5))                      -0.000     3.568
data arrival time                                                           3.568

clock clkA (rise edge)                                            0.000     0.000
clock source latency                                              0.000     0.000
clkA.inpad[0] (.input at (51,44))                                 0.000     0.000
| (intra 'io' routing)                                            0.894     0.894
| (inter-block routing:global net)                                0.000     0.894
| (intra 'bram' routing)                                          0.000     0.894
doutB[216].CLK_B2[0] (RS_TDP36K at (16,5))                        0.000     0.894
clock uncertainty                                                 0.000     0.894
cell setup time                                                  -0.133     0.761
data required time                                                          0.761
---------------------------------------------------------------------------------
data required time                                                          0.761
data arrival time                                                          -3.568
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -2.807


#Path 81
Startpoint: addrA[3].inpad[0] (.input at (48,44) clocked by virtual_io_clock)
Endpoint  : doutB[216].ADDR_B1[7] (RS_TDP36K at (16,5) clocked by clkA)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                0.000     0.000
clock source latency                                              0.000     0.000
input external delay                                              0.000     0.000
addrA[3].inpad[0] (.input at (48,44))                             0.000     0.000
| (intra 'io' routing)                                            0.894     0.894
| (OPIN:957580 side: (RIGHT,) (48,44))                            0.000     0.894
| (CHANY:1324617 L4 length:4 (48,44)->(48,41))                    0.119     1.013
| (CHANX:1164777 L4 length:4 (48,40)->(45,40))                    0.119     1.132
| (CHANY:1312901 L1 length:1 (44,40)->(44,40))                    0.061     1.193
| (CHANX:1160461 L4 length:4 (44,39)->(41,39))                    0.119     1.312
| (CHANY:1301185 L1 length:1 (40,39)->(40,39))                    0.061     1.373
| (CHANX:1156145 L4 length:4 (40,38)->(37,38))                    0.119     1.492
| (CHANY:1289469 L1 length:1 (36,38)->(36,38))                    0.061     1.553
| (CHANX:1151829 L4 length:4 (36,37)->(33,37))                    0.119     1.672
| (CHANY:1280497 L4 length:4 (33,37)->(33,34))                    0.119     1.791
| (CHANX:1135553 L1 length:1 (33,33)->(33,33))                    0.061     1.852
| (CHANY:1277325 L4 length:4 (32,33)->(32,30))                    0.119     1.970
| (CHANX:1119237 L1 length:1 (32,29)->(32,29))                    0.061     2.031
| (CHANY:1274153 L4 length:4 (31,29)->(31,26))                    0.119     2.150
| (CHANX:1102729 L4 length:4 (31,25)->(28,25))                    0.119     2.269
| (CHANY:1262437 L1 length:1 (27,25)->(27,25))                    0.061     2.330
| (CHANX:1098413 L4 length:4 (27,24)->(24,24))                    0.119     2.449
| (CHANX:1098393 L1 length:1 (24,24)->(24,24))                    0.061     2.510
| (CHANY:1250549 L4 length:4 (23,24)->(23,21))                    0.119     2.629
| (CHANX:1082077 L1 length:1 (23,20)->(23,20))                    0.061     2.690
| (CHANY:1247377 L4 length:4 (22,20)->(22,17))                    0.119     2.809
| (CHANX:1065761 L1 length:1 (22,16)->(22,16))                    0.061     2.870
| (CHANY:1244205 L4 length:4 (21,16)->(21,13))                    0.119     2.989
| (CHANX:1049445 L1 length:1 (21,12)->(21,12))                    0.061     3.050
| (CHANY:1241033 L4 length:4 (20,12)->(20,9))                     0.119     3.169
| (CHANX:1032937 L4 length:4 (20,8)->(17,8))                      0.119     3.287
| (CHANX:1032909 L1 length:1 (17,8)->(17,8))                      0.061     3.348
| (CHANY:1229153 L4 length:4 (16,8)->(16,5))                      0.119     3.467
| (IPIN:230372 side: (RIGHT,) (16,6))                             0.101     3.568
| (intra 'bram' routing)                                          0.000     3.568
doutB[216].ADDR_B1[7] (RS_TDP36K at (16,5))                      -0.000     3.568
data arrival time                                                           3.568

clock clkA (rise edge)                                            0.000     0.000
clock source latency                                              0.000     0.000
clkA.inpad[0] (.input at (51,44))                                 0.000     0.000
| (intra 'io' routing)                                            0.894     0.894
| (inter-block routing:global net)                                0.000     0.894
| (intra 'bram' routing)                                          0.000     0.894
doutB[216].CLK_B1[0] (RS_TDP36K at (16,5))                        0.000     0.894
clock uncertainty                                                 0.000     0.894
cell setup time                                                  -0.130     0.764
data required time                                                          0.764
---------------------------------------------------------------------------------
data required time                                                          0.764
data arrival time                                                          -3.568
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -2.804


#Path 82
Startpoint: doutB[0].RDATA_A1[15] (RS_TDP36K at (40,35) clocked by clkB)
Endpoint  : out:doutB[16].outpad[0] (.output at (35,44) clocked by virtual_io_clock)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock clkB (rise edge)                                             0.000     0.000
clock source latency                                               0.000     0.000
clkB.inpad[0] (.input at (51,44))                                  0.000     0.000
| (intra 'io' routing)                                             0.894     0.894
| (inter-block routing:global net)                                 0.000     0.894
| (intra 'bram' routing)                                           0.000     0.894
doutB[0].CLK_A1[0] (RS_TDP36K at (40,35))                          0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                  0.293     1.187
doutB[0].RDATA_A1[15] (RS_TDP36K at (40,35)) [clock-to-output]     0.000     1.187
| (intra 'bram' routing)                                           0.000     1.187
| (OPIN:694246 side: (RIGHT,) (40,35))                             0.000     1.187
| (CHANY:1300958 L4 length:4 (40,35)->(40,38))                     0.119     1.306
| (CHANX:1156161 L4 length:4 (40,38)->(37,38))                     0.119     1.425
| (CHANY:1289566 L4 length:4 (36,39)->(36,42))                     0.119     1.544
| (CHANY:1289710 L1 length:1 (36,42)->(36,42))                     0.061     1.605
| (CHANX:1172305 L1 length:1 (36,42)->(36,42))                     0.061     1.666
| (CHANY:1286862 L1 length:1 (35,43)->(35,43))                     0.061     1.727
| (CHANX:1176305 L1 length:1 (35,43)->(35,43))                     0.061     1.788
| (CHANY:1284014 L1 length:1 (34,44)->(34,44))                     0.061     1.849
| (CHANX:1180414 L4 length:4 (35,44)->(38,44))                     0.119     1.967
| (IPIN:920244 side: (TOP,) (35,44))                               0.101     2.068
| (intra 'io' routing)                                             0.733     2.801
out:doutB[16].outpad[0] (.output at (35,44))                       0.000     2.801
data arrival time                                                            2.801

clock virtual_io_clock (rise edge)                                 0.000     0.000
clock source latency                                               0.000     0.000
clock uncertainty                                                  0.000     0.000
output external delay                                              0.000     0.000
data required time                                                           0.000
----------------------------------------------------------------------------------
data required time                                                           0.000
data arrival time                                                           -2.801
----------------------------------------------------------------------------------
slack (VIOLATED)                                                            -2.801


#Path 83
Startpoint: doutB[108].RDATA_B2[14] (RS_TDP36K at (40,38) clocked by clkA)
Endpoint  : out:doutA[105].outpad[0] (.output at (31,44) clocked by virtual_io_clock)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clkA (rise edge)                                               0.000     0.000
clock source latency                                                 0.000     0.000
clkA.inpad[0] (.input at (51,44))                                    0.000     0.000
| (intra 'io' routing)                                               0.894     0.894
| (inter-block routing:global net)                                   0.000     0.894
| (intra 'bram' routing)                                             0.000     0.894
doutB[108].CLK_B2[0] (RS_TDP36K at (40,38))                          0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                    0.294     1.188
doutB[108].RDATA_B2[14] (RS_TDP36K at (40,38)) [clock-to-output]     0.000     1.188
| (intra 'bram' routing)                                             0.000     1.188
| (OPIN:740289 side: (RIGHT,) (40,40))                               0.000     1.188
| (CHANY:1301065 L4 length:4 (40,40)->(40,37))                       0.119     1.307
| (CHANX:1160361 L1 length:1 (40,39)->(40,39))                       0.061     1.368
| (CHANY:1298374 L4 length:4 (39,40)->(39,43))                       0.119     1.487
| (CHANY:1298534 L1 length:1 (39,43)->(39,43))                       0.061     1.548
| (CHANX:1176393 L4 length:4 (39,43)->(36,43))                       0.119     1.667
| (CHANY:1286950 L1 length:1 (35,44)->(35,44))                       0.061     1.728
| (CHANX:1180201 L4 length:4 (35,44)->(32,44))                       0.119     1.847
| (CHANY:1275263 L4 length:2 (31,44)->(31,43))                       0.119     1.966
| (IPIN:908758 side: (RIGHT,) (31,44))                               0.101     2.066
| (intra 'io' routing)                                               0.733     2.799
out:doutA[105].outpad[0] (.output at (31,44))                        0.000     2.799
data arrival time                                                              2.799

clock virtual_io_clock (rise edge)                                   0.000     0.000
clock source latency                                                 0.000     0.000
clock uncertainty                                                    0.000     0.000
output external delay                                                0.000     0.000
data required time                                                             0.000
------------------------------------------------------------------------------------
data required time                                                             0.000
data arrival time                                                             -2.799
------------------------------------------------------------------------------------
slack (VIOLATED)                                                              -2.799


#Path 84
Startpoint: doutB[0].RDATA_A1[3] (RS_TDP36K at (40,35) clocked by clkB)
Endpoint  : out:doutB[3].outpad[0] (.output at (37,44) clocked by virtual_io_clock)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clkB (rise edge)                                            0.000     0.000
clock source latency                                              0.000     0.000
clkB.inpad[0] (.input at (51,44))                                 0.000     0.000
| (intra 'io' routing)                                            0.894     0.894
| (inter-block routing:global net)                                0.000     0.894
| (intra 'bram' routing)                                          0.000     0.894
doutB[0].CLK_A1[0] (RS_TDP36K at (40,35))                         0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                 0.293     1.187
doutB[0].RDATA_A1[3] (RS_TDP36K at (40,35)) [clock-to-output]     0.000     1.187
| (intra 'bram' routing)                                          0.000     1.187
| (OPIN:694234 side: (TOP,) (40,35))                              0.000     1.187
| (CHANX:1144142 L4 length:4 (40,35)->(43,35))                    0.119     1.306
| (CHANX:1144186 L1 length:1 (41,35)->(41,35))                    0.061     1.367
| (CHANY:1303926 L4 length:4 (41,36)->(41,39))                    0.119     1.486
| (CHANX:1156215 L4 length:4 (41,38)->(38,38))                    0.119     1.605
| (CHANY:1292468 L4 length:4 (37,39)->(37,42))                    0.119     1.724
| (CHANY:1292590 L4 length:4 (37,41)->(37,44))                    0.119     1.842
| (CHANY:1292766 L1 length:1 (37,44)->(37,44))                    0.061     1.903
| (CHANX:1180513 L1 length:1 (37,44)->(37,44))                    0.061     1.964
| (IPIN:925988 side: (TOP,) (37,44))                              0.101     2.065
| (intra 'io' routing)                                            0.733     2.798
out:doutB[3].outpad[0] (.output at (37,44))                       0.000     2.798
data arrival time                                                           2.798

clock virtual_io_clock (rise edge)                                0.000     0.000
clock source latency                                              0.000     0.000
clock uncertainty                                                 0.000     0.000
output external delay                                             0.000     0.000
data required time                                                          0.000
---------------------------------------------------------------------------------
data required time                                                          0.000
data arrival time                                                          -2.798
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -2.798


#Path 85
Startpoint: doutB[0].RDATA_A1[2] (RS_TDP36K at (40,35) clocked by clkB)
Endpoint  : out:doutB[2].outpad[0] (.output at (35,44) clocked by virtual_io_clock)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clkB (rise edge)                                            0.000     0.000
clock source latency                                              0.000     0.000
clkB.inpad[0] (.input at (51,44))                                 0.000     0.000
| (intra 'io' routing)                                            0.894     0.894
| (inter-block routing:global net)                                0.000     0.894
| (intra 'bram' routing)                                          0.000     0.894
doutB[0].CLK_A1[0] (RS_TDP36K at (40,35))                         0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                 0.293     1.187
doutB[0].RDATA_A1[2] (RS_TDP36K at (40,35)) [clock-to-output]     0.000     1.187
| (intra 'bram' routing)                                          0.000     1.187
| (OPIN:694233 side: (TOP,) (40,35))                              0.000     1.187
| (CHANX:1143949 L4 length:4 (40,35)->(37,35))                    0.119     1.306
| (CHANY:1289354 L4 length:4 (36,36)->(36,39))                    0.119     1.425
| (CHANX:1160194 L1 length:1 (37,39)->(37,39))                    0.061     1.486
| (CHANY:1292526 L4 length:4 (37,40)->(37,43))                    0.119     1.605
| (CHANX:1176273 L4 length:4 (37,43)->(34,43))                    0.119     1.724
| (CHANY:1284036 L1 length:1 (34,44)->(34,44))                    0.061     1.785
| (CHANX:1180392 L4 length:4 (35,44)->(38,44))                    0.119     1.903
| (CHANY:1286921 L1 length:1 (35,44)->(35,44))                    0.061     1.964
| (IPIN:920280 side: (RIGHT,) (35,44))                            0.101     2.065
| (intra 'io' routing)                                            0.733     2.798
out:doutB[2].outpad[0] (.output at (35,44))                       0.000     2.798
data arrival time                                                           2.798

clock virtual_io_clock (rise edge)                                0.000     0.000
clock source latency                                              0.000     0.000
clock uncertainty                                                 0.000     0.000
output external delay                                             0.000     0.000
data required time                                                          0.000
---------------------------------------------------------------------------------
data required time                                                          0.000
data arrival time                                                          -2.798
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -2.798


#Path 86
Startpoint: doutB[144].RDATA_B2[1] (RS_TDP36K at (40,41) clocked by clkA)
Endpoint  : out:doutA[127].outpad[0] (.output at (30,44) clocked by virtual_io_clock)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clkA (rise edge)                                              0.000     0.000
clock source latency                                                0.000     0.000
clkA.inpad[0] (.input at (51,44))                                   0.000     0.000
| (intra 'io' routing)                                              0.894     0.894
| (inter-block routing:global net)                                  0.000     0.894
| (intra 'bram' routing)                                            0.000     0.894
doutB[144].CLK_B2[0] (RS_TDP36K at (40,41))                         0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                   0.294     1.188
doutB[144].RDATA_B2[1] (RS_TDP36K at (40,41)) [clock-to-output]     0.000     1.188
| (intra 'bram' routing)                                            0.000     1.188
| (OPIN:785986 side: (RIGHT,) (40,41))                              0.000     1.188
| (CHANY:1301303 L1 length:1 (40,41)->(40,41))                      0.061     1.249
| (CHANX:1164283 L4 length:4 (40,40)->(37,40))                      0.119     1.368
| (CHANY:1289688 L4 length:4 (36,41)->(36,44))                      0.119     1.487
| (CHANX:1172155 L4 length:4 (36,42)->(33,42))                      0.119     1.606
| (CHANY:1278168 L4 length:2 (32,43)->(32,44))                      0.119     1.725
| (CHANX:1175961 L4 length:4 (32,43)->(29,43))                      0.119     1.844
| (CHANY:1272410 L4 length:1 (30,44)->(30,44))                      0.119     1.963
| (IPIN:905884 side: (RIGHT,) (30,44))                              0.101     2.063
| (intra 'io' routing)                                              0.733     2.796
out:doutA[127].outpad[0] (.output at (30,44))                       0.000     2.796
data arrival time                                                             2.796

clock virtual_io_clock (rise edge)                                  0.000     0.000
clock source latency                                                0.000     0.000
clock uncertainty                                                   0.000     0.000
output external delay                                               0.000     0.000
data required time                                                            0.000
-----------------------------------------------------------------------------------
data required time                                                            0.000
data arrival time                                                            -2.796
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                             -2.796


#Path 87
Startpoint: doutB[144].RDATA_B2[4] (RS_TDP36K at (40,41) clocked by clkA)
Endpoint  : out:doutA[130].outpad[0] (.output at (30,44) clocked by virtual_io_clock)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clkA (rise edge)                                              0.000     0.000
clock source latency                                                0.000     0.000
clkA.inpad[0] (.input at (51,44))                                   0.000     0.000
| (intra 'io' routing)                                              0.894     0.894
| (inter-block routing:global net)                                  0.000     0.894
| (intra 'bram' routing)                                            0.000     0.894
doutB[144].CLK_B2[0] (RS_TDP36K at (40,41))                         0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                   0.294     1.188
doutB[144].RDATA_B2[4] (RS_TDP36K at (40,41)) [clock-to-output]     0.000     1.188
| (intra 'bram' routing)                                            0.000     1.188
| (OPIN:785989 side: (RIGHT,) (40,41))                              0.000     1.188
| (CHANY:1301133 L4 length:4 (40,41)->(40,38))                      0.119     1.307
| (CHANY:1301175 L1 length:1 (40,39)->(40,39))                      0.061     1.368
| (CHANX:1156155 L4 length:4 (40,38)->(37,38))                      0.119     1.487
| (CHANY:1289560 L4 length:4 (36,39)->(36,42))                      0.119     1.606
| (CHANX:1164027 L4 length:4 (36,40)->(33,40))                      0.119     1.725
| (CHANX:1163905 L4 length:4 (34,40)->(31,40))                      0.119     1.844
| (CHANY:1272222 L4 length:4 (30,41)->(30,44))                      0.119     1.963
| (IPIN:905887 side: (RIGHT,) (30,44))                              0.101     2.063
| (intra 'io' routing)                                              0.733     2.796
out:doutA[130].outpad[0] (.output at (30,44))                       0.000     2.796
data arrival time                                                             2.796

clock virtual_io_clock (rise edge)                                  0.000     0.000
clock source latency                                                0.000     0.000
clock uncertainty                                                   0.000     0.000
output external delay                                               0.000     0.000
data required time                                                            0.000
-----------------------------------------------------------------------------------
data required time                                                            0.000
data arrival time                                                            -2.796
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                             -2.796


#Path 88
Startpoint: doutB[108].RDATA_B2[1] (RS_TDP36K at (40,38) clocked by clkA)
Endpoint  : out:doutA[91].outpad[0] (.output at (33,44) clocked by virtual_io_clock)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clkA (rise edge)                                              0.000     0.000
clock source latency                                                0.000     0.000
clkA.inpad[0] (.input at (51,44))                                   0.000     0.000
| (intra 'io' routing)                                              0.894     0.894
| (inter-block routing:global net)                                  0.000     0.894
| (intra 'bram' routing)                                            0.000     0.894
doutB[108].CLK_B2[0] (RS_TDP36K at (40,38))                         0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                   0.294     1.188
doutB[108].RDATA_B2[1] (RS_TDP36K at (40,38)) [clock-to-output]     0.000     1.188
| (intra 'bram' routing)                                            0.000     1.188
| (OPIN:740118 side: (RIGHT,) (40,38))                              0.000     1.188
| (CHANY:1301111 L1 length:1 (40,38)->(40,38))                      0.061     1.249
| (CHANX:1152091 L4 length:4 (40,37)->(37,37))                      0.119     1.368
| (CHANY:1289496 L4 length:4 (36,38)->(36,41))                      0.119     1.487
| (CHANX:1168091 L4 length:4 (36,41)->(33,41))                      0.119     1.606
| (CHANY:1278104 L4 length:3 (32,42)->(32,44))                      0.119     1.725
| (CHANX:1176218 L4 length:4 (33,43)->(36,43))                      0.119     1.844
| (CHANY:1281150 L4 length:1 (33,44)->(33,44))                      0.119     1.963
| (IPIN:914524 side: (RIGHT,) (33,44))                              0.101     2.063
| (intra 'io' routing)                                              0.733     2.796
out:doutA[91].outpad[0] (.output at (33,44))                        0.000     2.796
data arrival time                                                             2.796

clock virtual_io_clock (rise edge)                                  0.000     0.000
clock source latency                                                0.000     0.000
clock uncertainty                                                   0.000     0.000
output external delay                                               0.000     0.000
data required time                                                            0.000
-----------------------------------------------------------------------------------
data required time                                                            0.000
data arrival time                                                            -2.796
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                             -2.796


#Path 89
Startpoint: doutB[0].RDATA_A1[17] (RS_TDP36K at (40,35) clocked by clkB)
Endpoint  : out:doutB[17].outpad[0] (.output at (34,44) clocked by virtual_io_clock)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock clkB (rise edge)                                             0.000     0.000
clock source latency                                               0.000     0.000
clkB.inpad[0] (.input at (51,44))                                  0.000     0.000
| (intra 'io' routing)                                             0.894     0.894
| (inter-block routing:global net)                                 0.000     0.894
| (intra 'bram' routing)                                           0.000     0.894
doutB[0].CLK_A1[0] (RS_TDP36K at (40,35))                          0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                  0.293     1.187
doutB[0].RDATA_A1[17] (RS_TDP36K at (40,35)) [clock-to-output]     0.000     1.187
| (intra 'bram' routing)                                           0.000     1.187
| (OPIN:694248 side: (RIGHT,) (40,35))                             0.000     1.187
| (CHANY:1300962 L4 length:4 (40,35)->(40,38))                     0.119     1.306
| (CHANX:1156165 L4 length:4 (40,38)->(37,38))                     0.119     1.425
| (CHANY:1289570 L4 length:4 (36,39)->(36,42))                     0.119     1.544
| (CHANX:1164248 L1 length:1 (37,40)->(37,40))                     0.061     1.605
| (CHANY:1292600 L4 length:4 (37,41)->(37,44))                     0.119     1.724
| (CHANX:1172219 L4 length:4 (37,42)->(34,42))                     0.119     1.842
| (CHANY:1284002 L4 length:2 (34,43)->(34,44))                     0.119     1.961
| (IPIN:917389 side: (RIGHT,) (34,44))                             0.101     2.062
| (intra 'io' routing)                                             0.733     2.795
out:doutB[17].outpad[0] (.output at (34,44))                       0.000     2.795
data arrival time                                                            2.795

clock virtual_io_clock (rise edge)                                 0.000     0.000
clock source latency                                               0.000     0.000
clock uncertainty                                                  0.000     0.000
output external delay                                              0.000     0.000
data required time                                                           0.000
----------------------------------------------------------------------------------
data required time                                                           0.000
data arrival time                                                           -2.795
----------------------------------------------------------------------------------
slack (VIOLATED)                                                            -2.795


#Path 90
Startpoint: doutB[0].RDATA_A1[12] (RS_TDP36K at (40,35) clocked by clkB)
Endpoint  : out:doutB[13].outpad[0] (.output at (33,44) clocked by virtual_io_clock)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock clkB (rise edge)                                             0.000     0.000
clock source latency                                               0.000     0.000
clkB.inpad[0] (.input at (51,44))                                  0.000     0.000
| (intra 'io' routing)                                             0.894     0.894
| (inter-block routing:global net)                                 0.000     0.894
| (intra 'bram' routing)                                           0.000     0.894
doutB[0].CLK_A1[0] (RS_TDP36K at (40,35))                          0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                  0.293     1.187
doutB[0].RDATA_A1[12] (RS_TDP36K at (40,35)) [clock-to-output]     0.000     1.187
| (intra 'bram' routing)                                           0.000     1.187
| (OPIN:694243 side: (RIGHT,) (40,35))                             0.000     1.187
| (CHANY:1300936 L4 length:4 (40,35)->(40,38))                     0.119     1.306
| (CHANX:1156139 L4 length:4 (40,38)->(37,38))                     0.119     1.425
| (CHANY:1289544 L4 length:4 (36,39)->(36,42))                     0.119     1.544
| (CHANX:1172139 L4 length:4 (36,42)->(33,42))                     0.119     1.663
| (CHANY:1278152 L4 length:2 (32,43)->(32,44))                     0.119     1.782
| (CHANY:1278184 L1 length:1 (32,44)->(32,44))                     0.061     1.842
| (CHANX:1180292 L4 length:4 (33,44)->(36,44))                     0.119     1.961
| (IPIN:914480 side: (TOP,) (33,44))                               0.101     2.062
| (intra 'io' routing)                                             0.733     2.795
out:doutB[13].outpad[0] (.output at (33,44))                       0.000     2.795
data arrival time                                                            2.795

clock virtual_io_clock (rise edge)                                 0.000     0.000
clock source latency                                               0.000     0.000
clock uncertainty                                                  0.000     0.000
output external delay                                              0.000     0.000
data required time                                                           0.000
----------------------------------------------------------------------------------
data required time                                                           0.000
data arrival time                                                           -2.795
----------------------------------------------------------------------------------
slack (VIOLATED)                                                            -2.795


#Path 91
Startpoint: doutB[108].RDATA_B1[4] (RS_TDP36K at (40,38) clocked by clkA)
Endpoint  : out:doutA[112].outpad[0] (.output at (30,44) clocked by virtual_io_clock)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clkA (rise edge)                                              0.000     0.000
clock source latency                                                0.000     0.000
clkA.inpad[0] (.input at (51,44))                                   0.000     0.000
| (intra 'io' routing)                                              0.894     0.894
| (inter-block routing:global net)                                  0.000     0.894
| (intra 'bram' routing)                                            0.000     0.894
doutB[108].CLK_B1[0] (RS_TDP36K at (40,38))                         0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                   0.345     1.240
doutB[108].RDATA_B1[4] (RS_TDP36K at (40,38)) [clock-to-output]     0.000     1.240
| (intra 'bram' routing)                                            0.000     1.240
| (OPIN:740273 side: (TOP,) (40,40))                                0.000     1.240
| (CHANX:1164289 L4 length:4 (40,40)->(37,40))                      0.119     1.359
| (CHANY:1289581 L1 length:1 (36,40)->(36,40))                      0.061     1.420
| (CHANX:1159973 L4 length:4 (36,39)->(33,39))                      0.119     1.539
| (CHANY:1277865 L1 length:1 (32,39)->(32,39))                      0.061     1.600
| (CHANX:1155785 L1 length:1 (32,38)->(32,38))                      0.061     1.660
| (CHANY:1275014 L4 length:4 (31,39)->(31,42))                      0.119     1.779
| (CHANX:1171977 L1 length:1 (31,42)->(31,42))                      0.061     1.840
| (CHANY:1272358 L4 length:2 (30,43)->(30,44))                      0.119     1.959
| (IPIN:905869 side: (RIGHT,) (30,44))                              0.101     2.060
| (intra 'io' routing)                                              0.733     2.793
out:doutA[112].outpad[0] (.output at (30,44))                       0.000     2.793
data arrival time                                                             2.793

clock virtual_io_clock (rise edge)                                  0.000     0.000
clock source latency                                                0.000     0.000
clock uncertainty                                                   0.000     0.000
output external delay                                               0.000     0.000
data required time                                                            0.000
-----------------------------------------------------------------------------------
data required time                                                            0.000
data arrival time                                                            -2.793
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                             -2.793


#Path 92
Startpoint: doutB[0].RDATA_B1[3] (RS_TDP36K at (40,35) clocked by clkA)
Endpoint  : out:doutA[3].outpad[0] (.output at (49,44) clocked by virtual_io_clock)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clkA (rise edge)                                            0.000     0.000
clock source latency                                              0.000     0.000
clkA.inpad[0] (.input at (51,44))                                 0.000     0.000
| (intra 'io' routing)                                            0.894     0.894
| (inter-block routing:global net)                                0.000     0.894
| (intra 'bram' routing)                                          0.000     0.894
doutB[0].CLK_B1[0] (RS_TDP36K at (40,35))                         0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                 0.345     1.240
doutB[0].RDATA_B1[3] (RS_TDP36K at (40,35)) [clock-to-output]     0.000     1.240
| (intra 'bram' routing)                                          0.000     1.240
| (OPIN:694404 side: (TOP,) (40,37))                              0.000     1.240
| (CHANX:1152270 L4 length:4 (40,37)->(43,37))                    0.119     1.359
| (CHANY:1309858 L1 length:1 (43,38)->(43,38))                    0.061     1.420
| (CHANX:1156586 L4 length:4 (44,38)->(47,38))                    0.119     1.539
| (CHANY:1321574 L1 length:1 (47,39)->(47,39))                    0.061     1.600
| (CHANX:1160902 L1 length:1 (48,39)->(48,39))                    0.061     1.660
| (CHANY:1324554 L4 length:4 (48,40)->(48,43))                    0.119     1.779
| (CHANX:1177218 L1 length:1 (49,43)->(49,43))                    0.061     1.840
| (CHANY:1327726 L4 length:1 (49,44)->(49,44))                    0.119     1.959
| (IPIN:960604 side: (RIGHT,) (49,44))                            0.101     2.060
| (intra 'io' routing)                                            0.733     2.793
out:doutA[3].outpad[0] (.output at (49,44))                       0.000     2.793
data arrival time                                                           2.793

clock virtual_io_clock (rise edge)                                0.000     0.000
clock source latency                                              0.000     0.000
clock uncertainty                                                 0.000     0.000
output external delay                                             0.000     0.000
data required time                                                          0.000
---------------------------------------------------------------------------------
data required time                                                          0.000
data arrival time                                                          -2.793
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -2.793


#Path 93
Startpoint: doutB[108].RDATA_B1[9] (RS_TDP36K at (40,38) clocked by clkA)
Endpoint  : out:doutA[118].outpad[0] (.output at (30,44) clocked by virtual_io_clock)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clkA (rise edge)                                              0.000     0.000
clock source latency                                                0.000     0.000
clkA.inpad[0] (.input at (51,44))                                   0.000     0.000
| (intra 'io' routing)                                              0.894     0.894
| (inter-block routing:global net)                                  0.000     0.894
| (intra 'bram' routing)                                            0.000     0.894
doutB[108].CLK_B1[0] (RS_TDP36K at (40,38))                         0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                   0.345     1.240
doutB[108].RDATA_B1[9] (RS_TDP36K at (40,38)) [clock-to-output]     0.000     1.240
| (intra 'bram' routing)                                            0.000     1.240
| (OPIN:740278 side: (TOP,) (40,40))                                0.000     1.240
| (CHANX:1164442 L1 length:1 (40,40)->(40,40))                      0.061     1.301
| (CHANY:1301334 L4 length:4 (40,41)->(40,44))                      0.119     1.420
| (CHANX:1176471 L4 length:4 (40,43)->(37,43))                      0.119     1.539
| (CHANX:1176279 L4 length:4 (37,43)->(34,43))                      0.119     1.657
| (CHANX:1176149 L4 length:4 (35,43)->(32,43))                      0.119     1.776
| (CHANX:1176015 L4 length:4 (33,43)->(30,43))                      0.119     1.895
| (CHANY:1272382 L1 length:1 (30,44)->(30,44))                      0.061     1.956
| (IPIN:905875 side: (RIGHT,) (30,44))                              0.101     2.057
| (intra 'io' routing)                                              0.733     2.790
out:doutA[118].outpad[0] (.output at (30,44))                      -0.000     2.790
data arrival time                                                             2.790

clock virtual_io_clock (rise edge)                                  0.000     0.000
clock source latency                                                0.000     0.000
clock uncertainty                                                   0.000     0.000
output external delay                                               0.000     0.000
data required time                                                            0.000
-----------------------------------------------------------------------------------
data required time                                                            0.000
data arrival time                                                            -2.790
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                             -2.790


#Path 94
Startpoint: doutB[108].RDATA_B1[17] (RS_TDP36K at (40,38) clocked by clkA)
Endpoint  : out:doutA[125].outpad[0] (.output at (30,44) clocked by virtual_io_clock)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clkA (rise edge)                                               0.000     0.000
clock source latency                                                 0.000     0.000
clkA.inpad[0] (.input at (51,44))                                    0.000     0.000
| (intra 'io' routing)                                               0.894     0.894
| (inter-block routing:global net)                                   0.000     0.894
| (intra 'bram' routing)                                             0.000     0.894
doutB[108].CLK_B1[0] (RS_TDP36K at (40,38))                          0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                    0.345     1.240
doutB[108].RDATA_B1[17] (RS_TDP36K at (40,38)) [clock-to-output]     0.000     1.240
| (intra 'bram' routing)                                             0.000     1.240
| (OPIN:740286 side: (RIGHT,) (40,40))                               0.000     1.240
| (CHANY:1301282 L4 length:4 (40,40)->(40,43))                       0.119     1.359
| (CHANX:1176485 L4 length:4 (40,43)->(37,43))                       0.119     1.478
| (CHANY:1292705 L1 length:1 (37,43)->(37,43))                       0.061     1.539
| (CHANX:1172209 L4 length:4 (37,42)->(34,42))                       0.119     1.657
| (CHANY:1280989 L1 length:1 (33,42)->(33,42))                       0.061     1.718
| (CHANX:1167893 L4 length:4 (33,41)->(30,41))                       0.119     1.837
| (CHANY:1272272 L4 length:3 (30,42)->(30,44))                       0.119     1.956
| (IPIN:905882 side: (RIGHT,) (30,44))                               0.101     2.057
| (intra 'io' routing)                                               0.733     2.790
out:doutA[125].outpad[0] (.output at (30,44))                       -0.000     2.790
data arrival time                                                              2.790

clock virtual_io_clock (rise edge)                                   0.000     0.000
clock source latency                                                 0.000     0.000
clock uncertainty                                                    0.000     0.000
output external delay                                                0.000     0.000
data required time                                                             0.000
------------------------------------------------------------------------------------
data required time                                                             0.000
data arrival time                                                             -2.790
------------------------------------------------------------------------------------
slack (VIOLATED)                                                              -2.790


#Path 95
Startpoint: doutB[108].RDATA_B1[6] (RS_TDP36K at (40,38) clocked by clkA)
Endpoint  : out:doutA[114].outpad[0] (.output at (30,44) clocked by virtual_io_clock)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clkA (rise edge)                                              0.000     0.000
clock source latency                                                0.000     0.000
clkA.inpad[0] (.input at (51,44))                                   0.000     0.000
| (intra 'io' routing)                                              0.894     0.894
| (inter-block routing:global net)                                  0.000     0.894
| (intra 'bram' routing)                                            0.000     0.894
doutB[108].CLK_B1[0] (RS_TDP36K at (40,38))                         0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                   0.345     1.240
doutB[108].RDATA_B1[6] (RS_TDP36K at (40,38)) [clock-to-output]     0.000     1.240
| (intra 'bram' routing)                                            0.000     1.240
| (OPIN:740275 side: (TOP,) (40,40))                                0.000     1.240
| (CHANX:1164277 L4 length:4 (40,40)->(37,40))                      0.119     1.359
| (CHANX:1164143 L4 length:4 (38,40)->(35,40))                      0.119     1.478
| (CHANY:1286687 L1 length:1 (35,40)->(35,40))                      0.061     1.539
| (CHANX:1159891 L4 length:4 (35,39)->(32,39))                      0.119     1.657
| (CHANY:1277962 L4 length:4 (32,40)->(32,43))                      0.119     1.776
| (CHANX:1175949 L4 length:4 (32,43)->(29,43))                      0.119     1.895
| (CHANY:1272374 L1 length:1 (30,44)->(30,44))                      0.061     1.956
| (IPIN:905871 side: (RIGHT,) (30,44))                              0.101     2.057
| (intra 'io' routing)                                              0.733     2.790
out:doutA[114].outpad[0] (.output at (30,44))                      -0.000     2.790
data arrival time                                                             2.790

clock virtual_io_clock (rise edge)                                  0.000     0.000
clock source latency                                                0.000     0.000
clock uncertainty                                                   0.000     0.000
output external delay                                               0.000     0.000
data required time                                                            0.000
-----------------------------------------------------------------------------------
data required time                                                            0.000
data arrival time                                                            -2.790
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                             -2.790


#Path 96
Startpoint: doutB[0].RDATA_B1[5] (RS_TDP36K at (40,35) clocked by clkA)
Endpoint  : out:doutA[5].outpad[0] (.output at (49,44) clocked by virtual_io_clock)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clkA (rise edge)                                            0.000     0.000
clock source latency                                              0.000     0.000
clkA.inpad[0] (.input at (51,44))                                 0.000     0.000
| (intra 'io' routing)                                            0.894     0.894
| (inter-block routing:global net)                                0.000     0.894
| (intra 'bram' routing)                                          0.000     0.894
doutB[0].CLK_B1[0] (RS_TDP36K at (40,35))                         0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                 0.345     1.240
doutB[0].RDATA_B1[5] (RS_TDP36K at (40,35)) [clock-to-output]     0.000     1.240
| (intra 'bram' routing)                                          0.000     1.240
| (OPIN:694406 side: (TOP,) (40,37))                              0.000     1.240
| (CHANX:1152290 L4 length:4 (40,37)->(43,37))                    0.119     1.359
| (CHANY:1306938 L1 length:1 (42,38)->(42,38))                    0.061     1.420
| (CHANX:1156530 L4 length:4 (43,38)->(46,38))                    0.119     1.539
| (CHANX:1156648 L4 length:4 (45,38)->(48,38))                    0.119     1.657
| (CHANY:1324488 L4 length:4 (48,39)->(48,42))                    0.119     1.776
| (CHANX:1169068 L1 length:1 (49,41)->(49,41))                    0.061     1.837
| (CHANY:1327620 L4 length:3 (49,42)->(49,44))                    0.119     1.956
| (IPIN:960602 side: (RIGHT,) (49,44))                            0.101     2.057
| (intra 'io' routing)                                            0.733     2.790
out:doutA[5].outpad[0] (.output at (49,44))                      -0.000     2.790
data arrival time                                                           2.790

clock virtual_io_clock (rise edge)                                0.000     0.000
clock source latency                                              0.000     0.000
clock uncertainty                                                 0.000     0.000
output external delay                                             0.000     0.000
data required time                                                          0.000
---------------------------------------------------------------------------------
data required time                                                          0.000
data arrival time                                                          -2.790
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -2.790


#Path 97
Startpoint: doutB[0].RDATA_B1[8] (RS_TDP36K at (40,35) clocked by clkA)
Endpoint  : out:doutA[9].outpad[0] (.output at (49,44) clocked by virtual_io_clock)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clkA (rise edge)                                            0.000     0.000
clock source latency                                              0.000     0.000
clkA.inpad[0] (.input at (51,44))                                 0.000     0.000
| (intra 'io' routing)                                            0.894     0.894
| (inter-block routing:global net)                                0.000     0.894
| (intra 'bram' routing)                                          0.000     0.894
doutB[0].CLK_B1[0] (RS_TDP36K at (40,35))                         0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                 0.345     1.240
doutB[0].RDATA_B1[8] (RS_TDP36K at (40,35)) [clock-to-output]     0.000     1.240
| (intra 'bram' routing)                                          0.000     1.240
| (OPIN:694409 side: (TOP,) (40,37))                              0.000     1.240
| (CHANX:1152264 L4 length:4 (40,37)->(43,37))                    0.119     1.359
| (CHANY:1309864 L4 length:4 (43,38)->(43,41))                    0.119     1.478
| (CHANY:1309962 L1 length:1 (43,40)->(43,40))                    0.061     1.539
| (CHANX:1164738 L4 length:4 (44,40)->(47,40))                    0.119     1.657
| (CHANY:1318778 L1 length:1 (46,41)->(46,41))                    0.061     1.718
| (CHANX:1168978 L4 length:4 (47,41)->(50,41))                    0.119     1.837
| (CHANY:1327594 L4 length:3 (49,42)->(49,44))                    0.119     1.956
| (IPIN:960598 side: (RIGHT,) (49,44))                            0.101     2.057
| (intra 'io' routing)                                            0.733     2.790
out:doutA[9].outpad[0] (.output at (49,44))                      -0.000     2.790
data arrival time                                                           2.790

clock virtual_io_clock (rise edge)                                0.000     0.000
clock source latency                                              0.000     0.000
clock uncertainty                                                 0.000     0.000
output external delay                                             0.000     0.000
data required time                                                          0.000
---------------------------------------------------------------------------------
data required time                                                          0.000
data arrival time                                                          -2.790
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -2.790


#Path 98
Startpoint: doutB[0].RDATA_B1[9] (RS_TDP36K at (40,35) clocked by clkA)
Endpoint  : out:doutA[10].outpad[0] (.output at (49,44) clocked by virtual_io_clock)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock clkA (rise edge)                                             0.000     0.000
clock source latency                                               0.000     0.000
clkA.inpad[0] (.input at (51,44))                                  0.000     0.000
| (intra 'io' routing)                                             0.894     0.894
| (inter-block routing:global net)                                 0.000     0.894
| (intra 'bram' routing)                                           0.000     0.894
doutB[0].CLK_B1[0] (RS_TDP36K at (40,35))                          0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                  0.345     1.240
doutB[0].RDATA_B1[9] (RS_TDP36K at (40,35)) [clock-to-output]      0.000     1.240
| (intra 'bram' routing)                                           0.000     1.240
| (OPIN:694410 side: (TOP,) (40,37))                               0.000     1.240
| (CHANX:1152266 L4 length:4 (40,37)->(43,37))                     0.119     1.359
| (CHANY:1306930 L1 length:1 (42,38)->(42,38))                     0.061     1.420
| (CHANX:1156538 L4 length:4 (43,38)->(46,38))                     0.119     1.539
| (CHANY:1318646 L1 length:1 (46,39)->(46,39))                     0.061     1.600
| (CHANX:1160854 L4 length:4 (47,39)->(50,39))                     0.119     1.718
| (CHANY:1327478 L4 length:4 (49,40)->(49,43))                     0.119     1.837
| (CHANY:1327670 L4 length:2 (49,43)->(49,44))                     0.119     1.956
| (IPIN:960597 side: (RIGHT,) (49,44))                             0.101     2.057
| (intra 'io' routing)                                             0.733     2.790
out:doutA[10].outpad[0] (.output at (49,44))                      -0.000     2.790
data arrival time                                                            2.790

clock virtual_io_clock (rise edge)                                 0.000     0.000
clock source latency                                               0.000     0.000
clock uncertainty                                                  0.000     0.000
output external delay                                              0.000     0.000
data required time                                                           0.000
----------------------------------------------------------------------------------
data required time                                                           0.000
data arrival time                                                           -2.790
----------------------------------------------------------------------------------
slack (VIOLATED)                                                            -2.790


#Path 99
Startpoint: doutB[0].RDATA_B1[11] (RS_TDP36K at (40,35) clocked by clkA)
Endpoint  : out:doutA[12].outpad[0] (.output at (49,44) clocked by virtual_io_clock)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock clkA (rise edge)                                             0.000     0.000
clock source latency                                               0.000     0.000
clkA.inpad[0] (.input at (51,44))                                  0.000     0.000
| (intra 'io' routing)                                             0.894     0.894
| (inter-block routing:global net)                                 0.000     0.894
| (intra 'bram' routing)                                           0.000     0.894
doutB[0].CLK_B1[0] (RS_TDP36K at (40,35))                          0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                  0.345     1.240
doutB[0].RDATA_B1[11] (RS_TDP36K at (40,35)) [clock-to-output]     0.000     1.240
| (intra 'bram' routing)                                           0.000     1.240
| (OPIN:694412 side: (TOP,) (40,37))                               0.000     1.240
| (CHANX:1152286 L4 length:4 (40,37)->(43,37))                     0.119     1.359
| (CHANY:1309842 L1 length:1 (43,38)->(43,38))                     0.061     1.420
| (CHANX:1156602 L4 length:4 (44,38)->(47,38))                     0.119     1.539
| (CHANY:1321558 L1 length:1 (47,39)->(47,39))                     0.061     1.600
| (CHANX:1160918 L4 length:4 (48,39)->(51,39))                     0.119     1.718
| (CHANY:1327476 L4 length:4 (49,40)->(49,43))                     0.119     1.837
| (CHANY:1327532 L4 length:4 (49,41)->(49,44))                     0.119     1.956
| (IPIN:960595 side: (RIGHT,) (49,44))                             0.101     2.057
| (intra 'io' routing)                                             0.733     2.790
out:doutA[12].outpad[0] (.output at (49,44))                      -0.000     2.790
data arrival time                                                            2.790

clock virtual_io_clock (rise edge)                                 0.000     0.000
clock source latency                                               0.000     0.000
clock uncertainty                                                  0.000     0.000
output external delay                                              0.000     0.000
data required time                                                           0.000
----------------------------------------------------------------------------------
data required time                                                           0.000
data arrival time                                                           -2.790
----------------------------------------------------------------------------------
slack (VIOLATED)                                                            -2.790


#Path 100
Startpoint: doutB[0].RDATA_B1[12] (RS_TDP36K at (40,35) clocked by clkA)
Endpoint  : out:doutA[13].outpad[0] (.output at (49,44) clocked by virtual_io_clock)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock clkA (rise edge)                                             0.000     0.000
clock source latency                                               0.000     0.000
clkA.inpad[0] (.input at (51,44))                                  0.000     0.000
| (intra 'io' routing)                                             0.894     0.894
| (inter-block routing:global net)                                 0.000     0.894
| (intra 'bram' routing)                                           0.000     0.894
doutB[0].CLK_B1[0] (RS_TDP36K at (40,35))                          0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                  0.345     1.240
doutB[0].RDATA_B1[12] (RS_TDP36K at (40,35)) [clock-to-output]     0.000     1.240
| (intra 'bram' routing)                                           0.000     1.240
| (OPIN:694413 side: (RIGHT,) (40,37))                             0.000     1.240
| (CHANY:1301080 L4 length:4 (40,37)->(40,40))                     0.119     1.359
| (CHANX:1160476 L4 length:4 (41,39)->(44,39))                     0.119     1.478
| (CHANY:1312884 L1 length:1 (44,40)->(44,40))                     0.061     1.539
| (CHANX:1164792 L4 length:4 (45,40)->(48,40))                     0.119     1.657
| (CHANY:1324600 L1 length:1 (48,41)->(48,41))                     0.061     1.718
| (CHANX:1169108 L4 length:4 (49,41)->(52,41))                     0.119     1.837
| (CHANY:1327596 L4 length:3 (49,42)->(49,44))                     0.119     1.956
| (IPIN:960594 side: (RIGHT,) (49,44))                             0.101     2.057
| (intra 'io' routing)                                             0.733     2.790
out:doutA[13].outpad[0] (.output at (49,44))                      -0.000     2.790
data arrival time                                                            2.790

clock virtual_io_clock (rise edge)                                 0.000     0.000
clock source latency                                               0.000     0.000
clock uncertainty                                                  0.000     0.000
output external delay                                              0.000     0.000
data required time                                                           0.000
----------------------------------------------------------------------------------
data required time                                                           0.000
data arrival time                                                           -2.790
----------------------------------------------------------------------------------
slack (VIOLATED)                                                            -2.790


#End of timing report
