INFO: [v++ 60-1548] Creating build summary session with primary output W:/vitis_workspace/ip24/att4/hls_component/hls_component\hls_component.hlscompile_summary, at 03/20/24 05:07:47
INFO: [v++ 82-31] Launching vitis_hls: vitis_hls -nolog -run csynth -work_dir W:/vitis_workspace/ip24/att4/hls_component/hls_component -config W:/vitis_workspace/ip24/att4/hls_component/hls_config.cfg -cmdlineconfig W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/config.cmdline
ECHO is off.
ECHO is off.

****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
  **** SW Build 4023990 on Oct 11 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source C:/Xilinx/Vitis_HLS/2023.2/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running 'C:/Xilinx/Vitis_HLS/2023.2/bin/unwrapped/win64.o/vitis_hls.exe'
INFO: [HLS 200-10] For user 'Kevin Lau' on host 'kvl-tuf' (Windows NT_amd64 version 6.2) on Wed Mar 20 05:07:53 +0000 2024
INFO: [HLS 200-10] In directory 'W:/vitis_workspace/ip24/att4/hls_component'
INFO: [HLS 200-1909] Reading HLS ini file W:/vitis_workspace/ip24/att4/hls_component/hls_config.cfg
INFO: [HLS 200-1909] Reading HLS ini file W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/config.cmdline
INFO: [HLS 200-2005] Using work_dir W:/vitis_workspace/ip24/att4/hls_component/hls_component 
INFO: [HLS 200-1510] Running: open_project W:/vitis_workspace/ip24/att4/hls_component/hls_component -diskless 
INFO: [HLS 200-1510] Running: open_solution hls 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1510] Running: apply_ini W:/vitis_workspace/ip24/att4/hls_component/hls_config.cfg 
INFO: [HLS 200-1909] Reading HLS ini file W:/vitis_workspace/ip24/att4/hls_component/hls_config.cfg
INFO: [HLS 200-1465] Applying ini 'syn.file=accel.cpp' at W:/vitis_workspace/ip24/att4/hls_component/hls_config.cfg(14)
INFO: [HLS 200-10] Adding design file 'W:/vitis_workspace/ip24/att4/hls_component/accel.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=accel2.cpp' at W:/vitis_workspace/ip24/att4/hls_component/hls_config.cfg(15)
INFO: [HLS 200-10] Adding design file 'W:/vitis_workspace/ip24/att4/hls_component/accel2.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=accel3.cpp' at W:/vitis_workspace/ip24/att4/hls_component/hls_config.cfg(16)
INFO: [HLS 200-10] Adding design file 'W:/vitis_workspace/ip24/att4/hls_component/accel3.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.cflags=-I C:/Xilinx/Vitis_Libraries/vision/L2/examples/cvtcolor/config -IC:/Xilinx/Vitis_Libraries/vision/L1/include -IW:/vitis_workspace/ip24/att4/hls_component/include -I ./ -D__SDSVHLS__ -std=c++14' at W:/vitis_workspace/ip24/att4/hls_component/hls_config.cfg(7)
INFO: [HLS 200-1465] Applying ini 'syn.csimflags=-I C:/Xilinx/Vitis_Libraries/vision/L2/examples/cvtcolor/config -IC:/Xilinx/Vitis_Libraries/vision/L1/include -IW:/vitis_workspace/ip24/att4/hls_component/include -I ./ -D__SDSVHLS__ -std=c++14' at W:/vitis_workspace/ip24/att4/hls_component/hls_config.cfg(8)
INFO: [HLS 200-1465] Applying ini 'syn.top=cvtcolor_og' at W:/vitis_workspace/ip24/att4/hls_component/hls_config.cfg(13)
INFO: [HLS 200-1465] Applying ini 'flow_target=vivado' at W:/vitis_workspace/ip24/att4/hls_component/hls_config.cfg(4)
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying ini 'part=xc7z020clg400-1' at W:/vitis_workspace/ip24/att4/hls_component/hls_config.cfg(1)
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1465] Applying ini 'cosim.argv=C:/Xilinx/Vitis_Libraries/vision/data/128x128.png' at W:/vitis_workspace/ip24/att4/hls_component/hls_config.cfg(11)
INFO: [HLS 200-1465] Applying ini 'cosim.ldflags=-L C:/opencv/build/install/x64/mingw/lib -lopencv_imgcodecs490 -lopencv_imgproc490 -lopencv_calib3d490 -lopencv_core490 -lopencv_highgui490 -lopencv_flann490 -lopencv_features2d490' at W:/vitis_workspace/ip24/att4/hls_component/hls_config.cfg(12)
INFO: [HLS 200-1465] Applying ini 'csim.argv=C:/Xilinx/Vitis_Libraries/vision/data/128x128.png' at W:/vitis_workspace/ip24/att4/hls_component/hls_config.cfg(9)
INFO: [HLS 200-1465] Applying ini 'csim.ldflags=-L C:/opencv/build/install/x64/mingw/lib -lopencv_imgcodecs490 -lopencv_imgproc490 -lopencv_calib3d490 -lopencv_core490 -lopencv_highgui490 -lopencv_flann490 -lopencv_features2d490' at W:/vitis_workspace/ip24/att4/hls_component/hls_config.cfg(10)
INFO: [HLS 200-1465] Applying ini 'package.output.format=ip_catalog' at W:/vitis_workspace/ip24/att4/hls_component/hls_config.cfg(5)
INFO: [HLS 200-1510] Running: apply_ini W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/config.cmdline 
INFO: [HLS 200-1909] Reading HLS ini file W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/config.cmdline
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 125.289 MB.
INFO: [HLS 200-10] Analyzing design file 'W:/vitis_workspace/ip24/att4/hls_component/accel3.cpp' ... 
WARNING: [HLS 207-5539] 'factor' in '#pragma HLS array_reshape' is ignored (C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_video_mem.hpp:759:47)
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (W:/vitis_workspace/ip24/att4/hls_component/accel3.cpp:22:9)
Resolution: For help on HLS 214-114 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=214-114.html
WARNING: [HLS 214-169] There are a total of 4 such instances of non-canonical statements in the dataflow region (W:/vitis_workspace/ip24/att4/hls_component/accel3.cpp:22:9)
Resolution: For help on HLS 214-169 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=214-169.html
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1141:9)
Resolution: For help on HLS 214-114 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=214-114.html
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1411:9)
Resolution: For help on HLS 214-114 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=214-114.html
WARNING: [HLS 200-471] Dataflow form checks found 4 issue(s) in file W:/vitis_workspace/ip24/att4/hls_component/accel3.cpp
Resolution: For help on HLS 200-471 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-471.html
WARNING: [HLS 207-5292] unused parameter 'src' (C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:517:30)
WARNING: [HLS 207-5292] unused parameter '_data' (C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:528:30)
WARNING: [HLS 207-5292] unused parameter 'index' (C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:541:14)
WARNING: [HLS 207-5292] unused parameter 'index' (C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:552:20)
WARNING: [HLS 207-5292] unused parameter 'stride' (C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1036:41)
WARNING: [HLS 207-5292] unused parameter 'index' (C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1224:102)
WARNING: [HLS 207-5292] unused parameter 'index' (C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1530:34)
INFO: [HLS 200-10] Analyzing design file 'W:/vitis_workspace/ip24/att4/hls_component/accel2.cpp' ... 
WARNING: [HLS 207-5539] 'factor' in '#pragma HLS array_reshape' is ignored (C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_video_mem.hpp:759:47)
ERROR: [HLS 207-3339] no matching function for call to 'AXIvideo2xfMat' (W:/vitis_workspace/ip24/att4/hls_component/accel2.cpp:22:2)
INFO: [HLS 207-4406] candidate template ignored: could not match 1 against 0 (C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_infra.hpp:100:5)
ERROR: [HLS 207-3339] no matching function for call to 'xfMat2AXIvideo' (W:/vitis_workspace/ip24/att4/hls_component/accel2.cpp:26:5)
INFO: [HLS 207-4406] candidate template ignored: could not match 1 against 0 (C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_infra.hpp:180:5)
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 19.908 seconds; current allocated memory: 21.551 MB.
INFO: [HLS 200-1510] Running: close_project 
ERROR:  
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 2 seconds. Total elapsed time: 25.313 seconds; peak allocated memory: 146.184 MB.
INFO: [Common 17-206] Exiting vitis_hls at Wed Mar 20 05:08:16 2024...
