cocci_test_suite() {
	uint32_t cocci_id/* drivers/gpu/drm/amd/display/dc/dce110/dce110_mem_input_v.c 968 */;
	struct mem_input *cocci_id/* drivers/gpu/drm/amd/display/dc/dce110/dce110_mem_input_v.c 967 */;
	void cocci_id/* drivers/gpu/drm/amd/display/dc/dce110/dce110_mem_input_v.c 966 */;
	struct dce_watermarks cocci_id/* drivers/gpu/drm/amd/display/dc/dce110/dce110_mem_input_v.c 947 */;
	const uint32_t cocci_id/* drivers/gpu/drm/amd/display/dc/dce110/dce110_mem_input_v.c 820 */;
	const struct dc_context *cocci_id/* drivers/gpu/drm/amd/display/dc/dce110/dce110_mem_input_v.c 819 */;
	struct dc_plane_dcc_param *cocci_id/* drivers/gpu/drm/amd/display/dc/dce110/dce110_mem_input_v.c 642 */;
	struct plane_size *cocci_id/* drivers/gpu/drm/amd/display/dc/dce110/dce110_mem_input_v.c 640 */;
	PHYSICAL_ADDRESS_LOC cocci_id/* drivers/gpu/drm/amd/display/dc/dce110/dce110_mem_input_v.c 61 */;
	unsigned int cocci_id/* drivers/gpu/drm/amd/display/dc/dce110/dce110_mem_input_v.c 573 */;
	const unsigned int *cocci_id/* drivers/gpu/drm/amd/display/dc/dce110/dce110_mem_input_v.c 570 */;
	enum dc_rotation_angle cocci_id/* drivers/gpu/drm/amd/display/dc/dce110/dce110_mem_input_v.c 567 */;
	union dc_tiling_info *cocci_id/* drivers/gpu/drm/amd/display/dc/dce110/dce110_mem_input_v.c 566 */;
	enum surface_pixel_format cocci_id/* drivers/gpu/drm/amd/display/dc/dce110/dce110_mem_input_v.c 565 */;
	enum bits_per_pixel{bpp_8=0, bpp_16, bpp_32, bpp_64,} cocci_id/* drivers/gpu/drm/amd/display/dc/dce110/dce110_mem_input_v.c 530 */;
	const unsigned int cocci_id/* drivers/gpu/drm/amd/display/dc/dce110/dce110_mem_input_v.c 510 */[4][9];
	const struct dc_plane_address *cocci_id/* drivers/gpu/drm/amd/display/dc/dce110/dce110_mem_input_v.c 488 */;
	bool cocci_id/* drivers/gpu/drm/amd/display/dc/dce110/dce110_mem_input_v.c 471 */;
	uint8_t cocci_id/* drivers/gpu/drm/amd/display/dc/dce110/dce110_mem_input_v.c 367 */;
	struct plane_size cocci_id/* drivers/gpu/drm/amd/display/dc/dce110/dce110_mem_input_v.c 235 */;
	const struct plane_size *cocci_id/* drivers/gpu/drm/amd/display/dc/dce110/dce110_mem_input_v.c 232 */;
	const enum surface_pixel_format cocci_id/* drivers/gpu/drm/amd/display/dc/dce110/dce110_mem_input_v.c 167 */;
	const union dc_tiling_info *cocci_id/* drivers/gpu/drm/amd/display/dc/dce110/dce110_mem_input_v.c 166 */;
	struct dc_context *cocci_id/* drivers/gpu/drm/amd/display/dc/dce110/dce110_mem_input_v.c 1036 */;
	struct dce_mem_input *cocci_id/* drivers/gpu/drm/amd/display/dc/dce110/dce110_mem_input_v.c 1035 */;
	const struct mem_input_funcs cocci_id/* drivers/gpu/drm/amd/display/dc/dce110/dce110_mem_input_v.c 1014 */;
}
