#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Sat Dec 24 17:18:01 2022
# Process ID: 13232
# Current directory: C:/Users/vikto/Experiments/MicroblazeTest2/MicroblazeTest2.runs/design_1_Mux8x7Seg_0_0_synth_1
# Command line: vivado.exe -log design_1_Mux8x7Seg_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_Mux8x7Seg_0_0.tcl
# Log file: C:/Users/vikto/Experiments/MicroblazeTest2/MicroblazeTest2.runs/design_1_Mux8x7Seg_0_0_synth_1/design_1_Mux8x7Seg_0_0.vds
# Journal file: C:/Users/vikto/Experiments/MicroblazeTest2/MicroblazeTest2.runs/design_1_Mux8x7Seg_0_0_synth_1\vivado.jou
# Running On: DESKTOP-Q90JH2A, OS: Windows, CPU Frequency: 2594 MHz, CPU Physical cores: 2, Host memory: 8501 MB
#-----------------------------------------------------------
source design_1_Mux8x7Seg_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 421.574 ; gain = 102.715
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/vikto/Experiments'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'c:/Users/vikto/Experiments' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'c:/Users/vikto/Experiments/MicroblazeTest2/MicroblazeTest2.runs/design_1_Mux8x7Seg_0_0_synth_1'.)
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
update_ip_catalog: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 446.418 ; gain = 24.844
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_Mux8x7Seg_0_0
Command: synth_design -top design_1_Mux8x7Seg_0_0 -part xc7a100tcsg324-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 15076
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1253.414 ; gain = 407.883
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_Mux8x7Seg_0_0' [c:/Users/vikto/Experiments/MicroblazeTest2/MicroblazeTest2.gen/sources_1/bd/design_1/ip/design_1_Mux8x7Seg_0_0/synth/design_1_Mux8x7Seg_0_0.vhd:74]
	Parameter NoDecoder bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'mux_8x7seg' declared at 'c:/Users/vikto/Experiments/MicroblazeTest2/MicroblazeTest2.gen/sources_1/bd/design_1/ipshared/b6d8/mux_8x7seg.vhd:4' bound to instance 'U0' of component 'mux_8x7seg' [c:/Users/vikto/Experiments/MicroblazeTest2/MicroblazeTest2.gen/sources_1/bd/design_1/ip/design_1_Mux8x7Seg_0_0/synth/design_1_Mux8x7Seg_0_0.vhd:112]
INFO: [Synth 8-638] synthesizing module 'mux_8x7seg' [c:/Users/vikto/Experiments/MicroblazeTest2/MicroblazeTest2.gen/sources_1/bd/design_1/ipshared/b6d8/mux_8x7seg.vhd:21]
	Parameter limit bound to: 100000 - type: integer 
INFO: [Synth 8-3491] module 'clk_divider' declared at 'c:/Users/vikto/Experiments/MicroblazeTest2/MicroblazeTest2.gen/sources_1/bd/design_1/ipshared/b6d8/clk_divider.vhd:5' bound to instance 'CLK256Hz' of component 'clk_divider' [c:/Users/vikto/Experiments/MicroblazeTest2/MicroblazeTest2.gen/sources_1/bd/design_1/ipshared/b6d8/mux_8x7seg.vhd:41]
INFO: [Synth 8-638] synthesizing module 'clk_divider' [c:/Users/vikto/Experiments/MicroblazeTest2/MicroblazeTest2.gen/sources_1/bd/design_1/ipshared/b6d8/clk_divider.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'clk_divider' (0#1) [c:/Users/vikto/Experiments/MicroblazeTest2/MicroblazeTest2.gen/sources_1/bd/design_1/ipshared/b6d8/clk_divider.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'mux_8x7seg' (0#1) [c:/Users/vikto/Experiments/MicroblazeTest2/MicroblazeTest2.gen/sources_1/bd/design_1/ipshared/b6d8/mux_8x7seg.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'design_1_Mux8x7Seg_0_0' (0#1) [c:/Users/vikto/Experiments/MicroblazeTest2/MicroblazeTest2.gen/sources_1/bd/design_1/ip/design_1_Mux8x7Seg_0_0/synth/design_1_Mux8x7Seg_0_0.vhd:74]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 1346.262 ; gain = 500.730
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 1346.262 ; gain = 500.730
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 1346.262 ; gain = 500.730
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1346.262 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1369.754 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.046 . Memory (MB): peak = 1369.754 ; gain = 0.000
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:44 ; elapsed = 00:00:50 . Memory (MB): peak = 1369.754 ; gain = 524.223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:44 ; elapsed = 00:00:50 . Memory (MB): peak = 1369.754 ; gain = 524.223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:44 ; elapsed = 00:00:50 . Memory (MB): peak = 1369.754 ; gain = 524.223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:44 ; elapsed = 00:00:51 . Memory (MB): peak = 1369.754 ; gain = 524.223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   17 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 1     
+---Registers : 
	               17 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input   17 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 1     
	   9 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:51 ; elapsed = 00:00:58 . Memory (MB): peak = 1369.754 ; gain = 524.223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:05 ; elapsed = 00:01:12 . Memory (MB): peak = 1369.754 ; gain = 524.223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:05 ; elapsed = 00:01:12 . Memory (MB): peak = 1369.754 ; gain = 524.223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:05 ; elapsed = 00:01:12 . Memory (MB): peak = 1369.754 ; gain = 524.223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:17 ; elapsed = 00:01:25 . Memory (MB): peak = 1369.754 ; gain = 524.223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:17 ; elapsed = 00:01:25 . Memory (MB): peak = 1369.754 ; gain = 524.223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:17 ; elapsed = 00:01:25 . Memory (MB): peak = 1369.754 ; gain = 524.223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:17 ; elapsed = 00:01:25 . Memory (MB): peak = 1369.754 ; gain = 524.223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:17 ; elapsed = 00:01:25 . Memory (MB): peak = 1369.754 ; gain = 524.223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:17 ; elapsed = 00:01:25 . Memory (MB): peak = 1369.754 ; gain = 524.223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |     4|
|2     |LUT1   |     3|
|3     |LUT2   |     2|
|4     |LUT3   |     8|
|5     |LUT4   |     4|
|6     |LUT5   |    25|
|7     |LUT6   |    15|
|8     |MUXF7  |     7|
|9     |FDCE   |    20|
|10    |FDPE   |     2|
|11    |FDRE   |     8|
|12    |FDSE   |     7|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:17 ; elapsed = 00:01:25 . Memory (MB): peak = 1369.754 ; gain = 524.223
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:50 ; elapsed = 00:01:19 . Memory (MB): peak = 1369.754 ; gain = 500.730
Synthesis Optimization Complete : Time (s): cpu = 00:01:17 ; elapsed = 00:01:25 . Memory (MB): peak = 1369.754 ; gain = 524.223
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1379.457 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 11 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1386.059 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 9e5ee800
INFO: [Common 17-83] Releasing license: Synthesis
29 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:28 ; elapsed = 00:01:40 . Memory (MB): peak = 1386.059 ; gain = 931.664
INFO: [Common 17-1381] The checkpoint 'C:/Users/vikto/Experiments/MicroblazeTest2/MicroblazeTest2.runs/design_1_Mux8x7Seg_0_0_synth_1/design_1_Mux8x7Seg_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_Mux8x7Seg_0_0, cache-ID = 8c16776f85ca9255
INFO: [Coretcl 2-1174] Renamed 2 cell refs.
INFO: [Common 17-1381] The checkpoint 'C:/Users/vikto/Experiments/MicroblazeTest2/MicroblazeTest2.runs/design_1_Mux8x7Seg_0_0_synth_1/design_1_Mux8x7Seg_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_Mux8x7Seg_0_0_utilization_synth.rpt -pb design_1_Mux8x7Seg_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Dec 24 17:20:16 2022...
